<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\FPGA_work\GOWIN\OV5640_LCD480_FIFO\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\FPGA_work\GOWIN\OV5640_LCD480_FIFO\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\FPGA_work\GOWIN\OV5640_LCD480_FIFO\src\lcd.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.07 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Oct 21 20:20:26 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1493</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>855</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>76</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.000</td>
<td>27.027
<td>0.000</td>
<td>18.500</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_pclk </td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>cmos_vsync </td>
</tr>
<tr>
<td>lcd_vs_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>video_timing_data_m0/vs_s0/Q </td>
</tr>
<tr>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q </td>
</tr>
<tr>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F </td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>111.000</td>
<td>9.009
<td>0.000</td>
<td>55.500</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>111.000</td>
<td>9.009
<td>0.000</td>
<td>55.500</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>222.000</td>
<td>4.505
<td>0.000</td>
<td>111.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>333.000</td>
<td>3.003
<td>0.000</td>
<td>166.500</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.625</td>
<td>24.024
<td>0.000</td>
<td>20.813</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cmos_pll_m0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.625</td>
<td>24.024
<td>0.000</td>
<td>20.813</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cmos_pll_m0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>83.250</td>
<td>12.012
<td>0.000</td>
<td>41.625</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cmos_pll_m0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>124.875</td>
<td>8.008
<td>0.000</td>
<td>62.438</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cmos_pll_m0/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.027(MHz)</td>
<td>259.922(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos_pclk</td>
<td>100.000(MHz)</td>
<td>303.371(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cmos_vsync</td>
<td>1.000(MHz)</td>
<td>613.909(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>lcd_vs_d</td>
<td>100.000(MHz)</td>
<td>706.276(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
<td>100.000(MHz)</td>
<td>270.347(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>9.009(MHz)</td>
<td>223.568(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val!</h4>
<h4>No timing paths to get frequency of sys_pll_m0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of sys_pll_m0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of sys_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of cmos_pll_m0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of cmos_pll_m0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of cmos_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lcd_vs_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lcd_vs_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-3.761</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val1_s0/D</td>
<td>cmos_pclk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.000</td>
<td>0.807</td>
<td>3.885</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-3.027</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rptr_6_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/D</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>1.000</td>
<td>-0.020</td>
<td>3.977</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-2.435</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[1]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_1_s1/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.437</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-2.313</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[0]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_0_s1/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.315</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-2.285</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[2]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_2_s1/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.287</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-2.285</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[3]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_3_s1/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.287</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-2.285</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[4]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_4_s1/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.287</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-2.285</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[5]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_5_s1/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.287</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-2.285</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[7]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_7_s1/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.287</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-2.285</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[13]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_5_s0/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.287</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-2.285</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[14]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_7_s0/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.287</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-2.284</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[20]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_13_s0/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.286</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-2.269</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[12]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_4_s0/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.271</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-2.269</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[15]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_8_s0/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.271</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-2.268</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[19]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_12_s0/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.270</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-2.192</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[10]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_2_s0/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.194</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-2.191</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[18]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_11_s0/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.193</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-2.147</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[6]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_6_s1/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.149</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-2.119</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[11]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_3_s0/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.121</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-2.043</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[8]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_0_s0/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.044</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-2.043</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[9]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_1_s0/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.044</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-2.041</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[21]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_14_s0/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.043</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-2.025</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[17]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_10_s0/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>3.027</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-1.875</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[16]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_9_s0/D</td>
<td>clk:[R]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>1.000</td>
<td>-0.072</td>
<td>2.877</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-1.822</td>
<td>iic_ctrl_m0/iic_master_m0/state_main_2_s1/Q</td>
<td>iic_ctrl_m0/state_main_1_s2/D</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>clk:[R]</td>
<td>1.000</td>
<td>0.072</td>
<td>2.681</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.522</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>-1.716</td>
<td>1.240</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.522</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>-1.716</td>
<td>1.240</td>
</tr>
<tr>
<td>3</td>
<td>0.074</td>
<td>cmos_8_16bit_m0/pdata_o_5_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[1]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>4</td>
<td>0.198</td>
<td>cmos_8_16bit_m0/pdata_o_9_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[1]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.447</td>
</tr>
<tr>
<td>5</td>
<td>0.202</td>
<td>cmos_8_16bit_m0/pdata_o_6_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[2]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>6</td>
<td>0.213</td>
<td>cmos_8_16bit_m0/pdata_o_0_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[3]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>7</td>
<td>0.213</td>
<td>cmos_8_16bit_m0/pdata_o_10_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[2]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>8</td>
<td>0.213</td>
<td>cmos_8_16bit_m0/pdata_o_8_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[0]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>9</td>
<td>0.213</td>
<td>cmos_8_16bit_m0/pdata_o_7_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[3]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>10</td>
<td>0.213</td>
<td>cmos_8_16bit_m0/pdata_o_15_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[0]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>11</td>
<td>0.213</td>
<td>cmos_8_16bit_m0/pdata_o_11_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[0]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>12</td>
<td>0.215</td>
<td>iic_ctrl_m0/send_cnt_1_s0/Q</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/AD[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>13</td>
<td>0.215</td>
<td>iic_ctrl_m0/send_cnt_0_s2/Q</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/AD[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>14</td>
<td>0.225</td>
<td>cmos_8_16bit_m0/pdata_o_2_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_3_s/DI[1]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>15</td>
<td>0.270</td>
<td>iic_ctrl_m0/iic_master_m0/sda_out_s2/Q</td>
<td>iic_ctrl_m0/iic_master_m0/sda_en_r_0_s9/DI[1]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.145</td>
<td>0.462</td>
</tr>
<tr>
<td>16</td>
<td>0.271</td>
<td>iic_ctrl_m0/iic_master_m0/sda_en_s2/Q</td>
<td>iic_ctrl_m0/iic_master_m0/sda_en_r_0_s9/DI[0]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.145</td>
<td>0.464</td>
</tr>
<tr>
<td>17</td>
<td>0.335</td>
<td>cmos_8_16bit_m0/pdata_o_14_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>18</td>
<td>0.335</td>
<td>cmos_8_16bit_m0/pdata_o_13_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[2]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>19</td>
<td>0.335</td>
<td>cmos_8_16bit_m0/pdata_o_12_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[1]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>20</td>
<td>0.337</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[2]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>21</td>
<td>0.339</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[10]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.457</td>
</tr>
<tr>
<td>22</td>
<td>0.345</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[8]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.463</td>
</tr>
<tr>
<td>23</td>
<td>0.348</td>
<td>iic_ctrl_m0/send_cnt_7_s0/Q</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/AD[12]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>24</td>
<td>0.348</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[3]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>25</td>
<td>0.351</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_5_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[7]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.469</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-3.944</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Empty_s0/PRESET</td>
<td>cmos_pclk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.000</td>
<td>0.807</td>
<td>4.067</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-3.944</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val1_s0/PRESET</td>
<td>cmos_pclk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.000</td>
<td>0.807</td>
<td>4.067</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-2.521</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rptr_6_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s1/PRESET</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>1.000</td>
<td>-0.807</td>
<td>4.257</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-1.875</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rptr_6_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1/PRESET</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>1.000</td>
<td>-0.807</td>
<td>3.612</td>
</tr>
<tr>
<td>5</td>
<td>3.740</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.928</td>
</tr>
<tr>
<td>6</td>
<td>3.740</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.928</td>
</tr>
<tr>
<td>7</td>
<td>3.740</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.928</td>
</tr>
<tr>
<td>8</td>
<td>3.740</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_4_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.928</td>
</tr>
<tr>
<td>9</td>
<td>3.740</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_6_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.928</td>
</tr>
<tr>
<td>10</td>
<td>3.740</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_12_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.928</td>
</tr>
<tr>
<td>11</td>
<td>3.747</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_7_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.920</td>
</tr>
<tr>
<td>12</td>
<td>3.747</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_11_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.920</td>
</tr>
<tr>
<td>13</td>
<td>3.748</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.920</td>
</tr>
<tr>
<td>14</td>
<td>3.748</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.920</td>
</tr>
<tr>
<td>15</td>
<td>3.748</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.920</td>
</tr>
<tr>
<td>16</td>
<td>3.748</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_5_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.920</td>
</tr>
<tr>
<td>17</td>
<td>3.784</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.884</td>
</tr>
<tr>
<td>18</td>
<td>3.995</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_0_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.672</td>
</tr>
<tr>
<td>19</td>
<td>3.995</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_3_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.672</td>
</tr>
<tr>
<td>20</td>
<td>3.995</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_5_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.672</td>
</tr>
<tr>
<td>21</td>
<td>3.995</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_9_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.672</td>
</tr>
<tr>
<td>22</td>
<td>3.995</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_10_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.672</td>
</tr>
<tr>
<td>23</td>
<td>4.011</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.657</td>
</tr>
<tr>
<td>24</td>
<td>4.011</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.657</td>
</tr>
<tr>
<td>25</td>
<td>4.019</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.298</td>
<td>0.649</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.448</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_0_s1/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.459</td>
</tr>
<tr>
<td>2</td>
<td>0.448</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_4_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.459</td>
</tr>
<tr>
<td>3</td>
<td>0.455</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_11_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>4</td>
<td>0.458</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_0_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.469</td>
</tr>
<tr>
<td>5</td>
<td>0.458</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_2_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.469</td>
</tr>
<tr>
<td>6</td>
<td>0.458</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_3_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.469</td>
</tr>
<tr>
<td>7</td>
<td>0.461</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/hs_reg_s1/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>8</td>
<td>0.461</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_1_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>9</td>
<td>0.461</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_2_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>10</td>
<td>0.461</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_3_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>11</td>
<td>0.461</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_8_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>12</td>
<td>0.461</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_7_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>13</td>
<td>0.461</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_8_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>14</td>
<td>0.464</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_7_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.475</td>
</tr>
<tr>
<td>15</td>
<td>0.464</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_9_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.475</td>
</tr>
<tr>
<td>16</td>
<td>0.464</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_10_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.475</td>
</tr>
<tr>
<td>17</td>
<td>0.464</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_9_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.475</td>
</tr>
<tr>
<td>18</td>
<td>0.464</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_10_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.475</td>
</tr>
<tr>
<td>19</td>
<td>0.580</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/vs_reg_s1/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.591</td>
</tr>
<tr>
<td>20</td>
<td>0.580</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_11_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.591</td>
</tr>
<tr>
<td>21</td>
<td>0.589</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_5_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>22</td>
<td>0.589</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_6_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>23</td>
<td>0.589</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_1_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>24</td>
<td>0.589</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_5_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>25</td>
<td>0.589</td>
<td>video_timing_data_m0/video_rst_s1/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_6_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.275</td>
<td>4.275</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>cmos_8_16bit_m0/pdata_i_d0_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.275</td>
<td>4.275</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>cmos_8_16bit_m0/pdata_o_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.275</td>
<td>4.275</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.275</td>
<td>4.275</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.275</td>
<td>4.275</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.275</td>
<td>4.275</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.275</td>
<td>4.275</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.275</td>
<td>4.275</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.275</td>
<td>4.275</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.275</td>
<td>4.275</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>116.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.000</td>
<td>110.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>110.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>110.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>112.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/CLK</td>
</tr>
<tr>
<td>112.376</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/Q</td>
</tr>
<tr>
<td>113.212</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n146_s0/I0</td>
</tr>
<tr>
<td>113.761</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n146_s0/COUT</td>
</tr>
<tr>
<td>113.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C28[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n147_s0/CIN</td>
</tr>
<tr>
<td>113.796</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n147_s0/COUT</td>
</tr>
<tr>
<td>113.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n148_s0/CIN</td>
</tr>
<tr>
<td>113.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n148_s0/COUT</td>
</tr>
<tr>
<td>113.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n149_s0/CIN</td>
</tr>
<tr>
<td>113.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n149_s0/COUT</td>
</tr>
<tr>
<td>113.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n150_s0/CIN</td>
</tr>
<tr>
<td>113.901</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n150_s0/COUT</td>
</tr>
<tr>
<td>113.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n151_s0/CIN</td>
</tr>
<tr>
<td>113.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n151_s0/COUT</td>
</tr>
<tr>
<td>113.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n152_s0/CIN</td>
</tr>
<tr>
<td>113.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n152_s0/COUT</td>
</tr>
<tr>
<td>113.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n153_s0/CIN</td>
</tr>
<tr>
<td>114.007</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n153_s0/COUT</td>
</tr>
<tr>
<td>114.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n154_s0/CIN</td>
</tr>
<tr>
<td>114.042</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n154_s0/COUT</td>
</tr>
<tr>
<td>114.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n155_s0/CIN</td>
</tr>
<tr>
<td>114.077</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n155_s0/COUT</td>
</tr>
<tr>
<td>114.961</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>115.478</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C28[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>116.028</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.000</td>
<td>111.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>112.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td>112.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.807</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.383, 35.598%; route: 2.270, 58.430%; tC2Q: 0.232, 5.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>449.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>446.287</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.000</td>
<td>444.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>445.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>445.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rptr_6_s0/CLK</td>
</tr>
<tr>
<td>445.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/rptr_6_s0/Q</td>
</tr>
<tr>
<td>446.092</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s3/I1</td>
</tr>
<tr>
<td>446.647</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>447.060</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s1/I2</td>
</tr>
<tr>
<td>447.577</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>448.238</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n684_s0/I1</td>
</tr>
<tr>
<td>448.691</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C32[3][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n684_s0/F</td>
</tr>
<tr>
<td>449.314</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R27C32[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>446.357</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>446.322</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td>446.287</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.525, 38.346%; route: 2.220, 55.820%; tC2Q: 0.232, 5.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.357, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>263.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[1]</td>
</tr>
<tr>
<td>263.363</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][A]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/send_data_r_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[2][A]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_1_s1/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_1_s1</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[2][A]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.177, 34.240%; tC2Q: 2.260, 65.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>263.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[0]</td>
</tr>
<tr>
<td>263.241</td>
<td>1.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/send_data_r_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_0_s1/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_0_s1</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.055, 31.826%; tC2Q: 2.260, 68.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>263.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[2]</td>
</tr>
<tr>
<td>263.213</td>
<td>1.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/send_data_r_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_2_s1/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_2_s1</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 31.242%; tC2Q: 2.260, 68.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>263.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[3]</td>
</tr>
<tr>
<td>263.213</td>
<td>1.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/send_data_r_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_3_s1/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_3_s1</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 31.242%; tC2Q: 2.260, 68.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>263.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[4]</td>
</tr>
<tr>
<td>263.213</td>
<td>1.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/send_data_r_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_4_s1/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_4_s1</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[1][B]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 31.242%; tC2Q: 2.260, 68.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>263.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[5]</td>
</tr>
<tr>
<td>263.213</td>
<td>1.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/send_data_r_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_5_s1/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_5_s1</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 31.242%; tC2Q: 2.260, 68.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>263.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[7]</td>
</tr>
<tr>
<td>263.213</td>
<td>1.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/send_data_r_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_7_s1/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_7_s1</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 31.242%; tC2Q: 2.260, 68.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>263.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[13]</td>
</tr>
<tr>
<td>263.213</td>
<td>1.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/reg_addr_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_5_s0/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_5_s0</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 31.242%; tC2Q: 2.260, 68.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>263.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[14]</td>
</tr>
<tr>
<td>263.213</td>
<td>1.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/reg_addr_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_7_s0</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 31.242%; tC2Q: 2.260, 68.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>263.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[20]</td>
</tr>
<tr>
<td>263.212</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/reg_addr_r_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_13_s0/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_13_s0</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[0][B]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 31.219%; tC2Q: 2.260, 68.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>263.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[12]</td>
</tr>
<tr>
<td>263.197</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][B]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/reg_addr_r_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][B]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_4_s0/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_4_s0</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C23[1][B]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.011, 30.902%; tC2Q: 2.260, 69.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>263.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[15]</td>
</tr>
<tr>
<td>263.197</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/reg_addr_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_8_s0</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.011, 30.902%; tC2Q: 2.260, 69.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>263.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[19]</td>
</tr>
<tr>
<td>263.195</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/reg_addr_r_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_12_s0</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 30.878%; tC2Q: 2.260, 69.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>263.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[10]</td>
</tr>
<tr>
<td>263.120</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/reg_addr_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_2_s0</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.934, 29.243%; tC2Q: 2.260, 70.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>263.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[18]</td>
</tr>
<tr>
<td>263.119</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[1][B]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/reg_addr_r_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][B]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_11_s0</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[1][B]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.933, 29.218%; tC2Q: 2.260, 70.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>263.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[6]</td>
</tr>
<tr>
<td>263.075</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/send_data_r_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_6_s1/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_6_s1</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[1][B]</td>
<td>iic_ctrl_m0/iic_master_m0/send_data_r_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.889, 28.231%; tC2Q: 2.260, 71.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>263.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[11]</td>
</tr>
<tr>
<td>263.047</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[2][A]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/reg_addr_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[2][A]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_3_s0/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_3_s0</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C23[2][A]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 27.584%; tC2Q: 2.260, 72.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>262.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[8]</td>
</tr>
<tr>
<td>262.970</td>
<td>0.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/reg_addr_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_0_s0</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C23[2][B]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 25.760%; tC2Q: 2.260, 74.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>262.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[9]</td>
</tr>
<tr>
<td>262.970</td>
<td>0.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/reg_addr_r_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_1_s0/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_1_s0</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[1][B]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 25.760%; tC2Q: 2.260, 74.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>262.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[21]</td>
</tr>
<tr>
<td>262.969</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/reg_addr_r_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_14_s0</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 25.733%; tC2Q: 2.260, 74.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>262.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[17]</td>
</tr>
<tr>
<td>262.953</td>
<td>0.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/reg_addr_r_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_10_s0</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.767, 25.335%; tC2Q: 2.260, 74.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>262.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>260.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.000</td>
<td>259.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>259.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>259.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>259.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>262.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/DO[16]</td>
</tr>
<tr>
<td>262.803</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/reg_addr_r_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>260.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>260.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_9_s0</td>
</tr>
<tr>
<td>260.927</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>iic_ctrl_m0/iic_master_m0/reg_addr_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 21.446%; tC2Q: 2.260, 78.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>113.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/iic_master_m0/state_main_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/state_main_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.000</td>
<td>110.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>110.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>110.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>iic_ctrl_m0/iic_master_m0/state_main_2_s1/CLK</td>
</tr>
<tr>
<td>111.229</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R24C24[1][A]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/state_main_2_s1/Q</td>
</tr>
<tr>
<td>111.428</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[2][A]</td>
<td>iic_ctrl_m0/n631_s2/I2</td>
</tr>
<tr>
<td>111.983</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R24C24[2][A]</td>
<td style=" background: #97FFFF;">iic_ctrl_m0/n631_s2/F</td>
</tr>
<tr>
<td>112.429</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>iic_ctrl_m0/n319_s15/I0</td>
</tr>
<tr>
<td>112.882</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">iic_ctrl_m0/n319_s15/F</td>
</tr>
<tr>
<td>113.129</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>iic_ctrl_m0/n319_s17/I0</td>
</tr>
<tr>
<td>113.678</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">iic_ctrl_m0/n319_s17/F</td>
</tr>
<tr>
<td>113.678</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/state_main_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.000</td>
<td>111.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>111.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>111.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>111.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>iic_ctrl_m0/state_main_1_s2/CLK</td>
</tr>
<tr>
<td>111.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/state_main_1_s2</td>
</tr>
<tr>
<td>111.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>iic_ctrl_m0/state_main_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.557, 58.082%; route: 0.892, 33.264%; tC2Q: 0.232, 8.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R27C32[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>1.240</td>
<td>1.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1/CLK</td>
</tr>
<tr>
<td>1.751</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td>1.762</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.240, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R27C32[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>1.240</td>
<td>1.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>1.751</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td>1.762</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.240, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>cmos_8_16bit_m0/pdata_o_5_s0/CLK</td>
</tr>
<tr>
<td>1.917</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_5_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.965</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>cmos_8_16bit_m0/pdata_o_9_s0/CLK</td>
</tr>
<tr>
<td>1.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_9_s0/Q</td>
</tr>
<tr>
<td>2.163</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.965</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 54.832%; tC2Q: 0.202, 45.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[2][B]</td>
<td>cmos_8_16bit_m0/pdata_o_6_s0/CLK</td>
</tr>
<tr>
<td>1.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C35[2][B]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_6_s0/Q</td>
</tr>
<tr>
<td>2.167</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.965</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>cmos_8_16bit_m0/pdata_o_0_s0/CLK</td>
</tr>
<tr>
<td>1.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_0_s0/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.965</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>cmos_8_16bit_m0/pdata_o_10_s0/CLK</td>
</tr>
<tr>
<td>1.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_10_s0/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.965</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td>cmos_8_16bit_m0/pdata_o_8_s0/CLK</td>
</tr>
<tr>
<td>1.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_8_s0/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.965</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>cmos_8_16bit_m0/pdata_o_7_s0/CLK</td>
</tr>
<tr>
<td>1.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_7_s0/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.965</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>cmos_8_16bit_m0/pdata_o_15_s0/CLK</td>
</tr>
<tr>
<td>1.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_15_s0/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.965</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>cmos_8_16bit_m0/pdata_o_11_s0/CLK</td>
</tr>
<tr>
<td>1.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_11_s0/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.965</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/send_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>iic_ctrl_m0/send_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C23[1][B]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/send_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.591%; tC2Q: 0.201, 60.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/send_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td>iic_ctrl_m0/send_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R26C24[2][B]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/send_cnt_0_s2/Q</td>
</tr>
<tr>
<td>1.193</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.360%; tC2Q: 0.202, 60.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>cmos_8_16bit_m0/pdata_o_2_s0/CLK</td>
</tr>
<tr>
<td>1.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_2_s0/Q</td>
</tr>
<tr>
<td>2.190</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.965</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>371.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>370.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/iic_master_m0/sda_out_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/sda_en_r_0_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>370.715</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>iic_ctrl_m0/iic_master_m0/sda_out_s2/CLK</td>
</tr>
<tr>
<td>370.917</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/sda_out_s2/Q</td>
</tr>
<tr>
<td>371.177</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/sda_en_r_0_s9/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>370.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>370.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24</td>
<td>iic_ctrl_m0/iic_master_m0/sda_en_r_0_s9/CLK</td>
</tr>
<tr>
<td>370.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/sda_en_r_0_s9</td>
</tr>
<tr>
<td>370.907</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C24</td>
<td>iic_ctrl_m0/iic_master_m0/sda_en_r_0_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.145</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>371.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>370.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/iic_master_m0/sda_en_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/iic_master_m0/sda_en_r_0_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R25C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/scl_x2_s0/Q</td>
</tr>
<tr>
<td>370.715</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>iic_ctrl_m0/iic_master_m0/sda_en_s2/CLK</td>
</tr>
<tr>
<td>370.917</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C25[0][A]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/sda_en_s2/Q</td>
</tr>
<tr>
<td>371.178</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24</td>
<td style=" font-weight:bold;">iic_ctrl_m0/iic_master_m0/sda_en_r_0_s9/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>370.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>370.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24</td>
<td>iic_ctrl_m0/iic_master_m0/sda_en_r_0_s9/CLK</td>
</tr>
<tr>
<td>370.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iic_ctrl_m0/iic_master_m0/sda_en_r_0_s9</td>
</tr>
<tr>
<td>370.907</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C24</td>
<td>iic_ctrl_m0/iic_master_m0/sda_en_r_0_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.145</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][A]</td>
<td>cmos_8_16bit_m0/pdata_o_14_s0/CLK</td>
</tr>
<tr>
<td>1.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_14_s0/Q</td>
</tr>
<tr>
<td>2.300</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.965</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>cmos_8_16bit_m0/pdata_o_13_s0/CLK</td>
</tr>
<tr>
<td>1.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_13_s0/Q</td>
</tr>
<tr>
<td>2.300</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.965</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[2][A]</td>
<td>cmos_8_16bit_m0/pdata_o_12_s0/CLK</td>
</tr>
<tr>
<td>1.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C35[2][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_12_s0/Q</td>
</tr>
<tr>
<td>2.300</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.965</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.834</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0/Q</td>
</tr>
<tr>
<td>2.171</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.834</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.615%; tC2Q: 0.202, 44.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.834</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0/CLK</td>
</tr>
<tr>
<td>1.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R26C32[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0/Q</td>
</tr>
<tr>
<td>2.173</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.834</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 55.828%; tC2Q: 0.202, 44.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.834</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0/CLK</td>
</tr>
<tr>
<td>1.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R30C32[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0/Q</td>
</tr>
<tr>
<td>2.179</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.834</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 56.348%; tC2Q: 0.202, 43.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>iic_ctrl_m0/send_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>iic_ctrl_m0/send_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C25[1][B]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/send_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.326</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">iic_ctrl_m0/init_cmd_init_cmd_0_0_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s/CLK</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>iic_ctrl_m0/init_cmd_init_cmd_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.834</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0/Q</td>
</tr>
<tr>
<td>2.182</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.834</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.834</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>1.918</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R30C31[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_5_s0/Q</td>
</tr>
<tr>
<td>2.184</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.834</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.884%; tC2Q: 0.202, 43.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.366%; route: 1.040, 60.634%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>116.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.000</td>
<td>110.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>110.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>110.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>112.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/CLK</td>
</tr>
<tr>
<td>112.376</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/Q</td>
</tr>
<tr>
<td>113.212</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n146_s0/I0</td>
</tr>
<tr>
<td>113.761</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n146_s0/COUT</td>
</tr>
<tr>
<td>113.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C28[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n147_s0/CIN</td>
</tr>
<tr>
<td>113.796</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n147_s0/COUT</td>
</tr>
<tr>
<td>113.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n148_s0/CIN</td>
</tr>
<tr>
<td>113.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n148_s0/COUT</td>
</tr>
<tr>
<td>113.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n149_s0/CIN</td>
</tr>
<tr>
<td>113.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n149_s0/COUT</td>
</tr>
<tr>
<td>113.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n150_s0/CIN</td>
</tr>
<tr>
<td>113.901</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n150_s0/COUT</td>
</tr>
<tr>
<td>113.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n151_s0/CIN</td>
</tr>
<tr>
<td>113.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n151_s0/COUT</td>
</tr>
<tr>
<td>113.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n152_s0/CIN</td>
</tr>
<tr>
<td>113.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n152_s0/COUT</td>
</tr>
<tr>
<td>113.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n153_s0/CIN</td>
</tr>
<tr>
<td>114.007</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n153_s0/COUT</td>
</tr>
<tr>
<td>114.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n154_s0/CIN</td>
</tr>
<tr>
<td>114.042</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n154_s0/COUT</td>
</tr>
<tr>
<td>114.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n155_s0/CIN</td>
</tr>
<tr>
<td>114.077</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n155_s0/COUT</td>
</tr>
<tr>
<td>114.961</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>115.510</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C28[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>115.685</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n485_s0/I0</td>
</tr>
<tr>
<td>116.056</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n485_s0/F</td>
</tr>
<tr>
<td>116.211</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.000</td>
<td>111.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>112.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td>112.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.807</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.786, 43.910%; route: 2.049, 50.385%; tC2Q: 0.232, 5.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>116.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>110.000</td>
<td>110.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>110.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>110.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>110.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>112.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/CLK</td>
</tr>
<tr>
<td>112.376</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/Q</td>
</tr>
<tr>
<td>113.212</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n146_s0/I0</td>
</tr>
<tr>
<td>113.761</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n146_s0/COUT</td>
</tr>
<tr>
<td>113.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C28[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n147_s0/CIN</td>
</tr>
<tr>
<td>113.796</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n147_s0/COUT</td>
</tr>
<tr>
<td>113.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n148_s0/CIN</td>
</tr>
<tr>
<td>113.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n148_s0/COUT</td>
</tr>
<tr>
<td>113.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n149_s0/CIN</td>
</tr>
<tr>
<td>113.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n149_s0/COUT</td>
</tr>
<tr>
<td>113.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n150_s0/CIN</td>
</tr>
<tr>
<td>113.901</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n150_s0/COUT</td>
</tr>
<tr>
<td>113.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n151_s0/CIN</td>
</tr>
<tr>
<td>113.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n151_s0/COUT</td>
</tr>
<tr>
<td>113.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n152_s0/CIN</td>
</tr>
<tr>
<td>113.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n152_s0/COUT</td>
</tr>
<tr>
<td>113.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n153_s0/CIN</td>
</tr>
<tr>
<td>114.007</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n153_s0/COUT</td>
</tr>
<tr>
<td>114.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n154_s0/CIN</td>
</tr>
<tr>
<td>114.042</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n154_s0/COUT</td>
</tr>
<tr>
<td>114.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n155_s0/CIN</td>
</tr>
<tr>
<td>114.077</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n155_s0/COUT</td>
</tr>
<tr>
<td>114.961</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>115.510</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C28[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>115.685</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n485_s0/I0</td>
</tr>
<tr>
<td>116.056</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n485_s0/F</td>
</tr>
<tr>
<td>116.211</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.000</td>
<td>111.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>112.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>112.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>112.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td>112.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.807</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.786, 43.910%; route: 2.049, 50.385%; tC2Q: 0.232, 5.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1004.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.000</td>
<td>999.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1000.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1000.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/rptr_6_s0/Q</td>
</tr>
<tr>
<td>1001.091</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s3/I1</td>
</tr>
<tr>
<td>1001.646</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>1002.060</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s1/I2</td>
</tr>
<tr>
<td>1002.577</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>1003.238</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n684_s0/I1</td>
</tr>
<tr>
<td>1003.691</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C32[3][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n684_s0/F</td>
</tr>
<tr>
<td>1004.594</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1002.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s1/CLK</td>
</tr>
<tr>
<td>1002.109</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s1</td>
</tr>
<tr>
<td>1002.074</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.807</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.525, 35.820%; route: 2.500, 58.731%; tC2Q: 0.232, 5.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.000</td>
<td>999.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1000.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1000.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/rptr_6_s0/Q</td>
</tr>
<tr>
<td>1001.091</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s3/I1</td>
</tr>
<tr>
<td>1001.646</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>1002.060</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s1/I2</td>
</tr>
<tr>
<td>1002.577</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>1003.238</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n684_s0/I1</td>
</tr>
<tr>
<td>1003.691</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C32[3][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n684_s0/F</td>
</tr>
<tr>
<td>1003.949</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1002.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1/CLK</td>
</tr>
<tr>
<td>1002.109</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td>1002.074</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.807</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.525, 42.225%; route: 1.855, 51.352%; tC2Q: 0.232, 6.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.369</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 74.988%; tC2Q: 0.232, 25.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.369</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 74.988%; tC2Q: 0.232, 25.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.369</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 74.988%; tC2Q: 0.232, 25.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.369</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_4_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 74.988%; tC2Q: 0.232, 25.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.369</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_6_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 74.988%; tC2Q: 0.232, 25.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.369</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_12_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 74.988%; tC2Q: 0.232, 25.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.362</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_7_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C31[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 74.794%; tC2Q: 0.232, 25.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.362</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_11_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 74.794%; tC2Q: 0.232, 25.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.361</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 74.774%; tC2Q: 0.232, 25.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.361</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 74.774%; tC2Q: 0.232, 25.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.361</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_4_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 74.774%; tC2Q: 0.232, 25.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.361</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 74.774%; tC2Q: 0.232, 25.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.325</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.652, 73.747%; tC2Q: 0.232, 26.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.113</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_0_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.440, 65.473%; tC2Q: 0.232, 34.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.113</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_3_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.440, 65.473%; tC2Q: 0.232, 34.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.113</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_5_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.440, 65.473%; tC2Q: 0.232, 34.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.113</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_9_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.440, 65.473%; tC2Q: 0.232, 34.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.113</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_10_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.440, 65.473%; tC2Q: 0.232, 34.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.098</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 64.670%; tC2Q: 0.232, 35.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.098</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 64.670%; tC2Q: 0.232, 35.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.673</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>30</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.090</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.144</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 28.162%; route: 1.754, 71.838%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.417, 64.243%; tC2Q: 0.232, 35.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.839%; route: 1.461, 68.161%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 55.953%; tC2Q: 0.202, 44.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 55.953%; tC2Q: 0.202, 44.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.747</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 56.930%; tC2Q: 0.202, 43.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.747</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 56.930%; tC2Q: 0.202, 43.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.747</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 56.930%; tC2Q: 0.202, 43.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/hs_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.750</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/hs_reg_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/hs_reg_s1/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/hs_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.203%; tC2Q: 0.202, 42.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.750</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C31[2][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.203%; tC2Q: 0.202, 42.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.750</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.203%; tC2Q: 0.202, 42.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.750</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.203%; tC2Q: 0.202, 42.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.750</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.203%; tC2Q: 0.202, 42.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.750</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C32[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.203%; tC2Q: 0.202, 42.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.750</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.203%; tC2Q: 0.202, 42.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.753</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C30[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.474%; tC2Q: 0.202, 42.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.753</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.474%; tC2Q: 0.202, 42.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.753</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.474%; tC2Q: 0.202, 42.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.753</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C30[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.474%; tC2Q: 0.202, 42.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.753</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.474%; tC2Q: 0.202, 42.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/vs_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/vs_reg_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/vs_reg_s1/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/vs_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 65.821%; tC2Q: 0.202, 34.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C31[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 65.821%; tC2Q: 0.202, 34.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.878</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C32[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.333%; tC2Q: 0.202, 33.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.878</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C32[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.333%; tC2Q: 0.202, 33.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.878</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[2][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C32[2][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.333%; tC2Q: 0.202, 33.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.878</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.333%; tC2Q: 0.202, 33.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>video_timing_data_m0/video_rst_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C29[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s1/Q</td>
</tr>
<tr>
<td>1.878</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>122</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.333%; tC2Q: 0.202, 33.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.275</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cmos_8_16bit_m0/pdata_i_d0_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>cmos_8_16bit_m0/pdata_i_d0_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>cmos_8_16bit_m0/pdata_i_d0_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.275</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cmos_8_16bit_m0/pdata_o_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>cmos_8_16bit_m0/pdata_o_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>cmos_8_16bit_m0/pdata_o_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.275</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.275</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.275</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.275</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.275</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.275</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.275</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.275</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.716</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>122</td>
<td>video_clk</td>
<td>-3.027</td>
<td>0.427</td>
</tr>
<tr>
<td>68</td>
<td>clk_d</td>
<td>-2.435</td>
<td>0.261</td>
</tr>
<tr>
<td>61</td>
<td>cmos_pclk_d</td>
<td>-3.944</td>
<td>1.754</td>
</tr>
<tr>
<td>48</td>
<td>iic_rst</td>
<td>31.520</td>
<td>1.246</td>
</tr>
<tr>
<td>37</td>
<td>scl_x2</td>
<td>-1.822</td>
<td>1.183</td>
</tr>
<tr>
<td>32</td>
<td>n53_17</td>
<td>31.932</td>
<td>0.934</td>
</tr>
<tr>
<td>32</td>
<td>n676_6</td>
<td>31.520</td>
<td>1.014</td>
</tr>
<tr>
<td>30</td>
<td>reset_r[1]</td>
<td>53.194</td>
<td>1.311</td>
</tr>
<tr>
<td>30</td>
<td>reset_w[1]</td>
<td>2.581</td>
<td>0.696</td>
</tr>
<tr>
<td>28</td>
<td>video_rst</td>
<td>110.034</td>
<td>0.699</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C29</td>
<td>84.72%</td>
</tr>
<tr>
<td>R29C28</td>
<td>83.33%</td>
</tr>
<tr>
<td>R22C36</td>
<td>81.94%</td>
</tr>
<tr>
<td>R26C26</td>
<td>80.56%</td>
</tr>
<tr>
<td>R22C31</td>
<td>80.56%</td>
</tr>
<tr>
<td>R29C30</td>
<td>80.56%</td>
</tr>
<tr>
<td>R26C23</td>
<td>79.17%</td>
</tr>
<tr>
<td>R30C28</td>
<td>79.17%</td>
</tr>
<tr>
<td>R22C34</td>
<td>79.17%</td>
</tr>
<tr>
<td>R29C27</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk       -period 37 [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_pclk -period 10 [get_ports {cmos_pclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_vsync -period 1000 [get_ports {cmos_vsync}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
