---
{"dg-publish":true,"permalink":"/03-es-deep-dive/5-stm-32-v7/","noteIcon":"","created":"2024-06-07T18:25:54.958+02:00","updated":"2024-06-16T14:11:22.701+02:00"}
---

## 知识点 (有待进一步理解)
- what is DTCM and ITCM?
	- ITCM用于运行指令
	- DTCM用于数据存取
		- 和内核的速度一样（我猜是CPU？）
	- HAL库和标准库之间的区别？
- ARM中的缓存
	- L1 Cache 一级缓存
- 仿真器，下载器具体的实现
- 如何看出![Z - assets/images/Pasted image 20240607224607.png](/img/user/Z%20-%20assets/images/Pasted%20image%2020240607224607.png)

## 知识点（有待进一步整理）
 - BSP
	 - board support package
		 - 对于HAL的另一层封装
		 - board（板）级不同硬件资源的支持
			 - 主要是外围设备映射的不同内存地址？
- CMSIS
	- `Cortex Microcontroller Software Interface Standard`![Z - assets/images/Pasted image 20240607210253.png](/img/user/Z%20-%20assets/images/Pasted%20image%2020240607210253.png)
		- peripheral register declarations
		- bit definitions
		- address mapping
	- directories
		- `Core`
			- Cortex-M处理器内核和外设的API
		- `Driver`
			- 支持的外设![Z - assets/images/Pasted image 20240607215204.png](/img/user/Z%20-%20assets/images/Pasted%20image%2020240607215204.png)
			- 针对不同厂商的产品，例如STM32H7，ARM推出一个驱动包
				- 对HAL进一步封装，底层调用HAL中的API
		- `SVD`
			- System View Description
			- 对芯片的外设，存储器等进行了详细的描述，编译器需要使用到这个文件
	- Event Recorder
		- SWV (`Serial Wire Viewer`)
			- ITM (`Instrumentation Trace Macrocell`)
			- SWO
				- 输出格式
					- `UART`
					- `Manchester`
		- `DWT`时钟计数器
			- data watchpoint and trace unit
				- a debug unit that provides watchpoints and system profiling for the processor
			- a **full** contains four comparators which can be configured as
				- a hardware watchpoint (+4)
				- an ETM tigger (what is this?)
				- a PC sampler event trigger (PC pointer?)
				- a data address sampler event trigger (memory ish?)
		- `printf`重定向
			- MDK调试组件中的 Debug(`printf`) Viewer
		- 使用`SWD`接口的`SWO`引脚是可以实现串口打印的
			- 也是通过调试调试组件中的 Debug(`printf`) Viewer
			```C
			/* Event Record */
			typedef struct {
			  uint32_t ts;                  // Timestamp (32-bit, Toggle bit instead of MSB)
			  uint32_t val1;                // Value 1   (32-bit, Toggle bit instead of MSB)
			  uint32_t val2;                // Value 2   (32-bit, Toggle bit instead of MSB)
			  uint32_t info;                // Record Information
			                                //  [ 7.. 0]: Message ID (8-bit)
			                                //  [15.. 8]: Component ID (8-bit)
			                                //  [18..16]: Data Length (1..8) / Event Context
			                                //      [19]: IRQ Flag
			                                //  [23..20]: Sequence Number
			                                //      [24]: First Record
			                                //      [25]: Last Record
			                                //      [26]: Locked Record
			                                //      [27]: Valid Record
			                                //      [28]: Timestamp MSB
			                                //      [29]: Value 1 MSB
			                                //      [30]: Value 2 MSB
			                                //      [31]: Toggle bit
			} EventRecord_t;
			```
			- 16 bytes
			- first 4 bytes representing the event ID
	- MPU
		- memory protection unit
		- what it does
			- memory protection
			- **peripheral protection**
			- privileged code access protection
	- 堆栈指针寄存器R13
		- MSP：主进程堆栈指针
			- 由`OS`内核，异常服务例程以及所有需要特权访问的应用程序代码使用
			- [ ] try it out in a real application
		- PSP: 进程堆栈指针
			- 不处于异常服务例程中的常规应用程序代码、
			- 多用于RTOS中
				- 为什么需要设计两个不同的堆栈指针？
		- `R13`的最低两位总是读出`0`
			- 堆栈总是`4`字节对齐的
				- 结论显然意见，最后两位相当于bit mask
	- 向下生长的满栈
			![Z - assets/images/Pasted image 20240615003823.png](/img/user/Z%20-%20assets/images/Pasted%20image%2020240615003823.png)
	- clock resources
		- `ppm`
			- parts per millions
			- example
				```markdown
				An accuracy of 40 ppm at 25°C means that for 1 million ticks of clock, the maximum deviation will be 40 ticks of clock.
				// 1e6 ticks per second
				
				For one day, the maximum deviation is 24 * 60 * 60 * 40E6 = 3.46 seconds
				```
	- peripheral initialization
		- example: how the UART is initialized
		```c
		/**
		  * @brief Initialize the UART mode according to the specified
		  *        parameters in the UART_InitTypeDef and initialize the associated handle.
		  * @param huart: UART handle.
		  * @retval HAL status
		  */
		HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
		{
		  /* Check the UART handle allocation */
		  if(huart == NULL)
		  {
		    return HAL_ERROR;
		  }
		
		  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
		  {
		    /* Check the parameters */
		    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
		  }
		  else
		  {
		    /* Check the parameters */
		    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
		  }
		
		  if(huart->gState == HAL_UART_STATE_RESET)
		  {
		    /* Allocate lock resource and initialize it */
		    huart->Lock = HAL_UNLOCKED;
		
		    /* Init the low level hardware : GPIO, CLOCK */
		    HAL_UART_MspInit(huart);
		  }
		
		  huart->gState = HAL_UART_STATE_BUSY;
		
		  /* Disable the Peripheral */
		  __HAL_UART_DISABLE(huart);
		
		  /* Set the UART Communication parameters */
		  if (UART_SetConfig(huart) == HAL_ERROR)
		  {
		    return HAL_ERROR;
		  }
		
		  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
		  {
		    UART_AdvFeatureConfig(huart);
		  }
		
		  /* In asynchronous mode, the following bits must be kept cleared:
		  - LINEN and CLKEN bits in the USART_CR2 register,
		  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
		  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
		  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
		
		  /* Enable the Peripheral */
		  __HAL_UART_ENABLE(huart);
		
		  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
		  return (UART_CheckIdleState(huart));
		}
		```
		- `HAL_UART_MspInit`
			- user-defined UART initialization
		- take-away
			- framework (design pattern)
				- weak function to allow user (application) specific definition
					- `HAL_UART_ErrorCallBack`
	- `SysTick`
		- System Tick timer
		- integrated as a part of the **NVIC**
			- generate the SysTick exception (type `#15`)
		- run on processor clock frequency or from a reference clock frequency
		- modern operating system requires a periodic interrupt to ensure that the OS kernel can invoke regularly
			- e.x. task management and context switching
			- applications running at unprivileged level can't disable the **SysTick** timer
		- have it inside the processor to help **software portability**
		- *used as a simple peripheral for periodic interrupt generation*
		- how to schedule the SysTick interrupt for one-shot operation
			- reduce the reload value by **12** cycles to compensate for the interrupt latency
				- HOW to measure the interrupt latency ???