

================================================================
== Vitis HLS Report for 'huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3'
================================================================
* Date:           Tue Oct  8 21:19:30 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.780 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      290|      290|  2.900 us|  2.900 us|  290|  290|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1130_3  |      288|      288|         1|          1|          1|   288|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      174|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      170|    -|
|Register             |        -|     -|       57|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       57|      344|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln1130_fu_314_p2   |         +|   0|  0|  16|           9|           1|
    |bit7_1_fu_410_p2       |         +|   0|  0|  22|          15|           1|
    |bit9_1_fu_375_p2       |         +|   0|  0|  22|          15|           1|
    |grp_fu_275_p2          |         +|   0|  0|  22|          15|           1|
    |ap_condition_150       |       and|   0|  0|   2|           1|           1|
    |ap_condition_336       |       and|   0|  0|   2|           1|           1|
    |ap_condition_341       |       and|   0|  0|   2|           1|           1|
    |ap_condition_353       |       and|   0|  0|   2|           1|           1|
    |ap_condition_90        |       and|   0|  0|   2|           1|           1|
    |ap_condition_93        |       and|   0|  0|   2|           1|           1|
    |icmp_ln1130_fu_308_p2  |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln1145_fu_327_p2  |      icmp|   0|  0|  16|           9|           4|
    |icmp_ln1151_fu_343_p2  |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln1154_fu_349_p2  |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln1160_fu_386_p2  |      icmp|   0|  0|  16|           9|           9|
    |ap_condition_170       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 174|         102|          44|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |bit7_fu_96               |   9|          2|   15|         30|
    |bit8_fu_104              |   9|          2|   15|         30|
    |bit9_fu_100              |   9|          2|   15|         30|
    |bl8Code_address0         |  14|          3|    8|         24|
    |codeOffsets_1_address0   |  31|          6|    4|         24|
    |codeOffsets_1_d0         |  14|          3|   16|         48|
    |codeOffsets_address0     |  31|          6|    4|         24|
    |codeOffsets_d0           |  26|          5|   16|         80|
    |i_fu_92                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 170|         35|  104|        312|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |bit7_fu_96               |  15|   0|   15|          0|
    |bit8_fu_104              |  15|   0|   15|          0|
    |bit9_fu_100              |  15|   0|   15|          0|
    |i_fu_92                  |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  57|   0|   57|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1130_3|  return value|
|bl8Code_address0        |  out|    8|   ap_memory|                                            bl8Code|         array|
|bl8Code_ce0             |  out|    1|   ap_memory|                                            bl8Code|         array|
|bl8Code_we0             |  out|    1|   ap_memory|                                            bl8Code|         array|
|bl8Code_d0              |  out|    9|   ap_memory|                                            bl8Code|         array|
|codeOffsets_address0    |  out|    4|   ap_memory|                                        codeOffsets|         array|
|codeOffsets_ce0         |  out|    1|   ap_memory|                                        codeOffsets|         array|
|codeOffsets_we0         |  out|    1|   ap_memory|                                        codeOffsets|         array|
|codeOffsets_d0          |  out|   16|   ap_memory|                                        codeOffsets|         array|
|codeOffsets_1_address0  |  out|    4|   ap_memory|                                      codeOffsets_1|         array|
|codeOffsets_1_ce0       |  out|    1|   ap_memory|                                      codeOffsets_1|         array|
|codeOffsets_1_we0       |  out|    1|   ap_memory|                                      codeOffsets_1|         array|
|codeOffsets_1_d0        |  out|   16|   ap_memory|                                      codeOffsets_1|         array|
|bl9Code_address0        |  out|    8|   ap_memory|                                            bl9Code|         array|
|bl9Code_ce0             |  out|    1|   ap_memory|                                            bl9Code|         array|
|bl9Code_we0             |  out|    1|   ap_memory|                                            bl9Code|         array|
|bl9Code_d0              |  out|    9|   ap_memory|                                            bl9Code|         array|
|bl7Code_address0        |  out|    7|   ap_memory|                                            bl7Code|         array|
|bl7Code_ce0             |  out|    1|   ap_memory|                                            bl7Code|         array|
|bl7Code_we0             |  out|    1|   ap_memory|                                            bl7Code|         array|
|bl7Code_d0              |  out|    9|   ap_memory|                                            bl7Code|         array|
|bl5Code_1_address0      |  out|    5|   ap_memory|                                          bl5Code_1|         array|
|bl5Code_1_ce0           |  out|    1|   ap_memory|                                          bl5Code_1|         array|
|bl5Code_1_we0           |  out|    1|   ap_memory|                                          bl5Code_1|         array|
|bl5Code_1_d0            |  out|    9|   ap_memory|                                          bl5Code_1|         array|
+------------------------+-----+-----+------------+---------------------------------------------------+--------------+

