// Seed: 2872690143
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  assign module_1.id_1 = 0;
  wire id_4;
  id_5(
      id_4, id_1
  );
  wire id_6 = 1'b0 + 1;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    output tri1 id_2,
    output supply0 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  tri0 id_6 = 1'b0;
  assign id_0 = 1;
  assign id_2 = 1;
  wire id_7;
endmodule
