INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:37:06 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 load1/data_tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.070ns period=4.140ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.140ns  (clk rise@4.140ns - clk rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 1.260ns (30.955%)  route 2.810ns (69.045%))
  Logic Levels:           9  (CARRY4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.623 - 4.140 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1570, unset)         0.508     0.508    load1/data_tehb/control/clk
    SLICE_X33Y79         FDRE                                         r  load1/data_tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  load1/data_tehb/control/fullReg_reg/Q
                         net (fo=54, routed)          0.762     1.486    mem_controller3/read_arbiter/data/fullReg
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.048     1.534 r  mem_controller3/read_arbiter/data/data_tehb/newY_c1[20]_i_4/O
                         net (fo=3, routed)           0.517     2.051    mem_controller3/read_arbiter/data/load1_dataOut[19]
    SLICE_X38Y81         LUT5 (Prop_lut5_I3_O)        0.132     2.183 f  mem_controller3/read_arbiter/data/sXsYExnXY_c1[2]_i_9/O
                         net (fo=1, routed)           0.432     2.615    mem_controller3/read_arbiter/data/sXsYExnXY_c1[2]_i_9_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I1_O)        0.043     2.658 r  mem_controller3/read_arbiter/data/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, routed)           0.403     3.061    mem_controller2/read_arbiter/data/excExpFracY_c0[23]
    SLICE_X34Y82         LUT6 (Prop_lut6_I5_O)        0.043     3.104 r  mem_controller2/read_arbiter/data/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.170     3.274    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X35Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     3.458 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.458    addf0/operator/ltOp_carry__2_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.585 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.283     3.868    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.130     3.998 r  mem_controller2/read_arbiter/data/i__carry_i_1/O
                         net (fo=1, routed)           0.244     4.241    addf0/operator/expDiff_c1_reg[3]_0[3]
    SLICE_X35Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.425 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.425    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     4.578 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     4.578    addf0/operator/expDiff_c0[5]
    SLICE_X35Y85         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.140     4.140 r  
                                                      0.000     4.140 r  clk (IN)
                         net (fo=1570, unset)         0.483     4.623    addf0/operator/clk
    SLICE_X35Y85         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     4.623    
                         clock uncertainty           -0.035     4.587    
    SLICE_X35Y85         FDRE (Setup_fdre_C_D)        0.048     4.635    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.635    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  0.057    




