{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708032664823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708032664824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 16:31:04 2024 " "Processing started: Thu Feb 15 16:31:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708032664824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032664824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032664824 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708032665527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708032665527 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random.v(7) " "Verilog HDL information at random.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "random.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/random.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1708032672599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 1 1 " "Found 1 design units, including 1 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032672603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDisplay " "Found entity 1: sevenSegDisplay" {  } { { "sevenSegDisplay.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/sevenSegDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032672617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032672635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file hextobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexToBCD " "Found entity 1: hexToBCD" {  } { { "hexToBCD.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/hexToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032672641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/clockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032672661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/mux4to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032672667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinkhex.v 1 1 " "Found 1 design units, including 1 entities, in source file blinkhex.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinkHEX " "Found entity 1: blinkHEX" {  } { { "blinkHEX.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/blinkHEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032672689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WIN1 win1 lab2.v(32) " "Verilog HDL Declaration information at lab2.v(32): object \"WIN1\" differs only in case from object \"win1\" in the same scope" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708032672696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WIN2 win2 lab2.v(32) " "Verilog HDL Declaration information at lab2.v(32): object \"WIN2\" differs only in case from object \"win2\" in the same scope" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708032672696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708032672697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672697 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(87) " "Verilog HDL Instantiation warning at lab2.v(87): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1708032672700 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(89) " "Verilog HDL Instantiation warning at lab2.v(89): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 89 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1708032672700 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(91) " "Verilog HDL Instantiation warning at lab2.v(91): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 91 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1708032672700 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(96) " "Verilog HDL Instantiation warning at lab2.v(96): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 96 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1708032672700 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(108) " "Verilog HDL Instantiation warning at lab2.v(108): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 108 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1708032672701 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(120) " "Verilog HDL Instantiation warning at lab2.v(120): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 120 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1708032672701 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(121) " "Verilog HDL Instantiation warning at lab2.v(121): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 121 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1708032672701 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(122) " "Verilog HDL Instantiation warning at lab2.v(122): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 122 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1708032672701 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(123) " "Verilog HDL Instantiation warning at lab2.v(123): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 123 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1708032672701 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(124) " "Verilog HDL Instantiation warning at lab2.v(124): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 124 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1708032672701 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(125) " "Verilog HDL Instantiation warning at lab2.v(125): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 125 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1708032672701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708032672783 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_hex_sel lab2.v(52) " "Verilog HDL or VHDL warning at lab2.v(52): object \"w_hex_sel\" assigned a value but never read" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708032672814 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display_counter_start lab2.v(178) " "Verilog HDL Always Construct warning at lab2.v(178): inferring latch(es) for variable \"display_counter_start\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1708032672814 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "winner_time lab2.v(178) " "Verilog HDL Always Construct warning at lab2.v(178): inferring latch(es) for variable \"winner_time\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "allHex lab2.v(178) " "Verilog HDL Always Construct warning at lab2.v(178): inferring latch(es) for variable \"allHex\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cheater1 lab2.v(178) " "Verilog HDL Always Construct warning at lab2.v(178): inferring latch(es) for variable \"cheater1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cheater2 lab2.v(178) " "Verilog HDL Always Construct warning at lab2.v(178): inferring latch(es) for variable \"cheater2\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cheater2 lab2.v(178) " "Inferred latch for \"cheater2\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cheater1 lab2.v(178) " "Inferred latch for \"cheater1\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "allHex\[0\] lab2.v(178) " "Inferred latch for \"allHex\[0\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "allHex\[1\] lab2.v(178) " "Inferred latch for \"allHex\[1\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "allHex\[2\] lab2.v(178) " "Inferred latch for \"allHex\[2\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "allHex\[3\] lab2.v(178) " "Inferred latch for \"allHex\[3\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[0\] lab2.v(178) " "Inferred latch for \"winner_time\[0\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[1\] lab2.v(178) " "Inferred latch for \"winner_time\[1\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[2\] lab2.v(178) " "Inferred latch for \"winner_time\[2\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[3\] lab2.v(178) " "Inferred latch for \"winner_time\[3\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[4\] lab2.v(178) " "Inferred latch for \"winner_time\[4\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[5\] lab2.v(178) " "Inferred latch for \"winner_time\[5\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[6\] lab2.v(178) " "Inferred latch for \"winner_time\[6\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[7\] lab2.v(178) " "Inferred latch for \"winner_time\[7\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[8\] lab2.v(178) " "Inferred latch for \"winner_time\[8\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[9\] lab2.v(178) " "Inferred latch for \"winner_time\[9\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[10\] lab2.v(178) " "Inferred latch for \"winner_time\[10\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[11\] lab2.v(178) " "Inferred latch for \"winner_time\[11\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[12\] lab2.v(178) " "Inferred latch for \"winner_time\[12\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[13\] lab2.v(178) " "Inferred latch for \"winner_time\[13\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[14\] lab2.v(178) " "Inferred latch for \"winner_time\[14\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[15\] lab2.v(178) " "Inferred latch for \"winner_time\[15\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[16\] lab2.v(178) " "Inferred latch for \"winner_time\[16\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[17\] lab2.v(178) " "Inferred latch for \"winner_time\[17\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[18\] lab2.v(178) " "Inferred latch for \"winner_time\[18\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_time\[19\] lab2.v(178) " "Inferred latch for \"winner_time\[19\]\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_counter_start lab2.v(178) " "Inferred latch for \"display_counter_start\" at lab2.v(178)" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 "|lab2"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1708032672815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:comb_36 " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:comb_36\"" {  } { { "lab2.v" "comb_36" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032672819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clockDivider.v(8) " "Verilog HDL assignment warning at clockDivider.v(8): truncated value with size 32 to match size of target (1)" {  } { { "clockDivider.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/clockDivider.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708032672843 "|lab2|clockDivider:comb_36"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_37 " "Elaborating entity \"counter\" for hierarchy \"counter:comb_37\"" {  } { { "lab2.v" "comb_37" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032672846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 counter.v(15) " "Verilog HDL assignment warning at counter.v(15): truncated value with size 32 to match size of target (20)" {  } { { "counter.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/counter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708032672875 "|lab2|counter:comb_37"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinkHEX blinkHEX:comb_39 " "Elaborating entity \"blinkHEX\" for hierarchy \"blinkHEX:comb_39\"" {  } { { "lab2.v" "comb_39" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032672879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 blinkHEX.v(23) " "Verilog HDL assignment warning at blinkHEX.v(23): truncated value with size 32 to match size of target (12)" {  } { { "blinkHEX.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/blinkHEX.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708032672909 "|lab2|blinkHEX:comb_39"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 blinkHEX.v(33) " "Verilog HDL assignment warning at blinkHEX.v(33): truncated value with size 32 to match size of target (12)" {  } { { "blinkHEX.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/blinkHEX.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708032672909 "|lab2|blinkHEX:comb_39"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexToBCD hexToBCD:Convert1 " "Elaborating entity \"hexToBCD\" for hierarchy \"hexToBCD:Convert1\"" {  } { { "lab2.v" "Convert1" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032672911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:comb_40 " "Elaborating entity \"random\" for hierarchy \"random:comb_40\"" {  } { { "lab2.v" "comb_40" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032672938 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable random.v(7) " "Verilog HDL Always Construct warning at random.v(7): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "random.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/random.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1708032672967 "|lab2|random:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable random.v(7) " "Inferred latch for \"enable\" at random.v(7)" {  } { { "random.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/random.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032672967 "|lab2|random:comb_40"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:comb_41 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:comb_41\"" {  } { { "lab2.v" "comb_41" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032672970 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in0 mux4to1.v(12) " "Verilog HDL Always Construct warning at mux4to1.v(12): variable \"in0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux4to1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/mux4to1.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1708032672993 "|lab2|mux4to1:comb_41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 mux4to1.v(13) " "Verilog HDL Always Construct warning at mux4to1.v(13): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux4to1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/mux4to1.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1708032672993 "|lab2|mux4to1:comb_41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 mux4to1.v(14) " "Verilog HDL Always Construct warning at mux4to1.v(14): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux4to1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/mux4to1.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1708032672993 "|lab2|mux4to1:comb_41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in3 mux4to1.v(15) " "Verilog HDL Always Construct warning at mux4to1.v(15): variable \"in3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux4to1.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/mux4to1.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1708032672993 "|lab2|mux4to1:comb_41"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegDisplay sevenSegDisplay:decoder0 " "Elaborating entity \"sevenSegDisplay\" for hierarchy \"sevenSegDisplay:decoder0\"" {  } { { "lab2.v" "decoder0" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032672999 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1708032674011 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "allHex\[3\] allHex\[2\] " "Duplicate LATCH primitive \"allHex\[3\]\" merged with LATCH primitive \"allHex\[2\]\"" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1708032674033 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1708032674033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[0\] " "Latch winner_time\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674034 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[1\] " "Latch winner_time\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674034 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[2\] " "Latch winner_time\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674034 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[3\] " "Latch winner_time\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674034 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[4\] " "Latch winner_time\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674034 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[5\] " "Latch winner_time\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674034 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[6\] " "Latch winner_time\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674034 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[7\] " "Latch winner_time\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674034 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[8\] " "Latch winner_time\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674034 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[9\] " "Latch winner_time\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674034 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[10\] " "Latch winner_time\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674034 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[11\] " "Latch winner_time\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674035 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[12\] " "Latch winner_time\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674035 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[13\] " "Latch winner_time\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674035 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[14\] " "Latch winner_time\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674035 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[15\] " "Latch winner_time\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674035 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[16\] " "Latch winner_time\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674035 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[17\] " "Latch winner_time\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674035 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[19\] " "Latch winner_time\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674035 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_time\[18\] " "Latch winner_time\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMER_DISPLAY " "Ports D and ENA on the latch are fed by the same signal state.TIMER_DISPLAY" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708032674035 ""}  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708032674035 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state.RESET state.RESET~_emulated state.RESET~1 " "Register \"state.RESET\" is converted into an equivalent circuit using register \"state.RESET~_emulated\" and latch \"state.RESET~1\"" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708032674037 "|lab2|state.RESET"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state.RESUME state.RESUME~_emulated state.RESUME~1 " "Register \"state.RESUME\" is converted into an equivalent circuit using register \"state.RESUME~_emulated\" and latch \"state.RESUME~1\"" {  } { { "lab2.v" "" { Text "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/lab2.v" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708032674037 "|lab2|state.RESUME"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1708032674037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708032676918 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/output_files/lab2.map.smsg " "Generated suppressed messages file C:/Users/bowen/OneDrive/Documents/School/Winter 2024/3TB4/Lab/lab2/lab2/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032680825 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708032681194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708032681194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "734 " "Implemented 734 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708032681532 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708032681532 ""} { "Info" "ICUT_CUT_TM_LCELLS" "677 " "Implemented 677 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708032681532 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708032681532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708032681545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 16:31:21 2024 " "Processing ended: Thu Feb 15 16:31:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708032681545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708032681545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708032681545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708032681545 ""}
