<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
<<<<<<< HEAD
        <Milestone name="Export" build_result="2" build_time="1767740140">
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1767740140"/>
            <Task name="IBIS" build_result="2" update_result="0" update_time="1767740142"/>
            <Task name="TimingSimFileVlg" build_result="2" update_result="0" update_time="1767740151"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1767740062">
            <Task name="Map" build_result="2" update_result="0" update_time="1767740062"/>
            <Task name="MapTrace" build_result="0" update_result="2" update_time="1746638106"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1767740125">
            <Task name="PAR" build_result="2" update_result="0" update_time="1767740125"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1767740137"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1767740053">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1767740053"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1767740151"/>
=======
        <Milestone name="Export" build_result="0" build_time="1765475602">
            <Task name="Bitgen" build_result="0" update_result="2" update_time="1765475602"/>
            <Task name="IBIS" build_result="0" update_result="2" update_time="1765475602"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="2" update_time="1765475602"/>
        </Milestone>
        <Milestone name="Map" build_result="0" build_time="1765475602">
            <Task name="Map" build_result="0" update_result="2" update_time="1765475602"/>
            <Task name="MapTrace" build_result="0" update_result="2" update_time="1746638106"/>
        </Milestone>
        <Milestone name="PAR" build_result="0" build_time="1765475602">
            <Task name="PAR" build_result="0" update_result="2" update_time="1765475602"/>
            <Task name="PARTrace" build_result="0" update_result="2" update_time="1765475602"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="0" build_time="1765475602">
            <Task name="Lattice_Synthesis" build_result="0" update_result="2" update_time="1765475602"/>
            <Task name="LSE_Compile" build_result="0" update_result="2" update_time="1765475602"/>
>>>>>>> 0ccc7a23548eee6fab1f18124a6da24b79fdf55d
            <Task name="SynTrace" build_result="0" update_result="2" update_time="1746717314"/>
            <Task name="SynVerilogSimFile" build_result="0" update_result="2" update_time="1746717314"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="0" update_result="2" update_time="1746555445"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="1746555445"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="1745848757"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="1745848757"/>
            <Task name="DEC" build_result="0" update_result="2" update_time="1745848757"/>
        </Milestone>
        <Report name="FPGA_Intan_Driver_impl_1.bgn" last_build_time="1767740140" last_build_size="1256"/>
        <Report name="FPGA_Intan_Driver_impl_1.bin" last_build_time="1767740140" last_build_size="104156"/>
        <Report name="FPGA_Intan_Driver_impl_1.lsedata" last_build_time="0" last_build_size="0"/>
        <Report name="FPGA_Intan_Driver_impl_1.twr.html" last_build_time="1767740137" last_build_size="17957"/>
        <Report name="FPGA_Intan_Driver_impl_1.udb" last_build_time="1767740126" last_build_size="370949"/>
        <Report name="FPGA_Intan_Driver_impl_1_map.udb" last_build_time="1767740061" last_build_size="219207"/>
        <Report name="FPGA_Intan_Driver_impl_1_rtl.udb" last_build_time="1767740041" last_build_size="407796"/>
        <Report name="FPGA_Intan_Driver_impl_1_syn.udb" last_build_time="1767740052" last_build_size="118653"/>
        <Report name="FPGA_Intan_Driver_impl_1_vo.sdf" last_build_time="1767740151" last_build_size="3240028"/>
        <Report name="FPGA_Intan_Driver_impl_1_vo.vo" last_build_time="1767740150" last_build_size="3574002"/>
        <Report name="IBIS/FPGA_Intan_Driver_impl_1.ibs" last_build_time="1767740142" last_build_size="102769"/>
    </Strategy>
</BuildStatus>
<<<<<<< HEAD
       
=======
>>>>>>> 0ccc7a23548eee6fab1f18124a6da24b79fdf55d
