/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_scte_sec.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 11:34a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 09:06:00 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_scte_sec.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 11:34a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_SCTE_SEC_H__
#define BCHP_SCTE_SEC_H__

/***************************************************************************
 *SCTE_SEC - SEC SCTE Encoder
 ***************************************************************************/
#define BCHP_SCTE_SEC_REVID                      0x00187000 /* Revision ID Register */
#define BCHP_SCTE_SEC_BANK_CONTROL               0x00187008 /* Bank Control Register */
#define BCHP_SCTE_SEC_CONFIG                     0x0018700c /* Configuration Register */
#define BCHP_SCTE_SEC_RD_PTR                     0x00187010 /* Read Pointer Set Register */
#define BCHP_SCTE_SEC_PADDING_BLANK              0x00187014 /* Y Cb Cr Padding Blank Value Register */
#define BCHP_SCTE_SEC_CC_GAIN_OFFSET             0x00187018 /* CC Gain and Offset Register */
#define BCHP_SCTE_SEC_PAM_ADD_GAIN_OFFSET        0x0018701c /* PAM Gain and Offset Register */
#define BCHP_SCTE_SEC_CSC_MODE                   0x00187020 /* Color space converter mode register */
#define BCHP_SCTE_SEC_CSC_MIN_MAX                0x00187024 /* Color space converter min_max clamp register */
#define BCHP_SCTE_SEC_CSC_COEFF_C03_C00          0x00187028 /* Color space converter Channel 0 Color Matrix coefficients c03 and c00 */
#define BCHP_SCTE_SEC_CSC_COEFF_C12_C11          0x0018702c /* Color space converter Channel 1 Color Matrix coefficients c02 and c01 */
#define BCHP_SCTE_SEC_CSC_COEFF_C13              0x00187030 /* Color space converter Channel 1 Color Matrix coefficient c03 */
#define BCHP_SCTE_SEC_CSC_COEFF_C22_C21          0x00187034 /* Color space converter Channel 2 Color Matrix coefficients c02 and c01 */
#define BCHP_SCTE_SEC_CSC_COEFF_C23              0x00187038 /* Color space converter Channel 2 Color Matrix coefficient c03 */
#define BCHP_SCTE_SEC_CSC_CO_MODE                0x0018703c /* Color space converter mode register */
#define BCHP_SCTE_SEC_CSC_CO_MIN_MAX             0x00187040 /* Component only color space converter min_max clamp register */
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C03_C00       0x00187044 /* Component only color space converter Channel 0 Color Matrix coefficients c03 and c00 */
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C12_C11       0x00187048 /* Component only color space converter Channel 1 Color Matrix coefficients c02 and c01 */
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C13           0x0018704c /* Component only color space converter Channel 1 Color Matrix coefficient c03 */
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C22_C21       0x00187050 /* Component only color space converter Channel 2 Color Matrix coefficients c02 and c01 */
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C23           0x00187054 /* Component only color space converter Channel 2 Color Matrix coefficient c03 */
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_0_2      0x00187058 /* Shaper Luma Coefficient 0 to Coefficient 2 Register */
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_3_5      0x0018705c /* Shaper Luma Coefficient 3 to Coefficient 5 Register */
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_6_8      0x00187060 /* Shaper Luma Coefficient 6 to Coefficient 8 Register */
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_0_2    0x00187064 /* Shaper Chroma Coefficient 0 to Coefficient 2 Register */
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_3_5    0x00187068 /* Shaper Chroma Coefficient 3 to Coefficient 5 Register */
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_6_8    0x0018706c /* Shaper Chroma Coefficient 6 to Coefficient 8 Register */
#define BCHP_SCTE_SEC_SHAPER_BLANK_VALUE         0x00187070 /* Shaper Blank Value  Register */
#define BCHP_SCTE_SEC_SHAPER_CO_BLANK_VALUE      0x00187074 /* Component Only Shaper Blank Value  Register */
#define BCHP_SCTE_SEC_SHAPER_CONTROL             0x00187078 /* Shaper Control Register */
#define BCHP_SCTE_SEC_NRTV_SAMPLE_ORDER          0x0018707c /* NRTV Samples order */
#define BCHP_SCTE_SEC_FIFO_STATUS                0x00187080 /* Bank Status Register */
#define BCHP_SCTE_SEC_CH0_STATUS                 0x00187084 /* CH0 Status Register */
#define BCHP_SCTE_SEC_CH1_STATUS                 0x00187088 /* CH1 Status Register */
#define BCHP_SCTE_SEC_NRTV_STATUS                0x0018708c /* NRTV Status Register */
#define BCHP_SCTE_SEC_UNDERFLOW_LINECOUNT        0x00187090 /* FIFO Underflow Line Count Register */
#define BCHP_SCTE_SEC_LINE_LENGTH                0x00187094 /* Line Length Register */
#define BCHP_SCTE_SEC_SCRATCH                    0x00187098 /* Scratch Register */
#define BCHP_SCTE_SEC_BANK_BASE_BANK0            0x001876b0 /* Base Register Bank 0 */
#define BCHP_SCTE_SEC_LCR_ENABLE_BANK0           0x001876b4 /* LCR Enable  Register Bank 0 */
#define BCHP_SCTE_SEC_CC_NULL_BANK0              0x001876b8 /* Closed Caption NULL Register Bank 0 */
#define BCHP_SCTE_SEC_CH0_DMA_ADDR_BANK0         0x001876bc /* Channel 0 DMA Address Register Bank 0 */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK0       0x001876c0 /* Channel 0 DMA Data Length Register Bank 0 */
#define BCHP_SCTE_SEC_CH1_DMA_ADDR_BANK0         0x001876c4 /* Channel 1 DMA Address Register Bank 0 */
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK0       0x001876c8 /* Channel 1 DMA Data Length Register Bank 0 */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK0       0x001876cc /* NRTV Write Pointer Register Bank 0 */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK0          0x001876d0 /* Bank Status Register Bank 0 */
#define BCHP_SCTE_SEC_BANK_BASE_BANK1            0x00187854 /* Base Register Bank 1 */
#define BCHP_SCTE_SEC_LCR_ENABLE_BANK1           0x00187858 /* LCR Enable  Register Bank 1 */
#define BCHP_SCTE_SEC_CC_NULL_BANK1              0x0018785c /* Closed Caption NULL Register Bank 1 */
#define BCHP_SCTE_SEC_CH0_DMA_ADDR_BANK1         0x00187860 /* Channel 0 DMA Address Register Bank 1 */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK1       0x00187864 /* Channel 0 DMA Data Length Register Bank 1 */
#define BCHP_SCTE_SEC_CH1_DMA_ADDR_BANK1         0x00187868 /* Channel 1 DMA Address Register Bank 1 */
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK1       0x0018786c /* Channel 1 DMA Data Length Register Bank 1 */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK1       0x00187870 /* NRTV Write Pointer Register Bank 1 */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK1          0x00187874 /* Bank Status Register Bank 1 */
#define BCHP_SCTE_SEC_BANK_BASE_BANK2            0x001879f8 /* Base Register Bank 2 */
#define BCHP_SCTE_SEC_LCR_ENABLE_BANK2           0x001879fc /* LCR Enable  Register Bank 2 */
#define BCHP_SCTE_SEC_CC_NULL_BANK2              0x00187a00 /* Closed Caption NULL Register Bank 2 */
#define BCHP_SCTE_SEC_CH0_DMA_ADDR_BANK2         0x00187a04 /* Channel 0 DMA Address Register Bank 2 */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK2       0x00187a08 /* Channel 0 DMA Data Length Register Bank 2 */
#define BCHP_SCTE_SEC_CH1_DMA_ADDR_BANK2         0x00187a0c /* Channel 1 DMA Address Register Bank 2 */
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK2       0x00187a10 /* Channel 1 DMA Data Length Register Bank 2 */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK2       0x00187a14 /* NRTV Write Pointer Register Bank 2 */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK2          0x00187a18 /* Bank Status Register Bank 2 */
#define BCHP_SCTE_SEC_BANK_BASE_BANK3            0x00187b9c /* Base Register Bank 3 */
#define BCHP_SCTE_SEC_LCR_ENABLE_BANK3           0x00187ba0 /* LCR Enable  Register Bank 3 */
#define BCHP_SCTE_SEC_CC_NULL_BANK3              0x00187ba4 /* Closed Caption NULL Register Bank 3 */
#define BCHP_SCTE_SEC_CH0_DMA_ADDR_BANK3         0x00187ba8 /* Channel 0 DMA Address Register Bank 3 */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK3       0x00187bac /* Channel 0 DMA Data Length Register Bank 3 */
#define BCHP_SCTE_SEC_CH1_DMA_ADDR_BANK3         0x00187bb0 /* Channel 1 DMA Address Register Bank 3 */
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK3       0x00187bb4 /* Channel 1 DMA Data Length Register Bank 3 */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK3       0x00187bb8 /* NRTV Write Pointer Register Bank 3 */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK3          0x00187bbc /* Bank Status Register Bank 3 */

/***************************************************************************
 *REVID - Revision ID Register
 ***************************************************************************/
/* SCTE_SEC :: REVID :: reserved0 [31:16] */
#define BCHP_SCTE_SEC_REVID_reserved0_MASK                         0xffff0000
#define BCHP_SCTE_SEC_REVID_reserved0_SHIFT                        16

/* SCTE_SEC :: REVID :: REVID [15:00] */
#define BCHP_SCTE_SEC_REVID_REVID_MASK                             0x0000ffff
#define BCHP_SCTE_SEC_REVID_REVID_SHIFT                            0

/***************************************************************************
 *BANK_CONTROL - Bank Control Register
 ***************************************************************************/
/* SCTE_SEC :: BANK_CONTROL :: reserved0 [31:04] */
#define BCHP_SCTE_SEC_BANK_CONTROL_reserved0_MASK                  0xfffffff0
#define BCHP_SCTE_SEC_BANK_CONTROL_reserved0_SHIFT                 4

/* SCTE_SEC :: BANK_CONTROL :: FREEZE [03:03] */
#define BCHP_SCTE_SEC_BANK_CONTROL_FREEZE_MASK                     0x00000008
#define BCHP_SCTE_SEC_BANK_CONTROL_FREEZE_SHIFT                    3

/* SCTE_SEC :: BANK_CONTROL :: WRITE_PTR [02:00] */
#define BCHP_SCTE_SEC_BANK_CONTROL_WRITE_PTR_MASK                  0x00000007
#define BCHP_SCTE_SEC_BANK_CONTROL_WRITE_PTR_SHIFT                 0

/***************************************************************************
 *CONFIG - Configuration Register
 ***************************************************************************/
/* SCTE_SEC :: CONFIG :: reserved0 [31:19] */
#define BCHP_SCTE_SEC_CONFIG_reserved0_MASK                        0xfff80000
#define BCHP_SCTE_SEC_CONFIG_reserved0_SHIFT                       19

/* SCTE_SEC :: CONFIG :: INC_VALUE [18:13] */
#define BCHP_SCTE_SEC_CONFIG_INC_VALUE_MASK                        0x0007e000
#define BCHP_SCTE_SEC_CONFIG_INC_VALUE_SHIFT                       13

/* SCTE_SEC :: CONFIG :: MOD_VALUE [12:03] */
#define BCHP_SCTE_SEC_CONFIG_MOD_VALUE_MASK                        0x00001ff8
#define BCHP_SCTE_SEC_CONFIG_MOD_VALUE_SHIFT                       3

/* SCTE_SEC :: CONFIG :: VBI_MODE [02:00] */
#define BCHP_SCTE_SEC_CONFIG_VBI_MODE_MASK                         0x00000007
#define BCHP_SCTE_SEC_CONFIG_VBI_MODE_SHIFT                        0
#define BCHP_SCTE_SEC_CONFIG_VBI_MODE_DISABLE                      0
#define BCHP_SCTE_SEC_CONFIG_VBI_MODE_CC                           1
#define BCHP_SCTE_SEC_CONFIG_VBI_MODE_SCTE20                       2
#define BCHP_SCTE_SEC_CONFIG_VBI_MODE_SCTE21                       3
#define BCHP_SCTE_SEC_CONFIG_VBI_MODE_MONO_CHROME                  4

/***************************************************************************
 *RD_PTR - Read Pointer Set Register
 ***************************************************************************/
/* SCTE_SEC :: RD_PTR :: reserved0 [31:03] */
#define BCHP_SCTE_SEC_RD_PTR_reserved0_MASK                        0xfffffff8
#define BCHP_SCTE_SEC_RD_PTR_reserved0_SHIFT                       3

/* SCTE_SEC :: RD_PTR :: READ_PTR_SET [02:00] */
#define BCHP_SCTE_SEC_RD_PTR_READ_PTR_SET_MASK                     0x00000007
#define BCHP_SCTE_SEC_RD_PTR_READ_PTR_SET_SHIFT                    0

/***************************************************************************
 *PADDING_BLANK - Y Cb Cr Padding Blank Value Register
 ***************************************************************************/
/* SCTE_SEC :: PADDING_BLANK :: reserved0 [31:24] */
#define BCHP_SCTE_SEC_PADDING_BLANK_reserved0_MASK                 0xff000000
#define BCHP_SCTE_SEC_PADDING_BLANK_reserved0_SHIFT                24

/* SCTE_SEC :: PADDING_BLANK :: Y_VALUE [23:16] */
#define BCHP_SCTE_SEC_PADDING_BLANK_Y_VALUE_MASK                   0x00ff0000
#define BCHP_SCTE_SEC_PADDING_BLANK_Y_VALUE_SHIFT                  16

/* SCTE_SEC :: PADDING_BLANK :: Cb_VALUE [15:08] */
#define BCHP_SCTE_SEC_PADDING_BLANK_Cb_VALUE_MASK                  0x0000ff00
#define BCHP_SCTE_SEC_PADDING_BLANK_Cb_VALUE_SHIFT                 8

/* SCTE_SEC :: PADDING_BLANK :: Cr_VALUE [07:00] */
#define BCHP_SCTE_SEC_PADDING_BLANK_Cr_VALUE_MASK                  0x000000ff
#define BCHP_SCTE_SEC_PADDING_BLANK_Cr_VALUE_SHIFT                 0

/***************************************************************************
 *CC_GAIN_OFFSET - CC Gain and Offset Register
 ***************************************************************************/
/* SCTE_SEC :: CC_GAIN_OFFSET :: OFFSET [31:16] */
#define BCHP_SCTE_SEC_CC_GAIN_OFFSET_OFFSET_MASK                   0xffff0000
#define BCHP_SCTE_SEC_CC_GAIN_OFFSET_OFFSET_SHIFT                  16

/* SCTE_SEC :: CC_GAIN_OFFSET :: GAIN [15:00] */
#define BCHP_SCTE_SEC_CC_GAIN_OFFSET_GAIN_MASK                     0x0000ffff
#define BCHP_SCTE_SEC_CC_GAIN_OFFSET_GAIN_SHIFT                    0

/***************************************************************************
 *PAM_ADD_GAIN_OFFSET - PAM Gain and Offset Register
 ***************************************************************************/
/* SCTE_SEC :: PAM_ADD_GAIN_OFFSET :: OFFSET [31:16] */
#define BCHP_SCTE_SEC_PAM_ADD_GAIN_OFFSET_OFFSET_MASK              0xffff0000
#define BCHP_SCTE_SEC_PAM_ADD_GAIN_OFFSET_OFFSET_SHIFT             16

/* SCTE_SEC :: PAM_ADD_GAIN_OFFSET :: GAIN [15:00] */
#define BCHP_SCTE_SEC_PAM_ADD_GAIN_OFFSET_GAIN_MASK                0x0000ffff
#define BCHP_SCTE_SEC_PAM_ADD_GAIN_OFFSET_GAIN_SHIFT               0

/***************************************************************************
 *CSC_MODE - Color space converter mode register
 ***************************************************************************/
/* SCTE_SEC :: CSC_MODE :: reserved0 [31:20] */
#define BCHP_SCTE_SEC_CSC_MODE_reserved0_MASK                      0xfff00000
#define BCHP_SCTE_SEC_CSC_MODE_reserved0_SHIFT                     20

/* SCTE_SEC :: CSC_MODE :: CLAMP_MODE_C2 [19:18] */
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C2_MASK                  0x000c0000
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C2_SHIFT                 18
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C2_MIN_MAX               0
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C2_RANGE1                1
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C2_RANGE2                2
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C2_reserved              3

/* SCTE_SEC :: CSC_MODE :: CLAMP_MODE_C1 [17:16] */
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C1_MASK                  0x00030000
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C1_SHIFT                 16
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C1_MIN_MAX               0
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C1_RANGE1                1
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C1_RANGE2                2
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C1_reserved              3

/* SCTE_SEC :: CSC_MODE :: CLAMP_MODE_C0 [15:14] */
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C0_MASK                  0x0000c000
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C0_SHIFT                 14
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C0_MIN_MAX               0
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C0_RANGE1                1
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C0_RANGE2                2
#define BCHP_SCTE_SEC_CSC_MODE_CLAMP_MODE_C0_reserved              3

/* SCTE_SEC :: CSC_MODE :: RANGE2 [13:07] */
#define BCHP_SCTE_SEC_CSC_MODE_RANGE2_MASK                         0x00003f80
#define BCHP_SCTE_SEC_CSC_MODE_RANGE2_SHIFT                        7

/* SCTE_SEC :: CSC_MODE :: RANGE1 [06:00] */
#define BCHP_SCTE_SEC_CSC_MODE_RANGE1_MASK                         0x0000007f
#define BCHP_SCTE_SEC_CSC_MODE_RANGE1_SHIFT                        0

/***************************************************************************
 *CSC_MIN_MAX - Color space converter min_max clamp register
 ***************************************************************************/
/* SCTE_SEC :: CSC_MIN_MAX :: reserved0 [31:22] */
#define BCHP_SCTE_SEC_CSC_MIN_MAX_reserved0_MASK                   0xffc00000
#define BCHP_SCTE_SEC_CSC_MIN_MAX_reserved0_SHIFT                  22

/* SCTE_SEC :: CSC_MIN_MAX :: MAX [21:11] */
#define BCHP_SCTE_SEC_CSC_MIN_MAX_MAX_MASK                         0x003ff800
#define BCHP_SCTE_SEC_CSC_MIN_MAX_MAX_SHIFT                        11

/* SCTE_SEC :: CSC_MIN_MAX :: MIN [10:00] */
#define BCHP_SCTE_SEC_CSC_MIN_MAX_MIN_MASK                         0x000007ff
#define BCHP_SCTE_SEC_CSC_MIN_MAX_MIN_SHIFT                        0

/***************************************************************************
 *CSC_COEFF_C03_C00 - Color space converter Channel 0 Color Matrix coefficients c03 and c00
 ***************************************************************************/
/* SCTE_SEC :: CSC_COEFF_C03_C00 :: COEFF_C3 [31:16] */
#define BCHP_SCTE_SEC_CSC_COEFF_C03_C00_COEFF_C3_MASK              0xffff0000
#define BCHP_SCTE_SEC_CSC_COEFF_C03_C00_COEFF_C3_SHIFT             16

/* SCTE_SEC :: CSC_COEFF_C03_C00 :: COEFF_C0 [15:00] */
#define BCHP_SCTE_SEC_CSC_COEFF_C03_C00_COEFF_C0_MASK              0x0000ffff
#define BCHP_SCTE_SEC_CSC_COEFF_C03_C00_COEFF_C0_SHIFT             0

/***************************************************************************
 *CSC_COEFF_C12_C11 - Color space converter Channel 1 Color Matrix coefficients c02 and c01
 ***************************************************************************/
/* SCTE_SEC :: CSC_COEFF_C12_C11 :: COEFF_C2 [31:16] */
#define BCHP_SCTE_SEC_CSC_COEFF_C12_C11_COEFF_C2_MASK              0xffff0000
#define BCHP_SCTE_SEC_CSC_COEFF_C12_C11_COEFF_C2_SHIFT             16

/* SCTE_SEC :: CSC_COEFF_C12_C11 :: COEFF_C1 [15:00] */
#define BCHP_SCTE_SEC_CSC_COEFF_C12_C11_COEFF_C1_MASK              0x0000ffff
#define BCHP_SCTE_SEC_CSC_COEFF_C12_C11_COEFF_C1_SHIFT             0

/***************************************************************************
 *CSC_COEFF_C13 - Color space converter Channel 1 Color Matrix coefficient c03
 ***************************************************************************/
/* SCTE_SEC :: CSC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_SCTE_SEC_CSC_COEFF_C13_reserved0_MASK                 0xffff0000
#define BCHP_SCTE_SEC_CSC_COEFF_C13_reserved0_SHIFT                16

/* SCTE_SEC :: CSC_COEFF_C13 :: COEFF_C3 [15:00] */
#define BCHP_SCTE_SEC_CSC_COEFF_C13_COEFF_C3_MASK                  0x0000ffff
#define BCHP_SCTE_SEC_CSC_COEFF_C13_COEFF_C3_SHIFT                 0

/***************************************************************************
 *CSC_COEFF_C22_C21 - Color space converter Channel 2 Color Matrix coefficients c02 and c01
 ***************************************************************************/
/* SCTE_SEC :: CSC_COEFF_C22_C21 :: COEFF_C2 [31:16] */
#define BCHP_SCTE_SEC_CSC_COEFF_C22_C21_COEFF_C2_MASK              0xffff0000
#define BCHP_SCTE_SEC_CSC_COEFF_C22_C21_COEFF_C2_SHIFT             16

/* SCTE_SEC :: CSC_COEFF_C22_C21 :: COEFF_C1 [15:00] */
#define BCHP_SCTE_SEC_CSC_COEFF_C22_C21_COEFF_C1_MASK              0x0000ffff
#define BCHP_SCTE_SEC_CSC_COEFF_C22_C21_COEFF_C1_SHIFT             0

/***************************************************************************
 *CSC_COEFF_C23 - Color space converter Channel 2 Color Matrix coefficient c03
 ***************************************************************************/
/* SCTE_SEC :: CSC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_SCTE_SEC_CSC_COEFF_C23_reserved0_MASK                 0xffff0000
#define BCHP_SCTE_SEC_CSC_COEFF_C23_reserved0_SHIFT                16

/* SCTE_SEC :: CSC_COEFF_C23 :: COEFF_C3 [15:00] */
#define BCHP_SCTE_SEC_CSC_COEFF_C23_COEFF_C3_MASK                  0x0000ffff
#define BCHP_SCTE_SEC_CSC_COEFF_C23_COEFF_C3_SHIFT                 0

/***************************************************************************
 *CSC_CO_MODE - Color space converter mode register
 ***************************************************************************/
/* SCTE_SEC :: CSC_CO_MODE :: reserved0 [31:20] */
#define BCHP_SCTE_SEC_CSC_CO_MODE_reserved0_MASK                   0xfff00000
#define BCHP_SCTE_SEC_CSC_CO_MODE_reserved0_SHIFT                  20

/* SCTE_SEC :: CSC_CO_MODE :: CLAMP_MODE_C2 [19:18] */
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C2_MASK               0x000c0000
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C2_SHIFT              18
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C2_MIN_MAX            0
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C2_RANGE1             1
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C2_RANGE2             2
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C2_reserved           3

/* SCTE_SEC :: CSC_CO_MODE :: CLAMP_MODE_C1 [17:16] */
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C1_MASK               0x00030000
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C1_SHIFT              16
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C1_MIN_MAX            0
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C1_RANGE1             1
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C1_RANGE2             2
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C1_reserved           3

/* SCTE_SEC :: CSC_CO_MODE :: CLAMP_MODE_C0 [15:14] */
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C0_MASK               0x0000c000
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C0_SHIFT              14
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C0_MIN_MAX            0
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C0_RANGE1             1
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C0_RANGE2             2
#define BCHP_SCTE_SEC_CSC_CO_MODE_CLAMP_MODE_C0_reserved           3

/* SCTE_SEC :: CSC_CO_MODE :: RANGE2 [13:07] */
#define BCHP_SCTE_SEC_CSC_CO_MODE_RANGE2_MASK                      0x00003f80
#define BCHP_SCTE_SEC_CSC_CO_MODE_RANGE2_SHIFT                     7

/* SCTE_SEC :: CSC_CO_MODE :: RANGE1 [06:00] */
#define BCHP_SCTE_SEC_CSC_CO_MODE_RANGE1_MASK                      0x0000007f
#define BCHP_SCTE_SEC_CSC_CO_MODE_RANGE1_SHIFT                     0

/***************************************************************************
 *CSC_CO_MIN_MAX - Component only color space converter min_max clamp register
 ***************************************************************************/
/* SCTE_SEC :: CSC_CO_MIN_MAX :: reserved0 [31:22] */
#define BCHP_SCTE_SEC_CSC_CO_MIN_MAX_reserved0_MASK                0xffc00000
#define BCHP_SCTE_SEC_CSC_CO_MIN_MAX_reserved0_SHIFT               22

/* SCTE_SEC :: CSC_CO_MIN_MAX :: MAX [21:11] */
#define BCHP_SCTE_SEC_CSC_CO_MIN_MAX_MAX_MASK                      0x003ff800
#define BCHP_SCTE_SEC_CSC_CO_MIN_MAX_MAX_SHIFT                     11

/* SCTE_SEC :: CSC_CO_MIN_MAX :: MIN [10:00] */
#define BCHP_SCTE_SEC_CSC_CO_MIN_MAX_MIN_MASK                      0x000007ff
#define BCHP_SCTE_SEC_CSC_CO_MIN_MAX_MIN_SHIFT                     0

/***************************************************************************
 *CSC_CO_COEFF_C03_C00 - Component only color space converter Channel 0 Color Matrix coefficients c03 and c00
 ***************************************************************************/
/* SCTE_SEC :: CSC_CO_COEFF_C03_C00 :: COEFF_C3 [31:16] */
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C03_C00_COEFF_C3_MASK           0xffff0000
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C03_C00_COEFF_C3_SHIFT          16

/* SCTE_SEC :: CSC_CO_COEFF_C03_C00 :: COEFF_C0 [15:00] */
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C03_C00_COEFF_C0_MASK           0x0000ffff
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C03_C00_COEFF_C0_SHIFT          0

/***************************************************************************
 *CSC_CO_COEFF_C12_C11 - Component only color space converter Channel 1 Color Matrix coefficients c02 and c01
 ***************************************************************************/
/* SCTE_SEC :: CSC_CO_COEFF_C12_C11 :: COEFF_C2 [31:16] */
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C12_C11_COEFF_C2_MASK           0xffff0000
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C12_C11_COEFF_C2_SHIFT          16

/* SCTE_SEC :: CSC_CO_COEFF_C12_C11 :: COEFF_C1 [15:00] */
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C12_C11_COEFF_C1_MASK           0x0000ffff
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C12_C11_COEFF_C1_SHIFT          0

/***************************************************************************
 *CSC_CO_COEFF_C13 - Component only color space converter Channel 1 Color Matrix coefficient c03
 ***************************************************************************/
/* SCTE_SEC :: CSC_CO_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C13_reserved0_MASK              0xffff0000
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C13_reserved0_SHIFT             16

/* SCTE_SEC :: CSC_CO_COEFF_C13 :: COEFF_C3 [15:00] */
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C13_COEFF_C3_MASK               0x0000ffff
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C13_COEFF_C3_SHIFT              0

/***************************************************************************
 *CSC_CO_COEFF_C22_C21 - Component only color space converter Channel 2 Color Matrix coefficients c02 and c01
 ***************************************************************************/
/* SCTE_SEC :: CSC_CO_COEFF_C22_C21 :: COEFF_C2 [31:16] */
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C22_C21_COEFF_C2_MASK           0xffff0000
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C22_C21_COEFF_C2_SHIFT          16

/* SCTE_SEC :: CSC_CO_COEFF_C22_C21 :: COEFF_C1 [15:00] */
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C22_C21_COEFF_C1_MASK           0x0000ffff
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C22_C21_COEFF_C1_SHIFT          0

/***************************************************************************
 *CSC_CO_COEFF_C23 - Component only color space converter Channel 2 Color Matrix coefficient c03
 ***************************************************************************/
/* SCTE_SEC :: CSC_CO_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C23_reserved0_MASK              0xffff0000
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C23_reserved0_SHIFT             16

/* SCTE_SEC :: CSC_CO_COEFF_C23 :: COEFF_C3 [15:00] */
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C23_COEFF_C3_MASK               0x0000ffff
#define BCHP_SCTE_SEC_CSC_CO_COEFF_C23_COEFF_C3_SHIFT              0

/***************************************************************************
 *SHAPER_LUMA_COEFF_0_2 - Shaper Luma Coefficient 0 to Coefficient 2 Register
 ***************************************************************************/
/* SCTE_SEC :: SHAPER_LUMA_COEFF_0_2 :: reserved0 [31:27] */
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_0_2_reserved0_MASK         0xf8000000
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_0_2_reserved0_SHIFT        27

/* SCTE_SEC :: SHAPER_LUMA_COEFF_0_2 :: COEFF_2 [26:18] */
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_0_2_COEFF_2_MASK           0x07fc0000
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_0_2_COEFF_2_SHIFT          18

/* SCTE_SEC :: SHAPER_LUMA_COEFF_0_2 :: COEFF_1 [17:09] */
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_0_2_COEFF_1_MASK           0x0003fe00
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_0_2_COEFF_1_SHIFT          9

/* SCTE_SEC :: SHAPER_LUMA_COEFF_0_2 :: COEFF_0 [08:00] */
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_0_2_COEFF_0_MASK           0x000001ff
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_0_2_COEFF_0_SHIFT          0

/***************************************************************************
 *SHAPER_LUMA_COEFF_3_5 - Shaper Luma Coefficient 3 to Coefficient 5 Register
 ***************************************************************************/
/* SCTE_SEC :: SHAPER_LUMA_COEFF_3_5 :: reserved0 [31:27] */
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_3_5_reserved0_MASK         0xf8000000
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_3_5_reserved0_SHIFT        27

/* SCTE_SEC :: SHAPER_LUMA_COEFF_3_5 :: COEFF_5 [26:18] */
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_3_5_COEFF_5_MASK           0x07fc0000
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_3_5_COEFF_5_SHIFT          18

/* SCTE_SEC :: SHAPER_LUMA_COEFF_3_5 :: COEFF_4 [17:09] */
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_3_5_COEFF_4_MASK           0x0003fe00
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_3_5_COEFF_4_SHIFT          9

/* SCTE_SEC :: SHAPER_LUMA_COEFF_3_5 :: COEFF_3 [08:00] */
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_3_5_COEFF_3_MASK           0x000001ff
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_3_5_COEFF_3_SHIFT          0

/***************************************************************************
 *SHAPER_LUMA_COEFF_6_8 - Shaper Luma Coefficient 6 to Coefficient 8 Register
 ***************************************************************************/
/* SCTE_SEC :: SHAPER_LUMA_COEFF_6_8 :: reserved0 [31:27] */
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_6_8_reserved0_MASK         0xf8000000
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_6_8_reserved0_SHIFT        27

/* SCTE_SEC :: SHAPER_LUMA_COEFF_6_8 :: COEFF_8 [26:18] */
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_6_8_COEFF_8_MASK           0x07fc0000
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_6_8_COEFF_8_SHIFT          18

/* SCTE_SEC :: SHAPER_LUMA_COEFF_6_8 :: COEFF_7 [17:09] */
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_6_8_COEFF_7_MASK           0x0003fe00
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_6_8_COEFF_7_SHIFT          9

/* SCTE_SEC :: SHAPER_LUMA_COEFF_6_8 :: COEFF_6 [08:00] */
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_6_8_COEFF_6_MASK           0x000001ff
#define BCHP_SCTE_SEC_SHAPER_LUMA_COEFF_6_8_COEFF_6_SHIFT          0

/***************************************************************************
 *SHAPER_CHROMA_COEFF_0_2 - Shaper Chroma Coefficient 0 to Coefficient 2 Register
 ***************************************************************************/
/* SCTE_SEC :: SHAPER_CHROMA_COEFF_0_2 :: reserved0 [31:27] */
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_0_2_reserved0_MASK       0xf8000000
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_0_2_reserved0_SHIFT      27

/* SCTE_SEC :: SHAPER_CHROMA_COEFF_0_2 :: COEFF_2 [26:18] */
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_0_2_COEFF_2_MASK         0x07fc0000
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_0_2_COEFF_2_SHIFT        18

/* SCTE_SEC :: SHAPER_CHROMA_COEFF_0_2 :: COEFF_1 [17:09] */
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_0_2_COEFF_1_MASK         0x0003fe00
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_0_2_COEFF_1_SHIFT        9

/* SCTE_SEC :: SHAPER_CHROMA_COEFF_0_2 :: COEFF_0 [08:00] */
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_0_2_COEFF_0_MASK         0x000001ff
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_0_2_COEFF_0_SHIFT        0

/***************************************************************************
 *SHAPER_CHROMA_COEFF_3_5 - Shaper Chroma Coefficient 3 to Coefficient 5 Register
 ***************************************************************************/
/* SCTE_SEC :: SHAPER_CHROMA_COEFF_3_5 :: reserved0 [31:27] */
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_3_5_reserved0_MASK       0xf8000000
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_3_5_reserved0_SHIFT      27

/* SCTE_SEC :: SHAPER_CHROMA_COEFF_3_5 :: COEFF_5 [26:18] */
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_3_5_COEFF_5_MASK         0x07fc0000
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_3_5_COEFF_5_SHIFT        18

/* SCTE_SEC :: SHAPER_CHROMA_COEFF_3_5 :: COEFF_4 [17:09] */
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_3_5_COEFF_4_MASK         0x0003fe00
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_3_5_COEFF_4_SHIFT        9

/* SCTE_SEC :: SHAPER_CHROMA_COEFF_3_5 :: COEFF_3 [08:00] */
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_3_5_COEFF_3_MASK         0x000001ff
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_3_5_COEFF_3_SHIFT        0

/***************************************************************************
 *SHAPER_CHROMA_COEFF_6_8 - Shaper Chroma Coefficient 6 to Coefficient 8 Register
 ***************************************************************************/
/* SCTE_SEC :: SHAPER_CHROMA_COEFF_6_8 :: reserved0 [31:27] */
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_6_8_reserved0_MASK       0xf8000000
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_6_8_reserved0_SHIFT      27

/* SCTE_SEC :: SHAPER_CHROMA_COEFF_6_8 :: COEFF_8 [26:18] */
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_6_8_COEFF_8_MASK         0x07fc0000
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_6_8_COEFF_8_SHIFT        18

/* SCTE_SEC :: SHAPER_CHROMA_COEFF_6_8 :: COEFF_7 [17:09] */
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_6_8_COEFF_7_MASK         0x0003fe00
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_6_8_COEFF_7_SHIFT        9

/* SCTE_SEC :: SHAPER_CHROMA_COEFF_6_8 :: COEFF_6 [08:00] */
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_6_8_COEFF_6_MASK         0x000001ff
#define BCHP_SCTE_SEC_SHAPER_CHROMA_COEFF_6_8_COEFF_6_SHIFT        0

/***************************************************************************
 *SHAPER_BLANK_VALUE - Shaper Blank Value  Register
 ***************************************************************************/
/* SCTE_SEC :: SHAPER_BLANK_VALUE :: reserved0 [31:16] */
#define BCHP_SCTE_SEC_SHAPER_BLANK_VALUE_reserved0_MASK            0xffff0000
#define BCHP_SCTE_SEC_SHAPER_BLANK_VALUE_reserved0_SHIFT           16

/* SCTE_SEC :: SHAPER_BLANK_VALUE :: CHROMA_BLANK [15:08] */
#define BCHP_SCTE_SEC_SHAPER_BLANK_VALUE_CHROMA_BLANK_MASK         0x0000ff00
#define BCHP_SCTE_SEC_SHAPER_BLANK_VALUE_CHROMA_BLANK_SHIFT        8

/* SCTE_SEC :: SHAPER_BLANK_VALUE :: LUMA_BLANK [07:00] */
#define BCHP_SCTE_SEC_SHAPER_BLANK_VALUE_LUMA_BLANK_MASK           0x000000ff
#define BCHP_SCTE_SEC_SHAPER_BLANK_VALUE_LUMA_BLANK_SHIFT          0

/***************************************************************************
 *SHAPER_CO_BLANK_VALUE - Component Only Shaper Blank Value  Register
 ***************************************************************************/
/* SCTE_SEC :: SHAPER_CO_BLANK_VALUE :: reserved0 [31:16] */
#define BCHP_SCTE_SEC_SHAPER_CO_BLANK_VALUE_reserved0_MASK         0xffff0000
#define BCHP_SCTE_SEC_SHAPER_CO_BLANK_VALUE_reserved0_SHIFT        16

/* SCTE_SEC :: SHAPER_CO_BLANK_VALUE :: CHROMA_BLANK [15:08] */
#define BCHP_SCTE_SEC_SHAPER_CO_BLANK_VALUE_CHROMA_BLANK_MASK      0x0000ff00
#define BCHP_SCTE_SEC_SHAPER_CO_BLANK_VALUE_CHROMA_BLANK_SHIFT     8

/* SCTE_SEC :: SHAPER_CO_BLANK_VALUE :: LUMA_BLANK [07:00] */
#define BCHP_SCTE_SEC_SHAPER_CO_BLANK_VALUE_LUMA_BLANK_MASK        0x000000ff
#define BCHP_SCTE_SEC_SHAPER_CO_BLANK_VALUE_LUMA_BLANK_SHIFT       0

/***************************************************************************
 *SHAPER_CONTROL - Shaper Control Register
 ***************************************************************************/
/* SCTE_SEC :: SHAPER_CONTROL :: reserved0 [31:29] */
#define BCHP_SCTE_SEC_SHAPER_CONTROL_reserved0_MASK                0xe0000000
#define BCHP_SCTE_SEC_SHAPER_CONTROL_reserved0_SHIFT               29

/* SCTE_SEC :: SHAPER_CONTROL :: REPL_COUNT [28:24] */
#define BCHP_SCTE_SEC_SHAPER_CONTROL_REPL_COUNT_MASK               0x1f000000
#define BCHP_SCTE_SEC_SHAPER_CONTROL_REPL_COUNT_SHIFT              24

/* SCTE_SEC :: SHAPER_CONTROL :: SHAPE_OUT_OFFSET [23:16] */
#define BCHP_SCTE_SEC_SHAPER_CONTROL_SHAPE_OUT_OFFSET_MASK         0x00ff0000
#define BCHP_SCTE_SEC_SHAPER_CONTROL_SHAPE_OUT_OFFSET_SHIFT        16

/* SCTE_SEC :: SHAPER_CONTROL :: SHAPE_IN_OFFSET [15:08] */
#define BCHP_SCTE_SEC_SHAPER_CONTROL_SHAPE_IN_OFFSET_MASK          0x0000ff00
#define BCHP_SCTE_SEC_SHAPER_CONTROL_SHAPE_IN_OFFSET_SHIFT         8

/* SCTE_SEC :: SHAPER_CONTROL :: reserved1 [07:06] */
#define BCHP_SCTE_SEC_SHAPER_CONTROL_reserved1_MASK                0x000000c0
#define BCHP_SCTE_SEC_SHAPER_CONTROL_reserved1_SHIFT               6

/* SCTE_SEC :: SHAPER_CONTROL :: CC_ENABLE [05:04] */
#define BCHP_SCTE_SEC_SHAPER_CONTROL_CC_ENABLE_MASK                0x00000030
#define BCHP_SCTE_SEC_SHAPER_CONTROL_CC_ENABLE_SHIFT               4
#define BCHP_SCTE_SEC_SHAPER_CONTROL_CC_ENABLE_DISABLED            0
#define BCHP_SCTE_SEC_SHAPER_CONTROL_CC_ENABLE_SHAPE_OUT_ONLY      1
#define BCHP_SCTE_SEC_SHAPER_CONTROL_CC_ENABLE_SHAPE_IN_ONLY       2
#define BCHP_SCTE_SEC_SHAPER_CONTROL_CC_ENABLE_SHAPE               3

/* SCTE_SEC :: SHAPER_CONTROL :: PAM_ENABLE [03:02] */
#define BCHP_SCTE_SEC_SHAPER_CONTROL_PAM_ENABLE_MASK               0x0000000c
#define BCHP_SCTE_SEC_SHAPER_CONTROL_PAM_ENABLE_SHIFT              2
#define BCHP_SCTE_SEC_SHAPER_CONTROL_PAM_ENABLE_DISABLED           0
#define BCHP_SCTE_SEC_SHAPER_CONTROL_PAM_ENABLE_SHAPE_OUT_ONLY     1
#define BCHP_SCTE_SEC_SHAPER_CONTROL_PAM_ENABLE_SHAPE_IN_ONLY      2
#define BCHP_SCTE_SEC_SHAPER_CONTROL_PAM_ENABLE_SHAPE              3

/* SCTE_SEC :: SHAPER_CONTROL :: NRTV_ENABLE [01:00] */
#define BCHP_SCTE_SEC_SHAPER_CONTROL_NRTV_ENABLE_MASK              0x00000003
#define BCHP_SCTE_SEC_SHAPER_CONTROL_NRTV_ENABLE_SHIFT             0
#define BCHP_SCTE_SEC_SHAPER_CONTROL_NRTV_ENABLE_DISABLED          0
#define BCHP_SCTE_SEC_SHAPER_CONTROL_NRTV_ENABLE_SHAPE_OUT_ONLY    1
#define BCHP_SCTE_SEC_SHAPER_CONTROL_NRTV_ENABLE_SHAPE_IN_ONLY     2
#define BCHP_SCTE_SEC_SHAPER_CONTROL_NRTV_ENABLE_SHAPE             3

/***************************************************************************
 *NRTV_SAMPLE_ORDER - NRTV Samples order
 ***************************************************************************/
/* SCTE_SEC :: NRTV_SAMPLE_ORDER :: reserved0 [31:03] */
#define BCHP_SCTE_SEC_NRTV_SAMPLE_ORDER_reserved0_MASK             0xfffffff8
#define BCHP_SCTE_SEC_NRTV_SAMPLE_ORDER_reserved0_SHIFT            3

/* SCTE_SEC :: NRTV_SAMPLE_ORDER :: CbCr_SAMPLE_ORDER [02:01] */
#define BCHP_SCTE_SEC_NRTV_SAMPLE_ORDER_CbCr_SAMPLE_ORDER_MASK     0x00000006
#define BCHP_SCTE_SEC_NRTV_SAMPLE_ORDER_CbCr_SAMPLE_ORDER_SHIFT    1

/* SCTE_SEC :: NRTV_SAMPLE_ORDER :: Y_SAMPLE_ORDER [00:00] */
#define BCHP_SCTE_SEC_NRTV_SAMPLE_ORDER_Y_SAMPLE_ORDER_MASK        0x00000001
#define BCHP_SCTE_SEC_NRTV_SAMPLE_ORDER_Y_SAMPLE_ORDER_SHIFT       0

/***************************************************************************
 *FIFO_STATUS - Bank Status Register
 ***************************************************************************/
/* SCTE_SEC :: FIFO_STATUS :: reserved0 [31:07] */
#define BCHP_SCTE_SEC_FIFO_STATUS_reserved0_MASK                   0xffffff80
#define BCHP_SCTE_SEC_FIFO_STATUS_reserved0_SHIFT                  7

/* SCTE_SEC :: FIFO_STATUS :: UNDERFLOW_0 [06:06] */
#define BCHP_SCTE_SEC_FIFO_STATUS_UNDERFLOW_0_MASK                 0x00000040
#define BCHP_SCTE_SEC_FIFO_STATUS_UNDERFLOW_0_SHIFT                6

/* SCTE_SEC :: FIFO_STATUS :: UNDERFLOW_1 [05:05] */
#define BCHP_SCTE_SEC_FIFO_STATUS_UNDERFLOW_1_MASK                 0x00000020
#define BCHP_SCTE_SEC_FIFO_STATUS_UNDERFLOW_1_SHIFT                5

/* SCTE_SEC :: FIFO_STATUS :: FIFO_FULL [04:04] */
#define BCHP_SCTE_SEC_FIFO_STATUS_FIFO_FULL_MASK                   0x00000010
#define BCHP_SCTE_SEC_FIFO_STATUS_FIFO_FULL_SHIFT                  4

/* SCTE_SEC :: FIFO_STATUS :: FIFO_EMPTY [03:03] */
#define BCHP_SCTE_SEC_FIFO_STATUS_FIFO_EMPTY_MASK                  0x00000008
#define BCHP_SCTE_SEC_FIFO_STATUS_FIFO_EMPTY_SHIFT                 3

/* SCTE_SEC :: FIFO_STATUS :: READ_PTR [02:00] */
#define BCHP_SCTE_SEC_FIFO_STATUS_READ_PTR_MASK                    0x00000007
#define BCHP_SCTE_SEC_FIFO_STATUS_READ_PTR_SHIFT                   0

/***************************************************************************
 *CH0_STATUS - CH0 Status Register
 ***************************************************************************/
/* SCTE_SEC :: CH0_STATUS :: READ_PTR [31:00] */
#define BCHP_SCTE_SEC_CH0_STATUS_READ_PTR_MASK                     0xffffffff
#define BCHP_SCTE_SEC_CH0_STATUS_READ_PTR_SHIFT                    0

/***************************************************************************
 *CH1_STATUS - CH1 Status Register
 ***************************************************************************/
/* SCTE_SEC :: CH1_STATUS :: READ_PTR [31:00] */
#define BCHP_SCTE_SEC_CH1_STATUS_READ_PTR_MASK                     0xffffffff
#define BCHP_SCTE_SEC_CH1_STATUS_READ_PTR_SHIFT                    0

/***************************************************************************
 *NRTV_STATUS - NRTV Status Register
 ***************************************************************************/
/* SCTE_SEC :: NRTV_STATUS :: reserved0 [31:16] */
#define BCHP_SCTE_SEC_NRTV_STATUS_reserved0_MASK                   0xffff0000
#define BCHP_SCTE_SEC_NRTV_STATUS_reserved0_SHIFT                  16

/* SCTE_SEC :: NRTV_STATUS :: Cb_Cr_WRITE_PTR [15:08] */
#define BCHP_SCTE_SEC_NRTV_STATUS_Cb_Cr_WRITE_PTR_MASK             0x0000ff00
#define BCHP_SCTE_SEC_NRTV_STATUS_Cb_Cr_WRITE_PTR_SHIFT            8

/* SCTE_SEC :: NRTV_STATUS :: Y_WRITE_PTR [07:00] */
#define BCHP_SCTE_SEC_NRTV_STATUS_Y_WRITE_PTR_MASK                 0x000000ff
#define BCHP_SCTE_SEC_NRTV_STATUS_Y_WRITE_PTR_SHIFT                0

/***************************************************************************
 *UNDERFLOW_LINECOUNT - FIFO Underflow Line Count Register
 ***************************************************************************/
/* SCTE_SEC :: UNDERFLOW_LINECOUNT :: reserved0 [31:20] */
#define BCHP_SCTE_SEC_UNDERFLOW_LINECOUNT_reserved0_MASK           0xfff00000
#define BCHP_SCTE_SEC_UNDERFLOW_LINECOUNT_reserved0_SHIFT          20

/* SCTE_SEC :: UNDERFLOW_LINECOUNT :: VALUE0 [19:10] */
#define BCHP_SCTE_SEC_UNDERFLOW_LINECOUNT_VALUE0_MASK              0x000ffc00
#define BCHP_SCTE_SEC_UNDERFLOW_LINECOUNT_VALUE0_SHIFT             10

/* SCTE_SEC :: UNDERFLOW_LINECOUNT :: VALUE1 [09:00] */
#define BCHP_SCTE_SEC_UNDERFLOW_LINECOUNT_VALUE1_MASK              0x000003ff
#define BCHP_SCTE_SEC_UNDERFLOW_LINECOUNT_VALUE1_SHIFT             0

/***************************************************************************
 *LINE_LENGTH - Line Length Register
 ***************************************************************************/
/* SCTE_SEC :: LINE_LENGTH :: reserved0 [31:11] */
#define BCHP_SCTE_SEC_LINE_LENGTH_reserved0_MASK                   0xfffff800
#define BCHP_SCTE_SEC_LINE_LENGTH_reserved0_SHIFT                  11

/* SCTE_SEC :: LINE_LENGTH :: LENGTH [10:00] */
#define BCHP_SCTE_SEC_LINE_LENGTH_LENGTH_MASK                      0x000007ff
#define BCHP_SCTE_SEC_LINE_LENGTH_LENGTH_SHIFT                     0

/***************************************************************************
 *SCRATCH - Scratch Register
 ***************************************************************************/
/* SCTE_SEC :: SCRATCH :: reserved_for_eco0 [31:00] */
#define BCHP_SCTE_SEC_SCRATCH_reserved_for_eco0_MASK               0xffffffff
#define BCHP_SCTE_SEC_SCRATCH_reserved_for_eco0_SHIFT              0

/***************************************************************************
 *NRTV_Y_SAMPLES%i - NRTV Y Samples at location 0..179
 ***************************************************************************/
#define BCHP_SCTE_SEC_NRTV_Y_SAMPLESi_ARRAY_BASE                   0x00187110
#define BCHP_SCTE_SEC_NRTV_Y_SAMPLESi_ARRAY_START                  0
#define BCHP_SCTE_SEC_NRTV_Y_SAMPLESi_ARRAY_END                    179
#define BCHP_SCTE_SEC_NRTV_Y_SAMPLESi_ARRAY_ELEMENT_SIZE           32

/***************************************************************************
 *NRTV_Y_SAMPLES%i - NRTV Y Samples at location 0..179
 ***************************************************************************/
/* SCTE_SEC :: NRTV_Y_SAMPLESi :: SAMPLE3 [31:24] */
#define BCHP_SCTE_SEC_NRTV_Y_SAMPLESi_SAMPLE3_MASK                 0xff000000
#define BCHP_SCTE_SEC_NRTV_Y_SAMPLESi_SAMPLE3_SHIFT                24

/* SCTE_SEC :: NRTV_Y_SAMPLESi :: SAMPLE2 [23:16] */
#define BCHP_SCTE_SEC_NRTV_Y_SAMPLESi_SAMPLE2_MASK                 0x00ff0000
#define BCHP_SCTE_SEC_NRTV_Y_SAMPLESi_SAMPLE2_SHIFT                16

/* SCTE_SEC :: NRTV_Y_SAMPLESi :: SAMPLE1 [15:08] */
#define BCHP_SCTE_SEC_NRTV_Y_SAMPLESi_SAMPLE1_MASK                 0x0000ff00
#define BCHP_SCTE_SEC_NRTV_Y_SAMPLESi_SAMPLE1_SHIFT                8

/* SCTE_SEC :: NRTV_Y_SAMPLESi :: SAMPLE0 [07:00] */
#define BCHP_SCTE_SEC_NRTV_Y_SAMPLESi_SAMPLE0_MASK                 0x000000ff
#define BCHP_SCTE_SEC_NRTV_Y_SAMPLESi_SAMPLE0_SHIFT                0


/***************************************************************************
 *NRTV_CrCb_SAMPLES%i - NRTV CbCr Samples at location 0..179
 ***************************************************************************/
#define BCHP_SCTE_SEC_NRTV_CrCb_SAMPLESi_ARRAY_BASE                0x001873e0
#define BCHP_SCTE_SEC_NRTV_CrCb_SAMPLESi_ARRAY_START               0
#define BCHP_SCTE_SEC_NRTV_CrCb_SAMPLESi_ARRAY_END                 179
#define BCHP_SCTE_SEC_NRTV_CrCb_SAMPLESi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *NRTV_CrCb_SAMPLES%i - NRTV CbCr Samples at location 0..179
 ***************************************************************************/
/* SCTE_SEC :: NRTV_CrCb_SAMPLESi :: SAMPLE3 [31:24] */
#define BCHP_SCTE_SEC_NRTV_CrCb_SAMPLESi_SAMPLE3_MASK              0xff000000
#define BCHP_SCTE_SEC_NRTV_CrCb_SAMPLESi_SAMPLE3_SHIFT             24

/* SCTE_SEC :: NRTV_CrCb_SAMPLESi :: SAMPLE2 [23:16] */
#define BCHP_SCTE_SEC_NRTV_CrCb_SAMPLESi_SAMPLE2_MASK              0x00ff0000
#define BCHP_SCTE_SEC_NRTV_CrCb_SAMPLESi_SAMPLE2_SHIFT             16

/* SCTE_SEC :: NRTV_CrCb_SAMPLESi :: SAMPLE1 [15:08] */
#define BCHP_SCTE_SEC_NRTV_CrCb_SAMPLESi_SAMPLE1_MASK              0x0000ff00
#define BCHP_SCTE_SEC_NRTV_CrCb_SAMPLESi_SAMPLE1_SHIFT             8

/* SCTE_SEC :: NRTV_CrCb_SAMPLESi :: SAMPLE0 [07:00] */
#define BCHP_SCTE_SEC_NRTV_CrCb_SAMPLESi_SAMPLE0_MASK              0x000000ff
#define BCHP_SCTE_SEC_NRTV_CrCb_SAMPLESi_SAMPLE0_SHIFT             0


/***************************************************************************
 *BANK_BASE_BANK0 - Base Register Bank 0
 ***************************************************************************/
/* SCTE_SEC :: BANK_BASE_BANK0 :: reserved0 [31:11] */
#define BCHP_SCTE_SEC_BANK_BASE_BANK0_reserved0_MASK               0xfffff800
#define BCHP_SCTE_SEC_BANK_BASE_BANK0_reserved0_SHIFT              11

/* SCTE_SEC :: BANK_BASE_BANK0 :: BANK_SKIP [10:10] */
#define BCHP_SCTE_SEC_BANK_BASE_BANK0_BANK_SKIP_MASK               0x00000400
#define BCHP_SCTE_SEC_BANK_BASE_BANK0_BANK_SKIP_SHIFT              10
#define BCHP_SCTE_SEC_BANK_BASE_BANK0_BANK_SKIP_HOLD               0
#define BCHP_SCTE_SEC_BANK_BASE_BANK0_BANK_SKIP_SKIP               1

/* SCTE_SEC :: BANK_BASE_BANK0 :: LINE_NUMBER [09:00] */
#define BCHP_SCTE_SEC_BANK_BASE_BANK0_LINE_NUMBER_MASK             0x000003ff
#define BCHP_SCTE_SEC_BANK_BASE_BANK0_LINE_NUMBER_SHIFT            0

/***************************************************************************
 *LCR_ENABLE_BANK0 - LCR Enable  Register Bank 0
 ***************************************************************************/
/* SCTE_SEC :: LCR_ENABLE_BANK0 :: MASK [31:00] */
#define BCHP_SCTE_SEC_LCR_ENABLE_BANK0_MASK_MASK                   0xffffffff
#define BCHP_SCTE_SEC_LCR_ENABLE_BANK0_MASK_SHIFT                  0

/***************************************************************************
 *CC_NULL_BANK0 - Closed Caption NULL Register Bank 0
 ***************************************************************************/
/* SCTE_SEC :: CC_NULL_BANK0 :: reserved0 [31:16] */
#define BCHP_SCTE_SEC_CC_NULL_BANK0_reserved0_MASK                 0xffff0000
#define BCHP_SCTE_SEC_CC_NULL_BANK0_reserved0_SHIFT                16

/* SCTE_SEC :: CC_NULL_BANK0 :: VALUE [15:00] */
#define BCHP_SCTE_SEC_CC_NULL_BANK0_VALUE_MASK                     0x0000ffff
#define BCHP_SCTE_SEC_CC_NULL_BANK0_VALUE_SHIFT                    0

/***************************************************************************
 *CH0_DMA_ADDR_BANK0 - Channel 0 DMA Address Register Bank 0
 ***************************************************************************/
/* SCTE_SEC :: CH0_DMA_ADDR_BANK0 :: START_ADDR [31:00] */
#define BCHP_SCTE_SEC_CH0_DMA_ADDR_BANK0_START_ADDR_MASK           0xffffffff
#define BCHP_SCTE_SEC_CH0_DMA_ADDR_BANK0_START_ADDR_SHIFT          0

/***************************************************************************
 *CH0_DMA_LENGTH_BANK0 - Channel 0 DMA Data Length Register Bank 0
 ***************************************************************************/
/* SCTE_SEC :: CH0_DMA_LENGTH_BANK0 :: reserved0 [31:15] */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK0_reserved0_MASK          0xffff8000
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK0_reserved0_SHIFT         15

/* SCTE_SEC :: CH0_DMA_LENGTH_BANK0 :: FIELD_NUM [14:13] */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK0_FIELD_NUM_MASK          0x00006000
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK0_FIELD_NUM_SHIFT         13
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK0_FIELD_NUM_FIRST_FIELD   1
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK0_FIELD_NUM_SECOND_FIELD  2
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK0_FIELD_NUM_REPEAT_FIELD  3

/* SCTE_SEC :: CH0_DMA_LENGTH_BANK0 :: RESET [12:12] */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK0_RESET_MASK              0x00001000
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK0_RESET_SHIFT             12

/* SCTE_SEC :: CH0_DMA_LENGTH_BANK0 :: LENGTH [11:00] */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK0_LENGTH_MASK             0x00000fff
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK0_LENGTH_SHIFT            0

/***************************************************************************
 *CH1_DMA_ADDR_BANK0 - Channel 1 DMA Address Register Bank 0
 ***************************************************************************/
/* SCTE_SEC :: CH1_DMA_ADDR_BANK0 :: START_ADDR [31:00] */
#define BCHP_SCTE_SEC_CH1_DMA_ADDR_BANK0_START_ADDR_MASK           0xffffffff
#define BCHP_SCTE_SEC_CH1_DMA_ADDR_BANK0_START_ADDR_SHIFT          0

/***************************************************************************
 *CH1_DMA_LENGTH_BANK0 - Channel 1 DMA Data Length Register Bank 0
 ***************************************************************************/
/* SCTE_SEC :: CH1_DMA_LENGTH_BANK0 :: reserved0 [31:11] */
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK0_reserved0_MASK          0xfffff800
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK0_reserved0_SHIFT         11

/* SCTE_SEC :: CH1_DMA_LENGTH_BANK0 :: RESET [10:10] */
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK0_RESET_MASK              0x00000400
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK0_RESET_SHIFT             10

/* SCTE_SEC :: CH1_DMA_LENGTH_BANK0 :: LENGTH [09:00] */
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK0_LENGTH_MASK             0x000003ff
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK0_LENGTH_SHIFT            0

/***************************************************************************
 *NRTV_WRITE_PTR_BANK0 - NRTV Write Pointer Register Bank 0
 ***************************************************************************/
/* SCTE_SEC :: NRTV_WRITE_PTR_BANK0 :: reserved0 [31:17] */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK0_reserved0_MASK          0xfffe0000
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK0_reserved0_SHIFT         17

/* SCTE_SEC :: NRTV_WRITE_PTR_BANK0 :: PTR_WR_ENABLE [16:16] */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK0_PTR_WR_ENABLE_MASK      0x00010000
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK0_PTR_WR_ENABLE_SHIFT     16

/* SCTE_SEC :: NRTV_WRITE_PTR_BANK0 :: Cb_Cr_WRITE_PTR [15:08] */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK0_Cb_Cr_WRITE_PTR_MASK    0x0000ff00
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK0_Cb_Cr_WRITE_PTR_SHIFT   8

/* SCTE_SEC :: NRTV_WRITE_PTR_BANK0 :: Y_WRITE_PTR [07:00] */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK0_Y_WRITE_PTR_MASK        0x000000ff
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK0_Y_WRITE_PTR_SHIFT       0

/***************************************************************************
 *BANK_STATUS_BANK0 - Bank Status Register Bank 0
 ***************************************************************************/
/* SCTE_SEC :: BANK_STATUS_BANK0 :: reserved0 [31:05] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK0_reserved0_MASK             0xffffffe0
#define BCHP_SCTE_SEC_BANK_STATUS_BANK0_reserved0_SHIFT            5

/* SCTE_SEC :: BANK_STATUS_BANK0 :: PAM_UNDERFLOW2 [04:04] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK0_PAM_UNDERFLOW2_MASK        0x00000010
#define BCHP_SCTE_SEC_BANK_STATUS_BANK0_PAM_UNDERFLOW2_SHIFT       4

/* SCTE_SEC :: BANK_STATUS_BANK0 :: PAM_UNDERFLOW1 [03:03] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK0_PAM_UNDERFLOW1_MASK        0x00000008
#define BCHP_SCTE_SEC_BANK_STATUS_BANK0_PAM_UNDERFLOW1_SHIFT       3

/* SCTE_SEC :: BANK_STATUS_BANK0 :: PAM_SYNTAX_ERR [02:02] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK0_PAM_SYNTAX_ERR_MASK        0x00000004
#define BCHP_SCTE_SEC_BANK_STATUS_BANK0_PAM_SYNTAX_ERR_SHIFT       2

/* SCTE_SEC :: BANK_STATUS_BANK0 :: DATA_TRANSMITTED [01:01] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK0_DATA_TRANSMITTED_MASK      0x00000002
#define BCHP_SCTE_SEC_BANK_STATUS_BANK0_DATA_TRANSMITTED_SHIFT     1

/* SCTE_SEC :: BANK_STATUS_BANK0 :: ACTIVE [00:00] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK0_ACTIVE_MASK                0x00000001
#define BCHP_SCTE_SEC_BANK_STATUS_BANK0_ACTIVE_SHIFT               0

/***************************************************************************
 *LCR_CONTROL%i_BANK0 - LCR Control  for LCR 0..31 Bank 0
 ***************************************************************************/
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_ARRAY_BASE                0x001876d4
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_ARRAY_START               0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_ARRAY_END                 31
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *LCR_CONTROL%i_BANK0 - LCR Control  for LCR 0..31 Bank 0
 ***************************************************************************/
/* SCTE_SEC :: LCR_CONTROLi_BANK0 :: reserved0 [31:27] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_reserved0_MASK            0xf8000000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_reserved0_SHIFT           27

/* SCTE_SEC :: LCR_CONTROLi_BANK0 :: MONOCHROME_LINE_SELECT [26:26] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_MONOCHROME_LINE_SELECT_MASK 0x04000000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_MONOCHROME_LINE_SELECT_SHIFT 26
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_MONOCHROME_LINE_SELECT_Y0 0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_MONOCHROME_LINE_SELECT_Y1 1

/* SCTE_SEC :: LCR_CONTROLi_BANK0 :: PAM_PRIORITY_MODE [25:25] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_PAM_PRIORITY_MODE_MASK    0x02000000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_PAM_PRIORITY_MODE_SHIFT   25
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_PAM_PRIORITY_MODE_ROUTE   0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_PAM_PRIORITY_MODE_SWITCH  1

/* SCTE_SEC :: LCR_CONTROLi_BANK0 :: PAM_PRIORITY_THRESHOLD [24:23] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_PAM_PRIORITY_THRESHOLD_MASK 0x01800000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_PAM_PRIORITY_THRESHOLD_SHIFT 23

/* SCTE_SEC :: LCR_CONTROLi_BANK0 :: PAM_LCR_PRIORITY [22:22] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_PAM_LCR_PRIORITY_MASK     0x00400000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_PAM_LCR_PRIORITY_SHIFT    22
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_PAM_LCR_PRIORITY_LCR_PRIORITY 0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_PAM_LCR_PRIORITY_PAM_PRIORITY 1

/* SCTE_SEC :: LCR_CONTROLi_BANK0 :: CC_SHIFT_DIRECTION [21:21] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_SHIFT_DIRECTION_MASK   0x00200000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_SHIFT_DIRECTION_SHIFT  21
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_SHIFT_DIRECTION_LSB_FIRST 0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_SHIFT_DIRECTION_MSB_FIRST 1

/* SCTE_SEC :: LCR_CONTROLi_BANK0 :: CC_BYTE_ORDER [20:20] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_BYTE_ORDER_MASK        0x00100000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_BYTE_ORDER_SHIFT       20
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_BYTE_ORDER_LOW_BYTE_FIRST 0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_BYTE_ORDER_HIGH_BYTE_FIRST 1

/* SCTE_SEC :: LCR_CONTROLi_BANK0 :: CC_PARITY_TYPE [19:19] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_PARITY_TYPE_MASK       0x00080000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_PARITY_TYPE_SHIFT      19
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_PARITY_TYPE_EVEN       0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_PARITY_TYPE_ODD        1

/* SCTE_SEC :: LCR_CONTROLi_BANK0 :: CC_PARITY [18:18] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_PARITY_MASK            0x00040000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_PARITY_SHIFT           18
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_PARITY_DISABLE         0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_PARITY_ENABLE          1

/* SCTE_SEC :: LCR_CONTROLi_BANK0 :: CC_RUN_IN [17:17] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_RUN_IN_MASK            0x00020000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_RUN_IN_SHIFT           17
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_RUN_IN_DISABLE         0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_RUN_IN_ENABLE          1

/* SCTE_SEC :: LCR_CONTROLi_BANK0 :: CC_NULL [16:16] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_NULL_MASK              0x00010000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_NULL_SHIFT             16
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_NULL_DISABLE           0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_CC_NULL_ENABLE            1

/* SCTE_SEC :: LCR_CONTROLi_BANK0 :: DELAY_COUNT [15:07] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_DELAY_COUNT_MASK          0x0000ff80
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_DELAY_COUNT_SHIFT         7

/* SCTE_SEC :: LCR_CONTROLi_BANK0 :: VBI_DATA_TYPE [06:05] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_VBI_DATA_TYPE_MASK        0x00000060
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_VBI_DATA_TYPE_SHIFT       5
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_VBI_DATA_TYPE_NO_DATA     0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_VBI_DATA_TYPE_CC_DATA     1
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_VBI_DATA_TYPE_PAM_DATA    2
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_VBI_DATA_TYPE_NRTV_DATA   3

/* SCTE_SEC :: LCR_CONTROLi_BANK0 :: LINE_OFFSET [04:00] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_LINE_OFFSET_MASK          0x0000001f
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK0_LINE_OFFSET_SHIFT         0


/***************************************************************************
 *LCR_DATA%i_BANK0 - LCR Data  for LCR 0..31 Bank 0
 ***************************************************************************/
#define BCHP_SCTE_SEC_LCR_DATAi_BANK0_ARRAY_BASE                   0x00187754
#define BCHP_SCTE_SEC_LCR_DATAi_BANK0_ARRAY_START                  0
#define BCHP_SCTE_SEC_LCR_DATAi_BANK0_ARRAY_END                    31
#define BCHP_SCTE_SEC_LCR_DATAi_BANK0_ARRAY_ELEMENT_SIZE           32

/***************************************************************************
 *LCR_DATA%i_BANK0 - LCR Data  for LCR 0..31 Bank 0
 ***************************************************************************/
/* SCTE_SEC :: LCR_DATAi_BANK0 :: reserved0 [31:16] */
#define BCHP_SCTE_SEC_LCR_DATAi_BANK0_reserved0_MASK               0xffff0000
#define BCHP_SCTE_SEC_LCR_DATAi_BANK0_reserved0_SHIFT              16

/* SCTE_SEC :: LCR_DATAi_BANK0 :: CC_DATA [15:00] */
#define BCHP_SCTE_SEC_LCR_DATAi_BANK0_CC_DATA_MASK                 0x0000ffff
#define BCHP_SCTE_SEC_LCR_DATAi_BANK0_CC_DATA_SHIFT                0


/***************************************************************************
 *LCR_STATUS%i_BANK0 - LCR Status  for LCR 0..31 Bank 0
 ***************************************************************************/
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK0_ARRAY_BASE                 0x001877d4
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK0_ARRAY_START                0
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK0_ARRAY_END                  31
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK0_ARRAY_ELEMENT_SIZE         32

/***************************************************************************
 *LCR_STATUS%i_BANK0 - LCR Status  for LCR 0..31 Bank 0
 ***************************************************************************/
/* SCTE_SEC :: LCR_STATUSi_BANK0 :: reserved0 [31:05] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK0_reserved0_MASK             0xffffffe0
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK0_reserved0_SHIFT            5

/* SCTE_SEC :: LCR_STATUSi_BANK0 :: DELAY_COUNT_ERROR [04:04] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK0_DELAY_COUNT_ERROR_MASK     0x00000010
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK0_DELAY_COUNT_ERROR_SHIFT    4

/* SCTE_SEC :: LCR_STATUSi_BANK0 :: SHORT_LINE [03:03] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK0_SHORT_LINE_MASK            0x00000008
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK0_SHORT_LINE_SHIFT           3

/* SCTE_SEC :: LCR_STATUSi_BANK0 :: PAM_OVERFLOW [02:02] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK0_PAM_OVERFLOW_MASK          0x00000004
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK0_PAM_OVERFLOW_SHIFT         2

/* SCTE_SEC :: LCR_STATUSi_BANK0 :: CC_PAM_CONTENTION [01:01] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK0_CC_PAM_CONTENTION_MASK     0x00000002
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK0_CC_PAM_CONTENTION_SHIFT    1

/* SCTE_SEC :: LCR_STATUSi_BANK0 :: VBI_DATA_TX [00:00] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK0_VBI_DATA_TX_MASK           0x00000001
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK0_VBI_DATA_TX_SHIFT          0


/***************************************************************************
 *BANK_BASE_BANK1 - Base Register Bank 1
 ***************************************************************************/
/* SCTE_SEC :: BANK_BASE_BANK1 :: reserved0 [31:11] */
#define BCHP_SCTE_SEC_BANK_BASE_BANK1_reserved0_MASK               0xfffff800
#define BCHP_SCTE_SEC_BANK_BASE_BANK1_reserved0_SHIFT              11

/* SCTE_SEC :: BANK_BASE_BANK1 :: BANK_SKIP [10:10] */
#define BCHP_SCTE_SEC_BANK_BASE_BANK1_BANK_SKIP_MASK               0x00000400
#define BCHP_SCTE_SEC_BANK_BASE_BANK1_BANK_SKIP_SHIFT              10
#define BCHP_SCTE_SEC_BANK_BASE_BANK1_BANK_SKIP_HOLD               0
#define BCHP_SCTE_SEC_BANK_BASE_BANK1_BANK_SKIP_SKIP               1

/* SCTE_SEC :: BANK_BASE_BANK1 :: LINE_NUMBER [09:00] */
#define BCHP_SCTE_SEC_BANK_BASE_BANK1_LINE_NUMBER_MASK             0x000003ff
#define BCHP_SCTE_SEC_BANK_BASE_BANK1_LINE_NUMBER_SHIFT            0

/***************************************************************************
 *LCR_ENABLE_BANK1 - LCR Enable  Register Bank 1
 ***************************************************************************/
/* SCTE_SEC :: LCR_ENABLE_BANK1 :: MASK [31:00] */
#define BCHP_SCTE_SEC_LCR_ENABLE_BANK1_MASK_MASK                   0xffffffff
#define BCHP_SCTE_SEC_LCR_ENABLE_BANK1_MASK_SHIFT                  0

/***************************************************************************
 *CC_NULL_BANK1 - Closed Caption NULL Register Bank 1
 ***************************************************************************/
/* SCTE_SEC :: CC_NULL_BANK1 :: reserved0 [31:16] */
#define BCHP_SCTE_SEC_CC_NULL_BANK1_reserved0_MASK                 0xffff0000
#define BCHP_SCTE_SEC_CC_NULL_BANK1_reserved0_SHIFT                16

/* SCTE_SEC :: CC_NULL_BANK1 :: VALUE [15:00] */
#define BCHP_SCTE_SEC_CC_NULL_BANK1_VALUE_MASK                     0x0000ffff
#define BCHP_SCTE_SEC_CC_NULL_BANK1_VALUE_SHIFT                    0

/***************************************************************************
 *CH0_DMA_ADDR_BANK1 - Channel 0 DMA Address Register Bank 1
 ***************************************************************************/
/* SCTE_SEC :: CH0_DMA_ADDR_BANK1 :: START_ADDR [31:00] */
#define BCHP_SCTE_SEC_CH0_DMA_ADDR_BANK1_START_ADDR_MASK           0xffffffff
#define BCHP_SCTE_SEC_CH0_DMA_ADDR_BANK1_START_ADDR_SHIFT          0

/***************************************************************************
 *CH0_DMA_LENGTH_BANK1 - Channel 0 DMA Data Length Register Bank 1
 ***************************************************************************/
/* SCTE_SEC :: CH0_DMA_LENGTH_BANK1 :: reserved0 [31:15] */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK1_reserved0_MASK          0xffff8000
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK1_reserved0_SHIFT         15

/* SCTE_SEC :: CH0_DMA_LENGTH_BANK1 :: FIELD_NUM [14:13] */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK1_FIELD_NUM_MASK          0x00006000
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK1_FIELD_NUM_SHIFT         13
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK1_FIELD_NUM_FIRST_FIELD   1
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK1_FIELD_NUM_SECOND_FIELD  2
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK1_FIELD_NUM_REPEAT_FIELD  3

/* SCTE_SEC :: CH0_DMA_LENGTH_BANK1 :: RESET [12:12] */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK1_RESET_MASK              0x00001000
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK1_RESET_SHIFT             12

/* SCTE_SEC :: CH0_DMA_LENGTH_BANK1 :: LENGTH [11:00] */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK1_LENGTH_MASK             0x00000fff
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK1_LENGTH_SHIFT            0

/***************************************************************************
 *CH1_DMA_ADDR_BANK1 - Channel 1 DMA Address Register Bank 1
 ***************************************************************************/
/* SCTE_SEC :: CH1_DMA_ADDR_BANK1 :: START_ADDR [31:00] */
#define BCHP_SCTE_SEC_CH1_DMA_ADDR_BANK1_START_ADDR_MASK           0xffffffff
#define BCHP_SCTE_SEC_CH1_DMA_ADDR_BANK1_START_ADDR_SHIFT          0

/***************************************************************************
 *CH1_DMA_LENGTH_BANK1 - Channel 1 DMA Data Length Register Bank 1
 ***************************************************************************/
/* SCTE_SEC :: CH1_DMA_LENGTH_BANK1 :: reserved0 [31:11] */
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK1_reserved0_MASK          0xfffff800
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK1_reserved0_SHIFT         11

/* SCTE_SEC :: CH1_DMA_LENGTH_BANK1 :: RESET [10:10] */
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK1_RESET_MASK              0x00000400
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK1_RESET_SHIFT             10

/* SCTE_SEC :: CH1_DMA_LENGTH_BANK1 :: LENGTH [09:00] */
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK1_LENGTH_MASK             0x000003ff
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK1_LENGTH_SHIFT            0

/***************************************************************************
 *NRTV_WRITE_PTR_BANK1 - NRTV Write Pointer Register Bank 1
 ***************************************************************************/
/* SCTE_SEC :: NRTV_WRITE_PTR_BANK1 :: reserved0 [31:17] */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK1_reserved0_MASK          0xfffe0000
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK1_reserved0_SHIFT         17

/* SCTE_SEC :: NRTV_WRITE_PTR_BANK1 :: PTR_WR_ENABLE [16:16] */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK1_PTR_WR_ENABLE_MASK      0x00010000
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK1_PTR_WR_ENABLE_SHIFT     16

/* SCTE_SEC :: NRTV_WRITE_PTR_BANK1 :: Cb_Cr_WRITE_PTR [15:08] */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK1_Cb_Cr_WRITE_PTR_MASK    0x0000ff00
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK1_Cb_Cr_WRITE_PTR_SHIFT   8

/* SCTE_SEC :: NRTV_WRITE_PTR_BANK1 :: Y_WRITE_PTR [07:00] */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK1_Y_WRITE_PTR_MASK        0x000000ff
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK1_Y_WRITE_PTR_SHIFT       0

/***************************************************************************
 *BANK_STATUS_BANK1 - Bank Status Register Bank 1
 ***************************************************************************/
/* SCTE_SEC :: BANK_STATUS_BANK1 :: reserved0 [31:05] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK1_reserved0_MASK             0xffffffe0
#define BCHP_SCTE_SEC_BANK_STATUS_BANK1_reserved0_SHIFT            5

/* SCTE_SEC :: BANK_STATUS_BANK1 :: PAM_UNDERFLOW2 [04:04] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK1_PAM_UNDERFLOW2_MASK        0x00000010
#define BCHP_SCTE_SEC_BANK_STATUS_BANK1_PAM_UNDERFLOW2_SHIFT       4

/* SCTE_SEC :: BANK_STATUS_BANK1 :: PAM_UNDERFLOW1 [03:03] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK1_PAM_UNDERFLOW1_MASK        0x00000008
#define BCHP_SCTE_SEC_BANK_STATUS_BANK1_PAM_UNDERFLOW1_SHIFT       3

/* SCTE_SEC :: BANK_STATUS_BANK1 :: PAM_SYNTAX_ERR [02:02] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK1_PAM_SYNTAX_ERR_MASK        0x00000004
#define BCHP_SCTE_SEC_BANK_STATUS_BANK1_PAM_SYNTAX_ERR_SHIFT       2

/* SCTE_SEC :: BANK_STATUS_BANK1 :: DATA_TRANSMITTED [01:01] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK1_DATA_TRANSMITTED_MASK      0x00000002
#define BCHP_SCTE_SEC_BANK_STATUS_BANK1_DATA_TRANSMITTED_SHIFT     1

/* SCTE_SEC :: BANK_STATUS_BANK1 :: ACTIVE [00:00] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK1_ACTIVE_MASK                0x00000001
#define BCHP_SCTE_SEC_BANK_STATUS_BANK1_ACTIVE_SHIFT               0

/***************************************************************************
 *LCR_CONTROL%i_BANK1 - LCR Control  for LCR 0..31 Bank 1
 ***************************************************************************/
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_ARRAY_BASE                0x00187878
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_ARRAY_START               0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_ARRAY_END                 31
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *LCR_CONTROL%i_BANK1 - LCR Control  for LCR 0..31 Bank 1
 ***************************************************************************/
/* SCTE_SEC :: LCR_CONTROLi_BANK1 :: reserved0 [31:27] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_reserved0_MASK            0xf8000000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_reserved0_SHIFT           27

/* SCTE_SEC :: LCR_CONTROLi_BANK1 :: MONOCHROME_LINE_SELECT [26:26] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_MONOCHROME_LINE_SELECT_MASK 0x04000000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_MONOCHROME_LINE_SELECT_SHIFT 26
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_MONOCHROME_LINE_SELECT_Y0 0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_MONOCHROME_LINE_SELECT_Y1 1

/* SCTE_SEC :: LCR_CONTROLi_BANK1 :: PAM_PRIORITY_MODE [25:25] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_PAM_PRIORITY_MODE_MASK    0x02000000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_PAM_PRIORITY_MODE_SHIFT   25
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_PAM_PRIORITY_MODE_ROUTE   0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_PAM_PRIORITY_MODE_SWITCH  1

/* SCTE_SEC :: LCR_CONTROLi_BANK1 :: PAM_PRIORITY_THRESHOLD [24:23] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_PAM_PRIORITY_THRESHOLD_MASK 0x01800000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_PAM_PRIORITY_THRESHOLD_SHIFT 23

/* SCTE_SEC :: LCR_CONTROLi_BANK1 :: PAM_LCR_PRIORITY [22:22] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_PAM_LCR_PRIORITY_MASK     0x00400000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_PAM_LCR_PRIORITY_SHIFT    22
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_PAM_LCR_PRIORITY_LCR_PRIORITY 0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_PAM_LCR_PRIORITY_PAM_PRIORITY 1

/* SCTE_SEC :: LCR_CONTROLi_BANK1 :: CC_SHIFT_DIRECTION [21:21] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_SHIFT_DIRECTION_MASK   0x00200000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_SHIFT_DIRECTION_SHIFT  21
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_SHIFT_DIRECTION_LSB_FIRST 0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_SHIFT_DIRECTION_MSB_FIRST 1

/* SCTE_SEC :: LCR_CONTROLi_BANK1 :: CC_BYTE_ORDER [20:20] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_BYTE_ORDER_MASK        0x00100000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_BYTE_ORDER_SHIFT       20
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_BYTE_ORDER_LOW_BYTE_FIRST 0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_BYTE_ORDER_HIGH_BYTE_FIRST 1

/* SCTE_SEC :: LCR_CONTROLi_BANK1 :: CC_PARITY_TYPE [19:19] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_PARITY_TYPE_MASK       0x00080000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_PARITY_TYPE_SHIFT      19
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_PARITY_TYPE_EVEN       0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_PARITY_TYPE_ODD        1

/* SCTE_SEC :: LCR_CONTROLi_BANK1 :: CC_PARITY [18:18] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_PARITY_MASK            0x00040000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_PARITY_SHIFT           18
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_PARITY_DISABLE         0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_PARITY_ENABLE          1

/* SCTE_SEC :: LCR_CONTROLi_BANK1 :: CC_RUN_IN [17:17] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_RUN_IN_MASK            0x00020000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_RUN_IN_SHIFT           17
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_RUN_IN_DISABLE         0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_RUN_IN_ENABLE          1

/* SCTE_SEC :: LCR_CONTROLi_BANK1 :: CC_NULL [16:16] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_NULL_MASK              0x00010000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_NULL_SHIFT             16
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_NULL_DISABLE           0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_CC_NULL_ENABLE            1

/* SCTE_SEC :: LCR_CONTROLi_BANK1 :: DELAY_COUNT [15:07] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_DELAY_COUNT_MASK          0x0000ff80
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_DELAY_COUNT_SHIFT         7

/* SCTE_SEC :: LCR_CONTROLi_BANK1 :: VBI_DATA_TYPE [06:05] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_VBI_DATA_TYPE_MASK        0x00000060
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_VBI_DATA_TYPE_SHIFT       5
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_VBI_DATA_TYPE_NO_DATA     0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_VBI_DATA_TYPE_CC_DATA     1
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_VBI_DATA_TYPE_PAM_DATA    2
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_VBI_DATA_TYPE_NRTV_DATA   3

/* SCTE_SEC :: LCR_CONTROLi_BANK1 :: LINE_OFFSET [04:00] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_LINE_OFFSET_MASK          0x0000001f
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK1_LINE_OFFSET_SHIFT         0


/***************************************************************************
 *LCR_DATA%i_BANK1 - LCR Data  for LCR 0..31 Bank 1
 ***************************************************************************/
#define BCHP_SCTE_SEC_LCR_DATAi_BANK1_ARRAY_BASE                   0x001878f8
#define BCHP_SCTE_SEC_LCR_DATAi_BANK1_ARRAY_START                  0
#define BCHP_SCTE_SEC_LCR_DATAi_BANK1_ARRAY_END                    31
#define BCHP_SCTE_SEC_LCR_DATAi_BANK1_ARRAY_ELEMENT_SIZE           32

/***************************************************************************
 *LCR_DATA%i_BANK1 - LCR Data  for LCR 0..31 Bank 1
 ***************************************************************************/
/* SCTE_SEC :: LCR_DATAi_BANK1 :: reserved0 [31:16] */
#define BCHP_SCTE_SEC_LCR_DATAi_BANK1_reserved0_MASK               0xffff0000
#define BCHP_SCTE_SEC_LCR_DATAi_BANK1_reserved0_SHIFT              16

/* SCTE_SEC :: LCR_DATAi_BANK1 :: CC_DATA [15:00] */
#define BCHP_SCTE_SEC_LCR_DATAi_BANK1_CC_DATA_MASK                 0x0000ffff
#define BCHP_SCTE_SEC_LCR_DATAi_BANK1_CC_DATA_SHIFT                0


/***************************************************************************
 *LCR_STATUS%i_BANK1 - LCR Status  for LCR 0..31 Bank 1
 ***************************************************************************/
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK1_ARRAY_BASE                 0x00187978
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK1_ARRAY_START                0
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK1_ARRAY_END                  31
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK1_ARRAY_ELEMENT_SIZE         32

/***************************************************************************
 *LCR_STATUS%i_BANK1 - LCR Status  for LCR 0..31 Bank 1
 ***************************************************************************/
/* SCTE_SEC :: LCR_STATUSi_BANK1 :: reserved0 [31:05] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK1_reserved0_MASK             0xffffffe0
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK1_reserved0_SHIFT            5

/* SCTE_SEC :: LCR_STATUSi_BANK1 :: DELAY_COUNT_ERROR [04:04] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK1_DELAY_COUNT_ERROR_MASK     0x00000010
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK1_DELAY_COUNT_ERROR_SHIFT    4

/* SCTE_SEC :: LCR_STATUSi_BANK1 :: SHORT_LINE [03:03] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK1_SHORT_LINE_MASK            0x00000008
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK1_SHORT_LINE_SHIFT           3

/* SCTE_SEC :: LCR_STATUSi_BANK1 :: PAM_OVERFLOW [02:02] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK1_PAM_OVERFLOW_MASK          0x00000004
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK1_PAM_OVERFLOW_SHIFT         2

/* SCTE_SEC :: LCR_STATUSi_BANK1 :: CC_PAM_CONTENTION [01:01] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK1_CC_PAM_CONTENTION_MASK     0x00000002
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK1_CC_PAM_CONTENTION_SHIFT    1

/* SCTE_SEC :: LCR_STATUSi_BANK1 :: VBI_DATA_TX [00:00] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK1_VBI_DATA_TX_MASK           0x00000001
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK1_VBI_DATA_TX_SHIFT          0


/***************************************************************************
 *BANK_BASE_BANK2 - Base Register Bank 2
 ***************************************************************************/
/* SCTE_SEC :: BANK_BASE_BANK2 :: reserved0 [31:11] */
#define BCHP_SCTE_SEC_BANK_BASE_BANK2_reserved0_MASK               0xfffff800
#define BCHP_SCTE_SEC_BANK_BASE_BANK2_reserved0_SHIFT              11

/* SCTE_SEC :: BANK_BASE_BANK2 :: BANK_SKIP [10:10] */
#define BCHP_SCTE_SEC_BANK_BASE_BANK2_BANK_SKIP_MASK               0x00000400
#define BCHP_SCTE_SEC_BANK_BASE_BANK2_BANK_SKIP_SHIFT              10
#define BCHP_SCTE_SEC_BANK_BASE_BANK2_BANK_SKIP_HOLD               0
#define BCHP_SCTE_SEC_BANK_BASE_BANK2_BANK_SKIP_SKIP               1

/* SCTE_SEC :: BANK_BASE_BANK2 :: LINE_NUMBER [09:00] */
#define BCHP_SCTE_SEC_BANK_BASE_BANK2_LINE_NUMBER_MASK             0x000003ff
#define BCHP_SCTE_SEC_BANK_BASE_BANK2_LINE_NUMBER_SHIFT            0

/***************************************************************************
 *LCR_ENABLE_BANK2 - LCR Enable  Register Bank 2
 ***************************************************************************/
/* SCTE_SEC :: LCR_ENABLE_BANK2 :: MASK [31:00] */
#define BCHP_SCTE_SEC_LCR_ENABLE_BANK2_MASK_MASK                   0xffffffff
#define BCHP_SCTE_SEC_LCR_ENABLE_BANK2_MASK_SHIFT                  0

/***************************************************************************
 *CC_NULL_BANK2 - Closed Caption NULL Register Bank 2
 ***************************************************************************/
/* SCTE_SEC :: CC_NULL_BANK2 :: reserved0 [31:16] */
#define BCHP_SCTE_SEC_CC_NULL_BANK2_reserved0_MASK                 0xffff0000
#define BCHP_SCTE_SEC_CC_NULL_BANK2_reserved0_SHIFT                16

/* SCTE_SEC :: CC_NULL_BANK2 :: VALUE [15:00] */
#define BCHP_SCTE_SEC_CC_NULL_BANK2_VALUE_MASK                     0x0000ffff
#define BCHP_SCTE_SEC_CC_NULL_BANK2_VALUE_SHIFT                    0

/***************************************************************************
 *CH0_DMA_ADDR_BANK2 - Channel 0 DMA Address Register Bank 2
 ***************************************************************************/
/* SCTE_SEC :: CH0_DMA_ADDR_BANK2 :: START_ADDR [31:00] */
#define BCHP_SCTE_SEC_CH0_DMA_ADDR_BANK2_START_ADDR_MASK           0xffffffff
#define BCHP_SCTE_SEC_CH0_DMA_ADDR_BANK2_START_ADDR_SHIFT          0

/***************************************************************************
 *CH0_DMA_LENGTH_BANK2 - Channel 0 DMA Data Length Register Bank 2
 ***************************************************************************/
/* SCTE_SEC :: CH0_DMA_LENGTH_BANK2 :: reserved0 [31:15] */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK2_reserved0_MASK          0xffff8000
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK2_reserved0_SHIFT         15

/* SCTE_SEC :: CH0_DMA_LENGTH_BANK2 :: FIELD_NUM [14:13] */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK2_FIELD_NUM_MASK          0x00006000
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK2_FIELD_NUM_SHIFT         13
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK2_FIELD_NUM_FIRST_FIELD   1
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK2_FIELD_NUM_SECOND_FIELD  2
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK2_FIELD_NUM_REPEAT_FIELD  3

/* SCTE_SEC :: CH0_DMA_LENGTH_BANK2 :: RESET [12:12] */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK2_RESET_MASK              0x00001000
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK2_RESET_SHIFT             12

/* SCTE_SEC :: CH0_DMA_LENGTH_BANK2 :: LENGTH [11:00] */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK2_LENGTH_MASK             0x00000fff
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK2_LENGTH_SHIFT            0

/***************************************************************************
 *CH1_DMA_ADDR_BANK2 - Channel 1 DMA Address Register Bank 2
 ***************************************************************************/
/* SCTE_SEC :: CH1_DMA_ADDR_BANK2 :: START_ADDR [31:00] */
#define BCHP_SCTE_SEC_CH1_DMA_ADDR_BANK2_START_ADDR_MASK           0xffffffff
#define BCHP_SCTE_SEC_CH1_DMA_ADDR_BANK2_START_ADDR_SHIFT          0

/***************************************************************************
 *CH1_DMA_LENGTH_BANK2 - Channel 1 DMA Data Length Register Bank 2
 ***************************************************************************/
/* SCTE_SEC :: CH1_DMA_LENGTH_BANK2 :: reserved0 [31:11] */
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK2_reserved0_MASK          0xfffff800
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK2_reserved0_SHIFT         11

/* SCTE_SEC :: CH1_DMA_LENGTH_BANK2 :: RESET [10:10] */
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK2_RESET_MASK              0x00000400
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK2_RESET_SHIFT             10

/* SCTE_SEC :: CH1_DMA_LENGTH_BANK2 :: LENGTH [09:00] */
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK2_LENGTH_MASK             0x000003ff
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK2_LENGTH_SHIFT            0

/***************************************************************************
 *NRTV_WRITE_PTR_BANK2 - NRTV Write Pointer Register Bank 2
 ***************************************************************************/
/* SCTE_SEC :: NRTV_WRITE_PTR_BANK2 :: reserved0 [31:17] */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK2_reserved0_MASK          0xfffe0000
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK2_reserved0_SHIFT         17

/* SCTE_SEC :: NRTV_WRITE_PTR_BANK2 :: PTR_WR_ENABLE [16:16] */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK2_PTR_WR_ENABLE_MASK      0x00010000
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK2_PTR_WR_ENABLE_SHIFT     16

/* SCTE_SEC :: NRTV_WRITE_PTR_BANK2 :: Cb_Cr_WRITE_PTR [15:08] */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK2_Cb_Cr_WRITE_PTR_MASK    0x0000ff00
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK2_Cb_Cr_WRITE_PTR_SHIFT   8

/* SCTE_SEC :: NRTV_WRITE_PTR_BANK2 :: Y_WRITE_PTR [07:00] */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK2_Y_WRITE_PTR_MASK        0x000000ff
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK2_Y_WRITE_PTR_SHIFT       0

/***************************************************************************
 *BANK_STATUS_BANK2 - Bank Status Register Bank 2
 ***************************************************************************/
/* SCTE_SEC :: BANK_STATUS_BANK2 :: reserved0 [31:05] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK2_reserved0_MASK             0xffffffe0
#define BCHP_SCTE_SEC_BANK_STATUS_BANK2_reserved0_SHIFT            5

/* SCTE_SEC :: BANK_STATUS_BANK2 :: PAM_UNDERFLOW2 [04:04] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK2_PAM_UNDERFLOW2_MASK        0x00000010
#define BCHP_SCTE_SEC_BANK_STATUS_BANK2_PAM_UNDERFLOW2_SHIFT       4

/* SCTE_SEC :: BANK_STATUS_BANK2 :: PAM_UNDERFLOW1 [03:03] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK2_PAM_UNDERFLOW1_MASK        0x00000008
#define BCHP_SCTE_SEC_BANK_STATUS_BANK2_PAM_UNDERFLOW1_SHIFT       3

/* SCTE_SEC :: BANK_STATUS_BANK2 :: PAM_SYNTAX_ERR [02:02] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK2_PAM_SYNTAX_ERR_MASK        0x00000004
#define BCHP_SCTE_SEC_BANK_STATUS_BANK2_PAM_SYNTAX_ERR_SHIFT       2

/* SCTE_SEC :: BANK_STATUS_BANK2 :: DATA_TRANSMITTED [01:01] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK2_DATA_TRANSMITTED_MASK      0x00000002
#define BCHP_SCTE_SEC_BANK_STATUS_BANK2_DATA_TRANSMITTED_SHIFT     1

/* SCTE_SEC :: BANK_STATUS_BANK2 :: ACTIVE [00:00] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK2_ACTIVE_MASK                0x00000001
#define BCHP_SCTE_SEC_BANK_STATUS_BANK2_ACTIVE_SHIFT               0

/***************************************************************************
 *LCR_CONTROL%i_BANK2 - LCR Control  for LCR 0..31 Bank 2
 ***************************************************************************/
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_ARRAY_BASE                0x00187a1c
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_ARRAY_START               0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_ARRAY_END                 31
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *LCR_CONTROL%i_BANK2 - LCR Control  for LCR 0..31 Bank 2
 ***************************************************************************/
/* SCTE_SEC :: LCR_CONTROLi_BANK2 :: reserved0 [31:27] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_reserved0_MASK            0xf8000000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_reserved0_SHIFT           27

/* SCTE_SEC :: LCR_CONTROLi_BANK2 :: MONOCHROME_LINE_SELECT [26:26] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_MONOCHROME_LINE_SELECT_MASK 0x04000000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_MONOCHROME_LINE_SELECT_SHIFT 26
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_MONOCHROME_LINE_SELECT_Y0 0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_MONOCHROME_LINE_SELECT_Y1 1

/* SCTE_SEC :: LCR_CONTROLi_BANK2 :: PAM_PRIORITY_MODE [25:25] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_PAM_PRIORITY_MODE_MASK    0x02000000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_PAM_PRIORITY_MODE_SHIFT   25
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_PAM_PRIORITY_MODE_ROUTE   0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_PAM_PRIORITY_MODE_SWITCH  1

/* SCTE_SEC :: LCR_CONTROLi_BANK2 :: PAM_PRIORITY_THRESHOLD [24:23] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_PAM_PRIORITY_THRESHOLD_MASK 0x01800000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_PAM_PRIORITY_THRESHOLD_SHIFT 23

/* SCTE_SEC :: LCR_CONTROLi_BANK2 :: PAM_LCR_PRIORITY [22:22] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_PAM_LCR_PRIORITY_MASK     0x00400000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_PAM_LCR_PRIORITY_SHIFT    22
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_PAM_LCR_PRIORITY_LCR_PRIORITY 0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_PAM_LCR_PRIORITY_PAM_PRIORITY 1

/* SCTE_SEC :: LCR_CONTROLi_BANK2 :: CC_SHIFT_DIRECTION [21:21] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_SHIFT_DIRECTION_MASK   0x00200000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_SHIFT_DIRECTION_SHIFT  21
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_SHIFT_DIRECTION_LSB_FIRST 0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_SHIFT_DIRECTION_MSB_FIRST 1

/* SCTE_SEC :: LCR_CONTROLi_BANK2 :: CC_BYTE_ORDER [20:20] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_BYTE_ORDER_MASK        0x00100000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_BYTE_ORDER_SHIFT       20
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_BYTE_ORDER_LOW_BYTE_FIRST 0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_BYTE_ORDER_HIGH_BYTE_FIRST 1

/* SCTE_SEC :: LCR_CONTROLi_BANK2 :: CC_PARITY_TYPE [19:19] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_PARITY_TYPE_MASK       0x00080000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_PARITY_TYPE_SHIFT      19
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_PARITY_TYPE_EVEN       0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_PARITY_TYPE_ODD        1

/* SCTE_SEC :: LCR_CONTROLi_BANK2 :: CC_PARITY [18:18] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_PARITY_MASK            0x00040000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_PARITY_SHIFT           18
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_PARITY_DISABLE         0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_PARITY_ENABLE          1

/* SCTE_SEC :: LCR_CONTROLi_BANK2 :: CC_RUN_IN [17:17] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_RUN_IN_MASK            0x00020000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_RUN_IN_SHIFT           17
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_RUN_IN_DISABLE         0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_RUN_IN_ENABLE          1

/* SCTE_SEC :: LCR_CONTROLi_BANK2 :: CC_NULL [16:16] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_NULL_MASK              0x00010000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_NULL_SHIFT             16
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_NULL_DISABLE           0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_CC_NULL_ENABLE            1

/* SCTE_SEC :: LCR_CONTROLi_BANK2 :: DELAY_COUNT [15:07] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_DELAY_COUNT_MASK          0x0000ff80
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_DELAY_COUNT_SHIFT         7

/* SCTE_SEC :: LCR_CONTROLi_BANK2 :: VBI_DATA_TYPE [06:05] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_VBI_DATA_TYPE_MASK        0x00000060
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_VBI_DATA_TYPE_SHIFT       5
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_VBI_DATA_TYPE_NO_DATA     0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_VBI_DATA_TYPE_CC_DATA     1
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_VBI_DATA_TYPE_PAM_DATA    2
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_VBI_DATA_TYPE_NRTV_DATA   3

/* SCTE_SEC :: LCR_CONTROLi_BANK2 :: LINE_OFFSET [04:00] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_LINE_OFFSET_MASK          0x0000001f
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK2_LINE_OFFSET_SHIFT         0


/***************************************************************************
 *LCR_DATA%i_BANK2 - LCR Data  for LCR 0..31 Bank 2
 ***************************************************************************/
#define BCHP_SCTE_SEC_LCR_DATAi_BANK2_ARRAY_BASE                   0x00187a9c
#define BCHP_SCTE_SEC_LCR_DATAi_BANK2_ARRAY_START                  0
#define BCHP_SCTE_SEC_LCR_DATAi_BANK2_ARRAY_END                    31
#define BCHP_SCTE_SEC_LCR_DATAi_BANK2_ARRAY_ELEMENT_SIZE           32

/***************************************************************************
 *LCR_DATA%i_BANK2 - LCR Data  for LCR 0..31 Bank 2
 ***************************************************************************/
/* SCTE_SEC :: LCR_DATAi_BANK2 :: reserved0 [31:16] */
#define BCHP_SCTE_SEC_LCR_DATAi_BANK2_reserved0_MASK               0xffff0000
#define BCHP_SCTE_SEC_LCR_DATAi_BANK2_reserved0_SHIFT              16

/* SCTE_SEC :: LCR_DATAi_BANK2 :: CC_DATA [15:00] */
#define BCHP_SCTE_SEC_LCR_DATAi_BANK2_CC_DATA_MASK                 0x0000ffff
#define BCHP_SCTE_SEC_LCR_DATAi_BANK2_CC_DATA_SHIFT                0


/***************************************************************************
 *LCR_STATUS%i_BANK2 - LCR Status  for LCR 0..31 Bank 2
 ***************************************************************************/
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK2_ARRAY_BASE                 0x00187b1c
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK2_ARRAY_START                0
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK2_ARRAY_END                  31
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK2_ARRAY_ELEMENT_SIZE         32

/***************************************************************************
 *LCR_STATUS%i_BANK2 - LCR Status  for LCR 0..31 Bank 2
 ***************************************************************************/
/* SCTE_SEC :: LCR_STATUSi_BANK2 :: reserved0 [31:05] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK2_reserved0_MASK             0xffffffe0
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK2_reserved0_SHIFT            5

/* SCTE_SEC :: LCR_STATUSi_BANK2 :: DELAY_COUNT_ERROR [04:04] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK2_DELAY_COUNT_ERROR_MASK     0x00000010
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK2_DELAY_COUNT_ERROR_SHIFT    4

/* SCTE_SEC :: LCR_STATUSi_BANK2 :: SHORT_LINE [03:03] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK2_SHORT_LINE_MASK            0x00000008
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK2_SHORT_LINE_SHIFT           3

/* SCTE_SEC :: LCR_STATUSi_BANK2 :: PAM_OVERFLOW [02:02] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK2_PAM_OVERFLOW_MASK          0x00000004
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK2_PAM_OVERFLOW_SHIFT         2

/* SCTE_SEC :: LCR_STATUSi_BANK2 :: CC_PAM_CONTENTION [01:01] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK2_CC_PAM_CONTENTION_MASK     0x00000002
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK2_CC_PAM_CONTENTION_SHIFT    1

/* SCTE_SEC :: LCR_STATUSi_BANK2 :: VBI_DATA_TX [00:00] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK2_VBI_DATA_TX_MASK           0x00000001
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK2_VBI_DATA_TX_SHIFT          0


/***************************************************************************
 *BANK_BASE_BANK3 - Base Register Bank 3
 ***************************************************************************/
/* SCTE_SEC :: BANK_BASE_BANK3 :: reserved0 [31:11] */
#define BCHP_SCTE_SEC_BANK_BASE_BANK3_reserved0_MASK               0xfffff800
#define BCHP_SCTE_SEC_BANK_BASE_BANK3_reserved0_SHIFT              11

/* SCTE_SEC :: BANK_BASE_BANK3 :: BANK_SKIP [10:10] */
#define BCHP_SCTE_SEC_BANK_BASE_BANK3_BANK_SKIP_MASK               0x00000400
#define BCHP_SCTE_SEC_BANK_BASE_BANK3_BANK_SKIP_SHIFT              10
#define BCHP_SCTE_SEC_BANK_BASE_BANK3_BANK_SKIP_HOLD               0
#define BCHP_SCTE_SEC_BANK_BASE_BANK3_BANK_SKIP_SKIP               1

/* SCTE_SEC :: BANK_BASE_BANK3 :: LINE_NUMBER [09:00] */
#define BCHP_SCTE_SEC_BANK_BASE_BANK3_LINE_NUMBER_MASK             0x000003ff
#define BCHP_SCTE_SEC_BANK_BASE_BANK3_LINE_NUMBER_SHIFT            0

/***************************************************************************
 *LCR_ENABLE_BANK3 - LCR Enable  Register Bank 3
 ***************************************************************************/
/* SCTE_SEC :: LCR_ENABLE_BANK3 :: MASK [31:00] */
#define BCHP_SCTE_SEC_LCR_ENABLE_BANK3_MASK_MASK                   0xffffffff
#define BCHP_SCTE_SEC_LCR_ENABLE_BANK3_MASK_SHIFT                  0

/***************************************************************************
 *CC_NULL_BANK3 - Closed Caption NULL Register Bank 3
 ***************************************************************************/
/* SCTE_SEC :: CC_NULL_BANK3 :: reserved0 [31:16] */
#define BCHP_SCTE_SEC_CC_NULL_BANK3_reserved0_MASK                 0xffff0000
#define BCHP_SCTE_SEC_CC_NULL_BANK3_reserved0_SHIFT                16

/* SCTE_SEC :: CC_NULL_BANK3 :: VALUE [15:00] */
#define BCHP_SCTE_SEC_CC_NULL_BANK3_VALUE_MASK                     0x0000ffff
#define BCHP_SCTE_SEC_CC_NULL_BANK3_VALUE_SHIFT                    0

/***************************************************************************
 *CH0_DMA_ADDR_BANK3 - Channel 0 DMA Address Register Bank 3
 ***************************************************************************/
/* SCTE_SEC :: CH0_DMA_ADDR_BANK3 :: START_ADDR [31:00] */
#define BCHP_SCTE_SEC_CH0_DMA_ADDR_BANK3_START_ADDR_MASK           0xffffffff
#define BCHP_SCTE_SEC_CH0_DMA_ADDR_BANK3_START_ADDR_SHIFT          0

/***************************************************************************
 *CH0_DMA_LENGTH_BANK3 - Channel 0 DMA Data Length Register Bank 3
 ***************************************************************************/
/* SCTE_SEC :: CH0_DMA_LENGTH_BANK3 :: reserved0 [31:15] */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK3_reserved0_MASK          0xffff8000
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK3_reserved0_SHIFT         15

/* SCTE_SEC :: CH0_DMA_LENGTH_BANK3 :: FIELD_NUM [14:13] */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK3_FIELD_NUM_MASK          0x00006000
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK3_FIELD_NUM_SHIFT         13
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK3_FIELD_NUM_FIRST_FIELD   1
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK3_FIELD_NUM_SECOND_FIELD  2
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK3_FIELD_NUM_REPEAT_FIELD  3

/* SCTE_SEC :: CH0_DMA_LENGTH_BANK3 :: RESET [12:12] */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK3_RESET_MASK              0x00001000
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK3_RESET_SHIFT             12

/* SCTE_SEC :: CH0_DMA_LENGTH_BANK3 :: LENGTH [11:00] */
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK3_LENGTH_MASK             0x00000fff
#define BCHP_SCTE_SEC_CH0_DMA_LENGTH_BANK3_LENGTH_SHIFT            0

/***************************************************************************
 *CH1_DMA_ADDR_BANK3 - Channel 1 DMA Address Register Bank 3
 ***************************************************************************/
/* SCTE_SEC :: CH1_DMA_ADDR_BANK3 :: START_ADDR [31:00] */
#define BCHP_SCTE_SEC_CH1_DMA_ADDR_BANK3_START_ADDR_MASK           0xffffffff
#define BCHP_SCTE_SEC_CH1_DMA_ADDR_BANK3_START_ADDR_SHIFT          0

/***************************************************************************
 *CH1_DMA_LENGTH_BANK3 - Channel 1 DMA Data Length Register Bank 3
 ***************************************************************************/
/* SCTE_SEC :: CH1_DMA_LENGTH_BANK3 :: reserved0 [31:11] */
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK3_reserved0_MASK          0xfffff800
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK3_reserved0_SHIFT         11

/* SCTE_SEC :: CH1_DMA_LENGTH_BANK3 :: RESET [10:10] */
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK3_RESET_MASK              0x00000400
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK3_RESET_SHIFT             10

/* SCTE_SEC :: CH1_DMA_LENGTH_BANK3 :: LENGTH [09:00] */
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK3_LENGTH_MASK             0x000003ff
#define BCHP_SCTE_SEC_CH1_DMA_LENGTH_BANK3_LENGTH_SHIFT            0

/***************************************************************************
 *NRTV_WRITE_PTR_BANK3 - NRTV Write Pointer Register Bank 3
 ***************************************************************************/
/* SCTE_SEC :: NRTV_WRITE_PTR_BANK3 :: reserved0 [31:17] */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK3_reserved0_MASK          0xfffe0000
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK3_reserved0_SHIFT         17

/* SCTE_SEC :: NRTV_WRITE_PTR_BANK3 :: PTR_WR_ENABLE [16:16] */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK3_PTR_WR_ENABLE_MASK      0x00010000
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK3_PTR_WR_ENABLE_SHIFT     16

/* SCTE_SEC :: NRTV_WRITE_PTR_BANK3 :: Cb_Cr_WRITE_PTR [15:08] */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK3_Cb_Cr_WRITE_PTR_MASK    0x0000ff00
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK3_Cb_Cr_WRITE_PTR_SHIFT   8

/* SCTE_SEC :: NRTV_WRITE_PTR_BANK3 :: Y_WRITE_PTR [07:00] */
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK3_Y_WRITE_PTR_MASK        0x000000ff
#define BCHP_SCTE_SEC_NRTV_WRITE_PTR_BANK3_Y_WRITE_PTR_SHIFT       0

/***************************************************************************
 *BANK_STATUS_BANK3 - Bank Status Register Bank 3
 ***************************************************************************/
/* SCTE_SEC :: BANK_STATUS_BANK3 :: reserved0 [31:05] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK3_reserved0_MASK             0xffffffe0
#define BCHP_SCTE_SEC_BANK_STATUS_BANK3_reserved0_SHIFT            5

/* SCTE_SEC :: BANK_STATUS_BANK3 :: PAM_UNDERFLOW2 [04:04] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK3_PAM_UNDERFLOW2_MASK        0x00000010
#define BCHP_SCTE_SEC_BANK_STATUS_BANK3_PAM_UNDERFLOW2_SHIFT       4

/* SCTE_SEC :: BANK_STATUS_BANK3 :: PAM_UNDERFLOW1 [03:03] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK3_PAM_UNDERFLOW1_MASK        0x00000008
#define BCHP_SCTE_SEC_BANK_STATUS_BANK3_PAM_UNDERFLOW1_SHIFT       3

/* SCTE_SEC :: BANK_STATUS_BANK3 :: PAM_SYNTAX_ERR [02:02] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK3_PAM_SYNTAX_ERR_MASK        0x00000004
#define BCHP_SCTE_SEC_BANK_STATUS_BANK3_PAM_SYNTAX_ERR_SHIFT       2

/* SCTE_SEC :: BANK_STATUS_BANK3 :: DATA_TRANSMITTED [01:01] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK3_DATA_TRANSMITTED_MASK      0x00000002
#define BCHP_SCTE_SEC_BANK_STATUS_BANK3_DATA_TRANSMITTED_SHIFT     1

/* SCTE_SEC :: BANK_STATUS_BANK3 :: ACTIVE [00:00] */
#define BCHP_SCTE_SEC_BANK_STATUS_BANK3_ACTIVE_MASK                0x00000001
#define BCHP_SCTE_SEC_BANK_STATUS_BANK3_ACTIVE_SHIFT               0

/***************************************************************************
 *LCR_CONTROL%i_BANK3 - LCR Control  for LCR 0..31 Bank 3
 ***************************************************************************/
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_ARRAY_BASE                0x00187bc0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_ARRAY_START               0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_ARRAY_END                 31
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *LCR_CONTROL%i_BANK3 - LCR Control  for LCR 0..31 Bank 3
 ***************************************************************************/
/* SCTE_SEC :: LCR_CONTROLi_BANK3 :: reserved0 [31:27] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_reserved0_MASK            0xf8000000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_reserved0_SHIFT           27

/* SCTE_SEC :: LCR_CONTROLi_BANK3 :: MONOCHROME_LINE_SELECT [26:26] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_MONOCHROME_LINE_SELECT_MASK 0x04000000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_MONOCHROME_LINE_SELECT_SHIFT 26
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_MONOCHROME_LINE_SELECT_Y0 0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_MONOCHROME_LINE_SELECT_Y1 1

/* SCTE_SEC :: LCR_CONTROLi_BANK3 :: PAM_PRIORITY_MODE [25:25] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_PAM_PRIORITY_MODE_MASK    0x02000000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_PAM_PRIORITY_MODE_SHIFT   25
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_PAM_PRIORITY_MODE_ROUTE   0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_PAM_PRIORITY_MODE_SWITCH  1

/* SCTE_SEC :: LCR_CONTROLi_BANK3 :: PAM_PRIORITY_THRESHOLD [24:23] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_PAM_PRIORITY_THRESHOLD_MASK 0x01800000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_PAM_PRIORITY_THRESHOLD_SHIFT 23

/* SCTE_SEC :: LCR_CONTROLi_BANK3 :: PAM_LCR_PRIORITY [22:22] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_PAM_LCR_PRIORITY_MASK     0x00400000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_PAM_LCR_PRIORITY_SHIFT    22
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_PAM_LCR_PRIORITY_LCR_PRIORITY 0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_PAM_LCR_PRIORITY_PAM_PRIORITY 1

/* SCTE_SEC :: LCR_CONTROLi_BANK3 :: CC_SHIFT_DIRECTION [21:21] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_SHIFT_DIRECTION_MASK   0x00200000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_SHIFT_DIRECTION_SHIFT  21
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_SHIFT_DIRECTION_LSB_FIRST 0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_SHIFT_DIRECTION_MSB_FIRST 1

/* SCTE_SEC :: LCR_CONTROLi_BANK3 :: CC_BYTE_ORDER [20:20] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_BYTE_ORDER_MASK        0x00100000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_BYTE_ORDER_SHIFT       20
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_BYTE_ORDER_LOW_BYTE_FIRST 0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_BYTE_ORDER_HIGH_BYTE_FIRST 1

/* SCTE_SEC :: LCR_CONTROLi_BANK3 :: CC_PARITY_TYPE [19:19] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_PARITY_TYPE_MASK       0x00080000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_PARITY_TYPE_SHIFT      19
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_PARITY_TYPE_EVEN       0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_PARITY_TYPE_ODD        1

/* SCTE_SEC :: LCR_CONTROLi_BANK3 :: CC_PARITY [18:18] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_PARITY_MASK            0x00040000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_PARITY_SHIFT           18
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_PARITY_DISABLE         0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_PARITY_ENABLE          1

/* SCTE_SEC :: LCR_CONTROLi_BANK3 :: CC_RUN_IN [17:17] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_RUN_IN_MASK            0x00020000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_RUN_IN_SHIFT           17
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_RUN_IN_DISABLE         0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_RUN_IN_ENABLE          1

/* SCTE_SEC :: LCR_CONTROLi_BANK3 :: CC_NULL [16:16] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_NULL_MASK              0x00010000
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_NULL_SHIFT             16
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_NULL_DISABLE           0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_CC_NULL_ENABLE            1

/* SCTE_SEC :: LCR_CONTROLi_BANK3 :: DELAY_COUNT [15:07] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_DELAY_COUNT_MASK          0x0000ff80
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_DELAY_COUNT_SHIFT         7

/* SCTE_SEC :: LCR_CONTROLi_BANK3 :: VBI_DATA_TYPE [06:05] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_VBI_DATA_TYPE_MASK        0x00000060
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_VBI_DATA_TYPE_SHIFT       5
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_VBI_DATA_TYPE_NO_DATA     0
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_VBI_DATA_TYPE_CC_DATA     1
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_VBI_DATA_TYPE_PAM_DATA    2
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_VBI_DATA_TYPE_NRTV_DATA   3

/* SCTE_SEC :: LCR_CONTROLi_BANK3 :: LINE_OFFSET [04:00] */
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_LINE_OFFSET_MASK          0x0000001f
#define BCHP_SCTE_SEC_LCR_CONTROLi_BANK3_LINE_OFFSET_SHIFT         0


/***************************************************************************
 *LCR_DATA%i_BANK3 - LCR Data  for LCR 0..31 Bank 3
 ***************************************************************************/
#define BCHP_SCTE_SEC_LCR_DATAi_BANK3_ARRAY_BASE                   0x00187c40
#define BCHP_SCTE_SEC_LCR_DATAi_BANK3_ARRAY_START                  0
#define BCHP_SCTE_SEC_LCR_DATAi_BANK3_ARRAY_END                    31
#define BCHP_SCTE_SEC_LCR_DATAi_BANK3_ARRAY_ELEMENT_SIZE           32

/***************************************************************************
 *LCR_DATA%i_BANK3 - LCR Data  for LCR 0..31 Bank 3
 ***************************************************************************/
/* SCTE_SEC :: LCR_DATAi_BANK3 :: reserved0 [31:16] */
#define BCHP_SCTE_SEC_LCR_DATAi_BANK3_reserved0_MASK               0xffff0000
#define BCHP_SCTE_SEC_LCR_DATAi_BANK3_reserved0_SHIFT              16

/* SCTE_SEC :: LCR_DATAi_BANK3 :: CC_DATA [15:00] */
#define BCHP_SCTE_SEC_LCR_DATAi_BANK3_CC_DATA_MASK                 0x0000ffff
#define BCHP_SCTE_SEC_LCR_DATAi_BANK3_CC_DATA_SHIFT                0


/***************************************************************************
 *LCR_STATUS%i_BANK3 - LCR Status  for LCR 0..31 Bank 3
 ***************************************************************************/
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK3_ARRAY_BASE                 0x00187cc0
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK3_ARRAY_START                0
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK3_ARRAY_END                  31
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK3_ARRAY_ELEMENT_SIZE         32

/***************************************************************************
 *LCR_STATUS%i_BANK3 - LCR Status  for LCR 0..31 Bank 3
 ***************************************************************************/
/* SCTE_SEC :: LCR_STATUSi_BANK3 :: reserved0 [31:05] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK3_reserved0_MASK             0xffffffe0
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK3_reserved0_SHIFT            5

/* SCTE_SEC :: LCR_STATUSi_BANK3 :: DELAY_COUNT_ERROR [04:04] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK3_DELAY_COUNT_ERROR_MASK     0x00000010
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK3_DELAY_COUNT_ERROR_SHIFT    4

/* SCTE_SEC :: LCR_STATUSi_BANK3 :: SHORT_LINE [03:03] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK3_SHORT_LINE_MASK            0x00000008
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK3_SHORT_LINE_SHIFT           3

/* SCTE_SEC :: LCR_STATUSi_BANK3 :: PAM_OVERFLOW [02:02] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK3_PAM_OVERFLOW_MASK          0x00000004
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK3_PAM_OVERFLOW_SHIFT         2

/* SCTE_SEC :: LCR_STATUSi_BANK3 :: CC_PAM_CONTENTION [01:01] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK3_CC_PAM_CONTENTION_MASK     0x00000002
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK3_CC_PAM_CONTENTION_SHIFT    1

/* SCTE_SEC :: LCR_STATUSi_BANK3 :: VBI_DATA_TX [00:00] */
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK3_VBI_DATA_TX_MASK           0x00000001
#define BCHP_SCTE_SEC_LCR_STATUSi_BANK3_VBI_DATA_TX_SHIFT          0


#endif /* #ifndef BCHP_SCTE_SEC_H__ */

/* End of File */
