Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\tucke\OneDrive\Desktop\ECE178\FIREWALL\NIOSII.qsys --block-symbol-file --output-directory=C:\Users\tucke\OneDrive\Desktop\ECE178\FIREWALL\NIOSII --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading FIREWALL/NIOSII.qsys
Progress: Reading input file
Progress: Adding GREENLED [altera_avalon_pio 17.1]
Progress: Parameterizing module GREENLED
Progress: Adding JTAG [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module JTAG
Progress: Adding NIOS2 [altera_nios2_gen2 17.1]
Progress: Parameterizing module NIOS2
Progress: Adding PUSHB [altera_avalon_pio 17.1]
Progress: Parameterizing module PUSHB
Progress: Adding RAMs1 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module RAMs1
Progress: Adding REDLED [altera_avalon_pio 17.1]
Progress: Parameterizing module REDLED
Progress: Adding SWITCH [altera_avalon_pio 17.1]
Progress: Parameterizing module SWITCH
Progress: Adding TSE [altera_eth_tse 17.1]
Progress: Parameterizing module TSE
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 17.1]
Progress: Parameterizing module clocks
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding seg7_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module seg7_0
Progress: Adding seg7_1 [altera_avalon_pio 17.1]
Progress: Parameterizing module seg7_1
Progress: Adding seg7_2 [altera_avalon_pio 17.1]
Progress: Parameterizing module seg7_2
Progress: Adding seg7_3 [altera_avalon_pio 17.1]
Progress: Parameterizing module seg7_3
Progress: Adding seg7_4 [altera_avalon_pio 17.1]
Progress: Parameterizing module seg7_4
Progress: Adding seg7_5 [altera_avalon_pio 17.1]
Progress: Parameterizing module seg7_5
Progress: Adding seg7_6 [altera_avalon_pio 17.1]
Progress: Parameterizing module seg7_6
Progress: Adding seg7_7 [altera_avalon_pio 17.1]
Progress: Parameterizing module seg7_7
Progress: Adding sgdma_rx [altera_avalon_sgdma 17.1]
Progress: Parameterizing module sgdma_rx
Progress: Adding sgdma_tx [altera_avalon_sgdma 17.1]
Progress: Parameterizing module sgdma_tx
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 17.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOSII.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: NIOSII.PUSHB: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSII.SWITCH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSII.clocks: Refclk Freq: 50.0
Info: NIOSII.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: NIOSII.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: NIOSII.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: NIOSII.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOSII.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: NIOSII.TSE.receive/sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\tucke\OneDrive\Desktop\ECE178\FIREWALL\NIOSII.qsys --synthesis=VERILOG --output-directory=C:\Users\tucke\OneDrive\Desktop\ECE178\FIREWALL\NIOSII\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading FIREWALL/NIOSII.qsys
Progress: Reading input file
Progress: Adding GREENLED [altera_avalon_pio 17.1]
Progress: Parameterizing module GREENLED
Progress: Adding JTAG [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module JTAG
Progress: Adding NIOS2 [altera_nios2_gen2 17.1]
Progress: Parameterizing module NIOS2
Progress: Adding PUSHB [altera_avalon_pio 17.1]
Progress: Parameterizing module PUSHB
Progress: Adding RAMs1 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module RAMs1
Progress: Adding REDLED [altera_avalon_pio 17.1]
Progress: Parameterizing module REDLED
Progress: Adding SWITCH [altera_avalon_pio 17.1]
Progress: Parameterizing module SWITCH
Progress: Adding TSE [altera_eth_tse 17.1]
Progress: Parameterizing module TSE
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 17.1]
Progress: Parameterizing module clocks
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding seg7_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module seg7_0
Progress: Adding seg7_1 [altera_avalon_pio 17.1]
Progress: Parameterizing module seg7_1
Progress: Adding seg7_2 [altera_avalon_pio 17.1]
Progress: Parameterizing module seg7_2
Progress: Adding seg7_3 [altera_avalon_pio 17.1]
Progress: Parameterizing module seg7_3
Progress: Adding seg7_4 [altera_avalon_pio 17.1]
Progress: Parameterizing module seg7_4
Progress: Adding seg7_5 [altera_avalon_pio 17.1]
Progress: Parameterizing module seg7_5
Progress: Adding seg7_6 [altera_avalon_pio 17.1]
Progress: Parameterizing module seg7_6
Progress: Adding seg7_7 [altera_avalon_pio 17.1]
Progress: Parameterizing module seg7_7
Progress: Adding sgdma_rx [altera_avalon_sgdma 17.1]
Progress: Parameterizing module sgdma_rx
Progress: Adding sgdma_tx [altera_avalon_sgdma 17.1]
Progress: Parameterizing module sgdma_tx
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 17.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOSII.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: NIOSII.PUSHB: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSII.SWITCH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSII.clocks: Refclk Freq: 50.0
Info: NIOSII.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: NIOSII.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: NIOSII.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: NIOSII.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOSII.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: NIOSII.TSE.receive/sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: NIOSII: Generating NIOSII "NIOSII" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: GREENLED: Starting RTL generation for module 'NIOSII_GREENLED'
Info: GREENLED:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSII_GREENLED --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0052_GREENLED_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0052_GREENLED_gen//NIOSII_GREENLED_component_configuration.pl  --do_build_sim=0  ]
Info: GREENLED: Done RTL generation for module 'NIOSII_GREENLED'
Info: GREENLED: "NIOSII" instantiated altera_avalon_pio "GREENLED"
Info: JTAG: Starting RTL generation for module 'NIOSII_JTAG'
Info: JTAG:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOSII_JTAG --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0053_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0053_JTAG_gen//NIOSII_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'NIOSII_JTAG'
Info: JTAG: "NIOSII" instantiated altera_avalon_jtag_uart "JTAG"
Info: NIOS2: "NIOSII" instantiated altera_nios2_gen2 "NIOS2"
Info: PUSHB: Starting RTL generation for module 'NIOSII_PUSHB'
Info: PUSHB:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSII_PUSHB --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0054_PUSHB_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0054_PUSHB_gen//NIOSII_PUSHB_component_configuration.pl  --do_build_sim=0  ]
Info: PUSHB: Done RTL generation for module 'NIOSII_PUSHB'
Info: PUSHB: "NIOSII" instantiated altera_avalon_pio "PUSHB"
Info: RAMs1: Starting RTL generation for module 'NIOSII_RAMs1'
Info: RAMs1:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOSII_RAMs1 --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0055_RAMs1_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0055_RAMs1_gen//NIOSII_RAMs1_component_configuration.pl  --do_build_sim=0  ]
Info: RAMs1: Done RTL generation for module 'NIOSII_RAMs1'
Info: RAMs1: "NIOSII" instantiated altera_avalon_onchip_memory2 "RAMs1"
Info: REDLED: Starting RTL generation for module 'NIOSII_REDLED'
Info: REDLED:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSII_REDLED --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0056_REDLED_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0056_REDLED_gen//NIOSII_REDLED_component_configuration.pl  --do_build_sim=0  ]
Info: REDLED: Done RTL generation for module 'NIOSII_REDLED'
Info: REDLED: "NIOSII" instantiated altera_avalon_pio "REDLED"
Info: SWITCH: Starting RTL generation for module 'NIOSII_SWITCH'
Info: SWITCH:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSII_SWITCH --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0057_SWITCH_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0057_SWITCH_gen//NIOSII_SWITCH_component_configuration.pl  --do_build_sim=0  ]
Info: SWITCH: Done RTL generation for module 'NIOSII_SWITCH'
Info: SWITCH: "NIOSII" instantiated altera_avalon_pio "SWITCH"
Info: TSE: "NIOSII" instantiated altera_eth_tse "TSE"
Info: clocks: "NIOSII" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: descriptor_memory: Starting RTL generation for module 'NIOSII_descriptor_memory'
Info: descriptor_memory:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOSII_descriptor_memory --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0058_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0058_descriptor_memory_gen//NIOSII_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]
Info: descriptor_memory: Done RTL generation for module 'NIOSII_descriptor_memory'
Info: descriptor_memory: "NIOSII" instantiated altera_avalon_onchip_memory2 "descriptor_memory"
Info: sdram: Starting RTL generation for module 'NIOSII_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOSII_sdram --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0059_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0059_sdram_gen//NIOSII_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'NIOSII_sdram'
Info: sdram: "NIOSII" instantiated altera_avalon_new_sdram_controller "sdram"
Info: seg7_0: Starting RTL generation for module 'NIOSII_seg7_0'
Info: seg7_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSII_seg7_0 --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0060_seg7_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0060_seg7_0_gen//NIOSII_seg7_0_component_configuration.pl  --do_build_sim=0  ]
Info: seg7_0: Done RTL generation for module 'NIOSII_seg7_0'
Info: seg7_0: "NIOSII" instantiated altera_avalon_pio "seg7_0"
Info: sgdma_rx: Starting RTL generation for module 'NIOSII_sgdma_rx'
Info: sgdma_rx:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=NIOSII_sgdma_rx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0061_sgdma_rx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0061_sgdma_rx_gen//NIOSII_sgdma_rx_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_rx: Done RTL generation for module 'NIOSII_sgdma_rx'
Info: sgdma_rx: "NIOSII" instantiated altera_avalon_sgdma "sgdma_rx"
Info: sgdma_tx: Starting RTL generation for module 'NIOSII_sgdma_tx'
Info: sgdma_tx:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=NIOSII_sgdma_tx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0062_sgdma_tx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0062_sgdma_tx_gen//NIOSII_sgdma_tx_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_tx: Done RTL generation for module 'NIOSII_sgdma_tx'
Info: sgdma_tx: "NIOSII" instantiated altera_avalon_sgdma "sgdma_tx"
Info: sysid_qsys_0: "NIOSII" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'NIOSII_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOSII_timer_0 --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0064_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0064_timer_0_gen//NIOSII_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'NIOSII_timer_0'
Info: timer_0: "NIOSII" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NIOSII" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "NIOSII" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "NIOSII" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "NIOSII" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'NIOSII_NIOS2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOSII_NIOS2_cpu --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0067_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1260735368381575377.dir/0067_cpu_gen//NIOSII_NIOS2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.04.23 10:04:37 (*) Starting Nios II generation
Info: cpu: # 2020.04.23 10:04:37 (*)   Checking for plaintext license.
Info: cpu: # 2020.04.23 10:04:38 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2020.04.23 10:04:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.04.23 10:04:38 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.04.23 10:04:38 (*)   Plaintext license not found.
Info: cpu: # 2020.04.23 10:04:38 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.04.23 10:04:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2020.04.23 10:04:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.04.23 10:04:39 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.04.23 10:04:39 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2020.04.23 10:04:39 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.04.23 10:04:39 (*)   Creating all objects for CPU
Info: cpu: # 2020.04.23 10:04:39 (*)     Testbench
Info: cpu: # 2020.04.23 10:04:39 (*)     Instruction decoding
Info: cpu: # 2020.04.23 10:04:39 (*)       Instruction fields
Info: cpu: # 2020.04.23 10:04:39 (*)       Instruction decodes
Info: cpu: # 2020.04.23 10:04:39 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.04.23 10:04:39 (*)       Instruction controls
Info: cpu: # 2020.04.23 10:04:39 (*)     Pipeline frontend
Info: cpu: # 2020.04.23 10:04:39 (*)     Pipeline backend
Info: cpu: # 2020.04.23 10:04:42 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.04.23 10:04:44 (*)   Creating encrypted RTL
Info: cpu: # 2020.04.23 10:04:44 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'NIOSII_NIOS2_cpu'
Info: cpu: "NIOS2" instantiated altera_nios2_gen2_unit "cpu"
Info: i_tse_mac: "TSE" instantiated altera_eth_tse_mac "i_tse_mac"
Info: sys_pll: "clocks" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "clocks" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: NIOS2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS2_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: NIOS2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS2_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: router_027: "mm_interconnect_0" instantiated altera_merlin_router "router_027"
Info: router_028: "mm_interconnect_0" instantiated altera_merlin_router "router_028"
Info: router_029: "mm_interconnect_0" instantiated altera_merlin_router "router_029"
Info: NIOS2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "NIOS2_data_master_limiter"
Info: Reusing file C:/Users/tucke/OneDrive/Desktop/ECE178/FIREWALL/NIOSII/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_006"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/tucke/OneDrive/Desktop/ECE178/FIREWALL/NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_019: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_019"
Info: Reusing file C:/Users/tucke/OneDrive/Desktop/ECE178/FIREWALL/NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_021: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_021"
Info: Reusing file C:/Users/tucke/OneDrive/Desktop/ECE178/FIREWALL/NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_demux_019: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_019"
Info: rsp_demux_021: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_021"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/tucke/OneDrive/Desktop/ECE178/FIREWALL/NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/tucke/OneDrive/Desktop/ECE178/FIREWALL/NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_006"
Info: Reusing file C:/Users/tucke/OneDrive/Desktop/ECE178/FIREWALL/NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: NIOSII: Done "NIOSII" with 57 modules, 194 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
