/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [18:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_37z;
  wire [6:0] celloutsig_0_39z;
  reg [12:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_42z;
  wire [10:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  reg [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [6:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(in_data[138] ? celloutsig_1_0z : in_data[140]);
  assign celloutsig_1_18z = !(celloutsig_1_8z[4] ? celloutsig_1_3z : celloutsig_1_15z);
  assign celloutsig_0_12z = !(celloutsig_0_11z ? celloutsig_0_7z[15] : celloutsig_0_5z[8]);
  assign celloutsig_1_17z = ~celloutsig_1_5z;
  assign celloutsig_0_19z = ~celloutsig_0_17z[0];
  assign celloutsig_0_26z = ~celloutsig_0_13z[13];
  assign celloutsig_0_30z = celloutsig_0_23z[0] | celloutsig_0_29z;
  assign celloutsig_0_10z = celloutsig_0_7z[7] ^ celloutsig_0_8z[7];
  assign celloutsig_0_2z = celloutsig_0_1z ^ celloutsig_0_0z[3];
  assign celloutsig_1_9z = { celloutsig_1_8z[5:2], celloutsig_1_4z } + { celloutsig_1_8z[6:5], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_35z = celloutsig_0_23z[2:0] >= { celloutsig_0_9z[2], celloutsig_0_32z, celloutsig_0_15z };
  assign celloutsig_0_47z = { celloutsig_0_13z[15:6], celloutsig_0_0z, celloutsig_0_14z } >= { celloutsig_0_7z[8:1], celloutsig_0_42z };
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z } >= { in_data[187:176], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_25z = { celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_14z } >= celloutsig_0_0z[7:5];
  assign celloutsig_1_0z = ! in_data[127:123];
  assign celloutsig_1_5z = ! { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_19z = ! { in_data[104:102], celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_7z };
  assign celloutsig_0_15z = ! { in_data[42:22], celloutsig_0_1z };
  assign celloutsig_0_1z = ! celloutsig_0_0z[6:4];
  assign celloutsig_1_15z = { in_data[181:168], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_7z } != { in_data[99:98], celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_14z = celloutsig_0_5z != { celloutsig_0_0z[7:0], celloutsig_0_11z };
  assign celloutsig_0_29z = { celloutsig_0_13z[11], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_14z } != { celloutsig_0_9z[4:1], celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_3z };
  assign celloutsig_0_39z = ~ { celloutsig_0_27z[3:1], celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_33z, celloutsig_0_11z };
  assign celloutsig_0_42z = ~ { celloutsig_0_12z, celloutsig_0_37z, celloutsig_0_33z, celloutsig_0_30z };
  assign celloutsig_0_8z = ~ celloutsig_0_3z[7:0];
  assign celloutsig_1_3z = & { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[157:154] };
  assign celloutsig_1_4z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[145:139] };
  assign celloutsig_1_7z = & { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[145:139] };
  assign celloutsig_1_14z = & { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[178:169], in_data[145:139] };
  assign celloutsig_0_16z = & { celloutsig_0_3z[12:3], celloutsig_0_1z };
  assign celloutsig_0_24z = & celloutsig_0_5z[5:0];
  assign celloutsig_0_4z = | celloutsig_0_0z;
  assign celloutsig_1_2z = | { celloutsig_1_1z, celloutsig_1_0z, in_data[137:134] };
  assign celloutsig_0_11z = | in_data[88:76];
  assign celloutsig_0_21z = | { celloutsig_0_19z, celloutsig_0_13z[13:8], celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_33z = | { celloutsig_0_27z[1], celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_0_20z = ^ { celloutsig_0_5z[7:0], celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_46z = { celloutsig_0_22z[18:16], celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_35z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_33z } >> { celloutsig_0_0z[7:6], celloutsig_0_20z, celloutsig_0_39z, celloutsig_0_11z };
  assign celloutsig_0_22z = { celloutsig_0_7z[17:5], celloutsig_0_9z } >> { celloutsig_0_3z[10:0], celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_0z[6:3], celloutsig_0_15z, celloutsig_0_11z } >> { celloutsig_0_6z[2:0], celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_27z = { celloutsig_0_23z[3:1], celloutsig_0_4z } >> { celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_6z = { celloutsig_0_0z[3:0], celloutsig_0_4z, celloutsig_0_2z } << celloutsig_0_3z[11:6];
  assign celloutsig_1_8z = { in_data[105:100], celloutsig_1_1z } >> { in_data[110], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_5z = celloutsig_0_0z >> celloutsig_0_3z[9:1];
  assign celloutsig_0_17z = { celloutsig_0_8z[3:2], celloutsig_0_4z } >>> celloutsig_0_0z[8:6];
  assign celloutsig_0_37z = in_data[11:3] - { in_data[57:53], celloutsig_0_21z, celloutsig_0_17z };
  assign celloutsig_1_6z = { in_data[131:122], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } - in_data[118:102];
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_0z } - { celloutsig_0_3z[6:5], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_5z[7:2], celloutsig_0_0z, celloutsig_0_4z } - { in_data[44:35], celloutsig_0_9z };
  assign celloutsig_0_18z = ~((celloutsig_0_0z[4] & celloutsig_0_14z) | celloutsig_0_9z[1]);
  assign celloutsig_0_32z = ~((celloutsig_0_3z[1] & celloutsig_0_23z[4]) | celloutsig_0_25z);
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_0z = in_data[32:24];
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 13'h0000;
    else if (celloutsig_1_18z) celloutsig_0_3z = { in_data[29:18], celloutsig_0_2z };
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 7'h00;
    else if (!clkin_data[0]) celloutsig_1_11z = { in_data[109:106], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_9z = celloutsig_0_7z[15:10];
  assign { out_data[128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
