 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group core_clk
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_fe_top
Version: M-2016.12-SP5-3
Date   : Sat Mar 16 18:39:19 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 39.09%

  Startpoint: icache_1/eaddr_tv_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3804     0.3804
  icache_1/eaddr_tv_r_reg_2_/CLK (DFFX1)                          0.1735    0.0000     0.3804 r
  icache_1/eaddr_tv_r_reg_2_/Q (DFFX1)                            0.0462    0.1929     0.5733 r
  icache_1/icache_pc_gen_data_o[2] (net)        1       7.4115              0.0000     0.5733 r
  icache_1/icache_pc_gen_data_o[2] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5733 r
  icache_pc_gen[2] (net)                                7.4115              0.0000     0.5733 r
  icc_place63/INP (NBUFFX2)                                       0.0462   -0.0047 &   0.5685 r
  icc_place63/Z (NBUFFX2)                                         0.0493    0.0676     0.6361 r
  n1122 (net)                                   3      21.1993              0.0000     0.6361 r
  bp_fe_pc_gen_1/IN7 (bp_fe_pc_gen_22_22_64_9_5_22_32_10_80000124_1_0)      0.0000     0.6361 r
  bp_fe_pc_gen_1/IN7 (net)                             21.1993              0.0000     0.6361 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/IN2 (bp_fe_branch_predictor_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_0)   0.0000   0.6361 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/IN2 (net)  21.1993             0.0000     0.6361 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/IN9 (bp_fe_btb_bp_fe_pc_gen_btb_idx_width_lp9_eaddr_width_p64_0)   0.0000   0.6361 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/IN9 (net)  21.1993       0.0000     0.6361 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/r_addr_i[2] (bsg_mem_1r1w_64_512_9_1_0)   0.0000   0.6361 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/r_addr_i[2] (net)  21.1993   0.0000   0.6361 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/icc_place25/INP (INVX4)   0.0493   0.0001 &   0.6362 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/icc_place25/ZN (INVX4)   0.0379   0.0287   0.6649 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/n67 (net)     1  34.7701   0.0000   0.6649 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/icc_place24/INP (INVX4)   0.0379   0.0011 &   0.6660 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/icc_place24/ZN (INVX4)   0.0397   0.0252   0.6912 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/n66 (net)     1  31.7701   0.0000   0.6912 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/macro_mem/A1[2] (saed90_64x512_2P_ASYNC)   0.0397  -0.0126 &   0.6786 r d 
  data arrival time                                                                    0.6786

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  clock reconvergence pessimism                                             0.0000     0.4723
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/macro_mem/CE1 (saed90_64x512_2P_ASYNC)   0.0000   0.4723 r
  library hold time                                                         0.0500     0.5223
  data required time                                                                   0.5223
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5223
  data arrival time                                                                   -0.6786
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1563


  Startpoint: icache_1/eaddr_tv_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3804     0.3804
  icache_1/eaddr_tv_r_reg_2_/CLK (DFFX1)                          0.1735    0.0000     0.3804 r
  icache_1/eaddr_tv_r_reg_2_/Q (DFFX1)                            0.0411    0.2098     0.5902 f
  icache_1/icache_pc_gen_data_o[2] (net)        1       7.2915              0.0000     0.5902 f
  icache_1/icache_pc_gen_data_o[2] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5902 f
  icache_pc_gen[2] (net)                                7.2915              0.0000     0.5902 f
  icc_place63/INP (NBUFFX2)                                       0.0411   -0.0043 &   0.5859 f
  icc_place63/Z (NBUFFX2)                                         0.0438    0.0639     0.6498 f
  n1122 (net)                                   3      19.9233              0.0000     0.6498 f
  bp_fe_pc_gen_1/IN7 (bp_fe_pc_gen_22_22_64_9_5_22_32_10_80000124_1_0)      0.0000     0.6498 f
  bp_fe_pc_gen_1/IN7 (net)                             19.9233              0.0000     0.6498 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/IN2 (bp_fe_branch_predictor_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_0)   0.0000   0.6498 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/IN2 (net)  19.9233             0.0000     0.6498 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/IN9 (bp_fe_btb_bp_fe_pc_gen_btb_idx_width_lp9_eaddr_width_p64_0)   0.0000   0.6498 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/IN9 (net)  19.9233       0.0000     0.6498 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/r_addr_i[2] (bsg_mem_1r1w_64_512_9_1_0)   0.0000   0.6498 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/r_addr_i[2] (net)  19.9233   0.0000   0.6498 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/icc_place25/INP (INVX4)   0.0438   0.0001 &   0.6499 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/icc_place25/ZN (INVX4)   0.0440   0.0276   0.6774 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/n67 (net)     1  35.4935   0.0000   0.6774 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/icc_place24/INP (INVX4)   0.0440   0.0011 &   0.6785 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/icc_place24/ZN (INVX4)   0.0347   0.0267   0.7052 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/n66 (net)     1  31.7701   0.0000   0.7052 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/macro_mem/A1[2] (saed90_64x512_2P_ASYNC)   0.0347  -0.0111 &   0.6941 f d 
  data arrival time                                                                    0.6941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  clock reconvergence pessimism                                             0.0000     0.4723
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/macro_mem/CE1 (saed90_64x512_2P_ASYNC)   0.0000   0.4723 r
  library hold time                                                         0.0500     0.5223
  data required time                                                                   0.5223
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5223
  data arrival time                                                                   -0.6941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1718


  Startpoint: itlb_1/ppn_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3230     0.3230
  itlb_1/ppn_reg_7_/CLK (DFFX1)                                   0.1969    0.0000     0.3230 r
  itlb_1/ppn_reg_7_/Q (DFFX1)                                     0.0719    0.2320     0.5550 f
  itlb_1/itlb_icache_o[7] (net)                 1      20.9462              0.0000     0.5550 f
  itlb_1/itlb_icache_o[7] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5550 f
  itlb_icache[7] (net)                                 20.9462              0.0000     0.5550 f
  icache_1/itlb_icache_data_resp_i[7] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5550 f
  icache_1/itlb_icache_data_resp_i[7] (net)            20.9462              0.0000     0.5550 f
  icache_1/U279/IN2 (AO22X1)                                      0.0719   -0.0179 &   0.5371 f
  icache_1/U279/Q (AO22X1)                                        0.0384    0.0893     0.6264 f
  icache_1/n2197 (net)                          1       4.4173              0.0000     0.6264 f
  icache_1/addr_tv_r_reg_17_/D (DFFX2)                            0.0384    0.0001 &   0.6265 f
  data arrival time                                                                    0.6265

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0304     0.4068
  icache_1/addr_tv_r_reg_17_/CLK (DFFX2)                                    0.0000     0.4068 r
  library hold time                                                         0.0170     0.4237
  data required time                                                                   0.4237
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4237
  data arrival time                                                                   -0.6265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: itlb_1/ppn_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3224     0.3224
  itlb_1/ppn_reg_0_/CLK (DFFX1)                                   0.1969    0.0000     0.3224 r
  itlb_1/ppn_reg_0_/Q (DFFX1)                                     0.0697    0.2307     0.5530 f
  itlb_1/itlb_icache_o[0] (net)                 1      20.0040              0.0000     0.5530 f
  itlb_1/itlb_icache_o[0] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5530 f
  itlb_icache[0] (net)                                 20.0040              0.0000     0.5530 f
  icache_1/itlb_icache_data_resp_i[0] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5530 f
  icache_1/itlb_icache_data_resp_i[0] (net)            20.0040              0.0000     0.5530 f
  icache_1/U287/IN2 (AO22X1)                                      0.0697   -0.0013 &   0.5517 f
  icache_1/U287/Q (AO22X1)                                        0.0388    0.0893     0.6410 f
  icache_1/n2176 (net)                          1       4.5571              0.0000     0.6410 f
  icache_1/addr_tv_r_reg_10_/D (DFFX1)                            0.0388   -0.0020 &   0.6390 f
  data arrival time                                                                    0.6390

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4369     0.4369
  clock reconvergence pessimism                                            -0.0304     0.4065
  icache_1/addr_tv_r_reg_10_/CLK (DFFX1)                                    0.0000     0.4065 r
  library hold time                                                         0.0173     0.4238
  data required time                                                                   0.4238
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4238
  data arrival time                                                                   -0.6390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2152


  Startpoint: itlb_1/ppn_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  itlb_1/ppn_reg_2_/CLK (DFFX1)                                   0.1969    0.0000     0.3238 r
  itlb_1/ppn_reg_2_/Q (DFFX1)                                     0.0870    0.2387 @   0.5625 f
  itlb_1/itlb_icache_o[2] (net)                 1      26.1504              0.0000     0.5625 f
  itlb_1/itlb_icache_o[2] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5625 f
  itlb_icache[2] (net)                                 26.1504              0.0000     0.5625 f
  icache_1/itlb_icache_data_resp_i[2] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5625 f
  icache_1/itlb_icache_data_resp_i[2] (net)            26.1504              0.0000     0.5625 f
  icache_1/U285/IN2 (AO22X2)                                      0.0871   -0.0239 @   0.5386 f
  icache_1/U285/Q (AO22X2)                                        0.0399    0.1036     0.6422 f
  icache_1/n2182 (net)                          1       3.1297              0.0000     0.6422 f
  icache_1/addr_tv_r_reg_12_/D (DFFX2)                            0.0399    0.0000 &   0.6423 f
  data arrival time                                                                    0.6423

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0304     0.4068
  icache_1/addr_tv_r_reg_12_/CLK (DFFX2)                                    0.0000     0.4068 r
  library hold time                                                         0.0166     0.4233
  data required time                                                                   0.4233
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4233
  data arrival time                                                                   -0.6423
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2189


  Startpoint: itlb_1/ppn_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3233     0.3233
  itlb_1/ppn_reg_11_/CLK (DFFX1)                                  0.1969    0.0000     0.3233 r
  itlb_1/ppn_reg_11_/Q (DFFX1)                                    0.0708    0.2313     0.5546 f
  itlb_1/itlb_icache_o[11] (net)                1      20.4678              0.0000     0.5546 f
  itlb_1/itlb_icache_o[11] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5546 f
  itlb_icache[11] (net)                                20.4678              0.0000     0.5546 f
  icache_1/itlb_icache_data_resp_i[11] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5546 f
  icache_1/itlb_icache_data_resp_i[11] (net)           20.4678              0.0000     0.5546 f
  icache_1/U275/IN2 (AO22X1)                                      0.0708   -0.0003 &   0.5543 f
  icache_1/U275/Q (AO22X1)                                        0.0395    0.0900     0.6443 f
  icache_1/n2209 (net)                          1       4.7836              0.0000     0.6443 f
  icache_1/addr_tv_r_reg_21_/D (DFFX1)                            0.0395   -0.0008 &   0.6435 f
  data arrival time                                                                    0.6435

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4365     0.4365
  clock reconvergence pessimism                                            -0.0304     0.4062
  icache_1/addr_tv_r_reg_21_/CLK (DFFX1)                                    0.0000     0.4062 r
  library hold time                                                         0.0171     0.4233
  data required time                                                                   0.4233
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4233
  data arrival time                                                                   -0.6435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2202


  Startpoint: itlb_1/ppn_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3239     0.3239
  itlb_1/ppn_reg_4_/CLK (DFFX1)                                   0.1969    0.0000     0.3239 r
  itlb_1/ppn_reg_4_/Q (DFFX1)                                     0.0742    0.2338 @   0.5576 f
  itlb_1/itlb_icache_o[4] (net)                 1      22.5343              0.0000     0.5576 f
  itlb_1/itlb_icache_o[4] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5576 f
  itlb_icache[4] (net)                                 22.5343              0.0000     0.5576 f
  icache_1/itlb_icache_data_resp_i[4] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5576 f
  icache_1/itlb_icache_data_resp_i[4] (net)            22.5343              0.0000     0.5576 f
  icache_1/U283/IN2 (AO22X1)                                      0.0743   -0.0009 @   0.5568 f
  icache_1/U283/Q (AO22X1)                                        0.0388    0.0901     0.6469 f
  icache_1/n2188 (net)                          1       4.5850              0.0000     0.6469 f
  icache_1/addr_tv_r_reg_14_/D (DFFX1)                            0.0388    0.0001 &   0.6470 f
  data arrival time                                                                    0.6470

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0304     0.4068
  icache_1/addr_tv_r_reg_14_/CLK (DFFX1)                                    0.0000     0.4068 r
  library hold time                                                         0.0173     0.4240
  data required time                                                                   0.4240
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4240
  data arrival time                                                                   -0.6470
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2229


  Startpoint: itlb_1/ppn_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3234     0.3234
  itlb_1/ppn_reg_9_/CLK (DFFX1)                                   0.1969    0.0000     0.3234 r
  itlb_1/ppn_reg_9_/Q (DFFX1)                                     0.0943    0.2421 @   0.5655 f
  itlb_1/itlb_icache_o[9] (net)                 1      28.8839              0.0000     0.5655 f
  itlb_1/itlb_icache_o[9] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5655 f
  itlb_icache[9] (net)                                 28.8839              0.0000     0.5655 f
  icache_1/itlb_icache_data_resp_i[9] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5655 f
  icache_1/itlb_icache_data_resp_i[9] (net)            28.8839              0.0000     0.5655 f
  icache_1/U277/IN2 (AO22X1)                                      0.0945   -0.0060 @   0.5594 f
  icache_1/U277/Q (AO22X1)                                        0.0375    0.0921     0.6515 f
  icache_1/n2203 (net)                          1       4.0863              0.0000     0.6515 f
  icache_1/addr_tv_r_reg_19_/D (DFFX2)                            0.0375   -0.0030 &   0.6486 f
  data arrival time                                                                    0.6486

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4370     0.4370
  clock reconvergence pessimism                                            -0.0304     0.4067
  icache_1/addr_tv_r_reg_19_/CLK (DFFX2)                                    0.0000     0.4067 r
  library hold time                                                         0.0172     0.4239
  data required time                                                                   0.4239
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4239
  data arrival time                                                                   -0.6486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2247


  Startpoint: icache_1/eaddr_tl_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3294     0.3294
  icache_1/eaddr_tl_r_reg_9_/CLK (DFFX1)                          0.1969    0.0000     0.3294 r
  icache_1/eaddr_tl_r_reg_9_/Q (DFFX1)                            0.0352    0.2071     0.5365 f
  icache_1/eaddr_tl_r[9] (net)                  2       4.7778              0.0000     0.5365 f
  icache_1/U155/IN2 (AO22X1)                                      0.0352    0.0000 &   0.5365 f
  icache_1/U155/Q (AO22X1)                                        0.0382    0.0811     0.6176 f
  icache_1/n220 (net)                           1       3.5866              0.0000     0.6176 f
  icache_1/eaddr_tv_r_reg_9_/D (DFFX1)                            0.0382    0.0000 &   0.6176 f
  data arrival time                                                                    0.6176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                            -0.0438     0.3738
  icache_1/eaddr_tv_r_reg_9_/CLK (DFFX1)                                    0.0000     0.3738 r
  library hold time                                                         0.0174     0.3911
  data required time                                                                   0.3911
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3911
  data arrival time                                                                   -0.6176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2265


  Startpoint: icache_1/vaddr_tl_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3286     0.3286
  icache_1/vaddr_tl_r_reg_3_/CLK (DFFX1)                          0.1969    0.0000     0.3286 r
  icache_1/vaddr_tl_r_reg_3_/Q (DFFX1)                            0.0367    0.2083     0.5369 f
  icache_1/vaddr_tl_r[3] (net)                  2       5.4155              0.0000     0.5369 f
  icache_1/U298/IN2 (AO22X1)                                      0.0367    0.0000 &   0.5369 f
  icache_1/U298/Q (AO22X1)                                        0.0373    0.0806     0.6176 f
  icache_1/n124 (net)                           1       3.2757              0.0000     0.6176 f
  icache_1/addr_tv_r_reg_3_/D (DFFX1)                             0.0373    0.0000 &   0.6176 f
  data arrival time                                                                    0.6176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  clock reconvergence pessimism                                            -0.0438     0.3727
  icache_1/addr_tv_r_reg_3_/CLK (DFFX1)                                     0.0000     0.3727 r
  library hold time                                                         0.0176     0.3903
  data required time                                                                   0.3903
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3903
  data arrival time                                                                   -0.6176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2273


  Startpoint: icache_1/eaddr_tl_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3282     0.3282
  icache_1/eaddr_tl_r_reg_6_/CLK (DFFX1)                          0.1969    0.0000     0.3282 r
  icache_1/eaddr_tl_r_reg_6_/Q (DFFX1)                            0.0383    0.2096     0.5378 f
  icache_1/eaddr_tl_r[6] (net)                  2       6.1376              0.0000     0.5378 f
  icache_1/U149/IN2 (AO22X1)                                      0.0383    0.0000 &   0.5379 f
  icache_1/U149/Q (AO22X1)                                        0.0362    0.0801     0.6179 f
  icache_1/n202 (net)                           1       2.9086              0.0000     0.6179 f
  icache_1/eaddr_tv_r_reg_6_/D (DFFX1)                            0.0362    0.0000 &   0.6180 f
  data arrival time                                                                    0.6180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4157     0.4157
  clock reconvergence pessimism                                            -0.0438     0.3719
  icache_1/eaddr_tv_r_reg_6_/CLK (DFFX1)                                    0.0000     0.3719 r
  library hold time                                                         0.0178     0.3898
  data required time                                                                   0.3898
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3898
  data arrival time                                                                   -0.6180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2282


  Startpoint: itlb_1/ppn_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3230     0.3230
  itlb_1/ppn_reg_7_/CLK (DFFX1)                                   0.1969    0.0000     0.3230 r
  itlb_1/ppn_reg_7_/Q (DFFX1)                                     0.0819    0.2139     0.5369 r
  itlb_1/itlb_icache_o[7] (net)                 1      20.9760              0.0000     0.5369 r
  itlb_1/itlb_icache_o[7] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5369 r
  itlb_icache[7] (net)                                 20.9760              0.0000     0.5369 r
  icache_1/itlb_icache_data_resp_i[7] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5369 r
  icache_1/itlb_icache_data_resp_i[7] (net)            20.9760              0.0000     0.5369 r
  icache_1/U279/IN2 (AO22X1)                                      0.0819   -0.0197 &   0.5172 r
  icache_1/U279/Q (AO22X1)                                        0.0388    0.0901     0.6073 r
  icache_1/n2197 (net)                          1       4.4690              0.0000     0.6073 r
  icache_1/addr_tv_r_reg_17_/D (DFFX2)                            0.0388    0.0001 &   0.6074 r
  data arrival time                                                                    0.6074

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0304     0.4068
  icache_1/addr_tv_r_reg_17_/CLK (DFFX2)                                    0.0000     0.4068 r
  library hold time                                                        -0.0283     0.3784
  data required time                                                                   0.3784
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3784
  data arrival time                                                                   -0.6074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2290


  Startpoint: itlb_1/ppn_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  itlb_1/ppn_reg_10_/CLK (DFFX1)                                  0.1969    0.0000     0.3227 r
  itlb_1/ppn_reg_10_/Q (DFFX1)                                    0.0914    0.2405 @   0.5632 f
  itlb_1/itlb_icache_o[10] (net)                1      27.6728              0.0000     0.5632 f
  itlb_1/itlb_icache_o[10] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5632 f
  itlb_icache[10] (net)                                27.6728              0.0000     0.5632 f
  icache_1/itlb_icache_data_resp_i[10] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5632 f
  icache_1/itlb_icache_data_resp_i[10] (net)           27.6728              0.0000     0.5632 f
  icache_1/U276/IN2 (AO22X1)                                      0.0917    0.0026 @   0.5657 f
  icache_1/U276/Q (AO22X1)                                        0.0377    0.0919     0.6577 f
  icache_1/n2206 (net)                          1       4.1992              0.0000     0.6577 f
  icache_1/addr_tv_r_reg_20_/D (DFFX2)                            0.0377   -0.0044 &   0.6533 f
  data arrival time                                                                    0.6533

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0304     0.4067
  icache_1/addr_tv_r_reg_20_/CLK (DFFX2)                                    0.0000     0.4067 r
  library hold time                                                         0.0171     0.4238
  data required time                                                                   0.4238
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4238
  data arrival time                                                                   -0.6533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2294


  Startpoint: itlb_1/ppn_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3242     0.3242
  itlb_1/ppn_reg_8_/CLK (DFFX1)                                   0.1969    0.0000     0.3242 r
  itlb_1/ppn_reg_8_/Q (DFFX1)                                     0.0882    0.2391 @   0.5633 f
  itlb_1/itlb_icache_o[8] (net)                 1      26.5270              0.0000     0.5633 f
  itlb_1/itlb_icache_o[8] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5633 f
  itlb_icache[8] (net)                                 26.5270              0.0000     0.5633 f
  icache_1/itlb_icache_data_resp_i[8] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5633 f
  icache_1/itlb_icache_data_resp_i[8] (net)            26.5270              0.0000     0.5633 f
  icache_1/U278/IN2 (AO22X1)                                      0.0884    0.0021 @   0.5654 f
  icache_1/U278/Q (AO22X1)                                        0.0418    0.0946     0.6601 f
  icache_1/n2200 (net)                          1       5.6116              0.0000     0.6601 f
  icache_1/addr_tv_r_reg_18_/D (DFFX2)                            0.0418   -0.0059 &   0.6542 f
  data arrival time                                                                    0.6542

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0304     0.4067
  icache_1/addr_tv_r_reg_18_/CLK (DFFX2)                                    0.0000     0.4067 r
  library hold time                                                         0.0160     0.4228
  data required time                                                                   0.4228
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4228
  data arrival time                                                                   -0.6542
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2314


  Startpoint: icache_1/eaddr_tl_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3282     0.3282
  icache_1/eaddr_tl_r_reg_3_/CLK (DFFX1)                          0.1969    0.0000     0.3282 r
  icache_1/eaddr_tl_r_reg_3_/Q (DFFX1)                            0.0420    0.2126     0.5407 f
  icache_1/eaddr_tl_r[3] (net)                  2       7.7391              0.0000     0.5407 f
  icache_1/U139/IN2 (AO22X1)                                      0.0420    0.0001 &   0.5408 f
  icache_1/U139/Q (AO22X1)                                        0.0341    0.0805     0.6213 f
  icache_1/n184 (net)                           1       2.8256              0.0000     0.6213 f
  icache_1/eaddr_tv_r_reg_3_/D (DFFX1)                            0.0341    0.0000 &   0.6214 f
  data arrival time                                                                    0.6214

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4153     0.4153
  clock reconvergence pessimism                                            -0.0438     0.3715
  icache_1/eaddr_tv_r_reg_3_/CLK (DFFX1)                                    0.0000     0.3715 r
  library hold time                                                         0.0183     0.3899
  data required time                                                                   0.3899
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3899
  data arrival time                                                                   -0.6214
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2315


  Startpoint: icache_1/addr_tv_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/miss_addr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3286     0.3286
  icache_1/addr_tv_r_reg_0_/CLK (DFFX1)                           0.1969    0.0000     0.3286 r
  icache_1/addr_tv_r_reg_0_/Q (DFFX1)                             0.0451    0.2147     0.5433 f
  icache_1/addr_tv_r[0] (net)                   2       9.1121              0.0000     0.5433 f
  icache_1/lce/miss_addr_i[0] (bp_fe_lce_data_width_p64_lce_data_width_p512_lce_addr_width_p22_icache_sets_p16_ways_p8_icache_tag_width_p12_num_cce_p1_num_lce_p1_block_size_in_bytes_p8_0)   0.0000   0.5433 f
  icache_1/lce/miss_addr_i[0] (net)                     9.1121              0.0000     0.5433 f
  icache_1/lce/lce_req/miss_addr_i[0] (bp_fe_lce_req_data_width_p64_lce_addr_width_p22_num_cce_p1_num_lce_p1_icache_sets_p16_ways_p8_block_size_in_bytes_p8_0)   0.0000   0.5433 f
  icache_1/lce/lce_req/miss_addr_i[0] (net)             9.1121              0.0000     0.5433 f
  icache_1/lce/lce_req/U82/IN2 (AO22X1)                           0.0451    0.0002 &   0.5435 f
  icache_1/lce/lce_req/U82/Q (AO22X1)                             0.0336    0.0800     0.6234 f
  icache_1/lce/lce_req/n33 (net)                1       2.3436              0.0000     0.6234 f
  icache_1/lce/lce_req/miss_addr_r_reg_0_/D (DFFX1)               0.0336    0.0000 &   0.6234 f
  data arrival time                                                                    0.6234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                            -0.0438     0.3729
  icache_1/lce/lce_req/miss_addr_r_reg_0_/CLK (DFFX1)                       0.0000     0.3729 r
  library hold time                                                         0.0184     0.3913
  data required time                                                                   0.3913
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3913
  data arrival time                                                                   -0.6234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2321


  Startpoint: itlb_1/ppn_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3284     0.3284
  itlb_1/ppn_reg_3_/CLK (DFFX1)                                   0.1969    0.0000     0.3284 r
  itlb_1/ppn_reg_3_/Q (DFFX1)                                     0.0942    0.2421 @   0.5705 f
  itlb_1/itlb_icache_o[3] (net)                 1      28.8695              0.0000     0.5705 f
  itlb_1/itlb_icache_o[3] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5705 f
  itlb_icache[3] (net)                                 28.8695              0.0000     0.5705 f
  icache_1/itlb_icache_data_resp_i[3] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5705 f
  icache_1/itlb_icache_data_resp_i[3] (net)            28.8695              0.0000     0.5705 f
  icache_1/U284/IN2 (AO22X1)                                      0.0944   -0.0199 @   0.5506 f
  icache_1/U284/Q (AO22X1)                                        0.0507    0.1024     0.6530 f
  icache_1/n2185 (net)                          1       8.8181              0.0000     0.6530 f
  icache_1/addr_tv_r_reg_13_/D (DFFX1)                            0.0507    0.0003 &   0.6533 f
  data arrival time                                                                    0.6533

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4363     0.4363
  clock reconvergence pessimism                                            -0.0304     0.4059
  icache_1/addr_tv_r_reg_13_/CLK (DFFX1)                                    0.0000     0.4059 r
  library hold time                                                         0.0146     0.4205
  data required time                                                                   0.4205
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4205
  data arrival time                                                                   -0.6533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2328


  Startpoint: icache_1/addr_tv_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3908     0.3908
  icache_1/addr_tv_r_reg_20_/CLK (DFFX2)                          0.1969    0.0000     0.3908 r
  icache_1/addr_tv_r_reg_20_/QN (DFFX2)                           0.0572    0.1630     0.5539 r
  icache_1/n161 (net)                           1      10.0265              0.0000     0.5539 r
  icache_1/dp_ipo108/INP (INVX2)                                  0.0572    0.0002 &   0.5541 r
  icache_1/dp_ipo108/ZN (INVX2)                                   0.0347    0.0260     0.5800 f
  icache_1/n162 (net)                           4      11.8619              0.0000     0.5800 f
  icache_1/U276/IN4 (AO22X1)                                      0.0347    0.0000 &   0.5801 f
  icache_1/U276/Q (AO22X1)                                        0.0377    0.0716     0.6517 f
  icache_1/n2206 (net)                          1       4.1992              0.0000     0.6517 f
  icache_1/addr_tv_r_reg_20_/D (DFFX2)                            0.0377   -0.0044 &   0.6474 f
  data arrival time                                                                    0.6474

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0429     0.3942
  icache_1/addr_tv_r_reg_20_/CLK (DFFX2)                                    0.0000     0.3942 r
  library hold time                                                         0.0171     0.4113
  data required time                                                                   0.4113
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4113
  data arrival time                                                                   -0.6474
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2360


  Startpoint: icache_1/vaddr_tl_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3292     0.3292
  icache_1/vaddr_tl_r_reg_0_/CLK (DFFX1)                          0.1969    0.0000     0.3292 r
  icache_1/vaddr_tl_r_reg_0_/Q (DFFX1)                            0.0502    0.2181     0.5474 f
  icache_1/vaddr_tl_r[0] (net)                  2      11.3685              0.0000     0.5474 f
  icache_1/U300/IN2 (AO22X1)                                      0.0502    0.0003 &   0.5476 f
  icache_1/U300/Q (AO22X1)                                        0.0334    0.0815     0.6292 f
  icache_1/n550 (net)                           1       2.6245              0.0000     0.6292 f
  icache_1/addr_tv_r_reg_0_/D (DFFX1)                             0.0334   -0.0015 &   0.6277 f
  data arrival time                                                                    0.6277

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  clock reconvergence pessimism                                            -0.0438     0.3727
  icache_1/addr_tv_r_reg_0_/CLK (DFFX1)                                     0.0000     0.3727 r
  library hold time                                                         0.0185     0.3912
  data required time                                                                   0.3912
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3912
  data arrival time                                                                   -0.6277
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2365


  Startpoint: icache_1/addr_tv_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/miss_addr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3269     0.3269
  icache_1/addr_tv_r_reg_1_/CLK (DFFX1)                           0.1969    0.0000     0.3269 r
  icache_1/addr_tv_r_reg_1_/Q (DFFX1)                             0.0946    0.2431 @   0.5700 f
  icache_1/addr_tv_r[1] (net)                   2      29.4533              0.0000     0.5700 f
  icache_1/lce/miss_addr_i[1] (bp_fe_lce_data_width_p64_lce_data_width_p512_lce_addr_width_p22_icache_sets_p16_ways_p8_icache_tag_width_p12_num_cce_p1_num_lce_p1_block_size_in_bytes_p8_0)   0.0000   0.5700 f
  icache_1/lce/miss_addr_i[1] (net)                    29.4533              0.0000     0.5700 f
  icache_1/lce/lce_req/miss_addr_i[1] (bp_fe_lce_req_data_width_p64_lce_addr_width_p22_num_cce_p1_num_lce_p1_icache_sets_p16_ways_p8_block_size_in_bytes_p8_0)   0.0000   0.5700 f
  icache_1/lce/lce_req/miss_addr_i[1] (net)            29.4533              0.0000     0.5700 f
  icache_1/lce/lce_req/U81/IN2 (AO22X1)                           0.0947    0.0011 @   0.5710 f
  icache_1/lce/lce_req/U81/Q (AO22X1)                             0.0390    0.0904     0.6615 f
  icache_1/lce/lce_req/n35 (net)                1       3.3529              0.0000     0.6615 f
  icache_1/lce/lce_req/miss_addr_r_reg_1_/D (DFFX1)               0.0390    0.0000 &   0.6615 f
  data arrival time                                                                    0.6615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4368     0.4368
  clock reconvergence pessimism                                            -0.0304     0.4064
  icache_1/lce/lce_req/miss_addr_r_reg_1_/CLK (DFFX1)                       0.0000     0.4064 r
  library hold time                                                         0.0172     0.4236
  data required time                                                                   0.4236
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4236
  data arrival time                                                                   -0.6615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2379


  Startpoint: itlb_1/ppn_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3285     0.3285
  itlb_1/ppn_reg_6_/CLK (DFFX1)                                   0.1969    0.0000     0.3285 r
  itlb_1/ppn_reg_6_/Q (DFFX1)                                     0.1073    0.2485 @   0.5770 f
  itlb_1/itlb_icache_o[6] (net)                 1      33.9800              0.0000     0.5770 f
  itlb_1/itlb_icache_o[6] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5770 f
  itlb_icache[6] (net)                                 33.9800              0.0000     0.5770 f
  icache_1/itlb_icache_data_resp_i[6] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5770 f
  icache_1/itlb_icache_data_resp_i[6] (net)            33.9800              0.0000     0.5770 f
  icache_1/U280/IN2 (AO22X1)                                      0.1077   -0.0180 @   0.5590 f
  icache_1/U280/Q (AO22X1)                                        0.0479    0.1025     0.6615 f
  icache_1/n2194 (net)                          1       7.7755              0.0000     0.6615 f
  icache_1/addr_tv_r_reg_16_/D (DFFX1)                            0.0479    0.0002 &   0.6617 f
  data arrival time                                                                    0.6617

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4364     0.4364
  clock reconvergence pessimism                                            -0.0304     0.4061
  icache_1/addr_tv_r_reg_16_/CLK (DFFX1)                                    0.0000     0.4061 r
  library hold time                                                         0.0152     0.4213
  data required time                                                                   0.4213
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4213
  data arrival time                                                                   -0.6617
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2405


  Startpoint: icache_1/eaddr_tl_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3290     0.3290
  icache_1/eaddr_tl_r_reg_0_/CLK (DFFX1)                          0.1969    0.0000     0.3290 r
  icache_1/eaddr_tl_r_reg_0_/Q (DFFX1)                            0.0533    0.2202     0.5492 f
  icache_1/eaddr_tl_r[0] (net)                  2      12.7362              0.0000     0.5492 f
  icache_1/U128/IN2 (AO22X1)                                      0.0533   -0.0024 &   0.5468 f
  icache_1/U128/Q (AO22X1)                                        0.0356    0.0832     0.6299 f
  icache_1/n166 (net)                           1       3.1008              0.0000     0.6299 f
  icache_1/eaddr_tv_r_reg_0_/D (DFFX1)                            0.0356    0.0000 &   0.6300 f
  data arrival time                                                                    0.6300

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4153     0.4153
  clock reconvergence pessimism                                            -0.0438     0.3715
  icache_1/eaddr_tv_r_reg_0_/CLK (DFFX1)                                    0.0000     0.3715 r
  library hold time                                                         0.0180     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.6300
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2405


  Startpoint: itlb_1/ppn_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  itlb_1/ppn_reg_2_/CLK (DFFX1)                                   0.1969    0.0000     0.3238 r
  itlb_1/ppn_reg_2_/Q (DFFX1)                                     0.0993    0.2204 @   0.5443 r
  itlb_1/itlb_icache_o[2] (net)                 1      26.2668              0.0000     0.5443 r
  itlb_1/itlb_icache_o[2] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5443 r
  itlb_icache[2] (net)                                 26.2668              0.0000     0.5443 r
  icache_1/itlb_icache_data_resp_i[2] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5443 r
  icache_1/itlb_icache_data_resp_i[2] (net)            26.2668              0.0000     0.5443 r
  icache_1/U285/IN2 (AO22X2)                                      0.0994   -0.0264 @   0.5178 r
  icache_1/U285/Q (AO22X2)                                        0.0384    0.1024     0.6203 r
  icache_1/n2182 (net)                          1       3.1814              0.0000     0.6203 r
  icache_1/addr_tv_r_reg_12_/D (DFFX2)                            0.0384    0.0000 &   0.6203 r
  data arrival time                                                                    0.6203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0304     0.4068
  icache_1/addr_tv_r_reg_12_/CLK (DFFX2)                                    0.0000     0.4068 r
  library hold time                                                        -0.0282     0.3785
  data required time                                                                   0.3785
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3785
  data arrival time                                                                   -0.6203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2418


  Startpoint: itlb_1/ppn_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3285     0.3285
  itlb_1/ppn_reg_5_/CLK (DFFX1)                                   0.1969    0.0000     0.3285 r
  itlb_1/ppn_reg_5_/Q (DFFX1)                                     0.1090    0.2506 @   0.5790 f
  itlb_1/itlb_icache_o[5] (net)                 1      35.3430              0.0000     0.5790 f
  itlb_1/itlb_icache_o[5] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5790 f
  itlb_icache[5] (net)                                 35.3430              0.0000     0.5790 f
  icache_1/itlb_icache_data_resp_i[5] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5790 f
  icache_1/itlb_icache_data_resp_i[5] (net)            35.3430              0.0000     0.5790 f
  icache_1/U282/IN2 (AO22X1)                                      0.1090   -0.0172 @   0.5619 f
  icache_1/U282/Q (AO22X1)                                        0.0466    0.1018     0.6637 f
  icache_1/n2191 (net)                          1       7.3232              0.0000     0.6637 f
  icache_1/addr_tv_r_reg_15_/D (DFFX1)                            0.0466    0.0002 &   0.6639 f
  data arrival time                                                                    0.6639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4369     0.4369
  clock reconvergence pessimism                                            -0.0304     0.4065
  icache_1/addr_tv_r_reg_15_/CLK (DFFX1)                                    0.0000     0.4065 r
  library hold time                                                         0.0155     0.4220
  data required time                                                                   0.4220
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4220
  data arrival time                                                                   -0.6639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2419


  Startpoint: itlb_1/ppn_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3224     0.3224
  itlb_1/ppn_reg_0_/CLK (DFFX1)                                   0.1969    0.0000     0.3224 r
  itlb_1/ppn_reg_0_/Q (DFFX1)                                     0.0794    0.2126     0.5350 r
  itlb_1/itlb_icache_o[0] (net)                 1      20.0337              0.0000     0.5350 r
  itlb_1/itlb_icache_o[0] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5350 r
  itlb_icache[0] (net)                                 20.0337              0.0000     0.5350 r
  icache_1/itlb_icache_data_resp_i[0] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5350 r
  icache_1/itlb_icache_data_resp_i[0] (net)            20.0337              0.0000     0.5350 r
  icache_1/U287/IN2 (AO22X1)                                      0.0794   -0.0016 &   0.5333 r
  icache_1/U287/Q (AO22X1)                                        0.0396    0.0903     0.6236 r
  icache_1/n2176 (net)                          1       4.7295              0.0000     0.6236 r
  icache_1/addr_tv_r_reg_10_/D (DFFX1)                            0.0396   -0.0017 &   0.6219 r
  data arrival time                                                                    0.6219

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4369     0.4369
  clock reconvergence pessimism                                            -0.0304     0.4065
  icache_1/addr_tv_r_reg_10_/CLK (DFFX1)                                    0.0000     0.4065 r
  library hold time                                                        -0.0275     0.3790
  data required time                                                                   0.3790
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3790
  data arrival time                                                                   -0.6219
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2428


  Startpoint: bp_fe_pc_gen_1/pc_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  bp_fe_pc_gen_1/pc_reg_33_/CLK (DFFX1)                           0.1188    0.0000     0.3674 r
  bp_fe_pc_gen_1/pc_reg_33_/Q (DFFX1)                             0.0870    0.2340     0.6014 f
  bp_fe_pc_gen_1/pc_gen_icache_o[33] (net)      6      27.6235              0.0000     0.6014 f
  bp_fe_pc_gen_1/pc_gen_icache_o[33] (bp_fe_pc_gen_22_22_64_9_5_22_32_10_80000124_1_0)   0.0000   0.6014 f
  pc_gen_icache[33] (net)                              27.6235              0.0000     0.6014 f
  icache_1/pc_gen_icache_vaddr_i[33] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6014 f
  icache_1/pc_gen_icache_vaddr_i[33] (net)             27.6235              0.0000     0.6014 f
  icache_1/U206/IN4 (AO22X1)                                      0.0870   -0.0103 &   0.5911 f
  icache_1/U206/Q (AO22X1)                                        0.0578    0.0966     0.6877 f
  icache_1/n367 (net)                           1      11.0303              0.0000     0.6877 f
  icache_1/eaddr_tl_r_reg_33_/D (DFFX1)                           0.0578   -0.0099 &   0.6778 f
  data arrival time                                                                    0.6778

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5005     0.5005
  clock reconvergence pessimism                                            -0.0831     0.4174
  icache_1/eaddr_tl_r_reg_33_/CLK (DFFX1)                                   0.0000     0.4174 r
  library hold time                                                         0.0140     0.4313
  data required time                                                                   0.4313
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4313
  data arrival time                                                                   -0.6778
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2464


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  bp_fe_pc_gen_1/last_pc_reg_26_/CLK (DFFX1)                      0.1189    0.0000     0.3689 r
  bp_fe_pc_gen_1/last_pc_reg_26_/Q (DFFX1)                        0.0641    0.2200     0.5889 f
  bp_fe_pc_gen_1/last_pc[26] (net)              2      17.4713              0.0000     0.5889 f
  bp_fe_pc_gen_1/U1354/IN1 (MUX21X1)                              0.0641   -0.0114 &   0.5775 f
  bp_fe_pc_gen_1/U1354/Q (MUX21X1)                                0.0680    0.0945     0.6720 f
  bp_fe_pc_gen_1/n734 (net)                     1      14.0989              0.0000     0.6720 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_26_/D (DFFX1)                 0.0680   -0.0289 &   0.6432 f
  data arrival time                                                                    0.6432

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4716     0.4716
  clock reconvergence pessimism                                            -0.0831     0.3884
  bp_fe_pc_gen_1/icache_miss_pc_reg_26_/CLK (DFFX1)                         0.0000     0.3884 r
  library hold time                                                         0.0083     0.3967
  data required time                                                                   0.3967
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3967
  data arrival time                                                                   -0.6432
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2464


  Startpoint: itlb_1/ppn_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3233     0.3233
  itlb_1/ppn_reg_11_/CLK (DFFX1)                                  0.1969    0.0000     0.3233 r
  itlb_1/ppn_reg_11_/Q (DFFX1)                                    0.0806    0.2132     0.5365 r
  itlb_1/itlb_icache_o[11] (net)                1      20.4976              0.0000     0.5365 r
  itlb_1/itlb_icache_o[11] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5365 r
  itlb_icache[11] (net)                                20.4976              0.0000     0.5365 r
  icache_1/itlb_icache_data_resp_i[11] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5365 r
  icache_1/itlb_icache_data_resp_i[11] (net)           20.4976              0.0000     0.5365 r
  icache_1/U275/IN2 (AO22X1)                                      0.0806   -0.0006 &   0.5359 r
  icache_1/U275/Q (AO22X1)                                        0.0403    0.0909     0.6269 r
  icache_1/n2209 (net)                          1       4.9560              0.0000     0.6269 r
  icache_1/addr_tv_r_reg_21_/D (DFFX1)                            0.0403   -0.0008 &   0.6261 r
  data arrival time                                                                    0.6261

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4365     0.4365
  clock reconvergence pessimism                                            -0.0304     0.4062
  icache_1/addr_tv_r_reg_21_/CLK (DFFX1)                                    0.0000     0.4062 r
  library hold time                                                        -0.0277     0.3785
  data required time                                                                   0.3785
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3785
  data arrival time                                                                   -0.6261
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2476


  Startpoint: itlb_1/ppn_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3234     0.3234
  itlb_1/ppn_reg_9_/CLK (DFFX1)                                   0.1969    0.0000     0.3234 r
  itlb_1/ppn_reg_9_/Q (DFFX1)                                     0.1076    0.2237 @   0.5471 r
  itlb_1/itlb_icache_o[9] (net)                 1      28.9136              0.0000     0.5471 r
  itlb_1/itlb_icache_o[9] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5471 r
  itlb_icache[9] (net)                                 28.9136              0.0000     0.5471 r
  icache_1/itlb_icache_data_resp_i[9] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5471 r
  icache_1/itlb_icache_data_resp_i[9] (net)            28.9136              0.0000     0.5471 r
  icache_1/U277/IN2 (AO22X1)                                      0.1078   -0.0109 @   0.5362 r
  icache_1/U277/Q (AO22X1)                                        0.0380    0.0931     0.6293 r
  icache_1/n2203 (net)                          1       4.1379              0.0000     0.6293 r
  icache_1/addr_tv_r_reg_19_/D (DFFX2)                            0.0380   -0.0030 &   0.6263 r
  data arrival time                                                                    0.6263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4370     0.4370
  clock reconvergence pessimism                                            -0.0304     0.4067
  icache_1/addr_tv_r_reg_19_/CLK (DFFX2)                                    0.0000     0.4067 r
  library hold time                                                        -0.0281     0.3785
  data required time                                                                   0.3785
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3785
  data arrival time                                                                   -0.6263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2478


  Startpoint: icache_1/addr_tv_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/miss_addr_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3908     0.3908
  icache_1/addr_tv_r_reg_20_/CLK (DFFX2)                          0.1969    0.0000     0.3908 r
  icache_1/addr_tv_r_reg_20_/QN (DFFX2)                           0.0572    0.1630     0.5539 r
  icache_1/n161 (net)                           1      10.0265              0.0000     0.5539 r
  icache_1/dp_ipo108/INP (INVX2)                                  0.0572    0.0002 &   0.5541 r
  icache_1/dp_ipo108/ZN (INVX2)                                   0.0347    0.0260     0.5800 f
  icache_1/n162 (net)                           4      11.8619              0.0000     0.5800 f
  icache_1/lce/miss_addr_i[20] (bp_fe_lce_data_width_p64_lce_data_width_p512_lce_addr_width_p22_icache_sets_p16_ways_p8_icache_tag_width_p12_num_cce_p1_num_lce_p1_block_size_in_bytes_p8_0)   0.0000   0.5800 f
  icache_1/lce/miss_addr_i[20] (net)                   11.8619              0.0000     0.5800 f
  icache_1/lce/lce_req/miss_addr_i[20] (bp_fe_lce_req_data_width_p64_lce_addr_width_p22_num_cce_p1_num_lce_p1_icache_sets_p16_ways_p8_block_size_in_bytes_p8_0)   0.0000   0.5800 f
  icache_1/lce/lce_req/miss_addr_i[20] (net)           11.8619              0.0000     0.5800 f
  icache_1/lce/lce_req/U62/IN2 (AO22X1)                           0.0347    0.0001 &   0.5801 f
  icache_1/lce/lce_req/U62/Q (AO22X1)                             0.0419    0.0840     0.6641 f
  icache_1/lce/lce_req/n73 (net)                1       4.8881              0.0000     0.6641 f
  icache_1/lce/lce_req/miss_addr_r_reg_20_/D (DFFX1)              0.0419   -0.0053 &   0.6588 f
  data arrival time                                                                    0.6588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0429     0.3942
  icache_1/lce/lce_req/miss_addr_r_reg_20_/CLK (DFFX1)                      0.0000     0.3942 r
  library hold time                                                         0.0165     0.4108
  data required time                                                                   0.4108
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4108
  data arrival time                                                                   -0.6588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2481


  Startpoint: bp_fe_pc_gen_1/pc_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  bp_fe_pc_gen_1/pc_reg_46_/CLK (DFFX1)                           0.1188    0.0000     0.3673 r
  bp_fe_pc_gen_1/pc_reg_46_/Q (DFFX1)                             0.0964    0.2392     0.6065 f
  bp_fe_pc_gen_1/pc_gen_icache_o[46] (net)      6      31.6277              0.0000     0.6065 f
  bp_fe_pc_gen_1/U1310/IN1 (MUX21X1)                              0.0964    0.0004 &   0.6069 f
  bp_fe_pc_gen_1/U1310/Q (MUX21X1)                                0.0435    0.0812     0.6882 f
  bp_fe_pc_gen_1/n675 (net)                     1       4.9852              0.0000     0.6882 f
  bp_fe_pc_gen_1/last_pc_reg_46_/D (DFFX1)                        0.0435   -0.0039 &   0.6843 f
  data arrival time                                                                    0.6843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5012     0.5012
  clock reconvergence pessimism                                            -0.0831     0.4181
  bp_fe_pc_gen_1/last_pc_reg_46_/CLK (DFFX1)                                0.0000     0.4181 r
  library hold time                                                         0.0172     0.4352
  data required time                                                                   0.4352
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4352
  data arrival time                                                                   -0.6843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2490


  Startpoint: itlb_1/ppn_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3239     0.3239
  itlb_1/ppn_reg_4_/CLK (DFFX1)                                   0.1969    0.0000     0.3239 r
  itlb_1/ppn_reg_4_/Q (DFFX1)                                     0.0849    0.2156 @   0.5395 r
  itlb_1/itlb_icache_o[4] (net)                 1      22.5641              0.0000     0.5395 r
  itlb_1/itlb_icache_o[4] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5395 r
  itlb_icache[4] (net)                                 22.5641              0.0000     0.5395 r
  icache_1/itlb_icache_data_resp_i[4] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5395 r
  icache_1/itlb_icache_data_resp_i[4] (net)            22.5641              0.0000     0.5395 r
  icache_1/U283/IN2 (AO22X1)                                      0.0850   -0.0020 @   0.5375 r
  icache_1/U283/Q (AO22X1)                                        0.0397    0.0911     0.6286 r
  icache_1/n2188 (net)                          1       4.7574              0.0000     0.6286 r
  icache_1/addr_tv_r_reg_14_/D (DFFX1)                            0.0397    0.0001 &   0.6287 r
  data arrival time                                                                    0.6287

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0304     0.4068
  icache_1/addr_tv_r_reg_14_/CLK (DFFX1)                                    0.0000     0.4068 r
  library hold time                                                        -0.0275     0.3793
  data required time                                                                   0.3793
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3793
  data arrival time                                                                   -0.6287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2494


  Startpoint: bp_fe_pc_gen_1/pc_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  bp_fe_pc_gen_1/pc_reg_47_/CLK (DFFX1)                           0.1188    0.0000     0.3673 r
  bp_fe_pc_gen_1/pc_reg_47_/Q (DFFX1)                             0.0977    0.2400     0.6072 f
  bp_fe_pc_gen_1/pc_gen_icache_o[47] (net)      6      32.1914              0.0000     0.6072 f
  bp_fe_pc_gen_1/U1308/IN1 (MUX21X1)                              0.0977    0.0015 &   0.6087 f
  bp_fe_pc_gen_1/U1308/Q (MUX21X1)                                0.0408    0.0793     0.6880 f
  bp_fe_pc_gen_1/n672 (net)                     1       4.0561              0.0000     0.6880 f
  bp_fe_pc_gen_1/last_pc_reg_47_/D (DFFX1)                        0.0408   -0.0020 &   0.6861 f
  data arrival time                                                                    0.6861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5012     0.5012
  clock reconvergence pessimism                                            -0.0831     0.4181
  bp_fe_pc_gen_1/last_pc_reg_47_/CLK (DFFX1)                                0.0000     0.4181 r
  library hold time                                                         0.0178     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.6861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2502


  Startpoint: icache_1/tag_tv_r_reg_0__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_0__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  icache_1/tag_tv_r_reg_0__0_/CLK (DFFX1)                         0.1975    0.0000     0.3910 r
  icache_1/tag_tv_r_reg_0__0_/QN (DFFX1)                          0.0515    0.1628     0.5537 r
  icache_1/n146 (net)                           1       4.4429              0.0000     0.5537 r
  icache_1/dp_ipo121/INP (INVX0)                                  0.0515   -0.0014 &   0.5523 r
  icache_1/dp_ipo121/ZN (INVX0)                                   0.0423    0.0319     0.5842 f
  icache_1/n147 (net)                           1       4.5171              0.0000     0.5842 f
  icache_1/U346/IN2 (AO22X1)                                      0.0423   -0.0052 &   0.5790 f
  icache_1/U346/Q (AO22X1)                                        0.0369    0.0838     0.6628 f
  icache_1/n2041 (net)                          1       4.2362              0.0000     0.6628 f
  icache_1/tag_tv_r_reg_0__0_/D (DFFX1)                           0.0369    0.0001 &   0.6629 f
  data arrival time                                                                    0.6629

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4372     0.4372
  clock reconvergence pessimism                                            -0.0429     0.3943
  icache_1/tag_tv_r_reg_0__0_/CLK (DFFX1)                                   0.0000     0.3943 r
  library hold time                                                         0.0177     0.4121
  data required time                                                                   0.4121
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4121
  data arrival time                                                                   -0.6629
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2508


  Startpoint: icache_1/addr_tv_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/miss_addr_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3909     0.3909
  icache_1/addr_tv_r_reg_12_/CLK (DFFX2)                          0.1974    0.0000     0.3909 r
  icache_1/addr_tv_r_reg_12_/QN (DFFX2)                           0.0681    0.1717     0.5626 r
  icache_1/n158 (net)                           2      17.8314              0.0000     0.5626 r
  icache_1/icc_clock84/INP (INVX4)                                0.0681    0.0001 &   0.5626 r
  icache_1/icc_clock84/ZN (INVX4)                                 0.0297    0.0206     0.5832 f
  icache_1/n233 (net)                           3      13.3954              0.0000     0.5832 f
  icache_1/lce/miss_addr_i[12] (bp_fe_lce_data_width_p64_lce_data_width_p512_lce_addr_width_p22_icache_sets_p16_ways_p8_icache_tag_width_p12_num_cce_p1_num_lce_p1_block_size_in_bytes_p8_0)   0.0000   0.5832 f
  icache_1/lce/miss_addr_i[12] (net)                   13.3954              0.0000     0.5832 f
  icache_1/lce/lce_req/miss_addr_i[12] (bp_fe_lce_req_data_width_p64_lce_addr_width_p22_num_cce_p1_num_lce_p1_icache_sets_p16_ways_p8_block_size_in_bytes_p8_0)   0.0000   0.5832 f
  icache_1/lce/lce_req/miss_addr_i[12] (net)           13.3954              0.0000     0.5832 f
  icache_1/lce/lce_req/U70/IN2 (AO22X1)                           0.0297    0.0001 &   0.5833 f
  icache_1/lce/lce_req/U70/Q (AO22X1)                             0.0386    0.0804     0.6636 f
  icache_1/lce/lce_req/n57 (net)                1       3.7187              0.0000     0.6636 f
  icache_1/lce/lce_req/miss_addr_r_reg_12_/D (DFFX1)              0.0386   -0.0011 &   0.6625 f
  data arrival time                                                                    0.6625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0429     0.3943
  icache_1/lce/lce_req/miss_addr_r_reg_12_/CLK (DFFX1)                      0.0000     0.3943 r
  library hold time                                                         0.0173     0.4116
  data required time                                                                   0.4116
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4116
  data arrival time                                                                   -0.6625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2510


  Startpoint: icache_1/lce/lce_req/tr_received_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/tr_received_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3928     0.3928
  icache_1/lce/lce_req/tr_received_r_reg/CLK (DFFX1)              0.0412    0.0000     0.3928 r
  icache_1/lce/lce_req/tr_received_r_reg/Q (DFFX1)                0.0395    0.1899     0.5826 f
  icache_1/lce/lce_req/tr_received_r (net)      2       6.6180              0.0000     0.5826 f
  icache_1/lce/lce_req/U84/IN3 (AO22X1)                           0.0395   -0.0007 &   0.5819 f
  icache_1/lce/lce_req/U84/Q (AO22X1)                             0.0377    0.0694     0.6513 f
  icache_1/lce/lce_req/n31 (net)                1       4.5415              0.0000     0.6513 f
  icache_1/lce/lce_req/tr_received_r_reg/D (DFFX1)                0.0377   -0.0031 &   0.6482 f
  data arrival time                                                                    0.6482

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4391     0.4391
  clock reconvergence pessimism                                            -0.0429     0.3962
  icache_1/lce/lce_req/tr_received_r_reg/CLK (DFFX1)                        0.0000     0.3962 r
  library hold time                                                         0.0001     0.3963
  data required time                                                                   0.3963
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3963
  data arrival time                                                                   -0.6482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2518


  Startpoint: icache_1/lce/lce_req/cce_data_received_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/cce_data_received_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3928     0.3928
  icache_1/lce/lce_req/cce_data_received_r_reg/CLK (DFFX1)        0.0412    0.0000     0.3928 r
  icache_1/lce/lce_req/cce_data_received_r_reg/Q (DFFX1)          0.0371    0.1879     0.5807 f
  icache_1/lce/lce_req/cce_data_received_r (net)     2   5.5940             0.0000     0.5807 f
  icache_1/lce/lce_req/U85/IN3 (AO22X1)                           0.0371    0.0001 &   0.5808 f
  icache_1/lce/lce_req/U85/Q (AO22X1)                             0.0363    0.0678     0.6486 f
  icache_1/lce/lce_req/n29 (net)                1       4.0754              0.0000     0.6486 f
  icache_1/lce/lce_req/cce_data_received_r_reg/D (DFFX1)          0.0363    0.0001 &   0.6486 f
  data arrival time                                                                    0.6486

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4391     0.4391
  clock reconvergence pessimism                                            -0.0429     0.3962
  icache_1/lce/lce_req/cce_data_received_r_reg/CLK (DFFX1)                  0.0000     0.3962 r
  library hold time                                                         0.0004     0.3966
  data required time                                                                   0.3966
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3966
  data arrival time                                                                   -0.6486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2520


  Startpoint: bp_fe_pc_gen_1/pc_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  bp_fe_pc_gen_1/pc_reg_46_/CLK (DFFX1)                           0.1188    0.0000     0.3673 r
  bp_fe_pc_gen_1/pc_reg_46_/Q (DFFX1)                             0.0964    0.2392     0.6065 f
  bp_fe_pc_gen_1/pc_gen_icache_o[46] (net)      6      31.6277              0.0000     0.6065 f
  bp_fe_pc_gen_1/pc_gen_icache_o[46] (bp_fe_pc_gen_22_22_64_9_5_22_32_10_80000124_1_0)   0.0000   0.6065 f
  pc_gen_icache[46] (net)                              31.6277              0.0000     0.6065 f
  icache_1/pc_gen_icache_vaddr_i[46] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6065 f
  icache_1/pc_gen_icache_vaddr_i[46] (net)             31.6277              0.0000     0.6065 f
  icache_1/U233/IN4 (AO22X1)                                      0.0964    0.0002 &   0.6068 f
  icache_1/U233/Q (AO22X1)                                        0.0376    0.0832     0.6900 f
  icache_1/n445 (net)                           1       3.3740              0.0000     0.6900 f
  icache_1/eaddr_tl_r_reg_46_/D (DFFX1)                           0.0376   -0.0010 &   0.6889 f
  data arrival time                                                                    0.6889

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5014     0.5014
  clock reconvergence pessimism                                            -0.0831     0.4182
  icache_1/eaddr_tl_r_reg_46_/CLK (DFFX1)                                   0.0000     0.4182 r
  library hold time                                                         0.0185     0.4368
  data required time                                                                   0.4368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4368
  data arrival time                                                                   -0.6889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2522


  Startpoint: icache_1/addr_tv_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3906     0.3906
  icache_1/addr_tv_r_reg_10_/CLK (DFFX1)                          0.1972    0.0000     0.3906 r
  icache_1/addr_tv_r_reg_10_/QN (DFFX1)                           0.0610    0.1696     0.5602 r
  icache_1/n170 (net)                           2       7.7577              0.0000     0.5602 r
  icache_1/dp_ipo132/INP (INVX0)                                  0.0610   -0.0012 &   0.5591 r
  icache_1/dp_ipo132/ZN (INVX0)                                   0.0434    0.0326     0.5917 f
  icache_1/n171 (net)                           2       4.1650              0.0000     0.5917 f
  icache_1/U287/IN4 (AO22X1)                                      0.0434    0.0000 &   0.5917 f
  icache_1/U287/Q (AO22X1)                                        0.0388    0.0745     0.6662 f
  icache_1/n2176 (net)                          1       4.5571              0.0000     0.6662 f
  icache_1/addr_tv_r_reg_10_/D (DFFX1)                            0.0388   -0.0020 &   0.6641 f
  data arrival time                                                                    0.6641

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4369     0.4369
  clock reconvergence pessimism                                            -0.0429     0.3940
  icache_1/addr_tv_r_reg_10_/CLK (DFFX1)                                    0.0000     0.3940 r
  library hold time                                                         0.0173     0.4113
  data required time                                                                   0.4113
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4113
  data arrival time                                                                   -0.6641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2529


  Startpoint: icache_1/tag_tv_r_reg_1__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  icache_1/tag_tv_r_reg_1__6_/CLK (DFFX1)                         0.1969    0.0000     0.3895 r
  icache_1/tag_tv_r_reg_1__6_/QN (DFFX1)                          0.0558    0.1659     0.5554 r
  icache_1/n111 (net)                           1       5.9444              0.0000     0.5554 r
  icache_1/dp_ipo91/INP (INVX1)                                   0.0558   -0.0021 &   0.5533 r
  icache_1/dp_ipo91/ZN (INVX1)                                    0.0368    0.0276     0.5809 f
  icache_1/n113 (net)                           2       7.0354              0.0000     0.5809 f
  icache_1/U317/IN2 (AO22X1)                                      0.0368   -0.0008 &   0.5801 f
  icache_1/U317/Q (AO22X1)                                        0.0372    0.0831     0.6632 f
  icache_1/n2095 (net)                          1       4.3496              0.0000     0.6632 f
  icache_1/tag_tv_r_reg_1__6_/D (DFFX1)                           0.0372    0.0001 &   0.6633 f
  data arrival time                                                                    0.6633

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4357     0.4357
  clock reconvergence pessimism                                            -0.0429     0.3928
  icache_1/tag_tv_r_reg_1__6_/CLK (DFFX1)                                   0.0000     0.3928 r
  library hold time                                                         0.0176     0.4104
  data required time                                                                   0.4104
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4104
  data arrival time                                                                   -0.6633
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2529


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4529     0.4529
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_/CLK (DFFX1)   0.1271   0.0000   0.4529 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_/Q (DFFX1)   0.0394   0.2044   0.6573 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1076] (net)     2   6.5045   0.0000   0.6573 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U593/IN1 (MUX21X1)   0.0394  -0.0028 &   0.6545 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U593/Q (MUX21X1)   0.0351   0.0652   0.7197 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1080 (net)     1   2.4880   0.0000   0.7197 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_/D (DFFX1)   0.0351   0.0000 &   0.7197 f
  data arrival time                                                                    0.7197

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4771     0.4771
  clock reconvergence pessimism                                            -0.0241     0.4530
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_/CLK (DFFX1)   0.0000   0.4530 r
  library hold time                                                         0.0131     0.4661
  data required time                                                                   0.4661
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4661
  data arrival time                                                                   -0.7197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: itlb_1/ppn_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3279     0.3279
  itlb_1/ppn_reg_1_/CLK (DFFX1)                                   0.1969    0.0000     0.3279 r
  itlb_1/ppn_reg_1_/Q (DFFX1)                                     0.0923    0.2409 @   0.5688 f
  itlb_1/itlb_icache_o[1] (net)                 1      28.0082              0.0000     0.5688 f
  itlb_1/itlb_icache_o[1] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5688 f
  itlb_icache[1] (net)                                 28.0082              0.0000     0.5688 f
  icache_1/itlb_icache_data_resp_i[1] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5688 f
  icache_1/itlb_icache_data_resp_i[1] (net)            28.0082              0.0000     0.5688 f
  icache_1/U286/IN2 (AO22X1)                                      0.0926    0.0023 @   0.5711 f
  icache_1/U286/Q (AO22X1)                                        0.0518    0.1029     0.6739 f
  icache_1/n2179 (net)                          1       9.2188              0.0000     0.6739 f
  icache_1/addr_tv_r_reg_11_/D (DFFX2)                            0.0518    0.0003 &   0.6743 f
  data arrival time                                                                    0.6743

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4373     0.4373
  clock reconvergence pessimism                                            -0.0304     0.4070
  icache_1/addr_tv_r_reg_11_/CLK (DFFX2)                                    0.0000     0.4070 r
  library hold time                                                         0.0133     0.4203
  data required time                                                                   0.4203
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4203
  data arrival time                                                                   -0.6743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2540


  Startpoint: icache_1/addr_tv_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3909     0.3909
  icache_1/addr_tv_r_reg_12_/CLK (DFFX2)                          0.1974    0.0000     0.3909 r
  icache_1/addr_tv_r_reg_12_/QN (DFFX2)                           0.0681    0.1717     0.5626 r
  icache_1/n158 (net)                           2      17.8314              0.0000     0.5626 r
  icache_1/icc_clock84/INP (INVX4)                                0.0681    0.0001 &   0.5626 r
  icache_1/icc_clock84/ZN (INVX4)                                 0.0297    0.0206     0.5832 f
  icache_1/n233 (net)                           3      13.3954              0.0000     0.5832 f
  icache_1/U285/IN4 (AO22X2)                                      0.0297    0.0001 &   0.5833 f
  icache_1/U285/Q (AO22X2)                                        0.0399    0.0816     0.6648 f
  icache_1/n2182 (net)                          1       3.1297              0.0000     0.6648 f
  icache_1/addr_tv_r_reg_12_/D (DFFX2)                            0.0399    0.0000 &   0.6649 f
  data arrival time                                                                    0.6649

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0429     0.3943
  icache_1/addr_tv_r_reg_12_/CLK (DFFX2)                                    0.0000     0.3943 r
  library hold time                                                         0.0166     0.4108
  data required time                                                                   0.4108
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4108
  data arrival time                                                                   -0.6649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2540


  Startpoint: icache_1/lce/lce_req/tag_set_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/tag_set_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3928     0.3928
  icache_1/lce/lce_req/tag_set_r_reg/CLK (DFFX1)                  0.0412    0.0000     0.3928 r
  icache_1/lce/lce_req/tag_set_r_reg/Q (DFFX1)                    0.0390    0.1894     0.5822 f
  icache_1/lce/lce_req/tag_set_r (net)          2       6.3968              0.0000     0.5822 f
  icache_1/lce/lce_req/U86/IN3 (AO22X1)                           0.0390    0.0001 &   0.5823 f
  icache_1/lce/lce_req/U86/Q (AO22X1)                             0.0373    0.0690     0.6513 f
  icache_1/lce/lce_req/n27 (net)                1       4.4255              0.0000     0.6513 f
  icache_1/lce/lce_req/tag_set_r_reg/D (DFFX1)                    0.0373   -0.0007 &   0.6506 f
  data arrival time                                                                    0.6506

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4391     0.4391
  clock reconvergence pessimism                                            -0.0429     0.3962
  icache_1/lce/lce_req/tag_set_r_reg/CLK (DFFX1)                            0.0000     0.3962 r
  library hold time                                                         0.0002     0.3964
  data required time                                                                   0.3964
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3964
  data arrival time                                                                   -0.6506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2542


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4542     0.4542
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_/CLK (DFFX1)   0.1270   0.0000   0.4542 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_/Q (DFFX1)   0.0355   0.2013   0.6555 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1061] (net)     2   4.8347   0.0000   0.6555 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U609/IN1 (MUX21X1)   0.0355   0.0000 &   0.6555 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U609/Q (MUX21X1)   0.0367   0.0657   0.7212 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1065 (net)     1   3.0558   0.0000   0.7212 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_/D (DFFX1)   0.0367   0.0000 &   0.7213 f
  data arrival time                                                                    0.7213

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4784     0.4784
  clock reconvergence pessimism                                            -0.0241     0.4543
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_/CLK (DFFX1)   0.0000   0.4543 r
  library hold time                                                         0.0127     0.4670
  data required time                                                                   0.4670
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4670
  data arrival time                                                                   -0.7213
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2543


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4542     0.4542
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/CLK (DFFX1)   0.1270   0.0000   0.4542 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/Q (DFFX1)   0.0388   0.2039   0.6582 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[519] (net)     2   6.2516   0.0000   0.6582 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1213/IN1 (MUX21X1)   0.0388  -0.0015 &   0.6566 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1213/Q (MUX21X1)   0.0345   0.0656   0.7222 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n523 (net)     1   2.7098   0.0000   0.7222 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/D (DFFX1)   0.0345   0.0000 &   0.7222 f
  data arrival time                                                                    0.7222

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4784     0.4784
  clock reconvergence pessimism                                            -0.0241     0.4543
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/CLK (DFFX1)   0.0000   0.4543 r
  library hold time                                                         0.0132     0.4676
  data required time                                                                   0.4676
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4676
  data arrival time                                                                   -0.7222
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2547


  Startpoint: icache_1/lce/lce_data_cmd_fifo/empty_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/cce_data_received_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3530     0.3530
  icache_1/lce/lce_data_cmd_fifo/empty_r_reg/CLK (DFFX1)          0.1688    0.0000     0.3530 r
  icache_1/lce/lce_data_cmd_fifo/empty_r_reg/QN (DFFX1)           0.0742    0.1666     0.5196 f
  icache_1/lce/lce_data_cmd_fifo/v_o (net)      5      14.2748              0.0000     0.5196 f
  icache_1/lce/lce_data_cmd_fifo/v_o (bsg_two_fifo_540_1_0)                 0.0000     0.5196 f
  icache_1/lce/lce_data_cmd_fifo_v_lo (net)            14.2748              0.0000     0.5196 f
  icache_1/lce/lce_data_cmd/lce_data_cmd_v_i (bp_fe_lce_data_cmd_data_width_p64_lce_addr_width_p22_lce_data_width_p512_num_cce_p1_num_lce_p1_icache_sets_p16_ways_p8_block_size_in_bytes_p8_0)   0.0000   0.5196 f
  icache_1/lce/lce_data_cmd/lce_data_cmd_v_i (net)     14.2748              0.0000     0.5196 f
  icache_1/lce/lce_data_cmd/U523/IN2 (AND2X1)                     0.0742   -0.0049 &   0.5147 f
  icache_1/lce/lce_data_cmd/U523/Q (AND2X1)                       0.0984    0.1062     0.6209 f
  icache_1/lce/lce_data_cmd/cce_data_received_o (net)     2  27.0611        0.0000     0.6209 f
  icache_1/lce/lce_data_cmd/cce_data_received_o (bp_fe_lce_data_cmd_data_width_p64_lce_addr_width_p22_lce_data_width_p512_num_cce_p1_num_lce_p1_icache_sets_p16_ways_p8_block_size_in_bytes_p8_0)   0.0000   0.6209 f
  icache_1/lce/cce_data_received_li (net)              27.0611              0.0000     0.6209 f
  icache_1/lce/lce_req/cce_data_received_i (bp_fe_lce_req_data_width_p64_lce_addr_width_p22_num_cce_p1_num_lce_p1_icache_sets_p16_ways_p8_block_size_in_bytes_p8_0)   0.0000   0.6209 f
  icache_1/lce/lce_req/cce_data_received_i (net)       27.0611              0.0000     0.6209 f
  icache_1/lce/lce_req/U85/IN1 (AO22X1)                           0.0984   -0.0154 &   0.6054 f
  icache_1/lce/lce_req/U85/Q (AO22X1)                             0.0363    0.0889     0.6944 f
  icache_1/lce/lce_req/n29 (net)                1       4.0754              0.0000     0.6944 f
  icache_1/lce/lce_req/cce_data_received_r_reg/D (DFFX1)          0.0363    0.0001 &   0.6944 f
  data arrival time                                                                    0.6944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4391     0.4391
  clock reconvergence pessimism                                             0.0000     0.4391
  icache_1/lce/lce_req/cce_data_received_r_reg/CLK (DFFX1)                  0.0000     0.4391 r
  library hold time                                                         0.0004     0.4395
  data required time                                                                   0.4395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4395
  data arrival time                                                                   -0.6944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2549


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4543     0.4543
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_/CLK (DFFX1)   0.1270   0.0000   0.4543 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_/Q (DFFX1)   0.0381   0.2033   0.6576 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[521] (net)     2   5.9300   0.0000   0.6576 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1211/IN1 (MUX21X1)   0.0381   0.0001 &   0.6577 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1211/Q (MUX21X1)   0.0341   0.0651   0.7228 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n525 (net)     1   2.5655   0.0000   0.7228 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_/D (DFFX1)   0.0341   0.0000 &   0.7228 f
  data arrival time                                                                    0.7228

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4785     0.4785
  clock reconvergence pessimism                                            -0.0241     0.4544
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_/CLK (DFFX1)   0.0000   0.4544 r
  library hold time                                                         0.0133     0.4677
  data required time                                                                   0.4677
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4677
  data arrival time                                                                   -0.7228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2551


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4528     0.4528
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_/CLK (DFFX1)   0.1271   0.0000   0.4528 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_/Q (DFFX1)   0.0382   0.2034   0.6563 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[534] (net)     2   5.9805   0.0000   0.6563 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1197/IN1 (MUX21X1)   0.0382  -0.0019 &   0.6543 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1197/Q (MUX21X1)   0.0358   0.0667   0.7210 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n538 (net)     1   3.2173   0.0000   0.7210 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_/D (DFFX1)   0.0358   0.0000 &   0.7210 f
  data arrival time                                                                    0.7210

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4770     0.4770
  clock reconvergence pessimism                                            -0.0241     0.4529
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_/CLK (DFFX1)   0.0000   0.4529 r
  library hold time                                                         0.0129     0.4658
  data required time                                                                   0.4658
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4658
  data arrival time                                                                   -0.7210
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2552


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__364_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__364_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4136     0.4136
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__364_/CLK (DFFX1)   0.2130   0.0000   0.4136 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__364_/Q (DFFX1)   0.0343   0.2077   0.6213 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[903] (net)     2   4.4079   0.0000   0.6213 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U781/IN1 (MUX21X1)   0.0343   0.0000 &   0.6213 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U781/Q (MUX21X1)   0.0376   0.0662   0.6875 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n907 (net)     1   3.3686   0.0000   0.6875 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__364_/D (DFFX1)   0.0376   0.0000 &   0.6875 f
  data arrival time                                                                    0.6875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  clock reconvergence pessimism                                            -0.0379     0.4137
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__364_/CLK (DFFX1)   0.0000   0.4137 r
  library hold time                                                         0.0187     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.6875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2552


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4369     0.4369
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_/CLK (DFFX1)   0.2272   0.0000   0.4369 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_/Q (DFFX1)   0.0358   0.2101   0.6470 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[9] (net)     2   5.0646   0.0000   0.6470 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U111/IN1 (MUX21X1)   0.0358   0.0001 &   0.6471 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U111/Q (MUX21X1)   0.0369   0.0660   0.7130 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n13 (net)     1   3.1419   0.0000   0.7130 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_/D (DFFX1)   0.0369   0.0000 &   0.7131 f
  data arrival time                                                                    0.7131

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4590     0.4590
  clock reconvergence pessimism                                            -0.0216     0.4374
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_/CLK (DFFX1)   0.0000   0.4374 r
  library hold time                                                         0.0198     0.4572
  data required time                                                                   0.4572
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4572
  data arrival time                                                                   -0.7131
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2558


  Startpoint: icache_1/eaddr_tl_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3294     0.3294
  icache_1/eaddr_tl_r_reg_9_/CLK (DFFX1)                          0.1969    0.0000     0.3294 r
  icache_1/eaddr_tl_r_reg_9_/Q (DFFX1)                            0.0391    0.1901     0.5195 r
  icache_1/eaddr_tl_r[9] (net)                  2       4.8373              0.0000     0.5195 r
  icache_1/U155/IN2 (AO22X1)                                      0.0391    0.0000 &   0.5195 r
  icache_1/U155/Q (AO22X1)                                        0.0399    0.0825     0.6020 r
  icache_1/n220 (net)                           1       3.7590              0.0000     0.6020 r
  icache_1/eaddr_tv_r_reg_9_/D (DFFX1)                            0.0399    0.0000 &   0.6020 r
  data arrival time                                                                    0.6020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                            -0.0438     0.3738
  icache_1/eaddr_tv_r_reg_9_/CLK (DFFX1)                                    0.0000     0.3738 r
  library hold time                                                        -0.0276     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.6020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4288     0.4288
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_/CLK (DFFX1)   0.2497   0.0000   0.4288 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_/Q (DFFX1)   0.0383   0.2141   0.6429 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[520] (net)     2   6.1820   0.0000   0.6429 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1209/IN1 (MUX21X1)   0.0383  -0.0010 &   0.6419 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1209/Q (MUX21X1)   0.0349   0.0648   0.7067 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n524 (net)     1   2.4133   0.0000   0.7067 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_/D (DFFX1)   0.0349   0.0000 &   0.7067 f
  data arrival time                                                                    0.7067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4593     0.4593
  clock reconvergence pessimism                                            -0.0303     0.4290
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_/CLK (DFFX1)   0.0000   0.4290 r
  library hold time                                                         0.0219     0.4509
  data required time                                                                   0.4509
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4509
  data arrival time                                                                   -0.7067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: icache_1/addr_tv_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3908     0.3908
  icache_1/addr_tv_r_reg_19_/CLK (DFFX2)                          0.1969    0.0000     0.3908 r
  icache_1/addr_tv_r_reg_19_/QN (DFFX2)                           0.0669    0.1709     0.5616 r
  icache_1/n155 (net)                           3      16.9896              0.0000     0.5616 r
  icache_1/dp_ipo104/INP (INVX0)                                  0.0669   -0.0020 &   0.5597 r
  icache_1/dp_ipo104/ZN (INVX0)                                   0.0482    0.0359     0.5956 f
  icache_1/n156 (net)                           2       4.8984              0.0000     0.5956 f
  icache_1/U277/IN4 (AO22X1)                                      0.0482    0.0001 &   0.5957 f
  icache_1/U277/Q (AO22X1)                                        0.0375    0.0746     0.6702 f
  icache_1/n2203 (net)                          1       4.0863              0.0000     0.6702 f
  icache_1/addr_tv_r_reg_19_/D (DFFX2)                            0.0375   -0.0030 &   0.6673 f
  data arrival time                                                                    0.6673

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4370     0.4370
  clock reconvergence pessimism                                            -0.0429     0.3942
  icache_1/addr_tv_r_reg_19_/CLK (DFFX2)                                    0.0000     0.3942 r
  library hold time                                                         0.0172     0.4114
  data required time                                                                   0.4114
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4114
  data arrival time                                                                   -0.6673
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4375     0.4375
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_/CLK (DFFX1)   0.2272   0.0000   0.4375 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_/Q (DFFX1)   0.0377   0.2117   0.6491 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[45] (net)     2   5.8834   0.0000   0.6491 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U74/IN2 (MUX21X1)   0.0377  -0.0005 &   0.6486 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U74/Q (MUX21X1)   0.0350   0.0655   0.7142 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n49 (net)     1   2.4894   0.0000   0.7142 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_/D (DFFX1)   0.0350   0.0000 &   0.7142 f
  data arrival time                                                                    0.7142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4596     0.4596
  clock reconvergence pessimism                                            -0.0216     0.4380
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_/CLK (DFFX1)   0.0000   0.4380 r
  library hold time                                                         0.0202     0.4582
  data required time                                                                   0.4582
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4582
  data arrival time                                                                   -0.7142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4530     0.4530
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/CLK (DFFX1)   0.1272   0.0000   0.4530 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/Q (DFFX1)   0.0358   0.2015   0.6545 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1060] (net)     2   4.9553   0.0000   0.6545 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U610/IN1 (MUX21X1)   0.0358   0.0000 &   0.6545 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U610/Q (MUX21X1)   0.0380   0.0669   0.7214 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1064 (net)     1   3.5179   0.0000   0.7214 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/D (DFFX1)   0.0380   0.0000 &   0.7214 f
  data arrival time                                                                    0.7214

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4772     0.4772
  clock reconvergence pessimism                                            -0.0241     0.4531
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/CLK (DFFX1)   0.0000   0.4531 r
  library hold time                                                         0.0124     0.4654
  data required time                                                                   0.4654
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4654
  data arrival time                                                                   -0.7214
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2560


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__0_/CLK (DFFX1)   0.1732   0.0000   0.3798 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__0_/Q (DFFX1)   0.0381   0.2074   0.5873 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[38] (net)     2   6.0198   0.0000   0.5873 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U225/IN2 (MUX21X1)   0.0381  -0.0022 &   0.5850 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U225/Q (MUX21X1)   0.0393   0.0704   0.6554 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n142 (net)     1   4.4507   0.0000   0.6554 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__0_/D (DFFX1)   0.0393  -0.0007 &   0.6547 f
  data arrival time                                                                    0.6547

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4259     0.4259
  clock reconvergence pessimism                                            -0.0429     0.3830
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__0_/CLK (DFFX1)   0.0000   0.3830 r
  library hold time                                                         0.0154     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2562


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_2__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_2__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  icache_1/metadata_mem/notmacro_synth/mem_reg_2__0_/CLK (DFFX1)   0.1409   0.0000     0.3999 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_2__0_/Q (DFFX1)    0.0390    0.2053     0.6052 f
  icache_1/metadata_mem/notmacro_synth/mem[2] (net)     2   6.3372          0.0000     0.6052 f
  icache_1/metadata_mem/notmacro_synth/U43/IN1 (MUX21X1)          0.0390    0.0001 &   0.6053 f
  icache_1/metadata_mem/notmacro_synth/U43/Q (MUX21X1)            0.0368    0.0697     0.6749 f
  icache_1/metadata_mem/notmacro_synth/n61 (net)     1   4.4323             0.0000     0.6749 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_2__0_/D (DFFX1)    0.0368   -0.0028 &   0.6721 f
  data arrival time                                                                    0.6721

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  clock reconvergence pessimism                                            -0.0321     0.4021
  icache_1/metadata_mem/notmacro_synth/mem_reg_2__0_/CLK (DFFX1)            0.0000     0.4021 r
  library hold time                                                         0.0137     0.4158
  data required time                                                                   0.4158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4158
  data arrival time                                                                   -0.6721
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2563


  Startpoint: icache_1/vaddr_tl_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/vaddr_tl_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3933     0.3933
  icache_1/vaddr_tl_r_reg_6_/CLK (DFFX1)                          0.0412    0.0000     0.3933 r
  icache_1/vaddr_tl_r_reg_6_/Q (DFFX1)                            0.0400    0.1903     0.5836 f
  icache_1/vaddr_tl_r[6] (net)                  2       6.8530              0.0000     0.5836 f
  icache_1/U951/IN4 (AO22X1)                                      0.0400    0.0001 &   0.5837 f
  icache_1/U951/Q (AO22X1)                                        0.0358    0.0714     0.6551 f
  icache_1/n145 (net)                           1       3.5105              0.0000     0.6551 f
  icache_1/vaddr_tl_r_reg_6_/D (DFFX1)                            0.0358   -0.0015 &   0.6537 f
  data arrival time                                                                    0.6537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4397     0.4397
  clock reconvergence pessimism                                            -0.0429     0.3968
  icache_1/vaddr_tl_r_reg_6_/CLK (DFFX1)                                    0.0000     0.3968 r
  library hold time                                                         0.0005     0.3973
  data required time                                                                   0.3973
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3973
  data arrival time                                                                   -0.6537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2564


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4390     0.4390
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/CLK (DFFX1)   0.2272   0.0000   0.4390 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/Q (DFFX1)   0.0382   0.2121   0.6512 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[15] (net)     2   6.1324   0.0000   0.6512 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U105/IN1 (MUX21X1)   0.0382   0.0000 &   0.6512 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U105/Q (MUX21X1)   0.0351   0.0650   0.7162 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n19 (net)     1   2.4950   0.0000   0.7162 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/D (DFFX1)   0.0351   0.0000 &   0.7162 f
  data arrival time                                                                    0.7162

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4612     0.4612
  clock reconvergence pessimism                                            -0.0216     0.4396
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/CLK (DFFX1)   0.0000   0.4396 r
  library hold time                                                         0.0202     0.4598
  data required time                                                                   0.4598
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4598
  data arrival time                                                                   -0.7162
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2564


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4288     0.4288
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/CLK (DFFX1)   0.2497   0.0000   0.4288 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/Q (DFFX1)   0.0372   0.2132   0.6420 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1059] (net)     2   5.7013   0.0000   0.6420 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U608/IN1 (MUX21X1)   0.0372  -0.0010 &   0.6410 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U608/Q (MUX21X1)   0.0376   0.0667   0.7078 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1063 (net)     1   3.3421   0.0000   0.7078 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/D (DFFX1)   0.0376  -0.0011 &   0.7067 f
  data arrival time                                                                    0.7067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4592     0.4592
  clock reconvergence pessimism                                            -0.0303     0.4290
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/CLK (DFFX1)   0.0000   0.4290 r
  library hold time                                                         0.0213     0.4503
  data required time                                                                   0.4503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4503
  data arrival time                                                                   -0.7067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2564


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__455_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__455_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4282     0.4282
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__455_/CLK (DFFX1)   0.2497   0.0000   0.4282 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__455_/Q (DFFX1)   0.0377   0.2137   0.6418 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[455] (net)     2   5.9457   0.0000   0.6418 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1281/IN1 (MUX21X1)   0.0377   0.0001 &   0.6419 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1281/Q (MUX21X1)   0.0350   0.0647   0.7066 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n459 (net)     1   2.4374   0.0000   0.7066 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__455_/D (DFFX1)   0.0350   0.0000 &   0.7066 f
  data arrival time                                                                    0.7066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4586     0.4586
  clock reconvergence pessimism                                            -0.0303     0.4283
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__455_/CLK (DFFX1)   0.0000   0.4283 r
  library hold time                                                         0.0219     0.4502
  data required time                                                                   0.4502
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4502
  data arrival time                                                                   -0.7066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2565


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__364_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__364_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4136     0.4136
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__364_/CLK (DFFX1)   0.2130   0.0000   0.4136 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__364_/Q (DFFX1)   0.0363   0.2093   0.6229 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[364] (net)     2   5.2729   0.0000   0.6229 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1382/IN1 (MUX21X1)   0.0363   0.0000 &   0.6229 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1382/Q (MUX21X1)   0.0375   0.0665   0.6894 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n368 (net)     1   3.3136   0.0000   0.6894 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__364_/D (DFFX1)   0.0375  -0.0006 &   0.6888 f
  data arrival time                                                                    0.6888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  clock reconvergence pessimism                                            -0.0379     0.4137
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__364_/CLK (DFFX1)   0.0000   0.4137 r
  library hold time                                                         0.0187     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.6888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2565


  Startpoint: icache_1/vaddr_tl_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3286     0.3286
  icache_1/vaddr_tl_r_reg_3_/CLK (DFFX1)                          0.1969    0.0000     0.3286 r
  icache_1/vaddr_tl_r_reg_3_/Q (DFFX1)                            0.0409    0.1912     0.5199 r
  icache_1/vaddr_tl_r[3] (net)                  2       5.4782              0.0000     0.5199 r
  icache_1/U298/IN2 (AO22X1)                                      0.0409    0.0000 &   0.5199 r
  icache_1/U298/Q (AO22X1)                                        0.0387    0.0821     0.6020 r
  icache_1/n124 (net)                           1       3.4481              0.0000     0.6020 r
  icache_1/addr_tv_r_reg_3_/D (DFFX1)                             0.0387    0.0000 &   0.6020 r
  data arrival time                                                                    0.6020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  clock reconvergence pessimism                                            -0.0438     0.3727
  icache_1/addr_tv_r_reg_3_/CLK (DFFX1)                                     0.0000     0.3727 r
  library hold time                                                        -0.0272     0.3455
  data required time                                                                   0.3455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3455
  data arrival time                                                                   -0.6020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2565


  Startpoint: itlb_1/ppn_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3284     0.3284
  itlb_1/ppn_reg_3_/CLK (DFFX1)                                   0.1969    0.0000     0.3284 r
  itlb_1/ppn_reg_3_/Q (DFFX1)                                     0.1075    0.2237 @   0.5521 r
  itlb_1/itlb_icache_o[3] (net)                 1      28.8992              0.0000     0.5521 r
  itlb_1/itlb_icache_o[3] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5521 r
  itlb_icache[3] (net)                                 28.8992              0.0000     0.5521 r
  icache_1/itlb_icache_data_resp_i[3] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5521 r
  icache_1/itlb_icache_data_resp_i[3] (net)            28.8992              0.0000     0.5521 r
  icache_1/U284/IN2 (AO22X1)                                      0.1077   -0.0236 @   0.5285 r
  icache_1/U284/Q (AO22X1)                                        0.0519    0.1027     0.6312 r
  icache_1/n2185 (net)                          1       8.9905              0.0000     0.6312 r
  icache_1/addr_tv_r_reg_13_/D (DFFX1)                            0.0519    0.0003 &   0.6315 r
  data arrival time                                                                    0.6315

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4363     0.4363
  clock reconvergence pessimism                                            -0.0304     0.4059
  icache_1/addr_tv_r_reg_13_/CLK (DFFX1)                                    0.0000     0.4059 r
  library hold time                                                        -0.0310     0.3749
  data required time                                                                   0.3749
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3749
  data arrival time                                                                   -0.6315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2566


  Startpoint: icache_1/tag_tv_r_reg_0__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_0__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3906     0.3906
  icache_1/tag_tv_r_reg_0__9_/CLK (DFFX1)                         0.1975    0.0000     0.3906 r
  icache_1/tag_tv_r_reg_0__9_/QN (DFFX1)                          0.0605    0.1693     0.5599 r
  icache_1/n126 (net)                           2       7.5589              0.0000     0.5599 r
  icache_1/dp_ipo110/INP (INVX0)                                  0.0605   -0.0018 &   0.5581 r
  icache_1/dp_ipo110/ZN (INVX0)                                   0.0347    0.0256     0.5838 f
  icache_1/n128 (net)                           1       2.3889              0.0000     0.5838 f
  icache_1/U354/IN2 (AO22X1)                                      0.0347    0.0000 &   0.5838 f
  icache_1/U354/Q (AO22X1)                                        0.0389    0.0841     0.6679 f
  icache_1/n2068 (net)                          1       4.9331              0.0000     0.6679 f
  icache_1/tag_tv_r_reg_0__9_/D (DFFX1)                           0.0389    0.0001 &   0.6680 f
  data arrival time                                                                    0.6680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4369     0.4369
  clock reconvergence pessimism                                            -0.0429     0.3940
  icache_1/tag_tv_r_reg_0__9_/CLK (DFFX1)                                   0.0000     0.3940 r
  library hold time                                                         0.0173     0.4113
  data required time                                                                   0.4113
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4113
  data arrival time                                                                   -0.6680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2568


  Startpoint: bp_fe_pc_gen_1/pc_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  bp_fe_pc_gen_1/pc_reg_59_/CLK (DFFX1)                           0.1188    0.0000     0.3673 r
  bp_fe_pc_gen_1/pc_reg_59_/Q (DFFX1)                             0.0898    0.2357 @   0.6030 f
  bp_fe_pc_gen_1/pc_gen_icache_o[59] (net)      5      29.0167              0.0000     0.6030 f
  bp_fe_pc_gen_1/U1282/IN1 (MUX21X1)                              0.0898    0.0005 @   0.6035 f
  bp_fe_pc_gen_1/U1282/Q (MUX21X1)                                0.0564    0.0898     0.6933 f
  bp_fe_pc_gen_1/n636 (net)                     1       9.4519              0.0000     0.6933 f
  bp_fe_pc_gen_1/last_pc_reg_59_/D (DFFX1)                        0.0564   -0.0072 &   0.6861 f
  data arrival time                                                                    0.6861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4981     0.4981
  clock reconvergence pessimism                                            -0.0831     0.4150
  bp_fe_pc_gen_1/last_pc_reg_59_/CLK (DFFX1)                                0.0000     0.4150 r
  library hold time                                                         0.0143     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.6861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2569


  Startpoint: icache_1/vaddr_tl_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/vaddr_tl_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3933     0.3933
  icache_1/vaddr_tl_r_reg_9_/CLK (DFFX1)                          0.0412    0.0000     0.3933 r
  icache_1/vaddr_tl_r_reg_9_/Q (DFFX1)                            0.0451    0.1939     0.5873 f
  icache_1/vaddr_tl_r[9] (net)                  2       9.0504              0.0000     0.5873 f
  icache_1/U948/IN4 (AO22X1)                                      0.0451   -0.0050 &   0.5822 f
  icache_1/U948/Q (AO22X1)                                        0.0354    0.0722     0.6544 f
  icache_1/n163 (net)                           1       3.3254              0.0000     0.6544 f
  icache_1/vaddr_tl_r_reg_9_/D (DFFX1)                            0.0354    0.0000 &   0.6544 f
  data arrival time                                                                    0.6544

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4397     0.4397
  clock reconvergence pessimism                                            -0.0429     0.3968
  icache_1/vaddr_tl_r_reg_9_/CLK (DFFX1)                                    0.0000     0.3968 r
  library hold time                                                         0.0006     0.3974
  data required time                                                                   0.3974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3974
  data arrival time                                                                   -0.6544
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2570


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__433_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__433_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4135     0.4135
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__433_/CLK (DFFX1)   0.2130   0.0000   0.4135 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__433_/Q (DFFX1)   0.0385   0.2111   0.6246 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[972] (net)     2   6.2345   0.0000   0.6246 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U704/IN1 (MUX21X1)   0.0385  -0.0005 &   0.6241 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U704/Q (MUX21X1)   0.0358   0.0656   0.6896 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n976 (net)     1   2.7227   0.0000   0.6896 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__433_/D (DFFX1)   0.0358   0.0000 &   0.6897 f
  data arrival time                                                                    0.6897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  clock reconvergence pessimism                                            -0.0379     0.4135
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__433_/CLK (DFFX1)   0.0000   0.4135 r
  library hold time                                                         0.0191     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.6897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2571


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4543     0.4543
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/CLK (DFFX1)   0.1270   0.0000   0.4543 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/Q (DFFX1)   0.0396   0.2046   0.6588 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1059] (net)     2   6.5958   0.0000   0.6588 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U611/IN1 (MUX21X1)   0.0396  -0.0015 &   0.6573 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U611/Q (MUX21X1)   0.0370   0.0667   0.7240 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1063 (net)     1   3.1250   0.0000   0.7240 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/D (DFFX1)   0.0370   0.0000 &   0.7241 f
  data arrival time                                                                    0.7241

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4785     0.4785
  clock reconvergence pessimism                                            -0.0241     0.4544
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/CLK (DFFX1)   0.0000   0.4544 r
  library hold time                                                         0.0126     0.4670
  data required time                                                                   0.4670
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4670
  data arrival time                                                                   -0.7241
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2571


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_10__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_10__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  icache_1/metadata_mem/notmacro_synth/mem_reg_10__0_/CLK (DFFX1)   0.1409   0.0000    0.3999 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_10__0_/Q (DFFX1)   0.0375    0.2041     0.6040 f
  icache_1/metadata_mem/notmacro_synth/mem[10] (net)     2   5.7182         0.0000     0.6040 f
  icache_1/metadata_mem/notmacro_synth/U22/IN1 (MUX21X1)          0.0375    0.0001 &   0.6041 f
  icache_1/metadata_mem/notmacro_synth/U22/Q (MUX21X1)            0.0365    0.0690     0.6731 f
  icache_1/metadata_mem/notmacro_synth/n69 (net)     1   4.2679             0.0000     0.6731 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_10__0_/D (DFFX1)   0.0365    0.0001 &   0.6731 f
  data arrival time                                                                    0.6731

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  clock reconvergence pessimism                                            -0.0321     0.4021
  icache_1/metadata_mem/notmacro_synth/mem_reg_10__0_/CLK (DFFX1)           0.0000     0.4021 r
  library hold time                                                         0.0138     0.4159
  data required time                                                                   0.4159
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4159
  data arrival time                                                                   -0.6731
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2572


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__0_/CLK (DFFX1)   0.1732   0.0000   0.3798 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__0_/Q (DFFX1)   0.0429   0.2111   0.5910 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[36] (net)     2   8.0996   0.0000   0.5910 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U226/IN2 (MUX21X1)   0.0429  -0.0035 &   0.5875 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U226/Q (MUX21X1)   0.0413   0.0730   0.6605 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n140 (net)     1   5.1538   0.0000   0.6605 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__0_/D (DFFX1)   0.0413  -0.0052 &   0.6553 f
  data arrival time                                                                    0.6553

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4259     0.4259
  clock reconvergence pessimism                                            -0.0429     0.3830
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__0_/CLK (DFFX1)   0.0000   0.3830 r
  library hold time                                                         0.0150     0.3980
  data required time                                                                   0.3980
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3980
  data arrival time                                                                   -0.6553
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2573


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__451_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__451_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4273     0.4273
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__451_/CLK (DFFX1)   0.2497   0.0000   0.4273 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__451_/Q (DFFX1)   0.0377   0.2136   0.6409 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[990] (net)     2   5.9162   0.0000   0.6409 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U685/IN1 (MUX21X1)   0.0377   0.0001 &   0.6410 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U685/Q (MUX21X1)   0.0358   0.0654   0.7064 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n994 (net)     1   2.7348   0.0000   0.7064 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__451_/D (DFFX1)   0.0358   0.0000 &   0.7065 f
  data arrival time                                                                    0.7065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4577     0.4577
  clock reconvergence pessimism                                            -0.0303     0.4275
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__451_/CLK (DFFX1)   0.0000   0.4275 r
  library hold time                                                         0.0217     0.4491
  data required time                                                                   0.4491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4491
  data arrival time                                                                   -0.7065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2573


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4283     0.4283
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_/CLK (DFFX1)   0.2497   0.0000   0.4283 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_/Q (DFFX1)   0.0386   0.2144   0.6427 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[988] (net)     2   6.3129   0.0000   0.6427 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U687/IN1 (MUX21X1)   0.0386  -0.0009 &   0.6418 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U687/Q (MUX21X1)   0.0359   0.0657   0.7075 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n992 (net)     1   2.7718   0.0000   0.7075 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_/D (DFFX1)   0.0359   0.0000 &   0.7075 f
  data arrival time                                                                    0.7075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4588     0.4588
  clock reconvergence pessimism                                            -0.0303     0.4285
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__449_/CLK (DFFX1)   0.0000   0.4285 r
  library hold time                                                         0.0217     0.4502
  data required time                                                                   0.4502
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4502
  data arrival time                                                                   -0.7075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2574


  Startpoint: itlb_1/ppn_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3227     0.3227
  itlb_1/ppn_reg_10_/CLK (DFFX1)                                  0.1969    0.0000     0.3227 r
  itlb_1/ppn_reg_10_/Q (DFFX1)                                    0.1042    0.2221 @   0.5448 r
  itlb_1/itlb_icache_o[10] (net)                1      27.7026              0.0000     0.5448 r
  itlb_1/itlb_icache_o[10] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5448 r
  itlb_icache[10] (net)                                27.7026              0.0000     0.5448 r
  icache_1/itlb_icache_data_resp_i[10] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5448 r
  icache_1/itlb_icache_data_resp_i[10] (net)           27.7026              0.0000     0.5448 r
  icache_1/U276/IN2 (AO22X1)                                      0.1044    0.0025 @   0.5473 r
  icache_1/U276/Q (AO22X1)                                        0.0382    0.0929     0.6401 r
  icache_1/n2206 (net)                          1       4.2509              0.0000     0.6401 r
  icache_1/addr_tv_r_reg_20_/D (DFFX2)                            0.0382   -0.0041 &   0.6360 r
  data arrival time                                                                    0.6360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0304     0.4067
  icache_1/addr_tv_r_reg_20_/CLK (DFFX2)                                    0.0000     0.4067 r
  library hold time                                                        -0.0282     0.3785
  data required time                                                                   0.3785
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3785
  data arrival time                                                                   -0.6360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2575


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3786     0.3786
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__0_/CLK (DFFX1)   0.1731   0.0000   0.3786 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__0_/Q (DFFX1)   0.0383   0.2076   0.5862 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[18] (net)     2   6.1077   0.0000   0.5862 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U236/IN2 (MUX21X1)   0.0383   0.0001 &   0.5863 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U236/Q (MUX21X1)   0.0407   0.0720   0.6582 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n122 (net)     1   5.1008   0.0000   0.6582 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__0_/D (DFFX1)   0.0407  -0.0038 &   0.6544 f
  data arrival time                                                                    0.6544

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4246     0.4246
  clock reconvergence pessimism                                            -0.0429     0.3818
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__0_/CLK (DFFX1)   0.0000   0.3818 r
  library hold time                                                         0.0151     0.3969
  data required time                                                                   0.3969
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3969
  data arrival time                                                                   -0.6544
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2575


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__497_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__497_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4136     0.4136
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__497_/CLK (DFFX1)   0.2130   0.0000   0.4136 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__497_/Q (DFFX1)   0.0394   0.2119   0.6254 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1036] (net)     2   6.6161   0.0000   0.6254 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U634/IN1 (MUX21X1)   0.0394  -0.0007 &   0.6248 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U634/Q (MUX21X1)   0.0364   0.0662   0.6910 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1040 (net)     1   2.9162   0.0000   0.6910 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__497_/D (DFFX1)   0.0364  -0.0008 &   0.6902 f
  data arrival time                                                                    0.6902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  clock reconvergence pessimism                                            -0.0379     0.4136
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__497_/CLK (DFFX1)   0.0000   0.4136 r
  library hold time                                                         0.0189     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.6902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2576


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__433_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__433_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4135     0.4135
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__433_/CLK (DFFX1)   0.2130   0.0000   0.4135 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__433_/Q (DFFX1)   0.0364   0.2094   0.6229 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[433] (net)     2   5.3205   0.0000   0.6229 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1305/IN1 (MUX21X1)   0.0364   0.0000 &   0.6230 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1305/Q (MUX21X1)   0.0387   0.0675   0.6905 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n437 (net)     1   3.7290   0.0000   0.6905 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__433_/D (DFFX1)   0.0387  -0.0008 &   0.6896 f
  data arrival time                                                                    0.6896

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  clock reconvergence pessimism                                            -0.0379     0.4136
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__433_/CLK (DFFX1)   0.0000   0.4136 r
  library hold time                                                         0.0184     0.4320
  data required time                                                                   0.4320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4320
  data arrival time                                                                   -0.6896
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2576


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4387     0.4387
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_/CLK (DFFX1)   0.2272   0.0000   0.4387 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_/Q (DFFX1)   0.0367   0.2109   0.6495 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[51] (net)     2   5.4544   0.0000   0.6495 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U68/IN2 (MUX21X1)   0.0367   0.0000 &   0.6496 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U68/Q (MUX21X1)   0.0372   0.0672   0.7167 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n55 (net)     1   3.2498   0.0000   0.7167 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_/D (DFFX1)   0.0372   0.0000 &   0.7167 f
  data arrival time                                                                    0.7167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4608     0.4608
  clock reconvergence pessimism                                            -0.0216     0.4392
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__15_/CLK (DFFX1)   0.0000   0.4392 r
  library hold time                                                         0.0198     0.4590
  data required time                                                                   0.4590
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4590
  data arrival time                                                                   -0.7167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2578


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4440     0.4440
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_/CLK (DFFX1)   0.2272   0.0000   0.4440 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_/Q (DFFX1)   0.0392   0.2129   0.6569 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[2] (net)     2   6.5569   0.0000   0.6569 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U119/IN1 (MUX21X1)   0.0392  -0.0014 &   0.6555 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U119/Q (MUX21X1)   0.0370   0.0667   0.7222 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n6 (net)     1   3.1430   0.0000   0.7222 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_/D (DFFX1)   0.0370   0.0000 &   0.7222 f
  data arrival time                                                                    0.7222

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4662     0.4662
  clock reconvergence pessimism                                            -0.0216     0.4446
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_/CLK (DFFX1)   0.0000   0.4446 r
  library hold time                                                         0.0198     0.4644
  data required time                                                                   0.4644
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4644
  data arrival time                                                                   -0.7222
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2578


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4389     0.4389
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_/CLK (DFFX1)   0.2600   0.0000   0.4389 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_/Q (DFFX1)   0.0372   0.2140   0.6529 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1073] (net)     2   5.7394   0.0000   0.6529 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U593/IN1 (MUX21X1)   0.0372   0.0000 &   0.6529 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U593/Q (MUX21X1)   0.0366   0.0660   0.7189 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1077 (net)     1   3.0084   0.0000   0.7189 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_/D (DFFX1)   0.0366   0.0000 &   0.7189 f
  data arrival time                                                                    0.7189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4751     0.4751
  clock reconvergence pessimism                                            -0.0361     0.4390
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_/CLK (DFFX1)   0.0000   0.4390 r
  library hold time                                                         0.0221     0.4611
  data required time                                                                   0.4611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4611
  data arrival time                                                                   -0.7189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2579


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_7__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_7__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  icache_1/metadata_mem/notmacro_synth/mem_reg_7__0_/CLK (DFFX1)   0.1409   0.0000     0.3999 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_7__0_/Q (DFFX1)    0.0383    0.2048     0.6047 f
  icache_1/metadata_mem/notmacro_synth/mem[7] (net)     2   6.0672          0.0000     0.6047 f
  icache_1/metadata_mem/notmacro_synth/U31/IN1 (MUX21X1)          0.0383   -0.0008 &   0.6039 f
  icache_1/metadata_mem/notmacro_synth/U31/Q (MUX21X1)            0.0370    0.0696     0.6736 f
  icache_1/metadata_mem/notmacro_synth/n66 (net)     1   4.4813             0.0000     0.6736 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_7__0_/D (DFFX1)    0.0370    0.0001 &   0.6736 f
  data arrival time                                                                    0.6736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  clock reconvergence pessimism                                            -0.0321     0.4021
  icache_1/metadata_mem/notmacro_synth/mem_reg_7__0_/CLK (DFFX1)            0.0000     0.4021 r
  library hold time                                                         0.0137     0.4158
  data required time                                                                   0.4158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4158
  data arrival time                                                                   -0.6736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2579


  Startpoint: icache_1/eaddr_tl_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3282     0.3282
  icache_1/eaddr_tl_r_reg_6_/CLK (DFFX1)                          0.1969    0.0000     0.3282 r
  icache_1/eaddr_tl_r_reg_6_/Q (DFFX1)                            0.0428    0.1925     0.5207 r
  icache_1/eaddr_tl_r[6] (net)                  2       6.1971              0.0000     0.5207 r
  icache_1/U149/IN2 (AO22X1)                                      0.0428    0.0000 &   0.5208 r
  icache_1/U149/Q (AO22X1)                                        0.0399    0.0816     0.6024 r
  icache_1/n202 (net)                           1       3.0810              0.0000     0.6024 r
  icache_1/eaddr_tv_r_reg_6_/D (DFFX1)                            0.0399    0.0000 &   0.6024 r
  data arrival time                                                                    0.6024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4157     0.4157
  clock reconvergence pessimism                                            -0.0438     0.3719
  icache_1/eaddr_tv_r_reg_6_/CLK (DFFX1)                                    0.0000     0.3719 r
  library hold time                                                        -0.0276     0.3444
  data required time                                                                   0.3444
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3444
  data arrival time                                                                   -0.6024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2581


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__449_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__449_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__449_/CLK (DFFX1)   0.2497   0.0000   0.4284 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__449_/Q (DFFX1)   0.0390   0.2147   0.6432 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[449] (net)     2   6.5083   0.0000   0.6432 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1288/IN1 (MUX21X1)   0.0390   0.0001 &   0.6432 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1288/Q (MUX21X1)   0.0354   0.0653   0.7085 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n453 (net)     1   2.5729   0.0000   0.7085 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__449_/D (DFFX1)   0.0354   0.0000 &   0.7086 f
  data arrival time                                                                    0.7086

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4588     0.4588
  clock reconvergence pessimism                                            -0.0303     0.4286
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__449_/CLK (DFFX1)   0.0000   0.4286 r
  library hold time                                                         0.0218     0.4504
  data required time                                                                   0.4504
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4504
  data arrival time                                                                   -0.7086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2582


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__0_/CLK (DFFX1)   0.1732   0.0000   0.3797 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__0_/Q (DFFX1)   0.0457   0.2130   0.5928 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[22] (net)     2   9.3487   0.0000   0.5928 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U234/IN2 (MUX21X1)   0.0457  -0.0073 &   0.5855 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U234/Q (MUX21X1)   0.0414   0.0738   0.6593 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n126 (net)     1   5.2141   0.0000   0.6593 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__0_/D (DFFX1)   0.0414  -0.0033 &   0.6560 f
  data arrival time                                                                    0.6560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4258     0.4258
  clock reconvergence pessimism                                            -0.0429     0.3829
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__0_/CLK (DFFX1)   0.0000   0.3829 r
  library hold time                                                         0.0149     0.3978
  data required time                                                                   0.3978
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3978
  data arrival time                                                                   -0.6560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2582


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  bp_fe_pc_gen_1/last_pc_reg_33_/CLK (DFFX1)                      0.1189    0.0000     0.3689 r
  bp_fe_pc_gen_1/last_pc_reg_33_/Q (DFFX1)                        0.0592    0.2169     0.5859 f
  bp_fe_pc_gen_1/last_pc[33] (net)              2      15.2865              0.0000     0.5859 f
  bp_fe_pc_gen_1/U1339/IN1 (MUX21X1)                              0.0592   -0.0083 &   0.5776 f
  bp_fe_pc_gen_1/U1339/Q (MUX21X1)                                0.0673    0.0931     0.6706 f
  bp_fe_pc_gen_1/n713 (net)                     1      13.8687              0.0000     0.6706 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_33_/D (DFFX1)                 0.0673   -0.0155 &   0.6552 f
  data arrival time                                                                    0.6552

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4717     0.4717
  clock reconvergence pessimism                                            -0.0831     0.3885
  bp_fe_pc_gen_1/icache_miss_pc_reg_33_/CLK (DFFX1)                         0.0000     0.3885 r
  library hold time                                                         0.0084     0.3969
  data required time                                                                   0.3969
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3969
  data arrival time                                                                   -0.6552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2583


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  bp_fe_pc_gen_1/last_pc_reg_44_/CLK (DFFX1)                      0.1191    0.0000     0.3697 r
  bp_fe_pc_gen_1/last_pc_reg_44_/Q (DFFX1)                        0.0457    0.2077     0.5774 f
  bp_fe_pc_gen_1/last_pc[44] (net)              2       9.2530              0.0000     0.5774 f
  bp_fe_pc_gen_1/U1314/IN2 (MUX21X1)                              0.0457   -0.0062 &   0.5712 f
  bp_fe_pc_gen_1/U1314/Q (MUX21X1)                                0.0540    0.0813     0.6526 f
  bp_fe_pc_gen_1/n681 (net)                     1       8.6043              0.0000     0.6526 f
  bp_fe_pc_gen_1/last_pc_reg_44_/D (DFFX1)                        0.0540   -0.0130 &   0.6396 f
  data arrival time                                                                    0.6396

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4568     0.4568
  clock reconvergence pessimism                                            -0.0831     0.3736
  bp_fe_pc_gen_1/last_pc_reg_44_/CLK (DFFX1)                                0.0000     0.3736 r
  library hold time                                                         0.0076     0.3812
  data required time                                                                   0.3812
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3812
  data arrival time                                                                   -0.6396
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4288     0.4288
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_/CLK (DFFX1)   0.2272   0.0000   0.4288 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_/Q (DFFX1)   0.0405   0.2139   0.6427 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[20] (net)     2   7.0929   0.0000   0.6427 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U100/IN1 (MUX21X1)   0.0405  -0.0006 &   0.6421 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U100/Q (MUX21X1)   0.0364   0.0664   0.7085 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n24 (net)     1   2.9004   0.0000   0.7085 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_/D (DFFX1)   0.0364  -0.0011 &   0.7075 f
  data arrival time                                                                    0.7075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0216     0.4291
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_/CLK (DFFX1)   0.0000   0.4291 r
  library hold time                                                         0.0200     0.4491
  data required time                                                                   0.4491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4491
  data arrival time                                                                   -0.7075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2584


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4288     0.4288
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_/CLK (DFFX1)   0.2497   0.0000   0.4288 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_/Q (DFFX1)   0.0410   0.2163   0.6451 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[536] (net)     2   7.3614   0.0000   0.6451 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1192/IN1 (MUX21X1)   0.0410  -0.0026 &   0.6425 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1192/Q (MUX21X1)   0.0365   0.0666   0.7091 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n540 (net)     1   2.9292   0.0000   0.7091 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_/D (DFFX1)   0.0365   0.0000 &   0.7091 f
  data arrival time                                                                    0.7091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4592     0.4592
  clock reconvergence pessimism                                            -0.0303     0.4290
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_/CLK (DFFX1)   0.0000   0.4290 r
  library hold time                                                         0.0215     0.4505
  data required time                                                                   0.4505
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4505
  data arrival time                                                                   -0.7091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2586


  Startpoint: itlb_1/ppn_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3242     0.3242
  itlb_1/ppn_reg_8_/CLK (DFFX1)                                   0.1969    0.0000     0.3242 r
  itlb_1/ppn_reg_8_/Q (DFFX1)                                     0.1004    0.2207 @   0.5449 r
  itlb_1/itlb_icache_o[8] (net)                 1      26.5568              0.0000     0.5449 r
  itlb_1/itlb_icache_o[8] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5449 r
  itlb_icache[8] (net)                                 26.5568              0.0000     0.5449 r
  icache_1/itlb_icache_data_resp_i[8] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5449 r
  icache_1/itlb_icache_data_resp_i[8] (net)            26.5568              0.0000     0.5449 r
  icache_1/U278/IN2 (AO22X1)                                      0.1006    0.0020 @   0.5470 r
  icache_1/U278/Q (AO22X1)                                        0.0423    0.0953     0.6423 r
  icache_1/n2200 (net)                          1       5.6633              0.0000     0.6423 r
  icache_1/addr_tv_r_reg_18_/D (DFFX2)                            0.0423   -0.0060 &   0.6362 r
  data arrival time                                                                    0.6362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0304     0.4067
  icache_1/addr_tv_r_reg_18_/CLK (DFFX2)                                    0.0000     0.4067 r
  library hold time                                                        -0.0292     0.3775
  data required time                                                                   0.3775
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3775
  data arrival time                                                                   -0.6362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2587


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__455_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__455_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4282     0.4282
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__455_/CLK (DFFX1)   0.2497   0.0000   0.4282 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__455_/Q (DFFX1)   0.0389   0.2146   0.6428 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[994] (net)     2   6.4297   0.0000   0.6428 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U680/IN1 (MUX21X1)   0.0389   0.0000 &   0.6428 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U680/Q (MUX21X1)   0.0361   0.0659   0.7087 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n998 (net)     1   2.8288   0.0000   0.7087 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__455_/D (DFFX1)   0.0361   0.0000 &   0.7087 f
  data arrival time                                                                    0.7087

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4586     0.4586
  clock reconvergence pessimism                                            -0.0303     0.4284
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__455_/CLK (DFFX1)   0.0000   0.4284 r
  library hold time                                                         0.0216     0.4500
  data required time                                                                   0.4500
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4500
  data arrival time                                                                   -0.7087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2588


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4135     0.4135
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_/CLK (DFFX1)   0.2130   0.0000   0.4135 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_/Q (DFFX1)   0.0389   0.2115   0.6249 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[47] (net)     2   6.4057   0.0000   0.6249 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1734/IN1 (MUX21X1)   0.0389   0.0001 &   0.6250 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1734/Q (MUX21X1)   0.0396   0.0687   0.6937 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n51 (net)     1   4.0246   0.0000   0.6937 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_/D (DFFX1)   0.0396  -0.0032 &   0.6905 f
  data arrival time                                                                    0.6905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4515     0.4515
  clock reconvergence pessimism                                            -0.0379     0.4135
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_/CLK (DFFX1)   0.0000   0.4135 r
  library hold time                                                         0.0182     0.4317
  data required time                                                                   0.4317
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4317
  data arrival time                                                                   -0.6905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2588


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__173_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__173_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__173_/CLK (DFFX1)   0.1457   0.0000   0.4272 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__173_/Q (DFFX1)   0.0399   0.2065   0.6337 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[173] (net)     2   6.7385   0.0000   0.6337 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1598/IN1 (MUX21X1)   0.0399  -0.0019 &   0.6318 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1598/Q (MUX21X1)   0.0424   0.0712   0.7029 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n177 (net)     1   4.9904   0.0000   0.7029 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__173_/D (DFFX1)   0.0424  -0.0025 &   0.7004 f
  data arrival time                                                                    0.7004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  clock reconvergence pessimism                                            -0.0228     0.4290
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__173_/CLK (DFFX1)   0.0000   0.4290 r
  library hold time                                                         0.0127     0.4416
  data required time                                                                   0.4416
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4416
  data arrival time                                                                   -0.7004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2588


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  bp_fe_pc_gen_1/last_pc_reg_44_/CLK (DFFX1)                      0.1191    0.0000     0.3697 r
  bp_fe_pc_gen_1/last_pc_reg_44_/Q (DFFX1)                        0.0457    0.2077     0.5774 f
  bp_fe_pc_gen_1/last_pc[44] (net)              2       9.2530              0.0000     0.5774 f
  bp_fe_pc_gen_1/U1315/IN1 (MUX21X1)                              0.0457   -0.0062 &   0.5712 f
  bp_fe_pc_gen_1/U1315/Q (MUX21X1)                                0.0571    0.0833     0.6545 f
  bp_fe_pc_gen_1/n680 (net)                     1      10.1865              0.0000     0.6545 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_44_/D (DFFX1)                 0.0571   -0.0162 &   0.6384 f
  data arrival time                                                                    0.6384

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4559     0.4559
  clock reconvergence pessimism                                            -0.0831     0.3727
  bp_fe_pc_gen_1/icache_miss_pc_reg_44_/CLK (DFFX1)                         0.0000     0.3727 r
  library hold time                                                         0.0068     0.3796
  data required time                                                                   0.3796
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3796
  data arrival time                                                                   -0.6384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2588


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__185_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__185_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4271     0.4271
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__185_/CLK (DFFX1)   0.1457   0.0000   0.4271 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__185_/Q (DFFX1)   0.0382   0.2051   0.6323 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[185] (net)     2   6.0161   0.0000   0.6323 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1584/IN1 (MUX21X1)   0.0382   0.0001 &   0.6323 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1584/Q (MUX21X1)   0.0414   0.0700   0.7023 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n189 (net)     1   4.6438   0.0000   0.7023 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__185_/D (DFFX1)   0.0414  -0.0016 &   0.7007 f
  data arrival time                                                                    0.7007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  clock reconvergence pessimism                                            -0.0228     0.4289
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__185_/CLK (DFFX1)   0.0000   0.4289 r
  library hold time                                                         0.0129     0.4419
  data required time                                                                   0.4419
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4419
  data arrival time                                                                   -0.7007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2588


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__0_/CLK (DFFX1)   0.1732   0.0000   0.3796 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__0_/Q (DFFX1)   0.0397   0.2087   0.5883 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[58] (net)     2   6.6769   0.0000   0.5883 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U215/IN2 (MUX21X1)   0.0397  -0.0005 &   0.5878 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U215/Q (MUX21X1)   0.0419   0.0714   0.6592 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n162 (net)     1   4.7567   0.0000   0.6592 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__0_/D (DFFX1)   0.0419  -0.0028 &   0.6564 f
  data arrival time                                                                    0.6564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  clock reconvergence pessimism                                            -0.0429     0.3828
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__0_/CLK (DFFX1)   0.0000   0.3828 r
  library hold time                                                         0.0148     0.3976
  data required time                                                                   0.3976
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3976
  data arrival time                                                                   -0.6564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2589


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4287     0.4287
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/CLK (DFFX1)   0.2497   0.0000   0.4287 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/Q (DFFX1)   0.0402   0.2157   0.6444 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[519] (net)     2   7.0126   0.0000   0.6444 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1210/IN1 (MUX21X1)   0.0402  -0.0026 &   0.6418 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1210/Q (MUX21X1)   0.0382   0.0679   0.7097 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n523 (net)     1   3.5512   0.0000   0.7097 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/D (DFFX1)   0.0382  -0.0007 &   0.7090 f
  data arrival time                                                                    0.7090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4592     0.4592
  clock reconvergence pessimism                                            -0.0303     0.4289
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/CLK (DFFX1)   0.0000   0.4289 r
  library hold time                                                         0.0212     0.4501
  data required time                                                                   0.4501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4501
  data arrival time                                                                   -0.7090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2589


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4530     0.4530
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_/CLK (DFFX1)   0.1272   0.0000   0.4530 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_/Q (DFFX1)   0.0410   0.2057   0.6587 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[520] (net)     2   7.1937   0.0000   0.6587 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1212/IN1 (MUX21X1)   0.0410   0.0001 &   0.6588 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1212/Q (MUX21X1)   0.0348   0.0664   0.7252 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n524 (net)     1   2.8418   0.0000   0.7252 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_/D (DFFX1)   0.0348   0.0000 &   0.7252 f
  data arrival time                                                                    0.7252

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4772     0.4772
  clock reconvergence pessimism                                            -0.0241     0.4531
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_/CLK (DFFX1)   0.0000   0.4531 r
  library hold time                                                         0.0132     0.4662
  data required time                                                                   0.4662
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4662
  data arrival time                                                                   -0.7252
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2590


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__179_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4292     0.4292
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__179_/CLK (DFFX1)   0.1459   0.0000   0.4292 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__179_/Q (DFFX1)   0.0412   0.2075   0.6367 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[719] (net)     2   7.2877   0.0000   0.6367 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U990/IN1 (MUX21X1)   0.0412  -0.0017 &   0.6350 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U990/Q (MUX21X1)   0.0402   0.0697   0.7046 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n723 (net)     1   4.2323   0.0000   0.7046 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__179_/D (DFFX1)   0.0402  -0.0014 &   0.7033 f
  data arrival time                                                                    0.7033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4538     0.4538
  clock reconvergence pessimism                                            -0.0228     0.4310
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__179_/CLK (DFFX1)   0.0000   0.4310 r
  library hold time                                                         0.0132     0.4442
  data required time                                                                   0.4442
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4442
  data arrival time                                                                   -0.7033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2591


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__451_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__451_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__451_/CLK (DFFX1)   0.2497   0.0000   0.4272 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__451_/Q (DFFX1)   0.0388   0.2145   0.6417 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[451] (net)     2   6.4103   0.0000   0.6417 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1286/IN1 (MUX21X1)   0.0388   0.0001 &   0.6418 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1286/Q (MUX21X1)   0.0372   0.0668   0.7086 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n455 (net)     1   3.2197   0.0000   0.7086 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__451_/D (DFFX1)   0.0372  -0.0008 &   0.7078 f
  data arrival time                                                                    0.7078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4576     0.4576
  clock reconvergence pessimism                                            -0.0303     0.4273
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__451_/CLK (DFFX1)   0.0000   0.4273 r
  library hold time                                                         0.0214     0.4487
  data required time                                                                   0.4487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4487
  data arrival time                                                                   -0.7078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2591


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4529     0.4529
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_/CLK (DFFX1)   0.1271   0.0000   0.4529 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_/Q (DFFX1)   0.0395   0.2045   0.6574 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[536] (net)     2   6.5362   0.0000   0.6574 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1195/IN1 (MUX21X1)   0.0395  -0.0009 &   0.6565 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1195/Q (MUX21X1)   0.0373   0.0681   0.7247 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n540 (net)     1   3.7403   0.0000   0.7247 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_/D (DFFX1)   0.0373   0.0000 &   0.7247 f
  data arrival time                                                                    0.7247

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4771     0.4771
  clock reconvergence pessimism                                            -0.0241     0.4530
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_/CLK (DFFX1)   0.0000   0.4530 r
  library hold time                                                         0.0125     0.4655
  data required time                                                                   0.4655
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4655
  data arrival time                                                                   -0.7247
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2592


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4528     0.4528
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_/CLK (DFFX1)   0.1271   0.0000   0.4528 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_/Q (DFFX1)   0.0407   0.2055   0.6583 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1074] (net)     2   7.0647   0.0000   0.6583 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U595/IN1 (MUX21X1)   0.0407  -0.0025 &   0.6558 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U595/Q (MUX21X1)   0.0389   0.0685   0.7243 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1078 (net)     1   3.7825   0.0000   0.7243 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_/D (DFFX1)   0.0389   0.0000 &   0.7244 f
  data arrival time                                                                    0.7244

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4770     0.4770
  clock reconvergence pessimism                                            -0.0241     0.4529
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_/CLK (DFFX1)   0.0000   0.4529 r
  library hold time                                                         0.0121     0.4651
  data required time                                                                   0.4651
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4651
  data arrival time                                                                   -0.7244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2593


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4123     0.4123
  bp_fe_pc_gen_1/last_pc_reg_52_/CLK (DFFX1)                      0.2107    0.0000     0.4123 r
  bp_fe_pc_gen_1/last_pc_reg_52_/Q (DFFX1)                        0.0502    0.2192     0.6315 f
  bp_fe_pc_gen_1/last_pc[52] (net)              2      11.3469              0.0000     0.6315 f
  bp_fe_pc_gen_1/U1298/IN1 (MUX21X1)                              0.0502   -0.0064 &   0.6252 f
  bp_fe_pc_gen_1/U1298/Q (MUX21X1)                                0.0376    0.0692     0.6944 f
  bp_fe_pc_gen_1/n656 (net)                     1       3.2234              0.0000     0.6944 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_52_/D (DFFX1)                 0.0376   -0.0012 &   0.6932 f
  data arrival time                                                                    0.6932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4985     0.4985
  clock reconvergence pessimism                                            -0.0831     0.4153
  bp_fe_pc_gen_1/icache_miss_pc_reg_52_/CLK (DFFX1)                         0.0000     0.4153 r
  library hold time                                                         0.0185     0.4338
  data required time                                                                   0.4338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4338
  data arrival time                                                                   -0.6932
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2594


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__236_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3828     0.3828
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__236_/CLK (DFFX1)   0.1525   0.0000   0.3828 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__236_/Q (DFFX1)   0.0438   0.2099   0.5927 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[236] (net)     2   8.4378   0.0000   0.5927 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1525/IN1 (MUX21X1)   0.0438  -0.0047 &   0.5880 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1525/Q (MUX21X1)   0.0466   0.0753   0.6633 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n240 (net)     1   6.3984   0.0000   0.6633 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__236_/D (DFFX1)   0.0466  -0.0088 &   0.6545 f
  data arrival time                                                                    0.6545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4136     0.4136
  clock reconvergence pessimism                                            -0.0307     0.3829
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__236_/CLK (DFFX1)   0.0000   0.3829 r
  library hold time                                                         0.0122     0.3951
  data required time                                                                   0.3951
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3951
  data arrival time                                                                   -0.6545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2594


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3785     0.3785
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__1_/CLK (DFFX1)   0.1731   0.0000   0.3785 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__1_/Q (DFFX1)   0.0432   0.2113   0.5898 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[33] (net)     3   8.1998   0.0000   0.5898 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U208/IN2 (MUX21X1)   0.0432  -0.0010 &   0.5888 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U208/Q (MUX21X1)   0.0406   0.0723   0.6611 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n137 (net)     1   4.8139   0.0000   0.6611 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__1_/D (DFFX1)   0.0406  -0.0048 &   0.6563 f
  data arrival time                                                                    0.6563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4246     0.4246
  clock reconvergence pessimism                                            -0.0429     0.3817
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__1_/CLK (DFFX1)   0.0000   0.3817 r
  library hold time                                                         0.0151     0.3968
  data required time                                                                   0.3968
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3968
  data arrival time                                                                   -0.6563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2595


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__209_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__209_/CLK (DFFX1)   0.1523   0.0000   0.3808 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__209_/Q (DFFX1)   0.0443   0.2103   0.5911 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[209] (net)     2   8.6960   0.0000   0.5911 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1555/IN1 (MUX21X1)   0.0443  -0.0010 &   0.5901 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1555/Q (MUX21X1)   0.0367   0.0674   0.6575 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n213 (net)     1   2.9800   0.0000   0.6575 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__209_/D (DFFX1)   0.0367  -0.0026 &   0.6549 f
  data arrival time                                                                    0.6549

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                            -0.0307     0.3808
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__209_/CLK (DFFX1)   0.0000   0.3808 r
  library hold time                                                         0.0145     0.3954
  data required time                                                                   0.3954
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3954
  data arrival time                                                                   -0.6549
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2595


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__454_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__454_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4286     0.4286
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__454_/CLK (DFFX1)   0.2497   0.0000   0.4286 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__454_/Q (DFFX1)   0.0394   0.2151   0.6436 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[993] (net)     2   6.6770   0.0000   0.6436 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U682/IN1 (MUX21X1)   0.0394   0.0001 &   0.6437 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U682/Q (MUX21X1)   0.0364   0.0662   0.7099 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n997 (net)     1   2.9110   0.0000   0.7099 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__454_/D (DFFX1)   0.0364   0.0000 &   0.7099 f
  data arrival time                                                                    0.7099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4590     0.4590
  clock reconvergence pessimism                                            -0.0303     0.4287
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__454_/CLK (DFFX1)   0.0000   0.4287 r
  library hold time                                                         0.0216     0.4503
  data required time                                                                   0.4503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4503
  data arrival time                                                                   -0.7099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2596


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_/CLK (DFFX1)   0.2135   0.0000   0.4176 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_/Q (DFFX1)   0.0401   0.2125   0.6301 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[303] (net)     2   6.9270   0.0000   0.6301 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1450/IN1 (MUX21X1)   0.0401  -0.0028 &   0.6273 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1450/Q (MUX21X1)   0.0456   0.0738   0.7010 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n307 (net)     1   6.0802   0.0000   0.7010 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_/D (DFFX1)   0.0456  -0.0067 &   0.6943 f
  data arrival time                                                                    0.6943

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4557     0.4557
  clock reconvergence pessimism                                            -0.0379     0.4177
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_/CLK (DFFX1)   0.0000   0.4177 r
  library hold time                                                         0.0169     0.4347
  data required time                                                                   0.4347
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4347
  data arrival time                                                                   -0.6943
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2597


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__454_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__454_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4285     0.4285
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__454_/CLK (DFFX1)   0.2497   0.0000   0.4285 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__454_/Q (DFFX1)   0.0398   0.2153   0.6438 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[454] (net)     2   6.8188   0.0000   0.6438 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1283/IN1 (MUX21X1)   0.0398  -0.0015 &   0.6423 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1283/Q (MUX21X1)   0.0377   0.0673   0.7096 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n458 (net)     1   3.3555   0.0000   0.7096 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__454_/D (DFFX1)   0.0377   0.0000 &   0.7096 f
  data arrival time                                                                    0.7096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4589     0.4589
  clock reconvergence pessimism                                            -0.0303     0.4286
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__454_/CLK (DFFX1)   0.0000   0.4286 r
  library hold time                                                         0.0213     0.4499
  data required time                                                                   0.4499
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4499
  data arrival time                                                                   -0.7096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2597


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  bp_fe_pc_gen_1/last_pc_reg_45_/CLK (DFFX1)                      0.1190    0.0000     0.3682 r
  bp_fe_pc_gen_1/last_pc_reg_45_/Q (DFFX1)                        0.0542    0.2136     0.5817 f
  bp_fe_pc_gen_1/last_pc[45] (net)              2      13.0567              0.0000     0.5817 f
  bp_fe_pc_gen_1/U1312/IN2 (MUX21X1)                              0.0542   -0.0142 &   0.5676 f
  bp_fe_pc_gen_1/U1312/Q (MUX21X1)                                0.0586    0.0862     0.6538 f
  bp_fe_pc_gen_1/n678 (net)                     1      10.2569              0.0000     0.6538 f
  bp_fe_pc_gen_1/last_pc_reg_45_/D (DFFX1)                        0.0586   -0.0156 &   0.6382 f
  data arrival time                                                                    0.6382

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4551     0.4551
  clock reconvergence pessimism                                            -0.0831     0.3720
  bp_fe_pc_gen_1/last_pc_reg_45_/CLK (DFFX1)                                0.0000     0.3720 r
  library hold time                                                         0.0065     0.3785
  data required time                                                                   0.3785
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3785
  data arrival time                                                                   -0.6382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2597


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__1_/CLK (DFFX1)   0.1732   0.0000   0.3782 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__1_/Q (DFFX1)   0.0459   0.2132   0.5914 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[59] (net)     3   9.4216   0.0000   0.5914 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U186/IN2 (MUX21X1)   0.0459  -0.0029 &   0.5885 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U186/Q (MUX21X1)   0.0395   0.0706   0.6591 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n163 (net)     1   3.8590   0.0000   0.6591 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__1_/D (DFFX1)   0.0395  -0.0026 &   0.6565 f
  data arrival time                                                                    0.6565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4242     0.4242
  clock reconvergence pessimism                                            -0.0429     0.3814
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_29__1_/CLK (DFFX1)   0.0000   0.3814 r
  library hold time                                                         0.0154     0.3967
  data required time                                                                   0.3967
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3967
  data arrival time                                                                   -0.6565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2597


  Startpoint: icache_1/tag_tv_r_reg_0__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_0__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3903     0.3903
  icache_1/tag_tv_r_reg_0__3_/CLK (DFFX1)                         0.1973    0.0000     0.3903 r
  icache_1/tag_tv_r_reg_0__3_/Q (DFFX1)                           0.0301    0.2030     0.5933 f
  icache_1/tag_tv_r[3] (net)                    1       2.5836              0.0000     0.5933 f
  icache_1/U345/IN2 (AO22X1)                                      0.0301    0.0000 &   0.5933 f
  icache_1/U345/Q (AO22X1)                                        0.0332    0.0787     0.6720 f
  icache_1/n2050 (net)                          1       2.9564              0.0000     0.6720 f
  icache_1/tag_tv_r_reg_0__3_/D (DFFX1)                           0.0332    0.0000 &   0.6720 f
  data arrival time                                                                    0.6720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4366     0.4366
  clock reconvergence pessimism                                            -0.0429     0.3937
  icache_1/tag_tv_r_reg_0__3_/CLK (DFFX1)                                   0.0000     0.3937 r
  library hold time                                                         0.0185     0.4123
  data required time                                                                   0.4123
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4123
  data arrival time                                                                   -0.6720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2598


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4389     0.4389
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_/CLK (DFFX1)   0.2600   0.0000   0.4389 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_/Q (DFFX1)   0.0369   0.2137   0.6526 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[534] (net)     2   5.6038   0.0000   0.6526 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1194/IN1 (MUX21X1)   0.0369   0.0001 &   0.6527 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1194/Q (MUX21X1)   0.0391   0.0679   0.7206 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n538 (net)     1   3.8683   0.0000   0.7206 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_/D (DFFX1)   0.0391   0.0001 &   0.7207 f
  data arrival time                                                                    0.7207

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4751     0.4751
  clock reconvergence pessimism                                            -0.0361     0.4390
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_/CLK (DFFX1)   0.0000   0.4390 r
  library hold time                                                         0.0215     0.4605
  data required time                                                                   0.4605
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4605
  data arrival time                                                                   -0.7207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2601


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4287     0.4287
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_/CLK (DFFX1)   0.2497   0.0000   0.4287 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_/Q (DFFX1)   0.0401   0.2156   0.6443 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1074] (net)     2   6.9749   0.0000   0.6443 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U592/IN1 (MUX21X1)   0.0401   0.0001 &   0.6444 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U592/Q (MUX21X1)   0.0371   0.0669   0.7113 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1078 (net)     1   3.1660   0.0000   0.7113 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_/D (DFFX1)   0.0371  -0.0009 &   0.7105 f
  data arrival time                                                                    0.7105

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4591     0.4591
  clock reconvergence pessimism                                            -0.0303     0.4289
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_/CLK (DFFX1)   0.0000   0.4289 r
  library hold time                                                         0.0214     0.4503
  data required time                                                                   0.4503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4503
  data arrival time                                                                   -0.7105
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2602


  Startpoint: icache_1/tag_tv_r_reg_1__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3900     0.3900
  icache_1/tag_tv_r_reg_1__3_/CLK (DFFX1)                         0.1975    0.0000     0.3900 r
  icache_1/tag_tv_r_reg_1__3_/Q (DFFX1)                           0.0309    0.2036     0.5936 f
  icache_1/tag_tv_r[15] (net)                   1       2.9303              0.0000     0.5936 f
  icache_1/U314/IN2 (AO22X1)                                      0.0309    0.0000 &   0.5937 f
  icache_1/U314/Q (AO22X1)                                        0.0328    0.0785     0.6722 f
  icache_1/n2086 (net)                          1       2.8264              0.0000     0.6722 f
  icache_1/tag_tv_r_reg_1__3_/D (DFFX1)                           0.0328    0.0000 &   0.6722 f
  data arrival time                                                                    0.6722

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4362     0.4362
  clock reconvergence pessimism                                            -0.0429     0.3934
  icache_1/tag_tv_r_reg_1__3_/CLK (DFFX1)                                   0.0000     0.3934 r
  library hold time                                                         0.0186     0.4120
  data required time                                                                   0.4120
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4120
  data arrival time                                                                   -0.6722
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2602


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4303     0.4303
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/CLK (DFFX1)   0.1191   0.0000   0.4303 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/Q (DFFX1)   0.0443   0.2068   0.6371 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[933] (net)     2   8.6436   0.0000   0.6371 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U752/IN1 (MUX21X1)   0.0443  -0.0046 &   0.6324 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U752/Q (MUX21X1)   0.0490   0.0773   0.7098 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n937 (net)     1   7.2356   0.0000   0.7098 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/D (DFFX1)   0.0490  -0.0089 &   0.7009 f
  data arrival time                                                                    0.7009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4542     0.4542
  clock reconvergence pessimism                                            -0.0223     0.4320
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/CLK (DFFX1)   0.0000   0.4320 r
  library hold time                                                         0.0087     0.4407
  data required time                                                                   0.4407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4407
  data arrival time                                                                   -0.7009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2602


  Startpoint: icache_1/eaddr_tl_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3282     0.3282
  icache_1/eaddr_tl_r_reg_3_/CLK (DFFX1)                          0.1969    0.0000     0.3282 r
  icache_1/eaddr_tl_r_reg_3_/Q (DFFX1)                            0.0472    0.1954     0.5235 r
  icache_1/eaddr_tl_r[3] (net)                  2       7.8017              0.0000     0.5235 r
  icache_1/U139/IN2 (AO22X1)                                      0.0472    0.0001 &   0.5236 r
  icache_1/U139/Q (AO22X1)                                        0.0346    0.0820     0.6057 r
  icache_1/n184 (net)                           1       2.9980              0.0000     0.6057 r
  icache_1/eaddr_tv_r_reg_3_/D (DFFX1)                            0.0346    0.0000 &   0.6057 r
  data arrival time                                                                    0.6057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4153     0.4153
  clock reconvergence pessimism                                            -0.0438     0.3715
  icache_1/eaddr_tv_r_reg_3_/CLK (DFFX1)                                    0.0000     0.3715 r
  library hold time                                                        -0.0261     0.3455
  data required time                                                                   0.3455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3455
  data arrival time                                                                   -0.6057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2602


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_17__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_17__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_17__0_/CLK (DFFX1)   0.1732   0.0000   0.3796 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_17__0_/Q (DFFX1)   0.0395   0.2085   0.5881 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[34] (net)     2   6.5966   0.0000   0.5881 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U227/IN2 (MUX21X1)   0.0395  -0.0007 &   0.5874 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U227/Q (MUX21X1)   0.0417   0.0724   0.6598 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n138 (net)     1   5.1766   0.0000   0.6598 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_17__0_/D (DFFX1)   0.0417  -0.0019 &   0.6579 f
  data arrival time                                                                    0.6579

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  clock reconvergence pessimism                                            -0.0429     0.3828
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_17__0_/CLK (DFFX1)   0.0000   0.3828 r
  library hold time                                                         0.0148     0.3976
  data required time                                                                   0.3976
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3976
  data arrival time                                                                   -0.6579
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2603


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_14__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_14__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  icache_1/metadata_mem/notmacro_synth/mem_reg_14__0_/CLK (DFFX1)   0.1409   0.0000    0.3999 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_14__0_/Q (DFFX1)   0.0415    0.2073     0.6072 f
  icache_1/metadata_mem/notmacro_synth/mem[14] (net)     2   7.4147         0.0000     0.6072 f
  icache_1/metadata_mem/notmacro_synth/U10/IN1 (MUX21X1)          0.0415   -0.0012 &   0.6060 f
  icache_1/metadata_mem/notmacro_synth/U10/Q (MUX21X1)            0.0394    0.0722     0.6782 f
  icache_1/metadata_mem/notmacro_synth/n73 (net)     1   5.3007             0.0000     0.6782 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_14__0_/D (DFFX1)   0.0394   -0.0026 &   0.6756 f
  data arrival time                                                                    0.6756

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  clock reconvergence pessimism                                            -0.0321     0.4021
  icache_1/metadata_mem/notmacro_synth/mem_reg_14__0_/CLK (DFFX1)           0.0000     0.4021 r
  library hold time                                                         0.0131     0.4152
  data required time                                                                   0.4152
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4152
  data arrival time                                                                   -0.6756
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2605


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4157     0.4157
  bp_fe_pc_gen_1/last_pc_reg_43_/CLK (DFFX1)                      0.2109    0.0000     0.4157 r
  bp_fe_pc_gen_1/last_pc_reg_43_/Q (DFFX1)                        0.0421    0.2138     0.6295 f
  bp_fe_pc_gen_1/last_pc[43] (net)              2       7.7852              0.0000     0.6295 f
  bp_fe_pc_gen_1/U1316/IN2 (MUX21X1)                              0.0421   -0.0028 &   0.6268 f
  bp_fe_pc_gen_1/U1316/Q (MUX21X1)                                0.0417    0.0710     0.6978 f
  bp_fe_pc_gen_1/n684 (net)                     1       4.3644              0.0000     0.6978 f
  bp_fe_pc_gen_1/last_pc_reg_43_/D (DFFX1)                        0.0417   -0.0016 &   0.6962 f
  data arrival time                                                                    0.6962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5012     0.5012
  clock reconvergence pessimism                                            -0.0831     0.4181
  bp_fe_pc_gen_1/last_pc_reg_43_/CLK (DFFX1)                                0.0000     0.4181 r
  library hold time                                                         0.0176     0.4357
  data required time                                                                   0.4357
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4357
  data arrival time                                                                   -0.6962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2605


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_190_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3815     0.3815
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_190_/CLK (DFFX1)   0.1735   0.0000   0.3815 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_190_/Q (DFFX1)   0.0353   0.2052   0.5867 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[190] (net)     2   4.8068   0.0000   0.5867 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U865/IN1 (AO22X1)   0.0353   0.0001 &   0.5867 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U865/Q (AO22X1)   0.0357   0.0768   0.6636 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n460 (net)     1   3.0808   0.0000   0.6636 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_190_/D (DFFX1)   0.0357  -0.0019 &   0.6616 f
  data arrival time                                                                    0.6616

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4276     0.4276
  clock reconvergence pessimism                                            -0.0429     0.3847
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_190_/CLK (DFFX1)   0.0000   0.3847 r
  library hold time                                                         0.0163     0.4010
  data required time                                                                   0.4010
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4010
  data arrival time                                                                   -0.6616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2606


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  bp_fe_pc_gen_1/last_pc_reg_40_/CLK (DFFX1)                      0.1191    0.0000     0.3697 r
  bp_fe_pc_gen_1/last_pc_reg_40_/Q (DFFX1)                        0.0469    0.2086     0.5783 f
  bp_fe_pc_gen_1/last_pc[40] (net)              2       9.7962              0.0000     0.5783 f
  bp_fe_pc_gen_1/U1323/IN2 (MUX21X1)                              0.0469   -0.0079 &   0.5704 f
  bp_fe_pc_gen_1/U1323/Q (MUX21X1)                                0.0542    0.0817     0.6521 f
  bp_fe_pc_gen_1/n693 (net)                     1       8.6555              0.0000     0.6521 f
  bp_fe_pc_gen_1/last_pc_reg_40_/D (DFFX1)                        0.0542   -0.0103 &   0.6418 f
  data arrival time                                                                    0.6418

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4568     0.4568
  clock reconvergence pessimism                                            -0.0831     0.3736
  bp_fe_pc_gen_1/last_pc_reg_40_/CLK (DFFX1)                                0.0000     0.3736 r
  library hold time                                                         0.0075     0.3811
  data required time                                                                   0.3811
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3811
  data arrival time                                                                   -0.6418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2606


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__185_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__185_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__185_/CLK (DFFX1)   0.1457   0.0000   0.4272 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__185_/Q (DFFX1)   0.0436   0.2093   0.6365 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[725] (net)     2   8.3840   0.0000   0.6365 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U982/IN1 (MUX21X1)   0.0436  -0.0015 &   0.6350 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U982/Q (MUX21X1)   0.0410   0.0708   0.7057 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n729 (net)     1   4.4871   0.0000   0.7057 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__185_/D (DFFX1)   0.0410  -0.0030 &   0.7027 f
  data arrival time                                                                    0.7027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  clock reconvergence pessimism                                            -0.0228     0.4290
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__185_/CLK (DFFX1)   0.0000   0.4290 r
  library hold time                                                         0.0130     0.4420
  data required time                                                                   0.4420
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4420
  data arrival time                                                                   -0.7027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2607


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__535_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__535_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4286     0.4286
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__535_/CLK (DFFX1)   0.2497   0.0000   0.4286 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__535_/Q (DFFX1)   0.0389   0.2146   0.6432 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[535] (net)     2   6.4386   0.0000   0.6432 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1193/IN1 (MUX21X1)   0.0389   0.0001 &   0.6433 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1193/Q (MUX21X1)   0.0380   0.0674   0.7107 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n539 (net)     1   3.4833   0.0000   0.7107 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__535_/D (DFFX1)   0.0380   0.0000 &   0.7108 f
  data arrival time                                                                    0.7108

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4591     0.4591
  clock reconvergence pessimism                                            -0.0303     0.4288
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__535_/CLK (DFFX1)   0.0000   0.4288 r
  library hold time                                                         0.0212     0.4500
  data required time                                                                   0.4500
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4500
  data arrival time                                                                   -0.7108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2607


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__47_/CLK (DFFX1)   0.2130   0.0000   0.4134 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__47_/Q (DFFX1)   0.0451   0.2160   0.6294 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[586] (net)     2   9.1038   0.0000   0.6294 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1133/IN1 (MUX21X1)   0.0451  -0.0012 &   0.6283 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1133/Q (MUX21X1)   0.0379   0.0685   0.6968 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n590 (net)     1   3.4021   0.0000   0.6968 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__47_/D (DFFX1)   0.0379  -0.0040 &   0.6929 f
  data arrival time                                                                    0.6929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4514     0.4514
  clock reconvergence pessimism                                            -0.0379     0.4135
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__47_/CLK (DFFX1)   0.0000   0.4135 r
  library hold time                                                         0.0186     0.4321
  data required time                                                                   0.4321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4321
  data arrival time                                                                   -0.6929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2608


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__362_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__362_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4136     0.4136
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__362_/CLK (DFFX1)   0.2130   0.0000   0.4136 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__362_/Q (DFFX1)   0.0385   0.2111   0.6247 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[901] (net)     2   6.2168   0.0000   0.6247 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U783/IN1 (MUX21X1)   0.0385   0.0001 &   0.6248 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U783/Q (MUX21X1)   0.0426   0.0711   0.6959 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n905 (net)     1   5.0758   0.0000   0.6959 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__362_/D (DFFX1)   0.0426  -0.0039 &   0.6920 f
  data arrival time                                                                    0.6920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  clock reconvergence pessimism                                            -0.0379     0.4136
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__362_/CLK (DFFX1)   0.0000   0.4136 r
  library hold time                                                         0.0175     0.4312
  data required time                                                                   0.4312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4312
  data arrival time                                                                   -0.6920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2608


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_191_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3810     0.3810
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_191_/CLK (DFFX1)   0.1806   0.0000   0.3810 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_191_/Q (DFFX1)   0.0370   0.2071   0.5880 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[191] (net)     2   5.5215   0.0000   0.5880 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U864/IN1 (AO22X1)   0.0370  -0.0031 &   0.5850 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U864/Q (AO22X1)   0.0354   0.0768   0.6618 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n462 (net)     1   2.9702   0.0000   0.6618 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_191_/D (DFFX1)   0.0354   0.0000 &   0.6618 f
  data arrival time                                                                    0.6618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4270     0.4270
  clock reconvergence pessimism                                            -0.0429     0.3841
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_191_/CLK (DFFX1)   0.0000   0.3841 r
  library hold time                                                         0.0168     0.4009
  data required time                                                                   0.4009
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4009
  data arrival time                                                                   -0.6618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2609


  Startpoint: icache_1/addr_tv_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/miss_addr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3286     0.3286
  icache_1/addr_tv_r_reg_0_/CLK (DFFX1)                           0.1969    0.0000     0.3286 r
  icache_1/addr_tv_r_reg_0_/Q (DFFX1)                             0.0510    0.1975     0.5261 r
  icache_1/addr_tv_r[0] (net)                   2       9.2669              0.0000     0.5261 r
  icache_1/lce/miss_addr_i[0] (bp_fe_lce_data_width_p64_lce_data_width_p512_lce_addr_width_p22_icache_sets_p16_ways_p8_icache_tag_width_p12_num_cce_p1_num_lce_p1_block_size_in_bytes_p8_0)   0.0000   0.5261 r
  icache_1/lce/miss_addr_i[0] (net)                     9.2669              0.0000     0.5261 r
  icache_1/lce/lce_req/miss_addr_i[0] (bp_fe_lce_req_data_width_p64_lce_addr_width_p22_num_cce_p1_num_lce_p1_icache_sets_p16_ways_p8_block_size_in_bytes_p8_0)   0.0000   0.5261 r
  icache_1/lce/lce_req/miss_addr_i[0] (net)             9.2669              0.0000     0.5261 r
  icache_1/lce/lce_req/U82/IN2 (AO22X1)                           0.0510    0.0002 &   0.5263 r
  icache_1/lce/lce_req/U82/Q (AO22X1)                             0.0341    0.0816     0.6079 r
  icache_1/lce/lce_req/n33 (net)                1       2.5160              0.0000     0.6079 r
  icache_1/lce/lce_req/miss_addr_r_reg_0_/D (DFFX1)               0.0341    0.0000 &   0.6079 r
  data arrival time                                                                    0.6079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                            -0.0438     0.3729
  icache_1/lce/lce_req/miss_addr_r_reg_0_/CLK (DFFX1)                       0.0000     0.3729 r
  library hold time                                                        -0.0259     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.6079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2609


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_/CLK (DFFX1)   0.1237   0.0000   0.4178 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_/Q (DFFX1)   0.0443   0.2075   0.6253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[21] (net)     2   8.6403   0.0000   0.6253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1767/IN1 (MUX21X1)   0.0443  -0.0025 &   0.6228 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1767/Q (MUX21X1)   0.0450   0.0741   0.6969 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n25 (net)     1   5.8433   0.0000   0.6969 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_/D (DFFX1)   0.0450  -0.0065 &   0.6904 f
  data arrival time                                                                    0.6904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4415     0.4415
  clock reconvergence pessimism                                            -0.0223     0.4193
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_/CLK (DFFX1)   0.0000   0.4193 r
  library hold time                                                         0.0102     0.4295
  data required time                                                                   0.4295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4295
  data arrival time                                                                   -0.6904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2609


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_0__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_0__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  icache_1/metadata_mem/notmacro_synth/mem_reg_0__0_/CLK (DFFX1)   0.1409   0.0000     0.3999 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_0__0_/Q (DFFX1)    0.0414    0.2073     0.6071 f
  icache_1/metadata_mem/notmacro_synth/mem[0] (net)     2   7.3736          0.0000     0.6071 f
  icache_1/metadata_mem/notmacro_synth/U47/IN1 (MUX21X1)          0.0414   -0.0014 &   0.6058 f
  icache_1/metadata_mem/notmacro_synth/U47/Q (MUX21X1)            0.0384    0.0715     0.6773 f
  icache_1/metadata_mem/notmacro_synth/n59 (net)     1   5.0129             0.0000     0.6773 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_0__0_/D (DFFX1)    0.0384   -0.0009 &   0.6764 f
  data arrival time                                                                    0.6764

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  clock reconvergence pessimism                                            -0.0321     0.4021
  icache_1/metadata_mem/notmacro_synth/mem_reg_0__0_/CLK (DFFX1)            0.0000     0.4021 r
  library hold time                                                         0.0133     0.4154
  data required time                                                                   0.4154
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4154
  data arrival time                                                                   -0.6764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2610


  Startpoint: icache_1/vaddr_tl_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/vaddr_tl_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3933     0.3933
  icache_1/vaddr_tl_r_reg_7_/CLK (DFFX1)                          0.0412    0.0000     0.3933 r
  icache_1/vaddr_tl_r_reg_7_/Q (DFFX1)                            0.0440    0.1932     0.5865 f
  icache_1/vaddr_tl_r[7] (net)                  2       8.5918              0.0000     0.5865 f
  icache_1/U950/IN4 (AO22X1)                                      0.0440   -0.0014 &   0.5851 f
  icache_1/U950/Q (AO22X1)                                        0.0373    0.0734     0.6585 f
  icache_1/n151 (net)                           1       4.0134              0.0000     0.6585 f
  icache_1/vaddr_tl_r_reg_7_/D (DFFX1)                            0.0373   -0.0005 &   0.6580 f
  data arrival time                                                                    0.6580

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4396     0.4396
  clock reconvergence pessimism                                            -0.0429     0.3967
  icache_1/vaddr_tl_r_reg_7_/CLK (DFFX1)                                    0.0000     0.3967 r
  library hold time                                                         0.0002     0.3970
  data required time                                                                   0.3970
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3970
  data arrival time                                                                   -0.6580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2610


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4447     0.4447
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__0_/CLK (DFFX1)   0.2272   0.0000   0.4447 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__0_/Q (DFFX1)   0.0449   0.2170   0.6618 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[0] (net)     2   9.0220   0.0000   0.6618 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U121/IN1 (MUX21X1)   0.0449  -0.0025 &   0.6592 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U121/Q (MUX21X1)   0.0362   0.0671   0.7264 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n4 (net)     1   2.8103   0.0000   0.7264 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__0_/D (DFFX1)   0.0362   0.0000 &   0.7264 f
  data arrival time                                                                    0.7264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4670     0.4670
  clock reconvergence pessimism                                            -0.0216     0.4454
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__0_/CLK (DFFX1)   0.0000   0.4454 r
  library hold time                                                         0.0200     0.4654
  data required time                                                                   0.4654
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4654
  data arrival time                                                                   -0.7264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2610


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_/CLK (DFFX1)   0.2135   0.0000   0.4178 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_/Q (DFFX1)   0.0382   0.2109   0.6288 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[374] (net)     2   6.0857   0.0000   0.6288 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1371/IN1 (MUX21X1)   0.0382   0.0001 &   0.6288 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1371/Q (MUX21X1)   0.0430   0.0713   0.7001 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n378 (net)     1   5.2004   0.0000   0.7001 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_/D (DFFX1)   0.0430  -0.0036 &   0.6965 f
  data arrival time                                                                    0.6965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4559     0.4559
  clock reconvergence pessimism                                            -0.0379     0.4180
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_/CLK (DFFX1)   0.0000   0.4180 r
  library hold time                                                         0.0175     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2610


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__362_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__362_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__362_/CLK (DFFX1)   0.2135   0.0000   0.4178 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__362_/Q (DFFX1)   0.0377   0.2105   0.6283 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[362] (net)     2   5.8870   0.0000   0.6283 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1384/IN1 (MUX21X1)   0.0377  -0.0011 &   0.6272 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1384/Q (MUX21X1)   0.0410   0.0696   0.6969 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n366 (net)     1   4.5359   0.0000   0.6969 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__362_/D (DFFX1)   0.0410   0.0001 &   0.6969 f
  data arrival time                                                                    0.6969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4559     0.4559
  clock reconvergence pessimism                                            -0.0379     0.4179
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__362_/CLK (DFFX1)   0.0000   0.4179 r
  library hold time                                                         0.0179     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.6969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2611


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_/CLK (DFFX1)   0.1237   0.0000   0.4177 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_/Q (DFFX1)   0.0422   0.2061   0.6238 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[561] (net)     2   7.7171   0.0000   0.6238 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1165/IN1 (MUX21X1)   0.0422  -0.0005 &   0.6233 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1165/Q (MUX21X1)   0.0446   0.0734   0.6967 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n565 (net)     1   5.7217   0.0000   0.6967 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_/D (DFFX1)   0.0446  -0.0061 &   0.6906 f
  data arrival time                                                                    0.6906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4415     0.4415
  clock reconvergence pessimism                                            -0.0223     0.4192
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_/CLK (DFFX1)   0.0000   0.4192 r
  library hold time                                                         0.0103     0.4295
  data required time                                                                   0.4295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4295
  data arrival time                                                                   -0.6906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2611


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_23__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_23__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_23__0_/CLK (DFFX1)   0.1732   0.0000   0.3795 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_23__0_/Q (DFFX1)   0.0400   0.2089   0.5884 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[46] (net)     2   6.8080   0.0000   0.5884 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U221/IN2 (MUX21X1)   0.0400   0.0001 &   0.5885 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U221/Q (MUX21X1)   0.0419   0.0721   0.6606 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n150 (net)     1   5.0165   0.0000   0.6606 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_23__0_/D (DFFX1)   0.0419  -0.0020 &   0.6586 f
  data arrival time                                                                    0.6586

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4255     0.4255
  clock reconvergence pessimism                                            -0.0429     0.3827
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_23__0_/CLK (DFFX1)   0.0000   0.3827 r
  library hold time                                                         0.0148     0.3975
  data required time                                                                   0.3975
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3975
  data arrival time                                                                   -0.6586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2611


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3787     0.3787
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__0_/CLK (DFFX1)   0.1731   0.0000   0.3787 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__0_/Q (DFFX1)   0.0467   0.2137   0.5924 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[50] (net)     2   9.7882   0.0000   0.5924 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U219/IN2 (MUX21X1)   0.0467  -0.0040 &   0.5883 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U219/Q (MUX21X1)   0.0385   0.0715   0.6598 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n154 (net)     1   4.1754   0.0000   0.6598 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__0_/D (DFFX1)   0.0385  -0.0012 &   0.6586 f
  data arrival time                                                                    0.6586

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4247     0.4247
  clock reconvergence pessimism                                            -0.0429     0.3818
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__0_/CLK (DFFX1)   0.0000   0.3818 r
  library hold time                                                         0.0156     0.3974
  data required time                                                                   0.3974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3974
  data arrival time                                                                   -0.6586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2612


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4287     0.4287
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_/CLK (DFFX1)   0.2497   0.0000   0.4287 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_/Q (DFFX1)   0.0403   0.2158   0.6445 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1075] (net)     2   7.0721   0.0000   0.6445 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U591/IN1 (MUX21X1)   0.0403   0.0001 &   0.6446 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U591/Q (MUX21X1)   0.0370   0.0669   0.7115 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1079 (net)     1   3.1361   0.0000   0.7115 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_/D (DFFX1)   0.0370   0.0000 &   0.7115 f
  data arrival time                                                                    0.7115

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4592     0.4592
  clock reconvergence pessimism                                            -0.0303     0.4289
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_/CLK (DFFX1)   0.0000   0.4289 r
  library hold time                                                         0.0214     0.4503
  data required time                                                                   0.4503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4503
  data arrival time                                                                   -0.7115
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2612


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_26__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_26__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_26__0_/CLK (DFFX1)   0.1732   0.0000   0.3798 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_26__0_/Q (DFFX1)   0.0410   0.2097   0.5895 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[52] (net)     2   7.2298   0.0000   0.5895 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U218/IN2 (MUX21X1)   0.0410  -0.0019 &   0.5876 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U218/Q (MUX21X1)   0.0405   0.0716   0.6593 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n156 (net)     1   4.7327   0.0000   0.6593 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_26__0_/D (DFFX1)   0.0405   0.0001 &   0.6593 f
  data arrival time                                                                    0.6593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4259     0.4259
  clock reconvergence pessimism                                            -0.0429     0.3830
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_26__0_/CLK (DFFX1)   0.0000   0.3830 r
  library hold time                                                         0.0151     0.3981
  data required time                                                                   0.3981
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3981
  data arrival time                                                                   -0.6593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2612


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__0_/CLK (DFFX1)   0.1732   0.0000   0.3798 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__0_/Q (DFFX1)   0.0420   0.2105   0.5903 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[48] (net)     2   7.6687   0.0000   0.5903 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U220/IN2 (MUX21X1)   0.0420  -0.0008 &   0.5895 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U220/Q (MUX21X1)   0.0390   0.0709   0.6604 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n152 (net)     1   4.3285   0.0000   0.6604 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__0_/D (DFFX1)   0.0390  -0.0007 &   0.6597 f
  data arrival time                                                                    0.6597

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4259     0.4259
  clock reconvergence pessimism                                            -0.0429     0.3830
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__0_/CLK (DFFX1)   0.0000   0.3830 r
  library hold time                                                         0.0155     0.3985
  data required time                                                                   0.3985
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3985
  data arrival time                                                                   -0.6597
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2612


  Startpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4130     0.4130
  bp_fe_pc_gen_1/icache_miss_pc_reg_52_/CLK (DFFX1)               0.2108    0.0000     0.4130 r
  bp_fe_pc_gen_1/icache_miss_pc_reg_52_/Q (DFFX1)                 0.0470    0.2171     0.6301 f
  bp_fe_pc_gen_1/icache_miss_pc[52] (net)       2       9.9508              0.0000     0.6301 f
  bp_fe_pc_gen_1/U1298/IN2 (MUX21X1)                              0.0470   -0.0032 &   0.6269 f
  bp_fe_pc_gen_1/U1298/Q (MUX21X1)                                0.0376    0.0693     0.6962 f
  bp_fe_pc_gen_1/n656 (net)                     1       3.2234              0.0000     0.6962 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_52_/D (DFFX1)                 0.0376   -0.0012 &   0.6951 f
  data arrival time                                                                    0.6951

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4985     0.4985
  clock reconvergence pessimism                                            -0.0831     0.4153
  bp_fe_pc_gen_1/icache_miss_pc_reg_52_/CLK (DFFX1)                         0.0000     0.4153 r
  library hold time                                                         0.0185     0.4338
  data required time                                                                   0.4338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4338
  data arrival time                                                                   -0.6951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2612


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  bp_fe_pc_gen_1/last_pc_reg_40_/CLK (DFFX1)                      0.1191    0.0000     0.3697 r
  bp_fe_pc_gen_1/last_pc_reg_40_/Q (DFFX1)                        0.0469    0.2086     0.5783 f
  bp_fe_pc_gen_1/last_pc[40] (net)              2       9.7962              0.0000     0.5783 f
  bp_fe_pc_gen_1/U1324/IN1 (MUX21X1)                              0.0469   -0.0079 &   0.5704 f
  bp_fe_pc_gen_1/U1324/Q (MUX21X1)                                0.0580    0.0842     0.6545 f
  bp_fe_pc_gen_1/n692 (net)                     1      10.5047              0.0000     0.6545 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_40_/D (DFFX1)                 0.0580   -0.0146 &   0.6399 f
  data arrival time                                                                    0.6399

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4552     0.4552
  clock reconvergence pessimism                                            -0.0831     0.3720
  bp_fe_pc_gen_1/icache_miss_pc_reg_40_/CLK (DFFX1)                         0.0000     0.3720 r
  library hold time                                                         0.0066     0.3786
  data required time                                                                   0.3786
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3786
  data arrival time                                                                   -0.6399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2613


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__1_/CLK (DFFX1)   0.1732   0.0000   0.3782 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__1_/Q (DFFX1)   0.0504   0.2162   0.5944 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[51] (net)     3  11.4294   0.0000   0.5944 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U178/IN2 (MUX21X1)   0.0504  -0.0058 &   0.5886 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U178/Q (MUX21X1)   0.0392   0.0729   0.6616 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n155 (net)     1   4.4412   0.0000   0.6616 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__1_/D (DFFX1)   0.0392  -0.0034 &   0.6581 f
  data arrival time                                                                    0.6581

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4242     0.4242
  clock reconvergence pessimism                                            -0.0429     0.3813
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_25__1_/CLK (DFFX1)   0.0000   0.3813 r
  library hold time                                                         0.0154     0.3968
  data required time                                                                   0.3968
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3968
  data arrival time                                                                   -0.6581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2613


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4264     0.4264
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__7_/CLK (DFFX1)   0.2272   0.0000   0.4264 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__7_/Q (DFFX1)   0.0420   0.2151   0.6415 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[7] (net)     2   7.7451   0.0000   0.6415 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U114/IN1 (MUX21X1)   0.0420  -0.0014 &   0.6401 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U114/Q (MUX21X1)   0.0385   0.0684   0.7085 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n11 (net)     1   3.6165   0.0000   0.7085 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__7_/D (DFFX1)   0.0385  -0.0009 &   0.7076 f
  data arrival time                                                                    0.7076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  clock reconvergence pessimism                                            -0.0216     0.4267
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__7_/CLK (DFFX1)   0.0000   0.4267 r
  library hold time                                                         0.0195     0.4462
  data required time                                                                   0.4462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4462
  data arrival time                                                                   -0.7076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2614


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4157     0.4157
  bp_fe_pc_gen_1/last_pc_reg_46_/CLK (DFFX1)                      0.2109    0.0000     0.4157 r
  bp_fe_pc_gen_1/last_pc_reg_46_/Q (DFFX1)                        0.0405    0.2125     0.6283 f
  bp_fe_pc_gen_1/last_pc[46] (net)              2       7.0687              0.0000     0.6283 f
  bp_fe_pc_gen_1/U1310/IN2 (MUX21X1)                              0.0405    0.0001 &   0.6284 f
  bp_fe_pc_gen_1/U1310/Q (MUX21X1)                                0.0435    0.0721     0.7005 f
  bp_fe_pc_gen_1/n675 (net)                     1       4.9852              0.0000     0.7005 f
  bp_fe_pc_gen_1/last_pc_reg_46_/D (DFFX1)                        0.0435   -0.0039 &   0.6966 f
  data arrival time                                                                    0.6966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5012     0.5012
  clock reconvergence pessimism                                            -0.0831     0.4181
  bp_fe_pc_gen_1/last_pc_reg_46_/CLK (DFFX1)                                0.0000     0.4181 r
  library hold time                                                         0.0172     0.4352
  data required time                                                                   0.4352
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4352
  data arrival time                                                                   -0.6966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2614


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4288     0.4288
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_/CLK (DFFX1)   0.2272   0.0000   0.4288 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_/Q (DFFX1)   0.0427   0.2156   0.6443 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[56] (net)     2   8.0503   0.0000   0.6443 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U63/IN2 (MUX21X1)   0.0427  -0.0029 &   0.6414 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U63/Q (MUX21X1)   0.0386   0.0685   0.7100 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n60 (net)     1   3.2888   0.0000   0.7100 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_/D (DFFX1)   0.0386   0.0000 &   0.7100 f
  data arrival time                                                                    0.7100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0216     0.4291
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_/CLK (DFFX1)   0.0000   0.4291 r
  library hold time                                                         0.0195     0.4486
  data required time                                                                   0.4486
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4486
  data arrival time                                                                   -0.7100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2614


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4448     0.4448
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__0_/CLK (DFFX1)   0.2272   0.0000   0.4448 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__0_/Q (DFFX1)   0.0460   0.2178   0.6626 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[36] (net)     2   9.5107   0.0000   0.6626 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U84/IN2 (MUX21X1)   0.0460  -0.0056 &   0.6570 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U84/Q (MUX21X1)   0.0376   0.0695   0.7265 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n40 (net)     1   3.4213   0.0000   0.7265 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__0_/D (DFFX1)   0.0376   0.0000 &   0.7266 f
  data arrival time                                                                    0.7266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4671     0.4671
  clock reconvergence pessimism                                            -0.0216     0.4455
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__0_/CLK (DFFX1)   0.0000   0.4455 r
  library hold time                                                         0.0197     0.4652
  data required time                                                                   0.4652
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4652
  data arrival time                                                                   -0.7266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2614


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3787     0.3787
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__0_/CLK (DFFX1)   0.1731   0.0000   0.3787 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__0_/Q (DFFX1)   0.0400   0.2089   0.5876 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[54] (net)     2   6.8338   0.0000   0.5876 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U217/IN2 (MUX21X1)   0.0400  -0.0005 &   0.5871 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U217/Q (MUX21X1)   0.0399   0.0714   0.6585 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n158 (net)     1   4.7034   0.0000   0.6585 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__0_/D (DFFX1)   0.0399   0.0001 &   0.6586 f
  data arrival time                                                                    0.6586

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4247     0.4247
  clock reconvergence pessimism                                            -0.0429     0.3818
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__0_/CLK (DFFX1)   0.0000   0.3818 r
  library hold time                                                         0.0153     0.3971
  data required time                                                                   0.3971
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3971
  data arrival time                                                                   -0.6586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2615


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4255     0.4255
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_/CLK (DFFX1)   0.2272   0.0000   0.4255 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_/Q (DFFX1)   0.0502   0.2207   0.6462 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[31] (net)     2  11.3863   0.0000   0.6462 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U10/IN1 (MUX21X1)   0.0502  -0.0087 &   0.6375 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U10/Q (MUX21X1)   0.0378   0.0694   0.7069 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n35 (net)     1   3.3043   0.0000   0.7069 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_/D (DFFX1)   0.0378   0.0000 &   0.7069 f
  data arrival time                                                                    0.7069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4474     0.4474
  clock reconvergence pessimism                                            -0.0216     0.4258
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_/CLK (DFFX1)   0.0000   0.4258 r
  library hold time                                                         0.0196     0.4454
  data required time                                                                   0.4454
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4454
  data arrival time                                                                   -0.7069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2615


  Startpoint: icache_1/tag_tv_r_reg_1__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  icache_1/tag_tv_r_reg_1__5_/CLK (DFFX1)                         0.1969    0.0000     0.3896 r
  icache_1/tag_tv_r_reg_1__5_/Q (DFFX1)                           0.0317    0.2042     0.5939 f
  icache_1/tag_tv_r[17] (net)                   1       3.2740              0.0000     0.5939 f
  icache_1/U319/IN2 (AO22X1)                                      0.0317   -0.0014 &   0.5925 f
  icache_1/U319/Q (AO22X1)                                        0.0367    0.0818     0.6743 f
  icache_1/n2092 (net)                          1       4.1908              0.0000     0.6743 f
  icache_1/tag_tv_r_reg_1__5_/D (DFFX1)                           0.0367   -0.0021 &   0.6722 f
  data arrival time                                                                    0.6722

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4359     0.4359
  clock reconvergence pessimism                                            -0.0429     0.3930
  icache_1/tag_tv_r_reg_1__5_/CLK (DFFX1)                                   0.0000     0.3930 r
  library hold time                                                         0.0177     0.4107
  data required time                                                                   0.4107
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4107
  data arrival time                                                                   -0.6722
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2615


  Startpoint: icache_1/eaddr_tl_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4158     0.4158
  icache_1/eaddr_tl_r_reg_47_/CLK (DFFX1)                         0.2109    0.0000     0.4158 r
  icache_1/eaddr_tl_r_reg_47_/Q (DFFX1)                           0.0379    0.2105     0.6263 f
  icache_1/eaddr_tl_r[47] (net)                 2       5.9846              0.0000     0.6263 f
  icache_1/U947/IN4 (AO22X1)                                      0.0379    0.0001 &   0.6264 f
  icache_1/U947/Q (AO22X1)                                        0.0371    0.0719     0.6984 f
  icache_1/n451 (net)                           1       3.9793              0.0000     0.6984 f
  icache_1/eaddr_tl_r_reg_47_/D (DFFX1)                           0.0371    0.0001 &   0.6984 f
  data arrival time                                                                    0.6984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5013     0.5013
  clock reconvergence pessimism                                            -0.0831     0.4182
  icache_1/eaddr_tl_r_reg_47_/CLK (DFFX1)                                   0.0000     0.4182 r
  library hold time                                                         0.0186     0.4368
  data required time                                                                   0.4368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4368
  data arrival time                                                                   -0.6984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2616


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__179_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4292     0.4292
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__179_/CLK (DFFX1)   0.1459   0.0000   0.4292 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__179_/Q (DFFX1)   0.0408   0.2073   0.6364 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[179] (net)     2   7.1450   0.0000   0.6364 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1592/IN1 (MUX21X1)   0.0408  -0.0013 &   0.6351 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1592/Q (MUX21X1)   0.0436   0.0723   0.7074 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n183 (net)     1   5.3928   0.0000   0.7074 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__179_/D (DFFX1)   0.0436  -0.0024 &   0.7050 f
  data arrival time                                                                    0.7050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4538     0.4538
  clock reconvergence pessimism                                            -0.0228     0.4310
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__179_/CLK (DFFX1)   0.0000   0.4310 r
  library hold time                                                         0.0124     0.4434
  data required time                                                                   0.4434
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4434
  data arrival time                                                                   -0.7050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2616


  Startpoint: icache_1/tag_tv_r_reg_0__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_0__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3900     0.3900
  icache_1/tag_tv_r_reg_0__7_/CLK (DFFX1)                         0.1975    0.0000     0.3900 r
  icache_1/tag_tv_r_reg_0__7_/Q (DFFX1)                           0.0319    0.2044     0.5944 f
  icache_1/tag_tv_r[7] (net)                    1       3.3413              0.0000     0.5944 f
  icache_1/U353/IN2 (AO22X1)                                      0.0319   -0.0016 &   0.5929 f
  icache_1/U353/Q (AO22X1)                                        0.0364    0.0816     0.6745 f
  icache_1/n2062 (net)                          1       4.0827              0.0000     0.6745 f
  icache_1/tag_tv_r_reg_0__7_/D (DFFX1)                           0.0364   -0.0016 &   0.6729 f
  data arrival time                                                                    0.6729

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4363     0.4363
  clock reconvergence pessimism                                            -0.0429     0.3934
  icache_1/tag_tv_r_reg_0__7_/CLK (DFFX1)                                   0.0000     0.3934 r
  library hold time                                                         0.0178     0.4112
  data required time                                                                   0.4112
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4112
  data arrival time                                                                   -0.6729
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2617


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_7__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_7__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_7__1_/CLK (DFFX1)   0.1732   0.0000   0.3779 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_7__1_/Q (DFFX1)   0.0505   0.2163   0.5942 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[15] (net)     3  11.4669   0.0000   0.5942 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U174/IN2 (MUX21X1)   0.0505  -0.0030 &   0.5911 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U174/Q (MUX21X1)   0.0345   0.0681   0.6592 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n119 (net)     1   2.4041   0.0000   0.6592 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_7__1_/D (DFFX1)   0.0345   0.0000 &   0.6592 f
  data arrival time                                                                    0.6592

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4239     0.4239
  clock reconvergence pessimism                                            -0.0429     0.3810
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_7__1_/CLK (DFFX1)   0.0000   0.3810 r
  library hold time                                                         0.0165     0.3975
  data required time                                                                   0.3975
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3975
  data arrival time                                                                   -0.6592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2617


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__374_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__374_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__374_/CLK (DFFX1)   0.2135   0.0000   0.4177 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__374_/Q (DFFX1)   0.0369   0.2099   0.6276 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[913] (net)     2   5.5433   0.0000   0.6276 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U770/IN1 (MUX21X1)   0.0369   0.0001 &   0.6277 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U770/Q (MUX21X1)   0.0453   0.0729   0.7006 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n917 (net)     1   5.9985   0.0000   0.7006 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__374_/D (DFFX1)   0.0453  -0.0040 &   0.6966 f
  data arrival time                                                                    0.6966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4558     0.4558
  clock reconvergence pessimism                                            -0.0379     0.4179
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__374_/CLK (DFFX1)   0.0000   0.4179 r
  library hold time                                                         0.0170     0.4349
  data required time                                                                   0.4349
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4349
  data arrival time                                                                   -0.6966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2617


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4288     0.4288
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/CLK (DFFX1)   0.2497   0.0000   0.4288 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/Q (DFFX1)   0.0409   0.2162   0.6450 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1058] (net)     2   7.2937   0.0000   0.6450 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U609/IN1 (MUX21X1)   0.0409   0.0001 &   0.6451 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U609/Q (MUX21X1)   0.0380   0.0678   0.7128 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1062 (net)     1   3.4655   0.0000   0.7128 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/D (DFFX1)   0.0380  -0.0009 &   0.7119 f
  data arrival time                                                                    0.7119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4592     0.4592
  clock reconvergence pessimism                                            -0.0303     0.4290
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/CLK (DFFX1)   0.0000   0.4290 r
  library hold time                                                         0.0212     0.4502
  data required time                                                                   0.4502
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4502
  data arrival time                                                                   -0.7119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2617


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4445     0.4445
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_/CLK (DFFX1)   0.2272   0.0000   0.4445 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_/Q (DFFX1)   0.0422   0.2153   0.6598 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[64] (net)     2   7.8544   0.0000   0.6598 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U54/IN2 (MUX21X1)   0.0422   0.0001 &   0.6598 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U54/Q (MUX21X1)   0.0384   0.0694   0.7292 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n68 (net)     1   3.6917   0.0000   0.7292 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_/D (DFFX1)   0.0384  -0.0028 &   0.7264 f
  data arrival time                                                                    0.7264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4668     0.4668
  clock reconvergence pessimism                                            -0.0216     0.4452
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_/CLK (DFFX1)   0.0000   0.4452 r
  library hold time                                                         0.0195     0.4647
  data required time                                                                   0.4647
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4647
  data arrival time                                                                   -0.7264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2618


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_4__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_4__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  icache_1/metadata_mem/notmacro_synth/mem_reg_4__0_/CLK (DFFX1)   0.1409   0.0000     0.3999 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_4__0_/Q (DFFX1)    0.0417    0.2075     0.6074 f
  icache_1/metadata_mem/notmacro_synth/mem[4] (net)     2   7.4939          0.0000     0.6074 f
  icache_1/metadata_mem/notmacro_synth/U39/IN1 (MUX21X1)          0.0417    0.0001 &   0.6075 f
  icache_1/metadata_mem/notmacro_synth/U39/Q (MUX21X1)            0.0380    0.0712     0.6787 f
  icache_1/metadata_mem/notmacro_synth/n63 (net)     1   4.8654             0.0000     0.6787 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_4__0_/D (DFFX1)    0.0380   -0.0012 &   0.6775 f
  data arrival time                                                                    0.6775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  clock reconvergence pessimism                                            -0.0321     0.4021
  icache_1/metadata_mem/notmacro_synth/mem_reg_4__0_/CLK (DFFX1)            0.0000     0.4021 r
  library hold time                                                         0.0134     0.4155
  data required time                                                                   0.4155
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4155
  data arrival time                                                                   -0.6775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2620


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_510_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_510_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3815     0.3815
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_510_/CLK (DFFX1)   0.1735   0.0000   0.3815 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_510_/Q (DFFX1)   0.0358   0.2056   0.5871 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[510] (net)     2   5.0287   0.0000   0.5871 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U462/IN1 (AO22X1)   0.0358  -0.0010 &   0.5861 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U462/Q (AO22X1)   0.0358   0.0769   0.6630 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n1100 (net)     1   3.1025   0.0000   0.6630 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_510_/D (DFFX1)   0.0358   0.0000 &   0.6631 f
  data arrival time                                                                    0.6631

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4276     0.4276
  clock reconvergence pessimism                                            -0.0429     0.3847
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_510_/CLK (DFFX1)   0.0000   0.3847 r
  library hold time                                                         0.0163     0.4010
  data required time                                                                   0.4010
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4010
  data arrival time                                                                   -0.6631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2621


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3786     0.3786
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__0_/CLK (DFFX1)   0.1731   0.0000   0.3786 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__0_/Q (DFFX1)   0.0407   0.2095   0.5880 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[20] (net)     2   7.1162   0.0000   0.5880 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U235/IN2 (MUX21X1)   0.0407  -0.0014 &   0.5867 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U235/Q (MUX21X1)   0.0398   0.0724   0.6590 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n124 (net)     1   5.0616   0.0000   0.6590 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__0_/D (DFFX1)   0.0398   0.0001 &   0.6591 f
  data arrival time                                                                    0.6591

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4246     0.4246
  clock reconvergence pessimism                                            -0.0429     0.3817
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_10__0_/CLK (DFFX1)   0.0000   0.3817 r
  library hold time                                                         0.0153     0.3970
  data required time                                                                   0.3970
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3970
  data arrival time                                                                   -0.6591
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2621


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4271     0.4271
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_/CLK (DFFX1)   0.1457   0.0000   0.4271 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_/Q (DFFX1)   0.0425   0.2085   0.6356 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[963] (net)     2   7.8847   0.0000   0.6356 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U718/IN1 (MUX21X1)   0.0425  -0.0007 &   0.6349 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U718/Q (MUX21X1)   0.0452   0.0739   0.7088 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n967 (net)     1   5.9353   0.0000   0.7088 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_/D (DFFX1)   0.0452  -0.0058 &   0.7031 f
  data arrival time                                                                    0.7031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  clock reconvergence pessimism                                            -0.0228     0.4289
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_/CLK (DFFX1)   0.0000   0.4289 r
  library hold time                                                         0.0120     0.4409
  data required time                                                                   0.4409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4409
  data arrival time                                                                   -0.7031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2622


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4157     0.4157
  bp_fe_pc_gen_1/last_pc_reg_47_/CLK (DFFX1)                      0.2109    0.0000     0.4157 r
  bp_fe_pc_gen_1/last_pc_reg_47_/Q (DFFX1)                        0.0423    0.2139     0.6296 f
  bp_fe_pc_gen_1/last_pc[47] (net)              2       7.8494              0.0000     0.6296 f
  bp_fe_pc_gen_1/U1308/IN2 (MUX21X1)                              0.0423    0.0002 &   0.6298 f
  bp_fe_pc_gen_1/U1308/Q (MUX21X1)                                0.0408    0.0703     0.7001 f
  bp_fe_pc_gen_1/n672 (net)                     1       4.0561              0.0000     0.7001 f
  bp_fe_pc_gen_1/last_pc_reg_47_/D (DFFX1)                        0.0408   -0.0020 &   0.6981 f
  data arrival time                                                                    0.6981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5012     0.5012
  clock reconvergence pessimism                                            -0.0831     0.4181
  bp_fe_pc_gen_1/last_pc_reg_47_/CLK (DFFX1)                                0.0000     0.4181 r
  library hold time                                                         0.0178     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.6981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2622


  Startpoint: icache_1/eaddr_tl_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  icache_1/eaddr_tl_r_reg_48_/CLK (DFFX1)                         0.1190    0.0000     0.3700 r
  icache_1/eaddr_tl_r_reg_48_/Q (DFFX1)                           0.0452    0.2074     0.5774 f
  icache_1/eaddr_tl_r[48] (net)                 2       9.0507              0.0000     0.5774 f
  icache_1/U946/IN4 (AO22X1)                                      0.0452   -0.0059 &   0.5715 f
  icache_1/U946/Q (AO22X1)                                        0.0472    0.0813     0.6528 f
  icache_1/n457 (net)                           1       7.5216              0.0000     0.6528 f
  icache_1/eaddr_tl_r_reg_48_/D (DFFX1)                           0.0472   -0.0075 &   0.6453 f
  data arrival time                                                                    0.6453

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4571     0.4571
  clock reconvergence pessimism                                            -0.0831     0.3739
  icache_1/eaddr_tl_r_reg_48_/CLK (DFFX1)                                   0.0000     0.3739 r
  library hold time                                                         0.0091     0.3831
  data required time                                                                   0.3831
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3831
  data arrival time                                                                   -0.6453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2623


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__492_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__492_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4136     0.4136
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__492_/CLK (DFFX1)   0.2130   0.0000   0.4136 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__492_/Q (DFFX1)   0.0525   0.2210   0.6346 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1031] (net)     2  12.3750   0.0000   0.6346 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U639/IN1 (MUX21X1)   0.0525  -0.0080 &   0.6266 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U639/Q (MUX21X1)   0.0369   0.0691   0.6957 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1035 (net)     1   2.9796   0.0000   0.6957 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__492_/D (DFFX1)   0.0369  -0.0009 &   0.6948 f
  data arrival time                                                                    0.6948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  clock reconvergence pessimism                                            -0.0379     0.4137
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__492_/CLK (DFFX1)   0.0000   0.4137 r
  library hold time                                                         0.0188     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.6948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2623


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4157     0.4157
  bp_fe_pc_gen_1/last_pc_reg_43_/CLK (DFFX1)                      0.2109    0.0000     0.4157 r
  bp_fe_pc_gen_1/last_pc_reg_43_/Q (DFFX1)                        0.0421    0.2138     0.6295 f
  bp_fe_pc_gen_1/last_pc[43] (net)              2       7.7852              0.0000     0.6295 f
  bp_fe_pc_gen_1/U1317/IN1 (MUX21X1)                              0.0421   -0.0028 &   0.6268 f
  bp_fe_pc_gen_1/U1317/Q (MUX21X1)                                0.0410    0.0704     0.6972 f
  bp_fe_pc_gen_1/n683 (net)                     1       4.4797              0.0000     0.6972 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_43_/D (DFFX1)                 0.0410    0.0001 &   0.6973 f
  data arrival time                                                                    0.6973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5004     0.5004
  clock reconvergence pessimism                                            -0.0831     0.4172
  bp_fe_pc_gen_1/icache_miss_pc_reg_43_/CLK (DFFX1)                         0.0000     0.4172 r
  library hold time                                                         0.0178     0.4350
  data required time                                                                   0.4350
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4350
  data arrival time                                                                   -0.6973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2623


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_/CLK (DFFX1)   0.1237   0.0000   0.4178 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_/Q (DFFX1)   0.0434   0.2069   0.6247 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[79] (net)     2   8.2404   0.0000   0.6247 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1702/IN1 (MUX21X1)   0.0434  -0.0020 &   0.6228 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1702/Q (MUX21X1)   0.0450   0.0739   0.6967 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n83 (net)     1   5.8420   0.0000   0.6967 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_/D (DFFX1)   0.0450  -0.0048 &   0.6919 f
  data arrival time                                                                    0.6919

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4416     0.4416
  clock reconvergence pessimism                                            -0.0223     0.4193
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_/CLK (DFFX1)   0.0000   0.4193 r
  library hold time                                                         0.0102     0.4295
  data required time                                                                   0.4295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4295
  data arrival time                                                                   -0.6919
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2623


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_30__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_30__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3794     0.3794
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_30__0_/CLK (DFFX1)   0.1732   0.0000   0.3794 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_30__0_/Q (DFFX1)   0.0429   0.2111   0.5905 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[60] (net)     2   8.1012   0.0000   0.5905 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U214/IN2 (MUX21X1)   0.0429  -0.0026 &   0.5879 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U214/Q (MUX21X1)   0.0450   0.0748   0.6627 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n164 (net)     1   5.8775   0.0000   0.6627 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_30__0_/D (DFFX1)   0.0450  -0.0036 &   0.6590 f
  data arrival time                                                                    0.6590

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4254     0.4254
  clock reconvergence pessimism                                            -0.0429     0.3826
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_30__0_/CLK (DFFX1)   0.0000   0.3826 r
  library hold time                                                         0.0141     0.3967
  data required time                                                                   0.3967
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3967
  data arrival time                                                                   -0.6590
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2624


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4388     0.4388
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/CLK (DFFX1)   0.1557   0.0000   0.4388 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/Q (DFFX1)   0.0465   0.2120   0.6508 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[478] (net)     2   9.6513   0.0000   0.6508 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1259/IN1 (MUX21X1)   0.0465  -0.0049 &   0.6460 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1259/Q (MUX21X1)   0.0469   0.0761   0.7220 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n482 (net)     1   6.4957   0.0000   0.7220 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/D (DFFX1)   0.0469  -0.0066 &   0.7154 f
  data arrival time                                                                    0.7154

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4629     0.4629
  clock reconvergence pessimism                                            -0.0223     0.4407
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/CLK (DFFX1)   0.0000   0.4407 r
  library hold time                                                         0.0123     0.4530
  data required time                                                                   0.4530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4530
  data arrival time                                                                   -0.7154
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2624


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4179     0.4179
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_/CLK (DFFX1)   0.2135   0.0000   0.4179 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_/Q (DFFX1)   0.0489   0.2186   0.6365 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[500] (net)     2  10.7820   0.0000   0.6365 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1232/IN1 (MUX21X1)   0.0489  -0.0072 &   0.6292 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1232/Q (MUX21X1)   0.0427   0.0731   0.7023 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n504 (net)     1   5.0092   0.0000   0.7023 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_/D (DFFX1)   0.0427  -0.0043 &   0.6980 f
  data arrival time                                                                    0.6980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4560     0.4560
  clock reconvergence pessimism                                            -0.0379     0.4180
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_/CLK (DFFX1)   0.0000   0.4180 r
  library hold time                                                         0.0176     0.4356
  data required time                                                                   0.4356
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4356
  data arrival time                                                                   -0.6980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2624


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_3__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_3__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  icache_1/metadata_mem/notmacro_synth/mem_reg_3__0_/CLK (DFFX1)   0.1409   0.0000     0.3999 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_3__0_/Q (DFFX1)    0.0408    0.2068     0.6066 f
  icache_1/metadata_mem/notmacro_synth/mem[3] (net)     2   7.1173          0.0000     0.6066 f
  icache_1/metadata_mem/notmacro_synth/U41/IN1 (MUX21X1)          0.0408    0.0001 &   0.6068 f
  icache_1/metadata_mem/notmacro_synth/U41/Q (MUX21X1)            0.0389    0.0718     0.6786 f
  icache_1/metadata_mem/notmacro_synth/n62 (net)     1   5.2011             0.0000     0.6786 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_3__0_/D (DFFX1)    0.0389   -0.0009 &   0.6777 f
  data arrival time                                                                    0.6777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  clock reconvergence pessimism                                            -0.0321     0.4021
  icache_1/metadata_mem/notmacro_synth/mem_reg_3__0_/CLK (DFFX1)            0.0000     0.4021 r
  library hold time                                                         0.0132     0.4153
  data required time                                                                   0.4153
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4153
  data arrival time                                                                   -0.6777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2624


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__105_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4225     0.4225
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__105_/CLK (DFFX1)   0.1237   0.0000   0.4225 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__105_/Q (DFFX1)   0.0450   0.2080   0.6306 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[105] (net)     2   8.9808   0.0000   0.6306 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1674/IN1 (MUX21X1)   0.0450  -0.0018 &   0.6287 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1674/Q (MUX21X1)   0.0391   0.0694   0.6982 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n109 (net)     1   3.7922   0.0000   0.6982 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__105_/D (DFFX1)   0.0391   0.0000 &   0.6982 f
  data arrival time                                                                    0.6982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4464     0.4464
  clock reconvergence pessimism                                            -0.0223     0.4241
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__105_/CLK (DFFX1)   0.0000   0.4241 r
  library hold time                                                         0.0116     0.4357
  data required time                                                                   0.4357
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4357
  data arrival time                                                                   -0.6982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2625


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4292     0.4292
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_/CLK (DFFX1)   0.1459   0.0000   0.4292 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_/Q (DFFX1)   0.0400   0.2066   0.6358 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[172] (net)     2   6.7961   0.0000   0.6358 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1599/IN1 (MUX21X1)   0.0400  -0.0008 &   0.6350 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1599/Q (MUX21X1)   0.0432   0.0718   0.7068 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n176 (net)     1   5.2709   0.0000   0.7068 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_/D (DFFX1)   0.0432  -0.0008 &   0.7060 f
  data arrival time                                                                    0.7060

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4538     0.4538
  clock reconvergence pessimism                                            -0.0228     0.4310
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__172_/CLK (DFFX1)   0.0000   0.4310 r
  library hold time                                                         0.0125     0.4435
  data required time                                                                   0.4435
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4435
  data arrival time                                                                   -0.7060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2625


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_12__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_12__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  icache_1/metadata_mem/notmacro_synth/mem_reg_12__0_/CLK (DFFX1)   0.1409   0.0000    0.3999 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_12__0_/Q (DFFX1)   0.0443    0.2093     0.6092 f
  icache_1/metadata_mem/notmacro_synth/mem[12] (net)     2   8.6802         0.0000     0.6092 f
  icache_1/metadata_mem/notmacro_synth/U16/IN1 (MUX21X1)          0.0443   -0.0031 &   0.6060 f
  icache_1/metadata_mem/notmacro_synth/U16/Q (MUX21X1)            0.0397    0.0726     0.6786 f
  icache_1/metadata_mem/notmacro_synth/n71 (net)     1   5.2077             0.0000     0.6786 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_12__0_/D (DFFX1)   0.0397   -0.0010 &   0.6777 f
  data arrival time                                                                    0.6777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  clock reconvergence pessimism                                            -0.0321     0.4021
  icache_1/metadata_mem/notmacro_synth/mem_reg_12__0_/CLK (DFFX1)           0.0000     0.4021 r
  library hold time                                                         0.0130     0.4151
  data required time                                                                   0.4151
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4151
  data arrival time                                                                   -0.6777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2626


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4388     0.4388
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_/CLK (DFFX1)   0.1557   0.0000   0.4388 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_/Q (DFFX1)   0.0444   0.2106   0.6495 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[10] (net)     2   8.7372   0.0000   0.6495 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1779/IN1 (MUX21X1)   0.0444  -0.0016 &   0.6479 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1779/Q (MUX21X1)   0.0438   0.0732   0.7210 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n14 (net)     1   5.4399   0.0000   0.7210 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_/D (DFFX1)   0.0438  -0.0047 &   0.7164 f
  data arrival time                                                                    0.7164

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4630     0.4630
  clock reconvergence pessimism                                            -0.0223     0.4407
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_/CLK (DFFX1)   0.0000   0.4407 r
  library hold time                                                         0.0131     0.4538
  data required time                                                                   0.4538
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4538
  data arrival time                                                                   -0.7164
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2626


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_15__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_15__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  icache_1/metadata_mem/notmacro_synth/mem_reg_15__0_/CLK (DFFX1)   0.1409   0.0000    0.3999 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_15__0_/Q (DFFX1)   0.0401    0.2062     0.6061 f
  icache_1/metadata_mem/notmacro_synth/mem[15] (net)     2   6.8102         0.0000     0.6061 f
  icache_1/metadata_mem/notmacro_synth/U5/IN1 (MUX21X1)           0.0401    0.0001 &   0.6062 f
  icache_1/metadata_mem/notmacro_synth/U5/Q (MUX21X1)             0.0387    0.0717     0.6779 f
  icache_1/metadata_mem/notmacro_synth/n74 (net)     1   5.2046             0.0000     0.6779 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_15__0_/D (DFFX1)   0.0387    0.0001 &   0.6780 f
  data arrival time                                                                    0.6780

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  clock reconvergence pessimism                                            -0.0321     0.4021
  icache_1/metadata_mem/notmacro_synth/mem_reg_15__0_/CLK (DFFX1)           0.0000     0.4021 r
  library hold time                                                         0.0132     0.4153
  data required time                                                                   0.4153
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4153
  data arrival time                                                                   -0.6780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2626


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4258     0.4258
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/CLK (DFFX1)   0.2272   0.0000   0.4258 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/Q (DFFX1)   0.0469   0.2184   0.6442 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[32] (net)     2   9.9057   0.0000   0.6442 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U88/IN1 (MUX21X1)   0.0469  -0.0047 &   0.6394 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U88/Q (MUX21X1)   0.0408   0.0712   0.7107 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n36 (net)     1   4.3914   0.0000   0.7107 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/D (DFFX1)   0.0408  -0.0030 &   0.7077 f
  data arrival time                                                                    0.7077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4477     0.4477
  clock reconvergence pessimism                                            -0.0216     0.4261
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/CLK (DFFX1)   0.0000   0.4261 r
  library hold time                                                         0.0190     0.4450
  data required time                                                                   0.4450
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4450
  data arrival time                                                                   -0.7077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2626


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_470_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_470_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3810     0.3810
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_470_/CLK (DFFX1)   0.1806   0.0000   0.3810 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_470_/Q (DFFX1)   0.0370   0.2071   0.5881 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[470] (net)     2   5.5310   0.0000   0.5881 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U551/IN1 (AO22X1)   0.0370   0.0000 &   0.5881 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U551/Q (AO22X1)   0.0341   0.0758   0.6639 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n1020 (net)     1   2.5125   0.0000   0.6639 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_470_/D (DFFX1)   0.0341   0.0000 &   0.6640 f
  data arrival time                                                                    0.6640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4270     0.4270
  clock reconvergence pessimism                                            -0.0429     0.3841
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_470_/CLK (DFFX1)   0.0000   0.3841 r
  library hold time                                                         0.0172     0.4013
  data required time                                                                   0.4013
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4013
  data arrival time                                                                   -0.6640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2627


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3786     0.3786
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__0_/CLK (DFFX1)   0.1731   0.0000   0.3786 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__0_/Q (DFFX1)   0.0465   0.2136   0.5922 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[0] (net)     2   9.6950   0.0000   0.5922 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U246/IN2 (MUX21X1)   0.0465  -0.0054 &   0.5868 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U246/Q (MUX21X1)   0.0402   0.0728   0.6596 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n104 (net)     1   4.7436   0.0000   0.6596 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__0_/D (DFFX1)   0.0402   0.0001 &   0.6597 f
  data arrival time                                                                    0.6597

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4247     0.4247
  clock reconvergence pessimism                                            -0.0429     0.3818
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__0_/CLK (DFFX1)   0.0000   0.3818 r
  library hold time                                                         0.0152     0.3970
  data required time                                                                   0.3970
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3970
  data arrival time                                                                   -0.6597
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2627


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3783     0.3783
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__1_/CLK (DFFX1)   0.1732   0.0000   0.3783 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__1_/Q (DFFX1)   0.0480   0.2146   0.5928 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[17] (net)     3  10.3456   0.0000   0.5928 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U153/IN2 (MUX21X1)   0.0480  -0.0037 &   0.5892 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U153/Q (MUX21X1)   0.0459   0.0773   0.6664 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n121 (net)     1   6.4790   0.0000   0.6664 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__1_/D (DFFX1)   0.0459  -0.0085 &   0.6580 f
  data arrival time                                                                    0.6580

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4243     0.4243
  clock reconvergence pessimism                                            -0.0429     0.3814
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__1_/CLK (DFFX1)   0.0000   0.3814 r
  library hold time                                                         0.0139     0.3953
  data required time                                                                   0.3953
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3953
  data arrival time                                                                   -0.6580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2627


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__435_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__435_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__435_/CLK (DFFX1)   0.2136   0.0000   0.4189 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__435_/Q (DFFX1)   0.0414   0.2136   0.6325 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[974] (net)     2   7.4981   0.0000   0.6325 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U702/IN1 (MUX21X1)   0.0414  -0.0035 &   0.6289 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U702/Q (MUX21X1)   0.0463   0.0746   0.7036 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n978 (net)     1   6.3311   0.0000   0.7036 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__435_/D (DFFX1)   0.0463  -0.0051 &   0.6985 f
  data arrival time                                                                    0.6985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4570     0.4570
  clock reconvergence pessimism                                            -0.0379     0.4190
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__435_/CLK (DFFX1)   0.0000   0.4190 r
  library hold time                                                         0.0168     0.4358
  data required time                                                                   0.4358
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4358
  data arrival time                                                                   -0.6985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2627


  Startpoint: icache_1/lce/lce_cmd/syn_ack_cnt_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/syn_ack_cnt_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3930     0.3930
  icache_1/lce/lce_cmd/syn_ack_cnt_r_reg_2_/CLK (DFFX1)           0.0412    0.0000     0.3930 r
  icache_1/lce/lce_cmd/syn_ack_cnt_r_reg_2_/Q (DFFX1)             0.0808    0.1934     0.5863 r
  icache_1/lce/lce_cmd/syn_ack_cnt_r[2] (net)     4    20.5055              0.0000     0.5863 r
  icache_1/lce/lce_cmd/U175/S (MUX21X1)                           0.0808   -0.0021 &   0.5843 r
  icache_1/lce/lce_cmd/U175/Q (MUX21X1)                           0.0381    0.0748     0.6591 f
  icache_1/lce/lce_cmd/n1108 (net)              1       4.9889              0.0000     0.6591 f
  icache_1/lce/lce_cmd/syn_ack_cnt_r_reg_2_/D (DFFX1)             0.0381    0.0001 &   0.6592 f
  data arrival time                                                                    0.6592

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4393     0.4393
  clock reconvergence pessimism                                            -0.0429     0.3964
  icache_1/lce/lce_cmd/syn_ack_cnt_r_reg_2_/CLK (DFFX1)                     0.0000     0.3964 r
  library hold time                                                         0.0000     0.3965
  data required time                                                                   0.3965
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3965
  data arrival time                                                                   -0.6592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2627


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_/CLK (DFFX1)   0.2135   0.0000   0.4178 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_/Q (DFFX1)   0.0536   0.2218   0.6396 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1039] (net)     2  12.8663   0.0000   0.6396 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U631/IN1 (MUX21X1)   0.0536  -0.0097 &   0.6300 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U631/Q (MUX21X1)   0.0371   0.0695   0.6995 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1043 (net)     1   3.0527   0.0000   0.6995 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_/D (DFFX1)   0.0371   0.0000 &   0.6995 f
  data arrival time                                                                    0.6995

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4559     0.4559
  clock reconvergence pessimism                                            -0.0379     0.4180
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_/CLK (DFFX1)   0.0000   0.4180 r
  library hold time                                                         0.0188     0.4368
  data required time                                                                   0.4368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4368
  data arrival time                                                                   -0.6995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2627


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_288_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_288_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3589     0.3589
  icache_1/lce/lce_cmd/data_r_reg_288_/CLK (DFFX1)                0.1539    0.0000     0.3589 r
  icache_1/lce/lce_cmd/data_r_reg_288_/Q (DFFX1)                  0.0341    0.2025     0.5614 f
  icache_1/lce/lce_cmd/data_r[288] (net)        2       4.2610              0.0000     0.5614 f
  icache_1/lce/lce_cmd/U541/IN2 (AO22X1)                          0.0341    0.0000 &   0.5615 f
  icache_1/lce/lce_cmd/U541/Q (AO22X1)                            0.0361    0.0805     0.6420 f
  icache_1/lce/lce_cmd/n520 (net)               1       3.4265              0.0000     0.6420 f
  icache_1/lce/lce_cmd/data_r_reg_288_/D (DFFX1)                  0.0361   -0.0014 &   0.6405 f
  data arrival time                                                                    0.6405

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                            -0.0486     0.3630
  icache_1/lce/lce_cmd/data_r_reg_288_/CLK (DFFX1)                          0.0000     0.3630 r
  library hold time                                                         0.0148     0.3778
  data required time                                                                   0.3778
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3778
  data arrival time                                                                   -0.6405
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2628


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4179     0.4179
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_/CLK (DFFX1)   0.1237   0.0000   0.4179 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_/Q (DFFX1)   0.0461   0.2088   0.6266 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[479] (net)     2   9.4564   0.0000   0.6266 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1258/IN1 (MUX21X1)   0.0461  -0.0038 &   0.6228 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1258/Q (MUX21X1)   0.0432   0.0730   0.6958 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n483 (net)     1   5.2275   0.0000   0.6958 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_/D (DFFX1)   0.0432  -0.0030 &   0.6928 f
  data arrival time                                                                    0.6928

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4416     0.4416
  clock reconvergence pessimism                                            -0.0223     0.4193
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_/CLK (DFFX1)   0.0000   0.4193 r
  library hold time                                                         0.0106     0.4300
  data required time                                                                   0.4300
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4300
  data arrival time                                                                   -0.6928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2629


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__379_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__379_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__379_/CLK (DFFX1)   0.1237   0.0000   0.4181 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__379_/Q (DFFX1)   0.0442   0.2075   0.6256 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[379] (net)     2   8.6109   0.0000   0.6256 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1369/IN1 (MUX21X1)   0.0442  -0.0035 &   0.6221 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1369/Q (MUX21X1)   0.0503   0.0783   0.7004 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n383 (net)     1   7.6930   0.0000   0.7004 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__379_/D (DFFX1)   0.0503  -0.0089 &   0.6915 f
  data arrival time                                                                    0.6915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4418     0.4418
  clock reconvergence pessimism                                            -0.0223     0.4196
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__379_/CLK (DFFX1)   0.0000   0.4196 r
  library hold time                                                         0.0090     0.4285
  data required time                                                                   0.4285
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4285
  data arrival time                                                                   -0.6915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2629


  Startpoint: icache_1/addr_tv_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3909     0.3909
  icache_1/addr_tv_r_reg_14_/CLK (DFFX1)                          0.1974    0.0000     0.3909 r
  icache_1/addr_tv_r_reg_14_/Q (DFFX1)                            0.0388    0.2101     0.6009 f
  icache_1/addr_tv_r[14] (net)                  2       6.3561              0.0000     0.6009 f
  icache_1/U283/IN4 (AO22X1)                                      0.0388    0.0001 &   0.6011 f
  icache_1/U283/Q (AO22X1)                                        0.0388    0.0735     0.6745 f
  icache_1/n2188 (net)                          1       4.5850              0.0000     0.6745 f
  icache_1/addr_tv_r_reg_14_/D (DFFX1)                            0.0388    0.0001 &   0.6746 f
  data arrival time                                                                    0.6746

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0429     0.3943
  icache_1/addr_tv_r_reg_14_/CLK (DFFX1)                                    0.0000     0.3943 r
  library hold time                                                         0.0173     0.4115
  data required time                                                                   0.4115
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4115
  data arrival time                                                                   -0.6746
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2631


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__223_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4408     0.4408
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__223_/CLK (DFFX1)   0.1558   0.0000   0.4408 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__223_/Q (DFFX1)   0.0482   0.2132   0.6541 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[763] (net)     2  10.4236   0.0000   0.6541 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U940/IN1 (MUX21X1)   0.0482  -0.0067 &   0.6474 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U940/Q (MUX21X1)   0.0474   0.0768   0.7242 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n767 (net)     1   6.6469   0.0000   0.7242 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__223_/D (DFFX1)   0.0474  -0.0061 &   0.7181 f
  data arrival time                                                                    0.7181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4650     0.4650
  clock reconvergence pessimism                                            -0.0223     0.4428
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__223_/CLK (DFFX1)   0.0000   0.4428 r
  library hold time                                                         0.0122     0.4550
  data required time                                                                   0.4550
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4550
  data arrival time                                                                   -0.7181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2631


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__303_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__303_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__303_/CLK (DFFX1)   0.2135   0.0000   0.4176 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__303_/Q (DFFX1)   0.0416   0.2136   0.6312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[842] (net)     2   7.5446   0.0000   0.6312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U849/IN1 (MUX21X1)   0.0416  -0.0028 &   0.6285 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U849/Q (MUX21X1)   0.0446   0.0732   0.7017 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n846 (net)     1   5.7232   0.0000   0.7017 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__303_/D (DFFX1)   0.0446  -0.0037 &   0.6980 f
  data arrival time                                                                    0.6980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4557     0.4557
  clock reconvergence pessimism                                            -0.0379     0.4177
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__303_/CLK (DFFX1)   0.0000   0.4177 r
  library hold time                                                         0.0171     0.4349
  data required time                                                                   0.4349
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4349
  data arrival time                                                                   -0.6980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2631


  Startpoint: icache_1/tag_tv_r_reg_1__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3902     0.3902
  icache_1/tag_tv_r_reg_1__9_/CLK (DFFX1)                         0.1973    0.0000     0.3902 r
  icache_1/tag_tv_r_reg_1__9_/Q (DFFX1)                           0.0363    0.2080     0.5982 f
  icache_1/tag_tv_r[21] (net)                   1       5.2572              0.0000     0.5982 f
  icache_1/U324/IN2 (AO22X1)                                      0.0363   -0.0064 &   0.5917 f
  icache_1/U324/Q (AO22X1)                                        0.0367    0.0826     0.6743 f
  icache_1/n2104 (net)                          1       4.1591              0.0000     0.6743 f
  icache_1/tag_tv_r_reg_1__9_/D (DFFX1)                           0.0367    0.0001 &   0.6744 f
  data arrival time                                                                    0.6744

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4364     0.4364
  clock reconvergence pessimism                                            -0.0429     0.3935
  icache_1/tag_tv_r_reg_1__9_/CLK (DFFX1)                                   0.0000     0.3935 r
  library hold time                                                         0.0178     0.4113
  data required time                                                                   0.4113
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4113
  data arrival time                                                                   -0.6744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2631


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3671     0.3671
  bp_fe_pc_gen_1/last_pc_reg_50_/CLK (DFFX1)                      0.1189    0.0000     0.3671 r
  bp_fe_pc_gen_1/last_pc_reg_50_/Q (DFFX1)                        0.0584    0.2165     0.5835 f
  bp_fe_pc_gen_1/last_pc[50] (net)              2      14.9667              0.0000     0.5835 f
  bp_fe_pc_gen_1/U1302/IN1 (MUX21X1)                              0.0584   -0.0141 &   0.5694 f
  bp_fe_pc_gen_1/U1302/Q (MUX21X1)                                0.0656    0.0917     0.6611 f
  bp_fe_pc_gen_1/n662 (net)                     1      13.2455              0.0000     0.6611 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_50_/D (DFFX1)                 0.0656   -0.0222 &   0.6389 f
  data arrival time                                                                    0.6389

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4540     0.4540
  clock reconvergence pessimism                                            -0.0831     0.3708
  bp_fe_pc_gen_1/icache_miss_pc_reg_50_/CLK (DFFX1)                         0.0000     0.3708 r
  library hold time                                                         0.0050     0.3758
  data required time                                                                   0.3758
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3758
  data arrival time                                                                   -0.6389
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2631


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4262     0.4262
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_/CLK (DFFX1)   0.2272   0.0000   0.4262 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_/Q (DFFX1)   0.0418   0.2150   0.6411 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[46] (net)     2   7.6542   0.0000   0.6411 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U73/IN2 (MUX21X1)   0.0418   0.0001 &   0.6412 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U73/Q (MUX21X1)   0.0381   0.0680   0.7092 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n50 (net)     1   3.1525   0.0000   0.7092 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_/D (DFFX1)   0.0381   0.0000 &   0.7092 f
  data arrival time                                                                    0.7092

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  clock reconvergence pessimism                                            -0.0216     0.4265
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_/CLK (DFFX1)   0.0000   0.4265 r
  library hold time                                                         0.0196     0.4461
  data required time                                                                   0.4461
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4461
  data arrival time                                                                   -0.7092
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2632


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__0_/CLK (DFFX1)   0.1732   0.0000   0.3795 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__0_/Q (DFFX1)   0.0400   0.2089   0.5884 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[62] (net)     2   6.8230   0.0000   0.5884 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U213/IN2 (MUX21X1)   0.0400  -0.0010 &   0.5874 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U213/Q (MUX21X1)   0.0448   0.0736   0.6610 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n166 (net)     1   5.6564   0.0000   0.6610 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__0_/D (DFFX1)   0.0448  -0.0010 &   0.6600 f
  data arrival time                                                                    0.6600

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4255     0.4255
  clock reconvergence pessimism                                            -0.0429     0.3826
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_31__0_/CLK (DFFX1)   0.0000   0.3826 r
  library hold time                                                         0.0141     0.3968
  data required time                                                                   0.3968
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3968
  data arrival time                                                                   -0.6600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2632


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3785     0.3785
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__1_/CLK (DFFX1)   0.1731   0.0000   0.3785 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__1_/Q (DFFX1)   0.0463   0.2134   0.5919 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[49] (net)     3   9.5763   0.0000   0.5919 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U190/IN2 (MUX21X1)   0.0463  -0.0035 &   0.5883 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U190/Q (MUX21X1)   0.0402   0.0728   0.6611 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n153 (net)     1   4.7426   0.0000   0.6611 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__1_/D (DFFX1)   0.0402  -0.0010 &   0.6601 f
  data arrival time                                                                    0.6601

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4245     0.4245
  clock reconvergence pessimism                                            -0.0429     0.3816
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_24__1_/CLK (DFFX1)   0.0000   0.3816 r
  library hold time                                                         0.0152     0.3968
  data required time                                                                   0.3968
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3968
  data arrival time                                                                   -0.6601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2632


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__497_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__497_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4136     0.4136
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__497_/CLK (DFFX1)   0.2130   0.0000   0.4136 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__497_/Q (DFFX1)   0.0393   0.2118   0.6253 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[497] (net)     2   6.5546   0.0000   0.6253 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1235/IN1 (MUX21X1)   0.0393  -0.0005 &   0.6248 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1235/Q (MUX21X1)   0.0424   0.0710   0.6958 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n501 (net)     1   4.9831   0.0000   0.6958 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__497_/D (DFFX1)   0.0424  -0.0013 &   0.6945 f
  data arrival time                                                                    0.6945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  clock reconvergence pessimism                                            -0.0379     0.4136
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__497_/CLK (DFFX1)   0.0000   0.4136 r
  library hold time                                                         0.0176     0.4312
  data required time                                                                   0.4312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4312
  data arrival time                                                                   -0.6945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2633


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__161_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4360     0.4360
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__161_/CLK (DFFX1)   0.1554   0.0000   0.4360 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__161_/Q (DFFX1)   0.0480   0.2131   0.6490 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[161] (net)     2  10.3222   0.0000   0.6490 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1611/IN1 (MUX21X1)   0.0480  -0.0064 &   0.6426 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1611/Q (MUX21X1)   0.0503   0.0790   0.7216 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n165 (net)     1   7.6561   0.0000   0.7216 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__161_/D (DFFX1)   0.0503  -0.0090 &   0.7126 f
  data arrival time                                                                    0.7126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4601     0.4601
  clock reconvergence pessimism                                            -0.0223     0.4378
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__161_/CLK (DFFX1)   0.0000   0.4378 r
  library hold time                                                         0.0115     0.4493
  data required time                                                                   0.4493
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4493
  data arrival time                                                                   -0.7126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2633


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4451     0.4451
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_/CLK (DFFX1)   0.2272   0.0000   0.4451 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_/Q (DFFX1)   0.0537   0.2230   0.6682 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[37] (net)     2  12.9262   0.0000   0.6682 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U83/IN2 (MUX21X1)   0.0537  -0.0065 &   0.6617 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U83/Q (MUX21X1)   0.0350   0.0690   0.7307 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n41 (net)     1   2.5255   0.0000   0.7307 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_/D (DFFX1)   0.0350  -0.0014 &   0.7294 f
  data arrival time                                                                    0.7294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4675     0.4675
  clock reconvergence pessimism                                            -0.0216     0.4458
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_/CLK (DFFX1)   0.0000   0.4458 r
  library hold time                                                         0.0202     0.4661
  data required time                                                                   0.4661
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4661
  data arrival time                                                                   -0.7294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2633


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_159_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3809     0.3809
  icache_1/lce/lce_cmd/data_r_reg_159_/CLK (DFFX1)                0.2047    0.0000     0.3809 r
  icache_1/lce/lce_cmd/data_r_reg_159_/Q (DFFX1)                  0.0347    0.2073     0.5883 f
  icache_1/lce/lce_cmd/data_r[159] (net)        2       4.5821              0.0000     0.5883 f
  icache_1/lce/lce_cmd/U386/IN2 (AO22X1)                          0.0347    0.0000 &   0.5883 f
  icache_1/lce/lce_cmd/U386/Q (AO22X1)                            0.0353    0.0790     0.6673 f
  icache_1/lce/lce_cmd/n780 (net)               1       2.7060              0.0000     0.6673 f
  icache_1/lce/lce_cmd/data_r_reg_159_/D (DFFX1)                  0.0353    0.0000 &   0.6673 f
  data arrival time                                                                    0.6673

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4340     0.4340
  clock reconvergence pessimism                                            -0.0486     0.3854
  icache_1/lce/lce_cmd/data_r_reg_159_/CLK (DFFX1)                          0.0000     0.3854 r
  library hold time                                                         0.0186     0.4040
  data required time                                                                   0.4040
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4040
  data arrival time                                                                   -0.6673
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2633


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__0_/CLK (DFFX1)   0.1732   0.0000   0.3796 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__0_/Q (DFFX1)   0.0435   0.2115   0.5911 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[56] (net)     2   8.3684   0.0000   0.5911 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U216/IN2 (MUX21X1)   0.0435  -0.0020 &   0.5891 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U216/Q (MUX21X1)   0.0438   0.0746   0.6637 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n160 (net)     1   5.7465   0.0000   0.6637 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__0_/D (DFFX1)   0.0438  -0.0032 &   0.6604 f
  data arrival time                                                                    0.6604

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  clock reconvergence pessimism                                            -0.0429     0.3828
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_28__0_/CLK (DFFX1)   0.0000   0.3828 r
  library hold time                                                         0.0144     0.3971
  data required time                                                                   0.3971
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3971
  data arrival time                                                                   -0.6604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2633


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  bp_fe_pc_gen_1/last_pc_reg_39_/CLK (DFFX1)                      0.1190    0.0000     0.3688 r
  bp_fe_pc_gen_1/last_pc_reg_39_/Q (DFFX1)                        0.0500    0.2107     0.5796 f
  bp_fe_pc_gen_1/last_pc[39] (net)              2      11.2133              0.0000     0.5796 f
  bp_fe_pc_gen_1/U1325/IN2 (MUX21X1)                              0.0500   -0.0078 &   0.5718 f
  bp_fe_pc_gen_1/U1325/Q (MUX21X1)                                0.0579    0.0860     0.6577 f
  bp_fe_pc_gen_1/n696 (net)                     1      10.5509              0.0000     0.6577 f
  bp_fe_pc_gen_1/last_pc_reg_39_/D (DFFX1)                        0.0579   -0.0150 &   0.6427 f
  data arrival time                                                                    0.6427

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4559     0.4559
  clock reconvergence pessimism                                            -0.0831     0.3727
  bp_fe_pc_gen_1/last_pc_reg_39_/CLK (DFFX1)                                0.0000     0.3727 r
  library hold time                                                         0.0067     0.3794
  data required time                                                                   0.3794
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3794
  data arrival time                                                                   -0.6427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2633


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4258     0.4258
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_/CLK (DFFX1)   0.2272   0.0000   0.4258 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_/Q (DFFX1)   0.0422   0.2153   0.6411 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[4] (net)     2   7.8575   0.0000   0.6411 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U117/IN1 (MUX21X1)   0.0422   0.0001 &   0.6411 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U117/Q (MUX21X1)   0.0389   0.0687   0.7099 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n8 (net)     1   3.7475   0.0000   0.7099 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_/D (DFFX1)   0.0389  -0.0010 &   0.7089 f
  data arrival time                                                                    0.7089

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4477     0.4477
  clock reconvergence pessimism                                            -0.0216     0.4261
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_/CLK (DFFX1)   0.0000   0.4261 r
  library hold time                                                         0.0194     0.4455
  data required time                                                                   0.4455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4455
  data arrival time                                                                   -0.7089
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2634


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4400     0.4400
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_/CLK (DFFX1)   0.1558   0.0000   0.4400 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_/Q (DFFX1)   0.0426   0.2094   0.6495 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[542] (net)     2   7.9407   0.0000   0.6495 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1185/IN1 (MUX21X1)   0.0426  -0.0013 &   0.6482 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1185/Q (MUX21X1)   0.0475   0.0758   0.7239 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n546 (net)     1   6.7089   0.0000   0.7239 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_/D (DFFX1)   0.0475  -0.0063 &   0.7176 f
  data arrival time                                                                    0.7176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4642     0.4642
  clock reconvergence pessimism                                            -0.0223     0.4420
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_/CLK (DFFX1)   0.0000   0.4420 r
  library hold time                                                         0.0122     0.4542
  data required time                                                                   0.4542
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4542
  data arrival time                                                                   -0.7176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2634


  Startpoint: itlb_1/ppn_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3285     0.3285
  itlb_1/ppn_reg_6_/CLK (DFFX1)                                   0.1969    0.0000     0.3285 r
  itlb_1/ppn_reg_6_/Q (DFFX1)                                     0.1231    0.2300 @   0.5585 r
  itlb_1/itlb_icache_o[6] (net)                 1      34.0097              0.0000     0.5585 r
  itlb_1/itlb_icache_o[6] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5585 r
  itlb_icache[6] (net)                                 34.0097              0.0000     0.5585 r
  icache_1/itlb_icache_data_resp_i[6] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5585 r
  icache_1/itlb_icache_data_resp_i[6] (net)            34.0097              0.0000     0.5585 r
  icache_1/U280/IN2 (AO22X1)                                      0.1234   -0.0226 @   0.5359 r
  icache_1/U280/Q (AO22X1)                                        0.0490    0.1032     0.6391 r
  icache_1/n2194 (net)                          1       7.9479              0.0000     0.6391 r
  icache_1/addr_tv_r_reg_16_/D (DFFX1)                            0.0490    0.0002 &   0.6393 r
  data arrival time                                                                    0.6393

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4364     0.4364
  clock reconvergence pessimism                                            -0.0304     0.4061
  icache_1/addr_tv_r_reg_16_/CLK (DFFX1)                                    0.0000     0.4061 r
  library hold time                                                        -0.0301     0.3759
  data required time                                                                   0.3759
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3759
  data arrival time                                                                   -0.6393
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2634


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3785     0.3785
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__1_/CLK (DFFX1)   0.1731   0.0000   0.3785 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__1_/Q (DFFX1)   0.0471   0.2139   0.5925 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[39] (net)     3   9.9408   0.0000   0.5925 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U200/IN2 (MUX21X1)   0.0471  -0.0013 &   0.5912 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U200/Q (MUX21X1)   0.0412   0.0738   0.6650 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n143 (net)     1   5.1149   0.0000   0.6650 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__1_/D (DFFX1)   0.0412  -0.0049 &   0.6601 f
  data arrival time                                                                    0.6601

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4245     0.4245
  clock reconvergence pessimism                                            -0.0429     0.3817
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_19__1_/CLK (DFFX1)   0.0000   0.3817 r
  library hold time                                                         0.0150     0.3966
  data required time                                                                   0.3966
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3966
  data arrival time                                                                   -0.6601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2634


  Startpoint: icache_1/eaddr_tl_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  icache_1/eaddr_tl_r_reg_50_/CLK (DFFX1)                         0.1190    0.0000     0.3700 r
  icache_1/eaddr_tl_r_reg_50_/Q (DFFX1)                           0.0445    0.2069     0.5770 f
  icache_1/eaddr_tl_r[50] (net)                 2       8.7302              0.0000     0.5770 f
  icache_1/U944/IN4 (AO22X1)                                      0.0445   -0.0046 &   0.5723 f
  icache_1/U944/Q (AO22X1)                                        0.0488    0.0823     0.6546 f
  icache_1/n469 (net)                           1       8.1482              0.0000     0.6546 f
  icache_1/eaddr_tl_r_reg_50_/D (DFFX1)                           0.0488   -0.0084 &   0.6462 f
  data arrival time                                                                    0.6462

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4571     0.4571
  clock reconvergence pessimism                                            -0.0831     0.3740
  icache_1/eaddr_tl_r_reg_50_/CLK (DFFX1)                                   0.0000     0.3740 r
  library hold time                                                         0.0088     0.3827
  data required time                                                                   0.3827
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3827
  data arrival time                                                                   -0.6462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2635


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_/CLK (DFFX1)   0.1523   0.0000   0.3808 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_/Q (DFFX1)   0.0457   0.2112   0.5921 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[224] (net)     2   9.3091   0.0000   0.5921 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1538/IN1 (MUX21X1)   0.0457  -0.0056 &   0.5865 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1538/Q (MUX21X1)   0.0504   0.0786   0.6651 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n228 (net)     1   7.7034   0.0000   0.6651 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_/D (DFFX1)   0.0504  -0.0094 &   0.6557 f
  data arrival time                                                                    0.6557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                            -0.0307     0.3809
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_/CLK (DFFX1)   0.0000   0.3809 r
  library hold time                                                         0.0113     0.3921
  data required time                                                                   0.3921
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3921
  data arrival time                                                                   -0.6557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2635


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_6__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_6__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  icache_1/metadata_mem/notmacro_synth/mem_reg_6__0_/CLK (DFFX1)   0.1409   0.0000     0.3999 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_6__0_/Q (DFFX1)    0.0434    0.2087     0.6085 f
  icache_1/metadata_mem/notmacro_synth/mem[6] (net)     2   8.2472          0.0000     0.6085 f
  icache_1/metadata_mem/notmacro_synth/U35/IN1 (MUX21X1)          0.0434   -0.0016 &   0.6069 f
  icache_1/metadata_mem/notmacro_synth/U35/Q (MUX21X1)            0.0395    0.0726     0.6795 f
  icache_1/metadata_mem/notmacro_synth/n65 (net)     1   5.2917             0.0000     0.6795 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_6__0_/D (DFFX1)    0.0395   -0.0008 &   0.6787 f
  data arrival time                                                                    0.6787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  clock reconvergence pessimism                                            -0.0321     0.4021
  icache_1/metadata_mem/notmacro_synth/mem_reg_6__0_/CLK (DFFX1)            0.0000     0.4021 r
  library hold time                                                         0.0130     0.4151
  data required time                                                                   0.4151
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4151
  data arrival time                                                                   -0.6787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2635


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4304     0.4304
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_/CLK (DFFX1)   0.1459   0.0000   0.4304 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_/Q (DFFX1)   0.0529   0.2156   0.6460 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[69] (net)     2  12.5052   0.0000   0.6460 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1714/IN1 (MUX21X1)   0.0529  -0.0052 &   0.6408 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1714/Q (MUX21X1)   0.0397   0.0714   0.7122 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n73 (net)     1   3.9434   0.0000   0.7122 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_/D (DFFX1)   0.0397  -0.0031 &   0.7092 f
  data arrival time                                                                    0.7092

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4551     0.4551
  clock reconvergence pessimism                                            -0.0228     0.4322
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_/CLK (DFFX1)   0.0000   0.4322 r
  library hold time                                                         0.0134     0.4456
  data required time                                                                   0.4456
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4456
  data arrival time                                                                   -0.7092
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2636


  Startpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4149     0.4149
  bp_fe_pc_gen_1/icache_miss_pc_reg_43_/CLK (DFFX1)               0.2109    0.0000     0.4149 r
  bp_fe_pc_gen_1/icache_miss_pc_reg_43_/Q (DFFX1)                 0.0414    0.2133     0.6282 f
  bp_fe_pc_gen_1/icache_miss_pc[43] (net)       2       7.4607              0.0000     0.6282 f
  bp_fe_pc_gen_1/U1317/IN2 (MUX21X1)                              0.0414   -0.0007 &   0.6274 f
  bp_fe_pc_gen_1/U1317/Q (MUX21X1)                                0.0410    0.0711     0.6985 f
  bp_fe_pc_gen_1/n683 (net)                     1       4.4797              0.0000     0.6985 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_43_/D (DFFX1)                 0.0410    0.0001 &   0.6986 f
  data arrival time                                                                    0.6986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5004     0.5004
  clock reconvergence pessimism                                            -0.0831     0.4172
  bp_fe_pc_gen_1/icache_miss_pc_reg_43_/CLK (DFFX1)                         0.0000     0.4172 r
  library hold time                                                         0.0178     0.4350
  data required time                                                                   0.4350
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4350
  data arrival time                                                                   -0.6986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2636


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__491_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__491_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4388     0.4388
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__491_/CLK (DFFX1)   0.1557   0.0000   0.4388 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__491_/Q (DFFX1)   0.0462   0.2119   0.6507 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[491] (net)     2   9.5393   0.0000   0.6507 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1245/IN1 (MUX21X1)   0.0462  -0.0034 &   0.6473 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1245/Q (MUX21X1)   0.0440   0.0736   0.7209 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n495 (net)     1   5.4772   0.0000   0.7209 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__491_/D (DFFX1)   0.0440  -0.0035 &   0.7174 f
  data arrival time                                                                    0.7174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4630     0.4630
  clock reconvergence pessimism                                            -0.0223     0.4407
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__491_/CLK (DFFX1)   0.0000   0.4407 r
  library hold time                                                         0.0130     0.4537
  data required time                                                                   0.4537
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4537
  data arrival time                                                                   -0.7174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2637


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__65_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4304     0.4304
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__65_/CLK (DFFX1)   0.1459   0.0000   0.4304 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__65_/Q (DFFX1)   0.0605   0.2207   0.6511 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[65] (net)     2  15.9058   0.0000   0.6511 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1718/IN1 (MUX21X1)   0.0605  -0.0131 &   0.6380 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1718/Q (MUX21X1)   0.0405   0.0735   0.7115 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n69 (net)     1   4.1463   0.0000   0.7115 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__65_/D (DFFX1)   0.0405  -0.0024 &   0.7091 f
  data arrival time                                                                    0.7091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4550     0.4550
  clock reconvergence pessimism                                            -0.0228     0.4322
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__65_/CLK (DFFX1)   0.0000   0.4322 r
  library hold time                                                         0.0132     0.4454
  data required time                                                                   0.4454
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4454
  data arrival time                                                                   -0.7091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2637


  Startpoint: icache_1/tag_tv_r_reg_0__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_0__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3898     0.3898
  icache_1/tag_tv_r_reg_0__6_/CLK (DFFX1)                         0.1975    0.0000     0.3898 r
  icache_1/tag_tv_r_reg_0__6_/Q (DFFX1)                           0.0321    0.2046     0.5944 f
  icache_1/tag_tv_r[6] (net)                    1       3.4399              0.0000     0.5944 f
  icache_1/U348/IN2 (AO22X1)                                      0.0321    0.0000 &   0.5945 f
  icache_1/U348/Q (AO22X1)                                        0.0351    0.0806     0.6750 f
  icache_1/n2059 (net)                          1       3.6043              0.0000     0.6750 f
  icache_1/tag_tv_r_reg_0__6_/D (DFFX1)                           0.0351    0.0000 &   0.6751 f
  data arrival time                                                                    0.6751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4361     0.4361
  clock reconvergence pessimism                                            -0.0429     0.3932
  icache_1/tag_tv_r_reg_0__6_/CLK (DFFX1)                                   0.0000     0.3932 r
  library hold time                                                         0.0181     0.4113
  data required time                                                                   0.4113
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4113
  data arrival time                                                                   -0.6751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2637


  Startpoint: icache_1/tag_tv_r_reg_1__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3898     0.3898
  icache_1/tag_tv_r_reg_1__4_/CLK (DFFX1)                         0.1975    0.0000     0.3898 r
  icache_1/tag_tv_r_reg_1__4_/Q (DFFX1)                           0.0364    0.2081     0.5979 f
  icache_1/tag_tv_r[16] (net)                   1       5.2830              0.0000     0.5979 f
  icache_1/U321/IN2 (AO22X1)                                      0.0364   -0.0057 &   0.5922 f
  icache_1/U321/Q (AO22X1)                                        0.0407    0.0859     0.6781 f
  icache_1/n2089 (net)                          1       5.5759              0.0000     0.6781 f
  icache_1/tag_tv_r_reg_1__4_/D (DFFX1)                           0.0407   -0.0043 &   0.6738 f
  data arrival time                                                                    0.6738

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4361     0.4361
  clock reconvergence pessimism                                            -0.0429     0.3932
  icache_1/tag_tv_r_reg_1__4_/CLK (DFFX1)                                   0.0000     0.3932 r
  library hold time                                                         0.0168     0.4100
  data required time                                                                   0.4100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4100
  data arrival time                                                                   -0.6738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2638


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4286     0.4286
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_/CLK (DFFX1)   0.2272   0.0000   0.4286 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_/Q (DFFX1)   0.0626   0.2288   0.6573 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[54] (net)     2  16.8562   0.0000   0.6573 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U65/IN2 (MUX21X1)   0.0626  -0.0180 &   0.6393 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U65/Q (MUX21X1)   0.0380   0.0729   0.7122 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n58 (net)     1   3.3533   0.0000   0.7122 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_/D (DFFX1)   0.0380   0.0000 &   0.7123 f
  data arrival time                                                                    0.7123

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4505     0.4505
  clock reconvergence pessimism                                            -0.0216     0.4289
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_/CLK (DFFX1)   0.0000   0.4289 r
  library hold time                                                         0.0196     0.4485
  data required time                                                                   0.4485
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4485
  data arrival time                                                                   -0.7123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2638


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_315_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_315_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3831     0.3831
  icache_1/lce/lce_cmd/data_r_reg_315_/CLK (DFFX1)                0.2494    0.0000     0.3831 r
  icache_1/lce/lce_cmd/data_r_reg_315_/Q (DFFX1)                  0.0363    0.2125     0.5956 f
  icache_1/lce/lce_cmd/data_r[315] (net)        2       5.3090              0.0000     0.5956 f
  icache_1/lce/lce_cmd/U573/IN2 (AO22X1)                          0.0363   -0.0016 &   0.5940 f
  icache_1/lce/lce_cmd/U573/Q (AO22X1)                            0.0371    0.0821     0.6760 f
  icache_1/lce/lce_cmd/n464 (net)               1       3.9276              0.0000     0.6760 f
  icache_1/lce/lce_cmd/data_r_reg_315_/D (DFFX1)                  0.0371   -0.0050 &   0.6710 f
  data arrival time                                                                    0.6710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4640     0.4640
  clock reconvergence pessimism                                            -0.0782     0.3858
  icache_1/lce/lce_cmd/data_r_reg_315_/CLK (DFFX1)                          0.0000     0.3858 r
  library hold time                                                         0.0214     0.4072
  data required time                                                                   0.4072
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4072
  data arrival time                                                                   -0.6710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2639


  Startpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  bp_fe_pc_gen_1/icache_miss_pc_reg_44_/CLK (DFFX1)               0.1190    0.0000     0.3688 r
  bp_fe_pc_gen_1/icache_miss_pc_reg_44_/Q (DFFX1)                 0.0547    0.2139     0.5828 f
  bp_fe_pc_gen_1/icache_miss_pc[44] (net)       2      13.3022              0.0000     0.5828 f
  bp_fe_pc_gen_1/U1315/IN2 (MUX21X1)                              0.0547   -0.0093 &   0.5734 f
  bp_fe_pc_gen_1/U1315/Q (MUX21X1)                                0.0571    0.0862     0.6597 f
  bp_fe_pc_gen_1/n680 (net)                     1      10.1865              0.0000     0.6597 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_44_/D (DFFX1)                 0.0571   -0.0162 &   0.6435 f
  data arrival time                                                                    0.6435

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4559     0.4559
  clock reconvergence pessimism                                            -0.0831     0.3727
  bp_fe_pc_gen_1/icache_miss_pc_reg_44_/CLK (DFFX1)                         0.0000     0.3727 r
  library hold time                                                         0.0068     0.3796
  data required time                                                                   0.3796
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3796
  data arrival time                                                                   -0.6435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2639


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4157     0.4157
  bp_fe_pc_gen_1/last_pc_reg_46_/CLK (DFFX1)                      0.2109    0.0000     0.4157 r
  bp_fe_pc_gen_1/last_pc_reg_46_/Q (DFFX1)                        0.0405    0.2125     0.6283 f
  bp_fe_pc_gen_1/last_pc[46] (net)              2       7.0687              0.0000     0.6283 f
  bp_fe_pc_gen_1/U1311/IN1 (MUX21X1)                              0.0405    0.0001 &   0.6284 f
  bp_fe_pc_gen_1/U1311/Q (MUX21X1)                                0.0448    0.0732     0.7016 f
  bp_fe_pc_gen_1/n674 (net)                     1       5.8230              0.0000     0.7016 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_46_/D (DFFX1)                 0.0448   -0.0033 &   0.6983 f
  data arrival time                                                                    0.6983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5006     0.5006
  clock reconvergence pessimism                                            -0.0831     0.4175
  bp_fe_pc_gen_1/icache_miss_pc_reg_46_/CLK (DFFX1)                         0.0000     0.4175 r
  library hold time                                                         0.0169     0.4344
  data required time                                                                   0.4344
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4344
  data arrival time                                                                   -0.6983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2639


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3871     0.3871
  bp_fe_pc_gen_1/last_pc_reg_17_/CLK (DFFX1)                      0.1638    0.0000     0.3871 r
  bp_fe_pc_gen_1/last_pc_reg_17_/Q (DFFX1)                        0.0538    0.2177     0.6048 f
  bp_fe_pc_gen_1/last_pc[17] (net)              2      12.9126              0.0000     0.6048 f
  bp_fe_pc_gen_1/U1373/IN1 (MUX21X1)                              0.0538   -0.0145 &   0.5903 f
  bp_fe_pc_gen_1/U1373/Q (MUX21X1)                                0.0572    0.0850     0.6753 f
  bp_fe_pc_gen_1/n761 (net)                     1      10.1825              0.0000     0.6753 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_17_/D (DFFX1)                 0.0572   -0.0121 &   0.6632 f
  data arrival time                                                                    0.6632

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4719     0.4719
  clock reconvergence pessimism                                            -0.0831     0.3887
  bp_fe_pc_gen_1/icache_miss_pc_reg_17_/CLK (DFFX1)                         0.0000     0.3887 r
  library hold time                                                         0.0105     0.3993
  data required time                                                                   0.3993
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3993
  data arrival time                                                                   -0.6632
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2640


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4442     0.4442
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__27_/CLK (DFFX1)   0.2272   0.0000   0.4442 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__27_/Q (DFFX1)   0.0409   0.2143   0.6585 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[63] (net)     2   7.2846   0.0000   0.6585 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U55/IN2 (MUX21X1)   0.0409   0.0001 &   0.6586 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U55/Q (MUX21X1)   0.0390   0.0696   0.7282 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n67 (net)     1   3.8882   0.0000   0.7282 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__27_/D (DFFX1)   0.0390   0.0000 &   0.7282 f
  data arrival time                                                                    0.7282

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4665     0.4665
  clock reconvergence pessimism                                            -0.0216     0.4449
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__27_/CLK (DFFX1)   0.0000   0.4449 r
  library hold time                                                         0.0194     0.4642
  data required time                                                                   0.4642
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4642
  data arrival time                                                                   -0.7282
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2640


  Startpoint: itlb_1/ppn_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3285     0.3285
  itlb_1/ppn_reg_5_/CLK (DFFX1)                                   0.1969    0.0000     0.3285 r
  itlb_1/ppn_reg_5_/Q (DFFX1)                                     0.1270    0.2318 @   0.5603 r
  itlb_1/itlb_icache_o[5] (net)                 1      35.3728              0.0000     0.5603 r
  itlb_1/itlb_icache_o[5] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.5603 r
  itlb_icache[5] (net)                                 35.3728              0.0000     0.5603 r
  icache_1/itlb_icache_data_resp_i[5] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5603 r
  icache_1/itlb_icache_data_resp_i[5] (net)            35.3728              0.0000     0.5603 r
  icache_1/U282/IN2 (AO22X1)                                      0.1273   -0.0227 @   0.5375 r
  icache_1/U282/Q (AO22X1)                                        0.0478    0.1030     0.6405 r
  icache_1/n2191 (net)                          1       7.4956              0.0000     0.6405 r
  icache_1/addr_tv_r_reg_15_/D (DFFX1)                            0.0478    0.0002 &   0.6408 r
  data arrival time                                                                    0.6408

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4369     0.4369
  clock reconvergence pessimism                                            -0.0304     0.4065
  icache_1/addr_tv_r_reg_15_/CLK (DFFX1)                                    0.0000     0.4065 r
  library hold time                                                        -0.0298     0.3767
  data required time                                                                   0.3767
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3767
  data arrival time                                                                   -0.6408
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2640


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__236_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3828     0.3828
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__236_/CLK (DFFX1)   0.1525   0.0000   0.3828 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__236_/Q (DFFX1)   0.0456   0.2112   0.5940 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[775] (net)     2   9.2580   0.0000   0.5940 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U924/IN1 (MUX21X1)   0.0456  -0.0029 &   0.5911 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U924/Q (MUX21X1)   0.0456   0.0748   0.6659 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n779 (net)     1   6.0359   0.0000   0.6659 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__236_/D (DFFX1)   0.0456  -0.0065 &   0.6594 f
  data arrival time                                                                    0.6594

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4136     0.4136
  clock reconvergence pessimism                                            -0.0307     0.3829
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__236_/CLK (DFFX1)   0.0000   0.3829 r
  library hold time                                                         0.0124     0.3953
  data required time                                                                   0.3953
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3953
  data arrival time                                                                   -0.6594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2641


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_451_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_451_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  icache_1/lce/lce_cmd/data_r_reg_451_/CLK (DFFX1)                0.2329    0.0000     0.3765 r
  icache_1/lce/lce_cmd/data_r_reg_451_/Q (DFFX1)                  0.0337    0.2090     0.5855 f
  icache_1/lce/lce_cmd/data_r[451] (net)        2       4.1829              0.0000     0.5855 f
  icache_1/lce/lce_cmd/U738/IN2 (AO22X1)                          0.0337    0.0000 &   0.5855 f
  icache_1/lce/lce_cmd/U738/Q (AO22X1)                            0.0362    0.0808     0.6663 f
  icache_1/lce/lce_cmd/n190 (net)               1       3.5918              0.0000     0.6663 f
  icache_1/lce/lce_cmd/data_r_reg_451_/D (DFFX1)                  0.0362   -0.0028 &   0.6636 f
  data arrival time                                                                    0.6636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4572     0.4572
  clock reconvergence pessimism                                            -0.0782     0.3791
  icache_1/lce/lce_cmd/data_r_reg_451_/CLK (DFFX1)                          0.0000     0.3791 r
  library hold time                                                         0.0204     0.3995
  data required time                                                                   0.3995
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3995
  data arrival time                                                                   -0.6636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2641


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_21__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_21__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_21__0_/CLK (DFFX1)   0.1732   0.0000   0.3795 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_21__0_/Q (DFFX1)   0.0428   0.2110   0.5906 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[42] (net)     2   8.0325   0.0000   0.5906 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U223/IN2 (MUX21X1)   0.0428  -0.0008 &   0.5897 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U223/Q (MUX21X1)   0.0436   0.0749   0.6646 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n146 (net)     1   5.9489   0.0000   0.6646 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_21__0_/D (DFFX1)   0.0436  -0.0034 &   0.6613 f
  data arrival time                                                                    0.6613

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  clock reconvergence pessimism                                            -0.0429     0.3827
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_21__0_/CLK (DFFX1)   0.0000   0.3827 r
  library hold time                                                         0.0144     0.3971
  data required time                                                                   0.3971
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3971
  data arrival time                                                                   -0.6613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2641


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__233_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4190     0.4190
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__233_/CLK (DFFX1)   0.2136   0.0000   0.4190 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__233_/Q (DFFX1)   0.0413   0.2134   0.6324 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[233] (net)     2   7.4274   0.0000   0.6324 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1528/IN1 (MUX21X1)   0.0413  -0.0013 &   0.6311 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1528/Q (MUX21X1)   0.0494   0.0771   0.7082 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n237 (net)     1   7.4032   0.0000   0.7082 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__233_/D (DFFX1)   0.0494  -0.0088 &   0.6994 f
  data arrival time                                                                    0.6994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4571     0.4571
  clock reconvergence pessimism                                            -0.0379     0.4191
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__233_/CLK (DFFX1)   0.0000   0.4191 r
  library hold time                                                         0.0161     0.4352
  data required time                                                                   0.4352
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4352
  data arrival time                                                                   -0.6994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2642


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4444     0.4444
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__27_/CLK (DFFX1)   0.2272   0.0000   0.4444 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__27_/Q (DFFX1)   0.0447   0.2169   0.6613 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[27] (net)     2   8.9370   0.0000   0.6613 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U92/IN1 (MUX21X1)   0.0447  -0.0013 &   0.6600 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U92/Q (MUX21X1)   0.0384   0.0688   0.7288 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n31 (net)     1   3.5506   0.0000   0.7288 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__27_/D (DFFX1)   0.0384   0.0000 &   0.7288 f
  data arrival time                                                                    0.7288

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4667     0.4667
  clock reconvergence pessimism                                            -0.0216     0.4451
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__27_/CLK (DFFX1)   0.0000   0.4451 r
  library hold time                                                         0.0195     0.4646
  data required time                                                                   0.4646
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4646
  data arrival time                                                                   -0.7288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2642


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4406     0.4406
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__16_/CLK (DFFX1)   0.2272   0.0000   0.4406 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__16_/Q (DFFX1)   0.0454   0.2174   0.6580 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[16] (net)     2   9.2744   0.0000   0.6580 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U104/IN1 (MUX21X1)   0.0454   0.0000 &   0.6581 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U104/Q (MUX21X1)   0.0363   0.0673   0.7254 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n20 (net)     1   2.8394   0.0000   0.7254 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__16_/D (DFFX1)   0.0363   0.0000 &   0.7254 f
  data arrival time                                                                    0.7254

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4628     0.4628
  clock reconvergence pessimism                                            -0.0216     0.4412
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__16_/CLK (DFFX1)   0.0000   0.4412 r
  library hold time                                                         0.0200     0.4611
  data required time                                                                   0.4611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4611
  data arrival time                                                                   -0.7254
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2643


  Startpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4148     0.4148
  bp_fe_pc_gen_1/icache_miss_pc_reg_47_/CLK (DFFX1)               0.2109    0.0000     0.4148 r
  bp_fe_pc_gen_1/icache_miss_pc_reg_47_/Q (DFFX1)                 0.0411    0.2131     0.6279 f
  bp_fe_pc_gen_1/icache_miss_pc[47] (net)       2       7.3470              0.0000     0.6279 f
  bp_fe_pc_gen_1/U1309/IN2 (MUX21X1)                              0.0411   -0.0023 &   0.6256 f
  bp_fe_pc_gen_1/U1309/Q (MUX21X1)                                0.0455    0.0748     0.7004 f
  bp_fe_pc_gen_1/n671 (net)                     1       6.0463              0.0000     0.7004 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_47_/D (DFFX1)                 0.0455   -0.0023 &   0.6981 f
  data arrival time                                                                    0.6981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5003     0.5003
  clock reconvergence pessimism                                            -0.0831     0.4171
  bp_fe_pc_gen_1/icache_miss_pc_reg_47_/CLK (DFFX1)                         0.0000     0.4171 r
  library hold time                                                         0.0167     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.6981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2643


  Startpoint: bp_fe_pc_gen_1/pc_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  bp_fe_pc_gen_1/pc_reg_47_/CLK (DFFX1)                           0.1188    0.0000     0.3673 r
  bp_fe_pc_gen_1/pc_reg_47_/Q (DFFX1)                             0.0977    0.2400     0.6072 f
  bp_fe_pc_gen_1/pc_gen_icache_o[47] (net)      6      32.1914              0.0000     0.6072 f
  bp_fe_pc_gen_1/pc_gen_icache_o[47] (bp_fe_pc_gen_22_22_64_9_5_22_32_10_80000124_1_0)   0.0000   0.6072 f
  pc_gen_icache[47] (net)                              32.1914              0.0000     0.6072 f
  icache_1/pc_gen_icache_vaddr_i[47] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6072 f
  icache_1/pc_gen_icache_vaddr_i[47] (net)             32.1914              0.0000     0.6072 f
  icache_1/U947/IN2 (AO22X1)                                      0.0977    0.0014 &   0.6087 f
  icache_1/U947/Q (AO22X1)                                        0.0371    0.0923     0.7010 f
  icache_1/n451 (net)                           1       3.9793              0.0000     0.7010 f
  icache_1/eaddr_tl_r_reg_47_/D (DFFX1)                           0.0371    0.0001 &   0.7011 f
  data arrival time                                                                    0.7011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5013     0.5013
  clock reconvergence pessimism                                            -0.0831     0.4182
  icache_1/eaddr_tl_r_reg_47_/CLK (DFFX1)                                   0.0000     0.4182 r
  library hold time                                                         0.0186     0.4368
  data required time                                                                   0.4368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4368
  data arrival time                                                                   -0.7011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2643


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__175_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3812     0.3812
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__175_/CLK (DFFX1)   0.1523   0.0000   0.3812 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__175_/Q (DFFX1)   0.0418   0.2086   0.5897 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[714] (net)     2   7.5623   0.0000   0.5897 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U992/IN1 (MUX21X1)   0.0418  -0.0010 &   0.5887 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U992/Q (MUX21X1)   0.0449   0.0736   0.6623 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n718 (net)     1   5.8483   0.0000   0.6623 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__175_/D (DFFX1)   0.0449  -0.0042 &   0.6581 f
  data arrival time                                                                    0.6581

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4119     0.4119
  clock reconvergence pessimism                                            -0.0307     0.3812
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__175_/CLK (DFFX1)   0.0000   0.3812 r
  library hold time                                                         0.0126     0.3938
  data required time                                                                   0.3938
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3938
  data arrival time                                                                   -0.6581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2643


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__452_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__452_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4389     0.4389
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__452_/CLK (DFFX1)   0.2600   0.0000   0.4389 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__452_/Q (DFFX1)   0.0437   0.2188   0.6578 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[452] (net)     2   8.5243   0.0000   0.6578 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1285/IN1 (MUX21X1)   0.0437   0.0001 &   0.6578 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1285/Q (MUX21X1)   0.0369   0.0675   0.7253 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n456 (net)     1   3.0673   0.0000   0.7253 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__452_/D (DFFX1)   0.0369   0.0000 &   0.7253 f
  data arrival time                                                                    0.7253

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4751     0.4751
  clock reconvergence pessimism                                            -0.0361     0.4390
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__452_/CLK (DFFX1)   0.0000   0.4390 r
  library hold time                                                         0.0220     0.4610
  data required time                                                                   0.4610
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4610
  data arrival time                                                                   -0.7253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2643


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4258     0.4258
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_/CLK (DFFX1)   0.2272   0.0000   0.4258 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_/Q (DFFX1)   0.0407   0.2142   0.6400 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[40] (net)     2   7.2019   0.0000   0.6400 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U80/IN2 (MUX21X1)   0.0407  -0.0008 &   0.6392 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U80/Q (MUX21X1)   0.0445   0.0730   0.7123 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n44 (net)     1   5.3501   0.0000   0.7123 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_/D (DFFX1)   0.0445  -0.0036 &   0.7087 f
  data arrival time                                                                    0.7087

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4477     0.4477
  clock reconvergence pessimism                                            -0.0216     0.4261
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_/CLK (DFFX1)   0.0000   0.4261 r
  library hold time                                                         0.0182     0.4443
  data required time                                                                   0.4443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4443
  data arrival time                                                                   -0.7087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2644


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_/CLK (DFFX1)   0.2272   0.0000   0.4284 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_/Q (DFFX1)   0.0382   0.2121   0.6405 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[12] (net)     2   6.1284   0.0000   0.6405 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U108/IN1 (MUX21X1)   0.0382   0.0001 &   0.6406 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U108/Q (MUX21X1)   0.0426   0.0710   0.7116 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n16 (net)     1   5.0653   0.0000   0.7116 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_/D (DFFX1)   0.0426   0.0001 &   0.7117 f
  data arrival time                                                                    0.7117

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4504     0.4504
  clock reconvergence pessimism                                            -0.0216     0.4288
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__12_/CLK (DFFX1)   0.0000   0.4288 r
  library hold time                                                         0.0186     0.4473
  data required time                                                                   0.4473
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4473
  data arrival time                                                                   -0.7117
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2644


  Startpoint: icache_1/vaddr_tl_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/vaddr_tl_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3933     0.3933
  icache_1/vaddr_tl_r_reg_8_/CLK (DFFX1)                          0.0412    0.0000     0.3933 r
  icache_1/vaddr_tl_r_reg_8_/Q (DFFX1)                            0.0487    0.1964     0.5897 f
  icache_1/vaddr_tl_r[8] (net)                  2      10.6771              0.0000     0.5897 f
  icache_1/U949/IN4 (AO22X1)                                      0.0487    0.0002 &   0.5899 f
  icache_1/U949/Q (AO22X1)                                        0.0357    0.0733     0.6632 f
  icache_1/n157 (net)                           1       3.4332              0.0000     0.6632 f
  icache_1/vaddr_tl_r_reg_8_/D (DFFX1)                            0.0357   -0.0015 &   0.6617 f
  data arrival time                                                                    0.6617

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4396     0.4396
  clock reconvergence pessimism                                            -0.0429     0.3968
  icache_1/vaddr_tl_r_reg_8_/CLK (DFFX1)                                    0.0000     0.3968 r
  library hold time                                                         0.0005     0.3973
  data required time                                                                   0.3973
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3973
  data arrival time                                                                   -0.6617
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2644


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3812     0.3812
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__174_/CLK (DFFX1)   0.1522   0.0000   0.3812 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__174_/Q (DFFX1)   0.0432   0.2095   0.5908 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[174] (net)     2   8.2125   0.0000   0.5908 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1594/IN1 (MUX21X1)   0.0432  -0.0014 &   0.5894 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1594/Q (MUX21X1)   0.0401   0.0700   0.6593 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n178 (net)     1   4.1753   0.0000   0.6593 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__174_/D (DFFX1)   0.0401   0.0001 &   0.6594 f
  data arrival time                                                                    0.6594

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  clock reconvergence pessimism                                            -0.0307     0.3813
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__174_/CLK (DFFX1)   0.0000   0.3813 r
  library hold time                                                         0.0137     0.3950
  data required time                                                                   0.3950
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3950
  data arrival time                                                                   -0.6594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2644


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__1_/CLK (DFFX1)   0.1732   0.0000   0.3782 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__1_/Q (DFFX1)   0.0499   0.2158   0.5940 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[55] (net)     3  11.1733   0.0000   0.5940 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U182/IN2 (MUX21X1)   0.0499  -0.0024 &   0.5917 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U182/Q (MUX21X1)   0.0375   0.0713   0.6630 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n159 (net)     1   3.8139   0.0000   0.6630 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__1_/D (DFFX1)   0.0375  -0.0013 &   0.6617 f
  data arrival time                                                                    0.6617

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4242     0.4242
  clock reconvergence pessimism                                            -0.0429     0.3814
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_27__1_/CLK (DFFX1)   0.0000   0.3814 r
  library hold time                                                         0.0158     0.3972
  data required time                                                                   0.3972
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3972
  data arrival time                                                                   -0.6617
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2645


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__0_/CLK (DFFX1)   0.1732   0.0000   0.3798 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__0_/Q (DFFX1)   0.0419   0.2104   0.5903 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[32] (net)     2   7.6425   0.0000   0.5903 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U229/IN2 (MUX21X1)   0.0419   0.0002 &   0.5905 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U229/Q (MUX21X1)   0.0414   0.0727   0.6631 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n136 (net)     1   5.0969   0.0000   0.6631 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__0_/D (DFFX1)   0.0414  -0.0007 &   0.6625 f
  data arrival time                                                                    0.6625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4259     0.4259
  clock reconvergence pessimism                                            -0.0429     0.3830
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_16__0_/CLK (DFFX1)   0.0000   0.3830 r
  library hold time                                                         0.0149     0.3979
  data required time                                                                   0.3979
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3979
  data arrival time                                                                   -0.6625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2645


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__136_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4228     0.4228
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__136_/CLK (DFFX1)   0.1237   0.0000   0.4228 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__136_/Q (DFFX1)   0.0521   0.2129   0.6356 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[136] (net)     2  12.1265   0.0000   0.6356 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1639/IN1 (MUX21X1)   0.0521  -0.0063 &   0.6293 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1639/Q (MUX21X1)   0.0501   0.0797   0.7090 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n140 (net)     1   7.5531   0.0000   0.7090 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__136_/D (DFFX1)   0.0501  -0.0110 &   0.6979 f
  data arrival time                                                                    0.6979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4466     0.4466
  clock reconvergence pessimism                                            -0.0223     0.4243
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__136_/CLK (DFFX1)   0.0000   0.4243 r
  library hold time                                                         0.0090     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.6979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2646


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_11__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_11__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  icache_1/metadata_mem/notmacro_synth/mem_reg_11__0_/CLK (DFFX1)   0.1409   0.0000    0.3999 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_11__0_/Q (DFFX1)   0.0429    0.2084     0.6082 f
  icache_1/metadata_mem/notmacro_synth/mem[11] (net)     2   8.0521         0.0000     0.6082 f
  icache_1/metadata_mem/notmacro_synth/U20/IN1 (MUX21X1)          0.0429   -0.0009 &   0.6073 f
  icache_1/metadata_mem/notmacro_synth/U20/Q (MUX21X1)            0.0400    0.0731     0.6804 f
  icache_1/metadata_mem/notmacro_synth/n70 (net)     1   5.5333             0.0000     0.6804 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_11__0_/D (DFFX1)   0.0400   -0.0007 &   0.6796 f
  data arrival time                                                                    0.6796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  clock reconvergence pessimism                                            -0.0321     0.4021
  icache_1/metadata_mem/notmacro_synth/mem_reg_11__0_/CLK (DFFX1)           0.0000     0.4021 r
  library hold time                                                         0.0129     0.4150
  data required time                                                                   0.4150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4150
  data arrival time                                                                   -0.6796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2646


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4301     0.4301
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_/CLK (DFFX1)   0.1459   0.0000   0.4301 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_/Q (DFFX1)   0.0458   0.2108   0.6409 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1040] (net)     2   9.3506   0.0000   0.6409 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U633/IN1 (MUX21X1)   0.0458  -0.0063 &   0.6346 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U633/Q (MUX21X1)   0.0547   0.0817   0.7162 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1044 (net)     1   9.2922   0.0000   0.7162 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_/D (DFFX1)   0.0547  -0.0099 &   0.7064 f
  data arrival time                                                                    0.7064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4548     0.4548
  clock reconvergence pessimism                                            -0.0228     0.4319
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_/CLK (DFFX1)   0.0000   0.4319 r
  library hold time                                                         0.0097     0.4417
  data required time                                                                   0.4417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4417
  data arrival time                                                                   -0.7064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2647


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4446     0.4446
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/CLK (DFFX1)   0.2272   0.0000   0.4446 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/Q (DFFX1)   0.0447   0.2170   0.6615 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[28] (net)     2   8.9613   0.0000   0.6615 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U91/IN1 (MUX21X1)   0.0447   0.0001 &   0.6616 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U91/Q (MUX21X1)   0.0374   0.0680   0.7296 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n32 (net)     1   3.2139   0.0000   0.7296 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/D (DFFX1)   0.0374   0.0000 &   0.7297 f
  data arrival time                                                                    0.7297

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4669     0.4669
  clock reconvergence pessimism                                            -0.0216     0.4453
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/CLK (DFFX1)   0.0000   0.4453 r
  library hold time                                                         0.0197     0.4650
  data required time                                                                   0.4650
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4650
  data arrival time                                                                   -0.7297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2647


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4450     0.4450
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_/CLK (DFFX1)   0.2272   0.0000   0.4450 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_/Q (DFFX1)   0.0490   0.2198   0.6648 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[29] (net)     2  10.8369   0.0000   0.6648 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U90/IN1 (MUX21X1)   0.0490  -0.0058 &   0.6590 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U90/Q (MUX21X1)   0.0396   0.0706   0.7297 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n33 (net)     1   3.9351   0.0000   0.7297 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_/D (DFFX1)   0.0396   0.0001 &   0.7297 f
  data arrival time                                                                    0.7297

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4673     0.4673
  clock reconvergence pessimism                                            -0.0216     0.4457
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_/CLK (DFFX1)   0.0000   0.4457 r
  library hold time                                                         0.0192     0.4649
  data required time                                                                   0.4649
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4649
  data arrival time                                                                   -0.7297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2648


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__1_/CLK (DFFX1)   0.1732   0.0000   0.3781 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__1_/Q (DFFX1)   0.0520   0.2173   0.5954 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[1] (net)     3  12.1444   0.0000   0.5954 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U172/IN2 (MUX21X1)   0.0520  -0.0046 &   0.5908 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U172/Q (MUX21X1)   0.0409   0.0745   0.6654 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n105 (net)     1   4.9815   0.0000   0.6654 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__1_/D (DFFX1)   0.0409  -0.0043 &   0.6611 f
  data arrival time                                                                    0.6611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4241     0.4241
  clock reconvergence pessimism                                            -0.0429     0.3812
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_0__1_/CLK (DFFX1)   0.0000   0.3812 r
  library hold time                                                         0.0150     0.3962
  data required time                                                                   0.3962
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3962
  data arrival time                                                                   -0.6611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2648


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3812     0.3812
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__174_/CLK (DFFX1)   0.1522   0.0000   0.3812 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__174_/Q (DFFX1)   0.0426   0.2091   0.5903 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[713] (net)     2   7.9380   0.0000   0.5903 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U993/IN1 (MUX21X1)   0.0426  -0.0019 &   0.5884 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U993/Q (MUX21X1)   0.0466   0.0750   0.6634 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n717 (net)     1   6.4040   0.0000   0.6634 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__174_/D (DFFX1)   0.0466  -0.0052 &   0.6583 f
  data arrival time                                                                    0.6583

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  clock reconvergence pessimism                                            -0.0307     0.3812
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__174_/CLK (DFFX1)   0.0000   0.3812 r
  library hold time                                                         0.0122     0.3934
  data required time                                                                   0.3934
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3934
  data arrival time                                                                   -0.6583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2648


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_13__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_13__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  icache_1/metadata_mem/notmacro_synth/mem_reg_13__0_/CLK (DFFX1)   0.1409   0.0000    0.3999 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_13__0_/Q (DFFX1)   0.0431    0.2085     0.6083 f
  icache_1/metadata_mem/notmacro_synth/mem[13] (net)     2   8.1334         0.0000     0.6083 f
  icache_1/metadata_mem/notmacro_synth/U14/IN1 (MUX21X1)          0.0431   -0.0010 &   0.6074 f
  icache_1/metadata_mem/notmacro_synth/U14/Q (MUX21X1)            0.0401    0.0731     0.6805 f
  icache_1/metadata_mem/notmacro_synth/n72 (net)     1   5.5222             0.0000     0.6805 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_13__0_/D (DFFX1)   0.0401   -0.0006 &   0.6799 f
  data arrival time                                                                    0.6799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  clock reconvergence pessimism                                            -0.0321     0.4021
  icache_1/metadata_mem/notmacro_synth/mem_reg_13__0_/CLK (DFFX1)           0.0000     0.4021 r
  library hold time                                                         0.0129     0.4150
  data required time                                                                   0.4150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4150
  data arrival time                                                                   -0.6799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2649


  Startpoint: icache_1/vaddr_tl_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/vaddr_tl_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3286     0.3286
  icache_1/vaddr_tl_r_reg_3_/CLK (DFFX1)                          0.1969    0.0000     0.3286 r
  icache_1/vaddr_tl_r_reg_3_/Q (DFFX1)                            0.0367    0.2083     0.5369 f
  icache_1/vaddr_tl_r[3] (net)                  2       5.4155              0.0000     0.5369 f
  icache_1/U297/IN2 (AO21X1)                                      0.0367    0.0000 &   0.5369 f
  icache_1/U297/Q (AO21X1)                                        0.0297    0.0759     0.6128 f
  icache_1/n127 (net)                           1       3.3710              0.0000     0.6128 f
  icache_1/vaddr_tl_r_reg_3_/D (DFFX1)                            0.0297    0.0000 &   0.6129 f
  data arrival time                                                                    0.6129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  clock reconvergence pessimism                                            -0.0878     0.3286
  icache_1/vaddr_tl_r_reg_3_/CLK (DFFX1)                                    0.0000     0.3286 r
  library hold time                                                         0.0193     0.3480
  data required time                                                                   0.3480
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3480
  data arrival time                                                                   -0.6129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2649


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4441     0.4441
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_/CLK (DFFX1)   0.2272   0.0000   0.4441 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_/Q (DFFX1)   0.0441   0.2165   0.6606 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[38] (net)     2   8.6677   0.0000   0.6606 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U82/IN2 (MUX21X1)   0.0441  -0.0014 &   0.6592 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U82/Q (MUX21X1)   0.0385   0.0699   0.7291 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n42 (net)     1   3.7286   0.0000   0.7291 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_/D (DFFX1)   0.0385   0.0000 &   0.7291 f
  data arrival time                                                                    0.7291

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4664     0.4664
  clock reconvergence pessimism                                            -0.0216     0.4447
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__2_/CLK (DFFX1)   0.0000   0.4447 r
  library hold time                                                         0.0195     0.4642
  data required time                                                                   0.4642
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4642
  data arrival time                                                                   -0.7291
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2649


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__0_/CLK (DFFX1)   0.1732   0.0000   0.3795 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__0_/Q (DFFX1)   0.0415   0.2102   0.5897 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[40] (net)     2   7.4691   0.0000   0.5897 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U224/IN2 (MUX21X1)   0.0415   0.0001 &   0.5898 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U224/Q (MUX21X1)   0.0440   0.0756   0.6655 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n144 (net)     1   6.3522   0.0000   0.6655 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__0_/D (DFFX1)   0.0440  -0.0035 &   0.6620 f
  data arrival time                                                                    0.6620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  clock reconvergence pessimism                                            -0.0429     0.3827
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_20__0_/CLK (DFFX1)   0.0000   0.3827 r
  library hold time                                                         0.0143     0.3970
  data required time                                                                   0.3970
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3970
  data arrival time                                                                   -0.6620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2649


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4257     0.4257
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_/CLK (DFFX1)   0.2272   0.0000   0.4257 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_/Q (DFFX1)   0.0428   0.2156   0.6413 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[10] (net)     2   8.0964   0.0000   0.6413 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U110/IN1 (MUX21X1)   0.0428   0.0001 &   0.6414 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U110/Q (MUX21X1)   0.0390   0.0690   0.7104 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n14 (net)     1   3.7882   0.0000   0.7104 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_/D (DFFX1)   0.0390   0.0001 &   0.7104 f
  data arrival time                                                                    0.7104

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4476     0.4476
  clock reconvergence pessimism                                            -0.0216     0.4260
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__10_/CLK (DFFX1)   0.0000   0.4260 r
  library hold time                                                         0.0194     0.4454
  data required time                                                                   0.4454
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4454
  data arrival time                                                                   -0.7104
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2650


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__1_/CLK (DFFX1)   0.1732   0.0000   0.3781 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__1_/Q (DFFX1)   0.0498   0.2158   0.5940 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[19] (net)     3  11.1606   0.0000   0.5940 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U135/IN2 (MUX21X1)   0.0498  -0.0023 &   0.5917 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U135/Q (MUX21X1)   0.0394   0.0733   0.6649 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n123 (net)     1   4.6366   0.0000   0.6649 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__1_/D (DFFX1)   0.0394  -0.0032 &   0.6618 f
  data arrival time                                                                    0.6618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4242     0.4242
  clock reconvergence pessimism                                            -0.0429     0.3813
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_9__1_/CLK (DFFX1)   0.0000   0.3813 r
  library hold time                                                         0.0154     0.3967
  data required time                                                                   0.3967
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3967
  data arrival time                                                                   -0.6618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2651


  Startpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3867     0.3867
  bp_fe_pc_gen_1/icache_miss_pc_reg_26_/CLK (DFFX1)               0.1639    0.0000     0.3867 r
  bp_fe_pc_gen_1/icache_miss_pc_reg_26_/Q (DFFX1)                 0.0598    0.2218     0.6084 f
  bp_fe_pc_gen_1/icache_miss_pc[26] (net)       2      15.5907              0.0000     0.6084 f
  bp_fe_pc_gen_1/U1354/IN2 (MUX21X1)                              0.0598   -0.0125 &   0.5959 f
  bp_fe_pc_gen_1/U1354/Q (MUX21X1)                                0.0680    0.0947     0.6907 f
  bp_fe_pc_gen_1/n734 (net)                     1      14.0989              0.0000     0.6907 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_26_/D (DFFX1)                 0.0680   -0.0289 &   0.6618 f
  data arrival time                                                                    0.6618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4716     0.4716
  clock reconvergence pessimism                                            -0.0831     0.3884
  bp_fe_pc_gen_1/icache_miss_pc_reg_26_/CLK (DFFX1)                         0.0000     0.3884 r
  library hold time                                                         0.0083     0.3967
  data required time                                                                   0.3967
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3967
  data arrival time                                                                   -0.6618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2651


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3582     0.3582
  icache_1/lce/lce_cmd/data_r_reg_108_/CLK (DFFX1)                0.1537    0.0000     0.3582 r
  icache_1/lce/lce_cmd/data_r_reg_108_/Q (DFFX1)                  0.0352    0.2034     0.5616 f
  icache_1/lce/lce_cmd/data_r[108] (net)        2       4.7437              0.0000     0.5616 f
  icache_1/lce/lce_cmd/U324/IN2 (AO22X1)                          0.0352    0.0000 &   0.5616 f
  icache_1/lce/lce_cmd/U324/Q (AO22X1)                            0.0371    0.0802     0.6418 f
  icache_1/lce/lce_cmd/n882 (net)               1       3.2124              0.0000     0.6418 f
  icache_1/lce/lce_cmd/data_r_reg_108_/D (DFFX1)                  0.0371    0.0000 &   0.6419 f
  data arrival time                                                                    0.6419

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                            -0.0486     0.3622
  icache_1/lce/lce_cmd/data_r_reg_108_/CLK (DFFX1)                          0.0000     0.3622 r
  library hold time                                                         0.0145     0.3767
  data required time                                                                   0.3767
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3767
  data arrival time                                                                   -0.6419
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2651


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4452     0.4452
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/CLK (DFFX1)   0.2272   0.0000   0.4452 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/Q (DFFX1)   0.0543   0.2234   0.6686 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[1] (net)     2  13.1786   0.0000   0.6686 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U120/IN1 (MUX21X1)   0.0543  -0.0066 &   0.6619 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U120/Q (MUX21X1)   0.0363   0.0690   0.7309 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n5 (net)     1   2.7639   0.0000   0.7309 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/D (DFFX1)   0.0363   0.0000 &   0.7310 f
  data arrival time                                                                    0.7310

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4675     0.4675
  clock reconvergence pessimism                                            -0.0216     0.4458
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/CLK (DFFX1)   0.0000   0.4458 r
  library hold time                                                         0.0200     0.4658
  data required time                                                                   0.4658
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4658
  data arrival time                                                                   -0.7310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2652


  Startpoint: icache_1/vaddr_tl_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3292     0.3292
  icache_1/vaddr_tl_r_reg_0_/CLK (DFFX1)                          0.1969    0.0000     0.3292 r
  icache_1/vaddr_tl_r_reg_0_/Q (DFFX1)                            0.0570    0.2008     0.5300 r
  icache_1/vaddr_tl_r[0] (net)                  2      11.5234              0.0000     0.5300 r
  icache_1/U300/IN2 (AO22X1)                                      0.0570    0.0003 &   0.5303 r
  icache_1/U300/Q (AO22X1)                                        0.0340    0.0830     0.6133 r
  icache_1/n550 (net)                           1       2.7969              0.0000     0.6133 r
  icache_1/addr_tv_r_reg_0_/D (DFFX1)                             0.0340   -0.0013 &   0.6120 r
  data arrival time                                                                    0.6120

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  clock reconvergence pessimism                                            -0.0438     0.3727
  icache_1/addr_tv_r_reg_0_/CLK (DFFX1)                                     0.0000     0.3727 r
  library hold time                                                        -0.0259     0.3468
  data required time                                                                   0.3468
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3468
  data arrival time                                                                   -0.6120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2652


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4291     0.4291
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__18_/CLK (DFFX1)   0.2272   0.0000   0.4291 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__18_/Q (DFFX1)   0.0662   0.2310   0.6600 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[18] (net)     2  18.4263   0.0000   0.6600 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U102/IN1 (MUX21X1)   0.0662  -0.0182 &   0.6419 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U102/Q (MUX21X1)   0.0379   0.0723   0.7142 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n22 (net)     1   3.1609   0.0000   0.7142 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__18_/D (DFFX1)   0.0379   0.0000 &   0.7142 f
  data arrival time                                                                    0.7142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4510     0.4510
  clock reconvergence pessimism                                            -0.0216     0.4294
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__18_/CLK (DFFX1)   0.0000   0.4294 r
  library hold time                                                         0.0196     0.4490
  data required time                                                                   0.4490
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4490
  data arrival time                                                                   -0.7142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2652


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4292     0.4292
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_/CLK (DFFX1)   0.1459   0.0000   0.4292 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_/Q (DFFX1)   0.0431   0.2089   0.6381 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[712] (net)     2   8.1329   0.0000   0.6381 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U997/IN1 (MUX21X1)   0.0431  -0.0008 &   0.6373 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U997/Q (MUX21X1)   0.0461   0.0747   0.7120 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n716 (net)     1   6.2264   0.0000   0.7120 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_/D (DFFX1)   0.0461  -0.0040 &   0.7080 f
  data arrival time                                                                    0.7080

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4538     0.4538
  clock reconvergence pessimism                                            -0.0228     0.4310
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__172_/CLK (DFFX1)   0.0000   0.4310 r
  library hold time                                                         0.0118     0.4428
  data required time                                                                   0.4428
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4428
  data arrival time                                                                   -0.7080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2652


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4266     0.4266
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_/CLK (DFFX1)   0.2272   0.0000   0.4266 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_/Q (DFFX1)   0.0430   0.2158   0.6425 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[43] (net)     2   8.2176   0.0000   0.6425 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U77/IN2 (MUX21X1)   0.0430  -0.0018 &   0.6406 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U77/Q (MUX21X1)   0.0408   0.0704   0.7111 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n47 (net)     1   4.0489   0.0000   0.7111 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_/D (DFFX1)   0.0408   0.0001 &   0.7111 f
  data arrival time                                                                    0.7111

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4486     0.4486
  clock reconvergence pessimism                                            -0.0216     0.4269
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_/CLK (DFFX1)   0.0000   0.4269 r
  library hold time                                                         0.0190     0.4459
  data required time                                                                   0.4459
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4459
  data arrival time                                                                   -0.7111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2652


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__199_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3817     0.3817
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__199_/CLK (DFFX1)   0.1524   0.0000   0.3817 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__199_/Q (DFFX1)   0.0498   0.2140   0.5958 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[199] (net)     2  11.1197   0.0000   0.5958 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1566/IN1 (MUX21X1)   0.0498  -0.0075 &   0.5882 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1566/Q (MUX21X1)   0.0502   0.0793   0.6675 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n203 (net)     1   7.6200   0.0000   0.6675 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__199_/D (DFFX1)   0.0502  -0.0092 &   0.6583 f
  data arrival time                                                                    0.6583

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  clock reconvergence pessimism                                            -0.0307     0.3818
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__199_/CLK (DFFX1)   0.0000   0.3818 r
  library hold time                                                         0.0113     0.3931
  data required time                                                                   0.3931
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3931
  data arrival time                                                                   -0.6583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2652


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_/CLK (DFFX1)   0.1474   0.0000   0.3691 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_/Q (DFFX1)   0.0436   0.2094   0.5785 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[375] (net)     2   8.3848   0.0000   0.5785 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1370/IN1 (MUX21X1)   0.0436  -0.0049 &   0.5736 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1370/Q (MUX21X1)   0.0451   0.0741   0.6476 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n379 (net)     1   5.8909   0.0000   0.6476 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_/D (DFFX1)   0.0451  -0.0010 &   0.6467 f
  data arrival time                                                                    0.6467

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3953     0.3953
  clock reconvergence pessimism                                            -0.0260     0.3692
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__375_/CLK (DFFX1)   0.0000   0.3692 r
  library hold time                                                         0.0122     0.3814
  data required time                                                                   0.3814
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3814
  data arrival time                                                                   -0.6467
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2653


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4408     0.4408
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_/CLK (DFFX1)   0.1558   0.0000   0.4408 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_/Q (DFFX1)   0.0482   0.2132   0.6540 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[313] (net)     2  10.4249   0.0000   0.6540 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1442/IN1 (MUX21X1)   0.0482  -0.0043 &   0.6497 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1442/Q (MUX21X1)   0.0502   0.0790   0.7287 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n317 (net)     1   7.6167   0.0000   0.7287 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_/D (DFFX1)   0.0502  -0.0091 &   0.7195 f
  data arrival time                                                                    0.7195

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4649     0.4649
  clock reconvergence pessimism                                            -0.0223     0.4427
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_/CLK (DFFX1)   0.0000   0.4427 r
  library hold time                                                         0.0116     0.4542
  data required time                                                                   0.4542
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4542
  data arrival time                                                                   -0.7195
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2653


  Startpoint: icache_1/addr_tv_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3930     0.3930
  icache_1/addr_tv_r_reg_9_/CLK (DFFX1)                           0.0412    0.0000     0.3930 r
  icache_1/addr_tv_r_reg_9_/Q (DFFX1)                             0.0502    0.1974     0.5904 f
  icache_1/addr_tv_r[9] (net)                   3      11.3289              0.0000     0.5904 f
  icache_1/U288/IN4 (AO22X1)                                      0.0502   -0.0003 &   0.5900 f
  icache_1/U288/Q (AO22X1)                                        0.0342    0.0725     0.6625 f
  icache_1/n160 (net)                           1       2.9083              0.0000     0.6625 f
  icache_1/addr_tv_r_reg_9_/D (DFFX1)                             0.0342    0.0000 &   0.6626 f
  data arrival time                                                                    0.6626

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4393     0.4393
  clock reconvergence pessimism                                            -0.0429     0.3964
  icache_1/addr_tv_r_reg_9_/CLK (DFFX1)                                     0.0000     0.3964 r
  library hold time                                                         0.0009     0.3973
  data required time                                                                   0.3973
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3973
  data arrival time                                                                   -0.6626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2653


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_/CLK (DFFX1)   0.1523   0.0000   0.3808 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_/Q (DFFX1)   0.0430   0.2094   0.5902 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[763] (net)     2   8.1019   0.0000   0.5902 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U937/IN1 (MUX21X1)   0.0430  -0.0016 &   0.5886 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U937/Q (MUX21X1)   0.0444   0.0734   0.6620 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n767 (net)     1   5.6564   0.0000   0.6620 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_/D (DFFX1)   0.0444  -0.0031 &   0.6589 f
  data arrival time                                                                    0.6589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                            -0.0307     0.3809
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_/CLK (DFFX1)   0.0000   0.3809 r
  library hold time                                                         0.0127     0.3935
  data required time                                                                   0.3935
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3935
  data arrival time                                                                   -0.6589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2653


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4302     0.4302
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_/CLK (DFFX1)   0.1459   0.0000   0.4302 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_/Q (DFFX1)   0.0475   0.2119   0.6421 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[710] (net)     2  10.0983   0.0000   0.6421 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U999/IN1 (MUX21X1)   0.0475  -0.0063 &   0.6358 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U999/Q (MUX21X1)   0.0524   0.0804   0.7162 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n714 (net)     1   8.4518   0.0000   0.7162 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_/D (DFFX1)   0.0524  -0.0085 &   0.7077 f
  data arrival time                                                                    0.7077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4548     0.4548
  clock reconvergence pessimism                                            -0.0228     0.4320
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_/CLK (DFFX1)   0.0000   0.4320 r
  library hold time                                                         0.0103     0.4423
  data required time                                                                   0.4423
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4423
  data arrival time                                                                   -0.7077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2653


  Startpoint: icache_1/addr_tv_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3286     0.3286
  icache_1/addr_tv_r_reg_0_/CLK (DFFX1)                           0.1969    0.0000     0.3286 r
  icache_1/addr_tv_r_reg_0_/Q (DFFX1)                             0.0451    0.2147     0.5433 f
  icache_1/addr_tv_r[0] (net)                   2       9.1121              0.0000     0.5433 f
  icache_1/U300/IN4 (AO22X1)                                      0.0451    0.0000 &   0.5433 f
  icache_1/U300/Q (AO22X1)                                        0.0334    0.0707     0.6140 f
  icache_1/n550 (net)                           1       2.6245              0.0000     0.6140 f
  icache_1/addr_tv_r_reg_0_/D (DFFX1)                             0.0334   -0.0015 &   0.6125 f
  data arrival time                                                                    0.6125

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  clock reconvergence pessimism                                            -0.0878     0.3286
  icache_1/addr_tv_r_reg_0_/CLK (DFFX1)                                     0.0000     0.3286 r
  library hold time                                                         0.0185     0.3471
  data required time                                                                   0.3471
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3471
  data arrival time                                                                   -0.6125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2654


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__0_/CLK (DFFX1)   0.1732   0.0000   0.3798 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__0_/Q (DFFX1)   0.0445   0.2122   0.5920 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[16] (net)     2   8.7964   0.0000   0.5920 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U237/IN2 (MUX21X1)   0.0445   0.0002 &   0.5922 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U237/Q (MUX21X1)   0.0415   0.0726   0.6649 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n120 (net)     1   4.8493   0.0000   0.6649 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__0_/D (DFFX1)   0.0415  -0.0016 &   0.6633 f
  data arrival time                                                                    0.6633

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4259     0.4259
  clock reconvergence pessimism                                            -0.0429     0.3830
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_8__0_/CLK (DFFX1)   0.0000   0.3830 r
  library hold time                                                         0.0149     0.3979
  data required time                                                                   0.3979
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3979
  data arrival time                                                                   -0.6633
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2654


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4449     0.4449
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_/CLK (DFFX1)   0.2272   0.0000   0.4449 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_/Q (DFFX1)   0.0467   0.2183   0.6631 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[62] (net)     2   9.8268   0.0000   0.6631 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U56/IN2 (MUX21X1)   0.0467  -0.0023 &   0.6609 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U56/Q (MUX21X1)   0.0377   0.0697   0.7306 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n66 (net)     1   3.4409   0.0000   0.7306 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_/D (DFFX1)   0.0377   0.0000 &   0.7306 f
  data arrival time                                                                    0.7306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4672     0.4672
  clock reconvergence pessimism                                            -0.0216     0.4455
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_/CLK (DFFX1)   0.0000   0.4455 r
  library hold time                                                         0.0197     0.4652
  data required time                                                                   0.4652
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4652
  data arrival time                                                                   -0.7306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2654


  Startpoint: icache_1/vaddr_tl_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/vaddr_tl_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3933     0.3933
  icache_1/vaddr_tl_r_reg_9_/CLK (DFFX1)                          0.0412    0.0000     0.3933 r
  icache_1/vaddr_tl_r_reg_9_/Q (DFFX1)                            0.0510    0.1775     0.5709 r
  icache_1/vaddr_tl_r[9] (net)                  2       9.2053              0.0000     0.5709 r
  icache_1/U948/IN4 (AO22X1)                                      0.0510   -0.0054 &   0.5654 r
  icache_1/U948/Q (AO22X1)                                        0.0360    0.0669     0.6323 r
  icache_1/n163 (net)                           1       3.4978              0.0000     0.6323 r
  icache_1/vaddr_tl_r_reg_9_/D (DFFX1)                            0.0360    0.0000 &   0.6324 r
  data arrival time                                                                    0.6324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4397     0.4397
  clock reconvergence pessimism                                            -0.0429     0.3968
  icache_1/vaddr_tl_r_reg_9_/CLK (DFFX1)                                    0.0000     0.3968 r
  library hold time                                                        -0.0299     0.3669
  data required time                                                                   0.3669
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3669
  data arrival time                                                                   -0.6324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2655


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4388     0.4388
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_/CLK (DFFX1)   0.1557   0.0000   0.4388 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_/Q (DFFX1)   0.0437   0.2102   0.6490 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[698] (net)     2   8.4212   0.0000   0.6490 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1012/IN1 (MUX21X1)   0.0437  -0.0013 &   0.6477 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1012/Q (MUX21X1)   0.0465   0.0752   0.7229 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n702 (net)     1   6.3663   0.0000   0.7229 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_/D (DFFX1)   0.0465  -0.0043 &   0.7186 f
  data arrival time                                                                    0.7186

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4630     0.4630
  clock reconvergence pessimism                                            -0.0223     0.4407
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_/CLK (DFFX1)   0.0000   0.4407 r
  library hold time                                                         0.0124     0.4531
  data required time                                                                   0.4531
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4531
  data arrival time                                                                   -0.7186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2655


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_185_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_185_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3813     0.3813
  icache_1/lce/lce_cmd/data_r_reg_185_/CLK (DFFX1)                0.2048    0.0000     0.3813 r
  icache_1/lce/lce_cmd/data_r_reg_185_/Q (DFFX1)                  0.0373    0.2095     0.5908 f
  icache_1/lce/lce_cmd/data_r[185] (net)        2       5.7120              0.0000     0.5908 f
  icache_1/lce/lce_cmd/U415/IN2 (AO22X1)                          0.0373    0.0000 &   0.5908 f
  icache_1/lce/lce_cmd/U415/Q (AO22X1)                            0.0352    0.0790     0.6699 f
  icache_1/lce/lce_cmd/n728 (net)               1       2.5390              0.0000     0.6699 f
  icache_1/lce/lce_cmd/data_r_reg_185_/D (DFFX1)                  0.0352    0.0000 &   0.6699 f
  data arrival time                                                                    0.6699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4344     0.4344
  clock reconvergence pessimism                                            -0.0486     0.3858
  icache_1/lce/lce_cmd/data_r_reg_185_/CLK (DFFX1)                          0.0000     0.3858 r
  library hold time                                                         0.0186     0.4044
  data required time                                                                   0.4044
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4044
  data arrival time                                                                   -0.6699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2655


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_3__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_3__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_3__0_/CLK (DFFX1)   0.1732   0.0000   0.3797 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_3__0_/Q (DFFX1)   0.0467   0.2137   0.5934 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[6] (net)     2   9.7799   0.0000   0.5934 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U242/IN2 (MUX21X1)   0.0467  -0.0051 &   0.5883 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U242/Q (MUX21X1)   0.0452   0.0766   0.6649 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n110 (net)     1   6.3283   0.0000   0.6649 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_3__0_/D (DFFX1)   0.0452  -0.0025 &   0.6624 f
  data arrival time                                                                    0.6624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4257     0.4257
  clock reconvergence pessimism                                            -0.0429     0.3828
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_3__0_/CLK (DFFX1)   0.0000   0.3828 r
  library hold time                                                         0.0140     0.3969
  data required time                                                                   0.3969
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3969
  data arrival time                                                                   -0.6624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2655


  Startpoint: icache_1/tag_tv_r_reg_0__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_0__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  icache_1/tag_tv_r_reg_0__5_/CLK (DFFX1)                         0.1975    0.0000     0.3899 r
  icache_1/tag_tv_r_reg_0__5_/Q (DFFX1)                           0.0327    0.2051     0.5950 f
  icache_1/tag_tv_r[5] (net)                    1       3.7094              0.0000     0.5950 f
  icache_1/U350/IN2 (AO22X1)                                      0.0327    0.0000 &   0.5950 f
  icache_1/U350/Q (AO22X1)                                        0.0362    0.0816     0.6766 f
  icache_1/n2056 (net)                          1       3.9847              0.0000     0.6766 f
  icache_1/tag_tv_r_reg_0__5_/D (DFFX1)                           0.0362    0.0001 &   0.6766 f
  data arrival time                                                                    0.6766

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4361     0.4361
  clock reconvergence pessimism                                            -0.0429     0.3932
  icache_1/tag_tv_r_reg_0__5_/CLK (DFFX1)                                   0.0000     0.3932 r
  library hold time                                                         0.0179     0.4111
  data required time                                                                   0.4111
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4111
  data arrival time                                                                   -0.6766
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2655


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3585     0.3585
  icache_1/lce/lce_cmd/data_r_reg_47_/CLK (DFFX1)                 0.1540    0.0000     0.3585 r
  icache_1/lce/lce_cmd/data_r_reg_47_/Q (DFFX1)                   0.0337    0.2021     0.5607 f
  icache_1/lce/lce_cmd/data_r[47] (net)         2       4.0724              0.0000     0.5607 f
  icache_1/lce/lce_cmd/U252/IN2 (AO22X1)                          0.0337    0.0000 &   0.5607 f
  icache_1/lce/lce_cmd/U252/Q (AO22X1)                            0.0409    0.0830     0.6437 f
  icache_1/lce/lce_cmd/n1006 (net)              1       4.5336              0.0000     0.6437 f
  icache_1/lce/lce_cmd/data_r_reg_47_/D (DFFX1)                   0.0409   -0.0020 &   0.6417 f
  data arrival time                                                                    0.6417

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                            -0.0486     0.3625
  icache_1/lce/lce_cmd/data_r_reg_47_/CLK (DFFX1)                           0.0000     0.3625 r
  library hold time                                                         0.0137     0.3762
  data required time                                                                   0.3762
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3762
  data arrival time                                                                   -0.6417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2655


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__31_/CLK (DFFX1)   0.2272   0.0000   0.4256 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__31_/Q (DFFX1)   0.0502   0.2206   0.6463 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[67] (net)     2  11.3721   0.0000   0.6463 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U13/IN2 (MUX21X1)   0.0502  -0.0062 &   0.6401 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U13/Q (MUX21X1)   0.0388   0.0708   0.7108 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n71 (net)     1   3.5573   0.0000   0.7108 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__31_/D (DFFX1)   0.0388   0.0000 &   0.7109 f
  data arrival time                                                                    0.7109

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4475     0.4475
  clock reconvergence pessimism                                            -0.0216     0.4259
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__31_/CLK (DFFX1)   0.0000   0.4259 r
  library hold time                                                         0.0194     0.4453
  data required time                                                                   0.4453
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4453
  data arrival time                                                                   -0.7109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2656


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4449     0.4449
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_/CLK (DFFX1)   0.2272   0.0000   0.4449 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_/Q (DFFX1)   0.0489   0.2198   0.6647 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[26] (net)     2  10.8100   0.0000   0.6647 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U93/IN1 (MUX21X1)   0.0489  -0.0024 &   0.6623 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U93/Q (MUX21X1)   0.0372   0.0687   0.7309 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n30 (net)     1   3.1108   0.0000   0.7309 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_/D (DFFX1)   0.0372   0.0000 &   0.7310 f
  data arrival time                                                                    0.7310

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4672     0.4672
  clock reconvergence pessimism                                            -0.0216     0.4456
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_/CLK (DFFX1)   0.0000   0.4456 r
  library hold time                                                         0.0198     0.4654
  data required time                                                                   0.4654
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4654
  data arrival time                                                                   -0.7310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2656


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4415     0.4415
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_/CLK (DFFX1)   0.1299   0.0000   0.4415 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_/Q (DFFX1)   0.0467   0.2100   0.6515 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[726] (net)     2   9.7080   0.0000   0.6515 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U981/IN1 (MUX21X1)   0.0467  -0.0051 &   0.6464 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U981/Q (MUX21X1)   0.0494   0.0781   0.7245 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n730 (net)     1   7.3454   0.0000   0.7245 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_/D (DFFX1)   0.0494  -0.0056 &   0.7189 f
  data arrival time                                                                    0.7189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4657     0.4657
  clock reconvergence pessimism                                            -0.0223     0.4435
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__186_/CLK (DFFX1)   0.0000   0.4435 r
  library hold time                                                         0.0098     0.4533
  data required time                                                                   0.4533
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4533
  data arrival time                                                                   -0.7189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2656


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__288_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__288_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3829     0.3829
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__288_/CLK (DFFX1)   0.1525   0.0000   0.3829 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__288_/Q (DFFX1)   0.0443   0.2103   0.5931 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[288] (net)     2   8.6820   0.0000   0.5931 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1466/IN1 (MUX21X1)   0.0443  -0.0034 &   0.5897 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1466/Q (MUX21X1)   0.0483   0.0768   0.6665 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n292 (net)     1   6.9948   0.0000   0.6665 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__288_/D (DFFX1)   0.0483  -0.0061 &   0.6603 f
  data arrival time                                                                    0.6603

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4137     0.4137
  clock reconvergence pessimism                                            -0.0307     0.3829
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__288_/CLK (DFFX1)   0.0000   0.3829 r
  library hold time                                                         0.0118     0.3947
  data required time                                                                   0.3947
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3947
  data arrival time                                                                   -0.6603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2656


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__404_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__404_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4406     0.4406
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__404_/CLK (DFFX1)   0.1558   0.0000   0.4406 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__404_/Q (DFFX1)   0.0507   0.2149   0.6555 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[944] (net)     2  11.5216   0.0000   0.6555 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U739/IN1 (MUX21X1)   0.0507  -0.0086 &   0.6469 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U739/Q (MUX21X1)   0.0543   0.0823   0.7292 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n948 (net)     1   9.1027   0.0000   0.7292 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__404_/D (DFFX1)   0.0543  -0.0104 &   0.7188 f
  data arrival time                                                                    0.7188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4648     0.4648
  clock reconvergence pessimism                                            -0.0223     0.4425
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__404_/CLK (DFFX1)   0.0000   0.4425 r
  library hold time                                                         0.0106     0.4531
  data required time                                                                   0.4531
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4531
  data arrival time                                                                   -0.7188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2656


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_/CLK (DFFX1)   0.1523   0.0000   0.3808 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_/Q (DFFX1)   0.0517   0.2153   0.5962 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[69] (net)     2  11.9710   0.0000   0.5962 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1711/IN1 (MUX21X1)   0.0517  -0.0107 &   0.5855 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1711/Q (MUX21X1)   0.0582   0.0852   0.6707 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n73 (net)     1  10.5353   0.0000   0.6707 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_/D (DFFX1)   0.0582  -0.0148 &   0.6559 f
  data arrival time                                                                    0.6559

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                            -0.0307     0.3809
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__69_/CLK (DFFX1)   0.0000   0.3809 r
  library hold time                                                         0.0094     0.3903
  data required time                                                                   0.3903
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3903
  data arrival time                                                                   -0.6559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2657


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4450     0.4450
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_/CLK (DFFX1)   0.2272   0.0000   0.4450 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_/Q (DFFX1)   0.0457   0.2177   0.6626 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[65] (net)     2   9.4150   0.0000   0.6626 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U53/IN2 (MUX21X1)   0.0457  -0.0013 &   0.6613 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U53/Q (MUX21X1)   0.0385   0.0702   0.7315 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n69 (net)     1   3.7145   0.0000   0.7315 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_/D (DFFX1)   0.0385  -0.0007 &   0.7308 f
  data arrival time                                                                    0.7308

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4673     0.4673
  clock reconvergence pessimism                                            -0.0216     0.4457
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_/CLK (DFFX1)   0.0000   0.4457 r
  library hold time                                                         0.0195     0.4651
  data required time                                                                   0.4651
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4651
  data arrival time                                                                   -0.7308
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2657


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4451     0.4451
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_/CLK (DFFX1)   0.2272   0.0000   0.4451 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_/Q (DFFX1)   0.0515   0.2215   0.6666 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[55] (net)     2  11.9348   0.0000   0.6666 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U64/IN2 (MUX21X1)   0.0515  -0.0037 &   0.6629 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U64/Q (MUX21X1)   0.0384   0.0713   0.7342 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n59 (net)     1   3.6900   0.0000   0.7342 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_/D (DFFX1)   0.0384  -0.0032 &   0.7310 f
  data arrival time                                                                    0.7310

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4674     0.4674
  clock reconvergence pessimism                                            -0.0216     0.4458
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_/CLK (DFFX1)   0.0000   0.4458 r
  library hold time                                                         0.0195     0.4653
  data required time                                                                   0.4653
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4653
  data arrival time                                                                   -0.7310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2657


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3785     0.3785
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__1_/CLK (DFFX1)   0.1731   0.0000   0.3785 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__1_/Q (DFFX1)   0.0451   0.2126   0.5912 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[37] (net)     3   9.0754   0.0000   0.5912 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U198/IN2 (MUX21X1)   0.0451  -0.0005 &   0.5906 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U198/Q (MUX21X1)   0.0396   0.0721   0.6627 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n141 (net)     1   4.5562   0.0000   0.6627 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__1_/D (DFFX1)   0.0396   0.0001 &   0.6628 f
  data arrival time                                                                    0.6628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4246     0.4246
  clock reconvergence pessimism                                            -0.0429     0.3817
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_18__1_/CLK (DFFX1)   0.0000   0.3817 r
  library hold time                                                         0.0153     0.3970
  data required time                                                                   0.3970
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3970
  data arrival time                                                                   -0.6628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2658


  Startpoint: icache_1/vaddr_tl_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/vaddr_tl_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3933     0.3933
  icache_1/vaddr_tl_r_reg_6_/CLK (DFFX1)                          0.0412    0.0000     0.3933 r
  icache_1/vaddr_tl_r_reg_6_/Q (DFFX1)                            0.0452    0.1741     0.5675 r
  icache_1/vaddr_tl_r[6] (net)                  2       7.0079              0.0000     0.5675 r
  icache_1/U951/IN4 (AO22X1)                                      0.0452    0.0001 &   0.5675 r
  icache_1/U951/Q (AO22X1)                                        0.0365    0.0665     0.6340 r
  icache_1/n145 (net)                           1       3.6830              0.0000     0.6340 r
  icache_1/vaddr_tl_r_reg_6_/D (DFFX1)                            0.0365   -0.0015 &   0.6325 r
  data arrival time                                                                    0.6325

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4397     0.4397
  clock reconvergence pessimism                                            -0.0429     0.3968
  icache_1/vaddr_tl_r_reg_6_/CLK (DFFX1)                                    0.0000     0.3968 r
  library hold time                                                        -0.0300     0.3668
  data required time                                                                   0.3668
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3668
  data arrival time                                                                   -0.6325
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2658


  Startpoint: icache_1/lce/lce_req/cce_data_received_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/cce_data_received_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3928     0.3928
  icache_1/lce/lce_req/cce_data_received_r_reg/CLK (DFFX1)        0.0412    0.0000     0.3928 r
  icache_1/lce/lce_req/cce_data_received_r_reg/Q (DFFX1)          0.0414    0.1716     0.5644 r
  icache_1/lce/lce_req/cce_data_received_r (net)     2   5.6632             0.0000     0.5644 r
  icache_1/lce/lce_req/U85/IN3 (AO22X1)                           0.0414    0.0001 &   0.5645 r
  icache_1/lce/lce_req/U85/Q (AO22X1)                             0.0381    0.0670     0.6315 r
  icache_1/lce/lce_req/n29 (net)                1       4.2479              0.0000     0.6315 r
  icache_1/lce/lce_req/cce_data_received_r_reg/D (DFFX1)          0.0381    0.0001 &   0.6315 r
  data arrival time                                                                    0.6315

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4391     0.4391
  clock reconvergence pessimism                                            -0.0429     0.3962
  icache_1/lce/lce_req/cce_data_received_r_reg/CLK (DFFX1)                  0.0000     0.3962 r
  library hold time                                                        -0.0305     0.3657
  data required time                                                                   0.3657
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3657
  data arrival time                                                                   -0.6315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2658


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__404_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__404_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3821     0.3821
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__404_/CLK (DFFX1)   0.1524   0.0000   0.3821 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__404_/Q (DFFX1)   0.0461   0.2115   0.5936 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[404] (net)     2   9.4799   0.0000   0.5936 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1338/IN1 (MUX21X1)   0.0461  -0.0056 &   0.5880 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1338/Q (MUX21X1)   0.0513   0.0794   0.6674 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n408 (net)     1   8.0572   0.0000   0.6674 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__404_/D (DFFX1)   0.0513  -0.0084 &   0.6590 f
  data arrival time                                                                    0.6590

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4129     0.4129
  clock reconvergence pessimism                                            -0.0307     0.3822
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__404_/CLK (DFFX1)   0.0000   0.3822 r
  library hold time                                                         0.0110     0.3932
  data required time                                                                   0.3932
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3932
  data arrival time                                                                   -0.6590
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2658


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3829     0.3829
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_/CLK (DFFX1)   0.1525   0.0000   0.3829 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_/Q (DFFX1)   0.0441   0.2101   0.5930 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[852] (net)     2   8.5754   0.0000   0.5930 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U838/IN1 (MUX21X1)   0.0441  -0.0019 &   0.5911 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U838/Q (MUX21X1)   0.0463   0.0751   0.6662 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n856 (net)     1   6.2855   0.0000   0.6662 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_/D (DFFX1)   0.0463  -0.0052 &   0.6610 f
  data arrival time                                                                    0.6610

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4137     0.4137
  clock reconvergence pessimism                                            -0.0307     0.3829
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__313_/CLK (DFFX1)   0.0000   0.3829 r
  library hold time                                                         0.0123     0.3952
  data required time                                                                   0.3952
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3952
  data arrival time                                                                   -0.6610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2658


  Startpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  bp_fe_pc_gen_1/icache_miss_pc_reg_40_/CLK (DFFX1)               0.1190    0.0000     0.3682 r
  bp_fe_pc_gen_1/icache_miss_pc_reg_40_/Q (DFFX1)                 0.0547    0.2139     0.5821 f
  bp_fe_pc_gen_1/icache_miss_pc[40] (net)       2      13.2990              0.0000     0.5821 f
  bp_fe_pc_gen_1/U1324/IN2 (MUX21X1)                              0.0547   -0.0098 &   0.5723 f
  bp_fe_pc_gen_1/U1324/Q (MUX21X1)                                0.0580    0.0868     0.6591 f
  bp_fe_pc_gen_1/n692 (net)                     1      10.5047              0.0000     0.6591 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_40_/D (DFFX1)                 0.0580   -0.0146 &   0.6445 f
  data arrival time                                                                    0.6445

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4552     0.4552
  clock reconvergence pessimism                                            -0.0831     0.3720
  bp_fe_pc_gen_1/icache_miss_pc_reg_40_/CLK (DFFX1)                         0.0000     0.3720 r
  library hold time                                                         0.0066     0.3786
  data required time                                                                   0.3786
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3786
  data arrival time                                                                   -0.6445
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2659


  Startpoint: icache_1/eaddr_tl_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  icache_1/eaddr_tl_r_reg_51_/CLK (DFFX1)                         0.1190    0.0000     0.3700 r
  icache_1/eaddr_tl_r_reg_51_/Q (DFFX1)                           0.0427    0.2057     0.5757 f
  icache_1/eaddr_tl_r[51] (net)                 2       7.9181              0.0000     0.5757 f
  icache_1/U943/IN4 (AO22X1)                                      0.0427   -0.0011 &   0.5746 f
  icache_1/U943/Q (AO22X1)                                        0.0424    0.0770     0.6517 f
  icache_1/n475 (net)                           1       5.8182              0.0000     0.6517 f
  icache_1/eaddr_tl_r_reg_51_/D (DFFX1)                           0.0424   -0.0016 &   0.6500 f
  data arrival time                                                                    0.6500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4571     0.4571
  clock reconvergence pessimism                                            -0.0831     0.3739
  icache_1/eaddr_tl_r_reg_51_/CLK (DFFX1)                                   0.0000     0.3739 r
  library hold time                                                         0.0103     0.3842
  data required time                                                                   0.3842
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3842
  data arrival time                                                                   -0.6500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2659


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__199_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3818     0.3818
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__199_/CLK (DFFX1)   0.1524   0.0000   0.3818 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__199_/Q (DFFX1)   0.0469   0.2120   0.5938 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[738] (net)     2   9.8321   0.0000   0.5938 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U965/IN1 (MUX21X1)   0.0469  -0.0038 &   0.5900 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U965/Q (MUX21X1)   0.0484   0.0773   0.6673 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n742 (net)     1   7.0074   0.0000   0.6673 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__199_/D (DFFX1)   0.0484  -0.0078 &   0.6594 f
  data arrival time                                                                    0.6594

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  clock reconvergence pessimism                                            -0.0307     0.3818
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__199_/CLK (DFFX1)   0.0000   0.3818 r
  library hold time                                                         0.0117     0.3935
  data required time                                                                   0.3935
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3935
  data arrival time                                                                   -0.6594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2659


  Startpoint: icache_1/tag_tv_r_reg_0__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_0__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3900     0.3900
  icache_1/tag_tv_r_reg_0__4_/CLK (DFFX1)                         0.1975    0.0000     0.3900 r
  icache_1/tag_tv_r_reg_0__4_/Q (DFFX1)                           0.0348    0.2068     0.5968 f
  icache_1/tag_tv_r[4] (net)                    1       4.5991              0.0000     0.5968 f
  icache_1/U352/IN2 (AO22X1)                                      0.0348   -0.0006 &   0.5962 f
  icache_1/U352/Q (AO22X1)                                        0.0402    0.0851     0.6814 f
  icache_1/n2053 (net)                          1       5.3736              0.0000     0.6814 f
  icache_1/tag_tv_r_reg_0__4_/D (DFFX1)                           0.0402   -0.0051 &   0.6763 f
  data arrival time                                                                    0.6763

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4363     0.4363
  clock reconvergence pessimism                                            -0.0429     0.3934
  icache_1/tag_tv_r_reg_0__4_/CLK (DFFX1)                                   0.0000     0.3934 r
  library hold time                                                         0.0170     0.4104
  data required time                                                                   0.4104
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4104
  data arrival time                                                                   -0.6763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2659


  Startpoint: bp_fe_pc_gen_1/pc_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  bp_fe_pc_gen_1/pc_reg_33_/CLK (DFFX1)                           0.1188    0.0000     0.3674 r
  bp_fe_pc_gen_1/pc_reg_33_/Q (DFFX1)                             0.1019    0.2169     0.5842 r
  bp_fe_pc_gen_1/pc_gen_icache_o[33] (net)      6      28.3866              0.0000     0.5842 r
  bp_fe_pc_gen_1/pc_gen_icache_o[33] (bp_fe_pc_gen_22_22_64_9_5_22_32_10_80000124_1_0)   0.0000   0.5842 r
  pc_gen_icache[33] (net)                              28.3866              0.0000     0.5842 r
  icache_1/pc_gen_icache_vaddr_i[33] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.5842 r
  icache_1/pc_gen_icache_vaddr_i[33] (net)             28.3866              0.0000     0.5842 r
  icache_1/U206/IN4 (AO22X1)                                      0.1019   -0.0119 &   0.5723 r
  icache_1/U206/Q (AO22X1)                                        0.0594    0.0874     0.6598 r
  icache_1/n367 (net)                           1      11.2027              0.0000     0.6598 r
  icache_1/eaddr_tl_r_reg_33_/D (DFFX1)                           0.0594   -0.0095 &   0.6503 r
  data arrival time                                                                    0.6503

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5005     0.5005
  clock reconvergence pessimism                                            -0.0831     0.4174
  icache_1/eaddr_tl_r_reg_33_/CLK (DFFX1)                                   0.0000     0.4174 r
  library hold time                                                        -0.0331     0.3843
  data required time                                                                   0.3843
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3843
  data arrival time                                                                   -0.6503
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2659


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4137     0.4137
  bp_fe_pc_gen_1/last_pc_reg_35_/CLK (DFFX1)                      0.2108    0.0000     0.4137 r
  bp_fe_pc_gen_1/last_pc_reg_35_/Q (DFFX1)                        0.0457    0.2162     0.6300 f
  bp_fe_pc_gen_1/last_pc[35] (net)              2       9.3646              0.0000     0.6300 f
  bp_fe_pc_gen_1/U1334/IN2 (MUX21X1)                              0.0457   -0.0026 &   0.6273 f
  bp_fe_pc_gen_1/U1334/Q (MUX21X1)                                0.0491    0.0777     0.7050 f
  bp_fe_pc_gen_1/n708 (net)                     1       6.8459              0.0000     0.7050 f
  bp_fe_pc_gen_1/last_pc_reg_35_/D (DFFX1)                        0.0491   -0.0070 &   0.6979 f
  data arrival time                                                                    0.6979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4992     0.4992
  clock reconvergence pessimism                                            -0.0831     0.4160
  bp_fe_pc_gen_1/last_pc_reg_35_/CLK (DFFX1)                                0.0000     0.4160 r
  library hold time                                                         0.0159     0.4320
  data required time                                                                   0.4320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4320
  data arrival time                                                                   -0.6979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2660


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__173_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__173_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__173_/CLK (DFFX1)   0.1457   0.0000   0.4272 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__173_/Q (DFFX1)   0.0418   0.2080   0.6352 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[713] (net)     2   7.5637   0.0000   0.6352 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U996/IN1 (MUX21X1)   0.0418   0.0002 &   0.6353 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U996/Q (MUX21X1)   0.0445   0.0732   0.7085 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n717 (net)     1   5.6821   0.0000   0.7085 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__173_/D (DFFX1)   0.0445  -0.0014 &   0.7071 f
  data arrival time                                                                    0.7071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  clock reconvergence pessimism                                            -0.0228     0.4289
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__173_/CLK (DFFX1)   0.0000   0.4289 r
  library hold time                                                         0.0122     0.4411
  data required time                                                                   0.4411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4411
  data arrival time                                                                   -0.7071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2660


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4258     0.4258
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/CLK (DFFX1)   0.2272   0.0000   0.4258 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/Q (DFFX1)   0.0446   0.2169   0.6427 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[33] (net)     2   8.9217   0.0000   0.6427 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U87/IN1 (MUX21X1)   0.0446  -0.0022 &   0.6405 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U87/Q (MUX21X1)   0.0413   0.0712   0.7117 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n37 (net)     1   4.5825   0.0000   0.7117 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/D (DFFX1)   0.0413  -0.0007 &   0.7110 f
  data arrival time                                                                    0.7110

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4477     0.4477
  clock reconvergence pessimism                                            -0.0216     0.4261
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/CLK (DFFX1)   0.0000   0.4261 r
  library hold time                                                         0.0189     0.4450
  data required time                                                                   0.4450
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4450
  data arrival time                                                                   -0.7110
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2660


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4286     0.4286
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_/CLK (DFFX1)   0.2272   0.0000   0.4286 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_/Q (DFFX1)   0.0466   0.2182   0.6468 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[34] (net)     2   9.7807   0.0000   0.6468 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U86/IN1 (MUX21X1)   0.0466  -0.0050 &   0.6417 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U86/Q (MUX21X1)   0.0417   0.0719   0.7136 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n38 (net)     1   4.6972   0.0000   0.7136 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_/D (DFFX1)   0.0417   0.0001 &   0.7137 f
  data arrival time                                                                    0.7137

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4505     0.4505
  clock reconvergence pessimism                                            -0.0216     0.4289
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_/CLK (DFFX1)   0.0000   0.4289 r
  library hold time                                                         0.0188     0.4477
  data required time                                                                   0.4477
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4477
  data arrival time                                                                   -0.7137
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2660


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4290     0.4290
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__41_/CLK (DFFX1)   0.1457   0.0000   0.4290 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__41_/Q (DFFX1)   0.0466   0.2113   0.6404 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[41] (net)     2   9.7144   0.0000   0.6404 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1744/IN1 (MUX21X1)   0.0466  -0.0029 &   0.6375 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1744/Q (MUX21X1)   0.0502   0.0794   0.7169 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n45 (net)     1   8.0218   0.0000   0.7169 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__41_/D (DFFX1)   0.0502  -0.0092 &   0.7077 f
  data arrival time                                                                    0.7077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4537     0.4537
  clock reconvergence pessimism                                            -0.0228     0.4309
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__41_/CLK (DFFX1)   0.0000   0.4309 r
  library hold time                                                         0.0108     0.4417
  data required time                                                                   0.4417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4417
  data arrival time                                                                   -0.7077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2660


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3817     0.3817
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/CLK (DFFX1)   0.1524   0.0000   0.3817 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/Q (DFFX1)   0.0471   0.2122   0.5939 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[932] (net)     2   9.9180   0.0000   0.5939 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U750/IN1 (MUX21X1)   0.0471  -0.0053 &   0.5886 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U750/Q (MUX21X1)   0.0487   0.0776   0.6661 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n936 (net)     1   7.0919   0.0000   0.6661 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/D (DFFX1)   0.0487  -0.0066 &   0.6595 f
  data arrival time                                                                    0.6595

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  clock reconvergence pessimism                                            -0.0307     0.3818
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/CLK (DFFX1)   0.0000   0.3818 r
  library hold time                                                         0.0117     0.3935
  data required time                                                                   0.3935
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3935
  data arrival time                                                                   -0.6595
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2661


  Startpoint: icache_1/lce/lce_req/tr_received_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/tr_received_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3928     0.3928
  icache_1/lce/lce_req/tr_received_r_reg/CLK (DFFX1)              0.0412    0.0000     0.3928 r
  icache_1/lce/lce_req/tr_received_r_reg/Q (DFFX1)                0.0445    0.1737     0.5664 r
  icache_1/lce/lce_req/tr_received_r (net)      2       6.7553              0.0000     0.5664 r
  icache_1/lce/lce_req/U84/IN3 (AO22X1)                           0.0445   -0.0008 &   0.5656 r
  icache_1/lce/lce_req/U84/Q (AO22X1)                             0.0395    0.0686     0.6342 r
  icache_1/lce/lce_req/n31 (net)                1       4.7139              0.0000     0.6342 r
  icache_1/lce/lce_req/tr_received_r_reg/D (DFFX1)                0.0395   -0.0028 &   0.6314 r
  data arrival time                                                                    0.6314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4391     0.4391
  clock reconvergence pessimism                                            -0.0429     0.3962
  icache_1/lce/lce_req/tr_received_r_reg/CLK (DFFX1)                        0.0000     0.3962 r
  library hold time                                                        -0.0309     0.3653
  data required time                                                                   0.3653
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3653
  data arrival time                                                                   -0.6314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2661


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_2__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_2__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_2__1_/CLK (DFFX1)   0.1732   0.0000   0.3775 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_2__1_/Q (DFFX1)   0.0529   0.2179   0.5954 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[5] (net)     3  12.5472   0.0000   0.5954 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U162/IN2 (MUX21X1)   0.0529  -0.0017 &   0.5938 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U162/Q (MUX21X1)   0.0361   0.0692   0.6629 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n109 (net)     1   2.6425   0.0000   0.6629 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_2__1_/D (DFFX1)   0.0361   0.0000 &   0.6630 f
  data arrival time                                                                    0.6630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4235     0.4235
  clock reconvergence pessimism                                            -0.0429     0.3806
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_2__1_/CLK (DFFX1)   0.0000   0.3806 r
  library hold time                                                         0.0162     0.3968
  data required time                                                                   0.3968
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3968
  data arrival time                                                                   -0.6630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2662


  Startpoint: bp_fe_pc_gen_1/pc_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: itlb_1/ppn_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3871     0.3871
  bp_fe_pc_gen_1/pc_reg_13_/CLK (DFFX1)                           0.1640    0.0000     0.3871 r
  bp_fe_pc_gen_1/pc_reg_13_/Q (DFFX1)                             0.1102    0.2501 @   0.6373 f
  bp_fe_pc_gen_1/pc_gen_icache_o[13] (net)      6      36.8184              0.0000     0.6373 f
  bp_fe_pc_gen_1/U902/INP (NBUFFX2)                               0.1102    0.0009 @   0.6381 f
  bp_fe_pc_gen_1/U902/Z (NBUFFX2)                                 0.0354    0.0673     0.7055 f
  bp_fe_pc_gen_1/pc_gen_itlb_o[13] (net)        1      10.4151              0.0000     0.7055 f
  bp_fe_pc_gen_1/pc_gen_itlb_o[13] (bp_fe_pc_gen_22_22_64_9_5_22_32_10_80000124_1_0)   0.0000   0.7055 f
  pc_gen_itlb[13] (net)                                10.4151              0.0000     0.7055 f
  itlb_1/pc_gen_itlb_i[13] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.7055 f
  itlb_1/pc_gen_itlb_i[13] (net)                       10.4151              0.0000     0.7055 f
  itlb_1/ppn_reg_3_/D (DFFX1)                                     0.0354   -0.0050 &   0.7005 f
  data arrival time                                                                    0.7005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  clock reconvergence pessimism                                             0.0000     0.4163
  itlb_1/ppn_reg_3_/CLK (DFFX1)                                             0.0000     0.4163 r
  library hold time                                                         0.0180     0.4343
  data required time                                                                   0.4343
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4343
  data arrival time                                                                   -0.7005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2662


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4403     0.4403
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/CLK (DFFX1)   0.2272   0.0000   0.4403 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/Q (DFFX1)   0.0459   0.2178   0.6581 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[52] (net)     2   9.4974   0.0000   0.6581 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U67/IN2 (MUX21X1)   0.0459   0.0001 &   0.6581 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U67/Q (MUX21X1)   0.0367   0.0688   0.7269 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n56 (net)     1   3.1084   0.0000   0.7269 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/D (DFFX1)   0.0367   0.0000 &   0.7270 f
  data arrival time                                                                    0.7270

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4625     0.4625
  clock reconvergence pessimism                                            -0.0216     0.4409
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/CLK (DFFX1)   0.0000   0.4409 r
  library hold time                                                         0.0199     0.4608
  data required time                                                                   0.4608
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4608
  data arrival time                                                                   -0.7270
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2662


  Startpoint: icache_1/eaddr_tv_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  icache_1/eaddr_tv_r_reg_8_/CLK (DFFX1)                          0.1646    0.0000     0.3924 r
  icache_1/eaddr_tv_r_reg_8_/Q (DFFX1)                            0.2119    0.2649 @   0.6573 r
  icache_1/icache_pc_gen_data_o[8] (net)        3      63.5165              0.0000     0.6573 r
  icache_1/icache_pc_gen_data_o[8] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6573 r
  icache_pc_gen[8] (net)                               63.5165              0.0000     0.6573 r
  bp_fe_pc_gen_1/icache_pc_gen_i[8] (bp_fe_pc_gen_22_22_64_9_5_22_32_10_80000124_1_0)   0.0000   0.6573 r
  bp_fe_pc_gen_1/icache_pc_gen_i[8] (net)              63.5165              0.0000     0.6573 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/pc_fwd_i[8] (bp_fe_branch_predictor_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_0)   0.0000   0.6573 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/pc_fwd_i[8] (net)  63.5165     0.0000     0.6573 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/idx_r_i[8] (bp_fe_btb_bp_fe_pc_gen_btb_idx_width_lp9_eaddr_width_p64_0)   0.0000   0.6573 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/idx_r_i[8] (net)  63.5165   0.0000   0.6573 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/r_addr_i[8] (bsg_mem_1r1w_64_512_9_1_0)   0.0000   0.6573 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/r_addr_i[8] (net)  63.5165   0.0000   0.6573 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/icc_place35/INP (NBUFFX2)   0.2127  -0.0286 @   0.6287 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/icc_place35/Z (NBUFFX2)   0.0472   0.0904   0.7192 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/n77 (net)     1  12.1012   0.0000   0.7192 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/macro_mem/A1[8] (saed90_64x512_2P_ASYNC)   0.0472  -0.0042 &   0.7150 r d 
  data arrival time                                                                    0.7150

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4723     0.4723
  clock reconvergence pessimism                                            -0.0736     0.3987
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/bsg_mem_1rw_sync_synth_1/macro_mem/CE1 (saed90_64x512_2P_ASYNC)   0.0000   0.3987 r
  library hold time                                                         0.0500     0.4487
  data required time                                                                   0.4487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4487
  data arrival time                                                                   -0.7150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2663


  Startpoint: icache_1/eaddr_tl_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  icache_1/eaddr_tl_r_reg_53_/CLK (DFFX1)                         0.1190    0.0000     0.3700 r
  icache_1/eaddr_tl_r_reg_53_/Q (DFFX1)                           0.0422    0.2054     0.5754 f
  icache_1/eaddr_tl_r[53] (net)                 2       7.7038              0.0000     0.5754 f
  icache_1/U941/IN4 (AO22X1)                                      0.0422    0.0001 &   0.5755 f
  icache_1/U941/Q (AO22X1)                                        0.0440    0.0782     0.6537 f
  icache_1/n487 (net)                           1       6.3996              0.0000     0.6537 f
  icache_1/eaddr_tl_r_reg_53_/D (DFFX1)                           0.0440   -0.0036 &   0.6501 f
  data arrival time                                                                    0.6501

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4571     0.4571
  clock reconvergence pessimism                                            -0.0831     0.3739
  icache_1/eaddr_tl_r_reg_53_/CLK (DFFX1)                                   0.0000     0.3739 r
  library hold time                                                         0.0099     0.3838
  data required time                                                                   0.3838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3838
  data arrival time                                                                   -0.6501
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2663


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__79_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__79_/CLK (DFFX1)   0.1237   0.0000   0.4178 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__79_/Q (DFFX1)   0.0440   0.2074   0.6252 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[619] (net)     2   8.5330   0.0000   0.6252 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1100/IN1 (MUX21X1)   0.0440  -0.0012 &   0.6240 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1100/Q (MUX21X1)   0.0447   0.0738   0.6978 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n623 (net)     1   5.7624   0.0000   0.6978 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__79_/D (DFFX1)   0.0447  -0.0019 &   0.6959 f
  data arrival time                                                                    0.6959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4416     0.4416
  clock reconvergence pessimism                                            -0.0223     0.4193
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__79_/CLK (DFFX1)   0.0000   0.4193 r
  library hold time                                                         0.0103     0.4296
  data required time                                                                   0.4296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4296
  data arrival time                                                                   -0.6959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2663


  Startpoint: icache_1/vaddr_tl_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3933     0.3933
  icache_1/vaddr_tl_r_reg_9_/CLK (DFFX1)                          0.0412    0.0000     0.3933 r
  icache_1/vaddr_tl_r_reg_9_/Q (DFFX1)                            0.0451    0.1939     0.5873 f
  icache_1/vaddr_tl_r[9] (net)                  2       9.0504              0.0000     0.5873 f
  icache_1/U288/IN2 (AO22X1)                                      0.0451   -0.0049 &   0.5823 f
  icache_1/U288/Q (AO22X1)                                        0.0342    0.0813     0.6636 f
  icache_1/n160 (net)                           1       2.9083              0.0000     0.6636 f
  icache_1/addr_tv_r_reg_9_/D (DFFX1)                             0.0342    0.0000 &   0.6636 f
  data arrival time                                                                    0.6636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4393     0.4393
  clock reconvergence pessimism                                            -0.0429     0.3964
  icache_1/addr_tv_r_reg_9_/CLK (DFFX1)                                     0.0000     0.3964 r
  library hold time                                                         0.0009     0.3973
  data required time                                                                   0.3973
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3973
  data arrival time                                                                   -0.6636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2664


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4362     0.4362
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_/CLK (DFFX1)   0.1554   0.0000   0.4362 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_/Q (DFFX1)   0.0466   0.2121   0.6483 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[29] (net)     2   9.7003   0.0000   0.6483 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1758/IN1 (MUX21X1)   0.0466  -0.0056 &   0.6427 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1758/Q (MUX21X1)   0.0509   0.0791   0.7218 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n33 (net)     1   7.8866   0.0000   0.7218 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_/D (DFFX1)   0.0509  -0.0061 &   0.7157 f
  data arrival time                                                                    0.7157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4603     0.4603
  clock reconvergence pessimism                                            -0.0223     0.4380
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_/CLK (DFFX1)   0.0000   0.4380 r
  library hold time                                                         0.0114     0.4494
  data required time                                                                   0.4494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4494
  data arrival time                                                                   -0.7157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2664


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/CLK (DFFX1)   0.1237   0.0000   0.4181 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/Q (DFFX1)   0.0448   0.2079   0.6259 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[32] (net)     2   8.8682   0.0000   0.6259 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1755/IN1 (MUX21X1)   0.0448  -0.0027 &   0.6232 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1755/Q (MUX21X1)   0.0476   0.0763   0.6995 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n36 (net)     1   6.7306   0.0000   0.6995 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/D (DFFX1)   0.0476  -0.0040 &   0.6955 f
  data arrival time                                                                    0.6955

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4418     0.4418
  clock reconvergence pessimism                                            -0.0223     0.4195
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/CLK (DFFX1)   0.0000   0.4195 r
  library hold time                                                         0.0096     0.4291
  data required time                                                                   0.4291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4291
  data arrival time                                                                   -0.6955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2664


  Startpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3671     0.3671
  bp_fe_pc_gen_1/icache_miss_pc_reg_50_/CLK (DFFX1)               0.1189    0.0000     0.3671 r
  bp_fe_pc_gen_1/icache_miss_pc_reg_50_/Q (DFFX1)                 0.0582    0.2163     0.5834 f
  bp_fe_pc_gen_1/icache_miss_pc[50] (net)       2      14.8586              0.0000     0.5834 f
  bp_fe_pc_gen_1/U1302/IN2 (MUX21X1)                              0.0582   -0.0117 &   0.5716 f
  bp_fe_pc_gen_1/U1302/Q (MUX21X1)                                0.0656    0.0928     0.6644 f
  bp_fe_pc_gen_1/n662 (net)                     1      13.2455              0.0000     0.6644 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_50_/D (DFFX1)                 0.0656   -0.0222 &   0.6422 f
  data arrival time                                                                    0.6422

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4540     0.4540
  clock reconvergence pessimism                                            -0.0831     0.3708
  bp_fe_pc_gen_1/icache_miss_pc_reg_50_/CLK (DFFX1)                         0.0000     0.3708 r
  library hold time                                                         0.0050     0.3758
  data required time                                                                   0.3758
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3758
  data arrival time                                                                   -0.6422
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2664


  Startpoint: icache_1/addr_tv_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/miss_addr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3269     0.3269
  icache_1/addr_tv_r_reg_1_/CLK (DFFX1)                           0.1969    0.0000     0.3269 r
  icache_1/addr_tv_r_reg_1_/Q (DFFX1)                             0.1085    0.2248 @   0.5517 r
  icache_1/addr_tv_r[1] (net)                   2      29.6081              0.0000     0.5517 r
  icache_1/lce/miss_addr_i[1] (bp_fe_lce_data_width_p64_lce_data_width_p512_lce_addr_width_p22_icache_sets_p16_ways_p8_icache_tag_width_p12_num_cce_p1_num_lce_p1_block_size_in_bytes_p8_0)   0.0000   0.5517 r
  icache_1/lce/miss_addr_i[1] (net)                    29.6081              0.0000     0.5517 r
  icache_1/lce/lce_req/miss_addr_i[1] (bp_fe_lce_req_data_width_p64_lce_addr_width_p22_num_cce_p1_num_lce_p1_icache_sets_p16_ways_p8_block_size_in_bytes_p8_0)   0.0000   0.5517 r
  icache_1/lce/lce_req/miss_addr_i[1] (net)            29.6081              0.0000     0.5517 r
  icache_1/lce/lce_req/U81/IN2 (AO22X1)                           0.1086    0.0009 @   0.5526 r
  icache_1/lce/lce_req/U81/Q (AO22X1)                             0.0422    0.0919     0.6446 r
  icache_1/lce/lce_req/n35 (net)                1       3.5253              0.0000     0.6446 r
  icache_1/lce/lce_req/miss_addr_r_reg_1_/D (DFFX1)               0.0422    0.0000 &   0.6446 r
  data arrival time                                                                    0.6446

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4368     0.4368
  clock reconvergence pessimism                                            -0.0304     0.4064
  icache_1/lce/lce_req/miss_addr_r_reg_1_/CLK (DFFX1)                       0.0000     0.4064 r
  library hold time                                                        -0.0282     0.3782
  data required time                                                                   0.3782
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3782
  data arrival time                                                                   -0.6446
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2664


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__413_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__413_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4387     0.4387
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__413_/CLK (DFFX1)   0.1557   0.0000   0.4387 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__413_/Q (DFFX1)   0.0440   0.2104   0.6491 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[413] (net)     2   8.5703   0.0000   0.6491 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1331/IN1 (MUX21X1)   0.0440  -0.0013 &   0.6478 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1331/Q (MUX21X1)   0.0463   0.0751   0.7228 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n417 (net)     1   6.2859   0.0000   0.7228 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__413_/D (DFFX1)   0.0463  -0.0033 &   0.7195 f
  data arrival time                                                                    0.7195

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4629     0.4629
  clock reconvergence pessimism                                            -0.0223     0.4406
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__413_/CLK (DFFX1)   0.0000   0.4406 r
  library hold time                                                         0.0125     0.4531
  data required time                                                                   0.4531
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4531
  data arrival time                                                                   -0.7195
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2664


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3827     0.3827
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_/CLK (DFFX1)   0.1525   0.0000   0.3827 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_/Q (DFFX1)   0.0501   0.2142   0.5969 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[98] (net)     2  11.2448   0.0000   0.5969 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1678/IN1 (MUX21X1)   0.0501  -0.0075 &   0.5895 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1678/Q (MUX21X1)   0.0499   0.0792   0.6686 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n102 (net)     1   7.5134   0.0000   0.6686 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_/D (DFFX1)   0.0499  -0.0080 &   0.6606 f
  data arrival time                                                                    0.6606

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4135     0.4135
  clock reconvergence pessimism                                            -0.0307     0.3828
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_/CLK (DFFX1)   0.0000   0.3828 r
  library hold time                                                         0.0114     0.3942
  data required time                                                                   0.3942
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3942
  data arrival time                                                                   -0.6606
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2665


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4415     0.4415
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_/CLK (DFFX1)   0.1299   0.0000   0.4415 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_/Q (DFFX1)   0.0454   0.2091   0.6507 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[186] (net)     2   9.1608   0.0000   0.6507 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1583/IN1 (MUX21X1)   0.0454  -0.0052 &   0.6455 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1583/Q (MUX21X1)   0.0488   0.0774   0.7229 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n190 (net)     1   7.1468   0.0000   0.7229 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_/D (DFFX1)   0.0488  -0.0029 &   0.7199 f
  data arrival time                                                                    0.7199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4657     0.4657
  clock reconvergence pessimism                                            -0.0223     0.4435
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__186_/CLK (DFFX1)   0.0000   0.4435 r
  library hold time                                                         0.0100     0.4534
  data required time                                                                   0.4534
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4534
  data arrival time                                                                   -0.7199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2665


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4288     0.4288
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_/CLK (DFFX1)   0.2272   0.0000   0.4288 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_/Q (DFFX1)   0.0539   0.2231   0.6519 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[5] (net)     2  12.9907   0.0000   0.6519 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U116/IN1 (MUX21X1)   0.0539  -0.0060 &   0.6460 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U116/Q (MUX21X1)   0.0371   0.0695   0.7154 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n9 (net)     1   3.0175   0.0000   0.7154 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_/D (DFFX1)   0.0371   0.0000 &   0.7155 f
  data arrival time                                                                    0.7155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4508     0.4508
  clock reconvergence pessimism                                            -0.0216     0.4291
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_/CLK (DFFX1)   0.0000   0.4291 r
  library hold time                                                         0.0198     0.4489
  data required time                                                                   0.4489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4489
  data arrival time                                                                   -0.7155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2665


  Startpoint: icache_1/vaddr_tl_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3933     0.3933
  icache_1/vaddr_tl_r_reg_6_/CLK (DFFX1)                          0.0412    0.0000     0.3933 r
  icache_1/vaddr_tl_r_reg_6_/Q (DFFX1)                            0.0400    0.1903     0.5836 f
  icache_1/vaddr_tl_r[6] (net)                  2       6.8530              0.0000     0.5836 f
  icache_1/U291/IN2 (AO22X1)                                      0.0400    0.0001 &   0.5837 f
  icache_1/U291/Q (AO22X1)                                        0.0342    0.0803     0.6640 f
  icache_1/n142 (net)                           1       2.8641              0.0000     0.6640 f
  icache_1/addr_tv_r_reg_6_/D (DFFX1)                             0.0342    0.0000 &   0.6640 f
  data arrival time                                                                    0.6640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4395     0.4395
  clock reconvergence pessimism                                            -0.0429     0.3966
  icache_1/addr_tv_r_reg_6_/CLK (DFFX1)                                     0.0000     0.3966 r
  library hold time                                                         0.0009     0.3975
  data required time                                                                   0.3975
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3975
  data arrival time                                                                   -0.6640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2665


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4290     0.4290
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_/CLK (DFFX1)   0.1457   0.0000   0.4290 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_/Q (DFFX1)   0.0470   0.2115   0.6406 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1044] (net)     2   9.8578   0.0000   0.6406 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U627/IN1 (MUX21X1)   0.0470  -0.0067 &   0.6339 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U627/Q (MUX21X1)   0.0484   0.0797   0.7136 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1048 (net)     1   8.1219   0.0000   0.7136 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_/D (DFFX1)   0.0484  -0.0049 &   0.7086 f
  data arrival time                                                                    0.7086

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4536     0.4536
  clock reconvergence pessimism                                            -0.0228     0.4308
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__504_/CLK (DFFX1)   0.0000   0.4308 r
  library hold time                                                         0.0112     0.4421
  data required time                                                                   0.4421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4421
  data arrival time                                                                   -0.7086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2666


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4257     0.4257
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/CLK (DFFX1)   0.2272   0.0000   0.4257 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/Q (DFFX1)   0.0488   0.2197   0.6454 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[68] (net)     2  10.7667   0.0000   0.6454 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U51/IN2 (MUX21X1)   0.0488  -0.0049 &   0.6405 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U51/Q (MUX21X1)   0.0397   0.0713   0.7118 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n72 (net)     1   3.9229   0.0000   0.7118 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/D (DFFX1)   0.0397   0.0001 &   0.7119 f
  data arrival time                                                                    0.7119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4476     0.4476
  clock reconvergence pessimism                                            -0.0216     0.4260
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/CLK (DFFX1)   0.0000   0.4260 r
  library hold time                                                         0.0192     0.4452
  data required time                                                                   0.4452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4452
  data arrival time                                                                   -0.7119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2667


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__435_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__435_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4188     0.4188
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__435_/CLK (DFFX1)   0.2136   0.0000   0.4188 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__435_/Q (DFFX1)   0.0449   0.2159   0.6348 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[435] (net)     2   9.0459   0.0000   0.6348 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1303/IN1 (MUX21X1)   0.0449  -0.0045 &   0.6303 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1303/Q (MUX21X1)   0.0500   0.0782   0.7085 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n439 (net)     1   7.5694   0.0000   0.7085 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__435_/D (DFFX1)   0.0500  -0.0068 &   0.7016 f
  data arrival time                                                                    0.7016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4570     0.4570
  clock reconvergence pessimism                                            -0.0379     0.4190
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__435_/CLK (DFFX1)   0.0000   0.4190 r
  library hold time                                                         0.0159     0.4350
  data required time                                                                   0.4350
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4350
  data arrival time                                                                   -0.7016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2667


  Startpoint: icache_1/ld_data_tv_r_reg_4__19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/ld_data_tv_r_reg_4__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3582     0.3582
  icache_1/ld_data_tv_r_reg_4__19_/CLK (DFFX1)                    0.1902    0.0000     0.3582 r
  icache_1/ld_data_tv_r_reg_4__19_/Q (DFFX1)                      0.0351    0.2064     0.5646 f
  icache_1/ld_data_tv_r[275] (net)              2       4.7236              0.0000     0.5646 f
  icache_1/U665/IN2 (AO22X1)                                      0.0351   -0.0010 &   0.5636 f
  icache_1/U665/Q (AO22X1)                                        0.0358    0.0817     0.6453 f
  icache_1/n1330 (net)                          1       3.8544              0.0000     0.6453 f
  icache_1/ld_data_tv_r_reg_4__19_/D (DFFX1)                      0.0358   -0.0008 &   0.6445 f
  data arrival time                                                                    0.6445

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4385     0.4385
  clock reconvergence pessimism                                            -0.0782     0.3603
  icache_1/ld_data_tv_r_reg_4__19_/CLK (DFFX1)                              0.0000     0.3603 r
  library hold time                                                         0.0175     0.3778
  data required time                                                                   0.3778
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3778
  data arrival time                                                                   -0.6445
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2667


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__452_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__452_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4389     0.4389
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__452_/CLK (DFFX1)   0.2600   0.0000   0.4389 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__452_/Q (DFFX1)   0.0435   0.2187   0.6576 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[991] (net)     2   8.4541   0.0000   0.6576 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U684/IN1 (MUX21X1)   0.0435   0.0001 &   0.6577 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U684/Q (MUX21X1)   0.0394   0.0694   0.7271 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n995 (net)     1   3.9085   0.0000   0.7271 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__452_/D (DFFX1)   0.0394   0.0001 &   0.7272 f
  data arrival time                                                                    0.7272

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4750     0.4750
  clock reconvergence pessimism                                            -0.0361     0.4390
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__452_/CLK (DFFX1)   0.0000   0.4390 r
  library hold time                                                         0.0215     0.4604
  data required time                                                                   0.4604
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4604
  data arrival time                                                                   -0.7272
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2667


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_/CLK (DFFX1)   0.2136   0.0000   0.4189 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_/Q (DFFX1)   0.0448   0.2158   0.6348 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[234] (net)     2   8.9673   0.0000   0.6348 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1527/IN1 (MUX21X1)   0.0448  -0.0014 &   0.6334 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1527/Q (MUX21X1)   0.0483   0.0768   0.7102 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n238 (net)     1   6.9787   0.0000   0.7102 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_/D (DFFX1)   0.0483  -0.0081 &   0.7022 f
  data arrival time                                                                    0.7022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4571     0.4571
  clock reconvergence pessimism                                            -0.0379     0.4191
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_/CLK (DFFX1)   0.0000   0.4191 r
  library hold time                                                         0.0163     0.4354
  data required time                                                                   0.4354
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4354
  data arrival time                                                                   -0.7022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2668


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__105_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__105_/CLK (DFFX1)   0.1237   0.0000   0.4223 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__105_/Q (DFFX1)   0.0459   0.2087   0.6310 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[645] (net)     2   9.3863   0.0000   0.6310 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1072/IN1 (MUX21X1)   0.0459  -0.0018 &   0.6292 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1072/Q (MUX21X1)   0.0466   0.0757   0.7049 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n649 (net)     1   6.3827   0.0000   0.7049 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__105_/D (DFFX1)   0.0466  -0.0044 &   0.7005 f
  data arrival time                                                                    0.7005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4461     0.4461
  clock reconvergence pessimism                                            -0.0223     0.4238
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__105_/CLK (DFFX1)   0.0000   0.4238 r
  library hold time                                                         0.0098     0.4337
  data required time                                                                   0.4337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4337
  data arrival time                                                                   -0.7005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2668


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__97_/CLK (DFFX1)   0.1474   0.0000   0.3689 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__97_/Q (DFFX1)   0.0454   0.2106   0.5794 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[97] (net)     2   9.1525   0.0000   0.5794 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1679/IN1 (MUX21X1)   0.0454  -0.0013 &   0.5782 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1679/Q (MUX21X1)   0.0491   0.0776   0.6558 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n101 (net)     1   7.2442   0.0000   0.6558 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__97_/D (DFFX1)   0.0491  -0.0088 &   0.6470 f
  data arrival time                                                                    0.6470

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3950     0.3950
  clock reconvergence pessimism                                            -0.0260     0.3690
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__97_/CLK (DFFX1)   0.0000   0.3690 r
  library hold time                                                         0.0112     0.3802
  data required time                                                                   0.3802
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3802
  data arrival time                                                                   -0.6470
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2668


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_62_/CLK (DFFX1)   0.1735   0.0000   0.3816 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_62_/Q (DFFX1)   0.0373   0.2067   0.5883 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[62] (net)     2   5.6400   0.0000   0.5883 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1006/IN1 (AO22X1)   0.0373  -0.0024 &   0.5859 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1006/Q (AO22X1)   0.0414   0.0815   0.6674 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n204 (net)     1   4.9991   0.0000   0.6674 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_62_/D (DFFX1)   0.0414  -0.0009 &   0.6666 f
  data arrival time                                                                    0.6666

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4277     0.4277
  clock reconvergence pessimism                                            -0.0429     0.3848
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_62_/CLK (DFFX1)   0.0000   0.3848 r
  library hold time                                                         0.0149     0.3997
  data required time                                                                   0.3997
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3997
  data arrival time                                                                   -0.6666
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2668


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3829     0.3829
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_/CLK (DFFX1)   0.1525   0.0000   0.3829 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_/Q (DFFX1)   0.0441   0.2102   0.5930 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[313] (net)     2   8.6050   0.0000   0.5930 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1439/IN1 (MUX21X1)   0.0441  -0.0022 &   0.5909 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1439/Q (MUX21X1)   0.0469   0.0756   0.6664 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n317 (net)     1   6.4974   0.0000   0.6664 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_/D (DFFX1)   0.0469  -0.0046 &   0.6619 f
  data arrival time                                                                    0.6619

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4137     0.4137
  clock reconvergence pessimism                                            -0.0307     0.3829
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__313_/CLK (DFFX1)   0.0000   0.3829 r
  library hold time                                                         0.0121     0.3950
  data required time                                                                   0.3950
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3950
  data arrival time                                                                   -0.6619
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2668


  Startpoint: icache_1/ld_data_tv_r_reg_1__41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/ld_data_tv_r_reg_1__41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  icache_1/ld_data_tv_r_reg_1__41_/CLK (DFFX1)                    0.2330    0.0000     0.3776 r
  icache_1/ld_data_tv_r_reg_1__41_/Q (DFFX1)                      0.0367    0.2114     0.5890 f
  icache_1/ld_data_tv_r[105] (net)              2       5.4929              0.0000     0.5890 f
  icache_1/U474/IN2 (AO22X1)                                      0.0367   -0.0006 &   0.5885 f
  icache_1/U474/Q (AO22X1)                                        0.0336    0.0802     0.6687 f
  icache_1/n2008 (net)                          1       3.0877              0.0000     0.6687 f
  icache_1/ld_data_tv_r_reg_1__41_/D (DFFX1)                      0.0336   -0.0006 &   0.6681 f
  data arrival time                                                                    0.6681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4583     0.4583
  clock reconvergence pessimism                                            -0.0782     0.3801
  icache_1/ld_data_tv_r_reg_1__41_/CLK (DFFX1)                              0.0000     0.3801 r
  library hold time                                                         0.0210     0.4011
  data required time                                                                   0.4011
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4011
  data arrival time                                                                   -0.6681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2670


  Startpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  bp_fe_pc_gen_1/icache_miss_pc_reg_48_/CLK (DFFX1)               0.1190    0.0000     0.3688 r
  bp_fe_pc_gen_1/icache_miss_pc_reg_48_/Q (DFFX1)                 0.0526    0.2125     0.5814 f
  bp_fe_pc_gen_1/icache_miss_pc[48] (net)       2      12.3702              0.0000     0.5814 f
  bp_fe_pc_gen_1/U1307/IN2 (MUX21X1)                              0.0526   -0.0082 &   0.5731 f
  bp_fe_pc_gen_1/U1307/Q (MUX21X1)                                0.0575    0.0860     0.6591 f
  bp_fe_pc_gen_1/n668 (net)                     1      10.2825              0.0000     0.6591 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_48_/D (DFFX1)                 0.0575   -0.0126 &   0.6465 f
  data arrival time                                                                    0.6465

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4559     0.4559
  clock reconvergence pessimism                                            -0.0831     0.3727
  bp_fe_pc_gen_1/icache_miss_pc_reg_48_/CLK (DFFX1)                         0.0000     0.3727 r
  library hold time                                                         0.0067     0.3795
  data required time                                                                   0.3795
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3795
  data arrival time                                                                   -0.6465
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2670


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_415_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_415_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3830     0.3830
  icache_1/lce/lce_cmd/data_r_reg_415_/CLK (DFFX1)                0.2498    0.0000     0.3830 r
  icache_1/lce/lce_cmd/data_r_reg_415_/Q (DFFX1)                  0.0358    0.2121     0.5951 f
  icache_1/lce/lce_cmd/data_r[415] (net)        2       5.1203              0.0000     0.5951 f
  icache_1/lce/lce_cmd/U695/IN2 (AO22X1)                          0.0358   -0.0015 &   0.5936 f
  icache_1/lce/lce_cmd/U695/Q (AO22X1)                            0.0377    0.0824     0.6759 f
  icache_1/lce/lce_cmd/n262 (net)               1       4.0955              0.0000     0.6759 f
  icache_1/lce/lce_cmd/data_r_reg_415_/D (DFFX1)                  0.0377   -0.0020 &   0.6739 f
  data arrival time                                                                    0.6739

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4638     0.4638
  clock reconvergence pessimism                                            -0.0782     0.3856
  icache_1/lce/lce_cmd/data_r_reg_415_/CLK (DFFX1)                          0.0000     0.3856 r
  library hold time                                                         0.0213     0.4069
  data required time                                                                   0.4069
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4069
  data arrival time                                                                   -0.6739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2670


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_477_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_477_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3580     0.3580
  icache_1/lce/lce_cmd/data_r_reg_477_/CLK (DFFX1)                0.1902    0.0000     0.3580 r
  icache_1/lce/lce_cmd/data_r_reg_477_/Q (DFFX1)                  0.0360    0.2071     0.5652 f
  icache_1/lce/lce_cmd/data_r[477] (net)        2       5.1216              0.0000     0.5652 f
  icache_1/lce/lce_cmd/U770/IN2 (AO22X1)                          0.0360    0.0000 &   0.5652 f
  icache_1/lce/lce_cmd/U770/Q (AO22X1)                            0.0345    0.0797     0.6449 f
  icache_1/lce/lce_cmd/n138 (net)               1       2.9351              0.0000     0.6449 f
  icache_1/lce/lce_cmd/data_r_reg_477_/D (DFFX1)                  0.0345    0.0000 &   0.6449 f
  data arrival time                                                                    0.6449

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4383     0.4383
  clock reconvergence pessimism                                            -0.0782     0.3601
  icache_1/lce/lce_cmd/data_r_reg_477_/CLK (DFFX1)                          0.0000     0.3601 r
  library hold time                                                         0.0177     0.3779
  data required time                                                                   0.3779
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3779
  data arrival time                                                                   -0.6449
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2670


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/CLK (DFFX1)   0.2136   0.0000   0.4189 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/Q (DFFX1)   0.0477   0.2178   0.6367 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[493] (net)     2  10.2548   0.0000   0.6367 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1239/IN1 (MUX21X1)   0.0477  -0.0018 &   0.6349 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1239/Q (MUX21X1)   0.0439   0.0739   0.7088 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n497 (net)     1   5.4577   0.0000   0.7088 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/D (DFFX1)   0.0439  -0.0054 &   0.7034 f
  data arrival time                                                                    0.7034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4570     0.4570
  clock reconvergence pessimism                                            -0.0379     0.4191
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/CLK (DFFX1)   0.0000   0.4191 r
  library hold time                                                         0.0173     0.4364
  data required time                                                                   0.4364
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4364
  data arrival time                                                                   -0.7034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2670


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4313     0.4313
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_/CLK (DFFX1)   0.1191   0.0000   0.4313 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_/Q (DFFX1)   0.0489   0.2100   0.6413 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[224] (net)     2  10.6949   0.0000   0.6413 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1541/IN1 (MUX21X1)   0.0489  -0.0047 &   0.6366 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1541/Q (MUX21X1)   0.0505   0.0793   0.7160 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n228 (net)     1   7.7333   0.0000   0.7160 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_/D (DFFX1)   0.0505  -0.0075 &   0.7085 f
  data arrival time                                                                    0.7085

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4553     0.4553
  clock reconvergence pessimism                                            -0.0223     0.4331
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__224_/CLK (DFFX1)   0.0000   0.4331 r
  library hold time                                                         0.0084     0.4414
  data required time                                                                   0.4414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4414
  data arrival time                                                                   -0.7085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2671


  Startpoint: icache_1/tag_tv_r_reg_1__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  icache_1/tag_tv_r_reg_1__11_/CLK (DFFX1)                        0.1975    0.0000     0.3899 r
  icache_1/tag_tv_r_reg_1__11_/Q (DFFX1)                          0.0359    0.2077     0.5976 f
  icache_1/tag_tv_r[23] (net)                   1       5.0782              0.0000     0.5976 f
  icache_1/U320/IN2 (AO22X1)                                      0.0359   -0.0030 &   0.5946 f
  icache_1/U320/Q (AO22X1)                                        0.0433    0.0878     0.6824 f
  icache_1/n2110 (net)                          1       6.4558              0.0000     0.6824 f
  icache_1/tag_tv_r_reg_1__11_/D (DFFX1)                          0.0433   -0.0058 &   0.6766 f
  data arrival time                                                                    0.6766

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4362     0.4362
  clock reconvergence pessimism                                            -0.0429     0.3933
  icache_1/tag_tv_r_reg_1__11_/CLK (DFFX1)                                  0.0000     0.3933 r
  library hold time                                                         0.0163     0.4095
  data required time                                                                   0.4095
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4095
  data arrival time                                                                   -0.6766
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2671


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__392_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__392_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3832     0.3832
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__392_/CLK (DFFX1)   0.1524   0.0000   0.3832 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__392_/Q (DFFX1)   0.0423   0.2089   0.5922 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[392] (net)     2   7.7992   0.0000   0.5922 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1352/IN1 (MUX21X1)   0.0423  -0.0010 &   0.5911 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1352/Q (MUX21X1)   0.0473   0.0756   0.6667 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n396 (net)     1   6.6590   0.0000   0.6667 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__392_/D (DFFX1)   0.0473  -0.0043 &   0.6624 f
  data arrival time                                                                    0.6624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  clock reconvergence pessimism                                            -0.0307     0.3833
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__392_/CLK (DFFX1)   0.0000   0.3833 r
  library hold time                                                         0.0120     0.3953
  data required time                                                                   0.3953
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3953
  data arrival time                                                                   -0.6624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2671


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_/CLK (DFFX1)   0.1237   0.0000   0.4178 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_/Q (DFFX1)   0.0465   0.2090   0.6268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[153] (net)     2   9.6193   0.0000   0.6268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1620/IN1 (MUX21X1)   0.0465  -0.0035 &   0.6233 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1620/Q (MUX21X1)   0.0437   0.0734   0.6967 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n157 (net)     1   5.3719   0.0000   0.6967 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_/D (DFFX1)   0.0437   0.0001 &   0.6968 f
  data arrival time                                                                    0.6968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4415     0.4415
  clock reconvergence pessimism                                            -0.0223     0.4192
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_/CLK (DFFX1)   0.0000   0.4192 r
  library hold time                                                         0.0105     0.4298
  data required time                                                                   0.4298
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4298
  data arrival time                                                                   -0.6968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2671


  Startpoint: icache_1/tag_tv_r_reg_0__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_0__11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  icache_1/tag_tv_r_reg_0__11_/CLK (DFFX1)                        0.1975    0.0000     0.3899 r
  icache_1/tag_tv_r_reg_0__11_/Q (DFFX1)                          0.0358    0.2076     0.5975 f
  icache_1/tag_tv_r[11] (net)                   1       5.0269              0.0000     0.5975 f
  icache_1/U351/IN2 (AO22X1)                                      0.0358   -0.0023 &   0.5952 f
  icache_1/U351/Q (AO22X1)                                        0.0385    0.0840     0.6792 f
  icache_1/n2074 (net)                          1       4.8116              0.0000     0.6792 f
  icache_1/tag_tv_r_reg_0__11_/D (DFFX1)                          0.0385   -0.0015 &   0.6777 f
  data arrival time                                                                    0.6777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4361     0.4361
  clock reconvergence pessimism                                            -0.0429     0.3933
  icache_1/tag_tv_r_reg_0__11_/CLK (DFFX1)                                  0.0000     0.3933 r
  library hold time                                                         0.0173     0.4106
  data required time                                                                   0.4106
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4106
  data arrival time                                                                   -0.6777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2671


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__161_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4360     0.4360
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__161_/CLK (DFFX1)   0.1554   0.0000   0.4360 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__161_/Q (DFFX1)   0.0461   0.2118   0.6478 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[701] (net)     2   9.4947   0.0000   0.6478 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1009/IN1 (MUX21X1)   0.0461  -0.0027 &   0.6451 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1009/Q (MUX21X1)   0.0522   0.0800   0.7250 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n705 (net)     1   8.3799   0.0000   0.7250 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__161_/D (DFFX1)   0.0522  -0.0091 &   0.7160 f
  data arrival time                                                                    0.7160

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4601     0.4601
  clock reconvergence pessimism                                            -0.0223     0.4378
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__161_/CLK (DFFX1)   0.0000   0.4378 r
  library hold time                                                         0.0111     0.4489
  data required time                                                                   0.4489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4489
  data arrival time                                                                   -0.7160
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2671


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4300     0.4300
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_/CLK (DFFX1)   0.1459   0.0000   0.4300 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_/Q (DFFX1)   0.0552   0.2172   0.6471 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[500] (net)     2  13.5299   0.0000   0.6471 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1235/IN1 (MUX21X1)   0.0552  -0.0077 &   0.6394 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1235/Q (MUX21X1)   0.0463   0.0772   0.7166 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n504 (net)     1   6.2248   0.0000   0.7166 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_/D (DFFX1)   0.0463  -0.0059 &   0.7107 f
  data arrival time                                                                    0.7107

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4546     0.4546
  clock reconvergence pessimism                                            -0.0228     0.4318
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_/CLK (DFFX1)   0.0000   0.4318 r
  library hold time                                                         0.0118     0.4436
  data required time                                                                   0.4436
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4436
  data arrival time                                                                   -0.7107
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2672


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__132_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__132_/CLK (DFFX1)   0.1523   0.0000   0.3808 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__132_/Q (DFFX1)   0.0466   0.2119   0.5926 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[671] (net)     2   9.7141   0.0000   0.5926 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1039/IN1 (MUX21X1)   0.0466  -0.0010 &   0.5916 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1039/Q (MUX21X1)   0.0461   0.0754   0.6670 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n675 (net)     1   6.1963   0.0000   0.6670 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__132_/D (DFFX1)   0.0461  -0.0067 &   0.6603 f
  data arrival time                                                                    0.6603

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                            -0.0307     0.3808
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__132_/CLK (DFFX1)   0.0000   0.3808 r
  library hold time                                                         0.0123     0.3931
  data required time                                                                   0.3931
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3931
  data arrival time                                                                   -0.6603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2672


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3804     0.3804
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_48_/CLK (DFFX1)   0.1734   0.0000   0.3804 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_48_/Q (DFFX1)   0.0444   0.2121   0.5926 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[48] (net)     2   8.7471   0.0000   0.5926 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1021/IN1 (AO22X1)   0.0444  -0.0059 &   0.5867 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1021/Q (AO22X1)   0.0502   0.0894   0.6761 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n176 (net)     1   8.0310   0.0000   0.6761 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_48_/D (DFFX1)   0.0502  -0.0124 &   0.6637 f
  data arrival time                                                                    0.6637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4265     0.4265
  clock reconvergence pessimism                                            -0.0429     0.3836
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_48_/CLK (DFFX1)   0.0000   0.3836 r
  library hold time                                                         0.0129     0.3965
  data required time                                                                   0.3965
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3965
  data arrival time                                                                   -0.6637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2672


  Startpoint: icache_1/tag_tv_r_reg_1__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  icache_1/tag_tv_r_reg_1__0_/CLK (DFFX1)                         0.1969    0.0000     0.3894 r
  icache_1/tag_tv_r_reg_1__0_/Q (DFFX1)                           0.0339    0.2060     0.5955 f
  icache_1/tag_tv_r[12] (net)                   1       4.2372              0.0000     0.5955 f
  icache_1/U315/IN2 (AO22X1)                                      0.0339    0.0001 &   0.5955 f
  icache_1/U315/Q (AO22X1)                                        0.0366    0.0821     0.6777 f
  icache_1/n2077 (net)                          1       4.1403              0.0000     0.6777 f
  icache_1/tag_tv_r_reg_1__0_/D (DFFX1)                           0.0366    0.0001 &   0.6777 f
  data arrival time                                                                    0.6777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4357     0.4357
  clock reconvergence pessimism                                            -0.0429     0.3928
  icache_1/tag_tv_r_reg_1__0_/CLK (DFFX1)                                   0.0000     0.3928 r
  library hold time                                                         0.0177     0.4105
  data required time                                                                   0.4105
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4105
  data arrival time                                                                   -0.6777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2672


  Startpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  bp_fe_pc_gen_1/icache_miss_pc_reg_35_/CLK (DFFX1)               0.2108    0.0000     0.4126 r
  bp_fe_pc_gen_1/icache_miss_pc_reg_35_/Q (DFFX1)                 0.0427    0.2142     0.6268 f
  bp_fe_pc_gen_1/icache_miss_pc[35] (net)       2       8.0480              0.0000     0.6268 f
  bp_fe_pc_gen_1/U1335/IN2 (MUX21X1)                              0.0427   -0.0027 &   0.6241 f
  bp_fe_pc_gen_1/U1335/Q (MUX21X1)                                0.0501    0.0788     0.7029 f
  bp_fe_pc_gen_1/n707 (net)                     1       7.5948              0.0000     0.7029 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_35_/D (DFFX1)                 0.0501   -0.0051 &   0.6978 f
  data arrival time                                                                    0.6978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4981     0.4981
  clock reconvergence pessimism                                            -0.0831     0.4149
  bp_fe_pc_gen_1/icache_miss_pc_reg_35_/CLK (DFFX1)                         0.0000     0.4149 r
  library hold time                                                         0.0157     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.6978
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2672


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_/CLK (DFFX1)   0.1523   0.0000   0.3807 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_/Q (DFFX1)   0.0463   0.2117   0.5924 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[547] (net)     2   9.5851   0.0000   0.5924 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1177/IN1 (MUX21X1)   0.0463  -0.0036 &   0.5888 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1177/Q (MUX21X1)   0.0473   0.0763   0.6651 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n551 (net)     1   6.6222   0.0000   0.6651 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_/D (DFFX1)   0.0473  -0.0051 &   0.6600 f
  data arrival time                                                                    0.6600

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                            -0.0307     0.3808
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_/CLK (DFFX1)   0.0000   0.3808 r
  library hold time                                                         0.0120     0.3928
  data required time                                                                   0.3928
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3928
  data arrival time                                                                   -0.6600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2673


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3823     0.3823
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_/CLK (DFFX1)   0.1524   0.0000   0.3823 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_/Q (DFFX1)   0.0478   0.2127   0.5950 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[140] (net)     2  10.2516   0.0000   0.5950 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1632/IN1 (MUX21X1)   0.0478  -0.0046 &   0.5904 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1632/Q (MUX21X1)   0.0473   0.0766   0.6670 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n144 (net)     1   6.6053   0.0000   0.6670 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_/D (DFFX1)   0.0473  -0.0053 &   0.6617 f
  data arrival time                                                                    0.6617

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  clock reconvergence pessimism                                            -0.0307     0.3823
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_/CLK (DFFX1)   0.0000   0.3823 r
  library hold time                                                         0.0120     0.3944
  data required time                                                                   0.3944
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3944
  data arrival time                                                                   -0.6617
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2673


  Startpoint: bp_fe_pc_gen_1/pc_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  bp_fe_pc_gen_1/pc_reg_59_/CLK (DFFX1)                           0.1188    0.0000     0.3673 r
  bp_fe_pc_gen_1/pc_reg_59_/Q (DFFX1)                             0.0898    0.2357 @   0.6030 f
  bp_fe_pc_gen_1/pc_gen_icache_o[59] (net)      5      29.0167              0.0000     0.6030 f
  bp_fe_pc_gen_1/pc_gen_icache_o[59] (bp_fe_pc_gen_22_22_64_9_5_22_32_10_80000124_1_0)   0.0000   0.6030 f
  pc_gen_icache[59] (net)                              29.0167              0.0000     0.6030 f
  icache_1/pc_gen_icache_vaddr_i[59] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6030 f
  icache_1/pc_gen_icache_vaddr_i[59] (net)             29.0167              0.0000     0.6030 f
  icache_1/U935/IN2 (AO22X1)                                      0.0898    0.0005 @   0.6035 f
  icache_1/U935/Q (AO22X1)                                        0.0504    0.1015     0.7050 f
  icache_1/n523 (net)                           1       8.7148              0.0000     0.7050 f
  icache_1/eaddr_tl_r_reg_59_/D (DFFX1)                           0.0504   -0.0082 &   0.6968 f
  data arrival time                                                                    0.6968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4970     0.4970
  clock reconvergence pessimism                                            -0.0831     0.4139
  icache_1/eaddr_tl_r_reg_59_/CLK (DFFX1)                                   0.0000     0.4139 r
  library hold time                                                         0.0156     0.4295
  data required time                                                                   0.4295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4295
  data arrival time                                                                   -0.6968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2673


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4303     0.4303
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_/CLK (DFFX1)   0.1459   0.0000   0.4303 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_/Q (DFFX1)   0.0547   0.2168   0.6471 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[303] (net)     2  13.2837   0.0000   0.6471 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1453/IN1 (MUX21X1)   0.0547  -0.0103 &   0.6368 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1453/Q (MUX21X1)   0.0563   0.0845   0.7213 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n307 (net)     1   9.8390   0.0000   0.7213 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_/D (DFFX1)   0.0563  -0.0125 &   0.7088 f
  data arrival time                                                                    0.7088

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4549     0.4549
  clock reconvergence pessimism                                            -0.0228     0.4321
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__303_/CLK (DFFX1)   0.0000   0.4321 r
  library hold time                                                         0.0093     0.4414
  data required time                                                                   0.4414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4414
  data arrival time                                                                   -0.7088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2673


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__93_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4361     0.4361
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__93_/CLK (DFFX1)   0.1555   0.0000   0.4361 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__93_/Q (DFFX1)   0.0488   0.2136   0.6497 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[93] (net)     2  10.6879   0.0000   0.6497 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1687/IN1 (MUX21X1)   0.0488  -0.0061 &   0.6436 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1687/Q (MUX21X1)   0.0532   0.0812   0.7248 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n97 (net)     1   8.7092   0.0000   0.7248 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__93_/D (DFFX1)   0.0532  -0.0086 &   0.7161 f
  data arrival time                                                                    0.7161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4602     0.4602
  clock reconvergence pessimism                                            -0.0223     0.4379
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__93_/CLK (DFFX1)   0.0000   0.4379 r
  library hold time                                                         0.0108     0.4487
  data required time                                                                   0.4487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4487
  data arrival time                                                                   -0.7161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2674


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_476_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_476_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3580     0.3580
  icache_1/lce/lce_cmd/data_r_reg_476_/CLK (DFFX1)                0.1902    0.0000     0.3580 r
  icache_1/lce/lce_cmd/data_r_reg_476_/Q (DFFX1)                  0.0360    0.2071     0.5651 f
  icache_1/lce/lce_cmd/data_r[476] (net)        2       5.1033              0.0000     0.5651 f
  icache_1/lce/lce_cmd/U769/IN2 (AO22X1)                          0.0360    0.0000 &   0.5651 f
  icache_1/lce/lce_cmd/U769/Q (AO22X1)                            0.0353    0.0805     0.6456 f
  icache_1/lce/lce_cmd/n140 (net)               1       3.2689              0.0000     0.6456 f
  icache_1/lce/lce_cmd/data_r_reg_476_/D (DFFX1)                  0.0353   -0.0005 &   0.6451 f
  data arrival time                                                                    0.6451

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4383     0.4383
  clock reconvergence pessimism                                            -0.0782     0.3601
  icache_1/lce/lce_cmd/data_r_reg_476_/CLK (DFFX1)                          0.0000     0.3601 r
  library hold time                                                         0.0176     0.3777
  data required time                                                                   0.3777
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3777
  data arrival time                                                                   -0.6451
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2674


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_370_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_370_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3802     0.3802
  icache_1/lce/lce_cmd/data_r_reg_370_/CLK (DFFX1)                0.2494    0.0000     0.3802 r
  icache_1/lce/lce_cmd/data_r_reg_370_/Q (DFFX1)                  0.0350    0.2114     0.5916 f
  icache_1/lce/lce_cmd/data_r[370] (net)        2       4.7539              0.0000     0.5916 f
  icache_1/lce/lce_cmd/U640/IN2 (AO22X1)                          0.0350    0.0000 &   0.5916 f
  icache_1/lce/lce_cmd/U640/Q (AO22X1)                            0.0378    0.0825     0.6741 f
  icache_1/lce/lce_cmd/n354 (net)               1       4.2128              0.0000     0.6741 f
  icache_1/lce/lce_cmd/data_r_reg_370_/D (DFFX1)                  0.0378   -0.0027 &   0.6714 f
  data arrival time                                                                    0.6714

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4609     0.4609
  clock reconvergence pessimism                                            -0.0782     0.3828
  icache_1/lce/lce_cmd/data_r_reg_370_/CLK (DFFX1)                          0.0000     0.3828 r
  library hold time                                                         0.0212     0.4040
  data required time                                                                   0.4040
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4040
  data arrival time                                                                   -0.6714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2674


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4313     0.4313
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_/CLK (DFFX1)   0.1191   0.0000   0.4313 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_/Q (DFFX1)   0.0480   0.2094   0.6407 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[946] (net)     2  10.3109   0.0000   0.6407 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U737/IN1 (MUX21X1)   0.0480  -0.0069 &   0.6338 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U737/Q (MUX21X1)   0.0533   0.0811   0.7149 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n950 (net)     1   8.7693   0.0000   0.7149 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_/D (DFFX1)   0.0533  -0.0068 &   0.7082 f
  data arrival time                                                                    0.7082

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4553     0.4553
  clock reconvergence pessimism                                            -0.0223     0.4330
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_/CLK (DFFX1)   0.0000   0.4330 r
  library hold time                                                         0.0077     0.4408
  data required time                                                                   0.4408
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4408
  data arrival time                                                                   -0.7082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2674


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3829     0.3829
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_/CLK (DFFX1)   0.1525   0.0000   0.3829 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_/Q (DFFX1)   0.0477   0.2126   0.5955 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[394] (net)     2  10.2155   0.0000   0.5955 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1350/IN1 (MUX21X1)   0.0477  -0.0028 &   0.5927 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1350/Q (MUX21X1)   0.0464   0.0759   0.6685 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n398 (net)     1   6.3034   0.0000   0.6685 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_/D (DFFX1)   0.0464  -0.0059 &   0.6626 f
  data arrival time                                                                    0.6626

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4137     0.4137
  clock reconvergence pessimism                                            -0.0307     0.3829
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_/CLK (DFFX1)   0.0000   0.3829 r
  library hold time                                                         0.0122     0.3952
  data required time                                                                   0.3952
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3952
  data arrival time                                                                   -0.6626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2675


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3812     0.3812
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_/CLK (DFFX1)   0.1522   0.0000   0.3812 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_/Q (DFFX1)   0.0418   0.2086   0.5898 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[176] (net)     2   7.5834   0.0000   0.5898 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1592/IN1 (MUX21X1)   0.0418  -0.0009 &   0.5889 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1592/Q (MUX21X1)   0.0475   0.0756   0.6645 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n180 (net)     1   6.7289   0.0000   0.6645 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_/D (DFFX1)   0.0475  -0.0038 &   0.6607 f
  data arrival time                                                                    0.6607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  clock reconvergence pessimism                                            -0.0307     0.3813
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__176_/CLK (DFFX1)   0.0000   0.3813 r
  library hold time                                                         0.0119     0.3932
  data required time                                                                   0.3932
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3932
  data arrival time                                                                   -0.6607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2675


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3817     0.3817
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_/CLK (DFFX1)   0.1524   0.0000   0.3817 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_/Q (DFFX1)   0.0454   0.2110   0.5928 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[393] (net)     2   9.1682   0.0000   0.5928 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1351/IN1 (MUX21X1)   0.0454  -0.0042 &   0.5886 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1351/Q (MUX21X1)   0.0469   0.0758   0.6644 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n397 (net)     1   6.4800   0.0000   0.6644 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_/D (DFFX1)   0.0469  -0.0030 &   0.6614 f
  data arrival time                                                                    0.6614

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  clock reconvergence pessimism                                            -0.0307     0.3818
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_/CLK (DFFX1)   0.0000   0.3818 r
  library hold time                                                         0.0121     0.3939
  data required time                                                                   0.3939
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3939
  data arrival time                                                                   -0.6614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2675


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4291     0.4291
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_/CLK (DFFX1)   0.1457   0.0000   0.4291 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_/Q (DFFX1)   0.0480   0.2123   0.6413 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[359] (net)     2  10.3299   0.0000   0.6413 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1392/IN1 (MUX21X1)   0.0480  -0.0055 &   0.6359 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1392/Q (MUX21X1)   0.0481   0.0781   0.7140 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n363 (net)     1   7.2545   0.0000   0.7140 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_/D (DFFX1)   0.0481  -0.0043 &   0.7097 f
  data arrival time                                                                    0.7097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4537     0.4537
  clock reconvergence pessimism                                            -0.0228     0.4309
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__359_/CLK (DFFX1)   0.0000   0.4309 r
  library hold time                                                         0.0113     0.4422
  data required time                                                                   0.4422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4422
  data arrival time                                                                   -0.7097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2675


  Startpoint: bp_fe_pc_gen_1/pc_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3866     0.3866
  bp_fe_pc_gen_1/pc_reg_22_/CLK (DFFX1)                           0.1639    0.0000     0.3866 r
  bp_fe_pc_gen_1/pc_reg_22_/Q (DFFX1)                             0.0961    0.2434     0.6300 f
  bp_fe_pc_gen_1/pc_gen_icache_o[22] (net)      7      31.5002              0.0000     0.6300 f
  bp_fe_pc_gen_1/pc_gen_icache_o[22] (bp_fe_pc_gen_22_22_64_9_5_22_32_10_80000124_1_0)   0.0000   0.6300 f
  pc_gen_icache[22] (net)                              31.5002              0.0000     0.6300 f
  icache_1/pc_gen_icache_vaddr_i[22] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6300 f
  icache_1/pc_gen_icache_vaddr_i[22] (net)             31.5002              0.0000     0.6300 f
  icache_1/U182/IN4 (AO22X1)                                      0.0961   -0.0107 &   0.6193 f
  icache_1/U182/Q (AO22X1)                                        0.0361    0.0820     0.7013 f
  icache_1/n301 (net)                           1       2.8661              0.0000     0.7013 f
  icache_1/eaddr_tl_r_reg_22_/D (DFFX1)                           0.0361    0.0000 &   0.7014 f
  data arrival time                                                                    0.7014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4981     0.4981
  clock reconvergence pessimism                                            -0.0831     0.4150
  icache_1/eaddr_tl_r_reg_22_/CLK (DFFX1)                                   0.0000     0.4150 r
  library hold time                                                         0.0188     0.4338
  data required time                                                                   0.4338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4338
  data arrival time                                                                   -0.7014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2675


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__209_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__209_/CLK (DFFX1)   0.1523   0.0000   0.3808 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__209_/Q (DFFX1)   0.0456   0.2112   0.5920 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[748] (net)     2   9.2639   0.0000   0.5920 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U954/IN1 (MUX21X1)   0.0456  -0.0056 &   0.5864 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U954/Q (MUX21X1)   0.0485   0.0771   0.6635 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n752 (net)     1   7.0379   0.0000   0.6635 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__209_/D (DFFX1)   0.0485  -0.0034 &   0.6601 f
  data arrival time                                                                    0.6601

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                            -0.0307     0.3808
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__209_/CLK (DFFX1)   0.0000   0.3808 r
  library hold time                                                         0.0117     0.3926
  data required time                                                                   0.3926
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3926
  data arrival time                                                                   -0.6601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2675


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_271_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_271_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4199     0.4199
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_271_/CLK (DFFX1)   0.2629   0.0000   0.4199 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_271_/Q (DFFX1)   0.0375   0.2143   0.6342 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[271] (net)     2   5.8542   0.0000   0.6342 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U775/IN1 (AO22X1)   0.0375   0.0001 &   0.6343 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U775/Q (AO22X1)   0.0424   0.0824   0.7167 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n622 (net)     1   5.3438   0.0000   0.7167 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_271_/D (DFFX1)   0.0424  -0.0043 &   0.7124 f
  data arrival time                                                                    0.7124

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4668     0.4668
  clock reconvergence pessimism                                            -0.0429     0.4239
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_271_/CLK (DFFX1)   0.0000   0.4239 r
  library hold time                                                         0.0209     0.4448
  data required time                                                                   0.4448
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4448
  data arrival time                                                                   -0.7124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2676


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4387     0.4387
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_/CLK (DFFX1)   0.1557   0.0000   0.4387 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_/Q (DFFX1)   0.0431   0.2097   0.6485 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1019] (net)     2   8.1499   0.0000   0.6485 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U656/IN1 (MUX21X1)   0.0431   0.0002 &   0.6486 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U656/Q (MUX21X1)   0.0466   0.0751   0.7238 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1023 (net)     1   6.3981   0.0000   0.7238 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_/D (DFFX1)   0.0466  -0.0032 &   0.7206 f
  data arrival time                                                                    0.7206

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4629     0.4629
  clock reconvergence pessimism                                            -0.0223     0.4406
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_/CLK (DFFX1)   0.0000   0.4406 r
  library hold time                                                         0.0124     0.4530
  data required time                                                                   0.4530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4530
  data arrival time                                                                   -0.7206
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2676


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_346_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_346_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4200     0.4200
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_346_/CLK (DFFX1)   0.2628   0.0000   0.4200 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_346_/Q (DFFX1)   0.0439   0.2191   0.6391 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[346] (net)     2   8.6209   0.0000   0.6391 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U694/IN1 (AO22X1)   0.0439  -0.0024 &   0.6367 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U694/Q (AO22X1)   0.0416   0.0828   0.7195 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n772 (net)     1   5.0547   0.0000   0.7195 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_346_/D (DFFX1)   0.0416  -0.0068 &   0.7127 f
  data arrival time                                                                    0.7127

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4669     0.4669
  clock reconvergence pessimism                                            -0.0429     0.4240
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_346_/CLK (DFFX1)   0.0000   0.4240 r
  library hold time                                                         0.0211     0.4451
  data required time                                                                   0.4451
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4451
  data arrival time                                                                   -0.7127
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2676


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__66_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4228     0.4228
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__66_/CLK (DFFX1)   0.1237   0.0000   0.4228 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__66_/Q (DFFX1)   0.0452   0.2081   0.6309 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[66] (net)     2   9.0471   0.0000   0.6309 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1717/IN1 (MUX21X1)   0.0452  -0.0020 &   0.6290 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1717/Q (MUX21X1)   0.0501   0.0783   0.7073 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n70 (net)     1   7.6018   0.0000   0.7073 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__66_/D (DFFX1)   0.0501  -0.0064 &   0.7009 f
  data arrival time                                                                    0.7009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4466     0.4466
  clock reconvergence pessimism                                            -0.0223     0.4243
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__66_/CLK (DFFX1)   0.0000   0.4243 r
  library hold time                                                         0.0090     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.7009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2676


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4137     0.4137
  bp_fe_pc_gen_1/last_pc_reg_38_/CLK (DFFX1)                      0.2108    0.0000     0.4137 r
  bp_fe_pc_gen_1/last_pc_reg_38_/Q (DFFX1)                        0.0460    0.2165     0.6302 f
  bp_fe_pc_gen_1/last_pc[38] (net)              2       9.5216              0.0000     0.6302 f
  bp_fe_pc_gen_1/U1328/IN1 (MUX21X1)                              0.0460   -0.0012 &   0.6290 f
  bp_fe_pc_gen_1/U1328/Q (MUX21X1)                                0.0475    0.0764     0.7054 f
  bp_fe_pc_gen_1/n698 (net)                     1       6.6930              0.0000     0.7054 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_38_/D (DFFX1)                 0.0475   -0.0051 &   0.7003 f
  data arrival time                                                                    0.7003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4996     0.4996
  clock reconvergence pessimism                                            -0.0831     0.4164
  bp_fe_pc_gen_1/icache_miss_pc_reg_38_/CLK (DFFX1)                         0.0000     0.4164 r
  library hold time                                                         0.0163     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.7003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2676


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3671     0.3671
  bp_fe_pc_gen_1/last_pc_reg_41_/CLK (DFFX1)                      0.1189    0.0000     0.3671 r
  bp_fe_pc_gen_1/last_pc_reg_41_/Q (DFFX1)                        0.0554    0.2144     0.5814 f
  bp_fe_pc_gen_1/last_pc[41] (net)              2      13.5923              0.0000     0.5814 f
  bp_fe_pc_gen_1/U1322/IN1 (MUX21X1)                              0.0554   -0.0121 &   0.5694 f
  bp_fe_pc_gen_1/U1322/Q (MUX21X1)                                0.0617    0.0884     0.6578 f
  bp_fe_pc_gen_1/n689 (net)                     1      11.8240              0.0000     0.6578 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_41_/D (DFFX1)                 0.0617   -0.0136 &   0.6442 f
  data arrival time                                                                    0.6442

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4540     0.4540
  clock reconvergence pessimism                                            -0.0831     0.3708
  bp_fe_pc_gen_1/icache_miss_pc_reg_41_/CLK (DFFX1)                         0.0000     0.3708 r
  library hold time                                                         0.0058     0.3766
  data required time                                                                   0.3766
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3766
  data arrival time                                                                   -0.6442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2676


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__0_/CLK (DFFX1)   0.1732   0.0000   0.3798 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__0_/Q (DFFX1)   0.0470   0.2139   0.5937 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[10] (net)     2   9.9277   0.0000   0.5937 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U240/IN2 (MUX21X1)   0.0470  -0.0025 &   0.5912 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U240/Q (MUX21X1)   0.0427   0.0740   0.6651 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n114 (net)     1   5.1734   0.0000   0.6651 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__0_/D (DFFX1)   0.0427   0.0001 &   0.6652 f
  data arrival time                                                                    0.6652

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4258     0.4258
  clock reconvergence pessimism                                            -0.0429     0.3829
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__0_/CLK (DFFX1)   0.0000   0.3829 r
  library hold time                                                         0.0146     0.3976
  data required time                                                                   0.3976
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3976
  data arrival time                                                                   -0.6652
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2677


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4157     0.4157
  bp_fe_pc_gen_1/last_pc_reg_47_/CLK (DFFX1)                      0.2109    0.0000     0.4157 r
  bp_fe_pc_gen_1/last_pc_reg_47_/Q (DFFX1)                        0.0423    0.2139     0.6296 f
  bp_fe_pc_gen_1/last_pc[47] (net)              2       7.8494              0.0000     0.6296 f
  bp_fe_pc_gen_1/U1309/IN1 (MUX21X1)                              0.0423    0.0001 &   0.6298 f
  bp_fe_pc_gen_1/U1309/Q (MUX21X1)                                0.0455    0.0741     0.7039 f
  bp_fe_pc_gen_1/n671 (net)                     1       6.0463              0.0000     0.7039 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_47_/D (DFFX1)                 0.0455   -0.0023 &   0.7016 f
  data arrival time                                                                    0.7016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5003     0.5003
  clock reconvergence pessimism                                            -0.0831     0.4171
  bp_fe_pc_gen_1/icache_miss_pc_reg_47_/CLK (DFFX1)                         0.0000     0.4171 r
  library hold time                                                         0.0167     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.7016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2677


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__69_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4304     0.4304
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__69_/CLK (DFFX1)   0.1459   0.0000   0.4304 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__69_/Q (DFFX1)   0.0494   0.2132   0.6436 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[609] (net)     2  10.9377   0.0000   0.6436 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1112/IN1 (MUX21X1)   0.0494   0.0001 &   0.6437 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1112/Q (MUX21X1)   0.0397   0.0708   0.7144 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n613 (net)     1   3.9642   0.0000   0.7144 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__69_/D (DFFX1)   0.0397  -0.0011 &   0.7134 f
  data arrival time                                                                    0.7134

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4551     0.4551
  clock reconvergence pessimism                                            -0.0228     0.4323
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__69_/CLK (DFFX1)   0.0000   0.4323 r
  library hold time                                                         0.0134     0.4456
  data required time                                                                   0.4456
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4456
  data arrival time                                                                   -0.7134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2678


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4451     0.4451
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_/CLK (DFFX1)   0.2272   0.0000   0.4451 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_/Q (DFFX1)   0.0511   0.2213   0.6664 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[57] (net)     2  11.7926   0.0000   0.6664 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U62/IN2 (MUX21X1)   0.0511  -0.0028 &   0.6636 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U62/Q (MUX21X1)   0.0366   0.0698   0.7334 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n61 (net)     1   3.0663   0.0000   0.7334 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_/D (DFFX1)   0.0366   0.0000 &   0.7334 f
  data arrival time                                                                    0.7334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4674     0.4674
  clock reconvergence pessimism                                            -0.0216     0.4457
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_/CLK (DFFX1)   0.0000   0.4457 r
  library hold time                                                         0.0199     0.4656
  data required time                                                                   0.4656
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4656
  data arrival time                                                                   -0.7334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2678


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4387     0.4387
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_/CLK (DFFX1)   0.1557   0.0000   0.4387 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_/Q (DFFX1)   0.0452   0.2112   0.6499 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1006] (net)     2   9.0954   0.0000   0.6499 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U671/IN1 (MUX21X1)   0.0452   0.0002 &   0.6501 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U671/Q (MUX21X1)   0.0459   0.0750   0.7251 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1010 (net)     1   6.1585   0.0000   0.7251 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_/D (DFFX1)   0.0459  -0.0042 &   0.7209 f
  data arrival time                                                                    0.7209

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4629     0.4629
  clock reconvergence pessimism                                            -0.0223     0.4406
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_/CLK (DFFX1)   0.0000   0.4406 r
  library hold time                                                         0.0126     0.4532
  data required time                                                                   0.4532
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4532
  data arrival time                                                                   -0.7209
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2678


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_387_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_387_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3743     0.3743
  icache_1/lce/lce_cmd/data_r_reg_387_/CLK (DFFX1)                0.1885    0.0000     0.3743 r
  icache_1/lce/lce_cmd/data_r_reg_387_/Q (DFFX1)                  0.0358    0.2069     0.5812 f
  icache_1/lce/lce_cmd/data_r[387] (net)        2       5.0433              0.0000     0.5812 f
  icache_1/lce/lce_cmd/U660/IN2 (AO22X1)                          0.0358    0.0000 &   0.5813 f
  icache_1/lce/lce_cmd/U660/Q (AO22X1)                            0.0390    0.0818     0.6631 f
  icache_1/lce/lce_cmd/n320 (net)               1       3.8534              0.0000     0.6631 f
  icache_1/lce/lce_cmd/data_r_reg_387_/D (DFFX1)                  0.0390    0.0001 &   0.6631 f
  data arrival time                                                                    0.6631

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4273     0.4273
  clock reconvergence pessimism                                            -0.0486     0.3787
  icache_1/lce/lce_cmd/data_r_reg_387_/CLK (DFFX1)                          0.0000     0.3787 r
  library hold time                                                         0.0166     0.3953
  data required time                                                                   0.3953
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3953
  data arrival time                                                                   -0.6631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2678


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__246_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4290     0.4290
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__246_/CLK (DFFX1)   0.1458   0.0000   0.4290 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__246_/Q (DFFX1)   0.0507   0.2141   0.6431 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[246] (net)     2  11.5198   0.0000   0.6431 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1517/IN1 (MUX21X1)   0.0507  -0.0080 &   0.6350 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1517/Q (MUX21X1)   0.0560   0.0845   0.7195 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n250 (net)     1  10.2424   0.0000   0.7195 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__246_/D (DFFX1)   0.0560  -0.0114 &   0.7080 f
  data arrival time                                                                    0.7080

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4536     0.4536
  clock reconvergence pessimism                                            -0.0228     0.4308
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__246_/CLK (DFFX1)   0.0000   0.4308 r
  library hold time                                                         0.0094     0.4402
  data required time                                                                   0.4402
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4402
  data arrival time                                                                   -0.7080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2679


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4146     0.4146
  bp_fe_pc_gen_1/last_pc_reg_42_/CLK (DFFX1)                      0.2109    0.0000     0.4146 r
  bp_fe_pc_gen_1/last_pc_reg_42_/Q (DFFX1)                        0.0422    0.2139     0.6284 f
  bp_fe_pc_gen_1/last_pc[42] (net)              2       7.8324              0.0000     0.6284 f
  bp_fe_pc_gen_1/U1319/IN2 (MUX21X1)                              0.0422    0.0001 &   0.6286 f
  bp_fe_pc_gen_1/U1319/Q (MUX21X1)                                0.0454    0.0740     0.7026 f
  bp_fe_pc_gen_1/n687 (net)                     1       5.6128              0.0000     0.7026 f
  bp_fe_pc_gen_1/last_pc_reg_42_/D (DFFX1)                        0.0454   -0.0011 &   0.7015 f
  data arrival time                                                                    0.7015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5000     0.5000
  clock reconvergence pessimism                                            -0.0831     0.4169
  bp_fe_pc_gen_1/last_pc_reg_42_/CLK (DFFX1)                                0.0000     0.4169 r
  library hold time                                                         0.0168     0.4336
  data required time                                                                   0.4336
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4336
  data arrival time                                                                   -0.7015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2679


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_298_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_298_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_298_/CLK (DFFX1)   0.1731   0.0000   0.3775 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_298_/Q (DFFX1)   0.0380   0.2073   0.5848 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[298] (net)     2   5.9466   0.0000   0.5848 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U746/IN1 (AO22X1)   0.0380   0.0001 &   0.5849 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U746/Q (AO22X1)   0.0393   0.0800   0.6649 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n676 (net)     1   4.2904   0.0000   0.6649 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_298_/D (DFFX1)   0.0393  -0.0009 &   0.6639 f
  data arrival time                                                                    0.6639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4235     0.4235
  clock reconvergence pessimism                                            -0.0429     0.3806
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_298_/CLK (DFFX1)   0.0000   0.3806 r
  library hold time                                                         0.0154     0.3961
  data required time                                                                   0.3961
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3961
  data arrival time                                                                   -0.6639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2679


  Startpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4152     0.4152
  bp_fe_pc_gen_1/icache_miss_pc_reg_46_/CLK (DFFX1)               0.2109    0.0000     0.4152 r
  bp_fe_pc_gen_1/icache_miss_pc_reg_46_/Q (DFFX1)                 0.0443    0.2153     0.6305 f
  bp_fe_pc_gen_1/icache_miss_pc[46] (net)       2       8.7635              0.0000     0.6305 f
  bp_fe_pc_gen_1/U1311/IN2 (MUX21X1)                              0.0443    0.0002 &   0.6307 f
  bp_fe_pc_gen_1/U1311/Q (MUX21X1)                                0.0448    0.0749     0.7056 f
  bp_fe_pc_gen_1/n674 (net)                     1       5.8230              0.0000     0.7056 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_46_/D (DFFX1)                 0.0448   -0.0033 &   0.7023 f
  data arrival time                                                                    0.7023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5006     0.5006
  clock reconvergence pessimism                                            -0.0831     0.4175
  bp_fe_pc_gen_1/icache_miss_pc_reg_46_/CLK (DFFX1)                         0.0000     0.4175 r
  library hold time                                                         0.0169     0.4344
  data required time                                                                   0.4344
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4344
  data arrival time                                                                   -0.7023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2679


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4295     0.4295
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_/CLK (DFFX1)   0.1459   0.0000   0.4295 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_/Q (DFFX1)   0.0465   0.2112   0.6407 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[234] (net)     2   9.6586   0.0000   0.6407 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1530/IN1 (MUX21X1)   0.0465  -0.0040 &   0.6367 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1530/Q (MUX21X1)   0.0505   0.0789   0.7156 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n238 (net)     1   7.7408   0.0000   0.7156 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_/D (DFFX1)   0.0505  -0.0055 &   0.7100 f
  data arrival time                                                                    0.7100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4541     0.4541
  clock reconvergence pessimism                                            -0.0228     0.4313
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_/CLK (DFFX1)   0.0000   0.4313 r
  library hold time                                                         0.0108     0.4421
  data required time                                                                   0.4421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4421
  data arrival time                                                                   -0.7100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2680


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_287_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_287_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4209     0.4209
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_287_/CLK (DFFX1)   0.2632   0.0000   0.4209 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_287_/Q (DFFX1)   0.0418   0.2177   0.6386 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[287] (net)     2   7.7017   0.0000   0.6386 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U758/IN1 (AO22X1)   0.0418  -0.0033 &   0.6353 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U758/Q (AO22X1)   0.0446   0.0847   0.7200 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n654 (net)     1   6.0780   0.0000   0.7200 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_287_/D (DFFX1)   0.0446  -0.0067 &   0.7133 f
  data arrival time                                                                    0.7133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4677     0.4677
  clock reconvergence pessimism                                            -0.0429     0.4249
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_287_/CLK (DFFX1)   0.0000   0.4249 r
  library hold time                                                         0.0204     0.4453
  data required time                                                                   0.4453
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4453
  data arrival time                                                                   -0.7133
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2680


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_8__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_8__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  icache_1/metadata_mem/notmacro_synth/mem_reg_8__0_/CLK (DFFX1)   0.1409   0.0000     0.3999 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_8__0_/Q (DFFX1)    0.0478    0.2117     0.6116 f
  icache_1/metadata_mem/notmacro_synth/mem[8] (net)     2  10.2328          0.0000     0.6116 f
  icache_1/metadata_mem/notmacro_synth/U27/IN1 (MUX21X1)          0.0478   -0.0027 &   0.6088 f
  icache_1/metadata_mem/notmacro_synth/U27/Q (MUX21X1)            0.0413    0.0745     0.6833 f
  icache_1/metadata_mem/notmacro_synth/n67 (net)     1   5.7078             0.0000     0.6833 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_8__0_/D (DFFX1)    0.0413   -0.0006 &   0.6827 f
  data arrival time                                                                    0.6827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  clock reconvergence pessimism                                            -0.0321     0.4021
  icache_1/metadata_mem/notmacro_synth/mem_reg_8__0_/CLK (DFFX1)            0.0000     0.4021 r
  library hold time                                                         0.0126     0.4147
  data required time                                                                   0.4147
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4147
  data arrival time                                                                   -0.6827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2680


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_/CLK (DFFX1)   0.2135   0.0000   0.4176 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_/Q (DFFX1)   0.0401   0.2125   0.6301 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[709] (net)     2   6.9232   0.0000   0.6301 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U997/IN1 (MUX21X1)   0.0401   0.0001 &   0.6302 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U997/Q (MUX21X1)   0.0455   0.0737   0.7039 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n713 (net)     1   6.0549   0.0000   0.7039 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_/D (DFFX1)   0.0455  -0.0012 &   0.7027 f
  data arrival time                                                                    0.7027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4557     0.4557
  clock reconvergence pessimism                                            -0.0379     0.4177
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__170_/CLK (DFFX1)   0.0000   0.4177 r
  library hold time                                                         0.0169     0.4347
  data required time                                                                   0.4347
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4347
  data arrival time                                                                   -0.7027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2680


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_/CLK (DFFX1)   0.2136   0.0000   0.4189 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_/Q (DFFX1)   0.0476   0.2178   0.6367 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[190] (net)     2  10.2263   0.0000   0.6367 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1576/IN1 (MUX21X1)   0.0476  -0.0035 &   0.6331 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1576/Q (MUX21X1)   0.0513   0.0796   0.7128 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n194 (net)     1   8.0300   0.0000   0.7128 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_/D (DFFX1)   0.0513  -0.0100 &   0.7028 f
  data arrival time                                                                    0.7028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4570     0.4570
  clock reconvergence pessimism                                            -0.0379     0.4191
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__190_/CLK (DFFX1)   0.0000   0.4191 r
  library hold time                                                         0.0156     0.4347
  data required time                                                                   0.4347
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4347
  data arrival time                                                                   -0.7028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2681


  Startpoint: icache_1/lce/lce_req/tag_set_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/tag_set_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3928     0.3928
  icache_1/lce/lce_req/tag_set_r_reg/CLK (DFFX1)                  0.0412    0.0000     0.3928 r
  icache_1/lce/lce_req/tag_set_r_reg/Q (DFFX1)                    0.0437    0.1731     0.5659 r
  icache_1/lce/lce_req/tag_set_r (net)          2       6.4659              0.0000     0.5659 r
  icache_1/lce/lce_req/U86/IN3 (AO22X1)                           0.0437    0.0001 &   0.5660 r
  icache_1/lce/lce_req/U86/Q (AO22X1)                             0.0392    0.0682     0.6342 r
  icache_1/lce/lce_req/n27 (net)                1       4.5979              0.0000     0.6342 r
  icache_1/lce/lce_req/tag_set_r_reg/D (DFFX1)                    0.0392   -0.0007 &   0.6335 r
  data arrival time                                                                    0.6335

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4391     0.4391
  clock reconvergence pessimism                                            -0.0429     0.3962
  icache_1/lce/lce_req/tag_set_r_reg/CLK (DFFX1)                            0.0000     0.3962 r
  library hold time                                                        -0.0308     0.3654
  data required time                                                                   0.3654
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3654
  data arrival time                                                                   -0.6335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2681


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4201     0.4201
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_/CLK (DFFX1)   0.1237   0.0000   0.4201 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_/Q (DFFX1)   0.0454   0.2083   0.6284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[940] (net)     2   9.1606   0.0000   0.6284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U743/IN1 (MUX21X1)   0.0454  -0.0037 &   0.6248 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U743/Q (MUX21X1)   0.0517   0.0795   0.7043 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n944 (net)     1   8.2109   0.0000   0.7043 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_/D (DFFX1)   0.0517  -0.0060 &   0.6983 f
  data arrival time                                                                    0.6983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4439     0.4439
  clock reconvergence pessimism                                            -0.0223     0.4216
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_/CLK (DFFX1)   0.0000   0.4216 r
  library hold time                                                         0.0086     0.4302
  data required time                                                                   0.4302
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4302
  data arrival time                                                                   -0.6983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2681


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4282     0.4282
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_/CLK (DFFX1)   0.2410   0.0000   0.4282 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_/Q (DFFX1)   0.0420   0.2163   0.6445 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[793] (net)     2   7.7673   0.0000   0.6445 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U903/IN1 (MUX21X1)   0.0420   0.0002 &   0.6446 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U903/Q (MUX21X1)   0.0461   0.0745   0.7192 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n797 (net)     1   6.2489   0.0000   0.7192 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_/D (DFFX1)   0.0461  -0.0040 &   0.7152 f
  data arrival time                                                                    0.7152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4610     0.4610
  clock reconvergence pessimism                                            -0.0327     0.4283
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__254_/CLK (DFFX1)   0.0000   0.4283 r
  library hold time                                                         0.0188     0.4471
  data required time                                                                   0.4471
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4471
  data arrival time                                                                   -0.7152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2681


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4360     0.4360
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__169_/CLK (DFFX1)   0.1554   0.0000   0.4360 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__169_/Q (DFFX1)   0.0467   0.2122   0.6482 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[169] (net)     2   9.7707   0.0000   0.6482 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1602/IN1 (MUX21X1)   0.0467  -0.0008 &   0.6474 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1602/Q (MUX21X1)   0.0503   0.0788   0.7261 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n173 (net)     1   7.6592   0.0000   0.7261 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__169_/D (DFFX1)   0.0503  -0.0086 &   0.7175 f
  data arrival time                                                                    0.7175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4601     0.4601
  clock reconvergence pessimism                                            -0.0223     0.4378
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__169_/CLK (DFFX1)   0.0000   0.4378 r
  library hold time                                                         0.0115     0.4493
  data required time                                                                   0.4493
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4493
  data arrival time                                                                   -0.7175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2682


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_113_/CLK (DFFX1)   0.1735   0.0000   0.3801 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_113_/Q (DFFX1)   0.0447   0.2124   0.5924 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[113] (net)     2   8.8967   0.0000   0.5924 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U948/IN1 (AO22X1)   0.0447  -0.0063 &   0.5861 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U948/Q (AO22X1)   0.0490   0.0886   0.6748 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n306 (net)     1   7.5924   0.0000   0.6748 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_113_/D (DFFX1)   0.0490  -0.0102 &   0.6646 f
  data arrival time                                                                    0.6646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4261     0.4261
  clock reconvergence pessimism                                            -0.0429     0.3832
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_113_/CLK (DFFX1)   0.0000   0.3832 r
  library hold time                                                         0.0132     0.3964
  data required time                                                                   0.3964
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3964
  data arrival time                                                                   -0.6646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2682


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/CLK (DFFX1)   0.1523   0.0000   0.3807 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/Q (DFFX1)   0.0443   0.2103   0.5910 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[8] (net)     2   8.6951   0.0000   0.5910 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1778/IN1 (MUX21X1)   0.0443  -0.0051 &   0.5859 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1778/Q (MUX21X1)   0.0500   0.0781   0.6641 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n12 (net)     1   7.5992   0.0000   0.6641 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/D (DFFX1)   0.0500  -0.0038 &   0.6603 f
  data arrival time                                                                    0.6603

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                            -0.0307     0.3807
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/CLK (DFFX1)   0.0000   0.3807 r
  library hold time                                                         0.0113     0.3921
  data required time                                                                   0.3921
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3921
  data arrival time                                                                   -0.6603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2682


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__212_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__212_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4213     0.4213
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__212_/CLK (DFFX1)   0.1237   0.0000   0.4213 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__212_/Q (DFFX1)   0.0488   0.2106   0.6320 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[752] (net)     2  10.6755   0.0000   0.6320 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U953/IN1 (MUX21X1)   0.0488  -0.0025 &   0.6295 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U953/Q (MUX21X1)   0.0469   0.0765   0.7059 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n756 (net)     1   6.4692   0.0000   0.7059 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__212_/D (DFFX1)   0.0469  -0.0051 &   0.7008 f
  data arrival time                                                                    0.7008

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4451     0.4451
  clock reconvergence pessimism                                            -0.0223     0.4229
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__212_/CLK (DFFX1)   0.0000   0.4229 r
  library hold time                                                         0.0098     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.7008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2682


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_314_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_314_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3580     0.3580
  icache_1/lce/lce_cmd/data_r_reg_314_/CLK (DFFX1)                0.1529    0.0000     0.3580 r
  icache_1/lce/lce_cmd/data_r_reg_314_/Q (DFFX1)                  0.0445    0.2104     0.5684 f
  icache_1/lce/lce_cmd/data_r[314] (net)        2       8.7602              0.0000     0.5684 f
  icache_1/lce/lce_cmd/U572/IN2 (AO22X1)                          0.0445   -0.0063 &   0.5621 f
  icache_1/lce/lce_cmd/U572/Q (AO22X1)                            0.0364    0.0827     0.6448 f
  icache_1/lce/lce_cmd/n466 (net)               1       3.5784              0.0000     0.6448 f
  icache_1/lce/lce_cmd/data_r_reg_314_/D (DFFX1)                  0.0364    0.0000 &   0.6449 f
  data arrival time                                                                    0.6449

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                            -0.0486     0.3620
  icache_1/lce/lce_cmd/data_r_reg_314_/CLK (DFFX1)                          0.0000     0.3620 r
  library hold time                                                         0.0146     0.3766
  data required time                                                                   0.3766
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3766
  data arrival time                                                                   -0.6449
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2682


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_12__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_12__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_12__0_/CLK (DFFX1)   0.1733   0.0000   0.3792 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_12__0_/Q (DFFX1)   0.0533   0.2182   0.5974 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[24] (net)     2  12.7104   0.0000   0.5974 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U233/IN2 (MUX21X1)   0.0533  -0.0048 &   0.5926 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U233/Q (MUX21X1)   0.0454   0.0792   0.6718 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n128 (net)     1   6.8283   0.0000   0.6718 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_12__0_/D (DFFX1)   0.0454  -0.0072 &   0.6646 f
  data arrival time                                                                    0.6646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4252     0.4252
  clock reconvergence pessimism                                            -0.0429     0.3824
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_12__0_/CLK (DFFX1)   0.0000   0.3824 r
  library hold time                                                         0.0140     0.3964
  data required time                                                                   0.3964
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3964
  data arrival time                                                                   -0.6646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2682


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4247     0.4247
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_/CLK (DFFX1)   0.2272   0.0000   0.4247 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_/Q (DFFX1)   0.0716   0.2343   0.6590 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[24] (net)     2  20.8242   0.0000   0.6590 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U95/IN1 (MUX21X1)   0.0716  -0.0193 &   0.6397 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U95/Q (MUX21X1)   0.0390   0.0738   0.7135 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n28 (net)     1   3.4581   0.0000   0.7135 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_/D (DFFX1)   0.0390  -0.0009 &   0.7126 f
  data arrival time                                                                    0.7126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4466     0.4466
  clock reconvergence pessimism                                            -0.0216     0.4250
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_/CLK (DFFX1)   0.0000   0.4250 r
  library hold time                                                         0.0194     0.4443
  data required time                                                                   0.4443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4443
  data arrival time                                                                   -0.7126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2683


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__63_/CLK (DFFX1)   0.1237   0.0000   0.4181 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__63_/Q (DFFX1)   0.0440   0.2073   0.6254 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[603] (net)     2   8.5138   0.0000   0.6254 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1118/IN1 (MUX21X1)   0.0440  -0.0011 &   0.6243 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1118/Q (MUX21X1)   0.0469   0.0756   0.6999 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n607 (net)     1   6.5122   0.0000   0.6999 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__63_/D (DFFX1)   0.0469  -0.0023 &   0.6976 f
  data arrival time                                                                    0.6976

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4418     0.4418
  clock reconvergence pessimism                                            -0.0223     0.4195
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__63_/CLK (DFFX1)   0.0000   0.4195 r
  library hold time                                                         0.0098     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.6976
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2683


  Startpoint: icache_1/vaddr_tl_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3933     0.3933
  icache_1/vaddr_tl_r_reg_1_/CLK (DFFX1)                          0.1646    0.0000     0.3933 r
  icache_1/vaddr_tl_r_reg_1_/Q (DFFX1)                            0.0756    0.2316     0.6249 f
  icache_1/vaddr_tl_r[1] (net)                  2      22.6187              0.0000     0.6249 f
  icache_1/U299/IN2 (AO22X1)                                      0.0756   -0.0106 &   0.6143 f
  icache_1/U299/Q (AO22X1)                                        0.0362    0.0865     0.7008 f
  icache_1/n112 (net)                           1       2.9262              0.0000     0.7008 f
  icache_1/addr_tv_r_reg_1_/D (DFFX1)                             0.0362    0.0000 &   0.7008 f
  data arrival time                                                                    0.7008

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4147     0.4147
  clock reconvergence pessimism                                             0.0000     0.4147
  icache_1/addr_tv_r_reg_1_/CLK (DFFX1)                                     0.0000     0.4147 r
  library hold time                                                         0.0178     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.7008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2683


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_449_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_449_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3783     0.3783
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_449_/CLK (DFFX1)   0.1806   0.0000   0.3783 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_449_/Q (DFFX1)   0.0400   0.2096   0.5879 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[449] (net)     2   6.8302   0.0000   0.5879 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U573/IN1 (AO22X1)   0.0400  -0.0021 &   0.5858 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U573/Q (AO22X1)   0.0456   0.0852   0.6710 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n978 (net)     1   6.4191   0.0000   0.6710 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_449_/D (DFFX1)   0.0456  -0.0068 &   0.6642 f
  data arrival time                                                                    0.6642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4242     0.4242
  clock reconvergence pessimism                                            -0.0429     0.3814
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_449_/CLK (DFFX1)   0.0000   0.3814 r
  library hold time                                                         0.0145     0.3959
  data required time                                                                   0.3959
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3959
  data arrival time                                                                   -0.6642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2683


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_334_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_334_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4208     0.4208
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_334_/CLK (DFFX1)   0.2636   0.0000   0.4208 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_334_/Q (DFFX1)   0.0415   0.2175   0.6384 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[334] (net)     2   7.5828   0.0000   0.6384 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U707/IN1 (AO22X1)   0.0415  -0.0019 &   0.6365 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U707/Q (AO22X1)   0.0453   0.0853   0.7218 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n748 (net)     1   6.3303   0.0000   0.7218 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_334_/D (DFFX1)   0.0453  -0.0083 &   0.7135 f
  data arrival time                                                                    0.7135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4677     0.4677
  clock reconvergence pessimism                                            -0.0429     0.4248
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_334_/CLK (DFFX1)   0.0000   0.4248 r
  library hold time                                                         0.0203     0.4452
  data required time                                                                   0.4452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4452
  data arrival time                                                                   -0.7135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2683


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__161_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__161_/CLK (DFFX1)   0.1523   0.0000   0.3807 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__161_/Q (DFFX1)   0.0451   0.2108   0.5915 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[700] (net)     2   9.0313   0.0000   0.5915 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1007/IN1 (MUX21X1)   0.0451  -0.0012 &   0.5903 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1007/Q (MUX21X1)   0.0474   0.0762   0.6665 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n704 (net)     1   6.6791   0.0000   0.6665 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__161_/D (DFFX1)   0.0474  -0.0055 &   0.6610 f
  data arrival time                                                                    0.6610

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                            -0.0307     0.3807
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__161_/CLK (DFFX1)   0.0000   0.3807 r
  library hold time                                                         0.0120     0.3927
  data required time                                                                   0.3927
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3927
  data arrival time                                                                   -0.6610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2683


  Startpoint: icache_1/ld_data_tv_r_reg_7__33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/ld_data_tv_r_reg_7__33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4010     0.4010
  icache_1/ld_data_tv_r_reg_7__33_/CLK (DFFX1)                    0.2879    0.0000     0.4010 r
  icache_1/ld_data_tv_r_reg_7__33_/Q (DFFX1)                      0.0378    0.2155     0.6164 f
  icache_1/ld_data_tv_r[481] (net)              2       5.9880              0.0000     0.6164 f
  icache_1/U896/IN2 (AO22X1)                                      0.0378   -0.0005 &   0.6160 f
  icache_1/U896/Q (AO22X1)                                        0.0397    0.0827     0.6987 f
  icache_1/n760 (net)                           1       4.1029              0.0000     0.6987 f
  icache_1/ld_data_tv_r_reg_7__33_/D (DFFX1)                      0.0397   -0.0042 &   0.6945 f
  data arrival time                                                                    0.6945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4822     0.4822
  clock reconvergence pessimism                                            -0.0782     0.4040
  icache_1/ld_data_tv_r_reg_7__33_/CLK (DFFX1)                              0.0000     0.4040 r
  library hold time                                                         0.0222     0.4261
  data required time                                                                   0.4261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4261
  data arrival time                                                                   -0.6945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2683


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4433     0.4433
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__46_/CLK (DFFX1)   0.1300   0.0000   0.4433 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__46_/Q (DFFX1)   0.0473   0.2104   0.6537 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[586] (net)     2   9.9854   0.0000   0.6537 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1137/IN1 (MUX21X1)   0.0473  -0.0055 &   0.6482 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1137/Q (MUX21X1)   0.0536   0.0812   0.7294 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n590 (net)     1   8.9023   0.0000   0.7294 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__46_/D (DFFX1)   0.0536  -0.0070 &   0.7224 f
  data arrival time                                                                    0.7224

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4676     0.4676
  clock reconvergence pessimism                                            -0.0223     0.4453
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__46_/CLK (DFFX1)   0.0000   0.4453 r
  library hold time                                                         0.0088     0.4541
  data required time                                                                   0.4541
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4541
  data arrival time                                                                   -0.7224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2683


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__379_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__379_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__379_/CLK (DFFX1)   0.1237   0.0000   0.4181 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__379_/Q (DFFX1)   0.0513   0.2123   0.6304 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[919] (net)     2  11.7586   0.0000   0.6304 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U767/IN1 (MUX21X1)   0.0513  -0.0054 &   0.6250 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U767/Q (MUX21X1)   0.0492   0.0788   0.7038 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n923 (net)     1   7.2337   0.0000   0.7038 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__379_/D (DFFX1)   0.0492  -0.0066 &   0.6972 f
  data arrival time                                                                    0.6972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4419     0.4419
  clock reconvergence pessimism                                            -0.0223     0.4196
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__379_/CLK (DFFX1)   0.0000   0.4196 r
  library hold time                                                         0.0092     0.4288
  data required time                                                                   0.4288
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4288
  data arrival time                                                                   -0.6972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2684


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_133_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_133_/CLK (DFFX1)   0.1806   0.0000   0.3784 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_133_/Q (DFFX1)   0.0385   0.2084   0.5868 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[133] (net)     2   6.2027   0.0000   0.5868 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U925/IN1 (AO22X1)   0.0385  -0.0012 &   0.5856 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U925/Q (AO22X1)   0.0445   0.0842   0.6697 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n346 (net)     1   6.0620   0.0000   0.6697 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_133_/D (DFFX1)   0.0445  -0.0052 &   0.6646 f
  data arrival time                                                                    0.6646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4243     0.4243
  clock reconvergence pessimism                                            -0.0429     0.3814
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_133_/CLK (DFFX1)   0.0000   0.3814 r
  library hold time                                                         0.0147     0.3962
  data required time                                                                   0.3962
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3962
  data arrival time                                                                   -0.6646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2684


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4142     0.4142
  bp_fe_pc_gen_1/last_pc_reg_37_/CLK (DFFX1)                      0.2109    0.0000     0.4142 r
  bp_fe_pc_gen_1/last_pc_reg_37_/Q (DFFX1)                        0.0469    0.2170     0.6313 f
  bp_fe_pc_gen_1/last_pc[37] (net)              2       9.8988              0.0000     0.6313 f
  bp_fe_pc_gen_1/U1330/IN1 (MUX21X1)                              0.0469   -0.0037 &   0.6275 f
  bp_fe_pc_gen_1/U1330/Q (MUX21X1)                                0.0482    0.0771     0.7047 f
  bp_fe_pc_gen_1/n701 (net)                     1       6.9240              0.0000     0.7047 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_37_/D (DFFX1)                 0.0482   -0.0034 &   0.7013 f
  data arrival time                                                                    0.7013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4999     0.4999
  clock reconvergence pessimism                                            -0.0831     0.4167
  bp_fe_pc_gen_1/icache_miss_pc_reg_37_/CLK (DFFX1)                         0.0000     0.4167 r
  library hold time                                                         0.0161     0.4329
  data required time                                                                   0.4329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4329
  data arrival time                                                                   -0.7013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2684


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__314_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__314_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4214     0.4214
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__314_/CLK (DFFX1)   0.1237   0.0000   0.4214 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__314_/Q (DFFX1)   0.0501   0.2115   0.6329 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[854] (net)     2  11.2475   0.0000   0.6329 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U839/IN1 (MUX21X1)   0.0501  -0.0074 &   0.6254 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U839/Q (MUX21X1)   0.0522   0.0807   0.7062 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n858 (net)     1   8.3368   0.0000   0.7062 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__314_/D (DFFX1)   0.0522  -0.0064 &   0.6998 f
  data arrival time                                                                    0.6998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4452     0.4452
  clock reconvergence pessimism                                            -0.0223     0.4229
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__314_/CLK (DFFX1)   0.0000   0.4229 r
  library hold time                                                         0.0085     0.4314
  data required time                                                                   0.4314
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4314
  data arrival time                                                                   -0.6998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2684


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_146_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3583     0.3583
  icache_1/lce/lce_cmd/data_r_reg_146_/CLK (DFFX1)                0.1902    0.0000     0.3583 r
  icache_1/lce/lce_cmd/data_r_reg_146_/Q (DFFX1)                  0.0396    0.2101     0.5684 f
  icache_1/lce/lce_cmd/data_r[146] (net)        2       6.6890              0.0000     0.5684 f
  icache_1/lce/lce_cmd/U370/IN2 (AO22X1)                          0.0396   -0.0007 &   0.5677 f
  icache_1/lce/lce_cmd/U370/Q (AO22X1)                            0.0338    0.0795     0.6472 f
  icache_1/lce/lce_cmd/n806 (net)               1       2.5546              0.0000     0.6472 f
  icache_1/lce/lce_cmd/data_r_reg_146_/D (DFFX1)                  0.0338   -0.0004 &   0.6468 f
  data arrival time                                                                    0.6468

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4386     0.4386
  clock reconvergence pessimism                                            -0.0782     0.3604
  icache_1/lce/lce_cmd/data_r_reg_146_/CLK (DFFX1)                          0.0000     0.3604 r
  library hold time                                                         0.0179     0.3784
  data required time                                                                   0.3784
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3784
  data arrival time                                                                   -0.6468
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2684


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4248     0.4248
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_/CLK (DFFX1)   0.2272   0.0000   0.4248 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_/Q (DFFX1)   0.0742   0.2359   0.6607 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[11] (net)     2  21.9955   0.0000   0.6607 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U109/IN1 (MUX21X1)   0.0742  -0.0202 &   0.6405 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U109/Q (MUX21X1)   0.0372   0.0727   0.7132 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n15 (net)     1   2.7932   0.0000   0.7132 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_/D (DFFX1)   0.0372   0.0000 &   0.7133 f
  data arrival time                                                                    0.7133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4467     0.4467
  clock reconvergence pessimism                                            -0.0216     0.4251
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_/CLK (DFFX1)   0.0000   0.4251 r
  library hold time                                                         0.0198     0.4448
  data required time                                                                   0.4448
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4448
  data arrival time                                                                   -0.7133
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2684


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__474_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__474_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3821     0.3821
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__474_/CLK (DFFX1)   0.1524   0.0000   0.3821 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__474_/Q (DFFX1)   0.0496   0.2139   0.5961 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[474] (net)     2  11.0540   0.0000   0.5961 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1260/IN1 (MUX21X1)   0.0496  -0.0059 &   0.5902 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1260/Q (MUX21X1)   0.0500   0.0791   0.6693 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n478 (net)     1   7.5268   0.0000   0.6693 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__474_/D (DFFX1)   0.0500  -0.0073 &   0.6620 f
  data arrival time                                                                    0.6620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4129     0.4129
  clock reconvergence pessimism                                            -0.0307     0.3822
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__474_/CLK (DFFX1)   0.0000   0.3822 r
  library hold time                                                         0.0114     0.3936
  data required time                                                                   0.3936
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3936
  data arrival time                                                                   -0.6620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2685


  Startpoint: icache_1/eaddr_tl_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3290     0.3290
  icache_1/eaddr_tl_r_reg_0_/CLK (DFFX1)                          0.1969    0.0000     0.3290 r
  icache_1/eaddr_tl_r_reg_0_/Q (DFFX1)                            0.0603    0.2026     0.5316 r
  icache_1/eaddr_tl_r[0] (net)                  2      12.7957              0.0000     0.5316 r
  icache_1/U128/IN2 (AO22X1)                                      0.0603   -0.0027 &   0.5290 r
  icache_1/U128/Q (AO22X1)                                        0.0361    0.0845     0.6134 r
  icache_1/n166 (net)                           1       3.2732              0.0000     0.6134 r
  icache_1/eaddr_tv_r_reg_0_/D (DFFX1)                            0.0361    0.0000 &   0.6135 r
  data arrival time                                                                    0.6135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4153     0.4153
  clock reconvergence pessimism                                            -0.0438     0.3715
  icache_1/eaddr_tv_r_reg_0_/CLK (DFFX1)                                    0.0000     0.3715 r
  library hold time                                                        -0.0265     0.3450
  data required time                                                                   0.3450
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3450
  data arrival time                                                                   -0.6135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2685


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4360     0.4360
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__169_/CLK (DFFX1)   0.1554   0.0000   0.4360 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__169_/Q (DFFX1)   0.0464   0.2120   0.6480 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[709] (net)     2   9.6205   0.0000   0.6480 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1000/IN1 (MUX21X1)   0.0464   0.0003 &   0.6482 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1000/Q (MUX21X1)   0.0486   0.0774   0.7257 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n713 (net)     1   7.0849   0.0000   0.7257 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__169_/D (DFFX1)   0.0486  -0.0075 &   0.7182 f
  data arrival time                                                                    0.7182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4601     0.4601
  clock reconvergence pessimism                                            -0.0223     0.4378
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__169_/CLK (DFFX1)   0.0000   0.4378 r
  library hold time                                                         0.0119     0.4497
  data required time                                                                   0.4497
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4497
  data arrival time                                                                   -0.7182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2685


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_15_/CLK (DFFX1)   0.2629   0.0000   0.4217 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_15_/Q (DFFX1)   0.0421   0.2179   0.6396 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[15] (net)     2   7.8542   0.0000   0.6396 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1057/IN1 (AO22X1)   0.0421  -0.0048 &   0.6348 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1057/Q (AO22X1)   0.0434   0.0839   0.7186 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n110 (net)     1   5.6679   0.0000   0.7186 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_15_/D (DFFX1)   0.0434  -0.0038 &   0.7149 f
  data arrival time                                                                    0.7149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4686     0.4686
  clock reconvergence pessimism                                            -0.0429     0.4257
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_15_/CLK (DFFX1)   0.0000   0.4257 r
  library hold time                                                         0.0207     0.4464
  data required time                                                                   0.4464
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4464
  data arrival time                                                                   -0.7149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2685


  Startpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_1__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/mem_reg_1__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  icache_1/metadata_mem/notmacro_synth/mem_reg_1__0_/CLK (DFFX1)   0.1409   0.0000     0.3999 r
  icache_1/metadata_mem/notmacro_synth/mem_reg_1__0_/Q (DFFX1)    0.0491    0.2126     0.6125 f
  icache_1/metadata_mem/notmacro_synth/mem[1] (net)     2  10.8226          0.0000     0.6125 f
  icache_1/metadata_mem/notmacro_synth/U45/IN1 (MUX21X1)          0.0491   -0.0029 &   0.6095 f
  icache_1/metadata_mem/notmacro_synth/U45/Q (MUX21X1)            0.0424    0.0763     0.6858 f
  icache_1/metadata_mem/notmacro_synth/n60 (net)     1   6.3589             0.0000     0.6858 f
  icache_1/metadata_mem/notmacro_synth/mem_reg_1__0_/D (DFFX1)    0.0424   -0.0029 &   0.6829 f
  data arrival time                                                                    0.6829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  clock reconvergence pessimism                                            -0.0321     0.4021
  icache_1/metadata_mem/notmacro_synth/mem_reg_1__0_/CLK (DFFX1)            0.0000     0.4021 r
  library hold time                                                         0.0123     0.4144
  data required time                                                                   0.4144
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4144
  data arrival time                                                                   -0.6829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2685


  Startpoint: icache_1/tag_tv_r_reg_1__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3906     0.3906
  icache_1/tag_tv_r_reg_1__2_/CLK (DFFX1)                         0.1975    0.0000     0.3906 r
  icache_1/tag_tv_r_reg_1__2_/QN (DFFX1)                          0.0783    0.1801     0.5707 r
  icache_1/n69 (net)                            2      13.9650              0.0000     0.5707 r
  icache_1/dp_ipo90/INP (INVX0)                                   0.0783   -0.0017 &   0.5690 r
  icache_1/dp_ipo90/ZN (INVX0)                                    0.0380    0.0266     0.5955 f
  icache_1/n70 (net)                            1       2.1682              0.0000     0.5955 f
  icache_1/U313/IN2 (AO22X1)                                      0.0380    0.0000 &   0.5956 f
  icache_1/U313/Q (AO22X1)                                        0.0399    0.0854     0.6810 f
  icache_1/n2083 (net)                          1       5.2687              0.0000     0.6810 f
  icache_1/tag_tv_r_reg_1__2_/D (DFFX1)                           0.0399   -0.0015 &   0.6795 f
  data arrival time                                                                    0.6795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4368     0.4368
  clock reconvergence pessimism                                            -0.0429     0.3940
  icache_1/tag_tv_r_reg_1__2_/CLK (DFFX1)                                   0.0000     0.3940 r
  library hold time                                                         0.0170     0.4110
  data required time                                                                   0.4110
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4110
  data arrival time                                                                   -0.6795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2685


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_207_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4199     0.4199
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_207_/CLK (DFFX1)   0.2629   0.0000   0.4199 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_207_/Q (DFFX1)   0.0390   0.2155   0.6354 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[207] (net)     2   6.4779   0.0000   0.6354 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U846/IN1 (AO22X1)   0.0390   0.0001 &   0.6355 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U846/Q (AO22X1)   0.0444   0.0841   0.7196 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n494 (net)     1   6.0145   0.0000   0.7196 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_207_/D (DFFX1)   0.0444  -0.0067 &   0.7129 f
  data arrival time                                                                    0.7129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4668     0.4668
  clock reconvergence pessimism                                            -0.0429     0.4239
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_207_/CLK (DFFX1)   0.0000   0.4239 r
  library hold time                                                         0.0205     0.4444
  data required time                                                                   0.4444
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4444
  data arrival time                                                                   -0.7129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2685


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4303     0.4303
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_/CLK (DFFX1)   0.1191   0.0000   0.4303 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_/Q (DFFX1)   0.0484   0.2096   0.6399 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[394] (net)     2  10.4651   0.0000   0.6399 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1353/IN1 (MUX21X1)   0.0484  -0.0040 &   0.6359 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1353/Q (MUX21X1)   0.0473   0.0767   0.7126 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n398 (net)     1   6.6103   0.0000   0.7126 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_/D (DFFX1)   0.0473  -0.0030 &   0.7096 f
  data arrival time                                                                    0.7096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4543     0.4543
  clock reconvergence pessimism                                            -0.0223     0.4320
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_/CLK (DFFX1)   0.0000   0.4320 r
  library hold time                                                         0.0091     0.4411
  data required time                                                                   0.4411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4411
  data arrival time                                                                   -0.7096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2685


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3805     0.3805
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_/CLK (DFFX1)   0.1523   0.0000   0.3805 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_/Q (DFFX1)   0.0457   0.2112   0.5917 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[386] (net)     2   9.2948   0.0000   0.5917 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1358/IN1 (MUX21X1)   0.0457  -0.0047 &   0.5870 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1358/Q (MUX21X1)   0.0522   0.0799   0.6669 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n390 (net)     1   8.3924   0.0000   0.6669 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_/D (DFFX1)   0.0522  -0.0071 &   0.6599 f
  data arrival time                                                                    0.6599

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                            -0.0307     0.3805
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_/CLK (DFFX1)   0.0000   0.3805 r
  library hold time                                                         0.0108     0.3913
  data required time                                                                   0.3913
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3913
  data arrival time                                                                   -0.6599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2685


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__65_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4304     0.4304
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__65_/CLK (DFFX1)   0.1459   0.0000   0.4304 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__65_/Q (DFFX1)   0.0550   0.2170   0.6474 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[605] (net)     2  13.4270   0.0000   0.6474 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1116/IN1 (MUX21X1)   0.0550  -0.0014 &   0.6460 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1116/Q (MUX21X1)   0.0376   0.0701   0.7161 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n609 (net)     1   3.1900   0.0000   0.7161 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__65_/D (DFFX1)   0.0376  -0.0014 &   0.7147 f
  data arrival time                                                                    0.7147

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4551     0.4551
  clock reconvergence pessimism                                            -0.0228     0.4322
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__65_/CLK (DFFX1)   0.0000   0.4322 r
  library hold time                                                         0.0139     0.4461
  data required time                                                                   0.4461
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4461
  data arrival time                                                                   -0.7147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2686


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__211_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__211_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__211_/CLK (DFFX1)   0.1237   0.0000   0.4218 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__211_/Q (DFFX1)   0.0468   0.2092   0.6310 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[751] (net)     2   9.7631   0.0000   0.6310 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U954/IN1 (MUX21X1)   0.0468  -0.0019 &   0.6291 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U954/Q (MUX21X1)   0.0475   0.0765   0.7056 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n755 (net)     1   6.6771   0.0000   0.7056 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__211_/D (DFFX1)   0.0475  -0.0041 &   0.7015 f
  data arrival time                                                                    0.7015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4456     0.4456
  clock reconvergence pessimism                                            -0.0223     0.4233
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__211_/CLK (DFFX1)   0.0000   0.4233 r
  library hold time                                                         0.0096     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.7015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2686


  Startpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4144     0.4144
  bp_fe_pc_gen_1/icache_miss_pc_reg_37_/CLK (DFFX1)               0.2109    0.0000     0.4144 r
  bp_fe_pc_gen_1/icache_miss_pc_reg_37_/Q (DFFX1)                 0.0414    0.2133     0.6277 f
  bp_fe_pc_gen_1/icache_miss_pc[37] (net)       2       7.4729              0.0000     0.6277 f
  bp_fe_pc_gen_1/U1330/IN2 (MUX21X1)                              0.0414    0.0002 &   0.6279 f
  bp_fe_pc_gen_1/U1330/Q (MUX21X1)                                0.0482    0.0770     0.7049 f
  bp_fe_pc_gen_1/n701 (net)                     1       6.9240              0.0000     0.7049 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_37_/D (DFFX1)                 0.0482   -0.0034 &   0.7015 f
  data arrival time                                                                    0.7015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4999     0.4999
  clock reconvergence pessimism                                            -0.0831     0.4167
  bp_fe_pc_gen_1/icache_miss_pc_reg_37_/CLK (DFFX1)                         0.0000     0.4167 r
  library hold time                                                         0.0161     0.4329
  data required time                                                                   0.4329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4329
  data arrival time                                                                   -0.7015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2686


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4383     0.4383
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__23_/CLK (DFFX1)   0.1557   0.0000   0.4383 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__23_/Q (DFFX1)   0.0508   0.2150   0.6534 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[563] (net)     2  11.5964   0.0000   0.6534 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1163/IN1 (MUX21X1)   0.0508  -0.0062 &   0.6471 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1163/Q (MUX21X1)   0.0564   0.0838   0.7309 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n567 (net)     1   9.8805   0.0000   0.7309 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__23_/D (DFFX1)   0.0564  -0.0120 &   0.7189 f
  data arrival time                                                                    0.7189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4625     0.4625
  clock reconvergence pessimism                                            -0.0223     0.4402
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__23_/CLK (DFFX1)   0.0000   0.4402 r
  library hold time                                                         0.0101     0.4503
  data required time                                                                   0.4503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4503
  data arrival time                                                                   -0.7189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2686


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__145_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4274     0.4274
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__145_/CLK (DFFX1)   0.2410   0.0000   0.4274 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__145_/Q (DFFX1)   0.0456   0.2187   0.6461 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[145] (net)     2   9.3553   0.0000   0.6461 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1625/IN1 (MUX21X1)   0.0456  -0.0050 &   0.6411 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1625/Q (MUX21X1)   0.0506   0.0788   0.7199 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n149 (net)     1   7.8031   0.0000   0.7199 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__145_/D (DFFX1)   0.0506  -0.0060 &   0.7139 f
  data arrival time                                                                    0.7139

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4601     0.4601
  clock reconvergence pessimism                                            -0.0327     0.4274
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__145_/CLK (DFFX1)   0.0000   0.4274 r
  library hold time                                                         0.0178     0.4453
  data required time                                                                   0.4453
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4453
  data arrival time                                                                   -0.7139
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2686


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4216     0.4216
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/CLK (DFFX1)   0.1375   0.0000   0.4216 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/Q (DFFX1)   0.0458   0.2100   0.6316 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1034] (net)     2   9.3228   0.0000   0.6316 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U639/IN1 (MUX21X1)   0.0458  -0.0037 &   0.6279 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U639/Q (MUX21X1)   0.0522   0.0799   0.7078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1038 (net)     1   8.3638   0.0000   0.7078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/D (DFFX1)   0.0522  -0.0061 &   0.7016 f
  data arrival time                                                                    0.7016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4460     0.4460
  clock reconvergence pessimism                                            -0.0228     0.4232
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/CLK (DFFX1)   0.0000   0.4232 r
  library hold time                                                         0.0097     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.7016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2687


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4190     0.4190
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/CLK (DFFX1)   0.2136   0.0000   0.4190 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/Q (DFFX1)   0.0482   0.2181   0.6371 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[518] (net)     2  10.4674   0.0000   0.6371 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1211/IN1 (MUX21X1)   0.0482  -0.0043 &   0.6328 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1211/Q (MUX21X1)   0.0465   0.0761   0.7088 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n522 (net)     1   6.3540   0.0000   0.7088 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/D (DFFX1)   0.0465  -0.0043 &   0.7045 f
  data arrival time                                                                    0.7045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4571     0.4571
  clock reconvergence pessimism                                            -0.0379     0.4191
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/CLK (DFFX1)   0.0000   0.4191 r
  library hold time                                                         0.0167     0.4358
  data required time                                                                   0.4358
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4358
  data arrival time                                                                   -0.7045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2687


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_/CLK (DFFX1)   0.1523   0.0000   0.3808 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_/Q (DFFX1)   0.0453   0.2110   0.5918 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[223] (net)     2   9.1253   0.0000   0.5918 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1539/IN1 (MUX21X1)   0.0453  -0.0016 &   0.5902 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1539/Q (MUX21X1)   0.0474   0.0762   0.6664 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n227 (net)     1   6.6583   0.0000   0.6664 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_/D (DFFX1)   0.0474  -0.0049 &   0.6616 f
  data arrival time                                                                    0.6616

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                            -0.0307     0.3809
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_/CLK (DFFX1)   0.0000   0.3809 r
  library hold time                                                         0.0120     0.3929
  data required time                                                                   0.3929
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3929
  data arrival time                                                                   -0.6616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2687


  Startpoint: icache_1/tag_tv_r_reg_1__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  icache_1/tag_tv_r_reg_1__1_/CLK (DFFX1)                         0.1969    0.0000     0.3895 r
  icache_1/tag_tv_r_reg_1__1_/Q (DFFX1)                           0.0329    0.2052     0.5947 f
  icache_1/tag_tv_r[13] (net)                   1       3.8067              0.0000     0.5947 f
  icache_1/U316/IN2 (AO22X1)                                      0.0329    0.0000 &   0.5947 f
  icache_1/U316/Q (AO22X1)                                        0.0390    0.0839     0.6786 f
  icache_1/n2080 (net)                          1       4.9749              0.0000     0.6786 f
  icache_1/tag_tv_r_reg_1__1_/D (DFFX1)                           0.0390    0.0001 &   0.6787 f
  data arrival time                                                                    0.6787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4357     0.4357
  clock reconvergence pessimism                                            -0.0429     0.3928
  icache_1/tag_tv_r_reg_1__1_/CLK (DFFX1)                                   0.0000     0.3928 r
  library hold time                                                         0.0172     0.4100
  data required time                                                                   0.4100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4100
  data arrival time                                                                   -0.6787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2687


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_6__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_6__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3791     0.3791
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_6__0_/CLK (DFFX1)   0.1733   0.0000   0.3791 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_6__0_/Q (DFFX1)   0.0490   0.2152   0.5944 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[12] (net)     2  10.7814   0.0000   0.5944 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U239/IN2 (MUX21X1)   0.0490  -0.0038 &   0.5906 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U239/Q (MUX21X1)   0.0498   0.0800   0.6706 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n116 (net)     1   7.5658   0.0000   0.6706 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_6__0_/D (DFFX1)   0.0498  -0.0066 &   0.6640 f
  data arrival time                                                                    0.6640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4252     0.4252
  clock reconvergence pessimism                                            -0.0429     0.3823
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_6__0_/CLK (DFFX1)   0.0000   0.3823 r
  library hold time                                                         0.0130     0.3953
  data required time                                                                   0.3953
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3953
  data arrival time                                                                   -0.6640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2688


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_444_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_444_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3804     0.3804
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_444_/CLK (DFFX1)   0.1735   0.0000   0.3804 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_444_/Q (DFFX1)   0.0435   0.2115   0.5919 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[444] (net)     2   8.3353   0.0000   0.5919 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U584/IN1 (AO22X1)   0.0435  -0.0055 &   0.5864 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U584/Q (AO22X1)   0.0531   0.0912   0.6776 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n968 (net)     1   9.0711   0.0000   0.6776 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_444_/D (DFFX1)   0.0531  -0.0130 &   0.6646 f
  data arrival time                                                                    0.6646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4265     0.4265
  clock reconvergence pessimism                                            -0.0429     0.3836
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_444_/CLK (DFFX1)   0.0000   0.3836 r
  library hold time                                                         0.0122     0.3958
  data required time                                                                   0.3958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3958
  data arrival time                                                                   -0.6646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2688


  Startpoint: icache_1/metadata_mem/notmacro_synth/addr_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/notmacro_synth/addr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  icache_1/metadata_mem/notmacro_synth/addr_r_reg_3_/CLK (DFFX1)   0.1409   0.0000     0.3999 r
  icache_1/metadata_mem/notmacro_synth/addr_r_reg_3_/Q (DFFX1)    0.0528    0.2151     0.6150 f
  icache_1/metadata_mem/notmacro_synth/addr_r[3] (net)     2  12.4671       0.0000     0.6150 f
  icache_1/metadata_mem/notmacro_synth/U50/IN1 (MUX21X1)          0.0528   -0.0021 &   0.6129 f
  icache_1/metadata_mem/notmacro_synth/U50/Q (MUX21X1)            0.0439    0.0755     0.6884 f
  icache_1/metadata_mem/notmacro_synth/n58 (net)     1   5.6946             0.0000     0.6884 f
  icache_1/metadata_mem/notmacro_synth/addr_r_reg_3_/D (DFFX1)    0.0439   -0.0055 &   0.6829 f
  data arrival time                                                                    0.6829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  clock reconvergence pessimism                                            -0.0321     0.4021
  icache_1/metadata_mem/notmacro_synth/addr_r_reg_3_/CLK (DFFX1)            0.0000     0.4021 r
  library hold time                                                         0.0120     0.4141
  data required time                                                                   0.4141
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4141
  data arrival time                                                                   -0.6829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2688


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__401_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__401_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4310     0.4310
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__401_/CLK (DFFX1)   0.1191   0.0000   0.4310 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__401_/Q (DFFX1)   0.0477   0.2091   0.6402 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[401] (net)     2  10.1605   0.0000   0.6402 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1344/IN1 (MUX21X1)   0.0477  -0.0029 &   0.6372 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1344/Q (MUX21X1)   0.0534   0.0811   0.7184 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n405 (net)     1   8.8187   0.0000   0.7184 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__401_/D (DFFX1)   0.0534  -0.0091 &   0.7093 f
  data arrival time                                                                    0.7093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4550     0.4550
  clock reconvergence pessimism                                            -0.0223     0.4328
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__401_/CLK (DFFX1)   0.0000   0.4328 r
  library hold time                                                         0.0077     0.4404
  data required time                                                                   0.4404
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4404
  data arrival time                                                                   -0.7093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2688


  Startpoint: icache_1/addr_tv_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/miss_addr_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3909     0.3909
  icache_1/addr_tv_r_reg_14_/CLK (DFFX1)                          0.1974    0.0000     0.3909 r
  icache_1/addr_tv_r_reg_14_/Q (DFFX1)                            0.0388    0.2101     0.6009 f
  icache_1/addr_tv_r[14] (net)                  2       6.3561              0.0000     0.6009 f
  icache_1/lce/miss_addr_i[14] (bp_fe_lce_data_width_p64_lce_data_width_p512_lce_addr_width_p22_icache_sets_p16_ways_p8_icache_tag_width_p12_num_cce_p1_num_lce_p1_block_size_in_bytes_p8_0)   0.0000   0.6009 f
  icache_1/lce/miss_addr_i[14] (net)                    6.3561              0.0000     0.6009 f
  icache_1/lce/lce_req/miss_addr_i[14] (bp_fe_lce_req_data_width_p64_lce_addr_width_p22_num_cce_p1_num_lce_p1_icache_sets_p16_ways_p8_block_size_in_bytes_p8_0)   0.0000   0.6009 f
  icache_1/lce/lce_req/miss_addr_i[14] (net)            6.3561              0.0000     0.6009 f
  icache_1/lce/lce_req/U68/IN2 (AO22X1)                           0.0388    0.0001 &   0.6011 f
  icache_1/lce/lce_req/U68/Q (AO22X1)                             0.0353    0.0803     0.6814 f
  icache_1/lce/lce_req/n61 (net)                1       2.9692              0.0000     0.6814 f
  icache_1/lce/lce_req/miss_addr_r_reg_14_/D (DFFX1)              0.0353    0.0000 &   0.6814 f
  data arrival time                                                                    0.6814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4374     0.4374
  clock reconvergence pessimism                                            -0.0429     0.3945
  icache_1/lce/lce_req/miss_addr_r_reg_14_/CLK (DFFX1)                      0.0000     0.3945 r
  library hold time                                                         0.0180     0.4126
  data required time                                                                   0.4126
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4126
  data arrival time                                                                   -0.6814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2688


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_420_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_420_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3580     0.3580
  icache_1/lce/lce_cmd/data_r_reg_420_/CLK (DFFX1)                0.1902    0.0000     0.3580 r
  icache_1/lce/lce_cmd/data_r_reg_420_/Q (DFFX1)                  0.0377    0.2085     0.5665 f
  icache_1/lce/lce_cmd/data_r[420] (net)        2       5.8404              0.0000     0.5665 f
  icache_1/lce/lce_cmd/U700/IN2 (AO22X1)                          0.0377   -0.0006 &   0.5659 f
  icache_1/lce/lce_cmd/U700/Q (AO22X1)                            0.0382    0.0824     0.6483 f
  icache_1/lce/lce_cmd/n252 (net)               1       3.9793              0.0000     0.6483 f
  icache_1/lce/lce_cmd/data_r_reg_420_/D (DFFX1)                  0.0382   -0.0025 &   0.6458 f
  data arrival time                                                                    0.6458

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4383     0.4383
  clock reconvergence pessimism                                            -0.0782     0.3601
  icache_1/lce/lce_cmd/data_r_reg_420_/CLK (DFFX1)                          0.0000     0.3601 r
  library hold time                                                         0.0169     0.3770
  data required time                                                                   0.3770
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3770
  data arrival time                                                                   -0.6458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2688


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_432_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_432_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_432_/CLK (DFFX1)   0.1734   0.0000   0.3807 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_432_/Q (DFFX1)   0.0508   0.2165   0.5972 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[432] (net)     2  11.5977   0.0000   0.5972 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U597/IN1 (AO22X1)   0.0508  -0.0103 &   0.5868 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U597/Q (AO22X1)   0.0551   0.0938   0.6807 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n944 (net)     1   9.8135   0.0000   0.6807 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_432_/D (DFFX1)   0.0551  -0.0162 &   0.6644 f
  data arrival time                                                                    0.6644

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4267     0.4267
  clock reconvergence pessimism                                            -0.0429     0.3838
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_432_/CLK (DFFX1)   0.0000   0.3838 r
  library hold time                                                         0.0117     0.3956
  data required time                                                                   0.3956
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3956
  data arrival time                                                                   -0.6644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2689


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__97_/CLK (DFFX1)   0.1474   0.0000   0.3689 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__97_/Q (DFFX1)   0.0514   0.2147   0.5836 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[636] (net)     2  11.8350   0.0000   0.5836 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1078/IN1 (MUX21X1)   0.0514  -0.0042 &   0.5793 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1078/Q (MUX21X1)   0.0442   0.0748   0.6542 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n640 (net)     1   5.5317   0.0000   0.6542 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__97_/D (DFFX1)   0.0442  -0.0040 &   0.6502 f
  data arrival time                                                                    0.6502

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3950     0.3950
  clock reconvergence pessimism                                            -0.0260     0.3690
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__97_/CLK (DFFX1)   0.0000   0.3690 r
  library hold time                                                         0.0124     0.3813
  data required time                                                                   0.3813
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3813
  data arrival time                                                                   -0.6502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2689


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4452     0.4452
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/CLK (DFFX1)   0.2272   0.0000   0.4452 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/Q (DFFX1)   0.0568   0.2251   0.6703 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[19] (net)     2  14.3050   0.0000   0.6703 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U101/IN1 (MUX21X1)   0.0568  -0.0066 &   0.6637 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U101/Q (MUX21X1)   0.0378   0.0706   0.7343 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n23 (net)     1   3.2439   0.0000   0.7343 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/D (DFFX1)   0.0378   0.0000 &   0.7344 f
  data arrival time                                                                    0.7344

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4675     0.4675
  clock reconvergence pessimism                                            -0.0216     0.4458
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/CLK (DFFX1)   0.0000   0.4458 r
  library hold time                                                         0.0196     0.4655
  data required time                                                                   0.4655
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4655
  data arrival time                                                                   -0.7344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2689


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4362     0.4362
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_/CLK (DFFX1)   0.1554   0.0000   0.4362 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_/Q (DFFX1)   0.0474   0.2127   0.6488 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[167] (net)     2  10.0615   0.0000   0.6488 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1605/IN1 (MUX21X1)   0.0474  -0.0051 &   0.6437 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1605/Q (MUX21X1)   0.0513   0.0796   0.7234 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n171 (net)     1   8.0501   0.0000   0.7234 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_/D (DFFX1)   0.0513  -0.0052 &   0.7181 f
  data arrival time                                                                    0.7181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4603     0.4603
  clock reconvergence pessimism                                            -0.0223     0.4380
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__167_/CLK (DFFX1)   0.0000   0.4380 r
  library hold time                                                         0.0113     0.4493
  data required time                                                                   0.4493
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4493
  data arrival time                                                                   -0.7181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2689


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__491_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__491_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4388     0.4388
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__491_/CLK (DFFX1)   0.1557   0.0000   0.4388 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__491_/Q (DFFX1)   0.0474   0.2127   0.6514 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1031] (net)     2  10.0541   0.0000   0.6514 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U643/IN1 (MUX21X1)   0.0474  -0.0045 &   0.6469 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U643/Q (MUX21X1)   0.0532   0.0809   0.7278 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1035 (net)     1   8.7336   0.0000   0.7278 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__491_/D (DFFX1)   0.0532  -0.0075 &   0.7204 f
  data arrival time                                                                    0.7204

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4629     0.4629
  clock reconvergence pessimism                                            -0.0223     0.4406
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__491_/CLK (DFFX1)   0.0000   0.4406 r
  library hold time                                                         0.0108     0.4515
  data required time                                                                   0.4515
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4515
  data arrival time                                                                   -0.7204
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2689


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__183_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4415     0.4415
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__183_/CLK (DFFX1)   0.1299   0.0000   0.4415 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__183_/Q (DFFX1)   0.0470   0.2102   0.6517 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[183] (net)     2   9.8387   0.0000   0.6517 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1586/IN1 (MUX21X1)   0.0470  -0.0050 &   0.6467 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1586/Q (MUX21X1)   0.0531   0.0808   0.7275 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n187 (net)     1   8.7212   0.0000   0.7275 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__183_/D (DFFX1)   0.0531  -0.0062 &   0.7212 f
  data arrival time                                                                    0.7212

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4657     0.4657
  clock reconvergence pessimism                                            -0.0223     0.4434
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__183_/CLK (DFFX1)   0.0000   0.4434 r
  library hold time                                                         0.0089     0.4524
  data required time                                                                   0.4524
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4524
  data arrival time                                                                   -0.7212
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2689


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__406_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__406_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__406_/CLK (DFFX1)   0.1523   0.0000   0.3807 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__406_/Q (DFFX1)   0.0427   0.2092   0.5899 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[406] (net)     2   7.9703   0.0000   0.5899 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1336/IN1 (MUX21X1)   0.0427  -0.0021 &   0.5877 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1336/Q (MUX21X1)   0.0468   0.0753   0.6630 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n410 (net)     1   6.4947   0.0000   0.6630 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__406_/D (DFFX1)   0.0468  -0.0013 &   0.6617 f
  data arrival time                                                                    0.6617

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                            -0.0307     0.3807
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__406_/CLK (DFFX1)   0.0000   0.3807 r
  library hold time                                                         0.0121     0.3928
  data required time                                                                   0.3928
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3928
  data arrival time                                                                   -0.6617
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2689


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3834     0.3834
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/CLK (DFFX1)   0.1524   0.0000   0.3834 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/Q (DFFX1)   0.0476   0.2126   0.5960 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[54] (net)     2  10.1624   0.0000   0.5960 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1727/IN1 (MUX21X1)   0.0476  -0.0024 &   0.5935 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1727/Q (MUX21X1)   0.0481   0.0772   0.6707 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n58 (net)     1   6.8787   0.0000   0.6707 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/D (DFFX1)   0.0481  -0.0065 &   0.6642 f
  data arrival time                                                                    0.6642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4142     0.4142
  clock reconvergence pessimism                                            -0.0307     0.3835
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/CLK (DFFX1)   0.0000   0.3835 r
  library hold time                                                         0.0118     0.3953
  data required time                                                                   0.3953
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3953
  data arrival time                                                                   -0.6642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2689


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__285_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__285_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4405     0.4405
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__285_/CLK (DFFX1)   0.1558   0.0000   0.4405 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__285_/Q (DFFX1)   0.0487   0.2135   0.6541 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[825] (net)     2  10.6214   0.0000   0.6541 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U872/IN1 (MUX21X1)   0.0487  -0.0050 &   0.6491 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U872/Q (MUX21X1)   0.0545   0.0821   0.7312 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n829 (net)     1   9.2228   0.0000   0.7312 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__285_/D (DFFX1)   0.0545  -0.0093 &   0.7219 f
  data arrival time                                                                    0.7219

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4647     0.4647
  clock reconvergence pessimism                                            -0.0223     0.4424
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__285_/CLK (DFFX1)   0.0000   0.4424 r
  library hold time                                                         0.0105     0.4530
  data required time                                                                   0.4530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4530
  data arrival time                                                                   -0.7219
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2689


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__1_/CLK (DFFX1)   0.1732   0.0000   0.3781 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__1_/Q (DFFX1)   0.0522   0.2175   0.5955 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[11] (net)     3  12.2307   0.0000   0.5955 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U168/IN2 (MUX21X1)   0.0522  -0.0051 &   0.5904 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U168/Q (MUX21X1)   0.0457   0.0777   0.6681 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n115 (net)     1   6.2866   0.0000   0.6681 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__1_/D (DFFX1)   0.0457  -0.0041 &   0.6641 f
  data arrival time                                                                    0.6641

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4241     0.4241
  clock reconvergence pessimism                                            -0.0429     0.3812
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_5__1_/CLK (DFFX1)   0.0000   0.3812 r
  library hold time                                                         0.0139     0.3951
  data required time                                                                   0.3951
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3951
  data arrival time                                                                   -0.6641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2689


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__70_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__70_/CLK (DFFX1)   0.2136   0.0000   0.4189 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__70_/Q (DFFX1)   0.0496   0.2191   0.6380 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[70] (net)     2  11.1004   0.0000   0.6380 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1710/IN1 (MUX21X1)   0.0496  -0.0042 &   0.6337 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1710/Q (MUX21X1)   0.0613   0.0870   0.7208 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n74 (net)     1  11.7228   0.0000   0.7208 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__70_/D (DFFX1)   0.0613  -0.0194 &   0.7013 f
  data arrival time                                                                    0.7013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4570     0.4570
  clock reconvergence pessimism                                            -0.0379     0.4190
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__70_/CLK (DFFX1)   0.0000   0.4190 r
  library hold time                                                         0.0134     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.7013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2689


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_283_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_283_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3886     0.3886
  icache_1/lce/lce_cmd/data_r_reg_283_/CLK (DFFX1)                0.2499    0.0000     0.3886 r
  icache_1/lce/lce_cmd/data_r_reg_283_/Q (DFFX1)                  0.0371    0.2132     0.6018 f
  icache_1/lce/lce_cmd/data_r[283] (net)        2       5.6696              0.0000     0.6018 f
  icache_1/lce/lce_cmd/U533/IN2 (AO22X1)                          0.0371   -0.0011 &   0.6007 f
  icache_1/lce/lce_cmd/U533/Q (AO22X1)                            0.0367    0.0819     0.6826 f
  icache_1/lce/lce_cmd/n530 (net)               1       3.7893              0.0000     0.6826 f
  icache_1/lce/lce_cmd/data_r_reg_283_/D (DFFX1)                  0.0367   -0.0008 &   0.6818 f
  data arrival time                                                                    0.6818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4696     0.4696
  clock reconvergence pessimism                                            -0.0782     0.3914
  icache_1/lce/lce_cmd/data_r_reg_283_/CLK (DFFX1)                          0.0000     0.3914 r
  library hold time                                                         0.0215     0.4129
  data required time                                                                   0.4129
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4129
  data arrival time                                                                   -0.6818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2689


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__356_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__356_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4277     0.4277
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__356_/CLK (DFFX1)   0.1458   0.0000   0.4277 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__356_/Q (DFFX1)   0.0506   0.2140   0.6417 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[356] (net)     2  11.4922   0.0000   0.6417 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1395/IN1 (MUX21X1)   0.0506  -0.0075 &   0.6342 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1395/Q (MUX21X1)   0.0575   0.0855   0.7197 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n360 (net)     1  10.7990   0.0000   0.7197 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__356_/D (DFFX1)   0.0575  -0.0122 &   0.7075 f
  data arrival time                                                                    0.7075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4523     0.4523
  clock reconvergence pessimism                                            -0.0228     0.4295
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__356_/CLK (DFFX1)   0.0000   0.4295 r
  library hold time                                                         0.0091     0.4385
  data required time                                                                   0.4385
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4385
  data arrival time                                                                   -0.7075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2689


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__391_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__391_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3833     0.3833
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__391_/CLK (DFFX1)   0.1524   0.0000   0.3833 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__391_/Q (DFFX1)   0.0469   0.2121   0.5954 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[930] (net)     2   9.8396   0.0000   0.5954 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U752/IN1 (MUX21X1)   0.0469  -0.0047 &   0.5907 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U752/Q (MUX21X1)   0.0517   0.0798   0.6705 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n934 (net)     1   8.2006   0.0000   0.6705 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__391_/D (DFFX1)   0.0517  -0.0072 &   0.6633 f
  data arrival time                                                                    0.6633

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4142     0.4142
  clock reconvergence pessimism                                            -0.0307     0.3834
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__391_/CLK (DFFX1)   0.0000   0.3834 r
  library hold time                                                         0.0109     0.3944
  data required time                                                                   0.3944
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3944
  data arrival time                                                                   -0.6633
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2690


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_83_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  icache_1/lce/lce_cmd/data_r_reg_83_/CLK (DFFX1)                 0.2494    0.0000     0.3816 r
  icache_1/lce/lce_cmd/data_r_reg_83_/Q (DFFX1)                   0.0367    0.2128     0.5944 f
  icache_1/lce/lce_cmd/data_r[83] (net)         2       5.5060              0.0000     0.5944 f
  icache_1/lce/lce_cmd/U294/IN2 (AO22X1)                          0.0367   -0.0005 &   0.5939 f
  icache_1/lce/lce_cmd/U294/Q (AO22X1)                            0.0383    0.0831     0.6770 f
  icache_1/lce/lce_cmd/n934 (net)               1       4.3592              0.0000     0.6770 f
  icache_1/lce/lce_cmd/data_r_reg_83_/D (DFFX1)                   0.0383   -0.0027 &   0.6743 f
  data arrival time                                                                    0.6743

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4624     0.4624
  clock reconvergence pessimism                                            -0.0782     0.3842
  icache_1/lce/lce_cmd/data_r_reg_83_/CLK (DFFX1)                           0.0000     0.3842 r
  library hold time                                                         0.0211     0.4053
  data required time                                                                   0.4053
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4053
  data arrival time                                                                   -0.6743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2690


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_26__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_26__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_26__1_/CLK (DFFX1)   0.1732   0.0000   0.3782 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_26__1_/Q (DFFX1)   0.0577   0.2212   0.5994 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[53] (net)     3  14.6791   0.0000   0.5994 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U180/IN2 (MUX21X1)   0.0577  -0.0061 &   0.5932 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U180/Q (MUX21X1)   0.0413   0.0758   0.6690 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n157 (net)     1   5.0028   0.0000   0.6690 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_26__1_/D (DFFX1)   0.0413  -0.0037 &   0.6653 f
  data arrival time                                                                    0.6653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4242     0.4242
  clock reconvergence pessimism                                            -0.0429     0.3813
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_26__1_/CLK (DFFX1)   0.0000   0.3813 r
  library hold time                                                         0.0150     0.3963
  data required time                                                                   0.3963
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3963
  data arrival time                                                                   -0.6653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2690


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_384_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_384_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3885     0.3885
  icache_1/lce/lce_cmd/data_r_reg_384_/CLK (DFFX1)                0.2499    0.0000     0.3885 r
  icache_1/lce/lce_cmd/data_r_reg_384_/Q (DFFX1)                  0.0359    0.2122     0.6007 f
  icache_1/lce/lce_cmd/data_r[384] (net)        2       5.1536              0.0000     0.6007 f
  icache_1/lce/lce_cmd/U657/IN2 (AO22X1)                          0.0359   -0.0003 &   0.6004 f
  icache_1/lce/lce_cmd/U657/Q (AO22X1)                            0.0373    0.0817     0.6821 f
  icache_1/lce/lce_cmd/n326 (net)               1       3.8035              0.0000     0.6821 f
  icache_1/lce/lce_cmd/data_r_reg_384_/D (DFFX1)                  0.0373   -0.0004 &   0.6817 f
  data arrival time                                                                    0.6817

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4694     0.4694
  clock reconvergence pessimism                                            -0.0782     0.3913
  icache_1/lce/lce_cmd/data_r_reg_384_/CLK (DFFX1)                          0.0000     0.3913 r
  library hold time                                                         0.0214     0.4126
  data required time                                                                   0.4126
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4126
  data arrival time                                                                   -0.6817
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2690


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_1__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_1__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_1__0_/CLK (DFFX1)   0.1732   0.0000   0.3797 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_1__0_/Q (DFFX1)   0.0451   0.2126   0.5924 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[2] (net)     2   9.0801   0.0000   0.5924 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U245/IN2 (MUX21X1)   0.0451   0.0002 &   0.5926 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U245/Q (MUX21X1)   0.0482   0.0788   0.6714 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n106 (net)     1   7.3710   0.0000   0.6714 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_1__0_/D (DFFX1)   0.0482  -0.0061 &   0.6653 f
  data arrival time                                                                    0.6653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4258     0.4258
  clock reconvergence pessimism                                            -0.0429     0.3829
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_1__0_/CLK (DFFX1)   0.0000   0.3829 r
  library hold time                                                         0.0133     0.3963
  data required time                                                                   0.3963
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3963
  data arrival time                                                                   -0.6653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2690


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4388     0.4388
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/CLK (DFFX1)   0.1557   0.0000   0.4388 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/Q (DFFX1)   0.0449   0.2110   0.6498 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[158] (net)     2   8.9744   0.0000   0.6498 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1614/IN1 (MUX21X1)   0.0449   0.0002 &   0.6500 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1614/Q (MUX21X1)   0.0440   0.0734   0.7234 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n162 (net)     1   5.5012   0.0000   0.7234 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/D (DFFX1)   0.0440  -0.0006 &   0.7228 f
  data arrival time                                                                    0.7228

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4630     0.4630
  clock reconvergence pessimism                                            -0.0223     0.4407
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/CLK (DFFX1)   0.0000   0.4407 r
  library hold time                                                         0.0130     0.4537
  data required time                                                                   0.4537
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4537
  data arrival time                                                                   -0.7228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2691


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_338_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3840     0.3840
  icache_1/lce/lce_cmd/data_r_reg_338_/CLK (DFFX1)                0.2497    0.0000     0.3840 r
  icache_1/lce/lce_cmd/data_r_reg_338_/Q (DFFX1)                  0.0357    0.2120     0.5960 f
  icache_1/lce/lce_cmd/data_r[338] (net)        2       5.0524              0.0000     0.5960 f
  icache_1/lce/lce_cmd/U602/IN2 (AO22X1)                          0.0357    0.0001 &   0.5960 f
  icache_1/lce/lce_cmd/U602/Q (AO22X1)                            0.0400    0.0844     0.6804 f
  icache_1/lce/lce_cmd/n418 (net)               1       4.9696              0.0000     0.6804 f
  icache_1/lce/lce_cmd/data_r_reg_338_/D (DFFX1)                  0.0400   -0.0039 &   0.6765 f
  data arrival time                                                                    0.6765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4648     0.4648
  clock reconvergence pessimism                                            -0.0782     0.3866
  icache_1/lce/lce_cmd/data_r_reg_338_/CLK (DFFX1)                          0.0000     0.3866 r
  library hold time                                                         0.0208     0.4074
  data required time                                                                   0.4074
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4074
  data arrival time                                                                   -0.6765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2691


  Startpoint: icache_1/addr_tv_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_req/miss_addr_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3908     0.3908
  icache_1/addr_tv_r_reg_19_/CLK (DFFX2)                          0.1969    0.0000     0.3908 r
  icache_1/addr_tv_r_reg_19_/QN (DFFX2)                           0.0669    0.1709     0.5616 r
  icache_1/n155 (net)                           3      16.9896              0.0000     0.5616 r
  icache_1/dp_ipo104/INP (INVX0)                                  0.0669   -0.0020 &   0.5597 r
  icache_1/dp_ipo104/ZN (INVX0)                                   0.0482    0.0359     0.5956 f
  icache_1/n156 (net)                           2       4.8984              0.0000     0.5956 f
  icache_1/lce/miss_addr_i[19] (bp_fe_lce_data_width_p64_lce_data_width_p512_lce_addr_width_p22_icache_sets_p16_ways_p8_icache_tag_width_p12_num_cce_p1_num_lce_p1_block_size_in_bytes_p8_0)   0.0000   0.5956 f
  icache_1/lce/miss_addr_i[19] (net)                    4.8984              0.0000     0.5956 f
  icache_1/lce/lce_req/miss_addr_i[19] (bp_fe_lce_req_data_width_p64_lce_addr_width_p22_num_cce_p1_num_lce_p1_icache_sets_p16_ways_p8_block_size_in_bytes_p8_0)   0.0000   0.5956 f
  icache_1/lce/lce_req/miss_addr_i[19] (net)            4.8984              0.0000     0.5956 f
  icache_1/lce/lce_req/U63/IN2 (AO22X1)                           0.0482    0.0001 &   0.5957 f
  icache_1/lce/lce_req/U63/Q (AO22X1)                             0.0427    0.0869     0.6826 f
  icache_1/lce/lce_req/n71 (net)                1       5.1215              0.0000     0.6826 f
  icache_1/lce/lce_req/miss_addr_r_reg_19_/D (DFFX1)              0.0427   -0.0030 &   0.6796 f
  data arrival time                                                                    0.6796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4370     0.4370
  clock reconvergence pessimism                                            -0.0429     0.3942
  icache_1/lce/lce_req/miss_addr_r_reg_19_/CLK (DFFX1)                      0.0000     0.3942 r
  library hold time                                                         0.0163     0.4105
  data required time                                                                   0.4105
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4105
  data arrival time                                                                   -0.6796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2691


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_/CLK (DFFX1)   0.2272   0.0000   0.4284 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_/Q (DFFX1)   0.0411   0.2145   0.6429 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[48] (net)     2   7.3782   0.0000   0.6429 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U71/IN2 (MUX21X1)   0.0411   0.0001 &   0.6430 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U71/Q (MUX21X1)   0.0455   0.0741   0.7171 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n52 (net)     1   5.7409   0.0000   0.7171 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_/D (DFFX1)   0.0455  -0.0013 &   0.7158 f
  data arrival time                                                                    0.7158

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4504     0.4504
  clock reconvergence pessimism                                            -0.0216     0.4288
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_/CLK (DFFX1)   0.0000   0.4288 r
  library hold time                                                         0.0179     0.4467
  data required time                                                                   0.4467
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4467
  data arrival time                                                                   -0.7158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2691


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4290     0.4290
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__41_/CLK (DFFX1)   0.1457   0.0000   0.4290 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__41_/Q (DFFX1)   0.0485   0.2126   0.6416 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[581] (net)     2  10.5317   0.0000   0.6416 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1142/IN1 (MUX21X1)   0.0485  -0.0051 &   0.6365 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1142/Q (MUX21X1)   0.0493   0.0806   0.7171 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n585 (net)     1   8.4392   0.0000   0.7171 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__41_/D (DFFX1)   0.0493  -0.0061 &   0.7110 f
  data arrival time                                                                    0.7110

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4536     0.4536
  clock reconvergence pessimism                                            -0.0228     0.4308
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__41_/CLK (DFFX1)   0.0000   0.4308 r
  library hold time                                                         0.0110     0.4419
  data required time                                                                   0.4419
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4419
  data arrival time                                                                   -0.7110
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2691


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_465_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_465_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3858     0.3858
  icache_1/lce/lce_cmd/data_r_reg_465_/CLK (DFFX1)                0.2499    0.0000     0.3858 r
  icache_1/lce/lce_cmd/data_r_reg_465_/Q (DFFX1)                  0.0351    0.2116     0.5974 f
  icache_1/lce/lce_cmd/data_r[465] (net)        2       4.8223              0.0000     0.5974 f
  icache_1/lce/lce_cmd/U754/IN2 (AO22X1)                          0.0351    0.0000 &   0.5974 f
  icache_1/lce/lce_cmd/U754/Q (AO22X1)                            0.0391    0.0824     0.6798 f
  icache_1/lce/lce_cmd/n162 (net)               1       4.1554              0.0000     0.6798 f
  icache_1/lce/lce_cmd/data_r_reg_465_/D (DFFX1)                  0.0391   -0.0012 &   0.6786 f
  data arrival time                                                                    0.6786

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4667     0.4667
  clock reconvergence pessimism                                            -0.0782     0.3885
  icache_1/lce/lce_cmd/data_r_reg_465_/CLK (DFFX1)                          0.0000     0.3885 r
  library hold time                                                         0.0210     0.4095
  data required time                                                                   0.4095
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4095
  data arrival time                                                                   -0.6786
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2691


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_196_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3802     0.3802
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_196_/CLK (DFFX1)   0.1806   0.0000   0.3802 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_196_/Q (DFFX1)   0.0441   0.2126   0.5928 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[196] (net)     2   8.6425   0.0000   0.5928 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U858/IN1 (AO22X1)   0.0441  -0.0042 &   0.5886 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U858/Q (AO22X1)   0.0430   0.0839   0.6725 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n472 (net)     1   5.5302   0.0000   0.6725 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_196_/D (DFFX1)   0.0430  -0.0049 &   0.6676 f
  data arrival time                                                                    0.6676

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4262     0.4262
  clock reconvergence pessimism                                            -0.0429     0.3833
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_196_/CLK (DFFX1)   0.0000   0.3833 r
  library hold time                                                         0.0151     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6676
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2692


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  bp_fe_pc_gen_1/last_pc_reg_39_/CLK (DFFX1)                      0.1190    0.0000     0.3688 r
  bp_fe_pc_gen_1/last_pc_reg_39_/Q (DFFX1)                        0.0500    0.2107     0.5796 f
  bp_fe_pc_gen_1/last_pc[39] (net)              2      11.2133              0.0000     0.5796 f
  bp_fe_pc_gen_1/U1326/IN1 (MUX21X1)                              0.0500   -0.0078 &   0.5718 f
  bp_fe_pc_gen_1/U1326/Q (MUX21X1)                                0.0559    0.0833     0.6551 f
  bp_fe_pc_gen_1/n695 (net)                     1       9.7049              0.0000     0.6551 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_39_/D (DFFX1)                 0.0559   -0.0061 &   0.6490 f
  data arrival time                                                                    0.6490

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4558     0.4558
  clock reconvergence pessimism                                            -0.0831     0.3727
  bp_fe_pc_gen_1/icache_miss_pc_reg_39_/CLK (DFFX1)                         0.0000     0.3727 r
  library hold time                                                         0.0071     0.3798
  data required time                                                                   0.3798
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3798
  data arrival time                                                                   -0.6490
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2692


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__395_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__395_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3830     0.3830
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__395_/CLK (DFFX1)   0.1525   0.0000   0.3830 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__395_/Q (DFFX1)   0.0477   0.2126   0.5956 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[934] (net)     2  10.1989   0.0000   0.5956 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U746/IN1 (MUX21X1)   0.0477  -0.0050 &   0.5905 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U746/Q (MUX21X1)   0.0536   0.0812   0.6718 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n938 (net)     1   8.8721   0.0000   0.6718 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__395_/D (DFFX1)   0.0536  -0.0091 &   0.6627 f
  data arrival time                                                                    0.6627

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4138     0.4138
  clock reconvergence pessimism                                            -0.0307     0.3830
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__395_/CLK (DFFX1)   0.0000   0.3830 r
  library hold time                                                         0.0105     0.3936
  data required time                                                                   0.3936
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3936
  data arrival time                                                                   -0.6627
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2692


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4300     0.4300
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_/CLK (DFFX1)   0.1459   0.0000   0.4300 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_/Q (DFFX1)   0.0438   0.2094   0.6394 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[374] (net)     2   8.4682   0.0000   0.6394 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1374/IN1 (MUX21X1)   0.0438  -0.0012 &   0.6382 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1374/Q (MUX21X1)   0.0468   0.0754   0.7136 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n378 (net)     1   6.4599   0.0000   0.7136 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_/D (DFFX1)   0.0468  -0.0009 &   0.7127 f
  data arrival time                                                                    0.7127

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4546     0.4546
  clock reconvergence pessimism                                            -0.0228     0.4318
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__374_/CLK (DFFX1)   0.0000   0.4318 r
  library hold time                                                         0.0117     0.4435
  data required time                                                                   0.4435
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4435
  data arrival time                                                                   -0.7127
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2692


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3813     0.3813
  icache_1/lce/lce_cmd/data_r_reg_45_/CLK (DFFX1)                 0.2047    0.0000     0.3813 r
  icache_1/lce/lce_cmd/data_r_reg_45_/Q (DFFX1)                   0.0354    0.2079     0.5892 f
  icache_1/lce/lce_cmd/data_r[45] (net)         2       4.8632              0.0000     0.5892 f
  icache_1/lce/lce_cmd/U246/IN2 (AO22X1)                          0.0354    0.0000 &   0.5892 f
  icache_1/lce/lce_cmd/U246/Q (AO22X1)                            0.0406    0.0831     0.6723 f
  icache_1/lce/lce_cmd/n1010 (net)              1       4.4424              0.0000     0.6723 f
  icache_1/lce/lce_cmd/data_r_reg_45_/D (DFFX1)                   0.0406    0.0001 &   0.6723 f
  data arrival time                                                                    0.6723

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4344     0.4344
  clock reconvergence pessimism                                            -0.0486     0.3858
  icache_1/lce/lce_cmd/data_r_reg_45_/CLK (DFFX1)                           0.0000     0.3858 r
  library hold time                                                         0.0174     0.4031
  data required time                                                                   0.4031
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4031
  data arrival time                                                                   -0.6723
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2692


  Startpoint: icache_1/eaddr_tl_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3282     0.3282
  icache_1/eaddr_tl_r_reg_3_/CLK (DFFX1)                          0.1969    0.0000     0.3282 r
  icache_1/eaddr_tl_r_reg_3_/Q (DFFX1)                            0.0420    0.2126     0.5407 f
  icache_1/eaddr_tl_r[3] (net)                  2       7.7391              0.0000     0.5407 f
  icache_1/U138/IN2 (AO21X1)                                      0.0420    0.0000 &   0.5408 f
  icache_1/U138/Q (AO21X1)                                        0.0290    0.0761     0.6168 f
  icache_1/n187 (net)                           1       3.1049              0.0000     0.6168 f
  icache_1/eaddr_tl_r_reg_3_/D (DFFX1)                            0.0290    0.0000 &   0.6169 f
  data arrival time                                                                    0.6169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  clock reconvergence pessimism                                            -0.0879     0.3282
  icache_1/eaddr_tl_r_reg_3_/CLK (DFFX1)                                    0.0000     0.3282 r
  library hold time                                                         0.0195     0.3476
  data required time                                                                   0.3476
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3476
  data arrival time                                                                   -0.6169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2692


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_22__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_22__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3791     0.3791
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_22__0_/CLK (DFFX1)   0.1733   0.0000   0.3791 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_22__0_/Q (DFFX1)   0.0488   0.2151   0.5943 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[44] (net)     2  10.7005   0.0000   0.5943 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U222/IN2 (MUX21X1)   0.0488  -0.0021 &   0.5921 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U222/Q (MUX21X1)   0.0439   0.0774   0.6695 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n148 (net)     1   6.4662   0.0000   0.6695 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_22__0_/D (DFFX1)   0.0439  -0.0037 &   0.6659 f
  data arrival time                                                                    0.6659

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4252     0.4252
  clock reconvergence pessimism                                            -0.0429     0.3823
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_22__0_/CLK (DFFX1)   0.0000   0.3823 r
  library hold time                                                         0.0143     0.3967
  data required time                                                                   0.3967
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3967
  data arrival time                                                                   -0.6659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2692


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3821     0.3821
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_/CLK (DFFX1)   0.1524   0.0000   0.3821 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_/Q (DFFX1)   0.0462   0.2116   0.5937 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1019] (net)     2   9.5143   0.0000   0.5937 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U652/IN1 (MUX21X1)   0.0462  -0.0045 &   0.5892 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U652/Q (MUX21X1)   0.0471   0.0761   0.6653 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1023 (net)     1   6.5440   0.0000   0.6653 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_/D (DFFX1)   0.0471  -0.0018 &   0.6635 f
  data arrival time                                                                    0.6635

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4129     0.4129
  clock reconvergence pessimism                                            -0.0307     0.3822
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_/CLK (DFFX1)   0.0000   0.3822 r
  library hold time                                                         0.0121     0.3943
  data required time                                                                   0.3943
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3943
  data arrival time                                                                   -0.6635
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2692


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__210_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__210_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4214     0.4214
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__210_/CLK (DFFX1)   0.1237   0.0000   0.4214 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__210_/Q (DFFX1)   0.0471   0.2095   0.6309 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[210] (net)     2   9.9107   0.0000   0.6309 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1557/IN1 (MUX21X1)   0.0471  -0.0041 &   0.6268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1557/Q (MUX21X1)   0.0502   0.0788   0.7056 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n214 (net)     1   7.6353   0.0000   0.7056 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__210_/D (DFFX1)   0.0502  -0.0044 &   0.7011 f
  data arrival time                                                                    0.7011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4452     0.4452
  clock reconvergence pessimism                                            -0.0223     0.4229
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__210_/CLK (DFFX1)   0.0000   0.4229 r
  library hold time                                                         0.0090     0.4319
  data required time                                                                   0.4319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4319
  data arrival time                                                                   -0.7011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2692


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4201     0.4201
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_/CLK (DFFX1)   0.1237   0.0000   0.4201 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_/Q (DFFX1)   0.0453   0.2082   0.6283 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[402] (net)     2   9.0767   0.0000   0.6283 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1343/IN1 (MUX21X1)   0.0453  -0.0014 &   0.6270 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1343/Q (MUX21X1)   0.0546   0.0815   0.7085 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n406 (net)     1   9.2639   0.0000   0.7085 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_/D (DFFX1)   0.0546  -0.0096 &   0.6989 f
  data arrival time                                                                    0.6989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4439     0.4439
  clock reconvergence pessimism                                            -0.0223     0.4216
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_/CLK (DFFX1)   0.0000   0.4216 r
  library hold time                                                         0.0079     0.4296
  data required time                                                                   0.4296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4296
  data arrival time                                                                   -0.6989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2693


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__356_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__356_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__356_/CLK (DFFX1)   0.2133   0.0000   0.4169 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__356_/Q (DFFX1)   0.0440   0.2153   0.6322 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[356] (net)     2   8.6380   0.0000   0.6322 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1392/IN1 (MUX21X1)   0.0440  -0.0005 &   0.6317 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1392/Q (MUX21X1)   0.0488   0.0773   0.7090 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n360 (net)     1   7.2587   0.0000   0.7090 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__356_/D (DFFX1)   0.0488  -0.0065 &   0.7025 f
  data arrival time                                                                    0.7025

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4550     0.4550
  clock reconvergence pessimism                                            -0.0379     0.4171
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__356_/CLK (DFFX1)   0.0000   0.4171 r
  library hold time                                                         0.0162     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.7025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2693


  Startpoint: bp_fe_pc_gen_1/pc_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: itlb_1/ppn_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3868     0.3868
  bp_fe_pc_gen_1/pc_reg_16_/CLK (DFFX1)                           0.1640    0.0000     0.3868 r
  bp_fe_pc_gen_1/pc_reg_16_/Q (DFFX1)                             0.1057    0.2472 @   0.6340 f
  bp_fe_pc_gen_1/pc_gen_icache_o[16] (net)      6      34.5230              0.0000     0.6340 f
  bp_fe_pc_gen_1/U905/INP (NBUFFX2)                               0.1059   -0.0004 @   0.6336 f
  bp_fe_pc_gen_1/U905/Z (NBUFFX2)                                 0.0385    0.0695     0.7032 f
  bp_fe_pc_gen_1/pc_gen_itlb_o[16] (net)        1      13.1461              0.0000     0.7032 f
  bp_fe_pc_gen_1/pc_gen_itlb_o[16] (bp_fe_pc_gen_22_22_64_9_5_22_32_10_80000124_1_0)   0.0000   0.7032 f
  pc_gen_itlb[16] (net)                                13.1461              0.0000     0.7032 f
  itlb_1/pc_gen_itlb_i[16] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.7032 f
  itlb_1/pc_gen_itlb_i[16] (net)                       13.1461              0.0000     0.7032 f
  itlb_1/ppn_reg_6_/D (DFFX1)                                     0.0385   -0.0002 &   0.7030 f
  data arrival time                                                                    0.7030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4164     0.4164
  clock reconvergence pessimism                                             0.0000     0.4164
  itlb_1/ppn_reg_6_/CLK (DFFX1)                                             0.0000     0.4164 r
  library hold time                                                         0.0173     0.4337
  data required time                                                                   0.4337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4337
  data arrival time                                                                   -0.7030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2693


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__223_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__223_/CLK (DFFX1)   0.1523   0.0000   0.3808 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__223_/Q (DFFX1)   0.0445   0.2104   0.5913 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[762] (net)     2   8.7891   0.0000   0.5913 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U938/IN1 (MUX21X1)   0.0445  -0.0005 &   0.5908 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U938/Q (MUX21X1)   0.0493   0.0776   0.6684 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n766 (net)     1   7.3371   0.0000   0.6684 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__223_/D (DFFX1)   0.0493  -0.0067 &   0.6617 f
  data arrival time                                                                    0.6617

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                            -0.0307     0.3809
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__223_/CLK (DFFX1)   0.0000   0.3809 r
  library hold time                                                         0.0115     0.3924
  data required time                                                                   0.3924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3924
  data arrival time                                                                   -0.6617
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2693


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  icache_1/lce/lce_cmd/data_r_reg_251_/CLK (DFFX1)                0.2500    0.0000     0.3875 r
  icache_1/lce/lce_cmd/data_r_reg_251_/Q (DFFX1)                  0.0357    0.2121     0.5996 f
  icache_1/lce/lce_cmd/data_r[251] (net)        2       5.0794              0.0000     0.5996 f
  icache_1/lce/lce_cmd/U496/IN2 (AO22X1)                          0.0357   -0.0006 &   0.5990 f
  icache_1/lce/lce_cmd/U496/Q (AO22X1)                            0.0371    0.0819     0.6810 f
  icache_1/lce/lce_cmd/n594 (net)               1       3.9230              0.0000     0.6810 f
  icache_1/lce/lce_cmd/data_r_reg_251_/D (DFFX1)                  0.0371    0.0000 &   0.6810 f
  data arrival time                                                                    0.6810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4684     0.4684
  clock reconvergence pessimism                                            -0.0782     0.3902
  icache_1/lce/lce_cmd/data_r_reg_251_/CLK (DFFX1)                          0.0000     0.3902 r
  library hold time                                                         0.0214     0.4117
  data required time                                                                   0.4117
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4117
  data arrival time                                                                   -0.6810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2694


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4123     0.4123
  bp_fe_pc_gen_1/last_pc_reg_52_/CLK (DFFX1)                      0.2107    0.0000     0.4123 r
  bp_fe_pc_gen_1/last_pc_reg_52_/Q (DFFX1)                        0.0502    0.2192     0.6315 f
  bp_fe_pc_gen_1/last_pc[52] (net)              2      11.3469              0.0000     0.6315 f
  bp_fe_pc_gen_1/U1297/IN2 (MUX21X1)                              0.0502   -0.0062 &   0.6253 f
  bp_fe_pc_gen_1/U1297/Q (MUX21X1)                                0.0544    0.0825     0.7078 f
  bp_fe_pc_gen_1/n657 (net)                     1       8.7369              0.0000     0.7078 f
  bp_fe_pc_gen_1/last_pc_reg_52_/D (DFFX1)                        0.0544   -0.0092 &   0.6987 f
  data arrival time                                                                    0.6987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4977     0.4977
  clock reconvergence pessimism                                            -0.0831     0.4146
  bp_fe_pc_gen_1/last_pc_reg_52_/CLK (DFFX1)                                0.0000     0.4146 r
  library hold time                                                         0.0147     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.6987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2694


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__293_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__293_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4430     0.4430
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__293_/CLK (DFFX1)   0.1301   0.0000   0.4430 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__293_/Q (DFFX1)   0.0490   0.2116   0.6546 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[833] (net)     2  10.7625   0.0000   0.6546 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U862/IN1 (MUX21X1)   0.0490  -0.0055 &   0.6491 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U862/Q (MUX21X1)   0.0550   0.0825   0.7316 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n837 (net)     1   9.3800   0.0000   0.7316 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__293_/D (DFFX1)   0.0550  -0.0087 &   0.7229 f
  data arrival time                                                                    0.7229

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4673     0.4673
  clock reconvergence pessimism                                            -0.0223     0.4450
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__293_/CLK (DFFX1)   0.0000   0.4450 r
  library hold time                                                         0.0085     0.4535
  data required time                                                                   0.4535
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4535
  data arrival time                                                                   -0.7229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2694


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4385     0.4385
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_/CLK (DFFX1)   0.1557   0.0000   0.4385 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_/Q (DFFX1)   0.0533   0.2167   0.6552 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[23] (net)     2  12.7027   0.0000   0.6552 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1765/IN1 (MUX21X1)   0.0533  -0.0081 &   0.6472 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1765/Q (MUX21X1)   0.0576   0.0851   0.7323 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n27 (net)     1  10.2993   0.0000   0.7323 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_/D (DFFX1)   0.0576  -0.0127 &   0.7196 f
  data arrival time                                                                    0.7196

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4626     0.4626
  clock reconvergence pessimism                                            -0.0223     0.4404
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_/CLK (DFFX1)   0.0000   0.4404 r
  library hold time                                                         0.0098     0.4502
  data required time                                                                   0.4502
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4502
  data arrival time                                                                   -0.7196
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2694


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_255_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_255_/CLK (DFFX1)   0.1735   0.0000   0.3816 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_255_/Q (DFFX1)   0.0432   0.2113   0.5929 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[255] (net)     2   8.1984   0.0000   0.5929 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U794/IN1 (AO22X1)   0.0432  -0.0007 &   0.5922 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U794/Q (AO22X1)   0.0411   0.0822   0.6745 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n590 (net)     1   4.8787   0.0000   0.6745 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_255_/D (DFFX1)   0.0411  -0.0052 &   0.6693 f
  data arrival time                                                                    0.6693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4277     0.4277
  clock reconvergence pessimism                                            -0.0429     0.3848
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_255_/CLK (DFFX1)   0.0000   0.3848 r
  library hold time                                                         0.0150     0.3999
  data required time                                                                   0.3999
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3999
  data arrival time                                                                   -0.6693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2694


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__380_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__380_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__380_/CLK (DFFX1)   0.1474   0.0000   0.3687 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__380_/Q (DFFX1)   0.0436   0.2094   0.5781 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[380] (net)     2   8.3573   0.0000   0.5781 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1365/IN1 (MUX21X1)   0.0436  -0.0032 &   0.5749 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1365/Q (MUX21X1)   0.0489   0.0771   0.6520 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n384 (net)     1   7.2017   0.0000   0.6520 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__380_/D (DFFX1)   0.0489  -0.0025 &   0.6495 f
  data arrival time                                                                    0.6495

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                            -0.0260     0.3688
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__380_/CLK (DFFX1)   0.0000   0.3688 r
  library hold time                                                         0.0113     0.3800
  data required time                                                                   0.3800
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3800
  data arrival time                                                                   -0.6495
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2694


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_469_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_469_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_469_/CLK (DFFX1)   0.1806   0.0000   0.3801 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_469_/Q (DFFX1)   0.0384   0.2083   0.5884 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[469] (net)     2   6.1331   0.0000   0.5884 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U552/IN1 (AO22X1)   0.0384   0.0001 &   0.5884 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U552/Q (AO22X1)   0.0434   0.0833   0.6717 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n1018 (net)     1   5.6886   0.0000   0.6717 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_469_/D (DFFX1)   0.0434  -0.0040 &   0.6677 f
  data arrival time                                                                    0.6677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4261     0.4261
  clock reconvergence pessimism                                            -0.0429     0.3832
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_469_/CLK (DFFX1)   0.0000   0.3832 r
  library hold time                                                         0.0150     0.3982
  data required time                                                                   0.3982
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3982
  data arrival time                                                                   -0.6677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2695


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_415_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_415_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4208     0.4208
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_415_/CLK (DFFX1)   0.2632   0.0000   0.4208 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_415_/Q (DFFX1)   0.0427   0.2183   0.6391 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[415] (net)     2   8.0953   0.0000   0.6391 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U618/IN1 (AO22X1)   0.0427  -0.0029 &   0.6362 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U618/Q (AO22X1)   0.0463   0.0862   0.7224 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n910 (net)     1   6.6570   0.0000   0.7224 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_415_/D (DFFX1)   0.0463  -0.0080 &   0.7144 f
  data arrival time                                                                    0.7144

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4677     0.4677
  clock reconvergence pessimism                                            -0.0429     0.4248
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_415_/CLK (DFFX1)   0.0000   0.4248 r
  library hold time                                                         0.0201     0.4449
  data required time                                                                   0.4449
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4449
  data arrival time                                                                   -0.7144
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2695


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_132_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_132_/CLK (DFFX1)   0.1806   0.0000   0.3784 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_132_/Q (DFFX1)   0.0398   0.2094   0.5878 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[132] (net)     2   6.7604   0.0000   0.5878 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U926/IN1 (AO22X1)   0.0398   0.0001 &   0.5879 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U926/Q (AO22X1)   0.0423   0.0827   0.6706 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n344 (net)     1   5.3072   0.0000   0.6706 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_132_/D (DFFX1)   0.0423  -0.0044 &   0.6662 f
  data arrival time                                                                    0.6662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4243     0.4243
  clock reconvergence pessimism                                            -0.0429     0.3814
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_132_/CLK (DFFX1)   0.0000   0.3814 r
  library hold time                                                         0.0153     0.3967
  data required time                                                                   0.3967
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3967
  data arrival time                                                                   -0.6662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2695


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_320_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_320_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3744     0.3744
  icache_1/lce/lce_cmd/data_r_reg_320_/CLK (DFFX1)                0.1885    0.0000     0.3744 r
  icache_1/lce/lce_cmd/data_r_reg_320_/Q (DFFX1)                  0.0395    0.2098     0.5843 f
  icache_1/lce/lce_cmd/data_r[320] (net)        2       6.6182              0.0000     0.5843 f
  icache_1/lce/lce_cmd/U580/IN2 (AO22X1)                          0.0395   -0.0006 &   0.5837 f
  icache_1/lce/lce_cmd/U580/Q (AO22X1)                            0.0377    0.0814     0.6651 f
  icache_1/lce/lce_cmd/n454 (net)               1       3.4112              0.0000     0.6651 f
  icache_1/lce/lce_cmd/data_r_reg_320_/D (DFFX1)                  0.0377    0.0000 &   0.6651 f
  data arrival time                                                                    0.6651

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4274     0.4274
  clock reconvergence pessimism                                            -0.0486     0.3788
  icache_1/lce/lce_cmd/data_r_reg_320_/CLK (DFFX1)                          0.0000     0.3788 r
  library hold time                                                         0.0169     0.3956
  data required time                                                                   0.3956
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3956
  data arrival time                                                                   -0.6651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2695


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__66_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4228     0.4228
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__66_/CLK (DFFX1)   0.1237   0.0000   0.4228 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__66_/Q (DFFX1)   0.0474   0.2096   0.6325 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[606] (net)     2  10.0249   0.0000   0.6325 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1115/IN1 (MUX21X1)   0.0474  -0.0019 &   0.6305 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1115/Q (MUX21X1)   0.0465   0.0759   0.7064 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n610 (net)     1   6.3539   0.0000   0.7064 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__66_/D (DFFX1)   0.0465  -0.0027 &   0.7038 f
  data arrival time                                                                    0.7038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4466     0.4466
  clock reconvergence pessimism                                            -0.0223     0.4244
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__66_/CLK (DFFX1)   0.0000   0.4244 r
  library hold time                                                         0.0099     0.4342
  data required time                                                                   0.4342
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4342
  data arrival time                                                                   -0.7038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2695


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__240_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__240_/CLK (DFFX1)   0.2133   0.0000   0.4169 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__240_/Q (DFFX1)   0.0453   0.2162   0.6331 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[240] (net)     2   9.2188   0.0000   0.6331 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1520/IN1 (MUX21X1)   0.0453  -0.0016 &   0.6316 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1520/Q (MUX21X1)   0.0494   0.0781   0.7096 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n244 (net)     1   7.4607   0.0000   0.7096 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__240_/D (DFFX1)   0.0494  -0.0070 &   0.7026 f
  data arrival time                                                                    0.7026

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4550     0.4550
  clock reconvergence pessimism                                            -0.0379     0.4171
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__240_/CLK (DFFX1)   0.0000   0.4171 r
  library hold time                                                         0.0161     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.7026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2695


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_183_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  icache_1/lce/lce_cmd/data_r_reg_183_/CLK (DFFX1)                0.1903    0.0000     0.3597 r
  icache_1/lce/lce_cmd/data_r_reg_183_/Q (DFFX1)                  0.0359    0.2071     0.5668 f
  icache_1/lce/lce_cmd/data_r[183] (net)        2       5.0891              0.0000     0.5668 f
  icache_1/lce/lce_cmd/U413/IN2 (AO22X1)                          0.0359    0.0001 &   0.5668 f
  icache_1/lce/lce_cmd/U413/Q (AO22X1)                            0.0368    0.0817     0.6486 f
  icache_1/lce/lce_cmd/n732 (net)               1       3.8132              0.0000     0.6486 f
  icache_1/lce/lce_cmd/data_r_reg_183_/D (DFFX1)                  0.0368    0.0000 &   0.6486 f
  data arrival time                                                                    0.6486

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4400     0.4400
  clock reconvergence pessimism                                            -0.0782     0.3619
  icache_1/lce/lce_cmd/data_r_reg_183_/CLK (DFFX1)                          0.0000     0.3619 r
  library hold time                                                         0.0172     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.6486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2695


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_/CLK (DFFX1)   0.1458   0.0000   0.4279 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_/Q (DFFX1)   0.0451   0.2102   0.6381 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1058] (net)     2   9.0146   0.0000   0.6381 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U612/IN1 (MUX21X1)   0.0451  -0.0005 &   0.6377 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U612/Q (MUX21X1)   0.0474   0.0785   0.7162 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1062 (net)     1   7.7145   0.0000   0.7162 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_/D (DFFX1)   0.0474  -0.0054 &   0.7107 f
  data arrival time                                                                    0.7107

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4525     0.4525
  clock reconvergence pessimism                                            -0.0228     0.4297
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_/CLK (DFFX1)   0.0000   0.4297 r
  library hold time                                                         0.0115     0.4412
  data required time                                                                   0.4412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4412
  data arrival time                                                                   -0.7107
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2695


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4388     0.4388
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_/CLK (DFFX1)   0.1557   0.0000   0.4388 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_/Q (DFFX1)   0.0443   0.2106   0.6494 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1018] (net)     2   8.6888   0.0000   0.6494 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U657/IN1 (MUX21X1)   0.0443  -0.0030 &   0.6464 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U657/Q (MUX21X1)   0.0482   0.0766   0.7230 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1022 (net)     1   6.9378   0.0000   0.7230 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_/D (DFFX1)   0.0482  -0.0007 &   0.7223 f
  data arrival time                                                                    0.7223

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4630     0.4630
  clock reconvergence pessimism                                            -0.0223     0.4407
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_/CLK (DFFX1)   0.0000   0.4407 r
  library hold time                                                         0.0121     0.4527
  data required time                                                                   0.4527
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4527
  data arrival time                                                                   -0.7223
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2696


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3802     0.3802
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_112_/CLK (DFFX1)   0.1735   0.0000   0.3802 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_112_/Q (DFFX1)   0.0443   0.2121   0.5924 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[112] (net)     2   8.7262   0.0000   0.5924 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U949/IN1 (AO22X1)   0.0443  -0.0070 &   0.5854 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U949/Q (AO22X1)   0.0510   0.0899   0.6753 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n304 (net)     1   8.3147   0.0000   0.6753 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_112_/D (DFFX1)   0.0510  -0.0096 &   0.6657 f
  data arrival time                                                                    0.6657

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4263     0.4263
  clock reconvergence pessimism                                            -0.0429     0.3834
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_112_/CLK (DFFX1)   0.0000   0.3834 r
  library hold time                                                         0.0127     0.3961
  data required time                                                                   0.3961
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3961
  data arrival time                                                                   -0.6657
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2696


  Startpoint: bp_fe_pc_gen_1/pc_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: itlb_1/ppn_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3871     0.3871
  bp_fe_pc_gen_1/pc_reg_12_/CLK (DFFX1)                           0.1640    0.0000     0.3871 r
  bp_fe_pc_gen_1/pc_reg_12_/Q (DFFX1)                             0.1157    0.2530 @   0.6402 f
  bp_fe_pc_gen_1/pc_gen_icache_o[12] (net)      6      38.9318              0.0000     0.6402 f
  bp_fe_pc_gen_1/U901/INP (NBUFFX2)                               0.1158   -0.0062 @   0.6340 f
  bp_fe_pc_gen_1/U901/Z (NBUFFX2)                                 0.0519    0.0803 @   0.7143 f
  bp_fe_pc_gen_1/pc_gen_itlb_o[12] (net)        1      24.1710              0.0000     0.7143 f
  bp_fe_pc_gen_1/pc_gen_itlb_o[12] (bp_fe_pc_gen_22_22_64_9_5_22_32_10_80000124_1_0)   0.0000   0.7143 f
  pc_gen_itlb[12] (net)                                24.1710              0.0000     0.7143 f
  itlb_1/pc_gen_itlb_i[12] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_indx_width_p9_bht_indx_width_p5_ras_addr_width_p22_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.7143 f
  itlb_1/pc_gen_itlb_i[12] (net)                       24.1710              0.0000     0.7143 f
  itlb_1/ppn_reg_2_/D (DFFX1)                                     0.0521   -0.0192 @   0.6951 f
  data arrival time                                                                    0.6951

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  itlb_1/ppn_reg_2_/CLK (DFFX1)                                             0.0000     0.4113 r
  library hold time                                                         0.0142     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2696


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_474_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_474_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3579     0.3579
  icache_1/lce/lce_cmd/data_r_reg_474_/CLK (DFFX1)                0.1902    0.0000     0.3579 r
  icache_1/lce/lce_cmd/data_r_reg_474_/Q (DFFX1)                  0.0398    0.2102     0.5681 f
  icache_1/lce/lce_cmd/data_r[474] (net)        2       6.7563              0.0000     0.5681 f
  icache_1/lce/lce_cmd/U763/IN2 (AO22X1)                          0.0398   -0.0007 &   0.5674 f
  icache_1/lce/lce_cmd/U763/Q (AO22X1)                            0.0340    0.0801     0.6474 f
  icache_1/lce/lce_cmd/n144 (net)               1       2.7943              0.0000     0.6474 f
  icache_1/lce/lce_cmd/data_r_reg_474_/D (DFFX1)                  0.0340    0.0000 &   0.6475 f
  data arrival time                                                                    0.6475

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4382     0.4382
  clock reconvergence pessimism                                            -0.0782     0.3600
  icache_1/lce/lce_cmd/data_r_reg_474_/CLK (DFFX1)                          0.0000     0.3600 r
  library hold time                                                         0.0179     0.3779
  data required time                                                                   0.3779
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3779
  data arrival time                                                                   -0.6475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2696


  Startpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4127     0.4127
  bp_fe_pc_gen_1/icache_miss_pc_reg_34_/CLK (DFFX1)               0.2107    0.0000     0.4127 r
  bp_fe_pc_gen_1/icache_miss_pc_reg_34_/Q (DFFX1)                 0.0511    0.2199     0.6326 f
  bp_fe_pc_gen_1/icache_miss_pc[34] (net)       2      11.7472              0.0000     0.6326 f
  bp_fe_pc_gen_1/U1337/IN2 (MUX21X1)                              0.0511   -0.0065 &   0.6261 f
  bp_fe_pc_gen_1/U1337/Q (MUX21X1)                                0.0533    0.0828     0.7089 f
  bp_fe_pc_gen_1/n710 (net)                     1       8.7867              0.0000     0.7089 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_34_/D (DFFX1)                 0.0533   -0.0093 &   0.6996 f
  data arrival time                                                                    0.6996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4981     0.4981
  clock reconvergence pessimism                                            -0.0831     0.4150
  bp_fe_pc_gen_1/icache_miss_pc_reg_34_/CLK (DFFX1)                         0.0000     0.4150 r
  library hold time                                                         0.0150     0.4300
  data required time                                                                   0.4300
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4300
  data arrival time                                                                   -0.6996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2696


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3827     0.3827
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__252_/CLK (DFFX1)   0.1525   0.0000   0.3827 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__252_/Q (DFFX1)   0.0479   0.2127   0.5954 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[252] (net)     2  10.2780   0.0000   0.5954 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1506/IN1 (MUX21X1)   0.0479  -0.0050 &   0.5904 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1506/Q (MUX21X1)   0.0558   0.0828   0.6733 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n256 (net)     1   9.6946   0.0000   0.6733 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__252_/D (DFFX1)   0.0558  -0.0108 &   0.6624 f
  data arrival time                                                                    0.6624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4135     0.4135
  clock reconvergence pessimism                                            -0.0307     0.3828
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__252_/CLK (DFFX1)   0.0000   0.3828 r
  library hold time                                                         0.0100     0.3927
  data required time                                                                   0.3927
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3927
  data arrival time                                                                   -0.6624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2697


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4274     0.4274
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_/CLK (DFFX1)   0.2410   0.0000   0.4274 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_/Q (DFFX1)   0.0492   0.2212   0.6486 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[810] (net)     2  10.9719   0.0000   0.6486 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U885/IN1 (MUX21X1)   0.0492  -0.0069 &   0.6416 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U885/Q (MUX21X1)   0.0545   0.0822   0.7238 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n814 (net)     1   9.1951   0.0000   0.7238 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_/D (DFFX1)   0.0545  -0.0096 &   0.7142 f
  data arrival time                                                                    0.7142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4601     0.4601
  clock reconvergence pessimism                                            -0.0327     0.4274
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__271_/CLK (DFFX1)   0.0000   0.4274 r
  library hold time                                                         0.0170     0.4444
  data required time                                                                   0.4444
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4444
  data arrival time                                                                   -0.7142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2697


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4271     0.4271
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__121_/CLK (DFFX1)   0.1457   0.0000   0.4271 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__121_/Q (DFFX1)   0.0446   0.2099   0.6370 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[661] (net)     2   8.7900   0.0000   0.6370 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1053/IN1 (MUX21X1)   0.0446  -0.0003 &   0.6367 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1053/Q (MUX21X1)   0.0496   0.0778   0.7145 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n665 (net)     1   7.4255   0.0000   0.7145 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__121_/D (DFFX1)   0.0496  -0.0049 &   0.7097 f
  data arrival time                                                                    0.7097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4517     0.4517
  clock reconvergence pessimism                                            -0.0228     0.4289
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__121_/CLK (DFFX1)   0.0000   0.4289 r
  library hold time                                                         0.0110     0.4399
  data required time                                                                   0.4399
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4399
  data arrival time                                                                   -0.7097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2698


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_403_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_403_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3578     0.3578
  icache_1/lce/lce_cmd/data_r_reg_403_/CLK (DFFX1)                0.1902    0.0000     0.3578 r
  icache_1/lce/lce_cmd/data_r_reg_403_/Q (DFFX1)                  0.0389    0.2095     0.5673 f
  icache_1/lce/lce_cmd/data_r[403] (net)        2       6.3682              0.0000     0.5673 f
  icache_1/lce/lce_cmd/U681/IN2 (AO22X1)                          0.0389   -0.0029 &   0.5644 f
  icache_1/lce/lce_cmd/U681/Q (AO22X1)                            0.0396    0.0841     0.6484 f
  icache_1/lce/lce_cmd/n286 (net)               1       4.5954              0.0000     0.6484 f
  icache_1/lce/lce_cmd/data_r_reg_403_/D (DFFX1)                  0.0396   -0.0021 &   0.6464 f
  data arrival time                                                                    0.6464

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4381     0.4381
  clock reconvergence pessimism                                            -0.0782     0.3600
  icache_1/lce/lce_cmd/data_r_reg_403_/CLK (DFFX1)                          0.0000     0.3600 r
  library hold time                                                         0.0166     0.3766
  data required time                                                                   0.3766
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3766
  data arrival time                                                                   -0.6464
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2698


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__311_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__311_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3817     0.3817
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__311_/CLK (DFFX1)   0.1524   0.0000   0.3817 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__311_/Q (DFFX1)   0.0493   0.2137   0.5954 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[850] (net)     2  10.8972   0.0000   0.5954 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U840/IN1 (MUX21X1)   0.0493  -0.0048 &   0.5906 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U840/Q (MUX21X1)   0.0511   0.0799   0.6704 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n854 (net)     1   7.9648   0.0000   0.6704 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__311_/D (DFFX1)   0.0511  -0.0077 &   0.6627 f
  data arrival time                                                                    0.6627

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  clock reconvergence pessimism                                            -0.0307     0.3818
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__311_/CLK (DFFX1)   0.0000   0.3818 r
  library hold time                                                         0.0111     0.3929
  data required time                                                                   0.3929
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3929
  data arrival time                                                                   -0.6627
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2698


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4180     0.4180
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/CLK (DFFX1)   0.1237   0.0000   0.4180 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/Q (DFFX1)   0.0527   0.2133   0.6313 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[572] (net)     2  12.3860   0.0000   0.6313 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1153/IN1 (MUX21X1)   0.0527  -0.0028 &   0.6285 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1153/Q (MUX21X1)   0.0459   0.0764   0.7049 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n576 (net)     1   6.0873   0.0000   0.7049 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/D (DFFX1)   0.0459  -0.0055 &   0.6994 f
  data arrival time                                                                    0.6994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4418     0.4418
  clock reconvergence pessimism                                            -0.0223     0.4195
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/CLK (DFFX1)   0.0000   0.4195 r
  library hold time                                                         0.0100     0.4295
  data required time                                                                   0.4295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4295
  data arrival time                                                                   -0.6994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2698


  Startpoint: bp_fe_pc_gen_1/pc_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/last_pc_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  bp_fe_pc_gen_1/pc_reg_25_/CLK (DFFX1)                           0.1639    0.0000     0.3865 r
  bp_fe_pc_gen_1/pc_reg_25_/Q (DFFX1)                             0.0806    0.2346     0.6212 f
  bp_fe_pc_gen_1/pc_gen_icache_o[25] (net)      6      24.8209              0.0000     0.6212 f
  bp_fe_pc_gen_1/U1355/IN1 (MUX21X1)                              0.0806   -0.0016 &   0.6196 f
  bp_fe_pc_gen_1/U1355/Q (MUX21X1)                                0.0632    0.0932     0.7128 f
  bp_fe_pc_gen_1/n738 (net)                     1      11.9989              0.0000     0.7128 f
  bp_fe_pc_gen_1/last_pc_reg_25_/D (DFFX1)                        0.0632   -0.0129 &   0.6998 f
  data arrival time                                                                    0.6998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5004     0.5004
  clock reconvergence pessimism                                            -0.0831     0.4172
  bp_fe_pc_gen_1/last_pc_reg_25_/CLK (DFFX1)                                0.0000     0.4172 r
  library hold time                                                         0.0128     0.4300
  data required time                                                                   0.4300
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4300
  data arrival time                                                                   -0.6998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2698


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__210_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__210_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4214     0.4214
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__210_/CLK (DFFX1)   0.1237   0.0000   0.4214 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__210_/Q (DFFX1)   0.0474   0.2097   0.6311 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[750] (net)     2  10.0551   0.0000   0.6311 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U955/IN1 (MUX21X1)   0.0474  -0.0047 &   0.6263 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U955/Q (MUX21X1)   0.0526   0.0805   0.7068 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n754 (net)     1   8.5112   0.0000   0.7068 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__210_/D (DFFX1)   0.0526  -0.0056 &   0.7012 f
  data arrival time                                                                    0.7012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4452     0.4452
  clock reconvergence pessimism                                            -0.0223     0.4229
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__210_/CLK (DFFX1)   0.0000   0.4229 r
  library hold time                                                         0.0084     0.4313
  data required time                                                                   0.4313
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4313
  data arrival time                                                                   -0.7012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2699


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4362     0.4362
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_/CLK (DFFX1)   0.1554   0.0000   0.4362 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_/Q (DFFX1)   0.0491   0.2138   0.6500 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[707] (net)     2  10.8069   0.0000   0.6500 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1003/IN1 (MUX21X1)   0.0491  -0.0055 &   0.6444 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1003/Q (MUX21X1)   0.0549   0.0824   0.7269 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n711 (net)     1   9.3397   0.0000   0.7269 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_/D (DFFX1)   0.0549  -0.0085 &   0.7183 f
  data arrival time                                                                    0.7183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4603     0.4603
  clock reconvergence pessimism                                            -0.0223     0.4380
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__167_/CLK (DFFX1)   0.0000   0.4380 r
  library hold time                                                         0.0104     0.4484
  data required time                                                                   0.4484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4484
  data arrival time                                                                   -0.7183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2699


  Startpoint: icache_1/lce/lce_cmd/data_r_reg_220_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd/data_r_reg_220_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3558     0.3558
  icache_1/lce/lce_cmd/data_r_reg_220_/CLK (DFFX1)                0.1527    0.0000     0.3558 r
  icache_1/lce/lce_cmd/data_r_reg_220_/Q (DFFX1)                  0.0383    0.2058     0.5616 f
  icache_1/lce/lce_cmd/data_r[220] (net)        2       6.0710              0.0000     0.5616 f
  icache_1/lce/lce_cmd/U458/IN2 (AO22X1)                          0.0383    0.0001 &   0.5617 f
  icache_1/lce/lce_cmd/U458/Q (AO22X1)                            0.0418    0.0847     0.6464 f
  icache_1/lce/lce_cmd/n656 (net)               1       4.9344              0.0000     0.6464 f
  icache_1/lce/lce_cmd/data_r_reg_220_/D (DFFX1)                  0.0418   -0.0034 &   0.6430 f
  data arrival time                                                                    0.6430

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                            -0.0486     0.3598
  icache_1/lce/lce_cmd/data_r_reg_220_/CLK (DFFX1)                          0.0000     0.3598 r
  library hold time                                                         0.0133     0.3731
  data required time                                                                   0.3731
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3731
  data arrival time                                                                   -0.6430
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2699


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__1_/CLK (DFFX1)   0.1732   0.0000   0.3781 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__1_/Q (DFFX1)   0.0487   0.2151   0.5932 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[23] (net)     3  10.6646   0.0000   0.5932 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U141/IN2 (MUX21X1)   0.0487   0.0003 &   0.5934 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U141/Q (MUX21X1)   0.0447   0.0772   0.6707 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n127 (net)     1   6.4084   0.0000   0.6707 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__1_/D (DFFX1)   0.0447  -0.0053 &   0.6654 f
  data arrival time                                                                    0.6654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4241     0.4241
  clock reconvergence pessimism                                            -0.0429     0.3813
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_11__1_/CLK (DFFX1)   0.0000   0.3813 r
  library hold time                                                         0.0142     0.3954
  data required time                                                                   0.3954
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3954
  data arrival time                                                                   -0.6654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2700


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_477_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_477_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4210     0.4210
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_477_/CLK (DFFX1)   0.2634   0.0000   0.4210 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_477_/Q (DFFX1)   0.0412   0.2173   0.6383 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[477] (net)     2   7.4669   0.0000   0.6383 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U544/IN1 (AO22X1)   0.0412  -0.0029 &   0.6354 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U544/Q (AO22X1)   0.0428   0.0832   0.7186 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n1034 (net)     1   5.4627   0.0000   0.7186 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_477_/D (DFFX1)   0.0428  -0.0028 &   0.7158 f
  data arrival time                                                                    0.7158

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4678     0.4678
  clock reconvergence pessimism                                            -0.0429     0.4250
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_477_/CLK (DFFX1)   0.0000   0.4250 r
  library hold time                                                         0.0208     0.4458
  data required time                                                                   0.4458
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4458
  data arrival time                                                                   -0.7158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2700


  Startpoint: icache_1/eaddr_tl_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4158     0.4158
  icache_1/eaddr_tl_r_reg_47_/CLK (DFFX1)                         0.2109    0.0000     0.4158 r
  icache_1/eaddr_tl_r_reg_47_/Q (DFFX1)                           0.0379    0.2105     0.6263 f
  icache_1/eaddr_tl_r[47] (net)                 2       5.9846              0.0000     0.6263 f
  icache_1/U235/IN2 (AO22X1)                                      0.0379    0.0001 &   0.6264 f
  icache_1/U235/Q (AO22X1)                                        0.0373    0.0819     0.7082 f
  icache_1/n448 (net)                           1       3.7137              0.0000     0.7082 f
  icache_1/eaddr_tv_r_reg_47_/D (DFFX1)                           0.0373   -0.0014 &   0.7069 f
  data arrival time                                                                    0.7069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5015     0.5015
  clock reconvergence pessimism                                            -0.0831     0.4183
  icache_1/eaddr_tv_r_reg_47_/CLK (DFFX1)                                   0.0000     0.4183 r
  library hold time                                                         0.0186     0.4369
  data required time                                                                   0.4369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4369
  data arrival time                                                                   -0.7069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2700


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_389_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_389_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_389_/CLK (DFFX1)   0.1806   0.0000   0.3784 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_389_/Q (DFFX1)   0.0414   0.2107   0.5891 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[389] (net)     2   7.4415   0.0000   0.5891 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U645/IN1 (AO22X1)   0.0414  -0.0016 &   0.5875 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U645/Q (AO22X1)   0.0441   0.0843   0.6718 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n858 (net)     1   5.9179   0.0000   0.6718 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_389_/D (DFFX1)   0.0441  -0.0055 &   0.6663 f
  data arrival time                                                                    0.6663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4244     0.4244
  clock reconvergence pessimism                                            -0.0429     0.3815
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_389_/CLK (DFFX1)   0.0000   0.3815 r
  library hold time                                                         0.0148     0.3963
  data required time                                                                   0.3963
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3963
  data arrival time                                                                   -0.6663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2700


  Startpoint: icache_1/eaddr_tl_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  icache_1/eaddr_tl_r_reg_59_/CLK (DFFX1)                         0.2106    0.0000     0.4116 r
  icache_1/eaddr_tl_r_reg_59_/Q (DFFX1)                           0.0488    0.2183     0.6299 f
  icache_1/eaddr_tl_r[59] (net)                 2      10.7451              0.0000     0.6299 f
  icache_1/U935/IN4 (AO22X1)                                      0.0488   -0.0065 &   0.6234 f
  icache_1/U935/Q (AO22X1)                                        0.0504    0.0843     0.7077 f
  icache_1/n523 (net)                           1       8.7148              0.0000     0.7077 f
  icache_1/eaddr_tl_r_reg_59_/D (DFFX1)                           0.0504   -0.0082 &   0.6995 f
  data arrival time                                                                    0.6995

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4970     0.4970
  clock reconvergence pessimism                                            -0.0831     0.4139
  icache_1/eaddr_tl_r_reg_59_/CLK (DFFX1)                                   0.0000     0.4139 r
  library hold time                                                         0.0156     0.4295
  data required time                                                                   0.4295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4295
  data arrival time                                                                   -0.6995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2700


  Startpoint: bp_fe_pc_gen_1/pc_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  bp_fe_pc_gen_1/pc_reg_38_/CLK (DFFX1)                           0.1188    0.0000     0.3673 r
  bp_fe_pc_gen_1/pc_reg_38_/Q (DFFX1)                             0.1163    0.2481 @   0.6154 f
  bp_fe_pc_gen_1/pc_gen_icache_o[38] (net)      6      38.7319              0.0000     0.6154 f
  bp_fe_pc_gen_1/pc_gen_icache_o[38] (bp_fe_pc_gen_22_22_64_9_5_22_32_10_80000124_1_0)   0.0000   0.6154 f
  pc_gen_icache[38] (net)                              38.7319              0.0000     0.6154 f
  icache_1/pc_gen_icache_vaddr_i[38] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6154 f
  icache_1/pc_gen_icache_vaddr_i[38] (net)             38.7319              0.0000     0.6154 f
  icache_1/U216/IN4 (AO22X1)                                      0.1163    0.0010 @   0.6164 f
  icache_1/U216/Q (AO22X1)                                        0.0406    0.0894     0.7059 f
  icache_1/n397 (net)                           1       4.3997              0.0000     0.7059 f
  icache_1/eaddr_tl_r_reg_38_/D (DFFX1)                           0.0406    0.0001 &   0.7059 f
  data arrival time                                                                    0.7059

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5012     0.5012
  clock reconvergence pessimism                                            -0.0831     0.4181
  icache_1/eaddr_tl_r_reg_38_/CLK (DFFX1)                                   0.0000     0.4181 r
  library hold time                                                         0.0178     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.7059
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2700


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4137     0.4137
  bp_fe_pc_gen_1/last_pc_reg_35_/CLK (DFFX1)                      0.2108    0.0000     0.4137 r
  bp_fe_pc_gen_1/last_pc_reg_35_/Q (DFFX1)                        0.0457    0.2162     0.6300 f
  bp_fe_pc_gen_1/last_pc[35] (net)              2       9.3646              0.0000     0.6300 f
  bp_fe_pc_gen_1/U1335/IN1 (MUX21X1)                              0.0457   -0.0026 &   0.6273 f
  bp_fe_pc_gen_1/U1335/Q (MUX21X1)                                0.0501    0.0784     0.7057 f
  bp_fe_pc_gen_1/n707 (net)                     1       7.5948              0.0000     0.7057 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_35_/D (DFFX1)                 0.0501   -0.0051 &   0.7007 f
  data arrival time                                                                    0.7007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4981     0.4981
  clock reconvergence pessimism                                            -0.0831     0.4149
  bp_fe_pc_gen_1/icache_miss_pc_reg_35_/CLK (DFFX1)                         0.0000     0.4149 r
  library hold time                                                         0.0157     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.7007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2701


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__396_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__396_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3829     0.3829
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__396_/CLK (DFFX1)   0.1525   0.0000   0.3829 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__396_/Q (DFFX1)   0.0524   0.2158   0.5987 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[396] (net)     2  12.2895   0.0000   0.5987 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1346/IN1 (MUX21X1)   0.0524  -0.0085 &   0.5902 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1346/Q (MUX21X1)   0.0524   0.0813   0.6715 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n400 (net)     1   8.4129   0.0000   0.6715 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__396_/D (DFFX1)   0.0524  -0.0077 &   0.6638 f
  data arrival time                                                                    0.6638

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4137     0.4137
  clock reconvergence pessimism                                            -0.0307     0.3829
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__396_/CLK (DFFX1)   0.0000   0.3829 r
  library hold time                                                         0.0108     0.3937
  data required time                                                                   0.3937
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3937
  data arrival time                                                                   -0.6638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2701


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_73_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4199     0.4199
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_73_/CLK (DFFX1)   0.2629   0.0000   0.4199 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_73_/Q (DFFX1)   0.0417   0.2176   0.6375 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[73] (net)     2   7.6716   0.0000   0.6375 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U992/IN1 (AO22X1)   0.0417  -0.0039 &   0.6337 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U992/Q (AO22X1)   0.0449   0.0850   0.7186 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n226 (net)     1   6.1858   0.0000   0.7186 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_73_/D (DFFX1)   0.0449  -0.0043 &   0.7143 f
  data arrival time                                                                    0.7143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4668     0.4668
  clock reconvergence pessimism                                            -0.0429     0.4239
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_73_/CLK (DFFX1)   0.0000   0.4239 r
  library hold time                                                         0.0204     0.4443
  data required time                                                                   0.4443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4443
  data arrival time                                                                   -0.7143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2701


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__1_/CLK (DFFX1)   0.1732   0.0000   0.3782 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__1_/Q (DFFX1)   0.0500   0.2160   0.5941 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem[27] (net)     3  11.2594   0.0000   0.5941 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U147/IN2 (MUX21X1)   0.0500  -0.0005 &   0.5936 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/U147/Q (MUX21X1)   0.0400   0.0730   0.6666 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/n131 (net)     1   4.5071   0.0000   0.6666 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__1_/D (DFFX1)   0.0400   0.0001 &   0.6667 f
  data arrival time                                                                    0.6667

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4242     0.4242
  clock reconvergence pessimism                                            -0.0429     0.3813
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/bht_1/mem_reg_13__1_/CLK (DFFX1)   0.0000   0.3813 r
  library hold time                                                         0.0152     0.3966
  data required time                                                                   0.3966
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3966
  data arrival time                                                                   -0.6667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2701


  Startpoint: bp_fe_pc_gen_1/last_pc_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4146     0.4146
  bp_fe_pc_gen_1/last_pc_reg_42_/CLK (DFFX1)                      0.2109    0.0000     0.4146 r
  bp_fe_pc_gen_1/last_pc_reg_42_/Q (DFFX1)                        0.0422    0.2139     0.6284 f
  bp_fe_pc_gen_1/last_pc[42] (net)              2       7.8324              0.0000     0.6284 f
  bp_fe_pc_gen_1/U1320/IN1 (MUX21X1)                              0.0422    0.0002 &   0.6286 f
  bp_fe_pc_gen_1/U1320/Q (MUX21X1)                                0.0502    0.0778     0.7064 f
  bp_fe_pc_gen_1/n686 (net)                     1       7.6647              0.0000     0.7064 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_42_/D (DFFX1)                 0.0502   -0.0046 &   0.7018 f
  data arrival time                                                                    0.7018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4992     0.4992
  clock reconvergence pessimism                                            -0.0831     0.4161
  bp_fe_pc_gen_1/icache_miss_pc_reg_42_/CLK (DFFX1)                         0.0000     0.4161 r
  library hold time                                                         0.0157     0.4317
  data required time                                                                   0.4317
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4317
  data arrival time                                                                   -0.7018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2701


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__356_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__356_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__356_/CLK (DFFX1)   0.2133   0.0000   0.4169 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__356_/Q (DFFX1)   0.0456   0.2163   0.6333 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[895] (net)     2   9.3195   0.0000   0.6333 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U791/IN1 (MUX21X1)   0.0456  -0.0049 &   0.6284 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U791/Q (MUX21X1)   0.0507   0.0789   0.7073 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n899 (net)     1   7.8504   0.0000   0.7073 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__356_/D (DFFX1)   0.0507  -0.0044 &   0.7029 f
  data arrival time                                                                    0.7029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4550     0.4550
  clock reconvergence pessimism                                            -0.0379     0.4171
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__356_/CLK (DFFX1)   0.0000   0.4171 r
  library hold time                                                         0.0157     0.4328
  data required time                                                                   0.4328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4328
  data arrival time                                                                   -0.7029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2701


  Startpoint: icache_1/vaddr_tl_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/vaddr_tl_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3933     0.3933
  icache_1/vaddr_tl_r_reg_7_/CLK (DFFX1)                          0.0412    0.0000     0.3933 r
  icache_1/vaddr_tl_r_reg_7_/Q (DFFX1)                            0.0498    0.1769     0.5702 r
  icache_1/vaddr_tl_r[7] (net)                  2       8.7467              0.0000     0.5702 r
  icache_1/U950/IN4 (AO22X1)                                      0.0498   -0.0014 &   0.5688 r
  icache_1/U950/Q (AO22X1)                                        0.0380    0.0681     0.6369 r
  icache_1/n151 (net)                           1       4.1858              0.0000     0.6369 r
  icache_1/vaddr_tl_r_reg_7_/D (DFFX1)                            0.0380   -0.0005 &   0.6364 r
  data arrival time                                                                    0.6364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4396     0.4396
  clock reconvergence pessimism                                            -0.0429     0.3967
  icache_1/vaddr_tl_r_reg_7_/CLK (DFFX1)                                    0.0000     0.3967 r
  library hold time                                                        -0.0305     0.3663
  data required time                                                                   0.3663
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3663
  data arrival time                                                                   -0.6364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2701


  Startpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/icache_miss_pc_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3671     0.3671
  bp_fe_pc_gen_1/icache_miss_pc_reg_41_/CLK (DFFX1)               0.1189    0.0000     0.3671 r
  bp_fe_pc_gen_1/icache_miss_pc_reg_41_/Q (DFFX1)                 0.0565    0.2152     0.5822 f
  bp_fe_pc_gen_1/icache_miss_pc[41] (net)       2      14.1152              0.0000     0.5822 f
  bp_fe_pc_gen_1/U1322/IN2 (MUX21X1)                              0.0565   -0.0117 &   0.5706 f
  bp_fe_pc_gen_1/U1322/Q (MUX21X1)                                0.0617    0.0897     0.6603 f
  bp_fe_pc_gen_1/n689 (net)                     1      11.8240              0.0000     0.6603 f
  bp_fe_pc_gen_1/icache_miss_pc_reg_41_/D (DFFX1)                 0.0617   -0.0136 &   0.6467 f
  data arrival time                                                                    0.6467

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4540     0.4540
  clock reconvergence pessimism                                            -0.0831     0.3708
  bp_fe_pc_gen_1/icache_miss_pc_reg_41_/CLK (DFFX1)                         0.0000     0.3708 r
  library hold time                                                         0.0058     0.3766
  data required time                                                                   0.3766
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3766
  data arrival time                                                                   -0.6467
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2701


  Startpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3787     0.3787
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_56_/CLK (DFFX1)   0.1734   0.0000   0.3787 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_56_/Q (DFFX1)   0.0437   0.2117   0.5903 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid[56] (net)     2   8.4424   0.0000   0.5903 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1012/IN1 (AO22X1)   0.0437  -0.0055 &   0.5849 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U1012/Q (AO22X1)   0.0520   0.0905   0.6754 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/n192 (net)     1   8.6677   0.0000   0.6754 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_56_/D (DFFX1)   0.0520  -0.0109 &   0.6644 f
  data arrival time                                                                    0.6644

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4247     0.4247
  clock reconvergence pessimism                                            -0.0429     0.3818
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/valid_reg_56_/CLK (DFFX1)   0.0000   0.3818 r
  library hold time                                                         0.0125     0.3943
  data required time                                                                   0.3943
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3943
  data arrival time                                                                   -0.6644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2701


1
