-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity output_result_9 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_outputs_AWVALID : OUT STD_LOGIC;
    m_axi_outputs_AWREADY : IN STD_LOGIC;
    m_axi_outputs_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_outputs_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_outputs_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_outputs_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_outputs_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_outputs_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_outputs_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_outputs_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_outputs_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_outputs_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_WVALID : OUT STD_LOGIC;
    m_axi_outputs_WREADY : IN STD_LOGIC;
    m_axi_outputs_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_outputs_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_outputs_WLAST : OUT STD_LOGIC;
    m_axi_outputs_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_ARVALID : OUT STD_LOGIC;
    m_axi_outputs_ARREADY : IN STD_LOGIC;
    m_axi_outputs_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_outputs_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_outputs_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_outputs_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_outputs_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_outputs_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_outputs_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_outputs_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_outputs_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_outputs_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_RVALID : IN STD_LOGIC;
    m_axi_outputs_RREADY : OUT STD_LOGIC;
    m_axi_outputs_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_outputs_RLAST : IN STD_LOGIC;
    m_axi_outputs_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_outputs_BVALID : IN STD_LOGIC;
    m_axi_outputs_BREADY : OUT STD_LOGIC;
    m_axi_outputs_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_outputs_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_outputs_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    outputs_offset_dout : IN STD_LOGIC_VECTOR (30 downto 0);
    outputs_offset_empty_n : IN STD_LOGIC;
    outputs_offset_read : OUT STD_LOGIC;
    inputs_offset_c_dout : IN STD_LOGIC_VECTOR (17 downto 0);
    inputs_offset_c_empty_n : IN STD_LOGIC;
    inputs_offset_c_read : OUT STD_LOGIC;
    output_buffer_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_0_V_empty_n : IN STD_LOGIC;
    output_buffer_0_V_read : OUT STD_LOGIC;
    output_buffer_1_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer_1_V_empty_n : IN STD_LOGIC;
    output_buffer_1_V_read : OUT STD_LOGIC;
    result_buffer_V_dout : IN STD_LOGIC;
    result_buffer_V_empty_n : IN STD_LOGIC;
    result_buffer_V_read : OUT STD_LOGIC;
    result_c_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    result_c_V_empty_n : IN STD_LOGIC;
    result_c_V_read : OUT STD_LOGIC;
    result_r_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    result_r_V_empty_n : IN STD_LOGIC;
    result_r_V_read : OUT STD_LOGIC;
    result_n_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    result_n_V_empty_n : IN STD_LOGIC;
    result_n_V_read : OUT STD_LOGIC;
    cntl_V_din : OUT STD_LOGIC;
    cntl_V_full_n : IN STD_LOGIC;
    cntl_V_write : OUT STD_LOGIC );
end;


architecture behav of output_result_9 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal outputs_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal outputs_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_618_i_i_i_reg_536 : STD_LOGIC_VECTOR (0 downto 0);
    signal outputs_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal outputs_offset_blk_n : STD_LOGIC;
    signal inputs_offset_c_blk_n : STD_LOGIC;
    signal cntl_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_615_i_i_i_fu_365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_380_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_0_i_i_i_i_reg_234 : STD_LOGIC_VECTOR (30 downto 0);
    signal outputs_offset_cast_s_fu_255_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal outputs_offset_cast_s_reg_462 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal sext_cast_i_i_fu_259_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_cast_i_i_reg_467 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_19_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_nbreadreq_fu_124_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cLoops_fu_289_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal cLoops_reg_481 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal rLoops_fu_311_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal rLoops_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal nLoops_fu_330_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal nLoops_reg_492 : STD_LOGIC_VECTOR (31 downto 0);
    signal base_addr_fu_355_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tn_fu_370_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tn_reg_505 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_predicate_op78_write_state5 : BOOLEAN;
    signal ap_block_state5 : BOOLEAN;
    signal tmp_13_fu_376_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_510 : STD_LOGIC_VECTOR (0 downto 0);
    signal tr_divS_fu_393_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tr_divS_reg_520 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal outputs_addr_reg_525 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_616_i_i_i_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal base_addr_d1_1_fu_427_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_618_i_i_i_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state8_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_sig_ioackin_m_axi_outputs_WREADY : STD_LOGIC;
    signal ap_block_state9_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_fu_442_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal base_addr_d2_1_fu_456_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal base_addr_d2_1_reg_555 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_sig_ioackin_m_axi_outputs_AWREADY : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state8 : STD_LOGIC;
    signal base_addr_d2_reg_191 : STD_LOGIC_VECTOR (31 downto 0);
    signal tn_0_i_i_i_i_reg_201 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_addr_d2_0_i_i_i_reg_212 : STD_LOGIC_VECTOR (31 downto 0);
    signal tr_divS_0_i_i_i_i_reg_223 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_18_load_i_i_reg_245 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_18_load_i_i_reg_245 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_cast_i_i_fu_417_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ioackin_m_axi_outputs_AWREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_m_axi_outputs_WREADY : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_9_fu_275_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_607_i_i_i_fu_283_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_297_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_609_i_i_i_fu_305_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_610_i_i_i_fu_319_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_611_i_i_i_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_343_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_338_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_i_i_fu_349_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tn_0_i_cast_i_i_i_fu_361_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tr_divS_0_i_cast_i_i_fu_384_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_cast_i_i_fu_399_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_1_i_i_fu_403_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_1_cast_i_i_fu_408_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sum_i_i_fu_412_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_0_i_cast_i_i_i_fu_433_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_259 : BOOLEAN;
    signal ap_condition_560 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_predicate_op78_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (tmp_20_fu_380_p1 = ap_const_lv1_0) and (tmp_615_i_i_i_fu_365_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_sig_ioackin_m_axi_outputs_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state8))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state8);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_sig_ioackin_m_axi_outputs_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_m_axi_outputs_AWREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_m_axi_outputs_AWREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                    if ((ap_sig_ioackin_m_axi_outputs_AWREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_m_axi_outputs_AWREADY <= ap_const_logic_0;
                    elsif ((m_axi_outputs_AWREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_m_axi_outputs_AWREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_m_axi_outputs_WREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_m_axi_outputs_WREADY <= ap_const_logic_0;
            else
                if ((ap_const_boolean_1 = ap_condition_560)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                        ap_reg_ioackin_m_axi_outputs_WREADY <= ap_const_logic_0;
                    elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (m_axi_outputs_WREADY = ap_const_logic_1))) then 
                        ap_reg_ioackin_m_axi_outputs_WREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_tmp_18_load_i_i_reg_245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_259)) then
                if (((tmp_13_reg_510 = ap_const_lv1_0) and (tmp_618_i_i_i_fu_437_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_18_load_i_i_reg_245 <= output_buffer_0_V_dout;
                elsif (((tmp_618_i_i_i_fu_437_p2 = ap_const_lv1_1) and (tmp_13_reg_510 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tmp_18_load_i_i_reg_245 <= output_buffer_1_V_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tmp_18_load_i_i_reg_245 <= ap_phi_reg_pp0_iter0_tmp_18_load_i_i_reg_245;
                end if;
            end if; 
        end if;
    end process;

    base_addr_d2_0_i_i_i_reg_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((m_axi_outputs_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                base_addr_d2_0_i_i_i_reg_212 <= base_addr_d2_1_reg_555;
            elsif ((not(((ap_predicate_op78_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_615_i_i_i_fu_365_p2 = ap_const_lv1_1))) then 
                base_addr_d2_0_i_i_i_reg_212 <= base_addr_d2_reg_191;
            end if; 
        end if;
    end process;

    base_addr_d2_reg_191_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_616_i_i_i_fu_388_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                base_addr_d2_reg_191 <= base_addr_d1_1_fu_427_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                base_addr_d2_reg_191 <= base_addr_fu_355_p2;
            end if; 
        end if;
    end process;

    i_0_i_i_i_i_reg_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_618_i_i_i_fu_437_p2 = ap_const_lv1_1))) then 
                i_0_i_i_i_i_reg_234 <= i_fu_442_p2;
            elsif (((ap_sig_ioackin_m_axi_outputs_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                i_0_i_i_i_i_reg_234 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    tn_0_i_i_i_i_reg_201_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_616_i_i_i_fu_388_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                tn_0_i_i_i_i_reg_201 <= tn_reg_505;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                tn_0_i_i_i_i_reg_201 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    tr_divS_0_i_i_i_i_reg_223_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((m_axi_outputs_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                tr_divS_0_i_i_i_i_reg_223 <= tr_divS_reg_520;
            elsif ((not(((ap_predicate_op78_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_615_i_i_i_fu_365_p2 = ap_const_lv1_1))) then 
                tr_divS_0_i_i_i_i_reg_223 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                base_addr_d2_1_reg_555 <= base_addr_d2_1_fu_456_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                cLoops_reg_481 <= cLoops_fu_289_p3;
                nLoops_reg_492 <= nLoops_fu_330_p3;
                rLoops_reg_487 <= rLoops_fu_311_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_616_i_i_i_fu_388_p2 = ap_const_lv1_1))) then
                outputs_addr_reg_525 <= sum_cast_i_i_fu_417_p1(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((inputs_offset_c_empty_n = ap_const_logic_0) or (outputs_offset_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    outputs_offset_cast_s_reg_462(17 downto 0) <= outputs_offset_cast_s_fu_255_p1(17 downto 0);
                    sext_cast_i_i_reg_467(30 downto 0) <= sext_cast_i_i_fu_259_p1(30 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op78_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_615_i_i_i_fu_365_p2 = ap_const_lv1_1))) then
                tmp_13_reg_510 <= tmp_13_fu_376_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_nbreadreq_fu_124_p3 = ap_const_lv1_1))) then
                tmp_19_reg_475 <= result_n_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_618_i_i_i_reg_536 <= tmp_618_i_i_i_fu_437_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op78_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                tn_reg_505 <= tn_fu_370_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tr_divS_reg_520 <= tr_divS_fu_393_p2;
            end if;
        end if;
    end process;
    outputs_offset_cast_s_reg_462(32 downto 18) <= "000000000000000";
    sext_cast_i_i_reg_467(33 downto 31) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axi_outputs_BVALID, outputs_offset_empty_n, inputs_offset_c_empty_n, cntl_V_full_n, ap_CS_fsm_state7, ap_CS_fsm_state14, ap_CS_fsm_state5, tmp_615_i_i_i_fu_365_p2, tmp_20_fu_380_p1, ap_CS_fsm_state3, tmp_nbreadreq_fu_124_p3, ap_predicate_op78_write_state5, ap_CS_fsm_state6, tmp_616_i_i_i_fu_388_p2, tmp_618_i_i_i_fu_437_p2, ap_enable_reg_pp0_iter0, ap_sig_ioackin_m_axi_outputs_AWREADY, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((inputs_offset_c_empty_n = ap_const_logic_0) or (outputs_offset_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_nbreadreq_fu_124_p3 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if ((not(((ap_predicate_op78_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (tmp_20_fu_380_p1 = ap_const_lv1_0) and (tmp_615_i_i_i_fu_365_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((ap_predicate_op78_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (tmp_615_i_i_i_fu_365_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_20_fu_380_p1 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not(((ap_predicate_op78_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_615_i_i_i_fu_365_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((tmp_616_i_i_i_fu_388_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_sig_ioackin_m_axi_outputs_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((tmp_618_i_i_i_fu_437_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((tmp_618_i_i_i_fu_437_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((m_axi_outputs_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(8);
    ap_CS_fsm_state14 <= ap_CS_fsm(12);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state9_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_const_boolean_1 = ap_block_state9_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state9_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_boolean_1 = ap_block_state9_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, outputs_offset_empty_n, inputs_offset_c_empty_n)
    begin
                ap_block_state1 <= ((inputs_offset_c_empty_n = ap_const_logic_0) or (outputs_offset_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state5_assign_proc : process(cntl_V_full_n, ap_predicate_op78_write_state5)
    begin
                ap_block_state5 <= ((ap_predicate_op78_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state8_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_io_assign_proc : process(tmp_618_i_i_i_reg_536, ap_sig_ioackin_m_axi_outputs_WREADY)
    begin
                ap_block_state9_io <= ((ap_sig_ioackin_m_axi_outputs_WREADY = ap_const_logic_0) and (tmp_618_i_i_i_reg_536 = ap_const_lv1_1));
    end process;

        ap_block_state9_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_259_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
                ap_condition_259 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_560_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_618_i_i_i_reg_536)
    begin
                ap_condition_560 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_618_i_i_i_reg_536 = ap_const_lv1_1));
    end process;


    ap_condition_pp0_exit_iter0_state8_assign_proc : process(tmp_618_i_i_i_fu_437_p2)
    begin
        if ((tmp_618_i_i_i_fu_437_p2 = ap_const_lv1_0)) then 
            ap_condition_pp0_exit_iter0_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, cntl_V_full_n, ap_CS_fsm_state5, tmp_615_i_i_i_fu_365_p2, tmp_20_fu_380_p1, ap_predicate_op78_write_state5)
    begin
        if ((not(((ap_predicate_op78_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (tmp_20_fu_380_p1 = ap_const_lv1_0) and (tmp_615_i_i_i_fu_365_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_tmp_18_load_i_i_reg_245 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op78_write_state5_assign_proc : process(tmp_615_i_i_i_fu_365_p2, tmp_20_fu_380_p1)
    begin
                ap_predicate_op78_write_state5 <= ((tmp_20_fu_380_p1 = ap_const_lv1_0) and (tmp_615_i_i_i_fu_365_p2 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(cntl_V_full_n, ap_CS_fsm_state5, tmp_615_i_i_i_fu_365_p2, tmp_20_fu_380_p1, ap_predicate_op78_write_state5)
    begin
        if ((not(((ap_predicate_op78_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (tmp_20_fu_380_p1 = ap_const_lv1_0) and (tmp_615_i_i_i_fu_365_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_m_axi_outputs_AWREADY_assign_proc : process(m_axi_outputs_AWREADY, ap_reg_ioackin_m_axi_outputs_AWREADY)
    begin
        if ((ap_reg_ioackin_m_axi_outputs_AWREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_m_axi_outputs_AWREADY <= m_axi_outputs_AWREADY;
        else 
            ap_sig_ioackin_m_axi_outputs_AWREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_m_axi_outputs_WREADY_assign_proc : process(m_axi_outputs_WREADY, ap_reg_ioackin_m_axi_outputs_WREADY)
    begin
        if ((ap_reg_ioackin_m_axi_outputs_WREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_m_axi_outputs_WREADY <= m_axi_outputs_WREADY;
        else 
            ap_sig_ioackin_m_axi_outputs_WREADY <= ap_const_logic_1;
        end if; 
    end process;

    base_addr_d1_1_fu_427_p2 <= std_logic_vector(unsigned(base_addr_d2_reg_191) + unsigned(ap_const_lv32_100));
    base_addr_d2_1_fu_456_p2 <= std_logic_vector(signed(base_addr_d2_0_i_i_i_reg_212) + signed(ap_const_lv32_10));
    base_addr_fu_355_p2 <= std_logic_vector(unsigned(tmp1_i_i_fu_349_p2) + unsigned(result_c_V_dout));
    cLoops_fu_289_p3 <= 
        ap_const_lv32_10 when (tmp_9_fu_275_p3(0) = '1') else 
        tmp_607_i_i_i_fu_283_p2;

    cntl_V_blk_n_assign_proc : process(cntl_V_full_n, ap_CS_fsm_state5, tmp_615_i_i_i_fu_365_p2, tmp_20_fu_380_p1)
    begin
        if (((tmp_20_fu_380_p1 = ap_const_lv1_0) and (tmp_615_i_i_i_fu_365_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            cntl_V_blk_n <= cntl_V_full_n;
        else 
            cntl_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cntl_V_din <= ap_const_logic_0;

    cntl_V_write_assign_proc : process(cntl_V_full_n, ap_CS_fsm_state5, ap_predicate_op78_write_state5)
    begin
        if ((not(((ap_predicate_op78_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (ap_predicate_op78_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            cntl_V_write <= ap_const_logic_1;
        else 
            cntl_V_write <= ap_const_logic_0;
        end if; 
    end process;

    i_0_i_cast_i_i_i_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i_i_i_i_reg_234),32));
    i_fu_442_p2 <= std_logic_vector(unsigned(i_0_i_i_i_i_reg_234) + unsigned(ap_const_lv31_1));

    inputs_offset_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, inputs_offset_c_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            inputs_offset_c_blk_n <= inputs_offset_c_empty_n;
        else 
            inputs_offset_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    inputs_offset_c_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, outputs_offset_empty_n, inputs_offset_c_empty_n)
    begin
        if ((not(((inputs_offset_c_empty_n = ap_const_logic_0) or (outputs_offset_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            inputs_offset_c_read <= ap_const_logic_1;
        else 
            inputs_offset_c_read <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_outputs_ARADDR <= ap_const_lv32_0;
    m_axi_outputs_ARBURST <= ap_const_lv2_0;
    m_axi_outputs_ARCACHE <= ap_const_lv4_0;
    m_axi_outputs_ARID <= ap_const_lv1_0;
    m_axi_outputs_ARLEN <= ap_const_lv32_0;
    m_axi_outputs_ARLOCK <= ap_const_lv2_0;
    m_axi_outputs_ARPROT <= ap_const_lv3_0;
    m_axi_outputs_ARQOS <= ap_const_lv4_0;
    m_axi_outputs_ARREGION <= ap_const_lv4_0;
    m_axi_outputs_ARSIZE <= ap_const_lv3_0;
    m_axi_outputs_ARUSER <= ap_const_lv1_0;
    m_axi_outputs_ARVALID <= ap_const_logic_0;
    m_axi_outputs_AWADDR <= outputs_addr_reg_525;
    m_axi_outputs_AWBURST <= ap_const_lv2_0;
    m_axi_outputs_AWCACHE <= ap_const_lv4_0;
    m_axi_outputs_AWID <= ap_const_lv1_0;
    m_axi_outputs_AWLEN <= cLoops_reg_481;
    m_axi_outputs_AWLOCK <= ap_const_lv2_0;
    m_axi_outputs_AWPROT <= ap_const_lv3_0;
    m_axi_outputs_AWQOS <= ap_const_lv4_0;
    m_axi_outputs_AWREGION <= ap_const_lv4_0;
    m_axi_outputs_AWSIZE <= ap_const_lv3_0;
    m_axi_outputs_AWUSER <= ap_const_lv1_0;

    m_axi_outputs_AWVALID_assign_proc : process(ap_CS_fsm_state7, ap_reg_ioackin_m_axi_outputs_AWREADY)
    begin
        if (((ap_reg_ioackin_m_axi_outputs_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_outputs_AWVALID <= ap_const_logic_1;
        else 
            m_axi_outputs_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_outputs_BREADY_assign_proc : process(m_axi_outputs_BVALID, ap_CS_fsm_state14)
    begin
        if (((m_axi_outputs_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            m_axi_outputs_BREADY <= ap_const_logic_1;
        else 
            m_axi_outputs_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_outputs_RREADY <= ap_const_logic_0;
    m_axi_outputs_WDATA <= ap_phi_reg_pp0_iter1_tmp_18_load_i_i_reg_245;
    m_axi_outputs_WID <= ap_const_lv1_0;
    m_axi_outputs_WLAST <= ap_const_logic_0;
    m_axi_outputs_WSTRB <= ap_const_lv2_3;
    m_axi_outputs_WUSER <= ap_const_lv1_0;

    m_axi_outputs_WVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_618_i_i_i_reg_536, ap_reg_ioackin_m_axi_outputs_WREADY, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_reg_ioackin_m_axi_outputs_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_618_i_i_i_reg_536 = ap_const_lv1_1))) then 
            m_axi_outputs_WVALID <= ap_const_logic_1;
        else 
            m_axi_outputs_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    nLoops_fu_330_p3 <= 
        ap_const_lv32_2 when (tmp_611_i_i_i_fu_324_p2(0) = '1') else 
        tmp_610_i_i_i_fu_319_p2;

    output_buffer_0_V_read_assign_proc : process(output_buffer_0_V_empty_n, ap_CS_fsm_pp0_stage0, tmp_13_reg_510, tmp_618_i_i_i_fu_437_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((tmp_13_reg_510 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_0_V_empty_n = ap_const_logic_1) and (tmp_618_i_i_i_fu_437_p2 = ap_const_lv1_1))) then 
            output_buffer_0_V_read <= ap_const_logic_1;
        else 
            output_buffer_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_1_V_read_assign_proc : process(output_buffer_1_V_empty_n, ap_CS_fsm_pp0_stage0, tmp_13_reg_510, tmp_618_i_i_i_fu_437_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (output_buffer_1_V_empty_n = ap_const_logic_1) and (tmp_618_i_i_i_fu_437_p2 = ap_const_lv1_1) and (tmp_13_reg_510 = ap_const_lv1_1))) then 
            output_buffer_1_V_read <= ap_const_logic_1;
        else 
            output_buffer_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    outputs_blk_n_AW_assign_proc : process(m_axi_outputs_AWREADY, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            outputs_blk_n_AW <= m_axi_outputs_AWREADY;
        else 
            outputs_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    outputs_blk_n_B_assign_proc : process(m_axi_outputs_BVALID, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            outputs_blk_n_B <= m_axi_outputs_BVALID;
        else 
            outputs_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    outputs_blk_n_W_assign_proc : process(m_axi_outputs_WREADY, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_618_i_i_i_reg_536)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_618_i_i_i_reg_536 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outputs_blk_n_W <= m_axi_outputs_WREADY;
        else 
            outputs_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    outputs_offset_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, outputs_offset_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            outputs_offset_blk_n <= outputs_offset_empty_n;
        else 
            outputs_offset_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outputs_offset_cast_s_fu_255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(inputs_offset_c_dout),33));

    outputs_offset_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, outputs_offset_empty_n, inputs_offset_c_empty_n)
    begin
        if ((not(((inputs_offset_c_empty_n = ap_const_logic_0) or (outputs_offset_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            outputs_offset_read <= ap_const_logic_1;
        else 
            outputs_offset_read <= ap_const_logic_0;
        end if; 
    end process;

    rLoops_fu_311_p3 <= 
        ap_const_lv32_10 when (tmp_10_fu_297_p3(0) = '1') else 
        tmp_609_i_i_i_fu_305_p2;

    result_buffer_V_read_assign_proc : process(result_buffer_V_empty_n, cntl_V_full_n, ap_CS_fsm_state5, tmp_615_i_i_i_fu_365_p2, ap_predicate_op78_write_state5)
    begin
        if ((not(((ap_predicate_op78_write_state5 = ap_const_boolean_1) and (cntl_V_full_n = ap_const_logic_0))) and (tmp_615_i_i_i_fu_365_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (result_buffer_V_empty_n = ap_const_logic_1))) then 
            result_buffer_V_read <= ap_const_logic_1;
        else 
            result_buffer_V_read <= ap_const_logic_0;
        end if; 
    end process;


    result_c_V_read_assign_proc : process(result_c_V_empty_n, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (result_c_V_empty_n = ap_const_logic_1))) then 
            result_c_V_read <= ap_const_logic_1;
        else 
            result_c_V_read <= ap_const_logic_0;
        end if; 
    end process;


    result_n_V_read_assign_proc : process(result_n_V_empty_n, ap_CS_fsm_state3, tmp_nbreadreq_fu_124_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (result_n_V_empty_n = ap_const_logic_1) and (tmp_nbreadreq_fu_124_p3 = ap_const_lv1_1))) then 
            result_n_V_read <= ap_const_logic_1;
        else 
            result_n_V_read <= ap_const_logic_0;
        end if; 
    end process;


    result_r_V_read_assign_proc : process(result_r_V_empty_n, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (result_r_V_empty_n = ap_const_logic_1))) then 
            result_r_V_read <= ap_const_logic_1;
        else 
            result_r_V_read <= ap_const_logic_0;
        end if; 
    end process;

    sext_cast_i_i_fu_259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outputs_offset_dout),34));
        sum_cast_i_i_fu_417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_i_i_fu_412_p2),64));

    sum_i_i_fu_412_p2 <= std_logic_vector(unsigned(sext_cast_i_i_reg_467) + unsigned(tmp_1_cast_i_i_fu_408_p1));
    tmp1_i_i_fu_349_p2 <= std_logic_vector(unsigned(tmp_12_fu_343_p2) + unsigned(tmp_11_fu_338_p2));
    tmp_10_fu_297_p3 <= result_r_V_dout(31 downto 31);
    tmp_11_fu_338_p2 <= std_logic_vector(shift_left(unsigned(tmp_19_reg_475),to_integer(unsigned('0' & ap_const_lv32_8(31-1 downto 0)))));
    tmp_12_fu_343_p2 <= std_logic_vector(shift_left(unsigned(result_r_V_dout),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));
    tmp_13_fu_376_p1 <= tn_0_i_i_i_i_reg_201(1 - 1 downto 0);
        tmp_1_cast_i_i_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_i_i_fu_403_p2),34));

    tmp_1_i_i_fu_403_p2 <= std_logic_vector(unsigned(outputs_offset_cast_s_reg_462) + unsigned(tmp_cast_i_i_fu_399_p1));
    tmp_20_fu_380_p1 <= (0=>result_buffer_V_dout, others=>'-');
    tmp_607_i_i_i_fu_283_p2 <= std_logic_vector(unsigned(ap_const_lv32_10) - unsigned(result_c_V_dout));
    tmp_609_i_i_i_fu_305_p2 <= std_logic_vector(unsigned(ap_const_lv32_10) - unsigned(result_r_V_dout));
    tmp_610_i_i_i_fu_319_p2 <= std_logic_vector(unsigned(ap_const_lv32_200) - unsigned(tmp_19_reg_475));
    tmp_611_i_i_i_fu_324_p2 <= "1" when (signed(tmp_610_i_i_i_fu_319_p2) > signed(ap_const_lv32_2)) else "0";
    tmp_615_i_i_i_fu_365_p2 <= "1" when (signed(tn_0_i_cast_i_i_i_fu_361_p1) < signed(nLoops_reg_492)) else "0";
    tmp_616_i_i_i_fu_388_p2 <= "1" when (signed(tr_divS_0_i_cast_i_i_fu_384_p1) < signed(rLoops_reg_487)) else "0";
    tmp_618_i_i_i_fu_437_p2 <= "1" when (signed(i_0_i_cast_i_i_i_fu_433_p1) < signed(cLoops_reg_481)) else "0";
    tmp_9_fu_275_p3 <= result_c_V_dout(31 downto 31);
        tmp_cast_i_i_fu_399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(base_addr_d2_0_i_i_i_reg_212),33));

    tmp_nbreadreq_fu_124_p3 <= (0=>result_buffer_V_empty_n, others=>'-');
    tn_0_i_cast_i_i_i_fu_361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tn_0_i_i_i_i_reg_201),32));
    tn_fu_370_p2 <= std_logic_vector(unsigned(tn_0_i_i_i_i_reg_201) + unsigned(ap_const_lv2_1));
    tr_divS_0_i_cast_i_i_fu_384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tr_divS_0_i_i_i_i_reg_223),32));
    tr_divS_fu_393_p2 <= std_logic_vector(unsigned(tr_divS_0_i_i_i_i_reg_223) + unsigned(ap_const_lv31_1));
end behav;
