Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 01:33:08 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_51/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.029        0.000                      0                 2433        0.005        0.000                      0                 2433        2.118        0.000                       0                  2434  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.393}        4.786           208.943         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.029        0.000                      0                 2433        0.005        0.000                      0                 2433        2.118        0.000                       0                  2434  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 genblk1[47].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.393ns period=4.786ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.393ns period=4.786ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.786ns  (vclock rise@4.786ns - vclock rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.353ns (49.350%)  route 2.415ns (50.650%))
  Logic Levels:           20  (CARRY8=11 LUT2=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 6.651 - 4.786 ) 
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.243ns (routing 0.171ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.155ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2433, routed)        1.243     2.204    genblk1[47].reg_in/CLK
    SLICE_X124Y501       FDRE                                         r  genblk1[47].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y501       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.283 r  genblk1[47].reg_in/reg_out_reg[2]/Q
                         net (fo=6, routed)           0.060     2.343    genblk1[47].reg_in/x_reg[47][2]
    SLICE_X124Y501       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     2.433 r  genblk1[47].reg_in/reg_out[7]_i_965/O
                         net (fo=1, routed)           0.009     2.442    genblk1[47].reg_in/reg_out[7]_i_965_n_0
    SLICE_X124Y501       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     2.505 r  genblk1[47].reg_in/reg_out_reg[7]_i_617/O[0]
                         net (fo=2, routed)           0.221     2.726    conv/add000147/reg_out_reg[23]_i_454_0[0]
    SLICE_X123Y500       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.825 r  conv/add000147/reg_out[7]_i_622/O
                         net (fo=1, routed)           0.025     2.850    conv/add000147/reg_out[7]_i_622_n_0
    SLICE_X123Y500       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     3.034 r  conv/add000147/reg_out_reg[7]_i_319/O[5]
                         net (fo=1, routed)           0.183     3.217    conv/add000147/reg_out_reg[7]_i_319_n_10
    SLICE_X122Y500       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     3.316 r  conv/add000147/reg_out[7]_i_612/O
                         net (fo=1, routed)           0.007     3.323    conv/add000147/reg_out[7]_i_612_n_0
    SLICE_X122Y500       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[6])
                                                      0.126     3.449 r  conv/add000147/reg_out_reg[7]_i_318/O[6]
                         net (fo=1, routed)           0.222     3.671    conv/add000147/reg_out_reg[7]_i_318_n_9
    SLICE_X123Y497       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.772 r  conv/add000147/reg_out[7]_i_144/O
                         net (fo=1, routed)           0.015     3.787    conv/add000147/reg_out[7]_i_144_n_0
    SLICE_X123Y497       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.904 r  conv/add000147/reg_out_reg[7]_i_62/CO[7]
                         net (fo=1, routed)           0.026     3.930    conv/add000147/reg_out_reg[7]_i_62_n_0
    SLICE_X123Y498       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.986 r  conv/add000147/reg_out_reg[23]_i_104/O[0]
                         net (fo=2, routed)           0.533     4.519    conv/add000147/reg_out_reg[23]_i_104_n_15
    SLICE_X121Y490       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     4.556 r  conv/add000147/reg_out[15]_i_81/O
                         net (fo=1, routed)           0.016     4.572    conv/add000147/reg_out[15]_i_81_n_0
    SLICE_X121Y490       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     4.809 r  conv/add000147/reg_out_reg[15]_i_57/O[5]
                         net (fo=1, routed)           0.366     5.175    conv/add000147/reg_out_reg[15]_i_57_n_10
    SLICE_X122Y485       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     5.224 r  conv/add000147/reg_out[15]_i_33/O
                         net (fo=1, routed)           0.011     5.235    conv/add000147/reg_out[15]_i_33_n_0
    SLICE_X122Y485       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.390 r  conv/add000147/reg_out_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.416    conv/add000147/reg_out_reg[15]_i_20_n_0
    SLICE_X122Y486       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.472 r  conv/add000147/reg_out_reg[23]_i_18/O[0]
                         net (fo=2, routed)           0.189     5.661    conv/add000147/reg_out_reg[23]_i_18_n_15
    SLICE_X123Y486       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.786 r  conv/add000147/reg_out[23]_i_23/O
                         net (fo=1, routed)           0.013     5.799    conv/add000147/reg_out[23]_i_23_n_0
    SLICE_X123Y486       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.933 r  conv/add000147/reg_out_reg[23]_i_11/O[2]
                         net (fo=2, routed)           0.249     6.182    conv/add000147/reg_out_reg[23]_i_11_n_13
    SLICE_X125Y482       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     6.305 r  conv/add000147/reg_out[23]_i_15/O
                         net (fo=1, routed)           0.021     6.326    conv/add000147/reg_out[23]_i_15_n_0
    SLICE_X125Y482       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     6.526 r  conv/add000147/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, routed)           0.186     6.712    conv/add000148/tmp07[0]_0[21]
    SLICE_X124Y482       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.801 r  conv/add000148/reg_out[23]_i_5/O
                         net (fo=1, routed)           0.011     6.812    conv/add000148/reg_out[23]_i_5_n_0
    SLICE_X124Y482       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     6.946 r  conv/add000148/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.972    reg_out/D[23]
    SLICE_X124Y482       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.786     4.786 r  
    AR14                                              0.000     4.786 r  clk (IN)
                         net (fo=0)                   0.000     4.786    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.145 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.145    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.145 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.432    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.456 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2433, routed)        1.195     6.651    reg_out/CLK
    SLICE_X124Y482       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.360     7.011    
                         clock uncertainty           -0.035     6.976    
    SLICE_X124Y482       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.001    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.001    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  0.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 demux/genblk1[231].z_reg[231][1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.393ns period=4.786ns})
  Destination:            genblk1[231].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.393ns period=4.786ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.366%)  route 0.106ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.107ns (routing 0.155ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.171ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2433, routed)        1.107     1.777    demux/CLK
    SLICE_X137Y474       FDRE                                         r  demux/genblk1[231].z_reg[231][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y474       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.835 r  demux/genblk1[231].z_reg[231][1]/Q
                         net (fo=1, routed)           0.106     1.941    genblk1[231].reg_in/D[1]
    SLICE_X136Y474       FDRE                                         r  genblk1[231].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2433, routed)        1.276     2.237    genblk1[231].reg_in/CLK
    SLICE_X136Y474       FDRE                                         r  genblk1[231].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.361     1.876    
    SLICE_X136Y474       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.936    genblk1[231].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.005    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.393 }
Period(ns):         4.786
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.786       3.496      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.393       2.118      SLICE_X137Y491  genblk1[175].reg_in/reg_out_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.393       2.118      SLICE_X129Y488  genblk1[161].reg_in/reg_out_reg[5]/C



