#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 15 16:09:15 2019
# Process ID: 33749
# Current directory: /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls
# Command line: vivado
# Log file: /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/vivado.log
# Journal file: /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/vivado.jou
#-----------------------------------------------------------
start_gui
create_project batch_align2d_design /home/dmalvezzi/batch_align2d/design/batch_align2d_design -part xczu9eg-ffvb1156-2-e
set_property board_part xilinx.com:zcu102:part0:3.2 [current_project]
set_property  ip_repo_paths  /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1 [current_project]
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zynq_ultra_ps_e_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:batch_align2D:1.0 batch_align2D_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/batch_align2D_0/s_axi_ctrl} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins batch_align2D_0/s_axi_ctrl]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/batch_align2D_0/s_axi_param} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins batch_align2D_0/s_axi_param]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/batch_align2D_0/s_axi_ctrl} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property location {3 1158 374} [get_bd_cells smartconnect_0]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/S00_AXI] [get_bd_intf_pins batch_align2D_0/m_axi_gmem]
startgroup
set_property -dict [list CONFIG.PSU__USE__S_AXI_GP2 {1}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/batch_align2D_0/m_axi_gmem} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} intc_ip {/smartconnect_0} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
startgroup
set_property -dict [list CONFIG.NUM_SI {1}] [get_bd_cells smartconnect_0]
endgroup
save_bd_design
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 24
set_property top design_1 [current_fileset]
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
reset_run design_1_auto_ds_0_synth_1
reset_run design_1_auto_pc_0_synth_1
reset_run synth_1
reset_run design_1_batch_align2D_0_0_synth_1
reset_run design_1_auto_ds_1_synth_1
reset_run design_1_zynq_ultra_ps_e_0_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_auto_pc_1_synth_1
reset_run design_1_rst_ps8_0_99M_0_synth_1
reset_run design_1_smartconnect_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file mkdir /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.sdk
file copy -force /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/impl_1/design_1.sysdef /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.sdk/design_1.hdf

launch_sdk -workspace /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.sdk -hwspec /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.sdk/design_1.hdf
file copy -force /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/impl_1/design_1.sysdef /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.sdk/design_1.hdf

file copy -force /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/impl_1/design_1.sysdef /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.sdk/design_1.hdf

launch_sdk -workspace /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.sdk -hwspec /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.sdk/design_1.hdf
open_hw
close_hw
open_bd_design {/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/design_1.bd}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
