<profile>

<section name = "Vitis HLS Report for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2'" level="0">
<item name = "Date">Fri Aug  4 17:50:55 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">local_seq_multiple_align_sa</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.377 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">66, 66, 0.264 us, 0.264 us, 66, 66, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- local_Ixmem_loop_VITIS_LOOP_977_2">64, 64, 1, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 65, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 17, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln975_1_fu_640_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln975_fu_652_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln977_fu_1066_p2">+, 0, 0, 13, 6, 1</column>
<column name="icmp_ln975_fu_634_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln977_fu_658_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="select_ln943_1_fu_672_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln943_fu_664_p3">select, 0, 0, 6, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten6_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_mm_load">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_nn_load">9, 2, 6, 12</column>
<column name="indvar_flatten6_fu_234">9, 2, 7, 14</column>
<column name="mm_fu_230">9, 2, 2, 4</column>
<column name="nn_fu_226">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="indvar_flatten6_fu_234">7, 0, 7, 0</column>
<column name="mm_fu_230">2, 0, 2, 0</column>
<column name="nn_fu_226">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2, return value</column>
<column name="Ix_mem_30_out">out, 32, ap_vld, Ix_mem_30_out, pointer</column>
<column name="Ix_mem_30_out_ap_vld">out, 1, ap_vld, Ix_mem_30_out, pointer</column>
<column name="Ix_mem_29_out">out, 32, ap_vld, Ix_mem_29_out, pointer</column>
<column name="Ix_mem_29_out_ap_vld">out, 1, ap_vld, Ix_mem_29_out, pointer</column>
<column name="Ix_mem_28_out">out, 32, ap_vld, Ix_mem_28_out, pointer</column>
<column name="Ix_mem_28_out_ap_vld">out, 1, ap_vld, Ix_mem_28_out, pointer</column>
<column name="Ix_mem_27_out">out, 32, ap_vld, Ix_mem_27_out, pointer</column>
<column name="Ix_mem_27_out_ap_vld">out, 1, ap_vld, Ix_mem_27_out, pointer</column>
<column name="Ix_mem_26_out">out, 32, ap_vld, Ix_mem_26_out, pointer</column>
<column name="Ix_mem_26_out_ap_vld">out, 1, ap_vld, Ix_mem_26_out, pointer</column>
<column name="Ix_mem_25_out">out, 32, ap_vld, Ix_mem_25_out, pointer</column>
<column name="Ix_mem_25_out_ap_vld">out, 1, ap_vld, Ix_mem_25_out, pointer</column>
<column name="Ix_mem_24_out">out, 32, ap_vld, Ix_mem_24_out, pointer</column>
<column name="Ix_mem_24_out_ap_vld">out, 1, ap_vld, Ix_mem_24_out, pointer</column>
<column name="Ix_mem_23_out">out, 32, ap_vld, Ix_mem_23_out, pointer</column>
<column name="Ix_mem_23_out_ap_vld">out, 1, ap_vld, Ix_mem_23_out, pointer</column>
<column name="Ix_mem_22_out">out, 32, ap_vld, Ix_mem_22_out, pointer</column>
<column name="Ix_mem_22_out_ap_vld">out, 1, ap_vld, Ix_mem_22_out, pointer</column>
<column name="Ix_mem_21_out">out, 32, ap_vld, Ix_mem_21_out, pointer</column>
<column name="Ix_mem_21_out_ap_vld">out, 1, ap_vld, Ix_mem_21_out, pointer</column>
<column name="Ix_mem_20_out">out, 32, ap_vld, Ix_mem_20_out, pointer</column>
<column name="Ix_mem_20_out_ap_vld">out, 1, ap_vld, Ix_mem_20_out, pointer</column>
<column name="Ix_mem_19_out">out, 32, ap_vld, Ix_mem_19_out, pointer</column>
<column name="Ix_mem_19_out_ap_vld">out, 1, ap_vld, Ix_mem_19_out, pointer</column>
<column name="Ix_mem_18_out">out, 32, ap_vld, Ix_mem_18_out, pointer</column>
<column name="Ix_mem_18_out_ap_vld">out, 1, ap_vld, Ix_mem_18_out, pointer</column>
<column name="Ix_mem_17_out">out, 32, ap_vld, Ix_mem_17_out, pointer</column>
<column name="Ix_mem_17_out_ap_vld">out, 1, ap_vld, Ix_mem_17_out, pointer</column>
<column name="Ix_mem_16_out">out, 32, ap_vld, Ix_mem_16_out, pointer</column>
<column name="Ix_mem_16_out_ap_vld">out, 1, ap_vld, Ix_mem_16_out, pointer</column>
<column name="Ix_mem_15_out">out, 32, ap_vld, Ix_mem_15_out, pointer</column>
<column name="Ix_mem_15_out_ap_vld">out, 1, ap_vld, Ix_mem_15_out, pointer</column>
<column name="Ix_mem_14_out">out, 32, ap_vld, Ix_mem_14_out, pointer</column>
<column name="Ix_mem_14_out_ap_vld">out, 1, ap_vld, Ix_mem_14_out, pointer</column>
<column name="Ix_mem_13_out">out, 32, ap_vld, Ix_mem_13_out, pointer</column>
<column name="Ix_mem_13_out_ap_vld">out, 1, ap_vld, Ix_mem_13_out, pointer</column>
<column name="Ix_mem_12_out">out, 32, ap_vld, Ix_mem_12_out, pointer</column>
<column name="Ix_mem_12_out_ap_vld">out, 1, ap_vld, Ix_mem_12_out, pointer</column>
<column name="Ix_mem_11_out">out, 32, ap_vld, Ix_mem_11_out, pointer</column>
<column name="Ix_mem_11_out_ap_vld">out, 1, ap_vld, Ix_mem_11_out, pointer</column>
<column name="Ix_mem_10_out">out, 32, ap_vld, Ix_mem_10_out, pointer</column>
<column name="Ix_mem_10_out_ap_vld">out, 1, ap_vld, Ix_mem_10_out, pointer</column>
<column name="Ix_mem_9_out">out, 32, ap_vld, Ix_mem_9_out, pointer</column>
<column name="Ix_mem_9_out_ap_vld">out, 1, ap_vld, Ix_mem_9_out, pointer</column>
<column name="Ix_mem_8_out">out, 32, ap_vld, Ix_mem_8_out, pointer</column>
<column name="Ix_mem_8_out_ap_vld">out, 1, ap_vld, Ix_mem_8_out, pointer</column>
<column name="Ix_mem_7_out">out, 32, ap_vld, Ix_mem_7_out, pointer</column>
<column name="Ix_mem_7_out_ap_vld">out, 1, ap_vld, Ix_mem_7_out, pointer</column>
<column name="Ix_mem_6_out">out, 32, ap_vld, Ix_mem_6_out, pointer</column>
<column name="Ix_mem_6_out_ap_vld">out, 1, ap_vld, Ix_mem_6_out, pointer</column>
<column name="Ix_mem_5_out">out, 32, ap_vld, Ix_mem_5_out, pointer</column>
<column name="Ix_mem_5_out_ap_vld">out, 1, ap_vld, Ix_mem_5_out, pointer</column>
<column name="Ix_mem_4_out">out, 32, ap_vld, Ix_mem_4_out, pointer</column>
<column name="Ix_mem_4_out_ap_vld">out, 1, ap_vld, Ix_mem_4_out, pointer</column>
<column name="Ix_mem_3_out">out, 32, ap_vld, Ix_mem_3_out, pointer</column>
<column name="Ix_mem_3_out_ap_vld">out, 1, ap_vld, Ix_mem_3_out, pointer</column>
<column name="Ix_mem_2_out">out, 32, ap_vld, Ix_mem_2_out, pointer</column>
<column name="Ix_mem_2_out_ap_vld">out, 1, ap_vld, Ix_mem_2_out, pointer</column>
<column name="Ix_mem_1_out">out, 32, ap_vld, Ix_mem_1_out, pointer</column>
<column name="Ix_mem_1_out_ap_vld">out, 1, ap_vld, Ix_mem_1_out, pointer</column>
<column name="Ix_mem_out">out, 32, ap_vld, Ix_mem_out, pointer</column>
<column name="Ix_mem_out_ap_vld">out, 1, ap_vld, Ix_mem_out, pointer</column>
<column name="Iy_mem_31_out">out, 32, ap_vld, Iy_mem_31_out, pointer</column>
<column name="Iy_mem_31_out_ap_vld">out, 1, ap_vld, Iy_mem_31_out, pointer</column>
<column name="Iy_mem_30_out">out, 32, ap_vld, Iy_mem_30_out, pointer</column>
<column name="Iy_mem_30_out_ap_vld">out, 1, ap_vld, Iy_mem_30_out, pointer</column>
<column name="Iy_mem_29_out">out, 32, ap_vld, Iy_mem_29_out, pointer</column>
<column name="Iy_mem_29_out_ap_vld">out, 1, ap_vld, Iy_mem_29_out, pointer</column>
<column name="Iy_mem_28_out">out, 32, ap_vld, Iy_mem_28_out, pointer</column>
<column name="Iy_mem_28_out_ap_vld">out, 1, ap_vld, Iy_mem_28_out, pointer</column>
<column name="Iy_mem_27_out">out, 32, ap_vld, Iy_mem_27_out, pointer</column>
<column name="Iy_mem_27_out_ap_vld">out, 1, ap_vld, Iy_mem_27_out, pointer</column>
<column name="Iy_mem_26_out">out, 32, ap_vld, Iy_mem_26_out, pointer</column>
<column name="Iy_mem_26_out_ap_vld">out, 1, ap_vld, Iy_mem_26_out, pointer</column>
<column name="Iy_mem_25_out">out, 32, ap_vld, Iy_mem_25_out, pointer</column>
<column name="Iy_mem_25_out_ap_vld">out, 1, ap_vld, Iy_mem_25_out, pointer</column>
<column name="Iy_mem_24_out">out, 32, ap_vld, Iy_mem_24_out, pointer</column>
<column name="Iy_mem_24_out_ap_vld">out, 1, ap_vld, Iy_mem_24_out, pointer</column>
<column name="Iy_mem_23_out">out, 32, ap_vld, Iy_mem_23_out, pointer</column>
<column name="Iy_mem_23_out_ap_vld">out, 1, ap_vld, Iy_mem_23_out, pointer</column>
<column name="Iy_mem_22_out">out, 32, ap_vld, Iy_mem_22_out, pointer</column>
<column name="Iy_mem_22_out_ap_vld">out, 1, ap_vld, Iy_mem_22_out, pointer</column>
<column name="Iy_mem_21_out">out, 32, ap_vld, Iy_mem_21_out, pointer</column>
<column name="Iy_mem_21_out_ap_vld">out, 1, ap_vld, Iy_mem_21_out, pointer</column>
<column name="Iy_mem_20_out">out, 32, ap_vld, Iy_mem_20_out, pointer</column>
<column name="Iy_mem_20_out_ap_vld">out, 1, ap_vld, Iy_mem_20_out, pointer</column>
<column name="Iy_mem_19_out">out, 32, ap_vld, Iy_mem_19_out, pointer</column>
<column name="Iy_mem_19_out_ap_vld">out, 1, ap_vld, Iy_mem_19_out, pointer</column>
<column name="Iy_mem_18_out">out, 32, ap_vld, Iy_mem_18_out, pointer</column>
<column name="Iy_mem_18_out_ap_vld">out, 1, ap_vld, Iy_mem_18_out, pointer</column>
<column name="Iy_mem_17_out">out, 32, ap_vld, Iy_mem_17_out, pointer</column>
<column name="Iy_mem_17_out_ap_vld">out, 1, ap_vld, Iy_mem_17_out, pointer</column>
<column name="Iy_mem_16_out">out, 32, ap_vld, Iy_mem_16_out, pointer</column>
<column name="Iy_mem_16_out_ap_vld">out, 1, ap_vld, Iy_mem_16_out, pointer</column>
<column name="Iy_mem_15_out">out, 32, ap_vld, Iy_mem_15_out, pointer</column>
<column name="Iy_mem_15_out_ap_vld">out, 1, ap_vld, Iy_mem_15_out, pointer</column>
<column name="Iy_mem_14_out">out, 32, ap_vld, Iy_mem_14_out, pointer</column>
<column name="Iy_mem_14_out_ap_vld">out, 1, ap_vld, Iy_mem_14_out, pointer</column>
<column name="Iy_mem_13_out">out, 32, ap_vld, Iy_mem_13_out, pointer</column>
<column name="Iy_mem_13_out_ap_vld">out, 1, ap_vld, Iy_mem_13_out, pointer</column>
<column name="Iy_mem_12_out">out, 32, ap_vld, Iy_mem_12_out, pointer</column>
<column name="Iy_mem_12_out_ap_vld">out, 1, ap_vld, Iy_mem_12_out, pointer</column>
<column name="Iy_mem_11_out">out, 32, ap_vld, Iy_mem_11_out, pointer</column>
<column name="Iy_mem_11_out_ap_vld">out, 1, ap_vld, Iy_mem_11_out, pointer</column>
<column name="Iy_mem_10_out">out, 32, ap_vld, Iy_mem_10_out, pointer</column>
<column name="Iy_mem_10_out_ap_vld">out, 1, ap_vld, Iy_mem_10_out, pointer</column>
<column name="Iy_mem_9_out">out, 32, ap_vld, Iy_mem_9_out, pointer</column>
<column name="Iy_mem_9_out_ap_vld">out, 1, ap_vld, Iy_mem_9_out, pointer</column>
<column name="Iy_mem_8_out">out, 32, ap_vld, Iy_mem_8_out, pointer</column>
<column name="Iy_mem_8_out_ap_vld">out, 1, ap_vld, Iy_mem_8_out, pointer</column>
<column name="Iy_mem_7_out">out, 32, ap_vld, Iy_mem_7_out, pointer</column>
<column name="Iy_mem_7_out_ap_vld">out, 1, ap_vld, Iy_mem_7_out, pointer</column>
<column name="Iy_mem_6_out">out, 32, ap_vld, Iy_mem_6_out, pointer</column>
<column name="Iy_mem_6_out_ap_vld">out, 1, ap_vld, Iy_mem_6_out, pointer</column>
<column name="Iy_mem_5_out">out, 32, ap_vld, Iy_mem_5_out, pointer</column>
<column name="Iy_mem_5_out_ap_vld">out, 1, ap_vld, Iy_mem_5_out, pointer</column>
<column name="Iy_mem_4_out">out, 32, ap_vld, Iy_mem_4_out, pointer</column>
<column name="Iy_mem_4_out_ap_vld">out, 1, ap_vld, Iy_mem_4_out, pointer</column>
<column name="Iy_mem_3_out">out, 32, ap_vld, Iy_mem_3_out, pointer</column>
<column name="Iy_mem_3_out_ap_vld">out, 1, ap_vld, Iy_mem_3_out, pointer</column>
<column name="Iy_mem_2_out">out, 32, ap_vld, Iy_mem_2_out, pointer</column>
<column name="Iy_mem_2_out_ap_vld">out, 1, ap_vld, Iy_mem_2_out, pointer</column>
<column name="Iy_mem_1_out">out, 32, ap_vld, Iy_mem_1_out, pointer</column>
<column name="Iy_mem_1_out_ap_vld">out, 1, ap_vld, Iy_mem_1_out, pointer</column>
<column name="Iy_mem_out">out, 32, ap_vld, Iy_mem_out, pointer</column>
<column name="Iy_mem_out_ap_vld">out, 1, ap_vld, Iy_mem_out, pointer</column>
</table>
</item>
</section>
</profile>
