#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55adfd701850 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55adfd6ffb20 .scope module, "test_pwm" "test_pwm" 3 3;
 .timescale -9 -12;
P_0x55adfd703ef0 .param/l "CLK_HZ" 0 3 5, +C4<00000000101101110001101100000000>;
P_0x55adfd703f30 .param/l "CLK_PERIOD_NS" 0 3 6, +C4<00000000000000000000000001010011>;
P_0x55adfd703f70 .param/l "CLK_TICKS" 0 3 8, +C4<0000000000000000000000000000000000000000000000000000000001111000>;
P_0x55adfd703fb0 .param/l "PERIOD_US" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x55adfd703ff0 .param/l "PWM_WIDTH" 0 3 9, +C4<00000000000000000000000000000100>;
v0x55adfd72bea0_0 .var "clk", 0 0;
v0x55adfd72bf60_0 .var "duty", 3 0;
v0x55adfd72c020_0 .var "ena", 0 0;
v0x55adfd72c140_0 .net "pwm_out", 0 0, v0x55adfd72bae0_0;  1 drivers
v0x55adfd72c1e0_0 .net "pwm_step", 0 0, v0x55adfd72af10_0;  1 drivers
v0x55adfd72c320_0 .var "rst", 0 0;
v0x55adfd72c410_0 .var "ticks", 6 0;
E_0x55adfd6ea0b0 .event negedge, v0x55adfd72abb0_0;
S_0x55adfd6fddf0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 41, 3 41 0, S_0x55adfd6ffb20;
 .timescale -9 -12;
v0x55adfd7084b0_0 .var/2s "i", 31 0;
E_0x55adfd6ea280 .event posedge, v0x55adfd72abb0_0;
S_0x55adfd723b30 .scope module, "PULSE_GEN" "pulse_generator" 3 15, 4 54 0, S_0x55adfd6ffb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 7 "ticks";
    .port_info 4 /OUTPUT 1 "out";
P_0x55adfd723d30 .param/l "N" 0 4 56, +C4<00000000000000000000000000000111>;
v0x55adfd72ab10_0 .net "c_out", 0 0, L_0x55adfd72dde0;  1 drivers
v0x55adfd72abb0_0 .net "clk", 0 0, v0x55adfd72bea0_0;  1 drivers
v0x55adfd72ac50_0 .var "counter", 6 0;
v0x55adfd72ad50_0 .net "counter_pp", 6 0, L_0x55adfd72d940;  1 drivers
v0x55adfd72ae20_0 .net "ena", 0 0, v0x55adfd72c020_0;  1 drivers
v0x55adfd72af10_0 .var "out", 0 0;
v0x55adfd72afd0_0 .var "reset_ff", 6 0;
v0x55adfd72b0b0_0 .net "rst", 0 0, v0x55adfd72c320_0;  1 drivers
v0x55adfd72b170_0 .net "ticks", 6 0, v0x55adfd72c410_0;  1 drivers
E_0x55adfd6e9f50 .event edge, v0x55adfd72a790_0, v0x55adfd72b170_0, v0x55adfd72b0b0_0;
S_0x55adfd723ea0 .scope module, "adder_0" "adder_n" 4 66, 4 26 0, S_0x55adfd723b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 7 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x55adfd7240a0 .param/l "N" 0 4 28, +C4<00000000000000000000000000000111>;
L_0x7f44157b0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55adfd72cfc0 .functor BUFZ 1, L_0x7f44157b0060, C4<0>, C4<0>, C4<0>;
v0x55adfd72a240_0 .net *"_ivl_54", 0 0, L_0x55adfd72cfc0;  1 drivers
L_0x7f44157b0018 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x55adfd72a340_0 .net "a", 6 0, L_0x7f44157b0018;  1 drivers
v0x55adfd72a420_0 .net "b", 6 0, v0x55adfd72ac50_0;  1 drivers
v0x55adfd72a4e0_0 .net "c_in", 0 0, L_0x7f44157b0060;  1 drivers
v0x55adfd72a5a0_0 .net "c_out", 0 0, L_0x55adfd72dde0;  alias, 1 drivers
v0x55adfd72a6b0_0 .net "carries", 7 0, L_0x55adfd72dbc0;  1 drivers
v0x55adfd72a790_0 .net "sum", 6 0, L_0x55adfd72d940;  alias, 1 drivers
L_0x55adfd72c4b0 .part L_0x7f44157b0018, 0, 1;
L_0x55adfd72c550 .part v0x55adfd72ac50_0, 0, 1;
L_0x55adfd72c670 .part L_0x55adfd72dbc0, 0, 1;
L_0x55adfd72c740 .part L_0x7f44157b0018, 1, 1;
L_0x55adfd72c890 .part v0x55adfd72ac50_0, 1, 1;
L_0x55adfd72c930 .part L_0x55adfd72dbc0, 1, 1;
L_0x55adfd72ca90 .part L_0x7f44157b0018, 2, 1;
L_0x55adfd72cb30 .part v0x55adfd72ac50_0, 2, 1;
L_0x55adfd72cc20 .part L_0x55adfd72dbc0, 2, 1;
L_0x55adfd72ccf0 .part L_0x7f44157b0018, 3, 1;
L_0x55adfd72ce20 .part v0x55adfd72ac50_0, 3, 1;
L_0x55adfd72cef0 .part L_0x55adfd72dbc0, 3, 1;
L_0x55adfd72d030 .part L_0x7f44157b0018, 4, 1;
L_0x55adfd72d100 .part v0x55adfd72ac50_0, 4, 1;
L_0x55adfd72d250 .part L_0x55adfd72dbc0, 4, 1;
L_0x55adfd72d320 .part L_0x7f44157b0018, 5, 1;
L_0x55adfd72d480 .part v0x55adfd72ac50_0, 5, 1;
L_0x55adfd72d550 .part L_0x55adfd72dbc0, 5, 1;
L_0x55adfd72d6c0 .part L_0x7f44157b0018, 6, 1;
L_0x55adfd72d790 .part v0x55adfd72ac50_0, 6, 1;
L_0x55adfd72d620 .part L_0x55adfd72dbc0, 6, 1;
LS_0x55adfd72d940_0_0 .concat8 [ 1 1 1 1], v0x55adfd724c70_0, v0x55adfd725a50_0, v0x55adfd726840_0, v0x55adfd727660_0;
LS_0x55adfd72d940_0_4 .concat8 [ 1 1 1 0], v0x55adfd7284a0_0, v0x55adfd7292c0_0, v0x55adfd72a0e0_0;
L_0x55adfd72d940 .concat8 [ 4 3 0 0], LS_0x55adfd72d940_0_0, LS_0x55adfd72d940_0_4;
LS_0x55adfd72dbc0_0_0 .concat8 [ 1 1 1 1], L_0x55adfd72cfc0, v0x55adfd724aa0_0, v0x55adfd725880_0, v0x55adfd726670_0;
LS_0x55adfd72dbc0_0_4 .concat8 [ 1 1 1 1], v0x55adfd727490_0, v0x55adfd7282d0_0, v0x55adfd7290f0_0, v0x55adfd729f10_0;
L_0x55adfd72dbc0 .concat8 [ 4 4 0 0], LS_0x55adfd72dbc0_0_0, LS_0x55adfd72dbc0_0_4;
L_0x55adfd72dde0 .part L_0x55adfd72dbc0, 7, 1;
S_0x55adfd724220 .scope generate, "ripple_carry[0]" "ripple_carry[0]" 4 40, 4 40 0, S_0x55adfd723ea0;
 .timescale -9 -12;
P_0x55adfd724440 .param/l "i" 0 4 40, +C4<00>;
S_0x55adfd724520 .scope module, "ADDER" "adder_1" 4 41, 4 7 0, S_0x55adfd724220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55adfd709750_0 .net "a", 0 0, L_0x55adfd72c4b0;  1 drivers
v0x55adfd6f8bb0_0 .var "a_and_b", 0 0;
v0x55adfd706cf0_0 .net "b", 0 0, L_0x55adfd72c550;  1 drivers
v0x55adfd6fe090_0 .net "c_in", 0 0, L_0x55adfd72c670;  1 drivers
v0x55adfd724aa0_0 .var "c_out", 0 0;
v0x55adfd724bb0_0 .var "half_sum", 0 0;
v0x55adfd724c70_0 .var "sum", 0 0;
E_0x55adfd6ce320 .event edge, v0x55adfd709750_0, v0x55adfd706cf0_0, v0x55adfd6fe090_0;
S_0x55adfd7247f0 .scope begin, "adder_gates" "adder_gates" 4 15, 4 15 0, S_0x55adfd724520;
 .timescale -9 -12;
S_0x55adfd724dd0 .scope generate, "ripple_carry[1]" "ripple_carry[1]" 4 40, 4 40 0, S_0x55adfd723ea0;
 .timescale -9 -12;
P_0x55adfd724ff0 .param/l "i" 0 4 40, +C4<01>;
S_0x55adfd7250b0 .scope module, "ADDER" "adder_1" 4 41, 4 7 0, S_0x55adfd724dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55adfd725550_0 .net "a", 0 0, L_0x55adfd72c740;  1 drivers
v0x55adfd725630_0 .var "a_and_b", 0 0;
v0x55adfd7256f0_0 .net "b", 0 0, L_0x55adfd72c890;  1 drivers
v0x55adfd7257c0_0 .net "c_in", 0 0, L_0x55adfd72c930;  1 drivers
v0x55adfd725880_0 .var "c_out", 0 0;
v0x55adfd725990_0 .var "half_sum", 0 0;
v0x55adfd725a50_0 .var "sum", 0 0;
E_0x55adfd709370 .event edge, v0x55adfd725550_0, v0x55adfd7256f0_0, v0x55adfd7257c0_0;
S_0x55adfd725350 .scope begin, "adder_gates" "adder_gates" 4 15, 4 15 0, S_0x55adfd7250b0;
 .timescale -9 -12;
S_0x55adfd725bb0 .scope generate, "ripple_carry[2]" "ripple_carry[2]" 4 40, 4 40 0, S_0x55adfd723ea0;
 .timescale -9 -12;
P_0x55adfd725db0 .param/l "i" 0 4 40, +C4<010>;
S_0x55adfd725e70 .scope module, "ADDER" "adder_1" 4 41, 4 7 0, S_0x55adfd725bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55adfd726340_0 .net "a", 0 0, L_0x55adfd72ca90;  1 drivers
v0x55adfd726420_0 .var "a_and_b", 0 0;
v0x55adfd7264e0_0 .net "b", 0 0, L_0x55adfd72cb30;  1 drivers
v0x55adfd7265b0_0 .net "c_in", 0 0, L_0x55adfd72cc20;  1 drivers
v0x55adfd726670_0 .var "c_out", 0 0;
v0x55adfd726780_0 .var "half_sum", 0 0;
v0x55adfd726840_0 .var "sum", 0 0;
E_0x55adfd709550 .event edge, v0x55adfd726340_0, v0x55adfd7264e0_0, v0x55adfd7265b0_0;
S_0x55adfd726140 .scope begin, "adder_gates" "adder_gates" 4 15, 4 15 0, S_0x55adfd725e70;
 .timescale -9 -12;
S_0x55adfd7269a0 .scope generate, "ripple_carry[3]" "ripple_carry[3]" 4 40, 4 40 0, S_0x55adfd723ea0;
 .timescale -9 -12;
P_0x55adfd726ba0 .param/l "i" 0 4 40, +C4<011>;
S_0x55adfd726c80 .scope module, "ADDER" "adder_1" 4 41, 4 7 0, S_0x55adfd7269a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55adfd727160_0 .net "a", 0 0, L_0x55adfd72ccf0;  1 drivers
v0x55adfd727240_0 .var "a_and_b", 0 0;
v0x55adfd727300_0 .net "b", 0 0, L_0x55adfd72ce20;  1 drivers
v0x55adfd7273d0_0 .net "c_in", 0 0, L_0x55adfd72cef0;  1 drivers
v0x55adfd727490_0 .var "c_out", 0 0;
v0x55adfd7275a0_0 .var "half_sum", 0 0;
v0x55adfd727660_0 .var "sum", 0 0;
E_0x55adfd726ee0 .event edge, v0x55adfd727160_0, v0x55adfd727300_0, v0x55adfd7273d0_0;
S_0x55adfd726f60 .scope begin, "adder_gates" "adder_gates" 4 15, 4 15 0, S_0x55adfd726c80;
 .timescale -9 -12;
S_0x55adfd7277c0 .scope generate, "ripple_carry[4]" "ripple_carry[4]" 4 40, 4 40 0, S_0x55adfd723ea0;
 .timescale -9 -12;
P_0x55adfd727a10 .param/l "i" 0 4 40, +C4<0100>;
S_0x55adfd727af0 .scope module, "ADDER" "adder_1" 4 41, 4 7 0, S_0x55adfd7277c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55adfd727fd0_0 .net "a", 0 0, L_0x55adfd72d030;  1 drivers
v0x55adfd7280b0_0 .var "a_and_b", 0 0;
v0x55adfd728170_0 .net "b", 0 0, L_0x55adfd72d100;  1 drivers
v0x55adfd728210_0 .net "c_in", 0 0, L_0x55adfd72d250;  1 drivers
v0x55adfd7282d0_0 .var "c_out", 0 0;
v0x55adfd7283e0_0 .var "half_sum", 0 0;
v0x55adfd7284a0_0 .var "sum", 0 0;
E_0x55adfd727d50 .event edge, v0x55adfd727fd0_0, v0x55adfd728170_0, v0x55adfd728210_0;
S_0x55adfd727dd0 .scope begin, "adder_gates" "adder_gates" 4 15, 4 15 0, S_0x55adfd727af0;
 .timescale -9 -12;
S_0x55adfd728600 .scope generate, "ripple_carry[5]" "ripple_carry[5]" 4 40, 4 40 0, S_0x55adfd723ea0;
 .timescale -9 -12;
P_0x55adfd728800 .param/l "i" 0 4 40, +C4<0101>;
S_0x55adfd7288e0 .scope module, "ADDER" "adder_1" 4 41, 4 7 0, S_0x55adfd728600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55adfd728dc0_0 .net "a", 0 0, L_0x55adfd72d320;  1 drivers
v0x55adfd728ea0_0 .var "a_and_b", 0 0;
v0x55adfd728f60_0 .net "b", 0 0, L_0x55adfd72d480;  1 drivers
v0x55adfd729030_0 .net "c_in", 0 0, L_0x55adfd72d550;  1 drivers
v0x55adfd7290f0_0 .var "c_out", 0 0;
v0x55adfd729200_0 .var "half_sum", 0 0;
v0x55adfd7292c0_0 .var "sum", 0 0;
E_0x55adfd728b40 .event edge, v0x55adfd728dc0_0, v0x55adfd728f60_0, v0x55adfd729030_0;
S_0x55adfd728bc0 .scope begin, "adder_gates" "adder_gates" 4 15, 4 15 0, S_0x55adfd7288e0;
 .timescale -9 -12;
S_0x55adfd729420 .scope generate, "ripple_carry[6]" "ripple_carry[6]" 4 40, 4 40 0, S_0x55adfd723ea0;
 .timescale -9 -12;
P_0x55adfd729620 .param/l "i" 0 4 40, +C4<0110>;
S_0x55adfd729700 .scope module, "ADDER" "adder_1" 4 41, 4 7 0, S_0x55adfd729420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55adfd729be0_0 .net "a", 0 0, L_0x55adfd72d6c0;  1 drivers
v0x55adfd729cc0_0 .var "a_and_b", 0 0;
v0x55adfd729d80_0 .net "b", 0 0, L_0x55adfd72d790;  1 drivers
v0x55adfd729e50_0 .net "c_in", 0 0, L_0x55adfd72d620;  1 drivers
v0x55adfd729f10_0 .var "c_out", 0 0;
v0x55adfd72a020_0 .var "half_sum", 0 0;
v0x55adfd72a0e0_0 .var "sum", 0 0;
E_0x55adfd729960 .event edge, v0x55adfd729be0_0, v0x55adfd729d80_0, v0x55adfd729e50_0;
S_0x55adfd7299e0 .scope begin, "adder_gates" "adder_gates" 4 15, 4 15 0, S_0x55adfd729700;
 .timescale -9 -12;
S_0x55adfd72a910 .scope begin, "interesting" "interesting" 4 75, 4 75 0, S_0x55adfd723b30;
 .timescale -9 -12;
S_0x55adfd72b2f0 .scope module, "PWM" "pwm" 3 21, 5 1 0, S_0x55adfd6ffb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "step";
    .port_info 4 /INPUT 4 "duty";
    .port_info 5 /OUTPUT 1 "out";
P_0x55adfd72b480 .param/l "N" 0 5 3, +C4<00000000000000000000000000000100>;
v0x55adfd72b690_0 .net "clk", 0 0, v0x55adfd72bea0_0;  alias, 1 drivers
v0x55adfd72b780_0 .var "counter", 3 0;
v0x55adfd72b840_0 .net "duty", 3 0, v0x55adfd72bf60_0;  1 drivers
v0x55adfd72b930_0 .var "duty_out", 0 0;
v0x55adfd72b9f0_0 .net "ena", 0 0, v0x55adfd72c020_0;  alias, 1 drivers
v0x55adfd72bae0_0 .var "out", 0 0;
v0x55adfd72bb80_0 .net "rst", 0 0, v0x55adfd72c320_0;  alias, 1 drivers
v0x55adfd72bc50_0 .var "rst_count", 0 0;
v0x55adfd72bcf0_0 .net "step", 0 0, v0x55adfd72af10_0;  alias, 1 drivers
E_0x55adfd72b630 .event edge, v0x55adfd72b780_0, v0x55adfd72b840_0;
    .scope S_0x55adfd724520;
T_0 ;
Ewait_0 .event/or E_0x55adfd6ce320, E_0x0;
    %wait Ewait_0;
    %fork t_1, S_0x55adfd7247f0;
    %jmp t_0;
    .scope S_0x55adfd7247f0;
t_1 ;
    %load/vec4 v0x55adfd709750_0;
    %load/vec4 v0x55adfd706cf0_0;
    %and;
    %store/vec4 v0x55adfd6f8bb0_0, 0, 1;
    %load/vec4 v0x55adfd709750_0;
    %load/vec4 v0x55adfd706cf0_0;
    %xor;
    %store/vec4 v0x55adfd724bb0_0, 0, 1;
    %load/vec4 v0x55adfd6f8bb0_0;
    %load/vec4 v0x55adfd724bb0_0;
    %load/vec4 v0x55adfd6fe090_0;
    %and;
    %or;
    %store/vec4 v0x55adfd724aa0_0, 0, 1;
    %load/vec4 v0x55adfd724bb0_0;
    %load/vec4 v0x55adfd6fe090_0;
    %xor;
    %store/vec4 v0x55adfd724c70_0, 0, 1;
    %end;
    .scope S_0x55adfd724520;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55adfd7250b0;
T_1 ;
Ewait_1 .event/or E_0x55adfd709370, E_0x0;
    %wait Ewait_1;
    %fork t_3, S_0x55adfd725350;
    %jmp t_2;
    .scope S_0x55adfd725350;
t_3 ;
    %load/vec4 v0x55adfd725550_0;
    %load/vec4 v0x55adfd7256f0_0;
    %and;
    %store/vec4 v0x55adfd725630_0, 0, 1;
    %load/vec4 v0x55adfd725550_0;
    %load/vec4 v0x55adfd7256f0_0;
    %xor;
    %store/vec4 v0x55adfd725990_0, 0, 1;
    %load/vec4 v0x55adfd725630_0;
    %load/vec4 v0x55adfd725990_0;
    %load/vec4 v0x55adfd7257c0_0;
    %and;
    %or;
    %store/vec4 v0x55adfd725880_0, 0, 1;
    %load/vec4 v0x55adfd725990_0;
    %load/vec4 v0x55adfd7257c0_0;
    %xor;
    %store/vec4 v0x55adfd725a50_0, 0, 1;
    %end;
    .scope S_0x55adfd7250b0;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55adfd725e70;
T_2 ;
Ewait_2 .event/or E_0x55adfd709550, E_0x0;
    %wait Ewait_2;
    %fork t_5, S_0x55adfd726140;
    %jmp t_4;
    .scope S_0x55adfd726140;
t_5 ;
    %load/vec4 v0x55adfd726340_0;
    %load/vec4 v0x55adfd7264e0_0;
    %and;
    %store/vec4 v0x55adfd726420_0, 0, 1;
    %load/vec4 v0x55adfd726340_0;
    %load/vec4 v0x55adfd7264e0_0;
    %xor;
    %store/vec4 v0x55adfd726780_0, 0, 1;
    %load/vec4 v0x55adfd726420_0;
    %load/vec4 v0x55adfd726780_0;
    %load/vec4 v0x55adfd7265b0_0;
    %and;
    %or;
    %store/vec4 v0x55adfd726670_0, 0, 1;
    %load/vec4 v0x55adfd726780_0;
    %load/vec4 v0x55adfd7265b0_0;
    %xor;
    %store/vec4 v0x55adfd726840_0, 0, 1;
    %end;
    .scope S_0x55adfd725e70;
t_4 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55adfd726c80;
T_3 ;
Ewait_3 .event/or E_0x55adfd726ee0, E_0x0;
    %wait Ewait_3;
    %fork t_7, S_0x55adfd726f60;
    %jmp t_6;
    .scope S_0x55adfd726f60;
t_7 ;
    %load/vec4 v0x55adfd727160_0;
    %load/vec4 v0x55adfd727300_0;
    %and;
    %store/vec4 v0x55adfd727240_0, 0, 1;
    %load/vec4 v0x55adfd727160_0;
    %load/vec4 v0x55adfd727300_0;
    %xor;
    %store/vec4 v0x55adfd7275a0_0, 0, 1;
    %load/vec4 v0x55adfd727240_0;
    %load/vec4 v0x55adfd7275a0_0;
    %load/vec4 v0x55adfd7273d0_0;
    %and;
    %or;
    %store/vec4 v0x55adfd727490_0, 0, 1;
    %load/vec4 v0x55adfd7275a0_0;
    %load/vec4 v0x55adfd7273d0_0;
    %xor;
    %store/vec4 v0x55adfd727660_0, 0, 1;
    %end;
    .scope S_0x55adfd726c80;
t_6 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55adfd727af0;
T_4 ;
Ewait_4 .event/or E_0x55adfd727d50, E_0x0;
    %wait Ewait_4;
    %fork t_9, S_0x55adfd727dd0;
    %jmp t_8;
    .scope S_0x55adfd727dd0;
t_9 ;
    %load/vec4 v0x55adfd727fd0_0;
    %load/vec4 v0x55adfd728170_0;
    %and;
    %store/vec4 v0x55adfd7280b0_0, 0, 1;
    %load/vec4 v0x55adfd727fd0_0;
    %load/vec4 v0x55adfd728170_0;
    %xor;
    %store/vec4 v0x55adfd7283e0_0, 0, 1;
    %load/vec4 v0x55adfd7280b0_0;
    %load/vec4 v0x55adfd7283e0_0;
    %load/vec4 v0x55adfd728210_0;
    %and;
    %or;
    %store/vec4 v0x55adfd7282d0_0, 0, 1;
    %load/vec4 v0x55adfd7283e0_0;
    %load/vec4 v0x55adfd728210_0;
    %xor;
    %store/vec4 v0x55adfd7284a0_0, 0, 1;
    %end;
    .scope S_0x55adfd727af0;
t_8 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55adfd7288e0;
T_5 ;
Ewait_5 .event/or E_0x55adfd728b40, E_0x0;
    %wait Ewait_5;
    %fork t_11, S_0x55adfd728bc0;
    %jmp t_10;
    .scope S_0x55adfd728bc0;
t_11 ;
    %load/vec4 v0x55adfd728dc0_0;
    %load/vec4 v0x55adfd728f60_0;
    %and;
    %store/vec4 v0x55adfd728ea0_0, 0, 1;
    %load/vec4 v0x55adfd728dc0_0;
    %load/vec4 v0x55adfd728f60_0;
    %xor;
    %store/vec4 v0x55adfd729200_0, 0, 1;
    %load/vec4 v0x55adfd728ea0_0;
    %load/vec4 v0x55adfd729200_0;
    %load/vec4 v0x55adfd729030_0;
    %and;
    %or;
    %store/vec4 v0x55adfd7290f0_0, 0, 1;
    %load/vec4 v0x55adfd729200_0;
    %load/vec4 v0x55adfd729030_0;
    %xor;
    %store/vec4 v0x55adfd7292c0_0, 0, 1;
    %end;
    .scope S_0x55adfd7288e0;
t_10 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55adfd729700;
T_6 ;
Ewait_6 .event/or E_0x55adfd729960, E_0x0;
    %wait Ewait_6;
    %fork t_13, S_0x55adfd7299e0;
    %jmp t_12;
    .scope S_0x55adfd7299e0;
t_13 ;
    %load/vec4 v0x55adfd729be0_0;
    %load/vec4 v0x55adfd729d80_0;
    %and;
    %store/vec4 v0x55adfd729cc0_0, 0, 1;
    %load/vec4 v0x55adfd729be0_0;
    %load/vec4 v0x55adfd729d80_0;
    %xor;
    %store/vec4 v0x55adfd72a020_0, 0, 1;
    %load/vec4 v0x55adfd729cc0_0;
    %load/vec4 v0x55adfd72a020_0;
    %load/vec4 v0x55adfd729e50_0;
    %and;
    %or;
    %store/vec4 v0x55adfd729f10_0, 0, 1;
    %load/vec4 v0x55adfd72a020_0;
    %load/vec4 v0x55adfd729e50_0;
    %xor;
    %store/vec4 v0x55adfd72a0e0_0, 0, 1;
    %end;
    .scope S_0x55adfd729700;
t_12 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55adfd723b30;
T_7 ;
    %wait E_0x55adfd6ea280;
    %load/vec4 v0x55adfd72afd0_0;
    %cmpi/ne 0, 0, 7;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55adfd72ac50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55adfd72ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55adfd72ad50_0;
    %assign/vec4 v0x55adfd72ac50_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55adfd723b30;
T_8 ;
Ewait_7 .event/or E_0x55adfd6e9f50, E_0x0;
    %wait Ewait_7;
    %fork t_15, S_0x55adfd72a910;
    %jmp t_14;
    .scope S_0x55adfd72a910;
t_15 ;
    %load/vec4 v0x55adfd72ad50_0;
    %load/vec4 v0x55adfd72b170_0;
    %xnor;
    %and/r;
    %store/vec4 v0x55adfd72af10_0, 0, 1;
    %load/vec4 v0x55adfd72af10_0;
    %pad/u 7;
    %load/vec4 v0x55adfd72b0b0_0;
    %pad/u 7;
    %or;
    %store/vec4 v0x55adfd72afd0_0, 0, 7;
    %end;
    .scope S_0x55adfd723b30;
t_14 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55adfd72b2f0;
T_9 ;
Ewait_8 .event/or E_0x55adfd72b630, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x55adfd72b780_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55adfd72bc50_0, 0, 1;
    %load/vec4 v0x55adfd72b780_0;
    %pad/u 32;
    %load/vec4 v0x55adfd72b840_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55adfd72b930_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55adfd72b2f0;
T_10 ;
    %wait E_0x55adfd6ea280;
    %load/vec4 v0x55adfd72bb80_0;
    %load/vec4 v0x55adfd72bc50_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55adfd72b780_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55adfd72b9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55adfd72b780_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55adfd72b780_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55adfd72b2f0;
T_11 ;
    %wait E_0x55adfd6ea280;
    %load/vec4 v0x55adfd72bb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55adfd72bae0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55adfd72b9f0_0;
    %load/vec4 v0x55adfd72b930_0;
    %and;
    %load/vec4 v0x55adfd72b840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55adfd72bae0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55adfd72b9f0_0;
    %load/vec4 v0x55adfd72bc50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55adfd72bae0_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55adfd6ffb20;
T_12 ;
    %delay 41000, 0;
    %load/vec4 v0x55adfd72bea0_0;
    %inv;
    %store/vec4 v0x55adfd72bea0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55adfd6ffb20;
T_13 ;
    %vpi_call/w 3 28 "$dumpfile", "pwm.fst" {0 0 0};
    %vpi_call/w 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55adfd723b30 {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55adfd72b2f0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55adfd72c320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55adfd72c020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55adfd72bea0_0, 0, 1;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x55adfd72c410_0, 0, 7;
    %vpi_call/w 3 36 "$display", "Enable the PWM %d ticks...", v0x55adfd72c410_0 {0 0 0};
    %wait E_0x55adfd6ea0b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55adfd72c320_0, 0, 1;
    %fork t_17, S_0x55adfd6fddf0;
    %jmp t_16;
    .scope S_0x55adfd6fddf0;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55adfd7084b0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x55adfd7084b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.1, 5;
    %load/vec4 v0x55adfd7084b0_0;
    %pad/s 4;
    %store/vec4 v0x55adfd72bf60_0, 0, 4;
    %pushi/vec4 7680, 0, 64;
T_13.2 %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/s;
    %jmp/1xz T_13.3, 5;
    %jmp/1 T_13.3, 4;
    %pushi/vec4 1, 0, 64;
    %sub;
    %wait E_0x55adfd6ea280;
    %jmp T_13.2;
T_13.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55adfd7084b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55adfd7084b0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0x55adfd6ffb20;
t_16 %join;
    %wait E_0x55adfd6ea0b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55adfd72c020_0, 0, 1;
    %pushi/vec4 120, 0, 64;
T_13.4 %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/s;
    %jmp/1xz T_13.5, 5;
    %jmp/1 T_13.5, 4;
    %pushi/vec4 1, 0, 64;
    %sub;
    %wait E_0x55adfd6ea280;
    %jmp T_13.4;
T_13.5 ;
    %pop/vec4 1;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tests/test_pwm.sv";
    "hdl/pulse_generator.sv";
    "hdl/pwm.sv";
