Simulator report for lab3
Thu Oct 01 00:01:02 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|ALTSYNCRAM
  6. |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 366 nodes    ;
; Simulation Coverage         ;      40.16 % ;
; Total Number of Transitions ; 1036         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-----------------------------------------------------------------------------------------------+
; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+---------------------------------------------------------------------------------------------------+
; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      40.16 % ;
; Total nodes checked                                 ; 366          ;
; Total output ports checked                          ; 386          ;
; Total output ports with complete 1/0-value coverage ; 155          ;
; Total output ports with no 1/0-value coverage       ; 188          ;
; Total output ports with no 1-value coverage         ; 210          ;
; Total output ports with no 0-value coverage         ; 209          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                 ; Output Port Name                                                                                                             ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab3|out_data[3]                                                                                                         ; |lab3|out_data[3]                                                                                                            ; pin_out          ;
; |lab3|out_data[2]                                                                                                         ; |lab3|out_data[2]                                                                                                            ; pin_out          ;
; |lab3|out_data[1]                                                                                                         ; |lab3|out_data[1]                                                                                                            ; pin_out          ;
; |lab3|out_data[0]                                                                                                         ; |lab3|out_data[0]                                                                                                            ; pin_out          ;
; |lab3|gdfx_temp0[3]                                                                                                       ; |lab3|gdfx_temp0[3]                                                                                                          ; out0             ;
; |lab3|gdfx_temp0[2]                                                                                                       ; |lab3|gdfx_temp0[2]                                                                                                          ; out0             ;
; |lab3|gdfx_temp0[1]                                                                                                       ; |lab3|gdfx_temp0[1]                                                                                                          ; out0             ;
; |lab3|gdfx_temp0[0]                                                                                                       ; |lab3|gdfx_temp0[0]                                                                                                          ; out0             ;
; |lab3|start                                                                                                               ; |lab3|start                                                                                                                  ; out              ;
; |lab3|clk                                                                                                                 ; |lab3|clk                                                                                                                    ; out              ;
; |lab3|inst15[2]                                                                                                           ; |lab3|inst15[2]                                                                                                              ; out0             ;
; |lab3|inst15[1]                                                                                                           ; |lab3|inst15[1]                                                                                                              ; out0             ;
; |lab3|inst15[0]                                                                                                           ; |lab3|inst15[0]                                                                                                              ; out0             ;
; |lab3|inst38[2]                                                                                                           ; |lab3|inst38[2]                                                                                                              ; out0             ;
; |lab3|inst38[1]                                                                                                           ; |lab3|inst38[1]                                                                                                              ; out0             ;
; |lab3|inst38[0]                                                                                                           ; |lab3|inst38[0]                                                                                                              ; out0             ;
; |lab3|inst37[3]                                                                                                           ; |lab3|inst37[3]                                                                                                              ; out0             ;
; |lab3|inst37[0]                                                                                                           ; |lab3|inst37[0]                                                                                                              ; out0             ;
; |lab3|inst14                                                                                                              ; |lab3|inst14                                                                                                                 ; out0             ;
; |lab3|inst26                                                                                                              ; |lab3|inst26                                                                                                                 ; out0             ;
; |lab3|inst10                                                                                                              ; |lab3|inst10                                                                                                                 ; out0             ;
; |lab3|inst6                                                                                                               ; |lab3|inst6                                                                                                                  ; out0             ;
; |lab3|inst29                                                                                                              ; |lab3|inst29                                                                                                                 ; out0             ;
; |lab3|inst2                                                                                                               ; |lab3|inst2                                                                                                                  ; out0             ;
; |lab3|write:inst19|inst                                                                                                   ; |lab3|write:inst19|inst                                                                                                      ; out0             ;
; |lab3|write:inst19|inst4                                                                                                  ; |lab3|write:inst19|inst4                                                                                                     ; out0             ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita0        ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita0           ; sumout           ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita0        ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita0~COUT      ; cout             ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita1        ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita1           ; sumout           ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita1        ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita1~COUT      ; cout             ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita2        ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita2           ; sumout           ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita2        ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita2~COUT      ; cout             ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita3        ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita3           ; sumout           ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita3        ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita3~COUT      ; cout             ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4        ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4           ; sumout           ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[2]      ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[2]                    ; regout           ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[1]      ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[1]                    ; regout           ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[0]      ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[0]                    ; regout           ;
; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0     ; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0        ; out0             ;
; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]       ; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]          ; out0             ;
; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~2            ; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~2               ; out0             ;
; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]              ; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]                 ; out0             ;
; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~4            ; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~4               ; out0             ;
; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~5            ; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~5               ; out0             ;
; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]              ; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]                 ; out0             ;
; |lab3|write:inst19|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                         ; |lab3|write:inst19|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                            ; regout           ;
; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|ram_block1a0                           ; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|q_a[0]                                    ; portadataout0    ;
; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|ram_block1a1                           ; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|q_a[1]                                    ; portadataout0    ;
; |lab3|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[3]                                                          ; |lab3|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[3]                                                             ; out              ;
; |lab3|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[2]                                                          ; |lab3|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; out              ;
; |lab3|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[1]                                                          ; |lab3|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; out              ;
; |lab3|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                                          ; |lab3|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; out              ;
; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                              ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                              ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                              ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                            ; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                            ; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                            ; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                            ; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                            ; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                            ; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                            ; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                            ; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                            ; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                            ; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                            ; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                            ; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                            ; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                               ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                               ; regout           ;
; |lab3|buf_write:inst24|inst11                                                                                             ; |lab3|buf_write:inst24|inst11                                                                                                ; out0             ;
; |lab3|buf_write:inst24|inst10                                                                                             ; |lab3|buf_write:inst24|inst10                                                                                                ; out0             ;
; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|_~9                  ; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|_~9                     ; out0             ;
; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0   ; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0      ; sumout           ;
; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0   ; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1   ; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1      ; sumout           ;
; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1   ; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2   ; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2      ; sumout           ;
; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2   ; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita3   ; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita3      ; sumout           ;
; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[3] ; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3]               ; regout           ;
; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[2] ; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2]               ; regout           ;
; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[1] ; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1]               ; regout           ;
; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[0] ; |lab3|buf_write:inst24|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0]               ; regout           ;
; |lab3|buf_write:inst24|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]   ; |lab3|buf_write:inst24|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]      ; out0             ;
; |lab3|buf_write:inst24|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]          ; |lab3|buf_write:inst24|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]             ; out0             ;
; |lab3|buf_write:inst24|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]          ; |lab3|buf_write:inst24|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]             ; out0             ;
; |lab3|buf_write:inst24|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |lab3|buf_write:inst24|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                        ; regout           ;
; |lab3|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[2]                                                          ; |lab3|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; out              ;
; |lab3|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[1]                                                          ; |lab3|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; out              ;
; |lab3|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[0]                                                          ; |lab3|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; out              ;
; |lab3|delay:inst13|inst10                                                                                                 ; |lab3|delay:inst13|inst10                                                                                                    ; out0             ;
; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|_~9                      ; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|_~9                         ; out0             ;
; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0       ; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0          ; sumout           ;
; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0       ; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0~COUT     ; cout             ;
; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1       ; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1          ; sumout           ;
; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1       ; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1~COUT     ; cout             ;
; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2       ; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2          ; sumout           ;
; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2       ; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2~COUT     ; cout             ;
; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita3       ; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita3          ; sumout           ;
; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[2]     ; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2]                   ; regout           ;
; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[1]     ; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1]                   ; regout           ;
; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[0]     ; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0]                   ; regout           ;
; |lab3|delay:inst13|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]      ; |lab3|delay:inst13|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]         ; out0             ;
; |lab3|delay:inst13|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~0           ; |lab3|delay:inst13|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~0              ; out0             ;
; |lab3|delay:inst13|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]             ; |lab3|delay:inst13|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]                ; out0             ;
; |lab3|delay:inst13|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~2           ; |lab3|delay:inst13|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~2              ; out0             ;
; |lab3|delay:inst13|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~3           ; |lab3|delay:inst13|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~3              ; out0             ;
; |lab3|delay:inst13|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]             ; |lab3|delay:inst13|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]                ; out0             ;
; |lab3|write:inst18|inst                                                                                                   ; |lab3|write:inst18|inst                                                                                                      ; out0             ;
; |lab3|write:inst18|inst4                                                                                                  ; |lab3|write:inst18|inst4                                                                                                     ; out0             ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita0        ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita0           ; sumout           ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita0        ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita0~COUT      ; cout             ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita1        ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita1           ; sumout           ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita1        ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita1~COUT      ; cout             ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita2        ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita2           ; sumout           ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita2        ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita2~COUT      ; cout             ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita3        ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita3           ; sumout           ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita3        ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita3~COUT      ; cout             ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4        ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4           ; sumout           ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[2]      ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[2]                    ; regout           ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[1]      ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[1]                    ; regout           ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[0]      ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[0]                    ; regout           ;
; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0     ; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0        ; out0             ;
; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]       ; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]          ; out0             ;
; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~2            ; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~2               ; out0             ;
; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]              ; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]                 ; out0             ;
; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~4            ; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~4               ; out0             ;
; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~5            ; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~5               ; out0             ;
; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]              ; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]                 ; out0             ;
; |lab3|write:inst18|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                         ; |lab3|write:inst18|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                            ; regout           ;
; |lab3|buf_read:inst11|inst11                                                                                              ; |lab3|buf_read:inst11|inst11                                                                                                 ; out0             ;
; |lab3|buf_read:inst11|inst10                                                                                              ; |lab3|buf_read:inst11|inst10                                                                                                 ; out0             ;
; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|_~9                   ; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|_~9                      ; out0             ;
; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0    ; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0       ; sumout           ;
; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0    ; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1    ; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1       ; sumout           ;
; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1    ; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2    ; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2       ; sumout           ;
; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2    ; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita3    ; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_comb_bita3       ; sumout           ;
; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[3]  ; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3]                ; regout           ;
; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[2]  ; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2]                ; regout           ;
; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[1]  ; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1]                ; regout           ;
; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[0]  ; |lab3|buf_read:inst11|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0]                ; regout           ;
; |lab3|buf_read:inst11|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]    ; |lab3|buf_read:inst11|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]       ; out0             ;
; |lab3|buf_read:inst11|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]           ; |lab3|buf_read:inst11|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]              ; out0             ;
; |lab3|buf_read:inst11|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]           ; |lab3|buf_read:inst11|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]              ; out0             ;
; |lab3|buf_read:inst11|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |lab3|buf_read:inst11|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab3|out_data[7]                                                                                                     ; |lab3|out_data[7]                                                                                                       ; pin_out          ;
; |lab3|out_data[6]                                                                                                     ; |lab3|out_data[6]                                                                                                       ; pin_out          ;
; |lab3|out_data[5]                                                                                                     ; |lab3|out_data[5]                                                                                                       ; pin_out          ;
; |lab3|out_data[4]                                                                                                     ; |lab3|out_data[4]                                                                                                       ; pin_out          ;
; |lab3|gdfx_temp0[7]                                                                                                   ; |lab3|gdfx_temp0[7]                                                                                                     ; out0             ;
; |lab3|gdfx_temp0[6]                                                                                                   ; |lab3|gdfx_temp0[6]                                                                                                     ; out0             ;
; |lab3|gdfx_temp0[5]                                                                                                   ; |lab3|gdfx_temp0[5]                                                                                                     ; out0             ;
; |lab3|gdfx_temp0[4]                                                                                                   ; |lab3|gdfx_temp0[4]                                                                                                     ; out0             ;
; |lab3|inst25                                                                                                          ; |lab3|inst25                                                                                                            ; out0             ;
; |lab3|inst16                                                                                                          ; |lab3|inst16                                                                                                            ; out0             ;
; |lab3|rom_ram                                                                                                         ; |lab3|rom_ram                                                                                                           ; out              ;
; |lab3|inst27                                                                                                          ; |lab3|inst27                                                                                                            ; out0             ;
; |lab3|in_delay[3]                                                                                                     ; |lab3|in_delay[3]                                                                                                       ; out              ;
; |lab3|in_delay[2]                                                                                                     ; |lab3|in_delay[2]                                                                                                       ; out              ;
; |lab3|in_delay[1]                                                                                                     ; |lab3|in_delay[1]                                                                                                       ; out              ;
; |lab3|in_delay[0]                                                                                                     ; |lab3|in_delay[0]                                                                                                       ; out              ;
; |lab3|in_adres[5]                                                                                                     ; |lab3|in_adres[5]                                                                                                       ; out              ;
; |lab3|in_adres[4]                                                                                                     ; |lab3|in_adres[4]                                                                                                       ; out              ;
; |lab3|in_adres[3]                                                                                                     ; |lab3|in_adres[3]                                                                                                       ; out              ;
; |lab3|in_adres[2]                                                                                                     ; |lab3|in_adres[2]                                                                                                       ; out              ;
; |lab3|in_adres[1]                                                                                                     ; |lab3|in_adres[1]                                                                                                       ; out              ;
; |lab3|in_adres[0]                                                                                                     ; |lab3|in_adres[0]                                                                                                       ; out              ;
; |lab3|in_size[5]                                                                                                      ; |lab3|in_size[5]                                                                                                        ; out              ;
; |lab3|in_size[4]                                                                                                      ; |lab3|in_size[4]                                                                                                        ; out              ;
; |lab3|in_size[3]                                                                                                      ; |lab3|in_size[3]                                                                                                        ; out              ;
; |lab3|in_size[2]                                                                                                      ; |lab3|in_size[2]                                                                                                        ; out              ;
; |lab3|in_size[1]                                                                                                      ; |lab3|in_size[1]                                                                                                        ; out              ;
; |lab3|in_size[0]                                                                                                      ; |lab3|in_size[0]                                                                                                        ; out              ;
; |lab3|inst8                                                                                                           ; |lab3|inst8                                                                                                             ; out0             ;
; |lab3|inst15[5]                                                                                                       ; |lab3|inst15[5]                                                                                                         ; out0             ;
; |lab3|inst15[4]                                                                                                       ; |lab3|inst15[4]                                                                                                         ; out0             ;
; |lab3|inst38[5]                                                                                                       ; |lab3|inst38[5]                                                                                                         ; out0             ;
; |lab3|inst38[4]                                                                                                       ; |lab3|inst38[4]                                                                                                         ; out0             ;
; |lab3|inst37[5]                                                                                                       ; |lab3|inst37[5]                                                                                                         ; out0             ;
; |lab3|inst37[4]                                                                                                       ; |lab3|inst37[4]                                                                                                         ; out0             ;
; |lab3|inst37[2]                                                                                                       ; |lab3|inst37[2]                                                                                                         ; out0             ;
; |lab3|inst37[1]                                                                                                       ; |lab3|inst37[1]                                                                                                         ; out0             ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4    ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita5    ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita5      ; sumout           ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[5]  ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[5]               ; regout           ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[4]  ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[4]               ; regout           ;
; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0        ; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0          ; out0             ;
; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1        ; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1          ; out0             ;
; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]          ; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]            ; out0             ;
; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~3        ; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~3          ; out0             ;
; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|ram_block1a4                       ; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|q_a[4]                               ; portadataout0    ;
; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|ram_block1a5                       ; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|q_a[5]                               ; portadataout0    ;
; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|ram_block1a6                       ; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|q_a[6]                               ; portadataout0    ;
; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|ram_block1a7                       ; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|q_a[7]                               ; portadataout0    ;
; |lab3|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; |lab3|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[7]                                                        ; out              ;
; |lab3|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; |lab3|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[6]                                                        ; out              ;
; |lab3|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[5]                                                      ; |lab3|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[5]                                                        ; out              ;
; |lab3|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; |lab3|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[4]                                                        ; out              ;
; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                       ; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                       ; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                       ; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                       ; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab3|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; |lab3|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[7]                                                        ; out              ;
; |lab3|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; |lab3|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[6]                                                        ; out              ;
; |lab3|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[5]                                                      ; |lab3|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[5]                                                        ; out              ;
; |lab3|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; |lab3|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[4]                                                        ; out              ;
; |lab3|write:inst21|inst                                                                                               ; |lab3|write:inst21|inst                                                                                                 ; out0             ;
; |lab3|write:inst21|inst4                                                                                              ; |lab3|write:inst21|inst4                                                                                                ; out0             ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita0    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita0      ; sumout           ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita1    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita2    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita2      ; sumout           ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita2    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita3    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4      ; sumout           ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita5    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita5      ; sumout           ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[5]  ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[5]               ; regout           ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[4]  ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[4]               ; regout           ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[2]  ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[2]               ; regout           ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[1]  ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[1]               ; regout           ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0   ; out0             ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]   ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]     ; out0             ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0        ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0          ; out0             ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1        ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1          ; out0             ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]          ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]            ; out0             ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~2        ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~2          ; out0             ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~3        ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~3          ; out0             ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]          ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]            ; out0             ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~4        ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~4          ; out0             ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~5        ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~5          ; out0             ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]          ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]            ; out0             ;
; |lab3|write:inst21|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |lab3|write:inst21|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[3] ; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3]              ; regout           ;
; |lab3|delay:inst13|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1       ; |lab3|delay:inst13|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1         ; out0             ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4    ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita5    ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita5      ; sumout           ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[5]  ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[5]               ; regout           ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[4]  ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[4]               ; regout           ;
; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0        ; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0          ; out0             ;
; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1        ; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1          ; out0             ;
; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]          ; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]            ; out0             ;
; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~3        ; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~3          ; out0             ;
; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ram_block1a0                   ; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|q_a[0]                           ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ram_block1a1                   ; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|q_a[1]                           ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ram_block1a2                   ; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|q_a[2]                           ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ram_block1a3                   ; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|q_a[3]                           ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ram_block1a4                   ; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|q_a[4]                           ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ram_block1a5                   ; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|q_a[5]                           ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ram_block1a6                   ; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|q_a[6]                           ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ram_block1a7                   ; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|q_a[7]                           ; portadataout0    ;
; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[7]                                                        ; out              ;
; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[6]                                                        ; out              ;
; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[5]                                                      ; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[5]                                                        ; out              ;
; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[4]                                                        ; out              ;
; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[3]                                                        ; out              ;
; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]                                                        ; out              ;
; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[1]                                                        ; out              ;
; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[0]                                                        ; out              ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22             ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab3|inst25                                                                                                          ; |lab3|inst25                                                                                                            ; out0             ;
; |lab3|inst16                                                                                                          ; |lab3|inst16                                                                                                            ; out0             ;
; |lab3|rom_ram                                                                                                         ; |lab3|rom_ram                                                                                                           ; out              ;
; |lab3|inst27                                                                                                          ; |lab3|inst27                                                                                                            ; out0             ;
; |lab3|in_delay[3]                                                                                                     ; |lab3|in_delay[3]                                                                                                       ; out              ;
; |lab3|in_delay[2]                                                                                                     ; |lab3|in_delay[2]                                                                                                       ; out              ;
; |lab3|in_delay[1]                                                                                                     ; |lab3|in_delay[1]                                                                                                       ; out              ;
; |lab3|in_delay[0]                                                                                                     ; |lab3|in_delay[0]                                                                                                       ; out              ;
; |lab3|in_adres[5]                                                                                                     ; |lab3|in_adres[5]                                                                                                       ; out              ;
; |lab3|in_adres[4]                                                                                                     ; |lab3|in_adres[4]                                                                                                       ; out              ;
; |lab3|in_adres[3]                                                                                                     ; |lab3|in_adres[3]                                                                                                       ; out              ;
; |lab3|in_adres[2]                                                                                                     ; |lab3|in_adres[2]                                                                                                       ; out              ;
; |lab3|in_adres[1]                                                                                                     ; |lab3|in_adres[1]                                                                                                       ; out              ;
; |lab3|in_adres[0]                                                                                                     ; |lab3|in_adres[0]                                                                                                       ; out              ;
; |lab3|in_size[5]                                                                                                      ; |lab3|in_size[5]                                                                                                        ; out              ;
; |lab3|in_size[4]                                                                                                      ; |lab3|in_size[4]                                                                                                        ; out              ;
; |lab3|in_size[3]                                                                                                      ; |lab3|in_size[3]                                                                                                        ; out              ;
; |lab3|in_size[2]                                                                                                      ; |lab3|in_size[2]                                                                                                        ; out              ;
; |lab3|in_size[1]                                                                                                      ; |lab3|in_size[1]                                                                                                        ; out              ;
; |lab3|in_size[0]                                                                                                      ; |lab3|in_size[0]                                                                                                        ; out              ;
; |lab3|inst8                                                                                                           ; |lab3|inst8                                                                                                             ; out0             ;
; |lab3|inst15[5]                                                                                                       ; |lab3|inst15[5]                                                                                                         ; out0             ;
; |lab3|inst15[4]                                                                                                       ; |lab3|inst15[4]                                                                                                         ; out0             ;
; |lab3|inst15[3]                                                                                                       ; |lab3|inst15[3]                                                                                                         ; out0             ;
; |lab3|inst38[5]                                                                                                       ; |lab3|inst38[5]                                                                                                         ; out0             ;
; |lab3|inst38[4]                                                                                                       ; |lab3|inst38[4]                                                                                                         ; out0             ;
; |lab3|inst38[3]                                                                                                       ; |lab3|inst38[3]                                                                                                         ; out0             ;
; |lab3|inst37[5]                                                                                                       ; |lab3|inst37[5]                                                                                                         ; out0             ;
; |lab3|inst37[4]                                                                                                       ; |lab3|inst37[4]                                                                                                         ; out0             ;
; |lab3|inst37[2]                                                                                                       ; |lab3|inst37[2]                                                                                                         ; out0             ;
; |lab3|inst37[1]                                                                                                       ; |lab3|inst37[1]                                                                                                         ; out0             ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4    ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita5    ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita5      ; sumout           ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[5]  ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[5]               ; regout           ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[4]  ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[4]               ; regout           ;
; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[3]  ; |lab3|write:inst19|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[3]               ; regout           ;
; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0        ; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0          ; out0             ;
; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1        ; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1          ; out0             ;
; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]          ; |lab3|write:inst19|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]            ; out0             ;
; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|ram_block1a2                       ; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|q_a[2]                               ; portadataout0    ;
; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|ram_block1a3                       ; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|q_a[3]                               ; portadataout0    ;
; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|ram_block1a4                       ; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|q_a[4]                               ; portadataout0    ;
; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|ram_block1a5                       ; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|q_a[5]                               ; portadataout0    ;
; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|ram_block1a6                       ; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|q_a[6]                               ; portadataout0    ;
; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|ram_block1a7                       ; |lab3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6t71:auto_generated|q_a[7]                               ; portadataout0    ;
; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                       ; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                       ; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                       ; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                       ; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                       ; |lab3|buf:inst4|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                        ; |lab3|buf:inst4|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                        ; |lab3|buf:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                        ; |lab3|buf:inst4|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                        ; |lab3|buf:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                        ; |lab3|buf:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                        ; |lab3|buf:inst4|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                                        ; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                        ; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                                        ; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                        ; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                          ; regout           ;
; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                        ; |lab3|buf:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                          ; regout           ;
; |lab3|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; |lab3|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[3]                                                        ; out              ;
; |lab3|lpm_dff1:inst32|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; |lab3|lpm_dff1:inst32|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; regout           ;
; |lab3|write:inst21|inst                                                                                               ; |lab3|write:inst21|inst                                                                                                 ; out0             ;
; |lab3|write:inst21|inst4                                                                                              ; |lab3|write:inst21|inst4                                                                                                ; out0             ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita0    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita1    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita1      ; sumout           ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita1    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita2    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita2      ; sumout           ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita2    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita3    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita3      ; sumout           ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita3    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4      ; sumout           ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita5    ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita5      ; sumout           ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[5]  ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[5]               ; regout           ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[4]  ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[4]               ; regout           ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[3]  ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[3]               ; regout           ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[2]  ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[2]               ; regout           ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[1]  ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[1]               ; regout           ;
; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[0]  ; |lab3|write:inst21|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[0]               ; regout           ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0   ; out0             ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]   ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]     ; out0             ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0        ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0          ; out0             ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1        ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1          ; out0             ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]          ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]            ; out0             ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~2        ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~2          ; out0             ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]          ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]            ; out0             ;
; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~5        ; |lab3|write:inst21|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~5          ; out0             ;
; |lab3|write:inst21|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |lab3|write:inst21|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|counter_reg_bit1a[3] ; |lab3|delay:inst13|lpm_counter1:inst13|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3]              ; regout           ;
; |lab3|delay:inst13|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1       ; |lab3|delay:inst13|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1         ; out0             ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4    ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita5    ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_comb_bita5      ; sumout           ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[5]  ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[5]               ; regout           ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[4]  ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[4]               ; regout           ;
; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|counter_reg_bit1a[3]  ; |lab3|write:inst18|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_0aj:auto_generated|safe_q[3]               ; regout           ;
; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0        ; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0          ; out0             ;
; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1        ; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1          ; out0             ;
; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]          ; |lab3|write:inst18|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]            ; out0             ;
; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ram_block1a0                   ; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|q_a[0]                           ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ram_block1a1                   ; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|q_a[1]                           ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ram_block1a2                   ; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|q_a[2]                           ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ram_block1a3                   ; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|q_a[3]                           ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ram_block1a4                   ; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|q_a[4]                           ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ram_block1a5                   ; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|q_a[5]                           ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ram_block1a6                   ; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|q_a[6]                           ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|ram_block1a7                   ; |lab3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_bia1:auto_generated|q_a[7]                           ; portadataout0    ;
; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[7]                                                        ; out              ;
; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[6]                                                        ; out              ;
; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[5]                                                      ; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[5]                                                        ; out              ;
; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[4]                                                        ; out              ;
; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[3]                                                        ; out              ;
; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]                                                        ; out              ;
; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[1]                                                        ; out              ;
; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; |lab3|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[0]                                                        ; out              ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9            ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9              ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21             ; out0             ;
; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22           ; |lab3|write:inst19|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9            ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9              ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21             ; out0             ;
; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22           ; |lab3|write:inst21|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~0              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~1              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~2              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~3              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~4              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~5              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~6              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~7              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~8              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9            ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~9              ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~10             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~11             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~12             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~13             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~14             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~15             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~16             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~17             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~18             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~19             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~20             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~21             ; out0             ;
; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22           ; |lab3|write:inst18|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_clh:auto_generated|op_1~22             ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 01 00:01:01 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab3 -c lab3
Info: Using vector source file "D:/quartus/labs/lab3/lab3.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of lab3.vwf called lab3.sim_ori.vwf has been created in the db folder
Warning: Ignored node in vector source file. Can't find corresponding node name "write_adr111[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "write_adr111[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "write_adr111[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "write_adr111[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "write_adr111[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "write_adr111[0]" in design.
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      40.16 %
Info: Number of transitions in simulation is 1036
Info: Vector file lab3.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 150 megabytes
    Info: Processing ended: Thu Oct 01 00:01:02 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


