<design_size title="Design Size Report">
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="6" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Performance/Pipeline" col5="Optimizations"/>
            <rows>
                <row id="0" col0="myproject" col1="myproject.cpp:6" col2="2459" col3="131969" col3_note="*" col4="22439" col5="22270">
                    <row id="6" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense.h:36" col2="598" col3="" col4="" col5="">
                        <row id="1" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense_latency.h:13" col2="596" col3="" col4="" col5="">
                            <row id="9" col0="product" col1="nnet_mult.h:70" col2="151" col3="" col4="" col5=""/>
                            <row id="4" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5=""/>
                        </row>
                    </row>
                    <row id="2" col0="relu&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, relu_config3&gt;" col1="nnet_activation.h:39" col2="199" col3="257" col4="97" col5="98"/>
                    <row id="3" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_dense.h:36" col2="598" col3="" col4="" col5="">
                        <row id="15" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_dense_latency.h:13" col2="596" col3="" col4="" col5="">
                            <row id="9" col0="product" col1="nnet_mult.h:70" col2="151" col3="" col4="" col5=""/>
                            <row id="11" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5=""/>
                        </row>
                    </row>
                    <row id="13" col0="sigmoid&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, sigmoid_config5&gt;" col1="nnet_activation.h:95" col2="983" col3="3142" col4="1729" col5="1730">
                        <row id="10" col0="init_sigmoid_table&lt;sigmoid_config5, 1024&gt;" col1="nnet_activation.h:81" col2="455" col3="" col4="" col5="">
                            <row id="14" col0="sigmoid_fcn_float" col1="nnet_activation.h:79" col2="9" col3="" col4="" col5=""/>
                        </row>
                    </row>
                    <row id="1" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense_latency.h:13" col2="" col3="64060" col4="10267" col5="10268">
                        <row id="4" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_mult.h:110" col2="" col3="48" col3_disp="     48 (16 calls)" col4="" col5=""/>
                    </row>
                    <row id="15" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_dense_latency.h:13" col2="" col3="64475" col4="9843" col5="9844">
                        <row id="11" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_mult.h:110" col2="" col3="192" col3_disp="    192 (64 calls)" col4="" col5=""/>
                    </row>
                </row>
            </rows>
            <notes>
                <note name="*" desc="Exceeded design size warning message threshold"/>
            </notes>
        </hiertable>
    </item>
    <item name="Description of Compilation Phases">
        <table>
            <keys size="2">Compilation Phase, Description</keys>
            <column name="Compile/Link">All functions are compiled and linked into a single design</column>
            <column name="Unroll/Inline">After user unroll and inline pragmas are applied</column>
            <column name="Performance/Pipeline">After performance and pipeline pragmas are applied</column>
            <column name="Optimizations">After high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

