
ubuntu-preinstalled/systemd-escape:     file format elf32-littlearm


Disassembly of section .init:

00000bb0 <.init>:
 bb0:	push	{r3, lr}
 bb4:	bl	1728 <log_oom_internal@plt+0x99c>
 bb8:	pop	{r3, pc}

Disassembly of section .plt:

00000bbc <unit_name_escape@plt-0x14>:
 bbc:	push	{lr}		; (str lr, [sp, #-4]!)
 bc0:	ldr	lr, [pc, #4]	; bcc <unit_name_escape@plt-0x4>
 bc4:	add	lr, pc, lr
 bc8:	ldr	pc, [lr, #8]!
 bcc:	andeq	r2, r1, r0, asr r3

00000bd0 <unit_name_escape@plt>:
 bd0:	add	ip, pc, #0, 12
 bd4:	add	ip, ip, #73728	; 0x12000
 bd8:	ldr	pc, [ip, #848]!	; 0x350

00000bdc <unit_name_unescape@plt>:
 bdc:	add	ip, pc, #0, 12
 be0:	add	ip, ip, #73728	; 0x12000
 be4:	ldr	pc, [ip, #840]!	; 0x348

00000be8 <version@plt>:
 be8:	add	ip, pc, #0, 12
 bec:	add	ip, ip, #73728	; 0x12000
 bf0:	ldr	pc, [ip, #832]!	; 0x340

00000bf4 <free@plt>:
 bf4:	add	ip, pc, #0, 12
 bf8:	add	ip, ip, #73728	; 0x12000
 bfc:	ldr	pc, [ip, #824]!	; 0x338

00000c00 <log_open@plt>:
 c00:	add	ip, pc, #0, 12
 c04:	add	ip, ip, #73728	; 0x12000
 c08:	ldr	pc, [ip, #816]!	; 0x330

00000c0c <log_show_color@plt>:
 c0c:	add	ip, pc, #0, 12
 c10:	add	ip, ip, #73728	; 0x12000
 c14:	ldr	pc, [ip, #808]!	; 0x328

00000c18 <log_assert_failed_unreachable_realm@plt>:
 c18:	add	ip, pc, #0, 12
 c1c:	add	ip, ip, #73728	; 0x12000
 c20:	ldr	pc, [ip, #800]!	; 0x320

00000c24 <unit_name_path_escape@plt>:
 c24:	add	ip, pc, #0, 12
 c28:	add	ip, ip, #73728	; 0x12000
 c2c:	ldr	pc, [ip, #792]!	; 0x318

00000c30 <ask_password_agent_close@plt>:
 c30:	add	ip, pc, #0, 12
 c34:	add	ip, ip, #73728	; 0x12000
 c38:	ldr	pc, [ip, #784]!	; 0x310

00000c3c <polkit_agent_close@plt>:
 c3c:	add	ip, pc, #0, 12
 c40:	add	ip, ip, #73728	; 0x12000
 c44:	ldr	pc, [ip, #776]!	; 0x308

00000c48 <mac_selinux_finish@plt>:
 c48:	add	ip, pc, #0, 12
 c4c:	add	ip, ip, #73728	; 0x12000
 c50:	ldr	pc, [ip, #768]!	; 0x300

00000c54 <sd_notifyf@plt>:
 c54:	add	ip, pc, #0, 12
 c58:	add	ip, ip, #73728	; 0x12000
 c5c:	ldr	pc, [ip, #760]!	; 0x2f8

00000c60 <unit_type_from_string@plt>:
 c60:	add	ip, pc, #0, 12
 c64:	add	ip, ip, #73728	; 0x12000
 c68:	ldr	pc, [ip, #752]!	; 0x2f0

00000c6c <unit_name_to_instance@plt>:
 c6c:	add	ip, pc, #0, 12
 c70:	add	ip, ip, #73728	; 0x12000
 c74:	ldr	pc, [ip, #744]!	; 0x2e8

00000c78 <unit_name_is_valid@plt>:
 c78:	add	ip, pc, #0, 12
 c7c:	add	ip, ip, #73728	; 0x12000
 c80:	ldr	pc, [ip, #736]!	; 0x2e0

00000c84 <log_get_max_level_realm@plt>:
 c84:	add	ip, pc, #0, 12
 c88:	add	ip, ip, #73728	; 0x12000
 c8c:	ldr	pc, [ip, #728]!	; 0x2d8

00000c90 <abort@plt>:
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #73728	; 0x12000
 c98:	ldr	pc, [ip, #720]!	; 0x2d0

00000c9c <unit_name_template@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #73728	; 0x12000
 ca4:	ldr	pc, [ip, #712]!	; 0x2c8

00000ca8 <unit_name_path_unescape@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #73728	; 0x12000
 cb0:	ldr	pc, [ip, #704]!	; 0x2c0

00000cb4 <__stack_chk_fail@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #73728	; 0x12000
 cbc:	ldr	pc, [ip, #696]!	; 0x2b8

00000cc0 <terminal_urlify_man@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #73728	; 0x12000
 cc8:	ldr	pc, [ip, #688]!	; 0x2b0

00000ccc <getopt_long@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #73728	; 0x12000
 cd4:	ldr	pc, [ip, #680]!	; 0x2a8

00000cd8 <pager_close@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #73728	; 0x12000
 ce0:	ldr	pc, [ip, #672]!	; 0x2a0

00000ce4 <strjoin_real@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #73728	; 0x12000
 cec:	ldr	pc, [ip, #664]!	; 0x298

00000cf0 <unit_name_mangle_with_suffix@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #73728	; 0x12000
 cf8:	ldr	pc, [ip, #656]!	; 0x290

00000cfc <fputc@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #73728	; 0x12000
 d04:	ldr	pc, [ip, #648]!	; 0x288

00000d08 <unit_name_replace_instance@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #73728	; 0x12000
 d10:	ldr	pc, [ip, #640]!	; 0x280

00000d14 <strcmp@plt>:
 d14:	add	ip, pc, #0, 12
 d18:	add	ip, ip, #73728	; 0x12000
 d1c:	ldr	pc, [ip, #632]!	; 0x278

00000d20 <log_parse_environment_realm@plt>:
 d20:	add	ip, pc, #0, 12
 d24:	add	ip, ip, #73728	; 0x12000
 d28:	ldr	pc, [ip, #624]!	; 0x270

00000d2c <log_assert_failed_realm@plt>:
 d2c:	add	ip, pc, #0, 12
 d30:	add	ip, ip, #73728	; 0x12000
 d34:	ldr	pc, [ip, #616]!	; 0x268

00000d38 <log_internal_realm@plt>:
 d38:	add	ip, pc, #0, 12
 d3c:	add	ip, ip, #73728	; 0x12000
 d40:	ldr	pc, [ip, #608]!	; 0x260

00000d44 <fputs@plt>:
 d44:	add	ip, pc, #0, 12
 d48:	add	ip, ip, #73728	; 0x12000
 d4c:	ldr	pc, [ip, #600]!	; 0x258

00000d50 <__libc_start_main@plt>:
 d50:	add	ip, pc, #0, 12
 d54:	add	ip, ip, #73728	; 0x12000
 d58:	ldr	pc, [ip, #592]!	; 0x250

00000d5c <__gmon_start__@plt>:
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #73728	; 0x12000
 d64:	ldr	pc, [ip, #584]!	; 0x248

00000d68 <__cxa_finalize@plt>:
 d68:	add	ip, pc, #0, 12
 d6c:	add	ip, ip, #73728	; 0x12000
 d70:	ldr	pc, [ip, #576]!	; 0x240

00000d74 <strdup@plt>:
 d74:	add	ip, pc, #0, 12
 d78:	add	ip, ip, #73728	; 0x12000
 d7c:	ldr	pc, [ip, #568]!	; 0x238

00000d80 <__printf_chk@plt>:
 d80:	add	ip, pc, #0, 12
 d84:	add	ip, ip, #73728	; 0x12000
 d88:	ldr	pc, [ip, #560]!	; 0x230

00000d8c <log_oom_internal@plt>:
 d8c:	add	ip, pc, #0, 12
 d90:	add	ip, ip, #73728	; 0x12000
 d94:	ldr	pc, [ip, #552]!	; 0x228

Disassembly of section .text:

00000d98 <.text>:
     d98:	sbfxcs	pc, pc, #17, #17
     d9c:	sbfxcc	pc, pc, #17, #17
     da0:	push	{r1, r3, r4, r5, r6, sl, lr}
     da4:	strdlt	r4, [sp], r0
     da8:			; <UNDEFINED> instruction: 0x460758d3
     dac:	sbfxvs	pc, pc, #17, #5
     db0:			; <UNDEFINED> instruction: 0xf8df2001
     db4:	ldmdavs	fp, {r2, r5, r7, r8, r9, sl, sp}
     db8:			; <UNDEFINED> instruction: 0xf04f930b
     dbc:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
     dc0:			; <UNDEFINED> instruction: 0x3798f8df
     dc4:	ldmpl	r2!, {r0, r2, r3, r9, sl, lr}
     dc8:	ldmpl	r3!, {r0, r1, r2, r4, sp, lr}^
     dcc:			; <UNDEFINED> instruction: 0xf7ff6019
     dd0:	andcs	lr, r0, lr, lsl pc
     dd4:	svc	0x00a4f7ff
     dd8:	svc	0x0012f7ff
     ddc:			; <UNDEFINED> instruction: 0xf2c02f00
     de0:	stfcsd	f0, [r0, #-208]	; 0xffffff30
     de4:	mrshi	pc, (UNDEF: 64)	; <UNPREDICTABLE>
     de8:			; <UNDEFINED> instruction: 0xb774f8df
     dec:			; <UNDEFINED> instruction: 0x9774f8df
     df0:			; <UNDEFINED> instruction: 0xa774f8df
     df4:	ldrbtmi	r4, [r9], #1275	; 0x4fb
     df8:			; <UNDEFINED> instruction: 0xf04f44fa
     dfc:	ldrbmi	r0, [fp], -r0, lsl #16
     e00:	strtmi	r4, [r9], -sl, asr #12
     e04:			; <UNDEFINED> instruction: 0xf8cd4638
     e08:			; <UNDEFINED> instruction: 0xf7ff8000
     e0c:	cdpne	15, 0, cr14, cr4, cr0, {3}
     e10:	msrhi	(UNDEF: 100), r0
     e14:	ldcle	12, cr2, [r5], {117}	; 0x75
     e18:	stcle	12, cr2, [fp, #-412]!	; 0xfffffe64
     e1c:	stccs	12, cr3, [sp], {104}	; 0x68
     e20:	teqhi	r1, r0, lsl #4	; <UNPREDICTABLE>
     e24:			; <UNDEFINED> instruction: 0xf014e8df
     e28:	rsbseq	r0, r7, sp, ror r0
     e2c:			; <UNDEFINED> instruction: 0x012f012f
     e30:	rsbseq	r0, r1, pc, lsr #2
     e34:			; <UNDEFINED> instruction: 0x012f012f
     e38:			; <UNDEFINED> instruction: 0x012f006b
     e3c:			; <UNDEFINED> instruction: 0x012f012f
     e40:	rsbeq	r0, r5, pc, lsr #2
     e44:	movwne	pc, #4672	; 0x1240	; <UNPREDICTABLE>
     e48:			; <UNDEFINED> instruction: 0xf000429c
     e4c:			; <UNDEFINED> instruction: 0xf5b48086
     e50:	smlalbble	r7, r6, r1, pc	; <UNPREDICTABLE>
     e54:			; <UNDEFINED> instruction: 0x3714f8df
     e58:	ldmpl	r3!, {r1, r8, sp}^
     e5c:			; <UNDEFINED> instruction: 0x4620681c
     e60:	svc	0x000af7ff
     e64:			; <UNDEFINED> instruction: 0xf0002800
     e68:			; <UNDEFINED> instruction: 0xf8df811d
     e6c:	ldrbtmi	r3, [fp], #-1796	; 0xfffff8fc
     e70:			; <UNDEFINED> instruction: 0xe7c2605c
     e74:			; <UNDEFINED> instruction: 0xf0402c3f
     e78:			; <UNDEFINED> instruction: 0xf06f8106
     e7c:			; <UNDEFINED> instruction: 0xf8df0715
     e80:	rsbsmi	r1, sl, #244, 12	; 0xf400000
     e84:	ldrbtmi	r2, [r9], #-0
     e88:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     e8c:	mrc	7, 6, APSR_nzcv, cr0, cr15, {7}
     e90:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
     e94:	svc	0x0020f7ff
     e98:	mrc	7, 6, APSR_nzcv, cr6, cr15, {7}
     e9c:			; <UNDEFINED> instruction: 0x36d8f8df
     ea0:	strdlt	r5, [ip, #-132]!	; 0xffffff7c
     ea4:			; <UNDEFINED> instruction: 0x36d4f8df
     ea8:			; <UNDEFINED> instruction: 0xf0243403
     eac:	ldmpl	r5!, {r0, r1, sl}^
     eb0:	andle	r4, r5, #172, 4	; 0xc000000a
     eb4:	movweq	lr, #2516	; 0x9d4
     eb8:	ldrmi	r3, [r8, r8, lsl #8]
     ebc:	mvnsle	r4, #172, 4	; 0xc000000a
     ec0:	ssatcs	pc, #29, pc, asr #17	; <UNPREDICTABLE>
     ec4:			; <UNDEFINED> instruction: 0xf8df0ff8
     ec8:	ldrbtmi	r3, [sl], #-1672	; 0xfffff978
     ecc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     ed0:	subsmi	r9, sl, fp, lsl #22
     ed4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     ed8:	teqhi	r5, #64	; 0x40	; <UNPREDICTABLE>
     edc:	pop	{r0, r2, r3, ip, sp, pc}
     ee0:			; <UNDEFINED> instruction: 0xf5b48ff0
     ee4:			; <UNDEFINED> instruction: 0xf0407f80
     ee8:			; <UNDEFINED> instruction: 0xf7ff80ce
     eec:			; <UNDEFINED> instruction: 0x4607ee7e
     ef0:			; <UNDEFINED> instruction: 0xf8dfe050
     ef4:	andcs	r3, r1, #144, 12	; 0x9000000
     ef8:	addsvs	r4, sl, fp, ror r4
     efc:			; <UNDEFINED> instruction: 0xf8dfe77d
     f00:	andcs	r3, r1, #136, 12	; 0x8800000
     f04:	tstvc	sl, #2063597568	; 0x7b000000
     f08:			; <UNDEFINED> instruction: 0xf8dfe777
     f0c:	andcs	r3, r2, #128, 12	; 0x8000000
     f10:	addsvs	r4, sl, fp, ror r4
     f14:			; <UNDEFINED> instruction: 0xf8dfe771
     f18:	andcs	r3, r1, #120, 12	; 0x7800000
     f1c:	cmpvc	sl, #2063597568	; 0x7b000000
     f20:			; <UNDEFINED> instruction: 0xf8dfe76b
     f24:	bge	2868ec <log_oom_internal@plt+0x285b60>
     f28:			; <UNDEFINED> instruction: 0x066cf8df
     f2c:	ldrbtmi	r2, [r9], #-1792	; 0xfffff900
     f30:	ldrbtmi	r9, [r8], #-1802	; 0xfffff8f6
     f34:	mcr	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     f38:	blle	6d1a20 <log_oom_internal@plt+0x6d0c94>
     f3c:			; <UNDEFINED> instruction: 0x265cf8df
     f40:			; <UNDEFINED> instruction: 0xf8df2001
     f44:	blls	2868bc <log_oom_internal@plt+0x285b30>
     f48:	ldrbtmi	r5, [r9], #-2226	; 0xfffff74e
     f4c:			; <UNDEFINED> instruction: 0xf7ff6812
     f50:	stmdals	sl, {r3, r4, r8, r9, sl, fp, sp, lr, pc}
     f54:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     f58:			; <UNDEFINED> instruction: 0xf8dfe798
     f5c:	ldmpl	r3!, {r4, r9, sl, ip, sp}^
     f60:			; <UNDEFINED> instruction: 0x4620681c
     f64:	mrc	7, 3, APSR_nzcv, cr12, cr15, {7}
     f68:	vmlal.s8	q9, d0, d0
     f6c:			; <UNDEFINED> instruction: 0xf8ca82ad
     f70:	strb	r4, [r2, -r0]
     f74:			; <UNDEFINED> instruction: 0x362cf8df
     f78:			; <UNDEFINED> instruction: 0xf8df4638
     f7c:	andscs	r1, pc, #44, 12	; 0x2c00000
     f80:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
     f84:	tstcc	r3, ip, lsl #6
     f88:	svc	0x0000f7ff
     f8c:	stmdals	sl, {r0, r1, r2, r9, sl, lr}
     f90:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
     f94:	ldclle	15, cr2, [r4, #-0]
     f98:			; <UNDEFINED> instruction: 0x3610f8df
     f9c:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
     fa0:	ldrdmi	pc, [r0], -r9
     fa4:	eoreq	pc, r4, r5, asr r8	; <UNPREDICTABLE>
     fa8:	streq	lr, [r4], #2821	; 0xb05
     fac:			; <UNDEFINED> instruction: 0xf0002800
     fb0:			; <UNDEFINED> instruction: 0xf8df81b4
     fb4:			; <UNDEFINED> instruction: 0xf8df85fc
     fb8:			; <UNDEFINED> instruction: 0xf8dfa5fc
     fbc:	ldrbtmi	fp, [r8], #1532	; 0x5fc
     fc0:	ldrbtmi	r4, [fp], #1274	; 0x4fa
     fc4:	blcs	39038 <log_oom_internal@plt+0x382ac>
     fc8:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
     fcc:	strbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
     fd0:	ldrdcc	pc, [r0], -r9
     fd4:	bl	1572b8 <log_oom_internal@plt+0x15652c>
     fd8:	addsmi	r0, ip, #201326594	; 0xc000002
     fdc:	andle	r6, r3, r9, lsr r8
     fe0:			; <UNDEFINED> instruction: 0xf7ff2020
     fe4:	ldmdavs	r9!, {r2, r3, r7, r9, sl, fp, sp, lr, pc}
     fe8:			; <UNDEFINED> instruction: 0xf7ff9808
     fec:	stmdals	r8, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
     ff0:	mcr	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     ff4:	svceq	0x0004f854
     ff8:			; <UNDEFINED> instruction: 0xf0002800
     ffc:			; <UNDEFINED> instruction: 0xf8d88190
    1000:	strcs	r3, [r0, -r8]
    1004:	blcs	66c2c <log_oom_internal@plt+0x65ea0>
    1008:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
    100c:	bicsle	r2, sl, r2, lsl #22
    1010:	strcc	pc, [ip, #2271]!	; 0x8df
    1014:	ldrtmi	sl, [sl], -r8, lsl #18
    1018:	ldrbtmi	r9, [fp], #-256	; 0xffffff00
    101c:			; <UNDEFINED> instruction: 0xf7ff4639
    1020:	cdpne	14, 0, cr14, cr1, cr8, {3}
    1024:			; <UNDEFINED> instruction: 0x4638dad2
    1028:			; <UNDEFINED> instruction: 0xf7ff9106
    102c:	stmdbls	r6, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
    1030:	vsub.i8	d2, d0, d2
    1034:	submi	r8, fp, #1073741881	; 0x40000039
    1038:	subsmi	fp, pc, #-1342177267	; 0xb000000d
    103c:			; <UNDEFINED> instruction: 0xf7ff9808
    1040:	svccs	0x0000edda
    1044:	svcge	0x001bf6ff
    1048:			; <UNDEFINED> instruction: 0xf8dfe720
    104c:	movtcs	r2, #38264	; 0x9578
    1050:	ldrbmi	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1054:			; <UNDEFINED> instruction: 0xf8df2000
    1058:	ldrbtmi	r1, [sl], #-1396	; 0xfffffa8c
    105c:	andcc	r4, r3, #124, 8	; 0x7c000000
    1060:	strls	r4, [r0], #-1145	; 0xfffffb87
    1064:	mcr	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1068:	strbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    106c:			; <UNDEFINED> instruction: 0xf8df4628
    1070:	movtcs	r4, #42340	; 0xa564
    1074:	strbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1078:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    107c:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    1080:			; <UNDEFINED> instruction: 0xf7ff9400
    1084:			; <UNDEFINED> instruction: 0xf8dfee54
    1088:	cmncs	ip, #84, 10	; 0x15000000
    108c:	ldrbmi	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1090:			; <UNDEFINED> instruction: 0xf8df2000
    1094:	ldrbtmi	r1, [sl], #-1360	; 0xfffffab0
    1098:	andcc	r4, r3, #124, 8	; 0x7c000000
    109c:	strls	r4, [r0], #-1145	; 0xfffffb87
    10a0:	ldc	7, cr15, [sl, #1020]!	; 0x3fc
    10a4:	stcl	7, cr15, [lr, #1020]!	; 0x3fc
    10a8:			; <UNDEFINED> instruction: 0xf77f2802
    10ac:			; <UNDEFINED> instruction: 0xf8dfaee6
    10b0:	tstcs	r6, r8, lsr r5
    10b4:	ldrcs	pc, [r4, #-2271]!	; 0xfffff721
    10b8:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    10bc:	ldreq	pc, [r0, #-2271]!	; 0xfffff721
    10c0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    10c4:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    10c8:	andls	r9, r1, r0, lsl #6
    10cc:	cmncs	r2, #805306368	; 0x30000000
    10d0:	strls	r2, [r2], #-3
    10d4:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
    10d8:	ldrb	r4, [fp, -r7, lsl #12]
    10dc:	strbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    10e0:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    10e4:	ldrdcc	pc, [r0], -r9
    10e8:	sfmle	f4, 4, [r5, #-636]!	; 0xfffffd84
    10ec:	strcc	pc, [r4, #-2271]	; 0xfffff721
    10f0:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    10f4:	stmdacs	r0, {sp}
    10f8:	bichi	pc, ip, r0
    10fc:	strbmi	fp, [r0], -r2, lsl #7
    1100:	stcl	7, cr15, [r0, #1020]	; 0x3fc
    1104:			; <UNDEFINED> instruction: 0xf77f2802
    1108:			; <UNDEFINED> instruction: 0xf8dfaeb8
    110c:	tstcs	r6, ip, ror #9
    1110:	strbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1114:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    1118:	strbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    111c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1120:	ldrbtmi	r2, [r8], #-900	; 0xfffffc7c
    1124:	stmib	sp, {r2, r4, r9, ip, sp}^
    1128:	strmi	r2, [r2], -r0, lsl #8
    112c:	andcc	r2, r3, #3
    1130:	mcr	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1134:	str	r4, [sp, -r7, lsl #12]!
    1138:			; <UNDEFINED> instruction: 0xf7ff4640
    113c:	stmdacs	r2, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
    1140:	mrcge	7, 4, APSR_nzcv, cr11, cr15, {3}
    1144:	ldrtmi	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1148:			; <UNDEFINED> instruction: 0xf8df2116
    114c:			; <UNDEFINED> instruction: 0xf2c424bc
    1150:			; <UNDEFINED> instruction: 0xf8df0100
    1154:	ldrbtmi	r0, [ip], #-1208	; 0xfffffb48
    1158:	orrcs	r4, r0, #2046820352	; 0x7a000000
    115c:			; <UNDEFINED> instruction: 0xe7e14478
    1160:	blcs	9b3d4 <log_oom_internal@plt+0x9a648>
    1164:	andcs	sp, r0, r3, lsl r1
    1168:	stc	7, cr15, [ip, #1020]	; 0x3fc
    116c:			; <UNDEFINED> instruction: 0xf77f2802
    1170:			; <UNDEFINED> instruction: 0xf8dfae84
    1174:			; <UNDEFINED> instruction: 0x2116449c
    1178:	ldrcs	pc, [r8], #2271	; 0x8df
    117c:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    1180:	ldreq	pc, [r4], #2271	; 0x8df
    1184:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1188:	ldrbtmi	r2, [r8], #-904	; 0xfffffc78
    118c:			; <UNDEFINED> instruction: 0xf8dfe7ca
    1190:	ldrbtmi	r3, [fp], #-1164	; 0xfffffb74
    1194:	tstlt	sl, sl, lsl fp
    1198:	blcs	5b40c <log_oom_internal@plt+0x5a680>
    119c:	bichi	pc, r2, r0, lsl #4
    11a0:	ldrbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    11a4:	blvc	1692398 <log_oom_internal@plt+0x169160c>
    11a8:			; <UNDEFINED> instruction: 0xf43f2a00
    11ac:	ldmvs	fp, {r0, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    11b0:			; <UNDEFINED> instruction: 0xf0002b01
    11b4:	andcs	r8, r0, r3, lsr #3
    11b8:	stcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
    11bc:			; <UNDEFINED> instruction: 0xf77f2802
    11c0:			; <UNDEFINED> instruction: 0xf8dfae5c
    11c4:	tstcs	r6, r0, ror #8
    11c8:	ldrbcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    11cc:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    11d0:	ldrbeq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    11d4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    11d8:	ldrbtmi	r2, [r8], #-916	; 0xfffffc6c
    11dc:			; <UNDEFINED> instruction: 0xf898e7a2
    11e0:	movwls	r2, #24588	; 0x600c
    11e4:	subsle	r2, sp, r0, lsl #20
    11e8:			; <UNDEFINED> instruction: 0xf7ffa908
    11ec:	blls	1bc664 <log_oom_internal@plt+0x1bb8d8>
    11f0:	vmull.p8	<illegal reg q8.5>, d0, d7
    11f4:			; <UNDEFINED> instruction: 0xf8df80ee
    11f8:	ldrbtmi	r3, [fp], #-1080	; 0xfffffbc8
    11fc:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    1200:	stmdbls	r8, {r3, r4, r5, r6, ip, lr, pc}
    1204:			; <UNDEFINED> instruction: 0xf7ffaa0a
    1208:	cdpne	13, 0, cr14, cr7, cr0, {4}
    120c:	sbcshi	pc, r8, r0, asr #5
    1210:			; <UNDEFINED> instruction: 0xf7ff9808
    1214:	blls	2bc5dc <log_oom_internal@plt+0x2bb850>
    1218:	ldrb	r9, [r7], r8, lsl #6
    121c:	ldrdcc	pc, [r4], -r8
    1220:	blcs	26e4c <log_oom_internal@plt+0x260c0>
    1224:	stmdbge	r9, {r1, r4, r6, ip, lr, pc}
    1228:	strls	r2, [sl, -r0, lsl #14]
    122c:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
    1230:	vmull.p8	<illegal reg q8.5>, d0, d1
    1234:	blls	261448 <log_oom_internal@plt+0x2606bc>
    1238:	ldmdavc	fp, {r0, r1, r3, r8, ip, sp, pc}
    123c:	andcs	fp, r0, fp, ror #18
    1240:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1244:	vsub.i8	d2, d0, d2
    1248:			; <UNDEFINED> instruction: 0x270080f5
    124c:			; <UNDEFINED> instruction: 0xf7ff980a
    1250:	stmdals	r9, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
    1254:	stcl	7, cr15, [lr], {255}	; 0xff
    1258:	stmdbge	sl, {r4, r5, r6, r7, r9, sl, sp, lr, pc}
    125c:			; <UNDEFINED> instruction: 0xf7ff6820
    1260:	mcrne	13, 0, lr, cr1, cr14, {0}
    1264:			; <UNDEFINED> instruction: 0xf8dbdb76
    1268:	bls	28d280 <log_oom_internal@plt+0x28c4f4>
    126c:	ldrmi	fp, [r1], -fp, asr #2
    1270:	andls	r4, r7, #24, 12	; 0x1800000
    1274:			; <UNDEFINED> instruction: 0xf7ff9306
    1278:	bls	1fc7b8 <log_oom_internal@plt+0x1fba2c>
    127c:			; <UNDEFINED> instruction: 0xf0402800
    1280:	ldrmi	r8, [r0], -r1, lsl #1
    1284:	ldc	7, cr15, [r6], #1020	; 0x3fc
    1288:	mulcc	ip, sl, r8
    128c:	stmdals	r9, {r3, r8, fp, sp, pc}
    1290:			; <UNDEFINED> instruction: 0xf7ffb1c3
    1294:	strmi	lr, [r7], -sl, lsl #26
    1298:	blle	118cea0 <log_oom_internal@plt+0x118c114>
    129c:			; <UNDEFINED> instruction: 0xf7ff9809
    12a0:	ldr	lr, [r3], sl, lsr #25
    12a4:	ldc	7, cr15, [r4], {255}	; 0xff
    12a8:	stmdacs	r0, {r3, ip, pc}
    12ac:	blmi	ff875940 <log_oom_internal@plt+0xff874bb4>
    12b0:	stmibmi	r1!, {r0, r1, r2, r4, r5, r7, r9, sp}^
    12b4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    12b8:	tstcc	r3, r0, lsr #6
    12bc:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    12c0:	ldrt	r4, [fp], r7, lsl #12
    12c4:	stc	7, cr15, [sl], {255}	; 0xff
    12c8:	strb	r4, [r5, r7, lsl #12]!
    12cc:	mulcc	sp, r8, r8
    12d0:			; <UNDEFINED> instruction: 0xd1a82b00
    12d4:	stcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    12d8:	stmdacs	r0, {r0, r3, ip, pc}
    12dc:	blmi	ff5f5a34 <log_oom_internal@plt+0xff5f4ca8>
    12e0:	ldmibmi	r7, {r0, r1, r5, r6, r7, r9, sp}^
    12e4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    12e8:	tstcc	r3, r0, lsr #6
    12ec:	stcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    12f0:	str	r4, [lr, r7, lsl #12]!
    12f4:	bcs	1b364 <log_oom_internal@plt+0x1a5d8>
    12f8:	mcrge	4, 3, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    12fc:			; <UNDEFINED> instruction: 0x460349d1
    1300:	ldrbtmi	r9, [r9], #-2056	; 0xfffff7f8
    1304:	stcl	7, cr15, [lr], #1020	; 0x3fc
    1308:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    130c:	adchi	pc, lr, r0
    1310:			; <UNDEFINED> instruction: 0xf7ff9808
    1314:	smlsdxls	r8, r0, ip, lr
    1318:	blmi	fea3ac80 <log_oom_internal@plt+0xfea39ef4>
    131c:	ldmdavs	r9!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr}
    1320:			; <UNDEFINED> instruction: 0xf7ff200a
    1324:	strcs	lr, [r0, -ip, ror #25]
    1328:			; <UNDEFINED> instruction: 0x2000e5b0
    132c:	stc	7, cr15, [sl], #1020	; 0x3fc
    1330:	stclle	8, cr2, [sp], #-8
    1334:	sbcslt	r4, fp, #-1342177273	; 0xb0000007
    1338:			; <UNDEFINED> instruction: 0xe78a425f
    133c:	tstls	r6, r8, lsr r6
    1340:	stc	7, cr15, [r0], #1020	; 0x3fc
    1344:	stmdacs	r2, {r1, r2, r8, fp, ip, pc}
    1348:	addhi	pc, r8, r0, lsl #6
    134c:	sbcslt	r4, fp, #-1342177276	; 0xb0000004
    1350:			; <UNDEFINED> instruction: 0xe77b425f
    1354:	tstls	r6, r8, lsr r6
    1358:	ldc	7, cr15, [r4], {255}	; 0xff
    135c:	stmdacs	r2, {r1, r2, r8, fp, ip, pc}
    1360:	ldcmi	13, cr13, [r9], #976	; 0x3d0
    1364:	bmi	fee4a2dc <log_oom_internal@plt+0xfee49550>
    1368:	ldrbtmi	r4, [ip], #-2233	; 0xfffff747
    136c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    1370:	stmib	sp, {r5, r9, ip, sp}^
    1374:	strmi	r2, [r2], -r0, lsl #8
    1378:	andcc	r2, r3, #3
    137c:	ldcl	7, cr15, [ip], {255}	; 0xff
    1380:	strb	r4, [r3, -r7, lsl #12]!
    1384:			; <UNDEFINED> instruction: 0xf7ff4638
    1388:	ldmib	sp, {r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}^
    138c:	stmdacs	r2, {r1, r2, r9, ip, sp}
    1390:	svcge	0x005bf77f
    1394:	ldrtmi	r6, [r9], -r0, lsr #16
    1398:	andls	r4, r3, #44544	; 0xae00
    139c:	strls	r4, [r1], #-1148	; 0xfffffb84
    13a0:	bmi	feb9465c <log_oom_internal@plt+0xfeb938d0>
    13a4:	movwls	r4, #17532	; 0x447c
    13a8:	andls	r4, r2, sl, ror r4
    13ac:	andcs	r3, r3, r0, lsr #4
    13b0:	bicscs	r9, lr, #0, 4
    13b4:	strmi	r4, [r2], #-1570	; 0xfffff9de
    13b8:	ldc	7, cr15, [lr], #1020	; 0x3fc
    13bc:	strb	r4, [r5, -r7, lsl #12]
    13c0:			; <UNDEFINED> instruction: 0xf7ff2000
    13c4:	stmdacs	r2, {r5, r6, sl, fp, sp, lr, pc}
    13c8:	rsbsmi	sp, pc, #23296	; 0x5b00
    13cc:	subsmi	fp, pc, #-1342177265	; 0xb000000f
    13d0:			; <UNDEFINED> instruction: 0x4618e634
    13d4:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    13d8:	ldclle	8, cr2, [r6, #8]!
    13dc:	ldrtmi	r4, [r9], -r0, lsr #25
    13e0:			; <UNDEFINED> instruction: 0x23b34aa0
    13e4:	ldrbtmi	r4, [ip], #-2208	; 0xfffff760
    13e8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    13ec:	stmib	sp, {r5, r9, ip, sp}^
    13f0:	strmi	r2, [r2], -r0, lsl #8
    13f4:	andcc	r2, r3, #3
    13f8:	ldc	7, cr15, [lr], {255}	; 0xff
    13fc:	ldr	r4, [sp], -r7, lsl #12
    1400:	mvnscs	r4, #39424	; 0x9a00
    1404:	ldmmi	fp, {r1, r3, r4, r7, r9, fp, lr}
    1408:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    140c:			; <UNDEFINED> instruction: 0xe7ed4478
    1410:			; <UNDEFINED> instruction: 0x46394899
    1414:	mvncs	r4, #626688	; 0x99000
    1418:	cfldrsmi	mvf4, [r9], {120}	; 0x78
    141c:	eorcc	r4, r0, #2046820352	; 0x7a000000
    1420:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    1424:	strmi	r2, [r2], -r0, lsl #8
    1428:	andcc	r2, r3, #3
    142c:	stc	7, cr15, [r4], {255}	; 0xff
    1430:	str	r4, [lr, -r7, lsl #12]
    1434:	bicscs	r6, r8, #32, 16	; 0x200000
    1438:			; <UNDEFINED> instruction: 0x21004c92
    143c:	ldrbtmi	r4, [ip], #-2706	; 0xfffff56e
    1440:	cfldrsmi	mvf9, [r2], {1}
    1444:	eorcc	r4, r0, #2046820352	; 0x7a000000
    1448:	ldrbtmi	r9, [ip], #-2
    144c:	andls	r2, r0, #3
    1450:	strmi	r4, [r2], #-1570	; 0xfffff9de
    1454:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    1458:	ldrbt	r4, [r7], r7, lsl #12
    145c:	bicscs	r4, r6, #140, 24	; 0x8c00
    1460:	stmmi	sp, {r2, r3, r7, r9, fp, lr}
    1464:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1468:			; <UNDEFINED> instruction: 0xe7814478
    146c:	sbccs	r4, r7, #142336	; 0x22c00
    1470:	ldrbtmi	r4, [fp], #-2443	; 0xfffff675
    1474:			; <UNDEFINED> instruction: 0x33204479
    1478:			; <UNDEFINED> instruction: 0xf7ff3103
    147c:	strmi	lr, [r7], -r8, lsl #25
    1480:	cfstr32mi	mvfx14, [r8], {220}	; 0xdc
    1484:	bmi	fe212d70 <log_oom_internal@plt+0xfe211fe4>
    1488:	stmmi	r8, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sp}
    148c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1490:			; <UNDEFINED> instruction: 0xe7ab4478
    1494:			; <UNDEFINED> instruction: 0xf43f2a00
    1498:	ldmvs	fp, {r1, r3, r4, r5, r6, r9, sl, fp, sp, pc}
    149c:			; <UNDEFINED> instruction: 0xf43f2b02
    14a0:	blcs	6ce30 <log_oom_internal@plt+0x6c0a4>
    14a4:	mrcge	4, 3, APSR_nzcv, cr3, cr15, {3}
    14a8:	bl	ffb3f4ac <log_oom_internal@plt+0xffb3e720>
    14ac:			; <UNDEFINED> instruction: 0xf77f2802
    14b0:	ldclmi	12, cr10, [pc], #-912	; 1128 <log_oom_internal@plt+0x39c>
    14b4:	bmi	1fc9914 <log_oom_internal@plt+0x1fc8b88>
    14b8:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    14bc:	ldrbtmi	r4, [ip], #-2174	; 0xfffff782
    14c0:	orrcs	r4, ip, #2046820352	; 0x7a000000
    14c4:			; <UNDEFINED> instruction: 0xe62d4478
    14c8:			; <UNDEFINED> instruction: 0xf7ff4640
    14cc:	stmdacs	r2, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    14d0:	ldclge	7, cr15, [r3], {127}	; 0x7f
    14d4:	tstcs	r6, r9, ror fp
    14d8:	vmvn.i16	q10, #18688	; 0x4900
    14dc:	ldmdami	r9!, {r8}^
    14e0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    14e4:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    14e8:	andls	r9, r1, r0, lsl #6
    14ec:	cmpcs	r9, #805306368	; 0x30000000
    14f0:	strls	r2, [r2], #-3
    14f4:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
    14f8:	strb	r4, [fp, #-1543]	; 0xfffff9f9
    14fc:			; <UNDEFINED> instruction: 0xf43f2800
    1500:	andcs	sl, r0, pc, asr #26
    1504:	bl	fefbf508 <log_oom_internal@plt+0xfefbe77c>
    1508:			; <UNDEFINED> instruction: 0xf77f2802
    150c:	stclmi	12, cr10, [lr], #-728	; 0xfffffd28
    1510:	bmi	1b89970 <log_oom_internal@plt+0x1b88be4>
    1514:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    1518:	ldrbtmi	r4, [ip], #-2157	; 0xfffff793
    151c:	orrscs	r4, r8, #2046820352	; 0x7a000000
    1520:	ldrb	r4, [pc, #1144]!	; 19a0 <log_oom_internal@plt+0xc14>
    1524:			; <UNDEFINED> instruction: 0xf7ff2000
    1528:	stmdacs	r2, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    152c:	stcge	7, cr15, [r5], #508	; 0x1fc
    1530:	tstcs	r6, r8, ror #24
    1534:	vmull.s<illegal width 8>	q10, d4, d0[6]
    1538:	stmdami	r8!, {r8}^
    153c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1540:	ldrbtmi	r2, [r8], #-912	; 0xfffffc70
    1544:			; <UNDEFINED> instruction: 0xf7ffe5ee
    1548:	svclt	0x0000ebb6
    154c:	andeq	r2, r1, r8, ror r1
    1550:	andeq	r0, r0, r4, lsr #1
    1554:	andeq	r2, r1, sl, asr r1
    1558:	strheq	r0, [r0], -r8
    155c:	andeq	r0, r0, ip, lsr #1
    1560:	andeq	r1, r1, r4, lsl #31
    1564:	andeq	r0, r0, r6, lsl #26
    1568:	andeq	r2, r1, ip, lsl #4
    156c:	strheq	r0, [r0], -r4
    1570:	muleq	r1, r6, r1
    1574:	andeq	r0, r0, sl, ror #29
    1578:	strheq	r0, [r0], -ip
    157c:	andeq	r0, r0, r0, asr #1
    1580:	andeq	r2, r1, lr, asr #32
    1584:	andeq	r2, r1, ip, lsl #2
    1588:	andeq	r2, r1, r0, lsl #2
    158c:	strdeq	r2, [r1], -r4
    1590:	andeq	r2, r1, r8, ror #1
    1594:	andeq	r0, r0, r6, lsr r9
    1598:	andeq	r0, r0, r6, lsr r9
    159c:	ldrdeq	r0, [r0], -r4
    15a0:	andeq	r0, r0, lr, lsr #18
    15a4:	andeq	r0, r0, r8, asr #28
    15a8:			; <UNDEFINED> instruction: 0x000008b6
    15ac:	andeq	r0, r0, r8, lsr #1
    15b0:	andeq	r2, r1, r6, asr #32
    15b4:	andeq	r2, r1, r4, asr #32
    15b8:	andeq	r2, r1, r2, asr #32
    15bc:	andeq	r0, r0, r8, asr #1
    15c0:	andeq	r0, r0, lr, lsr #26
    15c4:	ldrdeq	r0, [r0], -lr
    15c8:	andeq	r0, r0, ip, ror #26
    15cc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    15d0:	andeq	r0, r0, r0, asr #15
    15d4:	andeq	r0, r0, lr, asr #26
    15d8:	ldrdeq	r0, [r0], -lr
    15dc:	andeq	r0, r0, r2, lsr #15
    15e0:	andeq	r0, r0, r0, lsr sp
    15e4:	andeq	r0, r0, ip, asr #20
    15e8:	andeq	r0, r0, r8, lsl #26
    15ec:	andeq	r0, r0, r6, ror r7
    15f0:	andeq	r0, r0, r2, lsl #20
    15f4:	andeq	r1, r1, r4, lsl pc
    15f8:	andeq	r0, r0, r0, lsl #20
    15fc:	andeq	r0, r0, sl, lsr #25
    1600:	andeq	r0, r0, r6, lsl r7
    1604:	andeq	r0, r0, lr, lsr #19
    1608:	andeq	r0, r0, r0, ror ip
    160c:	ldrdeq	r0, [r0], -ip
    1610:	andeq	r0, r0, r8, asr #19
    1614:	andeq	r0, r0, r2, asr #24
    1618:	andeq	r0, r0, lr, lsr #13
    161c:	andeq	r1, r1, r2, ror lr
    1620:	andeq	r1, r1, r0, ror #28
    1624:	andeq	r0, r0, ip, lsl #20
    1628:	strdeq	r0, [r0], -r2
    162c:	andeq	r0, r0, lr, asr r6
    1630:	andeq	r1, r1, sl, lsl #28
    1634:	andeq	r0, r0, r4, lsl fp
    1638:	andeq	r0, r0, r2, lsl #11
    163c:	andeq	r0, r0, r4, ror #21
    1640:	andeq	r0, r0, r2, asr r5
    1644:	ldrdeq	r0, [r0], -sl
    1648:	andeq	r0, r0, r2, ror #18
    164c:	andeq	r0, r0, ip, asr sl
    1650:	andeq	r0, r0, sl, asr #9
    1654:	andeq	r0, r0, r0, asr r9
    1658:	muleq	r0, r4, r4
    165c:	andeq	r0, r0, r0, lsr #20
    1660:	andeq	r0, r0, r2, ror #16
    1664:	andeq	r0, r0, r0, ror #19
    1668:	andeq	r0, r0, lr, asr #8
    166c:	andeq	r0, r0, ip, asr #18
    1670:			; <UNDEFINED> instruction: 0x000009be
    1674:	andeq	r0, r0, ip, lsr #8
    1678:	andeq	r0, r0, r0, lsr #8
    167c:	andeq	r0, r0, ip, lsr #19
    1680:	andeq	r0, r0, r8, lsl #18
    1684:	andeq	r0, r0, r6, ror #16
    1688:	andeq	r0, r0, r4, lsl #19
    168c:	andeq	r0, r0, lr, ror #7
    1690:	andeq	r0, r0, r0, lsr #16
    1694:	andeq	r0, r0, r2, ror #18
    1698:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    169c:	andeq	r0, r0, r6, asr r9
    16a0:	andeq	r0, r0, r4, asr #7
    16a4:	ldrdeq	r0, [r0], -r8
    16a8:	andeq	r0, r0, sl, lsr r9
    16ac:	andeq	r0, r0, r8, lsr #7
    16b0:	andeq	r0, r0, sl, asr #13
    16b4:	andeq	r0, r0, r8, lsl #18
    16b8:	andeq	r0, r0, r4, ror r3
    16bc:	andeq	r0, r0, r8, ror #17
    16c0:	andeq	r0, r0, r6, asr r3
    16c4:	andeq	r0, r0, r2, asr #11
    16c8:	strdeq	r0, [r0], -lr
    16cc:	andeq	r0, r0, ip, lsr #17
    16d0:	andeq	r0, r0, r8, lsl r3
    16d4:	andeq	r0, r0, r8, ror r6
    16d8:	andeq	r0, r0, sl, lsl #17
    16dc:	strdeq	r0, [r0], -r6
    16e0:	bleq	3d824 <log_oom_internal@plt+0x3ca98>
    16e4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    16e8:	strbtmi	fp, [sl], -r2, lsl #24
    16ec:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    16f0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    16f4:	ldrmi	sl, [sl], #776	; 0x308
    16f8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    16fc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1700:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1704:			; <UNDEFINED> instruction: 0xf85a4b06
    1708:	stmdami	r6, {r0, r1, ip, sp}
    170c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1710:	bl	7bf714 <log_oom_internal@plt+0x7be988>
    1714:	b	fef3f718 <log_oom_internal@plt+0xfef3e98c>
    1718:	andeq	r1, r1, r4, lsl #16
    171c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1720:	andeq	r0, r0, r4, asr #1
    1724:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1728:	ldr	r3, [pc, #20]	; 1744 <log_oom_internal@plt+0x9b8>
    172c:	ldr	r2, [pc, #20]	; 1748 <log_oom_internal@plt+0x9bc>
    1730:	add	r3, pc, r3
    1734:	ldr	r2, [r3, r2]
    1738:	cmp	r2, #0
    173c:	bxeq	lr
    1740:	b	d5c <__gmon_start__@plt>
    1744:	andeq	r1, r1, r4, ror #15
    1748:	ldrdeq	r0, [r0], -r8
    174c:	blmi	1d376c <log_oom_internal@plt+0x1d29e0>
    1750:	bmi	1d2938 <log_oom_internal@plt+0x1d1bac>
    1754:	addmi	r4, r3, #2063597568	; 0x7b000000
    1758:	andle	r4, r3, sl, ror r4
    175c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1760:	ldrmi	fp, [r8, -r3, lsl #2]
    1764:	svclt	0x00004770
    1768:			; <UNDEFINED> instruction: 0x000118b0
    176c:	andeq	r1, r1, ip, lsr #17
    1770:	andeq	r1, r1, r0, asr #15
    1774:	andeq	r0, r0, ip, asr #1
    1778:	stmdbmi	r9, {r3, fp, lr}
    177c:	bmi	252964 <log_oom_internal@plt+0x251bd8>
    1780:	bne	25296c <log_oom_internal@plt+0x251be0>
    1784:	svceq	0x00cb447a
    1788:			; <UNDEFINED> instruction: 0x01a1eb03
    178c:	andle	r1, r3, r9, asr #32
    1790:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1794:	ldrmi	fp, [r8, -r3, lsl #2]
    1798:	svclt	0x00004770
    179c:	andeq	r1, r1, r4, lsl #17
    17a0:	andeq	r1, r1, r0, lsl #17
    17a4:	muleq	r1, r4, r7
    17a8:	ldrdeq	r0, [r0], -ip
    17ac:	blmi	2aebd4 <log_oom_internal@plt+0x2ade48>
    17b0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    17b4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    17b8:	blmi	26fd6c <log_oom_internal@plt+0x26efe0>
    17bc:	ldrdlt	r5, [r3, -r3]!
    17c0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    17c4:			; <UNDEFINED> instruction: 0xf7ff6818
    17c8:			; <UNDEFINED> instruction: 0xf7ffead0
    17cc:	blmi	1c16d0 <log_oom_internal@plt+0x1c0944>
    17d0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    17d4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    17d8:	andeq	r1, r1, lr, asr #16
    17dc:	andeq	r1, r1, r4, ror #14
    17e0:	andeq	r0, r0, r0, ror #1
    17e4:	andeq	r1, r1, sl, lsr r8
    17e8:	andeq	r1, r1, lr, lsr #16
    17ec:	svclt	0x0000e7c4
    17f0:	mvnsmi	lr, #737280	; 0xb4000
    17f4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    17f8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    17fc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1800:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1804:	blne	1d92a00 <log_oom_internal@plt+0x1d91c74>
    1808:	strhle	r1, [sl], -r6
    180c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1810:	svccc	0x0004f855
    1814:	strbmi	r3, [sl], -r1, lsl #8
    1818:	ldrtmi	r4, [r8], -r1, asr #12
    181c:	adcmi	r4, r6, #152, 14	; 0x2600000
    1820:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1824:	svclt	0x000083f8
    1828:	andeq	r1, r1, r6, ror r5
    182c:	andeq	r1, r1, ip, ror #10
    1830:	svclt	0x00004770

Disassembly of section .fini:

00001834 <.fini>:
    1834:	push	{r3, lr}
    1838:	pop	{r3, pc}
