

================================================================
== Vitis HLS Report for 'sparse_matrix_multiply_HLS'
================================================================
* Date:           Thu May 15 15:31:31 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sparse_matrix_multiply_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.205 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     9037|  8528332|  45.185 us|  42.642 ms|  9038|  8528333|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1                    |       67|       67|   0.335 us|   0.335 us|    67|    67|       no|
        |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3                    |       67|       67|   0.335 us|   0.335 us|    67|    67|       no|
        |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6    |     4098|     4098|  20.490 us|  20.490 us|  4098|  4098|       no|
        |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2                    |        3|      258|  15.000 ns|   1.290 us|     3|   258|       no|
        |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4                    |        3|      258|  15.000 ns|   1.290 us|     3|   258|       no|
        |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261  |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11  |     4098|     4098|  20.490 us|  20.490 us|  4098|  4098|       no|
        |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9                    |        6|      516|  30.000 ns|   2.580 us|     6|   516|       no|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------------+---------+---------+-------------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) |  Iteration  |  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |   Latency   |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+-------------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_57_7   |      832|  8519872|  13 ~ 133123|          -|          -|       64|        no|
        | + VITIS_LOOP_60_8  |       10|   133120|     10 ~ 520|          -|          -|  1 ~ 256|        no|
        +--------------------+---------+---------+-------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      143|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|      511|      873|    -|
|Memory               |       18|     -|       64|      130|    0|
|Multiplexer          |        -|     -|        -|      429|    -|
|Register             |        -|     -|      381|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       18|     1|      956|     1575|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1                    |        0|   0|   17|   62|    0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2                    |        0|   0|   29|   78|    0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3                    |        0|   0|   17|   62|    0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4                    |        0|   0|   29|   78|    0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6    |        0|   0|   29|  167|    0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268                    |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9                    |        0|   1|  348|  248|    0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261  |sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11  |        0|   0|   42|  178|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                             |                                                                       |        0|   1|  511|  873|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory          |                Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |local_column_indices_A_U  |local_column_indices_A_RAM_AUTO_1R1W  |        2|   0|   0|    0|  4096|    7|     1|        28672|
    |local_row_indices_B_U     |local_row_indices_B_RAM_AUTO_1R1W     |        4|   0|   0|    0|  4096|   12|     1|        49152|
    |local_row_ptr_A_U         |local_row_ptr_A_RAM_AUTO_1R1W         |        0|  32|  65|    0|    65|   32|     1|         2080|
    |local_col_ptr_B_U         |local_row_ptr_A_RAM_AUTO_1R1W         |        0|  32|  65|    0|    65|   32|     1|         2080|
    |local_values_A_V_U        |local_values_A_V_RAM_AUTO_1R1W        |        4|   0|   0|    0|  4096|   16|     1|        65536|
    |local_values_B_V_U        |local_values_A_V_RAM_AUTO_1R1W        |        4|   0|   0|    0|  4096|   16|     1|        65536|
    |accum_V_U                 |local_values_A_V_RAM_AUTO_1R1W        |        4|   0|   0|    0|  4096|   16|     1|        65536|
    +--------------------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                     |                                      |       18|  64| 130|    0| 20610|  131|     7|       278592|
    +--------------------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln59_fu_299_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln60_fu_335_p2               |         +|   0|  0|  71|          64|           1|
    |add_ln65_fu_350_p2               |         +|   0|  0|  14|           7|           1|
    |icmp_ln57_fu_293_p2              |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln60_fu_330_p2              |      icmp|   0|  0|  29|          64|          64|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 143|         151|          77|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |a_1_reg_204                      |   9|          2|   64|        128|
    |accum_V_address0                 |  20|          4|   12|         48|
    |accum_V_ce0                      |  20|          4|    1|          4|
    |accum_V_d0                       |  14|          3|   16|         48|
    |accum_V_we0                      |  14|          3|    1|          3|
    |ap_NS_fsm                        |  65|         13|    1|         13|
    |col_ptr_B_address0               |  14|          3|    7|         21|
    |col_ptr_B_ce0                    |  14|          3|    1|          3|
    |i_fu_74                          |   9|          2|    7|         14|
    |local_col_ptr_B_address0         |  14|          3|    7|         21|
    |local_col_ptr_B_ce0              |  14|          3|    1|          3|
    |local_col_ptr_B_we0              |   9|          2|    1|          2|
    |local_column_indices_A_address0  |  14|          3|   12|         36|
    |local_column_indices_A_ce0       |  14|          3|    1|          3|
    |local_column_indices_A_we0       |   9|          2|    1|          2|
    |local_row_indices_B_address0     |  14|          3|   12|         36|
    |local_row_indices_B_ce0          |  14|          3|    1|          3|
    |local_row_indices_B_we0          |   9|          2|    1|          2|
    |local_row_ptr_A_address0         |  14|          3|    7|         21|
    |local_row_ptr_A_ce0              |  14|          3|    1|          3|
    |local_row_ptr_A_we0              |   9|          2|    1|          2|
    |local_values_A_V_address0        |  14|          3|   12|         36|
    |local_values_A_V_ce0             |  14|          3|    1|          3|
    |local_values_A_V_we0             |   9|          2|    1|          2|
    |local_values_B_V_address0        |  14|          3|   12|         36|
    |local_values_B_V_ce0             |  14|          3|    1|          3|
    |local_values_B_V_we0             |   9|          2|    1|          2|
    |row_ptr_A_address0               |  14|          3|    7|         21|
    |row_ptr_A_ce0                    |  14|          3|    1|          3|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 429|         91|  192|        522|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |a_1_reg_204                                                                                    |  64|   0|   64|          0|
    |a_val_V_reg_444                                                                                |  16|   0|   16|          0|
    |add_ln59_reg_396                                                                               |   7|   0|    7|          0|
    |add_ln60_reg_439                                                                               |  64|   0|   64|          0|
    |ap_CS_fsm                                                                                      |  12|   0|   12|          0|
    |endB_reg_464                                                                                   |  32|   0|   32|          0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_start_reg                    |   1|   0|    1|          0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_start_reg                    |   1|   0|    1|          0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_start_reg                    |   1|   0|    1|          0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_start_reg                    |   1|   0|    1|          0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_start_reg    |   1|   0|    1|          0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_start_reg                    |   1|   0|    1|          0|
    |grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_74                                                                                        |   7|   0|    7|          0|
    |nnzA_reg_378                                                                                   |  32|   0|   32|          0|
    |nnzB_reg_383                                                                                   |  32|   0|   32|          0|
    |sext_ln60_1_reg_421                                                                            |  64|   0|   64|          0|
    |startB_reg_459                                                                                 |  32|   0|   32|          0|
    |tmp_1_reg_411                                                                                  |   6|   0|   12|          6|
    |trunc_ln57_reg_388                                                                             |   6|   0|    6|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          | 381|   0|  387|          6|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS|  return value|
|values_A_address0          |  out|   12|   ap_memory|                    values_A|         array|
|values_A_ce0               |  out|    1|   ap_memory|                    values_A|         array|
|values_A_q0                |   in|   16|   ap_memory|                    values_A|         array|
|column_indices_A_address0  |  out|   12|   ap_memory|            column_indices_A|         array|
|column_indices_A_ce0       |  out|    1|   ap_memory|            column_indices_A|         array|
|column_indices_A_q0        |   in|   32|   ap_memory|            column_indices_A|         array|
|row_ptr_A_address0         |  out|    7|   ap_memory|                   row_ptr_A|         array|
|row_ptr_A_ce0              |  out|    1|   ap_memory|                   row_ptr_A|         array|
|row_ptr_A_q0               |   in|   32|   ap_memory|                   row_ptr_A|         array|
|values_B_address0          |  out|   12|   ap_memory|                    values_B|         array|
|values_B_ce0               |  out|    1|   ap_memory|                    values_B|         array|
|values_B_q0                |   in|   16|   ap_memory|                    values_B|         array|
|row_indices_B_address0     |  out|   12|   ap_memory|               row_indices_B|         array|
|row_indices_B_ce0          |  out|    1|   ap_memory|               row_indices_B|         array|
|row_indices_B_q0           |   in|   32|   ap_memory|               row_indices_B|         array|
|col_ptr_B_address0         |  out|    7|   ap_memory|                   col_ptr_B|         array|
|col_ptr_B_ce0              |  out|    1|   ap_memory|                   col_ptr_B|         array|
|col_ptr_B_q0               |   in|   32|   ap_memory|                   col_ptr_B|         array|
|C_address0                 |  out|   12|   ap_memory|                           C|         array|
|C_ce0                      |  out|    1|   ap_memory|                           C|         array|
|C_we0                      |  out|    1|   ap_memory|                           C|         array|
|C_d0                       |  out|   16|   ap_memory|                           C|         array|
+---------------------------+-----+-----+------------+----------------------------+--------------+

