{
  "module_name": "cache.json",
  "hash_id": "1724a081615bb080561757b5df2d1cb9c7334691ee071a63191170bb406f9ef4",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/arm/neoverse-v1/cache.json",
  "human_readable_source": "[\n    {\n        \"ArchStdEvent\": \"L1I_CACHE_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_TLB_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_CACHE\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WB\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WB\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_ALLOCATE\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_TLB\"\n    },\n    {\n        \"ArchStdEvent\": \"L3D_CACHE_ALLOCATE\"\n    },\n    {\n        \"ArchStdEvent\": \"L3D_CACHE_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L3D_CACHE\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB\"\n    },\n    {\n        \"ArchStdEvent\": \"DTLB_WALK\"\n    },\n    {\n        \"ArchStdEvent\": \"ITLB_WALK\"\n    },\n    {\n        \"ArchStdEvent\": \"LL_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"LL_CACHE_MISS_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_LMISS_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_INNER\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_OUTER\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WB_VICTIM\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WB_CLEAN\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_INVAL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WB_VICTIM\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WB_CLEAN\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_INVAL\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L3D_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_CACHE_LMISS\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_LMISS_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L3D_CACHE_LMISS_RD\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}