// Seed: 449065195
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    output logic id_6
);
  specify
    specparam id_7 = (1 && id_2 == id_2);
  endspecify
endmodule
