$comment
	File created using the following command:
		vcd file Aula_Enderecamento.msim.vcd -direction
$end
$date
	Sun May 02 17:27:50 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module calculadora_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 HEX2 [6] $end
$var wire 1 1 HEX2 [5] $end
$var wire 1 2 HEX2 [4] $end
$var wire 1 3 HEX2 [3] $end
$var wire 1 4 HEX2 [2] $end
$var wire 1 5 HEX2 [1] $end
$var wire 1 6 HEX2 [0] $end
$var wire 1 7 HEX3 [6] $end
$var wire 1 8 HEX3 [5] $end
$var wire 1 9 HEX3 [4] $end
$var wire 1 : HEX3 [3] $end
$var wire 1 ; HEX3 [2] $end
$var wire 1 < HEX3 [1] $end
$var wire 1 = HEX3 [0] $end
$var wire 1 > HEX4 [6] $end
$var wire 1 ? HEX4 [5] $end
$var wire 1 @ HEX4 [4] $end
$var wire 1 A HEX4 [3] $end
$var wire 1 B HEX4 [2] $end
$var wire 1 C HEX4 [1] $end
$var wire 1 D HEX4 [0] $end
$var wire 1 E HEX5 [6] $end
$var wire 1 F HEX5 [5] $end
$var wire 1 G HEX5 [4] $end
$var wire 1 H HEX5 [3] $end
$var wire 1 I HEX5 [2] $end
$var wire 1 J HEX5 [1] $end
$var wire 1 K HEX5 [0] $end
$var wire 1 L KEY [3] $end
$var wire 1 M KEY [2] $end
$var wire 1 N KEY [1] $end
$var wire 1 O KEY [0] $end
$var wire 1 P LEDR [9] $end
$var wire 1 Q LEDR [8] $end
$var wire 1 R LEDR [7] $end
$var wire 1 S LEDR [6] $end
$var wire 1 T LEDR [5] $end
$var wire 1 U LEDR [4] $end
$var wire 1 V LEDR [3] $end
$var wire 1 W LEDR [2] $end
$var wire 1 X LEDR [1] $end
$var wire 1 Y LEDR [0] $end
$var wire 1 Z PC [7] $end
$var wire 1 [ PC [6] $end
$var wire 1 \ PC [5] $end
$var wire 1 ] PC [4] $end
$var wire 1 ^ PC [3] $end
$var wire 1 _ PC [2] $end
$var wire 1 ` PC [1] $end
$var wire 1 a PC [0] $end
$var wire 1 b SW [9] $end
$var wire 1 c SW [8] $end
$var wire 1 d SW [7] $end
$var wire 1 e SW [6] $end
$var wire 1 f SW [5] $end
$var wire 1 g SW [4] $end
$var wire 1 h SW [3] $end
$var wire 1 i SW [2] $end
$var wire 1 j SW [1] $end
$var wire 1 k SW [0] $end

$scope module i1 $end
$var wire 1 l gnd $end
$var wire 1 m vcc $end
$var wire 1 n unknown $end
$var wire 1 o devoe $end
$var wire 1 p devclrn $end
$var wire 1 q devpor $end
$var wire 1 r ww_devoe $end
$var wire 1 s ww_devclrn $end
$var wire 1 t ww_devpor $end
$var wire 1 u ww_CLOCK_50 $end
$var wire 1 v ww_KEY [3] $end
$var wire 1 w ww_KEY [2] $end
$var wire 1 x ww_KEY [1] $end
$var wire 1 y ww_KEY [0] $end
$var wire 1 z ww_SW [9] $end
$var wire 1 { ww_SW [8] $end
$var wire 1 | ww_SW [7] $end
$var wire 1 } ww_SW [6] $end
$var wire 1 ~ ww_SW [5] $end
$var wire 1 !! ww_SW [4] $end
$var wire 1 "! ww_SW [3] $end
$var wire 1 #! ww_SW [2] $end
$var wire 1 $! ww_SW [1] $end
$var wire 1 %! ww_SW [0] $end
$var wire 1 &! ww_PC [7] $end
$var wire 1 '! ww_PC [6] $end
$var wire 1 (! ww_PC [5] $end
$var wire 1 )! ww_PC [4] $end
$var wire 1 *! ww_PC [3] $end
$var wire 1 +! ww_PC [2] $end
$var wire 1 ,! ww_PC [1] $end
$var wire 1 -! ww_PC [0] $end
$var wire 1 .! ww_LEDR [9] $end
$var wire 1 /! ww_LEDR [8] $end
$var wire 1 0! ww_LEDR [7] $end
$var wire 1 1! ww_LEDR [6] $end
$var wire 1 2! ww_LEDR [5] $end
$var wire 1 3! ww_LEDR [4] $end
$var wire 1 4! ww_LEDR [3] $end
$var wire 1 5! ww_LEDR [2] $end
$var wire 1 6! ww_LEDR [1] $end
$var wire 1 7! ww_LEDR [0] $end
$var wire 1 8! ww_HEX0 [6] $end
$var wire 1 9! ww_HEX0 [5] $end
$var wire 1 :! ww_HEX0 [4] $end
$var wire 1 ;! ww_HEX0 [3] $end
$var wire 1 <! ww_HEX0 [2] $end
$var wire 1 =! ww_HEX0 [1] $end
$var wire 1 >! ww_HEX0 [0] $end
$var wire 1 ?! ww_HEX1 [6] $end
$var wire 1 @! ww_HEX1 [5] $end
$var wire 1 A! ww_HEX1 [4] $end
$var wire 1 B! ww_HEX1 [3] $end
$var wire 1 C! ww_HEX1 [2] $end
$var wire 1 D! ww_HEX1 [1] $end
$var wire 1 E! ww_HEX1 [0] $end
$var wire 1 F! ww_HEX2 [6] $end
$var wire 1 G! ww_HEX2 [5] $end
$var wire 1 H! ww_HEX2 [4] $end
$var wire 1 I! ww_HEX2 [3] $end
$var wire 1 J! ww_HEX2 [2] $end
$var wire 1 K! ww_HEX2 [1] $end
$var wire 1 L! ww_HEX2 [0] $end
$var wire 1 M! ww_HEX3 [6] $end
$var wire 1 N! ww_HEX3 [5] $end
$var wire 1 O! ww_HEX3 [4] $end
$var wire 1 P! ww_HEX3 [3] $end
$var wire 1 Q! ww_HEX3 [2] $end
$var wire 1 R! ww_HEX3 [1] $end
$var wire 1 S! ww_HEX3 [0] $end
$var wire 1 T! ww_HEX4 [6] $end
$var wire 1 U! ww_HEX4 [5] $end
$var wire 1 V! ww_HEX4 [4] $end
$var wire 1 W! ww_HEX4 [3] $end
$var wire 1 X! ww_HEX4 [2] $end
$var wire 1 Y! ww_HEX4 [1] $end
$var wire 1 Z! ww_HEX4 [0] $end
$var wire 1 [! ww_HEX5 [6] $end
$var wire 1 \! ww_HEX5 [5] $end
$var wire 1 ]! ww_HEX5 [4] $end
$var wire 1 ^! ww_HEX5 [3] $end
$var wire 1 _! ww_HEX5 [2] $end
$var wire 1 `! ww_HEX5 [1] $end
$var wire 1 a! ww_HEX5 [0] $end
$var wire 1 b! \KEY[0]~input_o\ $end
$var wire 1 c! \KEY[1]~input_o\ $end
$var wire 1 d! \KEY[2]~input_o\ $end
$var wire 1 e! \KEY[3]~input_o\ $end
$var wire 1 f! \PC[0]~output_o\ $end
$var wire 1 g! \PC[1]~output_o\ $end
$var wire 1 h! \PC[2]~output_o\ $end
$var wire 1 i! \PC[3]~output_o\ $end
$var wire 1 j! \PC[4]~output_o\ $end
$var wire 1 k! \PC[5]~output_o\ $end
$var wire 1 l! \PC[6]~output_o\ $end
$var wire 1 m! \PC[7]~output_o\ $end
$var wire 1 n! \LEDR[0]~output_o\ $end
$var wire 1 o! \LEDR[1]~output_o\ $end
$var wire 1 p! \LEDR[2]~output_o\ $end
$var wire 1 q! \LEDR[3]~output_o\ $end
$var wire 1 r! \LEDR[4]~output_o\ $end
$var wire 1 s! \LEDR[5]~output_o\ $end
$var wire 1 t! \LEDR[6]~output_o\ $end
$var wire 1 u! \LEDR[7]~output_o\ $end
$var wire 1 v! \LEDR[8]~output_o\ $end
$var wire 1 w! \LEDR[9]~output_o\ $end
$var wire 1 x! \HEX0[0]~output_o\ $end
$var wire 1 y! \HEX0[1]~output_o\ $end
$var wire 1 z! \HEX0[2]~output_o\ $end
$var wire 1 {! \HEX0[3]~output_o\ $end
$var wire 1 |! \HEX0[4]~output_o\ $end
$var wire 1 }! \HEX0[5]~output_o\ $end
$var wire 1 ~! \HEX0[6]~output_o\ $end
$var wire 1 !" \HEX1[0]~output_o\ $end
$var wire 1 "" \HEX1[1]~output_o\ $end
$var wire 1 #" \HEX1[2]~output_o\ $end
$var wire 1 $" \HEX1[3]~output_o\ $end
$var wire 1 %" \HEX1[4]~output_o\ $end
$var wire 1 &" \HEX1[5]~output_o\ $end
$var wire 1 '" \HEX1[6]~output_o\ $end
$var wire 1 (" \HEX2[0]~output_o\ $end
$var wire 1 )" \HEX2[1]~output_o\ $end
$var wire 1 *" \HEX2[2]~output_o\ $end
$var wire 1 +" \HEX2[3]~output_o\ $end
$var wire 1 ," \HEX2[4]~output_o\ $end
$var wire 1 -" \HEX2[5]~output_o\ $end
$var wire 1 ." \HEX2[6]~output_o\ $end
$var wire 1 /" \HEX3[0]~output_o\ $end
$var wire 1 0" \HEX3[1]~output_o\ $end
$var wire 1 1" \HEX3[2]~output_o\ $end
$var wire 1 2" \HEX3[3]~output_o\ $end
$var wire 1 3" \HEX3[4]~output_o\ $end
$var wire 1 4" \HEX3[5]~output_o\ $end
$var wire 1 5" \HEX3[6]~output_o\ $end
$var wire 1 6" \HEX4[0]~output_o\ $end
$var wire 1 7" \HEX4[1]~output_o\ $end
$var wire 1 8" \HEX4[2]~output_o\ $end
$var wire 1 9" \HEX4[3]~output_o\ $end
$var wire 1 :" \HEX4[4]~output_o\ $end
$var wire 1 ;" \HEX4[5]~output_o\ $end
$var wire 1 <" \HEX4[6]~output_o\ $end
$var wire 1 =" \HEX5[0]~output_o\ $end
$var wire 1 >" \HEX5[1]~output_o\ $end
$var wire 1 ?" \HEX5[2]~output_o\ $end
$var wire 1 @" \HEX5[3]~output_o\ $end
$var wire 1 A" \HEX5[4]~output_o\ $end
$var wire 1 B" \HEX5[5]~output_o\ $end
$var wire 1 C" \HEX5[6]~output_o\ $end
$var wire 1 D" \CLOCK_50~input_o\ $end
$var wire 1 E" \Processador|incremento|Add0~2\ $end
$var wire 1 F" \Processador|incremento|Add0~5_sumout\ $end
$var wire 1 G" \Processador|incremento|Add0~6\ $end
$var wire 1 H" \Processador|incremento|Add0~10\ $end
$var wire 1 I" \Processador|incremento|Add0~13_sumout\ $end
$var wire 1 J" \Processador|incremento|Add0~14\ $end
$var wire 1 K" \Processador|incremento|Add0~17_sumout\ $end
$var wire 1 L" \Processador|incremento|Add0~18\ $end
$var wire 1 M" \Processador|incremento|Add0~21_sumout\ $end
$var wire 1 N" \Processador|incremento|Add0~22\ $end
$var wire 1 O" \Processador|incremento|Add0~25_sumout\ $end
$var wire 1 P" \Processador|incremento|Add0~26\ $end
$var wire 1 Q" \Processador|incremento|Add0~29_sumout\ $end
$var wire 1 R" \Processador|ROM|memROM~3_combout\ $end
$var wire 1 S" \Processador|ROM|memROM~1_combout\ $end
$var wire 1 T" \Processador|incremento|Add0~9_sumout\ $end
$var wire 1 U" \Processador|MUX_proxPC|saida_MUX[2]~1_combout\ $end
$var wire 1 V" \Processador|ROM|memROM~0_combout\ $end
$var wire 1 W" \Processador|ROM|memROM~2_combout\ $end
$var wire 1 X" \Processador|incremento|Add0~1_sumout\ $end
$var wire 1 Y" \Processador|MUX_proxPC|saida_MUX[0]~0_combout\ $end
$var wire 1 Z" \SW[0]~input_o\ $end
$var wire 1 [" \SW[1]~input_o\ $end
$var wire 1 \" \SW[2]~input_o\ $end
$var wire 1 ]" \SW[3]~input_o\ $end
$var wire 1 ^" \SW[4]~input_o\ $end
$var wire 1 _" \SW[5]~input_o\ $end
$var wire 1 `" \SW[6]~input_o\ $end
$var wire 1 a" \SW[7]~input_o\ $end
$var wire 1 b" \SW[8]~input_o\ $end
$var wire 1 c" \SW[9]~input_o\ $end
$var wire 1 d" \Processador|ROM|memROM~4_combout\ $end
$var wire 1 e" \Processador|ROM|memROM~7_combout\ $end
$var wire 1 f" \Processador|ROM|memROM~10_combout\ $end
$var wire 1 g" \Processador|ROM|memROM~5_combout\ $end
$var wire 1 h" \Processador|ROM|memROM~6_combout\ $end
$var wire 1 i" \Decoder|habilitaDisplay0_1~0_combout\ $end
$var wire 1 j" \RAM|ram~144_combout\ $end
$var wire 1 k" \RAM|ram~23_q\ $end
$var wire 1 l" \Processador|ROM|memROM~9_combout\ $end
$var wire 1 m" \Processador|ROM|memROM~8_combout\ $end
$var wire 1 n" \RAM|ram~143_combout\ $end
$var wire 1 o" \RAM|ram~15_q\ $end
$var wire 1 p" \Processador|ULA|saida~7_combout\ $end
$var wire 1 q" \Processador|Banco_Registradores|registrador~36_combout\ $end
$var wire 1 r" \Processador|Banco_Registradores|registrador~20_q\ $end
$var wire 1 s" \Processador|Banco_Registradores|registrador~37_combout\ $end
$var wire 1 t" \Processador|Banco_Registradores|registrador~12_q\ $end
$var wire 1 u" \Processador|Banco_Registradores|registrador~28_combout\ $end
$var wire 1 v" \Decoder|habilitaDisplay0_1~1_combout\ $end
$var wire 1 w" \RAM|ram~18_q\ $end
$var wire 1 x" \RAM|ram~26_q\ $end
$var wire 1 y" \Processador|MUX_RAM_Imediato|saida_MUX[3]~0_combout\ $end
$var wire 1 z" \Processador|ULA|saida~0_combout\ $end
$var wire 1 {" \Processador|Banco_Registradores|registrador~23_q\ $end
$var wire 1 |" \Processador|Banco_Registradores|registrador~15_q\ $end
$var wire 1 }" \Processador|Banco_Registradores|registrador~29_combout\ $end
$var wire 1 ~" \RAM|ram~17_q\ $end
$var wire 1 !# \RAM|ram~25_q\ $end
$var wire 1 "# \Processador|MUX_RAM_Imediato|saida_MUX[2]~1_combout\ $end
$var wire 1 ## \Processador|ULA|saida~1_combout\ $end
$var wire 1 $# \Processador|Banco_Registradores|registrador~22_q\ $end
$var wire 1 %# \Processador|Banco_Registradores|registrador~14_q\ $end
$var wire 1 &# \Processador|Banco_Registradores|registrador~30_combout\ $end
$var wire 1 '# \RAM|ram~16_q\ $end
$var wire 1 (# \RAM|ram~24_q\ $end
$var wire 1 )# \Processador|MUX_RAM_Imediato|saida_MUX[1]~2_combout\ $end
$var wire 1 *# \Processador|ULA|saida~2_combout\ $end
$var wire 1 +# \Processador|Banco_Registradores|registrador~21_q\ $end
$var wire 1 ,# \Processador|Banco_Registradores|registrador~13_q\ $end
$var wire 1 -# \Processador|Banco_Registradores|registrador~31_combout\ $end
$var wire 1 .# \disp0_1|disp0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 /# \disp0_1|disp0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 0# \disp0_1|disp0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 1# \disp0_1|disp0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 2# \disp0_1|disp0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 3# \disp0_1|disp0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 4# \disp0_1|disp0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 5# \RAM|ram~19_q\ $end
$var wire 1 6# \RAM|ram~27_q\ $end
$var wire 1 7# \Processador|MUX_RAM_Imediato|saida_MUX[4]~3_combout\ $end
$var wire 1 8# \Processador|MUX_RAM_Imediato|saida_MUX[4]~4_combout\ $end
$var wire 1 9# \Processador|ULA|saida~3_combout\ $end
$var wire 1 :# \Processador|Banco_Registradores|registrador~24_q\ $end
$var wire 1 ;# \Processador|Banco_Registradores|registrador~16_q\ $end
$var wire 1 <# \Processador|Banco_Registradores|registrador~32_combout\ $end
$var wire 1 =# \RAM|ram~22_q\ $end
$var wire 1 ># \RAM|ram~30_q\ $end
$var wire 1 ?# \Processador|MUX_RAM_Imediato|saida_MUX[7]~5_combout\ $end
$var wire 1 @# \Processador|ULA|saida~4_combout\ $end
$var wire 1 A# \Processador|Banco_Registradores|registrador~27_q\ $end
$var wire 1 B# \Processador|Banco_Registradores|registrador~19_q\ $end
$var wire 1 C# \Processador|Banco_Registradores|registrador~33_combout\ $end
$var wire 1 D# \RAM|ram~21_q\ $end
$var wire 1 E# \RAM|ram~29_q\ $end
$var wire 1 F# \Processador|MUX_RAM_Imediato|saida_MUX[6]~6_combout\ $end
$var wire 1 G# \Processador|ULA|saida~5_combout\ $end
$var wire 1 H# \Processador|Banco_Registradores|registrador~26_q\ $end
$var wire 1 I# \Processador|Banco_Registradores|registrador~18_q\ $end
$var wire 1 J# \Processador|Banco_Registradores|registrador~34_combout\ $end
$var wire 1 K# \RAM|ram~20_q\ $end
$var wire 1 L# \RAM|ram~28_q\ $end
$var wire 1 M# \Processador|MUX_RAM_Imediato|saida_MUX[5]~7_combout\ $end
$var wire 1 N# \Processador|ULA|saida~6_combout\ $end
$var wire 1 O# \Processador|Banco_Registradores|registrador~25_q\ $end
$var wire 1 P# \Processador|Banco_Registradores|registrador~17_q\ $end
$var wire 1 Q# \Processador|Banco_Registradores|registrador~35_combout\ $end
$var wire 1 R# \disp0_1|disp1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 S# \disp0_1|disp1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 T# \disp0_1|disp1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 U# \disp0_1|disp1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 V# \disp0_1|disp1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 W# \disp0_1|disp1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 X# \disp0_1|disp1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 Y# \Decoder|habilitaDisplay2_3~0_combout\ $end
$var wire 1 Z# \disp2_3|disp2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 [# \disp2_3|disp2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 \# \disp2_3|disp2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ]# \disp2_3|disp2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 ^# \disp2_3|disp2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 _# \disp2_3|disp2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 `# \disp2_3|disp2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 a# \disp2_3|disp3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 b# \disp2_3|disp3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 c# \disp2_3|disp3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 d# \disp2_3|disp3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 e# \disp2_3|disp3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 f# \disp2_3|disp3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 g# \disp2_3|disp3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 h# \disp0_1|reg|DOUT\ [7] $end
$var wire 1 i# \disp0_1|reg|DOUT\ [6] $end
$var wire 1 j# \disp0_1|reg|DOUT\ [5] $end
$var wire 1 k# \disp0_1|reg|DOUT\ [4] $end
$var wire 1 l# \disp0_1|reg|DOUT\ [3] $end
$var wire 1 m# \disp0_1|reg|DOUT\ [2] $end
$var wire 1 n# \disp0_1|reg|DOUT\ [1] $end
$var wire 1 o# \disp0_1|reg|DOUT\ [0] $end
$var wire 1 p# \Processador|PC|DOUT\ [7] $end
$var wire 1 q# \Processador|PC|DOUT\ [6] $end
$var wire 1 r# \Processador|PC|DOUT\ [5] $end
$var wire 1 s# \Processador|PC|DOUT\ [4] $end
$var wire 1 t# \Processador|PC|DOUT\ [3] $end
$var wire 1 u# \Processador|PC|DOUT\ [2] $end
$var wire 1 v# \Processador|PC|DOUT\ [1] $end
$var wire 1 w# \Processador|PC|DOUT\ [0] $end
$var wire 1 x# \disp2_3|reg|DOUT\ [7] $end
$var wire 1 y# \disp2_3|reg|DOUT\ [6] $end
$var wire 1 z# \disp2_3|reg|DOUT\ [5] $end
$var wire 1 {# \disp2_3|reg|DOUT\ [4] $end
$var wire 1 |# \disp2_3|reg|DOUT\ [3] $end
$var wire 1 }# \disp2_3|reg|DOUT\ [2] $end
$var wire 1 ~# \disp2_3|reg|DOUT\ [1] $end
$var wire 1 !$ \disp2_3|reg|DOUT\ [0] $end
$var wire 1 "$ \Processador|MUX_RAM_Imediato|ALT_INV_saida_MUX[5]~7_combout\ $end
$var wire 1 #$ \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 $$ \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 %$ \Processador|MUX_RAM_Imediato|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 &$ \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 '$ \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 ($ \Processador|MUX_RAM_Imediato|ALT_INV_saida_MUX[7]~5_combout\ $end
$var wire 1 )$ \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 *$ \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 +$ \Processador|MUX_RAM_Imediato|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 ,$ \Processador|MUX_RAM_Imediato|ALT_INV_saida_MUX[4]~3_combout\ $end
$var wire 1 -$ \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 .$ \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 /$ \Processador|MUX_RAM_Imediato|ALT_INV_saida_MUX[1]~2_combout\ $end
$var wire 1 0$ \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 1$ \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 2$ \Processador|MUX_RAM_Imediato|ALT_INV_saida_MUX[2]~1_combout\ $end
$var wire 1 3$ \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 4$ \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 5$ \Processador|MUX_RAM_Imediato|ALT_INV_saida_MUX[3]~0_combout\ $end
$var wire 1 6$ \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 7$ \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 8$ \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 9$ \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 :$ \Processador|ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 ;$ \Processador|ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 <$ \Processador|ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 =$ \Processador|Banco_Registradores|ALT_INV_registrador~35_combout\ $end
$var wire 1 >$ \Processador|Banco_Registradores|ALT_INV_registrador~17_q\ $end
$var wire 1 ?$ \Processador|Banco_Registradores|ALT_INV_registrador~25_q\ $end
$var wire 1 @$ \Processador|Banco_Registradores|ALT_INV_registrador~34_combout\ $end
$var wire 1 A$ \Processador|Banco_Registradores|ALT_INV_registrador~18_q\ $end
$var wire 1 B$ \Processador|Banco_Registradores|ALT_INV_registrador~26_q\ $end
$var wire 1 C$ \Processador|Banco_Registradores|ALT_INV_registrador~33_combout\ $end
$var wire 1 D$ \Processador|Banco_Registradores|ALT_INV_registrador~19_q\ $end
$var wire 1 E$ \Processador|Banco_Registradores|ALT_INV_registrador~27_q\ $end
$var wire 1 F$ \Processador|Banco_Registradores|ALT_INV_registrador~32_combout\ $end
$var wire 1 G$ \Processador|Banco_Registradores|ALT_INV_registrador~16_q\ $end
$var wire 1 H$ \Processador|Banco_Registradores|ALT_INV_registrador~24_q\ $end
$var wire 1 I$ \Processador|Banco_Registradores|ALT_INV_registrador~31_combout\ $end
$var wire 1 J$ \Processador|Banco_Registradores|ALT_INV_registrador~13_q\ $end
$var wire 1 K$ \Processador|Banco_Registradores|ALT_INV_registrador~21_q\ $end
$var wire 1 L$ \Processador|Banco_Registradores|ALT_INV_registrador~30_combout\ $end
$var wire 1 M$ \Processador|Banco_Registradores|ALT_INV_registrador~14_q\ $end
$var wire 1 N$ \Processador|Banco_Registradores|ALT_INV_registrador~22_q\ $end
$var wire 1 O$ \Processador|Banco_Registradores|ALT_INV_registrador~29_combout\ $end
$var wire 1 P$ \Processador|Banco_Registradores|ALT_INV_registrador~15_q\ $end
$var wire 1 Q$ \Processador|Banco_Registradores|ALT_INV_registrador~23_q\ $end
$var wire 1 R$ \Decoder|ALT_INV_habilitaDisplay0_1~0_combout\ $end
$var wire 1 S$ \Processador|ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 T$ \Processador|ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 U$ \Processador|ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 V$ \Processador|Banco_Registradores|ALT_INV_registrador~28_combout\ $end
$var wire 1 W$ \Processador|Banco_Registradores|ALT_INV_registrador~12_q\ $end
$var wire 1 X$ \Processador|Banco_Registradores|ALT_INV_registrador~20_q\ $end
$var wire 1 Y$ \Processador|ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 Z$ \Processador|ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 [$ \Processador|ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 \$ \Processador|ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 ]$ \Processador|ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 ^$ \disp2_3|reg|ALT_INV_DOUT\ [7] $end
$var wire 1 _$ \disp2_3|reg|ALT_INV_DOUT\ [6] $end
$var wire 1 `$ \disp2_3|reg|ALT_INV_DOUT\ [5] $end
$var wire 1 a$ \disp2_3|reg|ALT_INV_DOUT\ [4] $end
$var wire 1 b$ \disp2_3|reg|ALT_INV_DOUT\ [3] $end
$var wire 1 c$ \disp2_3|reg|ALT_INV_DOUT\ [2] $end
$var wire 1 d$ \disp2_3|reg|ALT_INV_DOUT\ [1] $end
$var wire 1 e$ \disp2_3|reg|ALT_INV_DOUT\ [0] $end
$var wire 1 f$ \disp0_1|reg|ALT_INV_DOUT\ [7] $end
$var wire 1 g$ \disp0_1|reg|ALT_INV_DOUT\ [6] $end
$var wire 1 h$ \disp0_1|reg|ALT_INV_DOUT\ [5] $end
$var wire 1 i$ \disp0_1|reg|ALT_INV_DOUT\ [4] $end
$var wire 1 j$ \disp0_1|reg|ALT_INV_DOUT\ [3] $end
$var wire 1 k$ \disp0_1|reg|ALT_INV_DOUT\ [2] $end
$var wire 1 l$ \disp0_1|reg|ALT_INV_DOUT\ [1] $end
$var wire 1 m$ \disp0_1|reg|ALT_INV_DOUT\ [0] $end
$var wire 1 n$ \Processador|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 o$ \Processador|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 p$ \Processador|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 q$ \Processador|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 r$ \Processador|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 s$ \Processador|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 t$ \Processador|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 u$ \Processador|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 v$ \Processador|incremento|ALT_INV_Add0~9_sumout\ $end
$var wire 1 w$ \Processador|incremento|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0l
1m
xn
1o
1p
1q
1r
1s
1t
0u
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
1~!
0!"
0""
0#"
0$"
0%"
0&"
1'"
0("
0)"
0*"
0+"
0,"
0-"
1."
0/"
00"
01"
02"
03"
04"
15"
06"
07"
08"
09"
0:"
0;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
1C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
1R"
1S"
0T"
0U"
1V"
0W"
1X"
1Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
1d"
1e"
1f"
0g"
0h"
0i"
0j"
0k"
1l"
1m"
0n"
0o"
0p"
0q"
0r"
1s"
0t"
0u"
0v"
0w"
0x"
0y"
1z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
1*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
14#
05#
06#
07#
18#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
1X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
1`#
0a#
0b#
0c#
0d#
0e#
0f#
1g#
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1*$
0+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
19$
0:$
0;$
0<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
0S$
1T$
1U$
1V$
1W$
1X$
0Y$
0Z$
1[$
0\$
0]$
1v$
0w$
0L
0M
0N
0O
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
18!
09!
0:!
0;!
0<!
0=!
0>!
1?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
1T!
0U!
0V!
0W!
0X!
0Y!
0Z!
1[!
0\!
0]!
0^!
0_!
0`!
0a!
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1"
0#
0$
0%
0&
0'
0(
1)
0*
0+
0,
0-
0.
0/
10
01
02
03
04
05
06
17
08
09
0:
0;
0<
0=
1>
0?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
$end
#10000
1!
1u
1D"
1w#
1|"
1,#
0J$
0P$
0u$
0X"
1E"
0S"
1W"
0s"
08#
1}"
1-#
0I$
0O$
1+$
0[$
1\$
1w$
1f!
1F"
1i"
0l"
0m"
0Y"
1g"
1-!
0U$
1<$
1;$
0R$
1a
0z"
0*#
1j"
#20000
0!
0u
0D"
#30000
1!
1u
1D"
1v#
0w#
1x"
1(#
00$
06$
1u$
0t$
0F"
1G"
1h"
0}"
0-#
1X"
0E"
0e"
1y"
1)#
0/$
05$
1S$
0w$
1I$
1O$
0T$
0f!
1g!
1F"
0G"
1T"
1Y"
0f"
0i"
1q"
1z"
1*#
0v$
0-!
1,!
0T"
1R$
1:$
0a
1`
1U"
1v$
0z"
0*#
0j"
0U"
#40000
0!
0u
0D"
#50000
1!
1u
1D"
1w#
0u$
0X"
1E"
0W"
1e"
18#
0+$
0S$
1[$
1w$
1f!
0F"
1G"
0Y"
0g"
0y"
0)#
1f"
1i"
0q"
1-!
1T"
0R$
0:$
1/$
15$
1U$
1a
0v$
1v"
1U"
#60000
0!
0u
0D"
#70000
1!
1u
1D"
0v#
1u#
0w#
1u$
0s$
1t$
1F"
0G"
0h"
1}"
1-#
0T"
1H"
0d"
1X"
0E"
1S"
0e"
1n"
0v"
1S$
0\$
0w$
1Y$
1v$
0I$
0O$
1T$
0f!
1h!
0g!
0F"
1I"
1T"
0H"
08#
0U"
1m"
0f"
0i"
0v$
0-!
1+!
0,!
0I"
1R$
1:$
0<$
1+$
0a
0`
1_
0n"
#80000
0!
0u
0D"
#90000
1!
1u
1D"
0u#
1s$
0T"
1U"
1Y"
1d"
1e"
1s"
0S$
0Y$
1v$
0h!
0U"
1l"
18#
1f"
0+!
0:$
0+$
0;$
0_
1z"
1*#
#100000
0!
0u
0D"
#110000
1!
1u
1D"
1w#
0u$
0X"
1E"
0S"
1W"
0s"
08#
1+$
0[$
1\$
1w$
1f!
1F"
1i"
0l"
0m"
0Y"
1g"
1y"
1)#
1-!
0/$
05$
0U$
1<$
1;$
0R$
1a
1j"
#120000
0!
0u
0D"
#130000
1!
1u
1D"
1v#
0w#
1u$
0t$
0F"
1G"
1h"
0}"
0-#
1X"
0E"
0e"
1S$
0w$
1I$
1O$
0T$
0f!
1g!
1F"
0G"
1T"
1Y"
0f"
0i"
1q"
0v$
0-!
1,!
0T"
1R$
1:$
0a
1`
1U"
1v$
0z"
0*#
0j"
0U"
#140000
0!
0u
0D"
#150000
1!
1u
1D"
1w#
0u$
0X"
1E"
0W"
1e"
18#
0+$
0S$
1[$
1w$
1f!
0F"
1G"
0Y"
0g"
0y"
0)#
1f"
1i"
0q"
1-!
1T"
0R$
0:$
1/$
15$
1U$
1a
0v$
1v"
1U"
#160000
0!
0u
0D"
#170000
1!
1u
1D"
0v#
1u#
0w#
1u$
0s$
1t$
1F"
0G"
0h"
1}"
1-#
0T"
1H"
0d"
1X"
0E"
1S"
0e"
1n"
0v"
1S$
0\$
0w$
1Y$
1v$
0I$
0O$
1T$
0f!
1h!
0g!
0F"
1I"
1T"
0H"
08#
0U"
1m"
0f"
0i"
0v$
0-!
1+!
0,!
0I"
1R$
1:$
0<$
1+$
0a
0`
1_
0n"
#180000
0!
0u
0D"
#190000
1!
1u
1D"
0u#
1s$
0T"
1U"
1Y"
1d"
1e"
1s"
0S$
0Y$
1v$
0h!
0U"
1l"
18#
1f"
0+!
0:$
0+$
0;$
0_
1z"
1*#
#200000
0!
0u
0D"
#210000
1!
1u
1D"
1w#
0u$
0X"
1E"
0S"
1W"
0s"
08#
1+$
0[$
1\$
1w$
1f!
1F"
1i"
0l"
0m"
0Y"
1g"
1y"
1)#
1-!
0/$
05$
0U$
1<$
1;$
0R$
1a
1j"
#220000
0!
0u
0D"
#230000
1!
1u
1D"
1v#
0w#
1u$
0t$
0F"
1G"
1h"
0}"
0-#
1X"
0E"
0e"
1S$
0w$
1I$
1O$
0T$
0f!
1g!
1F"
0G"
1T"
1Y"
0f"
0i"
1q"
0v$
0-!
1,!
0T"
1R$
1:$
0a
1`
1U"
1v$
0z"
0*#
0j"
0U"
#240000
0!
0u
0D"
#250000
1!
1u
1D"
1w#
0u$
0X"
1E"
0W"
1e"
18#
0+$
0S$
1[$
1w$
1f!
0F"
1G"
0Y"
0g"
0y"
0)#
1f"
1i"
0q"
1-!
1T"
0R$
0:$
1/$
15$
1U$
1a
0v$
1v"
1U"
#260000
0!
0u
0D"
#270000
1!
1u
1D"
0v#
1u#
0w#
1u$
0s$
1t$
1F"
0G"
0h"
1}"
1-#
0T"
1H"
0d"
1X"
0E"
1S"
0e"
1n"
0v"
1S$
0\$
0w$
1Y$
1v$
0I$
0O$
1T$
0f!
1h!
0g!
0F"
1I"
1T"
0H"
08#
0U"
1m"
0f"
0i"
0v$
0-!
1+!
0,!
0I"
1R$
1:$
0<$
1+$
0a
0`
1_
0n"
#280000
0!
0u
0D"
#290000
1!
1u
1D"
0u#
1s$
0T"
1U"
1Y"
1d"
1e"
1s"
0S$
0Y$
1v$
0h!
0U"
1l"
18#
1f"
0+!
0:$
0+$
0;$
0_
1z"
1*#
#300000
0!
0u
0D"
#310000
1!
1u
1D"
1w#
0u$
0X"
1E"
0S"
1W"
0s"
08#
1+$
0[$
1\$
1w$
1f!
1F"
1i"
0l"
0m"
0Y"
1g"
1y"
1)#
1-!
0/$
05$
0U$
1<$
1;$
0R$
1a
1j"
#320000
0!
0u
0D"
#330000
1!
1u
1D"
1v#
0w#
1u$
0t$
0F"
1G"
1h"
0}"
0-#
1X"
0E"
0e"
1S$
0w$
1I$
1O$
0T$
0f!
1g!
1F"
0G"
1T"
1Y"
0f"
0i"
1q"
0v$
0-!
1,!
0T"
1R$
1:$
0a
1`
1U"
1v$
0z"
0*#
0j"
0U"
#340000
0!
0u
0D"
#350000
1!
1u
1D"
1w#
0u$
0X"
1E"
0W"
1e"
18#
0+$
0S$
1[$
1w$
1f!
0F"
1G"
0Y"
0g"
0y"
0)#
1f"
1i"
0q"
1-!
1T"
0R$
0:$
1/$
15$
1U$
1a
0v$
1v"
1U"
#360000
0!
0u
0D"
#370000
1!
1u
1D"
0v#
1u#
0w#
1u$
0s$
1t$
1F"
0G"
0h"
1}"
1-#
0T"
1H"
0d"
1X"
0E"
1S"
0e"
1n"
0v"
1S$
0\$
0w$
1Y$
1v$
0I$
0O$
1T$
0f!
1h!
0g!
0F"
1I"
1T"
0H"
08#
0U"
1m"
0f"
0i"
0v$
0-!
1+!
0,!
0I"
1R$
1:$
0<$
1+$
0a
0`
1_
0n"
#380000
0!
0u
0D"
#390000
1!
1u
1D"
0u#
1s$
0T"
1U"
1Y"
1d"
1e"
1s"
0S$
0Y$
1v$
0h!
0U"
1l"
18#
1f"
0+!
0:$
0+$
0;$
0_
1z"
1*#
#400000
0!
0u
0D"
#410000
1!
1u
1D"
1w#
0u$
0X"
1E"
0S"
1W"
0s"
08#
1+$
0[$
1\$
1w$
1f!
1F"
1i"
0l"
0m"
0Y"
1g"
1y"
1)#
1-!
0/$
05$
0U$
1<$
1;$
0R$
1a
1j"
#420000
0!
0u
0D"
#430000
1!
1u
1D"
1v#
0w#
1u$
0t$
0F"
1G"
1h"
0}"
0-#
1X"
0E"
0e"
1S$
0w$
1I$
1O$
0T$
0f!
1g!
1F"
0G"
1T"
1Y"
0f"
0i"
1q"
0v$
0-!
1,!
0T"
1R$
1:$
0a
1`
1U"
1v$
0z"
0*#
0j"
0U"
#440000
0!
0u
0D"
#450000
1!
1u
1D"
1w#
0u$
0X"
1E"
0W"
1e"
18#
0+$
0S$
1[$
1w$
1f!
0F"
1G"
0Y"
0g"
0y"
0)#
1f"
1i"
0q"
1-!
1T"
0R$
0:$
1/$
15$
1U$
1a
0v$
1v"
1U"
#460000
0!
0u
0D"
#470000
1!
1u
1D"
0v#
1u#
0w#
1u$
0s$
1t$
1F"
0G"
0h"
1}"
1-#
0T"
1H"
0d"
1X"
0E"
1S"
0e"
1n"
0v"
1S$
0\$
0w$
1Y$
1v$
0I$
0O$
1T$
0f!
1h!
0g!
0F"
1I"
1T"
0H"
08#
0U"
1m"
0f"
0i"
0v$
0-!
1+!
0,!
0I"
1R$
1:$
0<$
1+$
0a
0`
1_
0n"
#480000
0!
0u
0D"
#490000
1!
1u
1D"
0u#
1s$
0T"
1U"
1Y"
1d"
1e"
1s"
0S$
0Y$
1v$
0h!
0U"
1l"
18#
1f"
0+!
0:$
0+$
0;$
0_
1z"
1*#
#500000
0!
0u
0D"
#510000
1!
1u
1D"
1w#
0u$
0X"
1E"
0S"
1W"
0s"
08#
1+$
0[$
1\$
1w$
1f!
1F"
1i"
0l"
0m"
0Y"
1g"
1y"
1)#
1-!
0/$
05$
0U$
1<$
1;$
0R$
1a
1j"
#520000
0!
0u
0D"
#530000
1!
1u
1D"
1v#
0w#
1u$
0t$
0F"
1G"
1h"
0}"
0-#
1X"
0E"
0e"
1S$
0w$
1I$
1O$
0T$
0f!
1g!
1F"
0G"
1T"
1Y"
0f"
0i"
1q"
0v$
0-!
1,!
0T"
1R$
1:$
0a
1`
1U"
1v$
0z"
0*#
0j"
0U"
#540000
0!
0u
0D"
#550000
1!
1u
1D"
1w#
0u$
0X"
1E"
0W"
1e"
18#
0+$
0S$
1[$
1w$
1f!
0F"
1G"
0Y"
0g"
0y"
0)#
1f"
1i"
0q"
1-!
1T"
0R$
0:$
1/$
15$
1U$
1a
0v$
1v"
1U"
#560000
0!
0u
0D"
#570000
1!
1u
1D"
0v#
1u#
0w#
1u$
0s$
1t$
1F"
0G"
0h"
1}"
1-#
0T"
1H"
0d"
1X"
0E"
1S"
0e"
1n"
0v"
1S$
0\$
0w$
1Y$
1v$
0I$
0O$
1T$
0f!
1h!
0g!
0F"
1I"
1T"
0H"
08#
0U"
1m"
0f"
0i"
0v$
0-!
1+!
0,!
0I"
1R$
1:$
0<$
1+$
0a
0`
1_
0n"
#580000
0!
0u
0D"
#590000
1!
1u
1D"
0u#
1s$
0T"
1U"
1Y"
1d"
1e"
1s"
0S$
0Y$
1v$
0h!
0U"
1l"
18#
1f"
0+!
0:$
0+$
0;$
0_
1z"
1*#
#600000
0!
0u
0D"
#610000
1!
1u
1D"
1w#
0u$
0X"
1E"
0S"
1W"
0s"
08#
1+$
0[$
1\$
1w$
1f!
1F"
1i"
0l"
0m"
0Y"
1g"
1y"
1)#
1-!
0/$
05$
0U$
1<$
1;$
0R$
1a
1j"
#620000
0!
0u
0D"
#630000
1!
1u
1D"
1v#
0w#
1u$
0t$
0F"
1G"
1h"
0}"
0-#
1X"
0E"
0e"
1S$
0w$
1I$
1O$
0T$
0f!
1g!
1F"
0G"
1T"
1Y"
0f"
0i"
1q"
0v$
0-!
1,!
0T"
1R$
1:$
0a
1`
1U"
1v$
0z"
0*#
0j"
0U"
#640000
0!
0u
0D"
#650000
1!
1u
1D"
1w#
0u$
0X"
1E"
0W"
1e"
18#
0+$
0S$
1[$
1w$
1f!
0F"
1G"
0Y"
0g"
0y"
0)#
1f"
1i"
0q"
1-!
1T"
0R$
0:$
1/$
15$
1U$
1a
0v$
1v"
1U"
#660000
0!
0u
0D"
#670000
1!
1u
1D"
0v#
1u#
0w#
1u$
0s$
1t$
1F"
0G"
0h"
1}"
1-#
0T"
1H"
0d"
1X"
0E"
1S"
0e"
1n"
0v"
1S$
0\$
0w$
1Y$
1v$
0I$
0O$
1T$
0f!
1h!
0g!
0F"
1I"
1T"
0H"
08#
0U"
1m"
0f"
0i"
0v$
0-!
1+!
0,!
0I"
1R$
1:$
0<$
1+$
0a
0`
1_
0n"
#680000
0!
0u
0D"
#690000
1!
1u
1D"
0u#
1s$
0T"
1U"
1Y"
1d"
1e"
1s"
0S$
0Y$
1v$
0h!
0U"
1l"
18#
1f"
0+!
0:$
0+$
0;$
0_
1z"
1*#
#700000
0!
0u
0D"
#710000
1!
1u
1D"
1w#
0u$
0X"
1E"
0S"
1W"
0s"
08#
1+$
0[$
1\$
1w$
1f!
1F"
1i"
0l"
0m"
0Y"
1g"
1y"
1)#
1-!
0/$
05$
0U$
1<$
1;$
0R$
1a
1j"
#720000
0!
0u
0D"
#730000
1!
1u
1D"
1v#
0w#
1u$
0t$
0F"
1G"
1h"
0}"
0-#
1X"
0E"
0e"
1S$
0w$
1I$
1O$
0T$
0f!
1g!
1F"
0G"
1T"
1Y"
0f"
0i"
1q"
0v$
0-!
1,!
0T"
1R$
1:$
0a
1`
1U"
1v$
0z"
0*#
0j"
0U"
#740000
0!
0u
0D"
#750000
1!
1u
1D"
1w#
0u$
0X"
1E"
0W"
1e"
18#
0+$
0S$
1[$
1w$
1f!
0F"
1G"
0Y"
0g"
0y"
0)#
1f"
1i"
0q"
1-!
1T"
0R$
0:$
1/$
15$
1U$
1a
0v$
1v"
1U"
#760000
0!
0u
0D"
#770000
1!
1u
1D"
0v#
1u#
0w#
1u$
0s$
1t$
1F"
0G"
0h"
1}"
1-#
0T"
1H"
0d"
1X"
0E"
1S"
0e"
1n"
0v"
1S$
0\$
0w$
1Y$
1v$
0I$
0O$
1T$
0f!
1h!
0g!
0F"
1I"
1T"
0H"
08#
0U"
1m"
0f"
0i"
0v$
0-!
1+!
0,!
0I"
1R$
1:$
0<$
1+$
0a
0`
1_
0n"
#780000
0!
0u
0D"
#790000
1!
1u
1D"
0u#
1s$
0T"
1U"
1Y"
1d"
1e"
1s"
0S$
0Y$
1v$
0h!
0U"
1l"
18#
1f"
0+!
0:$
0+$
0;$
0_
1z"
1*#
#800000
0!
0u
0D"
#810000
1!
1u
1D"
1w#
0u$
0X"
1E"
0S"
1W"
0s"
08#
1+$
0[$
1\$
1w$
1f!
1F"
1i"
0l"
0m"
0Y"
1g"
1y"
1)#
1-!
0/$
05$
0U$
1<$
1;$
0R$
1a
1j"
#820000
0!
0u
0D"
#830000
1!
1u
1D"
1v#
0w#
1u$
0t$
0F"
1G"
1h"
0}"
0-#
1X"
0E"
0e"
1S$
0w$
1I$
1O$
0T$
0f!
1g!
1F"
0G"
1T"
1Y"
0f"
0i"
1q"
0v$
0-!
1,!
0T"
1R$
1:$
0a
1`
1U"
1v$
0z"
0*#
0j"
0U"
#840000
0!
0u
0D"
#850000
1!
1u
1D"
1w#
0u$
0X"
1E"
0W"
1e"
18#
0+$
0S$
1[$
1w$
1f!
0F"
1G"
0Y"
0g"
0y"
0)#
1f"
1i"
0q"
1-!
1T"
0R$
0:$
1/$
15$
1U$
1a
0v$
1v"
1U"
#860000
0!
0u
0D"
#870000
1!
1u
1D"
0v#
1u#
0w#
1u$
0s$
1t$
1F"
0G"
0h"
1}"
1-#
0T"
1H"
0d"
1X"
0E"
1S"
0e"
1n"
0v"
1S$
0\$
0w$
1Y$
1v$
0I$
0O$
1T$
0f!
1h!
0g!
0F"
1I"
1T"
0H"
08#
0U"
1m"
0f"
0i"
0v$
0-!
1+!
0,!
0I"
1R$
1:$
0<$
1+$
0a
0`
1_
0n"
#880000
0!
0u
0D"
#890000
1!
1u
1D"
0u#
1s$
0T"
1U"
1Y"
1d"
1e"
1s"
0S$
0Y$
1v$
0h!
0U"
1l"
18#
1f"
0+!
0:$
0+$
0;$
0_
1z"
1*#
#900000
0!
0u
0D"
#910000
1!
1u
1D"
1w#
0u$
0X"
1E"
0S"
1W"
0s"
08#
1+$
0[$
1\$
1w$
1f!
1F"
1i"
0l"
0m"
0Y"
1g"
1y"
1)#
1-!
0/$
05$
0U$
1<$
1;$
0R$
1a
1j"
#920000
0!
0u
0D"
#930000
1!
1u
1D"
1v#
0w#
1u$
0t$
0F"
1G"
1h"
0}"
0-#
1X"
0E"
0e"
1S$
0w$
1I$
1O$
0T$
0f!
1g!
1F"
0G"
1T"
1Y"
0f"
0i"
1q"
0v$
0-!
1,!
0T"
1R$
1:$
0a
1`
1U"
1v$
0z"
0*#
0j"
0U"
#940000
0!
0u
0D"
#950000
1!
1u
1D"
1w#
0u$
0X"
1E"
0W"
1e"
18#
0+$
0S$
1[$
1w$
1f!
0F"
1G"
0Y"
0g"
0y"
0)#
1f"
1i"
0q"
1-!
1T"
0R$
0:$
1/$
15$
1U$
1a
0v$
1v"
1U"
#960000
0!
0u
0D"
#970000
1!
1u
1D"
0v#
1u#
0w#
1u$
0s$
1t$
1F"
0G"
0h"
1}"
1-#
0T"
1H"
0d"
1X"
0E"
1S"
0e"
1n"
0v"
1S$
0\$
0w$
1Y$
1v$
0I$
0O$
1T$
0f!
1h!
0g!
0F"
1I"
1T"
0H"
08#
0U"
1m"
0f"
0i"
0v$
0-!
1+!
0,!
0I"
1R$
1:$
0<$
1+$
0a
0`
1_
0n"
#980000
0!
0u
0D"
#990000
1!
1u
1D"
0u#
1s$
0T"
1U"
1Y"
1d"
1e"
1s"
0S$
0Y$
1v$
0h!
0U"
1l"
18#
1f"
0+!
0:$
0+$
0;$
0_
1z"
1*#
#1000000
