

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config38_s'
================================================================
* Date:           Mon Aug 12 14:05:16 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.393 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       21|       21| 58.338 ns | 58.338 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                              |                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                   Instance                                   |                               Module                              |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config38_mult_0_0_0_0_0_fu_217  |dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config38_mult_0_0_0_0_0  |       18|       18| 50.004 ns | 50.004 ns |    1|    1| function |
        |call_ret5_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_fu_257     |shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s           |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      332|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|      0|     5847|    17420|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       87|     -|
|Register             |        0|      -|      792|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     6639|    17871|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |        4|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+-------+-----+
    |                                   Instance                                   |                               Module                              | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+-------+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config38_mult_0_0_0_0_0_fu_217  |dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config38_mult_0_0_0_0_0  |        0|      0|  5334|  16812|    0|
    |call_ret5_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s_fu_257     |shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s           |        0|      0|   513|    608|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+-------+-----+
    |Total                                                                         |                                                                   |        0|      0|  5847|  17420|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_851_p2                 |     +    |      0|  0|  32|          32|           1|
    |add_ln323_fu_863_p2                 |     +    |      0|  0|  32|          32|           1|
    |add_ln326_fu_801_p2                 |     +    |      0|  0|  32|          32|           1|
    |add_ln328_fu_813_p2                 |     +    |      0|  0|  32|          32|           1|
    |and_ln289_10_fu_789_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln289_9_fu_783_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_777_p2                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage0_iter21  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1270                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1339                   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op174           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_13_fu_731_p2             |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln289_14_fu_751_p2             |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_15_fu_771_p2             |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_fu_721_p2                |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln313_fu_795_p2                |   icmp   |      0|  0|  20|          32|           7|
    |icmp_ln317_fu_845_p2                |   icmp   |      0|  0|  20|          32|           4|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone         |    or    |      0|  0|   2|           1|           1|
    |select_ln323_fu_869_p3              |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_819_p3              |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 332|         330|          36|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter2_storemerge_reg_206  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_6_load               |   9|          2|   32|         64|
    |pX_6                                     |   9|          2|   32|         64|
    |pY_6                                     |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n              |   9|          2|    1|          2|
    |sX_6                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  87|         19|  164|        360|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |and_ln289_10_reg_1085                    |   1|   0|    1|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_206  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_206  |  32|   0|   32|          0|
    |icmp_ln313_reg_1089                      |   1|   0|    1|          0|
    |kernel_data_V_3_0_ret_reg_960            |   8|   0|    8|          0|
    |kernel_data_V_3_10                       |   8|   0|    8|          0|
    |kernel_data_V_3_10_ret_reg_995           |   8|   0|    8|          0|
    |kernel_data_V_3_11                       |   8|   0|    8|          0|
    |kernel_data_V_3_11_ret_reg_1000          |   8|   0|    8|          0|
    |kernel_data_V_3_12_ret_reg_940           |   8|   0|    8|          0|
    |kernel_data_V_3_13_ret_reg_935           |   8|   0|    8|          0|
    |kernel_data_V_3_14_ret_reg_930           |   8|   0|    8|          0|
    |kernel_data_V_3_15_ret_reg_925           |   8|   0|    8|          0|
    |kernel_data_V_3_16                       |   8|   0|    8|          0|
    |kernel_data_V_3_16_ret_reg_1005          |   8|   0|    8|          0|
    |kernel_data_V_3_17                       |   8|   0|    8|          0|
    |kernel_data_V_3_17_ret_reg_1010          |   8|   0|    8|          0|
    |kernel_data_V_3_18                       |   8|   0|    8|          0|
    |kernel_data_V_3_18_ret_reg_1015          |   8|   0|    8|          0|
    |kernel_data_V_3_19                       |   8|   0|    8|          0|
    |kernel_data_V_3_19_ret_reg_1020          |   8|   0|    8|          0|
    |kernel_data_V_3_1_ret_reg_955            |   8|   0|    8|          0|
    |kernel_data_V_3_20                       |   8|   0|    8|          0|
    |kernel_data_V_3_20_ret_reg_1025          |   8|   0|    8|          0|
    |kernel_data_V_3_21                       |   8|   0|    8|          0|
    |kernel_data_V_3_21_ret_reg_1030          |   8|   0|    8|          0|
    |kernel_data_V_3_22                       |   8|   0|    8|          0|
    |kernel_data_V_3_22_ret_reg_1035          |   8|   0|    8|          0|
    |kernel_data_V_3_23                       |   8|   0|    8|          0|
    |kernel_data_V_3_23_ret_reg_1040          |   8|   0|    8|          0|
    |kernel_data_V_3_24_ret_reg_920           |   8|   0|    8|          0|
    |kernel_data_V_3_25_ret_reg_915           |   8|   0|    8|          0|
    |kernel_data_V_3_26_ret_reg_910           |   8|   0|    8|          0|
    |kernel_data_V_3_27_ret_reg_905           |   8|   0|    8|          0|
    |kernel_data_V_3_28                       |   8|   0|    8|          0|
    |kernel_data_V_3_28_ret_reg_1045          |   8|   0|    8|          0|
    |kernel_data_V_3_29                       |   8|   0|    8|          0|
    |kernel_data_V_3_29_ret_reg_1050          |   8|   0|    8|          0|
    |kernel_data_V_3_2_ret_reg_950            |   8|   0|    8|          0|
    |kernel_data_V_3_30                       |   8|   0|    8|          0|
    |kernel_data_V_3_30_ret_reg_1055          |   8|   0|    8|          0|
    |kernel_data_V_3_31                       |   8|   0|    8|          0|
    |kernel_data_V_3_31_ret_reg_1060          |   8|   0|    8|          0|
    |kernel_data_V_3_32                       |   8|   0|    8|          0|
    |kernel_data_V_3_32_ret_reg_1065          |   8|   0|    8|          0|
    |kernel_data_V_3_33                       |   8|   0|    8|          0|
    |kernel_data_V_3_33_ret_reg_1070          |   8|   0|    8|          0|
    |kernel_data_V_3_34                       |   8|   0|    8|          0|
    |kernel_data_V_3_34_ret_reg_1075          |   8|   0|    8|          0|
    |kernel_data_V_3_35                       |   8|   0|    8|          0|
    |kernel_data_V_3_35_ret_reg_1080          |   8|   0|    8|          0|
    |kernel_data_V_3_3_ret_reg_945            |   8|   0|    8|          0|
    |kernel_data_V_3_4                        |   8|   0|    8|          0|
    |kernel_data_V_3_4_ret_reg_965            |   8|   0|    8|          0|
    |kernel_data_V_3_5                        |   8|   0|    8|          0|
    |kernel_data_V_3_5_ret_reg_970            |   8|   0|    8|          0|
    |kernel_data_V_3_6                        |   8|   0|    8|          0|
    |kernel_data_V_3_6_ret_reg_975            |   8|   0|    8|          0|
    |kernel_data_V_3_7                        |   8|   0|    8|          0|
    |kernel_data_V_3_7_ret_reg_980            |   8|   0|    8|          0|
    |kernel_data_V_3_8                        |   8|   0|    8|          0|
    |kernel_data_V_3_8_ret_reg_985            |   8|   0|    8|          0|
    |kernel_data_V_3_9                        |   8|   0|    8|          0|
    |kernel_data_V_3_9_ret_reg_990            |   8|   0|    8|          0|
    |pX_6                                     |  32|   0|   32|          0|
    |pY_6                                     |  32|   0|   32|          0|
    |res_out_0_V_reg_1101                     |   8|   0|    8|          0|
    |res_out_1_V_reg_1106                     |   8|   0|    8|          0|
    |res_out_2_V_reg_1111                     |   8|   0|    8|          0|
    |res_out_3_V_reg_1116                     |   8|   0|    8|          0|
    |sX_6                                     |  32|   0|   32|          0|
    |sY_6                                     |  32|   0|   32|          0|
    |and_ln289_10_reg_1085                    |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 792|  32|  729|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config38> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config38> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config38> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config38> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config38> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config38> | return value |
|ap_ce                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config38> | return value |
|res_stream_V_data_0_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config38> | return value |
|res_stream_V_data_1_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config38> | return value |
|res_stream_V_data_2_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config38> | return value |
|res_stream_V_data_3_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config38> | return value |
|res_stream_V_data_0_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_3_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|in_elem_data_0_V_read         |  in |    8|   ap_none  |                          in_elem_data_0_V_read                         |    scalar    |
|in_elem_data_1_V_read         |  in |    8|   ap_none  |                          in_elem_data_1_V_read                         |    scalar    |
|in_elem_data_2_V_read         |  in |    8|   ap_none  |                          in_elem_data_2_V_read                         |    scalar    |
|in_elem_data_3_V_read         |  in |    8|   ap_none  |                          in_elem_data_3_V_read                         |    scalar    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

