============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:04:26 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

     Instance      Cells  Cell Area  Net Area  
-----------------------------------------------
square_root          580      15358      3538  
  PARTE_OPERATIVA    334      10911      1875  
    TESTE              6         83         5  
    COMPUTA_R          6         83         5  
    COMPUTA_S          1         73         0  
    COMPUTA_D          1         73         0  
  PARTE_CONTROLE     246       4447      1244  
    inc_add_71_16     61       1128       179  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:04:24 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

     Pin            Type      Fanout Load Slew Delay Arrival   
                                     (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------
(clock clock)     launch                                   0 R 
PARTE_CONTROLE
  cs_reg[2]/CK                               0             0 R 
  cs_reg[2]/Q     DFFRHQX1         9 37.8  770  +709     709 R 
  p0246A/A                                        +0     709   
  p0246A/Y        NOR2XL           5 22.6  335  +295    1004 F 
  p0248A/A0                                       +0    1004   
  p0248A/Y        OAI21XL          1  4.8  288  +251    1255 R 
  p0180A1934/B1                                   +0    1255   
  p0180A1934/Y    AOI22XL          1  3.5  204  +154    1410 F 
  cs_reg[1]/D     DFFRHQX1                        +0    1410   
  cs_reg[1]/CK    setup                      0  +383    1793 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)     capture                               2000 R 
                  uncertainty                   -200    1800 R 
---------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :       7ps 
Start-point  : PARTE_CONTROLE/cs_reg[2]/CK
End-point    : PARTE_CONTROLE/cs_reg[1]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:04:26 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage    Internal      Net     Switching  
  Instance  Cells Power(nW)  Power(nW)   Power(nW)  Power(nW)  
---------------------------------------------------------------
square_root   580   369.579 3314704.824 450323.420 3765028.244 

