==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.58 seconds. CPU system time: 0.93 seconds. Elapsed time: 14.19 seconds; current allocated memory: 0.375 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 196.172 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_cnn_2d_100s.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_cnn_2d_100s.cpp:37:68)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_cnn_2d_100s.cpp:37:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_cnn_2d_100s.cpp:45:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_cnn_2d_100s.cpp:45:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_cnn_2d_100s.cpp:54:67)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_cnn_2d_100s.cpp:54:71)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/hls_cnn_2d_100s.cpp
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.57 seconds. CPU system time: 1.14 seconds. Elapsed time: 14.55 seconds; current allocated memory: 202.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,193 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 183,855 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54,988 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54,392 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 53,773 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48,847 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35,650 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35,661 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,463 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,838 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,463 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,447 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,434 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,434 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,415 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,523 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense_resource<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_resource.h:237:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::compute_output_buffer_1d<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:363:9)
WARNING: [HLS 214-273] In function 'void nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_mult::weight_t*, config4_mult::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE'FUNCTION_INSTANTIATE' pragmas: same function (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type (*) [config2::n_chan], nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>(hls::stream<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, config2::weight_t*, config2::bias_t*) (.53)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>(hls::stream<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:75:9)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[](unsigned long) const (.49)' into 'void nnet::kernel_shift_1d<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config4>(nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u> const&, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::value_type*) (.48)' (firmware/nnet_utils/nnet_conv_stream.h:181:37)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_mult::weight_t*, config4_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_1d<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config4>(nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u> const&, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::value_type*) (.48)' into 'void nnet::compute_output_buffer_1d<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u> const&, hls::stream<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*) (.45)' (firmware/nnet_utils/nnet_conv_stream.h:357:5)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long) (.1.47)' into 'void nnet::compute_output_buffer_1d<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u> const&, hls::stream<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*) (.45)' (firmware/nnet_utils/nnet_conv_stream.h:376:2)
INFO: [HLS 214-131] Inlining function 'void nnet::compute_output_buffer_1d<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u> const&, hls::stream<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*) (.45)' into 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(hls::stream<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, hls::stream<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*) (.44)' (firmware/nnet_utils/nnet_conv2d_stream.h:33:17)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(hls::stream<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, hls::stream<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*) (.44)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(hls::stream<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, hls::stream<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:75:9)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long) (.41)' into 'void nnet::data_prepare<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config7>(hls::stream<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*) (.40)' (firmware/nnet_utils/nnet_dense_stream.h:39:39)
INFO: [HLS 214-131] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(config7::accum_t) (.9)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*) (.8)' (firmware/nnet_utils/nnet_dense_resource.h:76:14)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>) (.31)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*) (.8)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*) (.8)' into 'void nnet::dense_resource<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*) (.7)' (firmware/nnet_utils/nnet_dense_resource.h:240:9)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*) (.7)' into 'void nnet::dense_resource_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*) (.6)' (firmware/nnet_utils/nnet_dense_stream.h:24:5)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) (.5)' into 'void nnet::res_write<nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>(nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.3)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config7>(hls::stream<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*) (.40)' into 'void nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>(hls::stream<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>(nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.3)' into 'void nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>(hls::stream<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*) (.6)' into 'void nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>(hls::stream<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:97:9)
INFO: [HLS 214-291] Loop 'SigmoidPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:88:9)
INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:50:9)
INFO: [HLS 214-291] Loop 'DataPackPipeline' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_stream.h:37:13)
INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:49:9)
INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:166:5)
INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:169:9)
INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:179:5)
INFO: [HLS 214-291] Loop 'CastLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:374:9)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'CastLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:303:9)
INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:210:5)
INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:213:9)
INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:194:5)
INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:197:9)
INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:199:13)
INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:241:5)
INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:244:9)
INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:233:5)
INFO: [HLS 214-186] Unrolling loop 'SigmoidPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:88:9) in function 'nnet::sigmoid<nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config8>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation_stream.h:65:0)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>' completely with a factor of 70 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'DataPackPipeline' (firmware/nnet_utils/nnet_dense_stream.h:37:13) in function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:166:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' completely with a factor of 9 (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:166:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:169:9) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:179:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:374:9) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' completely with a factor of 10 (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely with a factor of 200 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely with a factor of 200 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, relu_config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 40 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 40 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 9 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>(nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, relu_config3>(hls::stream<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, relu_config3>(hls::stream<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(config4_mult::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_mult::weight_t*, config4_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>(hls::stream<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>(hls::stream<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::sigmoid<nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config8>(hls::stream<nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:65:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::sigmoid<nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config8>(hls::stream<nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:65:0)
WARNING: [HLS 214-167] The program may have out of bound array access (firmware/nnet_utils/nnet_mult.h:70:36)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS2_ILi12ELi2ELS3_5ELS4_3ELi0EELj20EEE7config2EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b4': Complete partitioning on dimension 1. (firmware/weights/b4.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b7': Complete partitioning on dimension 1. (firmware/weights/b7.h:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj20EEENS1_IS2_ILi12ELi2ELS3_5ELS4_3ELi0EELj10EEE7config4EEvRKT_RN3hls6streamIT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:347:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS2_ILi12ELi2ELS3_5ELS4_3ELi0EELj20EEE7config2EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSA_10value_typeEXsrSD_8in_widthEERN3hls6streamIT0_Li0EEEPNSD_8weight_tEPNSD_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:279:29)
INFO: [HLS 214-248] Applying array_partition to 'res_out.i.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:350:29)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer7_out' with compact=bit mode in 10-bits (firmware/hls_cnn_2d_100s.cpp:52:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 160-bits (firmware/hls_cnn_2d_100s.cpp:47:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer4_out' with compact=bit mode in 120-bits (firmware/hls_cnn_2d_100s.cpp:43:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer3_out' with compact=bit mode in 320-bits (firmware/hls_cnn_2d_100s.cpp:39:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 240-bits (firmware/hls_cnn_2d_100s.cpp:35:24)
INFO: [HLS 214-241] Aggregating bram variable 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>(hls::stream<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, config2::weight_t*, config2::bias_t*)::line_buffer' with compact=bit mode in 16-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 131.35 seconds. CPU system time: 1.71 seconds. Elapsed time: 143.81 seconds; current allocated memory: 212.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.39 seconds; current allocated memory: 266.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.47 seconds; current allocated memory: 307.480 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_cnn_2d_100s' (firmware/hls_cnn_2d_100s.cpp:7), detected/extracted 6 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, relu_config3>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>'
	 'nnet::relu<nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>'
	 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>'
	 'nnet::sigmoid<nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config8>'.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' (firmware/nnet_utils/nnet_dense_latency.h:33:27)...1999 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:33:27)...800 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>' (firmware/nnet_utils/nnet_dense_stream.h:33:9)...70 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 33.38 seconds. CPU system time: 0.08 seconds. Elapsed time: 33.53 seconds; current allocated memory: 434.469 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'.
WARNING: [HLS 200-1991] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:42:5) in function 'dense<array<ap_fixed,10u>,array<ap_fixed<10,6,5,3,0>,1u>,config7>' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:42:5) in function 'dense<array<ap_fixed,10u>,array<ap_fixed<10,6,5,3,0>,1u>,config7>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-2024] Unable to rewind loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:42) in function 'dense<array<ap_fixed,10u>,array<ap_fixed<10,6,5,3,0>,1u>,config7>' due to non-pipelinable call in the function entry block.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 33.85 seconds. CPU system time: 0.13 seconds. Elapsed time: 34.09 seconds; current allocated memory: 698.527 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_cnn_2d_100s' ...
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 2, 5, 3, 0>, 1u>, config2>' to 'shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config2_mult>' to 'dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<12,2,5,3,0>,20u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,20u>,array<ap_fixed<16,2,5,3,0>,20u>,relu_config3>' to 'relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config4_mult>' to 'dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<12,2,5,3,0>,10u>,config4>' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,10u>,array<ap_fixed<16,2,5,3,0>,10u>,relu_config5>' to 'relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<10,6,5,3,0>,1u>,config7>_Pipeline_DataPrepare' to 'dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,10u>,array<ap_fixed<10,6,5,3,0>,1u>,config7>' to 'dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<array,array<ap_fixed<16,2,5,3,0>,1u>,sigmoid_config8>' to 'sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 2, 5, 3, 0>, 1u>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<16, 2, 5, 3, 0>, 1u>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 29.38 seconds. CPU system time: 0.09 seconds. Elapsed time: 29.87 seconds; current allocated memory: 704.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 704.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config2_mult>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5, function 'dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config2_mult>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.41 seconds; current allocated memory: 734.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.47 seconds; current allocated memory: 744.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation 240 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 2, 5, 3, 0>, 1u>, config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation 240 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 2, 5, 3, 0>, 1u>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 6, Depth = 7, function 'compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 744.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 744.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 6, Depth = 8, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 744.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 744.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 744.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 744.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config4_mult>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, function 'dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config4_mult>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 24.16 seconds; current allocated memory: 810.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 19.4 seconds; current allocated memory: 846.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s' (loop 'ReadInputWidth'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation 120 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:365->firmware/nnet_utils/nnet_conv2d_stream.h:33->firmware/nnet_utils/nnet_conv2d_stream.h:75) to 'dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config4_mult>' and 'store' operation 0 bit ('void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_9_write_ln172', firmware/nnet_utils/nnet_conv_stream.h:172->firmware/nnet_utils/nnet_conv_stream.h:357->firmware/nnet_utils/nnet_conv2d_stream.h:33->firmware/nnet_utils/nnet_conv2d_stream.h:75) of variable 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_279', firmware/nnet_utils/nnet_conv_stream.h:172->firmware/nnet_utils/nnet_conv_stream.h:357->firmware/nnet_utils/nnet_conv2d_stream.h:33->firmware/nnet_utils/nnet_conv2d_stream.h:75 on static variable 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_9'.
WARNING: [HLS 200-880] The II Violation in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s' (loop 'ReadInputWidth'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'call' operation 120 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:365->firmware/nnet_utils/nnet_conv2d_stream.h:33->firmware/nnet_utils/nnet_conv2d_stream.h:75) to 'dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config4_mult>' and 'store' operation 0 bit ('void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_9_write_ln172', firmware/nnet_utils/nnet_conv_stream.h:172->firmware/nnet_utils/nnet_conv_stream.h:357->firmware/nnet_utils/nnet_conv2d_stream.h:33->firmware/nnet_utils/nnet_conv2d_stream.h:75) of variable 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_279', firmware/nnet_utils/nnet_conv_stream.h:172->firmware/nnet_utils/nnet_conv_stream.h:357->firmware/nnet_utils/nnet_conv2d_stream.h:33->firmware/nnet_utils/nnet_conv2d_stream.h:75 on static variable 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 10, Depth = 12, loop 'ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 846.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 846.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 846.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 846.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'DataPrepare'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 11.49 seconds; current allocated memory: 908.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 924.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.21 seconds; current allocated memory: 960.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.35 seconds; current allocated memory: 960.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 960.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 960.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_cnn_2d_100s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer7_out (from dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0 to sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 960.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 960.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_dEe' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 960.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s' pipeline 'dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config2_mult>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s' is 5641, found 4 HDL expressions with this fanout: (ap_enable_reg_pp0_iter0 == 1'b1), ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1)), ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_27_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_28_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_29_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_28_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_29_1_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14ns_30_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14s_29_1_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14s_30_1_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_30_1_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_30_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 983.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s' pipeline 'compute_output_buffer_2d<array,array<ap_fixed<12,2,5,3,0>,20u>,config2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s' is 9287 from HDL expression: ((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp50) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp49) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp48) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp47) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp43) & (1'b1 == ap_CS_fsm_pp0_stage1))))
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s' is 9860 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp27) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp26) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp25) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp24) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp23) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp22) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s' pipeline 'dense_latency<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<12, 2, 5, 3, 0>, config4_mult>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s' is 5896, found 8 HDL expressions with this fanout: (ap_enable_reg_pp0_iter0 == 1'b1), ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1)), ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2)), ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3)), ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4)), ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5)), ((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_29_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14ns_30_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14s_29_1_1': 66 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14s_30_1_1': 55 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_30_1_1': 110 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_30_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s' pipeline 'ReadInputWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s' is 20785 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp455) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp454) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp453) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp452) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp451) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp450) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp449) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp448) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp447) & (1'b1 == ap_CS_fsm_pp0_stage2)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.62 seconds. CPU system time: 0.38 seconds. Elapsed time: 5.34 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare' pipeline 'DataPrepare' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'DataPrepare' in module 'dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare', because the estimated Stream Port Number is 155, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare' is 38080 from HDL expression: ((icmp_ln33_fu_31500_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.47 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s' is 38105 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_31_1_1': 70 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_69_6_16_1_1': 70 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.36 seconds. CPU system time: 0.33 seconds. Elapsed time: 6.23 seconds; current allocated memory: 1.505 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROM_AUTO_1R' to 'sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg' using auto ROMs.
