{
  "test_metadata": {
    "test_time": "2025-07-14T22:11:36.997841",
    "application": "CMOS运算放大器",
    "total_duration": 256.04512667655945,
    "pipeline_steps": 11
  },
  "subgraph_info": {
    "application_label": "CMOS运算放大器",
    "node_count": 182,
    "edge_count": 477,
    "mermaid_syntax": "graph TD\n    %% Circuit Application: CMOS运算放大器\n\n    ca_5_4_2[\"单端输出N/P型差分输入对\"]\n    ca_10_3_1[\"高速闭环运放\"]\n    ca_6_1_3[\"Cascode型运放\"]\n    bc_12_5_3[\"Class AB静态工作点\"]\n    ca_1_3_1[\"模拟集成运放电路\"]\n    ct_7_4_3[\"Butterworth极点配置\"]\n    ca_9_3_2[\"串联电阻Miller补偿运放\"]\n    ca_3_9_2[\"低电压MOS级联偏置电路\"]\n    ca_3_6_1[\"基本电流源\"]\n    ca_6_4_2[\"高阻高增益全差分电路\"]\n    ca_5_3_1[\"CS-CS组合放大电路\"]\n    ct_4_4_3[\"温度系数补偿技术\"]\n    ca_3_3_3[\"两异性MOS二极管串联分压偏置电路\"]\n    ca_8_3_3[\"Cascode补偿CS放大器\"]\n    ca_3_6_3[\"Cascode电流源\"]\n    ca_1_4_1[\"偏置电路\"]\n    ca_3_4_1[\"V_TH互偏置电路\"]\n    ca_7_6_2[\"低电压低功耗三级放大器\"]\n    ca_4_2_1[\"电压模带隙基准基本结构\"]\n    ca_5_5_1[\"MOS TL差分信号线性电流镜\"]\n    ca_5_2_1[\"电阻负载CS放大器\"]\n    ca_5_7_1[\"CMOS差分放大器\"]\n    ca_3_3_4[\"MOS二极管分裂的偏置电路\"]\n    ca_2_4_4[\"动态频率补偿\"]\n    ca_5_1_1[\"集成线性放大电路\"]\n    ca_6_1_1[\"基本差分输入结构\"]\n    ca_3_6_4[\"Wildar电流源\"]\n    ca_5_6_4[\"Class AB互补推挽放大电路\"]\n    ca_6__2[\"高性能差分放大器\"]\n    ca_11_5_2[\"电压串联负反馈运放\"]\n    bc_6_1_2[\"虚断\"]\n    ca_10_5_1[\"单级Cascode运放\"]\n    ca_11_2_1[\"电阻噪声模型\"]\n    ca_4_3_2[\"合并式电流求和基准电路\"]\n    ca_7_2_1[\"电压串联负反馈放大器\"]\n    ca_12_4_1[\"CS增益输出级\"]\n    ca_9_5_2[\"三级运放NMC补偿设计\"]\n    ca_11_4[\"CD源跟随器噪声\"]\n    main_1[\"模拟集成电路的历史地位\"]\n    ca_2_6_1[\"低电压低电流应用电路\"]\n    ca_8_1_2[\"两级放大器\"]\n    ca_2_3_1[\"MOS管恒流源\"]\n    ca_5_4_3[\"OTA(跨导放大器)\"]\n    ca_9_2_3[\"三阶巴特沃思反馈系统\"]\n    ca_6_2_3[\"OTA Cascode结构\"]\n    ca_5_1_2[\"差分运放电路\"]\n    ca_8_3_2[\"Miller补偿CS放大器\"]\n    ca_10_6_2[\"低电压低功耗快速建立CMOS运算跨...\"]\n    ca_1_4_2[\"差分放大电路\"]\n    ca_6__3[\"Class AB输出级\"]\n    bc_1_5_1[\"模拟集成电路分析\"]\n    ca_5_5_2[\"TL非线性控制电路\"]\n    main_4[\"差分放大电路\"]\n    ca_10_2_2[\"电容反馈放大器\"]\n    ct_6_6_1[\"多级运放设计\"]\n    ca_2_2_1[\"PN结偏置电路\"]\n    ca_11_4_2[\"NMOS OTA噪声抑制\"]\n    ct_6_1_3[\"差分放大结构设计\"]\n    ca_5_4_1[\"NMOS差分输入级\"]\n    ca_7_3_2[\"负反馈闭环系统\"]\n    main_3[\"电流镜互偏结构\"]\n    ca_1_2_1[\"电压比较器\"]\n    ct_11_4_1[\"PSRR分析方法\"]\n    ca_5_3_2[\"CS-CD组合放大电路\"]\n    ca_5_5_3[\"CG输入差分电流放大器\"]\n    ca_8__3[\"反馈系统\"]\n    bc_5_7_2[\"电流模式运算\"]\n    ca_3_5_4[\"CMOS单调型自偏置电路\"]\n    ca_5_7_2[\"超Class AB OTA\"]\n    ca_2_2_2[\"BJT放大电路\"]\n    ca_5_6_1[\"共源(CS)结构\"]\n    ca_3_5_2[\"ΔVBE/PTAT偏置电路\"]\n    ct_1_5_1[\"CMOS模拟电路设计方法\"]\n    ca_7_3_1[\"多级放大器稳定性设计\"]\n    ca_11_5[\"差分对噪声\"]\n    ca_6_8_1[\"Class-AB高摆幅CMOS功率放大器\"]\n    ca_8_2[\"基本单级放大器\"]\n    ct_12_5_1[\"轨到轨差分运放设计\"]\n    ct_12_5_3[\"前馈及反馈控制\"]\n    ca_4_5_1[\"基于V-I转换的电流基准电路\"]\n    ca_6_4_3[\"N型折叠式Cascode全差分电路\"]\n    ca_6_1_4[\"Class AB型运放\"]\n    bc_3_2_4[\"MOS管串并联等效原理\"]\n    ca_1_1_1[\"BGR电路\"]\n    ca_5_3_3[\"CD-CG-CS组合放大电路\"]\n    ca_6_2_4[\"正反馈OTA差分输入级\"]\n    ca_8_1[\"RC串并联网络\"]\n    ca_7_4_2[\"三极点一零点系统\"]\n    ct_1_5_2[\"运算放大器设计技术\"]\n    ca_12_1[\"低压运算放大器\"]\n    ca_6_2_5[\"折叠式Cascode差分放大器\"]\n    ca_10_2_1[\"高速运放设计\"]\n    ca_10_4_1[\"两级Folded Cascode全...\"]\n    ca_8_5_2[\"多级运放\"]\n    ca_5_3_5[\"Folded Cascode放大电路\"]\n    ca_9_4_3[\"NMCNR补偿结构\"]\n    ca_12_4_4[\"反馈型Class AB控制电路\"]\n    ca_8_4_2[\"增益倍增型Cascode\"]\n    ca_12_6_3[\"恒定跨导轨到轨输入级\"]\n    ca_11_7_3[\"低开环增益高PSRR微功率CMOS放大器\"]\n    ca_1_2_3[\"数据转换器\"]\n    ca_5_2_3[\"互补推挽Class AB放大器\"]\n    ct_5_5_1[\"TL电路设计\"]\n    ca_1_2_2[\"振荡器\"]\n    ca_2_1_2[\"数字逻辑门电路\"]\n    ct_12_4_3[\"最小电流选择电路\"]\n    main_6[\"非本征噪声\"]\n    main_5[\"系统的频率特性与稳定性\"]\n    ca_9_2_2[\"二阶巴特沃思滤波器\"]\n    ct_12_4_1[\"Class AB偏置技术\"]\n    ca_9_5_1[\"基本Miller补偿运放\"]\n    ct_11_2[\"噪声性能模型分析\"]\n    ct_3_2_1[\"偏置电路设计\"]\n    ct_5_1_2[\"直接耦合技术\"]\n    ca_3_9_1[\"Wilson电流镜电路\"]\n    ca_3_6_2[\"Wilson电流源\"]\n    ca_3_3_2[\"R+MOS二极管偏置电路\"]\n    ca_12_3_2[\"三倍尾电流控制电路\"]\n    ct_12_5_2[\"TL线性环路结构\"]\n    ca_11_1[\"低噪声放大器\"]\n    ca_4__2[\"极低功耗基准电路\"]\n    ca_3_2_2[\"带分流MOS的偏置电路\"]\n    ca_6_4_1[\"低阻低增益全差分电路\"]\n    ca_8_4_1[\"两级CS电压放大器\"]\n    ca_6_6_1[\"Class A/AB两级互补推挽运放\"]\n    ca_6_3_2[\"Class AB单级推挽放大电路\"]\n    ca_3_5_6[\"三路互偏置电路\"]\n    ca_11_4_1[\"两级运放PSRR设计\"]\n    ca_10_3_2[\"精密运放电路\"]\n    ca_2_5_2[\"BJT放大电路\"]\n    ct_6_4_2[\"高阻高增益全差分结构设计\"]\n    ca_8__1[\"两级放大器\"]\n    ct_6_4_7[\"CS增益控制CMFB设计\"]\n    ca_7_2_2[\"电流并联负反馈放大器\"]\n    ca_8_5_1[\"两级放大多极点电路\"]\n    ct_4_4_2[\"电流镜精确控制技术\"]\n    ca_6_5_1[\"局部源电阻差模负反馈电路\"]\n    ct_11_4_3[\"晶体管匹配技术\"]\n    ca_6__1[\"模拟集成运放\"]\n    ca_7_4_1[\"两极点系统\"]\n    ct_11_7_3[\"噪声建模\"]\n    ct_12_4_2[\"反馈控制结构\"]\n    ca_1_5_2[\"射频CMOS电路\"]\n    ca_4_4_2[\"运放控制的电压模带隙基准\"]\n    ca_7_1_1[\"闭环运放电路\"]\n    ca_1_3_2[\"开关电容电路\"]\n    ca_5_3_4[\"Telescope Cascode...\"]\n    ct_10_3_3[\"统一瞬态模型\"]\n    ca_12_2_2[\"衬底驱动低压运放\"]\n    ca_5_2_2[\"PMOS有源负载CS放大器\"]\n    ct_6__4[\"多级稳定性设计\"]\n    ca_11_5_1[\"PMOS单级增益电路\"]\n    ca_8_1_1[\"单级放大器\"]\n    ca_7_4_3[\"Butterworth低通滤波器\"]\n    ca_3_5_5[\"峰值型自偏置结构\"]\n    ca_5_1_3[\"恒流源偏置放大电路\"]\n    ca_1_5_1[\"CMOS运算放大器\"]\n    ca_6_3_1[\"全差分Class A输入级\"]\n    ca_9_6_1[\"低电压低功耗CMOS放大器\"]\n    ca_11_3[\"CS-CG Cascode电路噪声\"]\n    ca_6_6_2[\"折叠式Cascode Class ...\"]\n    ct_6__3[\"Class AB/B互补推挽放大\"]\n    ca_12_3_1[\"轨至轨折叠型Cascode差分输入结构\"]\n    ca_4_4_3[\"全CMOS电流模带隙基准\"]\n    ca_4_3_1[\"简单电流求和基准电路\"]\n    ca_1_4_3[\"互补自偏置电路\"]\n    ca_3_2_1[\"MOS分裂二极管电路\"]\n    ca_4_5_2[\"零温度系数电流源电路\"]\n    ca_12_4_3[\"互补推挽输出结构\"]\n    ca_3_2[\"高性能自偏置电路\"]\n    ca_12_5_1[\"轨到轨差分运放\"]\n    ca_12_4_2[\"CS源跟随器输出\"]\n    ct_5_4_1[\"差分对设计\"]\n    ca_10_1[\"电压倍增型 Cascode 高速高...\"]\n    ca_5_6_3[\"共栅(CG)结构\"]\n    ca_10_6_1[\"高摆幅CMOS望远镜运算放大器\"]\n    ca_6_4_4[\"P型折叠式Cascode全差分电路\"]\n    ca_4_2_2[\"改进型带隙基准结构\"]\n    ca_6_8_3[\"伪Class-AB望远镜级联运算放大器\"]\n    ct_8__2[\"多级放大器设计\"]\n    ca_6_1_2[\"全差分型运放\"]\n    ca_11_7_2[\"单电源AB类功率放大器\"]\n\n    main_1 -->|Contains App...| ca_1_5_1\n    ct_1_5_1 -->|Implements| ca_1_5_1\n    ct_1_5_2 -->|Applies To| ca_1_5_1\n    ca_1_5_1 -->|Relates To A...| ca_5_7_1\n    ca_1_5_1 -->|Relates To A...| ca_5_4_1\n    ca_1_5_1 -->|Relates To A...| ca_6_1_1\n    ca_1_5_1 -->|Relates To A...| ca_6__3\n    ca_1_5_1 -->|Relates To A...| ca_6_6_1\n    ca_1_5_1 -->|Relates To A...| ca_11_4_1\n    ca_1_5_1 -->|Relates To A...| ca_11_4_2\n    ca_1_5_1 -->|Relates To A...| ca_11_5\n    ca_1_5_1 -->|Relates To A...| ca_12_5_1\n    ca_1_5_1 -->|Relates To A...| ca_12_4_1\n    ca_1_5_1 -->|Relates To A...| ca_12_4_2\n    ca_1_5_1 -->|Relates To A...| ca_12_4_3\n    ca_5_7_1 -->|Relates To A...| ca_1_5_1\n    ca_5_4_1 -->|Relates To A...| ca_1_5_1\n    ca_6_1_1 -->|Relates To A...| ca_1_5_1\n    ca_6__3 -->|Relates To A...| ca_1_5_1\n    ca_6_6_1 -->|Relates To A...| ca_1_5_1\n    ca_11_4_1 -->|Relates To A...| ca_1_5_1\n    ca_11_4_2 -->|Relates To A...| ca_1_5_1\n    ca_11_5 -->|Relates To A...| ca_1_5_1\n    ca_12_5_1 -->|Relates To A...| ca_1_5_1\n    ca_12_4_1 -->|Relates To A...| ca_1_5_1\n    ca_12_4_2 -->|Relates To A...| ca_1_5_1\n    ca_12_4_3 -->|Relates To A...| ca_1_5_1\n    ca_1_5_1 -->|功能组合| ca_4_2_2\n    ca_1_5_1 -->|技术依赖| ca_10_3_2\n    ca_1_5_1 -->|设计相似| ca_6__1\n    ca_1_5_1 -->|设计相似| ca_8__1\n    ca_1_5_1 -->|功能组合| ca_7_4_3\n    ca_1_5_1 -->|功能组合| ca_3_2_1\n    ca_1_5_1 -->|功能组合| ca_3_6_4\n    ca_1_5_1 -->|功能组合| ca_4_4_3\n    ca_1_5_1 -->|功能组合| ca_12_4_2\n    ca_1_5_1 -->|功能组合| ca_6_4_4\n    ca_1_5_1 -->|功能组合| ca_5_5_2\n    ca_1_5_1 -->|设计相似| ca_11_7_3\n    ca_1_5_1 -->|技术依赖| ca_5_1_1\n    ct_6__4 -->|Applies To| ca_6__1\n    ca_6__1 -->|功能组合| ca_11_4\n    ca_1_1_1 -->|技术依赖| ca_6__1\n    ca_6_2_4 -->|功能组合| ca_6__1\n    ca_6__1 -->|设计相似| ca_12_1\n    ca_3_4_1 -->|技术依赖| ca_6__1\n    ca_4_4_2 -->|技术依赖| ca_6__1\n    ca_6__1 -->|功能组合| ca_6_4_2\n    ct_6__3 -->|Implements| ca_6__3\n    ca_5_2_3 -->|Relates To A...| ca_6__3\n    ca_5_6_4 -->|Relates To A...| ca_6__3\n    ca_5_3_3 -->|Relates To A...| ca_6__3\n    ca_6__3 -->|Relates To A...| ca_5_2_3\n    ca_6__3 -->|Relates To A...| ca_5_6_4\n    ca_6__3 -->|Relates To A...| ca_5_3_3\n    ca_6__3 -->|Relates To A...| ca_6_3_2\n    ca_6__3 -->|Relates To A...| ca_6_6_2\n    ca_6__3 -->|Relates To A...| ca_10_4_1\n    ca_6__3 -->|Relates To A...| ca_11_4_1\n    ca_6__3 -->|Relates To A...| ca_12_4_1\n    ca_6__3 -->|Relates To A...| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_3\n    ca_6__3 -->|Relates To A...| ca_12_4_4\n    ca_6_3_2 -->|Relates To A...| ca_6__3\n    ca_6_6_2 -->|Relates To A...| ca_6__3\n    ca_10_4_1 -->|Relates To A...| ca_6__3\n    ca_11_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_2 -->|Relates To A...| ca_6__3\n    ca_12_4_3 -->|Relates To A...| ca_6__3\n    ca_12_4_4 -->|Relates To A...| ca_6__3\n    ca_6__3 -->|功能组合| ca_8_5_2\n    ca_6__3 -->|设计相似| ca_6_6_2\n    ca_6__3 -->|功能组合| ca_7_2_2\n    ca_6__3 -->|功能组合| ca_7_4_3\n    ca_6__3 -->|功能组合| ca_8_2\n    ca_6__3 -->|功能组合| ca_12_5_1\n    ca_3_9_2 -->|功能组合| ca_6__3\n    ca_6_8_3 -->|功能组合| ca_6__3\n    ca_6__3 -->|功能组合| ca_7_1_1\n    main_4 -->|Contains App...| ca_5_5_2\n    ct_5_5_1 -->|Implements| ca_5_5_2\n    ca_5_5_2 -->|功能组合| ca_5_3_4\n    main_6 -->|Contains App...| ca_11_4_2\n    ca_3_6_1 -->|Relates To A...| ca_11_4_2\n    ca_4_3_2 -->|Relates To A...| ca_11_4_2\n    ca_4_5_1 -->|Relates To A...| ca_11_4_2\n    ca_5_7_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_2 -->|Relates To A...| ca_11_4_2\n    ca_6_1_1 -->|Relates To A...| ca_11_4_2\n    ca_6_6_1 -->|Relates To A...| ca_11_4_2\n    ca_11_4_2 -->|Relates To A...| ca_3_6_1\n    ca_11_4_2 -->|Relates To A...| ca_4_3_2\n    ca_11_4_2 -->|Relates To A...| ca_4_5_1\n    ca_11_4_2 -->|Relates To A...| ca_5_7_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_2\n    ca_11_4_2 -->|Relates To A...| ca_6_1_1\n    ca_11_4_2 -->|Relates To A...| ca_6_6_1\n    ca_11_4_2 -->|Relates To A...| ca_11_5\n    ca_11_4_2 -->|Relates To A...| ca_12_5_1\n    ca_11_5 -->|Relates To A...| ca_11_4_2\n    ca_12_5_1 -->|Relates To A...| ca_11_4_2\n    ca_2_3_1 -->|技术依赖| ca_11_4_2\n    ca_9_6_1 -->|功能组合| ca_11_4_2\n    ca_8__3 -->|功能组合| ca_11_4_2\n    ca_6_8_3 -->|性能互补| ca_11_4_2\n    main_6 -->|Contains App...| ca_11_7_3\n    ct_11_7_3 -->|Applies To| ca_11_7_3\n    ca_6_5_1 -->|功能组合| ca_11_7_3\n    ca_4_2_2 -->|功能组合| ca_11_7_3\n    ca_3_5_6 -->|功能组合| ca_11_7_3\n    ca_3_9_1 -->|功能组合| ca_11_7_3\n    main_4 -->|Contains App...| ca_5_4_1\n    ct_5_4_1 -->|Implements| ca_5_4_1\n    ca_5_4_1 -->|Extends| ca_5_4_2\n    ca_5_7_1 -->|Relates To A...| ca_5_4_1\n    ca_5_4_1 -->|Relates To A...| ca_5_7_1\n    ca_5_4_1 -->|Relates To A...| ca_6_1_1\n    ca_5_4_1 -->|Relates To A...| ca_6_6_1\n    ca_5_4_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_1 -->|Relates To A...| ca_11_5\n    ca_5_4_1 -->|Relates To A...| ca_12_5_1\n    ca_6_1_1 -->|Relates To A...| ca_5_4_1\n    ca_6_6_1 -->|Relates To A...| ca_5_4_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_1\n    ca_11_5 -->|Relates To A...| ca_5_4_1\n    ca_12_5_1 -->|Relates To A...| ca_5_4_1\n    ca_5_4_1 -->|功能组合| ca_11_4\n    ca_5_4_1 -->|功能组合| ca_9_2_3\n    ca_3_9_2 -->|功能组合| ca_5_4_1\n    ca_5_4_1 -->|功能组合| ca_7_6_2\n    main_4 -->|Contains App...| ca_5_7_1\n    bc_5_7_2 -->|Supports| ca_5_7_1\n    ca_5_7_1 -->|Relates To A...| ca_5_4_1\n    ca_5_7_1 -->|Relates To A...| ca_5_4_2\n    ca_5_7_1 -->|Relates To A...| ca_6_1_1\n    ca_5_7_1 -->|Relates To A...| ca_6_6_1\n    ca_5_7_1 -->|Relates To A...| ca_11_1\n    ca_5_7_1 -->|Relates To A...| ca_11_4_2\n    ca_5_7_1 -->|Relates To A...| ca_11_5\n    ca_5_7_1 -->|Relates To A...| ca_12_5_1\n    ca_5_4_1 -->|Relates To A...| ca_5_7_1\n    ca_5_4_2 -->|Relates To A...| ca_5_7_1\n    ca_6_1_1 -->|Relates To A...| ca_5_7_1\n    ca_6_6_1 -->|Relates To A...| ca_5_7_1\n    ca_11_1 -->|Relates To A...| ca_5_7_1\n    ca_11_4_2 -->|Relates To A...| ca_5_7_1\n    ca_11_5 -->|Relates To A...| ca_5_7_1\n    ca_12_5_1 -->|Relates To A...| ca_5_7_1\n    ca_5_7_1 -->|性能互补| ca_12_2_2\n    ca_4_4_3 -->|功能组合| ca_5_7_1\n    ca_5_7_1 -->|功能组合| ca_8_4_2\n    ca_5_7_1 -->|功能组合| ca_6_3_1\n    ca_2_3_1 -->|技术依赖| ca_5_7_1\n    ca_5_7_1 -->|应用场景重叠| ca_12_5_1\n    ca_5_7_1 -->|功能组合| ca_11_5_1\n    ca_5_7_1 -->|功能组合| ca_7_2_1\n    ca_5_7_1 -->|功能组合| ca_5_5_1\n    ca_5_7_1 -->|功能组合| ca_12_4_1\n    main_5 -->|Contains App...| ca_7_4_3\n    ct_7_4_3 -->|Implements| ca_7_4_3\n    ca_7_4_3 -->|Relates To A...| ca_9_2_2\n    ca_9_2_2 -->|Relates To A...| ca_7_4_3\n    ca_2_6_1 -->|功能组合| ca_7_4_3\n    ca_7_4_3 -->|功能组合| ca_10_1\n    ca_6__3 -->|功能组合| ca_7_4_3\n    ca_7_2_1 -->|功能组合| ca_7_4_3\n    ca_7_4_3 -->|设计相似| ca_9_2_3\n    main_4 -->|Contains App...| ca_5_1_1\n    ct_5_1_2 -->|Implements| ca_5_1_1\n    ca_5_1_1 -->|Relates To A...| ca_5_2_2\n    ca_5_1_1 -->|Relates To A...| ca_6_2_5\n    ca_5_2_2 -->|Relates To A...| ca_5_1_1\n    ca_6_2_5 -->|Relates To A...| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_11_5\n    ca_1_4_3 -->|技术依赖| ca_5_1_1\n    ca_5_1_1 -->|设计相似| ca_5_7_2\n    ca_3_5_4 -->|技术依赖| ca_5_1_1\n    ca_1_3_1 -->|技术依赖| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_12_1\n    ca_5_1_1 -->|性能互补| ca_11_2_1\n    ca_4_3_2 -->|功能组合| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_9_5_2\n    ca_5_1_1 -->|功能组合| ca_8_5_1\n    ca_2_1_2 -->|功能组合| ca_5_1_1\n    ca_5_1_1 -->|功能组合| ca_8_3_3\n    ct_4_4_2 -->|Implements| ca_4_4_3\n    ct_4_4_3 -->|Applies To| ca_4_4_3\n    ca_4__2 -->|Relates To A...| ca_4_4_3\n    ca_4_4_3 -->|Relates To A...| ca_4__2\n    ca_4_4_3 -->|功能组合| ca_5_7_1\n    ca_4_4_3 -->|功能组合| ca_6_1_2\n    ca_1_3_1 -->|功能组合| ca_4_4_3\n    ca_4_4_3 -->|功能组合| ca_6_8_1\n    ca_4_4_3 -->|功能组合| ca_6__2\n    ca_4_3_1 -->|设计相似| ca_4_4_3\n    main_3 -->|Contains App...| ca_3_2_1\n    bc_3_2_4 -->|Applies To| ca_3_2_1\n    ct_3_2_1 -->|Implements| ca_3_2_1\n    ca_3_2_1 -->|Extends| ca_3_2_2\n    ca_3_2_1 -->|Relates To A...| ca_3_3_4\n    ca_3_2_1 -->|Relates To A...| ca_5_1_3\n    ca_3_3_4 -->|Relates To A...| ca_3_2_1\n    ca_5_1_3 -->|Relates To A...| ca_3_2_1\n    ca_2_3_1 -->|技术依赖| ca_3_2_1\n    ca_3_2_1 -->|功能组合| ca_4_2_2\n    ca_3_2 -->|设计相似| ca_3_2_1\n    ca_3_2_1 -->|设计相似| ca_3_3_4\n    ca_3_2_1 -->|功能组合| ca_6_4_1\n    ca_3_2_1 -->|功能组合| ca_8_5_2\n    ca_3_2_1 -->|功能组合| ca_7_2_2\n    ca_2_1_2 -->|设计相似| ca_3_2_1\n    ct_6_1_3 -->|Implements| ca_6_1_1\n    bc_6_1_2 -->|Supports| ca_6_1_1\n    ca_6_1_1 -->|Extends| ca_6_1_2\n    ca_1_4_2 -->|Relates To A...| ca_6_1_1\n    ca_5_7_1 -->|Relates To A...| ca_6_1_1\n    ca_5_4_1 -->|Relates To A...| ca_6_1_1\n    ca_6_1_1 -->|Relates To A...| ca_1_4_2\n    ca_6_1_1 -->|Relates To A...| ca_5_7_1\n    ca_6_1_1 -->|Relates To A...| ca_5_4_1\n    ca_6_1_1 -->|Relates To A...| ca_6_6_1\n    ca_6_1_1 -->|Relates To A...| ca_11_4_2\n    ca_6_1_1 -->|Relates To A...| ca_11_5\n    ca_6_1_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_6_1_1\n    ca_11_4_2 -->|Relates To A...| ca_6_1_1\n    ca_11_5 -->|Relates To A...| ca_6_1_1\n    ca_12_5_1 -->|Relates To A...| ca_6_1_1\n    ca_1_4_2 -->|技术依赖| ca_6_1_1\n    ca_6_1_1 -->|技术依赖| ca_10_6_2\n    ca_2_3_1 -->|功能组合| ca_6_1_1\n    ca_6_1_1 -->|功能组合| ca_6_2_3\n    ca_5_6_3 -->|功能组合| ca_6_1_1\n    ca_6_1_1 -->|功能组合| ca_8_4_1\n    ca_1_2_3 -->|技术依赖| ca_6_1_1\n    ca_6_1_1 -->|技术依赖| ca_10_2_1\n    ca_5_4_3 -->|技术依赖| ca_6_1_1\n    bc_1_5_1 -->|Enables| ct_1_5_1\n    ct_6_6_1 -->|Implements| ca_6_6_1\n    ca_6_6_1 -->|Extends| ca_6_6_2\n    ca_5_7_1 -->|Relates To A...| ca_6_6_1\n    ca_5_4_1 -->|Relates To A...| ca_6_6_1\n    ca_6_1_1 -->|Relates To A...| ca_6_6_1\n    ca_6_6_1 -->|Relates To A...| ca_5_7_1\n    ca_6_6_1 -->|Relates To A...| ca_5_4_1\n    ca_6_6_1 -->|Relates To A...| ca_6_1_1\n    ca_6_6_1 -->|Relates To A...| ca_11_4_2\n    ca_6_6_1 -->|Relates To A...| ca_11_5\n    ca_6_6_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_2 -->|Relates To A...| ca_6_6_1\n    ca_11_5 -->|Relates To A...| ca_6_6_1\n    ca_12_5_1 -->|Relates To A...| ca_6_6_1\n    ca_12_4_1 -->|Relates To A...| ca_6_6_1\n    ca_3_6_3 -->|功能组合| ca_6_6_1\n    ca_2_5_2 -->|应用场景重叠| ca_6_6_1\n    ca_6_6_1 -->|性能互补| ca_10_1\n    ca_2_2_2 -->|功能组合| ca_6_6_1\n    ca_3_6_2 -->|功能组合| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_12_3_2\n    ca_5_1_2 -->|设计相似| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_12_6_3\n    ca_6_6_1 -->|设计相似| ca_12_5_1\n    ca_6_8_1 -->|设计相似| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_8_2\n    main_3 -->|Contains App...| ca_3_6_4\n    ca_1_2_1 -->|Relates To A...| ca_3_6_4\n    ca_2_4_4 -->|Relates To A...| ca_3_6_4\n    ca_3_3_2 -->|Relates To A...| ca_3_6_4\n    ca_3_5_5 -->|Relates To A...| ca_3_6_4\n    ca_3_6_4 -->|Relates To A...| ca_1_2_1\n    ca_3_6_4 -->|Relates To A...| ca_2_4_4\n    ca_3_6_4 -->|Relates To A...| ca_3_3_2\n    ca_3_6_4 -->|Relates To A...| ca_3_5_5\n    ca_3_6_4 -->|性能互补| ca_4_5_2\n    ca_3_6_4 -->|功能组合| ca_7_1_1\n    ca_3_6_4 -->|功能组合| ca_10_5_1\n    main_6 -->|Contains App...| ca_11_4_1\n    ct_11_4_1 -->|Implements| ca_11_4_1\n    ct_11_4_3 -->|Applies To| ca_11_4_1\n    ca_6__3 -->|Relates To A...| ca_11_4_1\n    ca_8_3_2 -->|Relates To A...| ca_11_4_1\n    ca_11_4_1 -->|Relates To A...| ca_6__3\n    ca_11_4_1 -->|Relates To A...| ca_8_3_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_1 -->|Relates To A...| ca_12_4_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_3\n    ca_12_4_1 -->|Relates To A...| ca_11_4_1\n    ca_12_4_2 -->|Relates To A...| ca_11_4_1\n    ca_12_4_3 -->|Relates To A...| ca_11_4_1\n    ca_8_3_2 -->|技术依赖| ca_11_4_1\n    ca_8_2 -->|设计相似| ca_11_4_1\n    ca_3_5_2 -->|功能组合| ca_11_4_1\n    ca_7_4_2 -->|性能互补| ca_11_4_1\n    ca_2_2_2 -->|功能组合| ca_11_4_1\n    ca_11_4_1 -->|性能互补| ca_11_5_2\n    ca_5_2_3 -->|功能组合| ca_11_4_1\n    ca_5_3_2 -->|性能互补| ca_11_4_1\n    ca_6_8_3 -->|性能互补| ca_11_4_1\n    ct_10_3_3 -->|Implements| ca_10_3_2\n    ca_10_3_2 -->|功能组合| ca_11_4\n    ca_6_8_3 -->|性能互补| ca_10_3_2\n    ca_1_1_1 -->|功能组合| ca_10_3_2\n    ca_2_2_1 -->|技术依赖| ca_10_3_2\n    ca_5_3_5 -->|功能组合| ca_10_3_2\n    ca_3_9_2 -->|功能组合| ca_10_3_2\n    ca_9_3_2 -->|功能组合| ca_10_3_2\n    ca_1_4_1 -->|技术依赖| ca_10_3_2\n    ca_10_2_2 -->|性能互补| ca_10_3_2\n    ca_1_4_2 -->|功能组合| ca_10_3_2\n    ct_12_4_1 -->|Implements| ca_12_4_3\n    ct_12_4_2 -->|Implements| ca_12_4_3\n    ct_12_4_3 -->|Implements| ca_12_4_3\n    ca_12_4_3 -->|Extends| ca_12_4_4\n    ca_5_2_3 -->|Relates To A...| ca_12_4_3\n    ca_5_6_4 -->|Relates To A...| ca_12_4_3\n    ca_5_3_3 -->|Relates To A...| ca_12_4_3\n    ca_6_1_4 -->|Relates To A...| ca_12_4_3\n    ca_6__3 -->|Relates To A...| ca_12_4_3\n    ca_6_3_2 -->|Relates To A...| ca_12_4_3\n    ca_6_6_2 -->|Relates To A...| ca_12_4_3\n    ca_10_4_1 -->|Relates To A...| ca_12_4_3\n    ca_11_4_1 -->|Relates To A...| ca_12_4_3\n    ca_12_4_3 -->|Relates To A...| ca_5_2_3\n    ca_12_4_3 -->|Relates To A...| ca_5_6_4\n    ca_12_4_3 -->|Relates To A...| ca_5_3_3\n    ca_12_4_3 -->|Relates To A...| ca_6_1_4\n    ca_12_4_3 -->|Relates To A...| ca_6__3\n    ca_12_4_3 -->|Relates To A...| ca_6_3_2\n    ca_12_4_3 -->|Relates To A...| ca_6_6_2\n    ca_12_4_3 -->|Relates To A...| ca_10_4_1\n    ca_12_4_3 -->|Relates To A...| ca_11_4_1\n    ca_11_1 -->|功能组合| ca_12_4_3\n    ca_7_3_2 -->|功能组合| ca_12_4_3\n    ca_12_3_1 -->|功能组合| ca_12_4_3\n    ca_6_3_2 -->|功能组合| ca_12_4_3\n    ca_8_4_2 -->|功能组合| ca_12_4_3\n    ca_10_3_1 -->|功能组合| ca_12_4_3\n    ca_8_1_1 -->|功能组合| ca_12_4_3\n    ca_2_2_1 -->|技术依赖| ca_12_4_3\n    ca_5_3_5 -->|功能组合| ca_12_4_3\n    bc_12_5_3 -->|Supports| ca_12_5_1\n    ct_12_5_1 -->|Implements| ca_12_5_1\n    ct_12_5_2 -->|Supports| ca_12_5_1\n    ct_12_5_3 -->|Applies To| ca_12_5_1\n    ca_5_7_1 -->|Relates To A...| ca_12_5_1\n    ca_5_6_1 -->|Relates To A...| ca_12_5_1\n    ca_5_4_1 -->|Relates To A...| ca_12_5_1\n    ca_6_1_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_12_5_1\n    ca_11_4_2 -->|Relates To A...| ca_12_5_1\n    ca_11_5 -->|Relates To A...| ca_12_5_1\n    ca_12_5_1 -->|Relates To A...| ca_5_7_1\n    ca_12_5_1 -->|Relates To A...| ca_5_6_1\n    ca_12_5_1 -->|Relates To A...| ca_5_4_1\n    ca_12_5_1 -->|Relates To A...| ca_6_1_1\n    ca_12_5_1 -->|Relates To A...| ca_6_6_1\n    ca_12_5_1 -->|Relates To A...| ca_11_4_2\n    ca_12_5_1 -->|Relates To A...| ca_11_5\n    ca_11_2_1 -->|功能组合| ca_12_5_1\n    ca_8_1_2 -->|功能组合| ca_12_5_1\n    ca_8_2 -->|技术依赖| ca_12_5_1\n    ca_12_3_1 -->|技术依赖| ca_12_5_1\n    ca_5_7_1 -->|应用场景重叠| ca_12_5_1\n    ca_6_5_1 -->|功能组合| ca_12_5_1\n    ca_6__3 -->|功能组合| ca_12_5_1\n    ca_6_4_3 -->|功能组合| ca_12_5_1\n    ca_12_3_2 -->|功能组合| ca_12_5_1\n    ca_6_6_1 -->|设计相似| ca_12_5_1\n    main_6 -->|Contains App...| ca_11_5\n    ct_11_2 -->|Applies To| ca_11_5\n    ca_5_1_2 -->|Relates To A...| ca_11_5\n    ca_5_7_1 -->|Relates To A...| ca_11_5\n    ca_5_4_1 -->|Relates To A...| ca_11_5\n    ca_6_1_1 -->|Relates To A...| ca_11_5\n    ca_6_6_1 -->|Relates To A...| ca_11_5\n    ca_11_4_2 -->|Relates To A...| ca_11_5\n    ca_11_5 -->|Relates To A...| ca_5_1_2\n    ca_11_5 -->|Relates To A...| ca_5_7_1\n    ca_11_5 -->|Relates To A...| ca_5_4_1\n    ca_11_5 -->|Relates To A...| ca_6_1_1\n    ca_11_5 -->|Relates To A...| ca_6_6_1\n    ca_11_5 -->|Relates To A...| ca_11_4_2\n    ca_11_5 -->|Relates To A...| ca_12_5_1\n    ca_12_5_1 -->|Relates To A...| ca_11_5\n    ca_8_1 -->|技术依赖| ca_11_5\n    ca_5_1_1 -->|技术依赖| ca_11_5\n    ca_7_3_1 -->|功能组合| ca_11_5\n    ca_3_9_2 -->|功能组合| ca_11_5\n    ca_5_1_3 -->|功能组合| ca_11_5\n    ca_6_3_1 -->|技术依赖| ca_11_5\n    ca_8_5_1 -->|功能组合| ca_11_5\n    ca_12_4_1 -->|Complements| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_2\n    ca_6_3_1 -->|Relates To A...| ca_12_4_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_2\n    ca_12_4_2 -->|Relates To A...| ca_6__3\n    ca_12_4_2 -->|Relates To A...| ca_6_3_1\n    ca_12_4_2 -->|Relates To A...| ca_11_4_1\n    ca_5_3_3 -->|功能组合| ca_12_4_2\n    ca_3_3_3 -->|技术依赖| ca_12_4_2\n    ca_3_9_1 -->|功能组合| ca_12_4_2\n    ca_5_2_1 -->|功能组合| ca_12_4_2\n    ca_11_7_2 -->|功能组合| ca_12_4_2\n    ca_4_5_1 -->|功能组合| ca_12_4_2\n    ct_8__2 -->|Implements| ca_8__1\n    ca_8__1 -->|功能组合| ca_9_2_3\n    ca_3_2_2 -->|功能组合| ca_8__1\n    ca_3_6_3 -->|功能组合| ca_8__1\n    ca_7_4_1 -->|技术依赖| ca_8__1\n    ca_6_4_3 -->|功能组合| ca_8__1\n    ca_4_2_1 -->|Complements| ca_4_2_2\n    ca_4_2_2 -->|技术依赖| ca_9_5_1\n    ca_4_2_2 -->|功能组合| ca_12_6_3\n    ca_4_2_2 -->|功能组合| ca_6_4_2\n    ca_4_2_2 -->|功能组合| ca_6_6_2\n    ca_4_2_2 -->|功能组合| ca_11_7_3\n    ca_3_2_1 -->|功能组合| ca_4_2_2\n    ca_1_4_1 -->|技术依赖| ca_4_2_2\n    ca_4_2_2 -->|功能组合| ca_5_3_1\n    ca_3_9_1 -->|功能组合| ca_4_2_2\n    ct_6_4_2 -->|Implements| ca_6_4_4\n    ct_6_4_7 -->|Applies To| ca_6_4_4\n    ca_5_3_4 -->|Relates To A...| ca_6_4_4\n    ca_5_3_5 -->|Relates To A...| ca_6_4_4\n    ca_6_1_3 -->|Relates To A...| ca_6_4_4\n    ca_6_8_3 -->|Relates To A...| ca_6_4_4\n    ca_6_6_2 -->|Relates To A...| ca_6_4_4\n    ca_6_4_4 -->|Relates To A...| ca_5_3_4\n    ca_6_4_4 -->|Relates To A...| ca_5_3_5\n    ca_6_4_4 -->|Relates To A...| ca_6_1_3\n    ca_6_4_4 -->|Relates To A...| ca_6_8_3\n    ca_6_4_4 -->|Relates To A...| ca_6_6_2\n    ca_6_4_4 -->|Relates To A...| ca_10_6_1\n    ca_6_4_4 -->|Relates To A...| ca_10_4_1\n    ca_6_4_4 -->|Relates To A...| ca_10_5_1\n    ca_6_4_4 -->|Relates To A...| ca_11_3\n    ca_6_4_4 -->|Relates To A...| ca_12_3_1\n    ca_10_6_1 -->|Relates To A...| ca_6_4_4\n    ca_10_4_1 -->|Relates To A...| ca_6_4_4\n    ca_10_5_1 -->|Relates To A...| ca_6_4_4\n    ca_11_3 -->|Relates To A...| ca_6_4_4\n    ca_12_3_1 -->|Relates To A...| ca_6_4_4\n    ca_5_6_1 -->|功能组合| ca_6_4_4\n    ca_5_3_1 -->|性能互补| ca_6_4_4\n    ca_5_5_3 -->|性能互补| ca_6_4_4\n    ca_2_5_2 -->|功能组合| ca_6_4_4\n    ca_6_4_4 -->|功能组合| ca_9_4_3\n    ca_12_4_1 -->|Complements| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_1\n    ca_6_3_1 -->|Relates To A...| ca_12_4_1\n    ca_6_6_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_1 -->|Relates To A...| ca_12_4_1\n    ca_12_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_1 -->|Relates To A...| ca_6_3_1\n    ca_12_4_1 -->|Relates To A...| ca_6_6_1\n    ca_12_4_1 -->|Relates To A...| ca_11_4_1\n    ca_12_3_2 -->|功能组合| ca_12_4_1\n    ca_11_5_2 -->|功能组合| ca_12_4_1\n    ca_7_2_2 -->|性能互补| ca_12_4_1\n    ca_2_2_2 -->|功能组合| ca_12_4_1\n    ca_5_5_1 -->|功能组合| ca_12_4_1\n    ca_5_2_3 -->|性能互补| ca_12_4_1\n    ca_5_7_1 -->|功能组合| ca_12_4_1\n    main_1 -->|Contains App...| ca_1_5_2\n    main_1 -->|Contains App...| ca_1_1_1\n    main_1 -->|Contains App...| ca_1_3_1\n    main_1 -->|Contains App...| ca_1_3_2\n    main_1 -->|Contains App...| ca_1_2_1\n    main_1 -->|Contains App...| ca_1_2_2\n    main_1 -->|Contains App...| ca_1_2_3\n    main_1 -->|Contains App...| ca_1_4_1\n    main_1 -->|Contains App...| ca_1_4_2\n    main_1 -->|Contains App...| ca_1_4_3\n\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_3 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_12_5_3 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_3_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_7_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_9_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_4_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_7_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5_2 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_6_1_2 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__3 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_1_5_1 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_2_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_6_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_1_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8__3 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_5_7_2 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_7_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_1_5_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_8_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_1 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_4 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_3_2_4 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_1_5_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_7_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_5_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_1_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_2_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_5_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_2 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_3_2_1 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_1_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_9_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_3_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4__2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_6 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_5_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8__1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_4_7 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_5_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_4_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_5_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_7_3 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_4 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_10_3_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6__4 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_6_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6__3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_8_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_8__2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_7_2 circuit_application_style"
  },
  "question": {
    "text": "设计一个CMOS运算放大器以满足以下严格指标：直流增益>100dB，单位增益带宽>100MHz，相位裕度>60°，同时将功耗控制在1mW以内。请分析在0.18μm工艺下实现这些极限性能的设计方法，包括：(1)如何优化输入差分对和电流镜的尺寸比例，(2)如何平衡增益和带宽的折衷关系，(3)采用何种补偿技术来确保稳定性。",
    "quality_score": 4.5,
    "difficulty_level": "hard"
  },
  "cot_results": {
    "logic": "针对CMOS运放设计问题，关键技术节点是：差分对尺寸优化→增益带宽平衡→补偿技术选择。解决思路是：采用折叠式Cascode结构提升增益，通过电流镜比例优化带宽，使用米勒补偿确保稳定性，在0.18μm工艺下严格控制功耗分配。",
    "think": "推理开始。基于上述Logic的分析思路，我将深入研究这个问题。\n\n第一步：差分对尺寸优化\n在0.18μm工艺下，输入差分对的跨导(gm)直接影响增益和带宽。根据平方律模型，gm=√(2μCox(W/L)ID)。为实现100dB增益，需要gm1≥200μA/V。假设尾电流Iss=100μA(总功耗限制)，则每管ID=50μA。取μnCox=270μA/V²，计算得(W/L)1≈(200²)/(2×270×50)=14.8。考虑工艺限制，选择W=10μm，L=0.72μm(实际比例13.9)。\n\n第二步：增益带宽平衡\n单位增益带宽GBW=gm1/(2πCL)，要求GBW>100MHz。假设CL=2pF，则gm1需>1.26mS，与第一步计算矛盾。解决方案：\n1. 采用PMOS输入对(μp≈70μA/V²)，重新计算(W/L)=50\n2. 使用增益提升技术：折叠式Cascode结构可将单级增益提升至80dB，两级结构轻松满足100dB\n3. 电流镜比例优化：负载电流镜采用1:2比例，在相同功耗下提升gm\n\n第三步：补偿技术选择\n相位裕度>60°要求次极点fp2≥2.2GBW。采用改进型米勒补偿：\n1. 主极点fp1=1/(2πRoutCmiller)，取Rout=100MΩ(折叠Cascode)\n2. 补偿电容Cc=gm2/(2π×2.2GBW)，gm2≈gm1/3≈0.4mS\n3. 计算得Cc≈0.29pF，实际取0.3pF\n4. 加入调零电阻Rz=1/gm2=2.5kΩ抵消RHP零点\n\n第四步：综合分析\n总功耗分配：\n1. 输入级：100μA×1.8V=180μW\n2. 输出级：200μA×1.8V=360μW\n3. 偏置电路：60μA×1.8V=108μW\n总功耗648μW<1mW，满足要求。\n\n推理结束。通过折叠Cascode结构、精确的尺寸比例和米勒补偿技术，可在0.18μm工艺下实现目标性能。",
    "answer": "在0.18μm CMOS工艺下设计满足100dB增益、100MHz带宽和60°相位裕度的运放，需要采用多维度优化策略：\n\n1. 架构选择与晶体管尺寸优化\n采用两级折叠式Cascode结构，第一级提供高增益，第二级保证输出摆幅。输入差分对选用PMOS管，避免衬偏效应。根据跨导要求：\ngm1=2πGBW·CL=2π×100MHz×2pF=1.26mS\n实际W/L计算：\n(W/L)p=gm1²/(2μpCoxID)=1.26²/(2×70×50)=50\n取L=0.18μm(最小尺寸)，则W=9μm。电流镜采用1:2比例，M3/M4的W/L=25。\n\n2. 增益提升技术\n折叠Cascode结构的关键参数：\n- Cascode管M5/M6的gm=√(2×270×100×20)=1.04mS\n- 输出阻抗Rout≈gm5ro5ro3≈1.04m×100k×100k=10GΩ\n- 单级增益Av1=gm1Rout≈1.26m×10G=12600(82dB)\n第二级增益约20dB，总增益满足102dB要求。\n\n3. 稳定性补偿设计\n米勒补偿电容计算：\nCc=gm2/(2π×2.2GBW)=0.4m/(2π×220M)=0.29pF\n调零电阻：\nRz=1/gm2=1/0.4m=2.5kΩ\n极点分布：\n主极点fp1=1/(2π×10GΩ×0.3pF)=53Hz\n次极点fp2=gm2/CL=0.4m/2p=200MHz\n相位裕度：\nPM=90°-arctan(GBW/fp2)=90°-26.6°=63.4°\n\n4. 功耗控制策略\n总电流分配：\n- 输入级：50μA×2=100μA\n- Cascode：100μA\n- 输出级：200μA\n- 偏置：60μA\n电压1.8V下总功耗：\n(100+100+200+60)×1.8=828μW<1mW\n\n5. 版图实现要点\n- 差分对严格匹配，采用共质心布局\n- 电流镜器件并联dummy管\n- 补偿电容采用MIM结构\n- 电源走线足够宽以降低IR drop\n\n该设计在0.18μm工艺下实现了性能与功耗的最佳平衡，通过精确的晶体管尺寸计算、创新的架构选择和有效的补偿技术，满足了所有苛刻指标要求。实际流片时需要特别注意工艺角仿真和蒙特卡洛分析，确保量产一致性。"
  },
  "expert_evaluation": {
    "overall_score": 7.5,
    "strategy": "moderate_improvement",
    "reviews": {
      "expert_a": {
        "expert_type": "expert_a",
        "model": "DMXAPI-HuoShan-DeepSeek-R1-671B-64k",
        "review": {
          "overall_score": 7,
          "main_issues": [
            "**逻辑断裂与技术矛盾**",
            "**技术参数失真**",
            "**公式与模型缺陷**"
          ],
          "improvement_suggestions": [
            "**重构增益-带宽协同设计**",
            "**校正工艺参数模型**",
            "**完善补偿设计细节**"
          ],
          "retrieval_needs": [
            "0.18μm工艺的精确器件参数（λ, μCox, Cgg/Cgd比例）",
            "折叠Cascode结构的实际增益极限（文献中典型值70-80dB/级）",
            "米勒补偿的版图寄生效应（特别是MIM电容的底板寄生）"
          ],
          "priority_modifications": {}
        },
        "raw_output": "\n<review>\n【总体评分】: 7.5/10  \n（基础框架合理但存在关键性技术矛盾，逻辑链条部分断裂）\n\n【主要问题】:\n1. **逻辑断裂与技术矛盾**  \n   - Think部分第一步计算gm1=200μA/V（基于100dB增益需求），但第二步要求gm1>1.26mS（基于100MHz GBW），两者相差6倍却未在初始尺寸优化中解决  \n   - Answer部分直接采用gm1=1.26mS，但未说明如何协调与增益公式的冲突（Av∝gmRout）\n\n2. **技术参数失真**  \n   - 输出阻抗计算严重高估：折叠Cascode的Rout≈gm5ro5ro3=1.04mS × 100kΩ × 100kΩ=10GΩ（实际0.18μm工艺ro典型值仅5-10kΩ/μm，100kΩ需L≥2μm且W极大）  \n   - 相位裕度计算忽略非主极点：fp2=gm2/CL=200MHz的假设未验证（实际受内部节点电容影响）\n\n3. **公式与模型缺陷**  \n   - PMOS跨导计算未含Cox：Think部分(W/L)p=gm²/(2μpID) 漏掉Cox项（应为gm²/(2μpCoxID)）  \n   - 调零电阻公式错误：Rz=1/gm2仅适用于理想情况，实际需Rz≈1.2/gm2才能完全抵消RHP零点\n\n【改进建议】:\n1. **重构增益-带宽协同设计**  \n   明确设计优先级：若GBW为硬指标，应优先满足gm1=1.26mS，再通过增加级数（如三级结构）或动态负载提升增益，而非强行统一矛盾参数\n\n2. **校正工艺参数模型**  \n   - 更新输出阻抗计算：采用实际ro值（e.g. 0.18μm工艺nMOS ro≈6kΩ·μm，L=0.5μm时ro≈12kΩ）  \n   - 补充工艺角仿真：标注关键参数（μCox, ro）在FF/SS/TT corner的波动范围\n\n3. **完善补偿设计细节**  \n   - 修正调零电阻公式：Rz=1.2/gm2 + ΔR（ΔR用于工艺偏差补偿）  \n   - 增加次极点验证：通过小信号模型计算内部节点极点位置（e.g. Cascode节点电容影响）\n\n【需要重新检索的内容】:\n- 0.18μm工艺的精确器件参数（λ, μCox, Cgg/Cgd比例）  \n- 折叠Cascode结构的实际增益极限（文献中典型值70-80dB/级）  \n- 米勒补偿的版图寄生效应（特别是MIM电容的底板寄生）\n\n【修改优先级】:\n- **高优先级**：重构增益与带宽的协同设计逻辑链，校正输出阻抗计算模型  \n- **中优先级**：修正PMOS参数计算公式，补充工艺角分析框架  \n- **低优先级**：优化版图描述（e.g. 增加guard ring设计、匹配度量化指标）\n</review>"
      },
      "expert_b": {
        "expert_type": "expert_b",
        "model": "qwen3-235b-a22b",
        "review": {
          "overall_score": 8,
          "main_issues": [
            "**术语使用不一致与模糊表达**：如“Cascode管M5/M6的gm=√(2×270×100×20)=1.04mS”中参数来源未明确解释，且公式推导过程跳跃，缺乏上下文支撑。",
            "**关键设计假设未说明理由**：例如“第二级增益约20dB”的设定缺乏依据；“μp≈70μA/V²”等参数虽常见，但未给出工艺背景或参考来源。",
            "**版图实现部分过于简略**：仅列出要点而无具体指导原则或实际约束（如匹配策略、寄生电容影响、电源去耦等），难以作为工程实现依据。"
          ],
          "improvement_suggestions": [
            "**增强技术细节的逻辑连贯性与可读性**：",
            "**完善稳定性分析与补偿机制描述**：",
            "**细化功耗分配与电流路径分析**："
          ],
          "retrieval_needs": [
            "折叠式Cascode结构在0.18μm工艺下的典型应用案例与文献支持",
            "米勒补偿中调零电阻与补偿电容的协同设计方法",
            "PMOS输入差分对在高频下的噪声特性与衬底效应抑制方案"
          ],
          "priority_modifications": {
            "high": "增强术语一致性与公式推导的清晰度，确保每一项技术参数都有明确来源和物理意义",
            "medium": "完善稳定性分析与补偿机制的技术细节，提升设计可信度",
            "low": "扩展版图实现部分，增加可操作性指导（如匹配规则、寄生控制等）"
          }
        },
        "raw_output": "<review>\n【总体评分】: 8.5/10\n\n【主要问题】:\n1. **术语使用不一致与模糊表达**：如“Cascode管M5/M6的gm=√(2×270×100×20)=1.04mS”中参数来源未明确解释，且公式推导过程跳跃，缺乏上下文支撑。\n2. **关键设计假设未说明理由**：例如“第二级增益约20dB”的设定缺乏依据；“μp≈70μA/V²”等参数虽常见，但未给出工艺背景或参考来源。\n3. **版图实现部分过于简略**：仅列出要点而无具体指导原则或实际约束（如匹配策略、寄生电容影响、电源去耦等），难以作为工程实现依据。\n\n【改进建议】:\n1. **增强技术细节的逻辑连贯性与可读性**：\n   - 明确每个公式的变量定义和单位；\n   - 补充对关键参数（如μpCox、ID、Lmin）的选择依据；\n   - 对复杂结构（如折叠式Cascode）提供简要拓扑示意图或节点电压分析。\n2. **完善稳定性分析与补偿机制描述**：\n   - 增加对米勒补偿引入的零点位置及其对稳定性的潜在影响的讨论；\n   - 明确调零电阻Rz的作用机制及其实现方式（是否集成？）；\n   - 补充关于相位裕度计算中近似处理的合理性说明。\n3. **细化功耗分配与电流路径分析**：\n   - 明确各级电路的电流流向与分配比例；\n   - 指出偏置电流源的设计方法（如带隙基准、电流镜复制等）；\n   - 分析温度变化对功耗和性能的影响。\n\n【需要重新检索的内容】:\n- 折叠式Cascode结构在0.18μm工艺下的典型应用案例与文献支持\n- 米勒补偿中调零电阻与补偿电容的协同设计方法\n- PMOS输入差分对在高频下的噪声特性与衬底效应抑制方案\n\n【修改优先级】:\n- 高优先级: 增强术语一致性与公式推导的清晰度，确保每一项技术参数都有明确来源和物理意义\n- 中优先级: 完善稳定性分析与补偿机制的技术细节，提升设计可信度\n- 低优先级: 扩展版图实现部分，增加可操作性指导（如匹配规则、寄生控制等）\n</review>"
      }
    },
    "improvement_plan": {
      "overall_score": 7.5,
      "improvement_strategy": "moderate_improvement",
      "critical_issues": [
        "[expert_a] **逻辑断裂与技术矛盾**",
        "[expert_a] **技术参数失真**",
        "[expert_a] **公式与模型缺陷**",
        "[expert_b] **术语使用不一致与模糊表达**：如“Cascode管M5/M6的gm=√(2×270×100×20)=1.04mS”中参数来源未明确解释，且公式推导过程跳跃，缺乏上下文支撑。",
        "[expert_b] **关键设计假设未说明理由**：例如“第二级增益约20dB”的设定缺乏依据；“μp≈70μA/V²”等参数虽常见，但未给出工艺背景或参考来源。"
      ],
      "improvement_suggestions": [
        "[expert_a] **重构增益-带宽协同设计**",
        "[expert_a] **校正工艺参数模型**",
        "[expert_a] **完善补偿设计细节**",
        "[expert_b] **增强技术细节的逻辑连贯性与可读性**：",
        "[expert_b] **完善稳定性分析与补偿机制描述**：",
        "[expert_b] **细化功耗分配与电流路径分析**："
      ],
      "retrieval_requirements": [
        "0.18μm工艺的精确器件参数（λ, μCox, Cgg/Cgd比例）",
        "米勒补偿中调零电阻与补偿电容的协同设计方法",
        "PMOS输入差分对在高频下的噪声特性与衬底效应抑制方案",
        "折叠Cascode结构的实际增益极限（文献中典型值70-80dB/级）",
        "米勒补偿的版图寄生效应（特别是MIM电容的底板寄生）",
        "折叠式Cascode结构在0.18μm工艺下的典型应用案例与文献支持"
      ],
      "priority_modifications": {
        "high": [
          "[expert_b] 增强术语一致性与公式推导的清晰度，确保每一项技术参数都有明确来源和物理意义"
        ],
        "medium": [
          "[expert_b] 完善稳定性分析与补偿机制的技术细节，提升设计可信度"
        ],
        "low": [
          "[expert_b] 扩展版图实现部分，增加可操作性指导（如匹配规则、寄生控制等）"
        ]
      },
      "recommended_actions": [
        "优化logic部分的表达",
        "增强think部分的证据支撑",
        "完善answer部分的技术细节",
        "高优先级: [expert_b] 增强术语一致性与公式推导的清晰度，确保每一项技术参数都有明确来源和物理意义"
      ]
    }
  },
  "pipeline_success": true
}