#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 26 17:25:04 2020
# Process ID: 15056
# Current directory: C:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1
# Command line: vivado.exe -log kcu105_10gbaser_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source kcu105_10gbaser_top.tcl -notrace
# Log file: C:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.vdi
# Journal file: C:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source kcu105_10gbaser_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/sources/ip_packaged/gen_mon'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.cache/ip 
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 543.906 ; gain = 68.512
Command: link_design -top kcu105_10gbaser_top -part xcku040-ffva1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_interface/ila_interface.dcp' for cell 'ila_interface'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/bb_interface_fifo/bb_interface_fifo.dcp' for cell 'axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/axis_data_fifo_0.dcp' for cell 'axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/mac_phy_system_ila_mac_phy1_0.dcp' for cell 'mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0.dcp' for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0.dcp' for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/mac_phy_ten_gig_eth_mac_ch1_0.dcp' for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/mac_phy_ten_gig_eth_pcs_pma_ch1_0.dcp' for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.875 . Memory (MB): peak = 1199.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1098 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_interface UUID: bb034fec-caea-555c-ac10-1bc3427246c2 
INFO: [Chipscope 16-324] Core: mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib UUID: 19c5d396-ee6f-5d3d-a62a-01cc6bb8acf4 
Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst'
Finished Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst'
Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst'
Finished Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst'
Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0.xdc:54]
Finished Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst'
Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst'
Finished Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst'
Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst'
Finished Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst'
Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.xdc:55]
Finished Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst'
Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst'
Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst'
Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_interface/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_interface/inst'
Finished Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_interface/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_interface/inst'
Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_interface/ila_v6_2/constraints/ila.xdc] for cell 'ila_interface/inst'
Finished Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_interface/ila_v6_2/constraints/ila.xdc] for cell 'ila_interface/inst'
Parsing XDC File [C:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/constrs_1/imports/constraints/kcu105_10gbaser.xdc]
WARNING: [Vivado 12-3521] Clock specified in more than one group: mac_phy_ch0_txusrclk2_out [C:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/constrs_1/imports/constraints/kcu105_10gbaser.xdc:43]
Finished Parsing XDC File [C:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/constrs_1/imports/constraints/kcu105_10gbaser.xdc]
Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0_clocks.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst'
Finished Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0_clocks.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst'
Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_clocks.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst'
Finished Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_clocks.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst'
Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_clocks.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst'
Finished Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_clocks.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst'
Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_clocks.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst'
Finished Parsing XDC File [c:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_clocks.xdc] for cell 'mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1611.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 553 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 480 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 28 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 40 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1611.859 ; gain = 1067.953
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1611.859 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d4897492

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1611.859 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "8e2a55a7c6751c16".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1814.430 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 19a63f157

Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1814.430 ; gain = 33.363

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 49 inverter(s) to 155 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_interface/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_interface/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_interface/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_interface/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_interface/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_interface/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_interface/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_interface/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_interface/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1ba5da3d1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1814.430 ; gain = 33.363
INFO: [Opt 31-389] Phase Retarget created 235 cells and removed 390 cells
INFO: [Opt 31-1021] In phase Retarget, 247 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 136602902

Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1814.430 ; gain = 33.363
INFO: [Opt 31-389] Phase Constant propagation created 203 cells and removed 1069 cells
INFO: [Opt 31-1021] In phase Constant propagation, 462 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 12cb43110

Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1814.430 ; gain = 33.363
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 4202 cells
INFO: [Opt 31-1021] In phase Sweep, 3980 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 12cb43110

Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1814.430 ; gain = 33.363
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 12cb43110

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1814.430 ; gain = 33.363
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1d3ca06ba

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1814.430 ; gain = 33.363
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 214 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             235  |             390  |                                            247  |
|  Constant propagation         |             203  |            1069  |                                            462  |
|  Sweep                        |               3  |            4202  |                                           3980  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            214  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1814.430 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 275764354

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1814.430 ; gain = 33.363

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.832 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 46 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 12 WE to EN ports
Number of BRAM Ports augmented: 26 newly gated: 12 Total Ports: 92
Ending PowerOpt Patch Enables Task | Checksum: 20999fc77

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.481 . Memory (MB): peak = 3523.793 ; gain = 0.000
Ending Power Optimization Task | Checksum: 20999fc77

Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 3523.793 ; gain = 1709.363

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20999fc77

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3523.793 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3523.793 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1317d4ac7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:15 . Memory (MB): peak = 3523.793 ; gain = 1911.934
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file kcu105_10gbaser_top_drc_opted.rpt -pb kcu105_10gbaser_top_drc_opted.pb -rpx kcu105_10gbaser_top_drc_opted.rpx
Command: report_drc -file kcu105_10gbaser_top_drc_opted.rpt -pb kcu105_10gbaser_top_drc_opted.pb -rpx kcu105_10gbaser_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3523.793 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1159c5d4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3523.793 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2d715989

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10647c8e6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10647c8e6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3523.793 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10647c8e6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c9f2a7b8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 898 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 255 nets or cells. Created 0 new cell, deleted 255 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3523.793 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            255  |                   255  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            255  |                   255  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 216b33261

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 3523.793 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 251adb97a

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 3523.793 ; gain = 0.000
Phase 2 Global Placement | Checksum: 251adb97a

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24d2daab4

Time (s): cpu = 00:01:07 ; elapsed = 00:00:42 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 260febb95

Time (s): cpu = 00:01:11 ; elapsed = 00:00:44 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2450b3714

Time (s): cpu = 00:01:12 ; elapsed = 00:00:45 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cf295465

Time (s): cpu = 00:01:12 ; elapsed = 00:00:45 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 3.5 Small Shape DP

Phase 3.5.1 Small Shape Clustering
Phase 3.5.1 Small Shape Clustering | Checksum: 26835b97e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:47 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 3.5.2 DP Optimization
Phase 3.5.2 DP Optimization | Checksum: 255169ea6

Time (s): cpu = 00:01:34 ; elapsed = 00:00:58 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 3.5.3 Flow Legalize Slice Clusters
Phase 3.5.3 Flow Legalize Slice Clusters | Checksum: 248f1e3f4

Time (s): cpu = 00:01:34 ; elapsed = 00:00:58 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 3.5.4 Slice Area Swap
Phase 3.5.4 Slice Area Swap | Checksum: 204e544af

Time (s): cpu = 00:01:40 ; elapsed = 00:01:04 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 3.5.5 Commit Slice Clusters
Phase 3.5.5 Commit Slice Clusters | Checksum: 282277100

Time (s): cpu = 00:01:48 ; elapsed = 00:01:08 . Memory (MB): peak = 3523.793 ; gain = 0.000
Phase 3.5 Small Shape DP | Checksum: 282277100

Time (s): cpu = 00:01:48 ; elapsed = 00:01:08 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 295622c1d

Time (s): cpu = 00:01:50 ; elapsed = 00:01:10 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1743e3a8f

Time (s): cpu = 00:01:51 ; elapsed = 00:01:11 . Memory (MB): peak = 3523.793 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1743e3a8f

Time (s): cpu = 00:01:51 ; elapsed = 00:01:11 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15a40a089

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15a40a089

Time (s): cpu = 00:02:06 ; elapsed = 00:01:21 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.494. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: bf491a74

Time (s): cpu = 00:02:06 ; elapsed = 00:01:21 . Memory (MB): peak = 3523.793 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: bf491a74

Time (s): cpu = 00:02:07 ; elapsed = 00:01:22 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: bf491a74

Time (s): cpu = 00:02:07 ; elapsed = 00:01:22 . Memory (MB): peak = 3523.793 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a42743bc

Time (s): cpu = 00:02:08 ; elapsed = 00:01:23 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3523.793 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 231333bc4

Time (s): cpu = 00:02:08 ; elapsed = 00:01:23 . Memory (MB): peak = 3523.793 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 231333bc4

Time (s): cpu = 00:02:08 ; elapsed = 00:01:23 . Memory (MB): peak = 3523.793 ; gain = 0.000
Ending Placer Task | Checksum: 1ef807eeb

Time (s): cpu = 00:02:08 ; elapsed = 00:01:23 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:13 ; elapsed = 00:01:26 . Memory (MB): peak = 3523.793 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file kcu105_10gbaser_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file kcu105_10gbaser_top_utilization_placed.rpt -pb kcu105_10gbaser_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kcu105_10gbaser_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 3523.793 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 67c1cb58 ConstDB: 0 ShapeSum: a2e08a4b RouteDB: e4de2948

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1230261b4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3523.793 ; gain = 0.000
Post Restoration Checksum: NetGraph: 6dd79516 NumContArr: 746a7717 Constraints: 3b07f71b Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11d4a0348

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11d4a0348

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11d4a0348

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 14b826ff2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1199ceb55

Time (s): cpu = 00:01:05 ; elapsed = 00:00:41 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.540  | TNS=0.000  | WHS=-0.092 | THS=-2.264 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 19b9e71e0

Time (s): cpu = 00:01:26 ; elapsed = 00:00:53 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.540  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 14f615eea

Time (s): cpu = 00:01:26 ; elapsed = 00:00:53 . Memory (MB): peak = 3523.793 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1095d442c

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 3523.793 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28753
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24301
  Number of Partially Routed Nets     = 4452
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1de72748b

Time (s): cpu = 00:01:37 ; elapsed = 00:01:01 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4762
 Number of Nodes with overlaps = 242
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-467] Router swapped GT pin mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_gt_common_block/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTHE3_COMMON_X0Y2/COM0_REFCLKOUT5
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.449  | TNS=0.000  | WHS=0.000  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 29d480159

Time (s): cpu = 00:02:40 ; elapsed = 00:01:52 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2389b8065

Time (s): cpu = 00:02:40 ; elapsed = 00:01:52 . Memory (MB): peak = 3523.793 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2389b8065

Time (s): cpu = 00:02:40 ; elapsed = 00:01:52 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2389b8065

Time (s): cpu = 00:02:40 ; elapsed = 00:01:52 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2389b8065

Time (s): cpu = 00:02:41 ; elapsed = 00:01:52 . Memory (MB): peak = 3523.793 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 2389b8065

Time (s): cpu = 00:02:41 ; elapsed = 00:01:52 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 202841278

Time (s): cpu = 00:02:46 ; elapsed = 00:01:56 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.449  | TNS=0.000  | WHS=0.000  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12eb148c9

Time (s): cpu = 00:02:47 ; elapsed = 00:01:56 . Memory (MB): peak = 3523.793 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 12eb148c9

Time (s): cpu = 00:02:47 ; elapsed = 00:01:56 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.06815 %
  Global Horizontal Routing Utilization  = 1.19449 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26e64fcad

Time (s): cpu = 00:02:48 ; elapsed = 00:01:57 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26e64fcad

Time (s): cpu = 00:02:49 ; elapsed = 00:01:57 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 26e64fcad

Time (s): cpu = 00:02:51 ; elapsed = 00:02:00 . Memory (MB): peak = 3523.793 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1fd4ee4bb

Time (s): cpu = 00:02:56 ; elapsed = 00:02:04 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.449  | TNS=0.000  | WHS=0.004  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1fd4ee4bb

Time (s): cpu = 00:02:56 ; elapsed = 00:02:04 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:56 ; elapsed = 00:02:04 . Memory (MB): peak = 3523.793 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
137 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:01 ; elapsed = 00:02:06 . Memory (MB): peak = 3523.793 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file kcu105_10gbaser_top_drc_routed.rpt -pb kcu105_10gbaser_top_drc_routed.pb -rpx kcu105_10gbaser_top_drc_routed.rpx
Command: report_drc -file kcu105_10gbaser_top_drc_routed.rpt -pb kcu105_10gbaser_top_drc_routed.pb -rpx kcu105_10gbaser_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file kcu105_10gbaser_top_methodology_drc_routed.rpt -pb kcu105_10gbaser_top_methodology_drc_routed.pb -rpx kcu105_10gbaser_top_methodology_drc_routed.rpx
Command: report_methodology -file kcu105_10gbaser_top_methodology_drc_routed.rpt -pb kcu105_10gbaser_top_methodology_drc_routed.pb -rpx kcu105_10gbaser_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file kcu105_10gbaser_top_power_routed.rpt -pb kcu105_10gbaser_top_power_summary_routed.pb -rpx kcu105_10gbaser_top_power_routed.rpx
Command: report_power -file kcu105_10gbaser_top_power_routed.rpt -pb kcu105_10gbaser_top_power_summary_routed.pb -rpx kcu105_10gbaser_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
149 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3523.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file kcu105_10gbaser_top_route_status.rpt -pb kcu105_10gbaser_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file kcu105_10gbaser_top_timing_summary_routed.rpt -pb kcu105_10gbaser_top_timing_summary_routed.pb -rpx kcu105_10gbaser_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file kcu105_10gbaser_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file kcu105_10gbaser_top_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Tue May 26 17:31:28 2020...
#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 26 17:33:17 2020
# Process ID: 17312
# Current directory: C:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1
# Command line: vivado.exe -log kcu105_10gbaser_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source kcu105_10gbaser_top.tcl -notrace
# Log file: C:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.vdi
# Journal file: C:/Users/dell/Desktop/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source kcu105_10gbaser_top.tcl -notrace
Command: open_checkpoint kcu105_10gbaser_top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 300.563 ; gain = 4.703
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.841 . Memory (MB): peak = 1116.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1013 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1569.277 ; gain = 49.250
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1569.277 ; gain = 49.250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1569.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 513 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 480 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 28 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1569.277 ; gain = 1278.473
INFO: [Memdata 28-208] The XPM instance: <axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force kcu105_10gbaser_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more evaluation cores that will cease to function after a certain period of time. This design should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'mac_phy_ten_gig_eth_mac_ch1_0' (ten_gig_eth_mac_v15_1_7) was generated using a design_linking license.
    IP core 'mac_phy_ten_gig_eth_pcs_pma_ch1_0' (ten_gig_eth_pcs_pma_v6_0_16) was generated using a design_linking license.
    IP core 'mac_phy_ten_gig_eth_mac_ch0_0' (ten_gig_eth_mac_v15_1_7) was generated using a design_linking license.
    IP core 'mac_phy_ten_gig_eth_pcs_pma_ch0_0' (ten_gig_eth_pcs_pma_v6_0_16) was generated using a design_linking license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC RTSTAT-10] No routable loads: 31 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, ila_interface/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]... and (the first 15 of 29 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./kcu105_10gbaser_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1973.613 ; gain = 404.227
INFO: [Common 17-206] Exiting Vivado at Tue May 26 17:34:41 2020...
