{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1641534436430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1641534436430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 13:47:16 2022 " "Processing started: Fri Jan 07 13:47:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1641534436430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1641534436430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer -c timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off timer -c timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1641534436430 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1641534436803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_decoder-decoder " "Found design unit 1: seven_seg_decoder-decoder" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/seven_seg_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534437295 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/seven_seg_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534437295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641534437295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-timer_arc " "Found design unit 1: timer-timer_arc" {  } { { "timer.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534437298 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534437298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641534437298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer " "Elaborating entity \"timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1641534437338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:dec0 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:dec0\"" {  } { { "timer.vhd" "dec0" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641534437359 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "timer.vhd" "Mod2" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534438541 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "timer.vhd" "Div2" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534438541 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "timer.vhd" "Mod1" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534438541 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "timer.vhd" "Div1" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534438541 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "timer.vhd" "Mod0" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534438541 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "timer.vhd" "Div0" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534438541 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1641534438541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "timer.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534438825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641534438826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641534438826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641534438826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641534438826 ""}  } { { "timer.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641534438826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_egm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_egm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_egm " "Found entity 1: lpm_divide_egm" {  } { { "db/lpm_divide_egm.tdf" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/lpm_divide_egm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534438941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641534438941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534438965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641534438965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ef " "Found entity 1: alt_u_div_0ef" {  } { { "db/alt_u_div_0ef.tdf" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/alt_u_div_0ef.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534439008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641534439008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534439251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641534439251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534439340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641534439340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "timer.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534439433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641534439433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641534439433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641534439433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641534439433 ""}  } { { "timer.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641534439433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qmm " "Found entity 1: lpm_divide_qmm" {  } { { "db/lpm_divide_qmm.tdf" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/lpm_divide_qmm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534439497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641534439497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534439520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641534439520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uaf " "Found entity 1: alt_u_div_uaf" {  } { { "db/alt_u_div_uaf.tdf" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/alt_u_div_uaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534439555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641534439555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "timer.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534439758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641534439758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641534439758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641534439758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641534439758 ""}  } { { "timer.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641534439758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tmm " "Found entity 1: lpm_divide_tmm" {  } { { "db/lpm_divide_tmm.tdf" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/lpm_divide_tmm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534439828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641534439828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534439854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641534439854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4bf " "Found entity 1: alt_u_div_4bf" {  } { { "db/alt_u_div_4bf.tdf" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/alt_u_div_4bf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534439892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641534439892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "timer.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534440134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641534440134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641534440134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641534440134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641534440134 ""}  } { { "timer.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641534440134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7om.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7om.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7om " "Found entity 1: lpm_divide_7om" {  } { { "db/lpm_divide_7om.tdf" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/lpm_divide_7om.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534440204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641534440204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534440228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641534440228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_odf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_odf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_odf " "Found entity 1: alt_u_div_odf" {  } { { "db/alt_u_div_odf.tdf" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/alt_u_div_odf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641534440273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641534440273 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "timer.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641534441150 "|timer|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "timer.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641534441150 "|timer|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "timer.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641534441150 "|timer|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "timer.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/timer.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641534441150 "|timer|HEX3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1641534441150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1641534441292 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1641534441611 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_0ef.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/alt_u_div_0ef.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534441619 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_0ef.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/alt_u_div_0ef.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534441619 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_0ef.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/alt_u_div_0ef.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534441619 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_0ef.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/alt_u_div_0ef.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534441619 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_0ef.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/alt_u_div_0ef.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534441619 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_0ef.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/alt_u_div_0ef.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534441619 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_0ef.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/alt_u_div_0ef.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534441619 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_0ef.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/alt_u_div_0ef.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534441619 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_0ef.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/alt_u_div_0ef.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534441619 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_0ef.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/alt_u_div_0ef.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534441619 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_0ef.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/alt_u_div_0ef.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534441619 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_0ef.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/alt_u_div_0ef.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534441619 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_egm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_0ef.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/timer/db/alt_u_div_0ef.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534441619 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1641534441619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1641534441864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641534441864 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1175 " "Implemented 1175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1641534442027 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1641534442027 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1141 " "Implemented 1141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1641534442027 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1641534442027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1641534442056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 13:47:22 2022 " "Processing ended: Fri Jan 07 13:47:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1641534442056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1641534442056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1641534442056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1641534442056 ""}
