#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27a1780 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27a1910 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x2799de0 .functor NOT 1, L_0x27d0420, C4<0>, C4<0>, C4<0>;
L_0x27d0180 .functor XOR 2, L_0x27d0040, L_0x27d00e0, C4<00>, C4<00>;
L_0x27d0310 .functor XOR 2, L_0x27d0180, L_0x27d0240, C4<00>, C4<00>;
v0x27cd860_0 .net *"_ivl_10", 1 0, L_0x27d0240;  1 drivers
v0x27cd960_0 .net *"_ivl_12", 1 0, L_0x27d0310;  1 drivers
v0x27cda40_0 .net *"_ivl_2", 1 0, L_0x27cffa0;  1 drivers
v0x27cdb00_0 .net *"_ivl_4", 1 0, L_0x27d0040;  1 drivers
v0x27cdbe0_0 .net *"_ivl_6", 1 0, L_0x27d00e0;  1 drivers
v0x27cdd10_0 .net *"_ivl_8", 1 0, L_0x27d0180;  1 drivers
v0x27cddf0_0 .var "clk", 0 0;
v0x27cde90_0 .net "in", 2 0, v0x27cc0b0_0;  1 drivers
v0x27cdf30_0 .net "out_dut", 1 0, L_0x27cf510;  1 drivers
v0x27cdff0_0 .net "out_ref", 1 0, L_0x27ced90;  1 drivers
v0x27ce0c0_0 .var/2u "stats1", 159 0;
v0x27ce180_0 .var/2u "strobe", 0 0;
v0x27ce240_0 .net "tb_match", 0 0, L_0x27d0420;  1 drivers
v0x27ce300_0 .net "tb_mismatch", 0 0, L_0x2799de0;  1 drivers
v0x27ce3c0_0 .net "wavedrom_enable", 0 0, v0x27cc170_0;  1 drivers
v0x27ce490_0 .net "wavedrom_title", 511 0, v0x27cc210_0;  1 drivers
L_0x27cffa0 .concat [ 2 0 0 0], L_0x27ced90;
L_0x27d0040 .concat [ 2 0 0 0], L_0x27ced90;
L_0x27d00e0 .concat [ 2 0 0 0], L_0x27cf510;
L_0x27d0240 .concat [ 2 0 0 0], L_0x27ced90;
L_0x27d0420 .cmp/eeq 2, L_0x27cffa0, L_0x27d0310;
S_0x27a1aa0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x27a1910;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
v0x279a050_0 .net *"_ivl_1", 0 0, L_0x27ce5c0;  1 drivers
L_0x7f4229dfd060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x279a0f0_0 .net *"_ivl_11", 0 0, L_0x7f4229dfd060;  1 drivers
v0x278e0b0_0 .net *"_ivl_12", 1 0, L_0x27cea30;  1 drivers
v0x27cafe0_0 .net *"_ivl_15", 0 0, L_0x27ceb70;  1 drivers
v0x27cb0c0_0 .net *"_ivl_16", 1 0, L_0x27cec50;  1 drivers
L_0x7f4229dfd0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27cb1f0_0 .net *"_ivl_19", 0 0, L_0x7f4229dfd0a8;  1 drivers
v0x27cb2d0_0 .net *"_ivl_2", 1 0, L_0x27ce720;  1 drivers
L_0x7f4229dfd018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27cb3b0_0 .net *"_ivl_5", 0 0, L_0x7f4229dfd018;  1 drivers
v0x27cb490_0 .net *"_ivl_7", 0 0, L_0x27ce7f0;  1 drivers
v0x27cb570_0 .net *"_ivl_8", 1 0, L_0x27ce890;  1 drivers
v0x27cb650_0 .net "in", 2 0, v0x27cc0b0_0;  alias, 1 drivers
v0x27cb730_0 .net "out", 1 0, L_0x27ced90;  alias, 1 drivers
L_0x27ce5c0 .part v0x27cc0b0_0, 0, 1;
L_0x27ce720 .concat [ 1 1 0 0], L_0x27ce5c0, L_0x7f4229dfd018;
L_0x27ce7f0 .part v0x27cc0b0_0, 1, 1;
L_0x27ce890 .concat [ 1 1 0 0], L_0x27ce7f0, L_0x7f4229dfd060;
L_0x27cea30 .arith/sum 2, L_0x27ce720, L_0x27ce890;
L_0x27ceb70 .part v0x27cc0b0_0, 2, 1;
L_0x27cec50 .concat [ 1 1 0 0], L_0x27ceb70, L_0x7f4229dfd0a8;
L_0x27ced90 .arith/sum 2, L_0x27cea30, L_0x27cec50;
S_0x27cb870 .scope module, "stim1" "stimulus_gen" 3 84, 3 14 0, S_0x27a1910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x27cbff0_0 .net "clk", 0 0, v0x27cddf0_0;  1 drivers
v0x27cc0b0_0 .var "in", 2 0;
v0x27cc170_0 .var "wavedrom_enable", 0 0;
v0x27cc210_0 .var "wavedrom_title", 511 0;
E_0x279dbc0/0 .event negedge, v0x27cbff0_0;
E_0x279dbc0/1 .event posedge, v0x27cbff0_0;
E_0x279dbc0 .event/or E_0x279dbc0/0, E_0x279dbc0/1;
E_0x279d830 .event negedge, v0x27cbff0_0;
E_0x279dc00 .event posedge, v0x27cbff0_0;
S_0x27cbaf0 .scope task, "wavedrom_start" "wavedrom_start" 3 25, 3 25 0, S_0x27cb870;
 .timescale -12 -12;
v0x27cbcf0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27cbdf0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 28, 3 28 0, S_0x27cb870;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27cc350 .scope module, "top_module1" "top_module" 3 92, 4 1 0, S_0x27a1910;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
L_0x278dfe0 .functor AND 1, L_0x27cf690, L_0x27cf730, C4<1>, C4<1>;
L_0x27a2240 .functor AND 1, L_0x27cf8c0, L_0x27cf960, C4<1>, C4<1>;
L_0x279a6a0 .functor OR 1, L_0x278dfe0, L_0x27a2240, C4<0>, C4<0>;
L_0x27cfd00 .functor AND 1, L_0x27cfb50, L_0x27cfbf0, C4<1>, C4<1>;
L_0x27cfe40 .functor OR 1, L_0x279a6a0, L_0x27cfd00, C4<0>, C4<0>;
v0x27cc580_0 .net *"_ivl_10", 0 0, L_0x27cf3d0;  1 drivers
v0x27cc680_0 .net *"_ivl_16", 0 0, L_0x27cf690;  1 drivers
v0x27cc760_0 .net *"_ivl_18", 0 0, L_0x27cf730;  1 drivers
v0x27cc820_0 .net *"_ivl_19", 0 0, L_0x278dfe0;  1 drivers
v0x27cc900_0 .net *"_ivl_22", 0 0, L_0x27cf8c0;  1 drivers
v0x27cca30_0 .net *"_ivl_24", 0 0, L_0x27cf960;  1 drivers
v0x27ccb10_0 .net *"_ivl_25", 0 0, L_0x27a2240;  1 drivers
v0x27ccbf0_0 .net *"_ivl_27", 0 0, L_0x279a6a0;  1 drivers
v0x27cccd0_0 .net *"_ivl_3", 0 0, L_0x27cef70;  1 drivers
v0x27cce40_0 .net *"_ivl_30", 0 0, L_0x27cfb50;  1 drivers
v0x27ccf20_0 .net *"_ivl_32", 0 0, L_0x27cfbf0;  1 drivers
v0x27cd000_0 .net *"_ivl_33", 0 0, L_0x27cfd00;  1 drivers
v0x27cd0e0_0 .net *"_ivl_35", 0 0, L_0x27cfe40;  1 drivers
v0x27cd1c0_0 .net *"_ivl_5", 0 0, L_0x27cf010;  1 drivers
v0x27cd2a0_0 .net *"_ivl_6", 0 0, L_0x27cf1c0;  1 drivers
v0x27cd380_0 .net *"_ivl_9", 0 0, L_0x27cf300;  1 drivers
v0x27cd460_0 .net "in", 2 0, v0x27cc0b0_0;  alias, 1 drivers
v0x27cd520_0 .net "out", 1 0, L_0x27cf510;  alias, 1 drivers
L_0x27cef70 .part v0x27cc0b0_0, 2, 1;
L_0x27cf010 .part v0x27cc0b0_0, 1, 1;
L_0x27cf1c0 .arith/sum 1, L_0x27cef70, L_0x27cf010;
L_0x27cf300 .part v0x27cc0b0_0, 0, 1;
L_0x27cf3d0 .arith/sum 1, L_0x27cf1c0, L_0x27cf300;
L_0x27cf510 .concat8 [ 1 1 0 0], L_0x27cfe40, L_0x27cf3d0;
L_0x27cf690 .part v0x27cc0b0_0, 2, 1;
L_0x27cf730 .part v0x27cc0b0_0, 1, 1;
L_0x27cf8c0 .part v0x27cc0b0_0, 2, 1;
L_0x27cf960 .part v0x27cc0b0_0, 0, 1;
L_0x27cfb50 .part v0x27cc0b0_0, 1, 1;
L_0x27cfbf0 .part v0x27cc0b0_0, 0, 1;
S_0x27cd660 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 98, 3 98 0, S_0x27a1910;
 .timescale -12 -12;
E_0x27889f0 .event anyedge, v0x27ce180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27ce180_0;
    %nor/r;
    %assign/vec4 v0x27ce180_0, 0;
    %wait E_0x27889f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27cb870;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x27cc0b0_0, 0;
    %wait E_0x279d830;
    %pushi/vec4 9, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x279dc00;
    %load/vec4 v0x27cc0b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x27cc0b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x279d830;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27cbdf0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x279dbc0;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x27cc0b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x27a1910;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ce180_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x27a1910;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27cddf0_0;
    %inv;
    %store/vec4 v0x27cddf0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x27a1910;
T_6 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27cbff0_0, v0x27ce300_0, v0x27cde90_0, v0x27cdff0_0, v0x27cdf30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x27a1910;
T_7 ;
    %load/vec4 v0x27ce0c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27ce0c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27ce0c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27ce0c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27ce0c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 111 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27ce0c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27ce0c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x27a1910;
T_8 ;
    %wait E_0x279dbc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ce0c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce0c0_0, 4, 32;
    %load/vec4 v0x27ce240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27ce0c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce0c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ce0c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce0c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27cdff0_0;
    %load/vec4 v0x27cdff0_0;
    %load/vec4 v0x27cdf30_0;
    %xor;
    %load/vec4 v0x27cdff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27ce0c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce0c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27ce0c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce0c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/popcount3/popcount3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/popcount3/iter0/response1/top_module.sv";
