// Seed: 1114372178
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input supply0 id_2
);
  assign id_4 = id_0;
  always if (1) $display(id_1, 1'h0, id_0);
  wire id_5, id_6;
  wire id_7, id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input uwire id_0,
    input logic id_1,
    output supply0 id_2,
    input tri id_3,
    output wor id_4,
    input wand id_5,
    output supply0 id_6
);
  reg id_8;
  id_9(
      id_1
  ); module_0(
      id_3, id_3, id_0
  );
  wire id_10;
  always id_8 <= id_1;
endmodule
