--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 15 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     13.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.580ns (Levels of Logic = 1)
  Clock Path Skew:      -0.095ns (0.645 - 0.740)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y8.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X58Y8.G2       net (fanout=1)        0.385   ftop/clkN210/locked_d
    SLICE_X58Y8.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (1.195ns logic, 0.385ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y8.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X58Y8.BX       net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X58Y8.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.833ns logic, 0.829ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 15 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.964ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.177ns (Levels of Logic = 1)
  Clock Path Skew:      0.213ns (0.806 - 0.593)
  Source Clock:         ftop/clkIn_O rising at 15.000ns
  Destination Clock:    ftop/clkIn_O rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y8.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X58Y8.G2       net (fanout=1)        0.308   ftop/clkN210/locked_d
    SLICE_X58Y8.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.177ns (0.869ns logic, 0.308ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 15.000ns
  Destination Clock:    ftop/clkIn_O rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y8.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X58Y8.BX       net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X58Y8.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.579ns logic, 0.663ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 15 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.430ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.430ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 13.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X74Y33.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 13.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X74Y33.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 13.672ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X74Y33.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 13.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 13.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 13.672ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 13.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 13.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 13.672ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 13.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 13.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 13.752ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 185.000ns (max period limit - period)
  Period: 15.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 185.000ns (max period limit - period)
  Period: 15.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 214575 paths analyzed, 5316 endpoints analyzed, 396 failing endpoints
 396 timing errors detected. (396 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.594ns.
--------------------------------------------------------------------------------
Slack (setup path):     -2.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.345ns (Levels of Logic = 10)
  Clock Path Skew:      -0.249ns (0.561 - 0.810)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y175.YQ    Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X112Y178.G4    net (fanout=4)        1.280   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X112Y178.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997853
    SLICE_X110Y175.G4    net (fanout=1)        0.662   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997853
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978136
    SLICE_X110Y175.F3    net (fanout=3)        0.040   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
    SLICE_X110Y175.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X106Y177.G2    net (fanout=1)        0.543   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X106Y177.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X106Y177.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X106Y177.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X104Y173.F3    net (fanout=1)        0.487   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X104Y173.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y146.G3     net (fanout=84)       1.151   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y146.F4     net (fanout=58)       0.177   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y146.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y148.G1     net (fanout=7)        0.447   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y148.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y147.F1     net (fanout=43)       1.134   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y147.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<33>_SW0
    SLICE_X95Y147.SR     net (fanout=1)        1.361   ftop/gbe0/dcp_dcp_dcpRespF/N36
    SLICE_X95Y147.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     14.345ns (7.042ns logic, 7.303ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.092ns (Levels of Logic = 10)
  Clock Path Skew:      -0.235ns (0.561 - 0.796)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X113Y180.F3    net (fanout=4)        0.915   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X113Y180.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978120
    SLICE_X110Y175.G3    net (fanout=1)        0.828   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978120
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978136
    SLICE_X110Y175.F3    net (fanout=3)        0.040   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
    SLICE_X110Y175.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X106Y177.G2    net (fanout=1)        0.543   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X106Y177.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X106Y177.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X106Y177.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X104Y173.F3    net (fanout=1)        0.487   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X104Y173.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y146.G3     net (fanout=84)       1.151   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y146.F4     net (fanout=58)       0.177   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y146.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y148.G1     net (fanout=7)        0.447   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y148.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y147.F1     net (fanout=43)       1.134   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y147.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<33>_SW0
    SLICE_X95Y147.SR     net (fanout=1)        1.361   ftop/gbe0/dcp_dcp_dcpRespF/N36
    SLICE_X95Y147.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     14.092ns (6.988ns logic, 7.104ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.134ns (Levels of Logic = 10)
  Clock Path Skew:      -0.176ns (0.561 - 0.737)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y176.YQ    Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X112Y178.G3    net (fanout=4)        1.069   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X112Y178.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997853
    SLICE_X110Y175.G4    net (fanout=1)        0.662   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997853
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978136
    SLICE_X110Y175.F3    net (fanout=3)        0.040   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
    SLICE_X110Y175.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X106Y177.G2    net (fanout=1)        0.543   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X106Y177.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X106Y177.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X106Y177.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X104Y173.F3    net (fanout=1)        0.487   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X104Y173.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y146.G3     net (fanout=84)       1.151   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y146.F4     net (fanout=58)       0.177   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y146.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y148.G1     net (fanout=7)        0.447   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y148.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y147.F1     net (fanout=43)       1.134   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y147.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<33>_SW0
    SLICE_X95Y147.SR     net (fanout=1)        1.361   ftop/gbe0/dcp_dcp_dcpRespF/N36
    SLICE_X95Y147.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     14.134ns (7.042ns logic, 7.092ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_52 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.140ns (Levels of Logic = 17)
  Clock Path Skew:      -0.162ns (0.600 - 0.762)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/rxHdr_sV_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y130.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X110Y121.F2    net (fanout=3)        1.608   ftop/gbe0/rxHdr_sV<68>
    SLICE_X110Y121.COUT  Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.G2    net (fanout=3)        1.553   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/N1101
                                                       ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d5861
    SLICE_X110Y154.F4    net (fanout=2)        0.045   ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d586
    SLICE_X110Y154.X     Tilo                  0.601   ftop/gbe0/N1101
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data_SW1
    SLICE_X108Y154.F2    net (fanout=1)        0.315   ftop/gbe0/N1101
    SLICE_X108Y154.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.F4    net (fanout=14)       0.810   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X107Y134.G1    net (fanout=3)        1.722   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X107Y134.Y     Tilo                  0.561   ftop/gbe0/rxHdr_sV<112>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X105Y138.G1    net (fanout=117)      1.217   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X105Y138.CLK   Tgck                  0.601   ftop/gbe0/rxHdr_sV<53>
                                                       ftop/gbe0/rxHdr_sV_D_IN<52>1
                                                       ftop/gbe0/rxHdr_sV_52
    -------------------------------------------------  ---------------------------
    Total                                     14.140ns (6.870ns logic, 7.270ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_85 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.218ns (Levels of Logic = 17)
  Clock Path Skew:      -0.073ns (0.021 - 0.094)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/rxHdr_sV_85
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y130.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X110Y121.F2    net (fanout=3)        1.608   ftop/gbe0/rxHdr_sV<68>
    SLICE_X110Y121.COUT  Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.G2    net (fanout=3)        1.553   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/N1101
                                                       ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d5861
    SLICE_X110Y154.F4    net (fanout=2)        0.045   ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d586
    SLICE_X110Y154.X     Tilo                  0.601   ftop/gbe0/N1101
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data_SW1
    SLICE_X108Y154.F2    net (fanout=1)        0.315   ftop/gbe0/N1101
    SLICE_X108Y154.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.F4    net (fanout=14)       0.810   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X107Y134.G1    net (fanout=3)        1.722   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X107Y134.Y     Tilo                  0.561   ftop/gbe0/rxHdr_sV<112>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X108Y123.F4    net (fanout=117)      1.240   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X108Y123.CLK   Tfck                  0.656   ftop/gbe0/rxHdr_sV<85>
                                                       ftop/gbe0/rxHdr_sV_D_IN<85>1
                                                       ftop/gbe0/rxHdr_sV_85
    -------------------------------------------------  ---------------------------
    Total                                     14.218ns (6.925ns logic, 7.293ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_0 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_85 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.109ns (Levels of Logic = 18)
  Clock Path Skew:      -0.151ns (0.377 - 0.528)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_0 to ftop/gbe0/rxHdr_sV_85
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y111.YQ    Tcko                  0.596   ftop/gbe0/macAddress<1>
                                                       ftop/gbe0/macAddress_0
    SLICE_X110Y120.F1    net (fanout=3)        1.343   ftop/gbe0/macAddress<0>
    SLICE_X110Y120.COUT  Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<1>
    SLICE_X110Y121.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<1>
    SLICE_X110Y121.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.G2    net (fanout=3)        1.553   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/N1101
                                                       ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d5861
    SLICE_X110Y154.F4    net (fanout=2)        0.045   ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d586
    SLICE_X110Y154.X     Tilo                  0.601   ftop/gbe0/N1101
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data_SW1
    SLICE_X108Y154.F2    net (fanout=1)        0.315   ftop/gbe0/N1101
    SLICE_X108Y154.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.F4    net (fanout=14)       0.810   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X107Y134.G1    net (fanout=3)        1.722   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X107Y134.Y     Tilo                  0.561   ftop/gbe0/rxHdr_sV<112>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X108Y123.F4    net (fanout=117)      1.240   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X108Y123.CLK   Tfck                  0.656   ftop/gbe0/rxHdr_sV<85>
                                                       ftop/gbe0/rxHdr_sV_D_IN<85>1
                                                       ftop/gbe0/rxHdr_sV_85
    -------------------------------------------------  ---------------------------
    Total                                     14.109ns (7.081ns logic, 7.028ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_0 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_52 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.031ns (Levels of Logic = 18)
  Clock Path Skew:      -0.177ns (0.600 - 0.777)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_0 to ftop/gbe0/rxHdr_sV_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y111.YQ    Tcko                  0.596   ftop/gbe0/macAddress<1>
                                                       ftop/gbe0/macAddress_0
    SLICE_X110Y120.F1    net (fanout=3)        1.343   ftop/gbe0/macAddress<0>
    SLICE_X110Y120.COUT  Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<1>
    SLICE_X110Y121.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<1>
    SLICE_X110Y121.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.G2    net (fanout=3)        1.553   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/N1101
                                                       ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d5861
    SLICE_X110Y154.F4    net (fanout=2)        0.045   ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d586
    SLICE_X110Y154.X     Tilo                  0.601   ftop/gbe0/N1101
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data_SW1
    SLICE_X108Y154.F2    net (fanout=1)        0.315   ftop/gbe0/N1101
    SLICE_X108Y154.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.F4    net (fanout=14)       0.810   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X107Y134.G1    net (fanout=3)        1.722   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X107Y134.Y     Tilo                  0.561   ftop/gbe0/rxHdr_sV<112>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X105Y138.G1    net (fanout=117)      1.217   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X105Y138.CLK   Tgck                  0.601   ftop/gbe0/rxHdr_sV<53>
                                                       ftop/gbe0/rxHdr_sV_D_IN<52>1
                                                       ftop/gbe0/rxHdr_sV_52
    -------------------------------------------------  ---------------------------
    Total                                     14.031ns (7.026ns logic, 7.005ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_7 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      13.918ns (Levels of Logic = 10)
  Clock Path Skew:      -0.259ns (0.561 - 0.820)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_7 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y181.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_7
    SLICE_X113Y180.F1    net (fanout=2)        0.744   ftop/gbe0/dcp_dcp_lastTag<7>
    SLICE_X113Y180.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978120
    SLICE_X110Y175.G3    net (fanout=1)        0.828   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978120
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978136
    SLICE_X110Y175.F3    net (fanout=3)        0.040   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
    SLICE_X110Y175.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X106Y177.G2    net (fanout=1)        0.543   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X106Y177.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X106Y177.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X106Y177.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X104Y173.F3    net (fanout=1)        0.487   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X104Y173.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y146.G3     net (fanout=84)       1.151   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y146.F4     net (fanout=58)       0.177   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y146.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y148.G1     net (fanout=7)        0.447   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y148.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y147.F1     net (fanout=43)       1.134   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y147.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<33>_SW0
    SLICE_X95Y147.SR     net (fanout=1)        1.361   ftop/gbe0/dcp_dcp_dcpRespF/N36
    SLICE_X95Y147.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     13.918ns (6.985ns logic, 6.933ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_66 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.119ns (Levels of Logic = 17)
  Clock Path Skew:      -0.042ns (0.052 - 0.094)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/rxHdr_sV_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y130.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X110Y121.F2    net (fanout=3)        1.608   ftop/gbe0/rxHdr_sV<68>
    SLICE_X110Y121.COUT  Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.G2    net (fanout=3)        1.553   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/N1101
                                                       ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d5861
    SLICE_X110Y154.F4    net (fanout=2)        0.045   ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d586
    SLICE_X110Y154.X     Tilo                  0.601   ftop/gbe0/N1101
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data_SW1
    SLICE_X108Y154.F2    net (fanout=1)        0.315   ftop/gbe0/N1101
    SLICE_X108Y154.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.F4    net (fanout=14)       0.810   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X107Y134.G1    net (fanout=3)        1.722   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X107Y134.Y     Tilo                  0.561   ftop/gbe0/rxHdr_sV<112>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X108Y127.G3    net (fanout=117)      1.126   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X108Y127.CLK   Tgck                  0.671   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_D_IN<66>1
                                                       ftop/gbe0/rxHdr_sV_66
    -------------------------------------------------  ---------------------------
    Total                                     14.119ns (6.940ns logic, 7.179ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_43 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.050ns (Levels of Logic = 17)
  Clock Path Skew:      -0.104ns (0.658 - 0.762)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/rxHdr_sV_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y130.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X110Y121.F2    net (fanout=3)        1.608   ftop/gbe0/rxHdr_sV<68>
    SLICE_X110Y121.COUT  Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.G2    net (fanout=3)        1.553   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/N1101
                                                       ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d5861
    SLICE_X110Y154.F4    net (fanout=2)        0.045   ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d586
    SLICE_X110Y154.X     Tilo                  0.601   ftop/gbe0/N1101
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data_SW1
    SLICE_X108Y154.F2    net (fanout=1)        0.315   ftop/gbe0/N1101
    SLICE_X108Y154.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.F4    net (fanout=14)       0.810   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X107Y134.G1    net (fanout=3)        1.722   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X107Y134.Y     Tilo                  0.561   ftop/gbe0/rxHdr_sV<112>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X109Y142.F4    net (fanout=117)      1.126   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X109Y142.CLK   Tfck                  0.602   ftop/gbe0/rxHdr_sV<43>
                                                       ftop/gbe0/rxHdr_sV_D_IN<43>1
                                                       ftop/gbe0/rxHdr_sV_43
    -------------------------------------------------  ---------------------------
    Total                                     14.050ns (6.871ns logic, 7.179ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_58 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.050ns (Levels of Logic = 17)
  Clock Path Skew:      -0.095ns (0.667 - 0.762)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/rxHdr_sV_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y130.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X110Y121.F2    net (fanout=3)        1.608   ftop/gbe0/rxHdr_sV<68>
    SLICE_X110Y121.COUT  Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.G2    net (fanout=3)        1.553   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/N1101
                                                       ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d5861
    SLICE_X110Y154.F4    net (fanout=2)        0.045   ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d586
    SLICE_X110Y154.X     Tilo                  0.601   ftop/gbe0/N1101
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data_SW1
    SLICE_X108Y154.F2    net (fanout=1)        0.315   ftop/gbe0/N1101
    SLICE_X108Y154.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.F4    net (fanout=14)       0.810   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X107Y134.G1    net (fanout=3)        1.722   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X107Y134.Y     Tilo                  0.561   ftop/gbe0/rxHdr_sV<112>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X109Y140.G4    net (fanout=117)      1.127   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X109Y140.CLK   Tgck                  0.601   ftop/gbe0/rxHdr_sV<59>
                                                       ftop/gbe0/rxHdr_sV_D_IN<58>1
                                                       ftop/gbe0/rxHdr_sV_58
    -------------------------------------------------  ---------------------------
    Total                                     14.050ns (6.870ns logic, 7.180ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_59 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.050ns (Levels of Logic = 17)
  Clock Path Skew:      -0.095ns (0.667 - 0.762)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/rxHdr_sV_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y130.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X110Y121.F2    net (fanout=3)        1.608   ftop/gbe0/rxHdr_sV<68>
    SLICE_X110Y121.COUT  Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.G2    net (fanout=3)        1.553   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/N1101
                                                       ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d5861
    SLICE_X110Y154.F4    net (fanout=2)        0.045   ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d586
    SLICE_X110Y154.X     Tilo                  0.601   ftop/gbe0/N1101
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data_SW1
    SLICE_X108Y154.F2    net (fanout=1)        0.315   ftop/gbe0/N1101
    SLICE_X108Y154.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.F4    net (fanout=14)       0.810   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X107Y134.G1    net (fanout=3)        1.722   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X107Y134.Y     Tilo                  0.561   ftop/gbe0/rxHdr_sV<112>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X109Y140.F4    net (fanout=117)      1.126   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X109Y140.CLK   Tfck                  0.602   ftop/gbe0/rxHdr_sV<59>
                                                       ftop/gbe0/rxHdr_sV_D_IN<59>1
                                                       ftop/gbe0/rxHdr_sV_59
    -------------------------------------------------  ---------------------------
    Total                                     14.050ns (6.871ns logic, 7.179ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_67 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.103ns (Levels of Logic = 17)
  Clock Path Skew:      -0.042ns (0.052 - 0.094)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/rxHdr_sV_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y130.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X110Y121.F2    net (fanout=3)        1.608   ftop/gbe0/rxHdr_sV<68>
    SLICE_X110Y121.COUT  Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.G2    net (fanout=3)        1.553   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/N1101
                                                       ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d5861
    SLICE_X110Y154.F4    net (fanout=2)        0.045   ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d586
    SLICE_X110Y154.X     Tilo                  0.601   ftop/gbe0/N1101
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data_SW1
    SLICE_X108Y154.F2    net (fanout=1)        0.315   ftop/gbe0/N1101
    SLICE_X108Y154.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.F4    net (fanout=14)       0.810   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X107Y134.G1    net (fanout=3)        1.722   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X107Y134.Y     Tilo                  0.561   ftop/gbe0/rxHdr_sV<112>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X108Y127.F3    net (fanout=117)      1.125   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X108Y127.CLK   Tfck                  0.656   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_D_IN<67>1
                                                       ftop/gbe0/rxHdr_sV_67
    -------------------------------------------------  ---------------------------
    Total                                     14.103ns (6.925ns logic, 7.178ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_42 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.038ns (Levels of Logic = 17)
  Clock Path Skew:      -0.104ns (0.658 - 0.762)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/rxHdr_sV_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y130.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X110Y121.F2    net (fanout=3)        1.608   ftop/gbe0/rxHdr_sV<68>
    SLICE_X110Y121.COUT  Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.G2    net (fanout=3)        1.553   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/N1101
                                                       ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d5861
    SLICE_X110Y154.F4    net (fanout=2)        0.045   ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d586
    SLICE_X110Y154.X     Tilo                  0.601   ftop/gbe0/N1101
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data_SW1
    SLICE_X108Y154.F2    net (fanout=1)        0.315   ftop/gbe0/N1101
    SLICE_X108Y154.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.F4    net (fanout=14)       0.810   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X107Y134.G1    net (fanout=3)        1.722   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X107Y134.Y     Tilo                  0.561   ftop/gbe0/rxHdr_sV<112>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X109Y142.G4    net (fanout=117)      1.115   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X109Y142.CLK   Tgck                  0.601   ftop/gbe0/rxHdr_sV<43>
                                                       ftop/gbe0/rxHdr_sV_D_IN<42>1
                                                       ftop/gbe0/rxHdr_sV_42
    -------------------------------------------------  ---------------------------
    Total                                     14.038ns (6.870ns logic, 7.168ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      13.900ns (Levels of Logic = 10)
  Clock Path Skew:      -0.242ns (0.568 - 0.810)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y175.YQ    Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X112Y178.G4    net (fanout=4)        1.280   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X112Y178.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997853
    SLICE_X110Y175.G4    net (fanout=1)        0.662   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997853
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978136
    SLICE_X110Y175.F3    net (fanout=3)        0.040   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
    SLICE_X110Y175.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X106Y177.G2    net (fanout=1)        0.543   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X106Y177.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X106Y177.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X106Y177.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X104Y173.F3    net (fanout=1)        0.487   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X104Y173.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y146.G3     net (fanout=84)       1.151   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y146.F4     net (fanout=58)       0.177   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y146.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y148.G1     net (fanout=7)        0.447   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y148.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X90Y147.G4     net (fanout=43)       1.310   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X90Y147.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N22
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<2>_SW0
    SLICE_X96Y146.SR     net (fanout=1)        0.725   ftop/gbe0/dcp_dcp_dcpRespF/N44
    SLICE_X96Y146.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.900ns (7.057ns logic, 6.843ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_95 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.115ns (Levels of Logic = 17)
  Clock Path Skew:      -0.027ns (0.067 - 0.094)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/rxHdr_sV_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y130.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X110Y121.F2    net (fanout=3)        1.608   ftop/gbe0/rxHdr_sV<68>
    SLICE_X110Y121.COUT  Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.G2    net (fanout=3)        1.553   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/N1101
                                                       ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d5861
    SLICE_X110Y154.F4    net (fanout=2)        0.045   ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d586
    SLICE_X110Y154.X     Tilo                  0.601   ftop/gbe0/N1101
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data_SW1
    SLICE_X108Y154.F2    net (fanout=1)        0.315   ftop/gbe0/N1101
    SLICE_X108Y154.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.F4    net (fanout=14)       0.810   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X107Y134.G1    net (fanout=3)        1.722   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X107Y134.Y     Tilo                  0.561   ftop/gbe0/rxHdr_sV<112>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X109Y129.F2    net (fanout=117)      1.191   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X109Y129.CLK   Tfck                  0.602   ftop/gbe0/rxHdr_sV<95>
                                                       ftop/gbe0/rxHdr_sV_D_IN<95>1
                                                       ftop/gbe0/rxHdr_sV_95
    -------------------------------------------------  ---------------------------
    Total                                     14.115ns (6.871ns logic, 7.244ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      13.971ns (Levels of Logic = 17)
  Clock Path Skew:      -0.165ns (0.597 - 0.762)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/rxHdr_sV_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y130.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X110Y121.F2    net (fanout=3)        1.608   ftop/gbe0/rxHdr_sV<68>
    SLICE_X110Y121.COUT  Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.G2    net (fanout=3)        1.553   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/N1101
                                                       ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d5861
    SLICE_X110Y154.F4    net (fanout=2)        0.045   ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d586
    SLICE_X110Y154.X     Tilo                  0.601   ftop/gbe0/N1101
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data_SW1
    SLICE_X108Y154.F2    net (fanout=1)        0.315   ftop/gbe0/N1101
    SLICE_X108Y154.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.F4    net (fanout=14)       0.810   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X107Y134.G1    net (fanout=3)        1.722   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X107Y134.Y     Tilo                  0.561   ftop/gbe0/rxHdr_sV<112>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X105Y142.G4    net (fanout=117)      1.048   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X105Y142.CLK   Tgck                  0.601   ftop/gbe0/rxHdr_sV<5>
                                                       ftop/gbe0/rxHdr_sV_D_IN<4>1
                                                       ftop/gbe0/rxHdr_sV_4
    -------------------------------------------------  ---------------------------
    Total                                     13.971ns (6.870ns logic, 7.101ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_5 (FF)
  Requirement:          12.000ns
  Data Path Delay:      13.971ns (Levels of Logic = 17)
  Clock Path Skew:      -0.165ns (0.597 - 0.762)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/rxHdr_sV_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y130.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X110Y121.F2    net (fanout=3)        1.608   ftop/gbe0/rxHdr_sV<68>
    SLICE_X110Y121.COUT  Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.G2    net (fanout=3)        1.553   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/N1101
                                                       ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d5861
    SLICE_X110Y154.F4    net (fanout=2)        0.045   ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d586
    SLICE_X110Y154.X     Tilo                  0.601   ftop/gbe0/N1101
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data_SW1
    SLICE_X108Y154.F2    net (fanout=1)        0.315   ftop/gbe0/N1101
    SLICE_X108Y154.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.F4    net (fanout=14)       0.810   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X107Y134.G1    net (fanout=3)        1.722   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X107Y134.Y     Tilo                  0.561   ftop/gbe0/rxHdr_sV<112>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X105Y142.F4    net (fanout=117)      1.047   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X105Y142.CLK   Tfck                  0.602   ftop/gbe0/rxHdr_sV<5>
                                                       ftop/gbe0/rxHdr_sV_D_IN<5>1
                                                       ftop/gbe0/rxHdr_sV_5
    -------------------------------------------------  ---------------------------
    Total                                     13.971ns (6.871ns logic, 7.100ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      13.872ns (Levels of Logic = 10)
  Clock Path Skew:      -0.259ns (0.561 - 0.820)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y181.YQ    Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X113Y180.F2    net (fanout=2)        0.623   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X113Y180.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978120
    SLICE_X110Y175.G3    net (fanout=1)        0.828   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978120
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978136
    SLICE_X110Y175.F3    net (fanout=3)        0.040   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
    SLICE_X110Y175.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X106Y177.G2    net (fanout=1)        0.543   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X106Y177.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X106Y177.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X106Y177.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X104Y173.F3    net (fanout=1)        0.487   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X104Y173.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y146.G3     net (fanout=84)       1.151   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y146.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y146.F4     net (fanout=58)       0.177   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y146.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X98Y148.G1     net (fanout=7)        0.447   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X98Y148.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X94Y147.F1     net (fanout=43)       1.134   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X94Y147.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<33>_SW0
    SLICE_X95Y147.SR     net (fanout=1)        1.361   ftop/gbe0/dcp_dcp_dcpRespF/N36
    SLICE_X95Y147.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     13.872ns (7.060ns logic, 6.812ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_0 (FF)
  Destination:          ftop/gbe0/rxHdr_sV_66 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.010ns (Levels of Logic = 18)
  Clock Path Skew:      -0.120ns (0.408 - 0.528)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_0 to ftop/gbe0/rxHdr_sV_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y111.YQ    Tcko                  0.596   ftop/gbe0/macAddress<1>
                                                       ftop/gbe0/macAddress_0
    SLICE_X110Y120.F1    net (fanout=3)        1.343   ftop/gbe0/macAddress<0>
    SLICE_X110Y120.COUT  Topcyf                1.133   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<1>
    SLICE_X110Y121.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<1>
    SLICE_X110Y121.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<3>
    SLICE_X110Y122.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<5>
    SLICE_X110Y123.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<7>
    SLICE_X110Y124.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<9>
    SLICE_X110Y125.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<11>
    SLICE_X110Y126.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<13>
    SLICE_X110Y127.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<15>
    SLICE_X110Y128.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<17>
    SLICE_X110Y129.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<19>
    SLICE_X110Y130.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X110Y131.COUT  Tbyp                  0.156   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.G2    net (fanout=3)        1.553   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/N1101
                                                       ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d5861
    SLICE_X110Y154.F4    net (fanout=2)        0.045   ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d586
    SLICE_X110Y154.X     Tilo                  0.601   ftop/gbe0/N1101
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data_SW1
    SLICE_X108Y154.F2    net (fanout=1)        0.315   ftop/gbe0/N1101
    SLICE_X108Y154.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.F4    net (fanout=14)       0.810   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y171.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
                                                       ftop/gbe0/WILL_FIRE_RL_rx_drop_frame1
    SLICE_X107Y134.G1    net (fanout=3)        1.722   ftop/gbe0/WILL_FIRE_RL_rx_drop_frame
    SLICE_X107Y134.Y     Tilo                  0.561   ftop/gbe0/rxHdr_sV<112>
                                                       ftop/gbe0/rxHdr_sV_or0000
    SLICE_X108Y127.G3    net (fanout=117)      1.126   ftop/gbe0/rxHdr_sV_or0000
    SLICE_X108Y127.CLK   Tgck                  0.671   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_D_IN<66>1
                                                       ftop/gbe0/rxHdr_sV_66
    -------------------------------------------------  ---------------------------
    Total                                     14.010ns (7.096ns logic, 6.914ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.560ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.435 - 0.378)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y192.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X108Y192.BX    net (fanout=2)        0.316   ftop/gbe0/rxDCPMesg<25>
    SLICE_X108Y192.CLK   Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.244ns logic, 0.316ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.435 - 0.378)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y192.YQ    Tcko                  0.419   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X108Y192.BY    net (fanout=2)        0.312   ftop/gbe0/rxDCPMesg<24>
    SLICE_X108Y192.CLK   Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.289ns logic, 0.312ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_21 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.770ns (Levels of Logic = 0)
  Clock Path Skew:      0.125ns (0.814 - 0.689)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_21 to ftop/gbe0/rxDCPMesg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y191.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<21>
                                                       ftop/gbe0/rxDCPMesg_21
    SLICE_X113Y193.BX    net (fanout=3)        0.312   ftop/gbe0/rxDCPMesg<21>
    SLICE_X113Y193.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<29>
                                                       ftop/gbe0/rxDCPMesg_29
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.458ns logic, 0.312ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.701ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_15 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.437 - 0.364)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_15 to ftop/gbe0/rxDCPMesg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y197.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<15>
                                                       ftop/gbe0/rxDCPMesg_15
    SLICE_X111Y196.BX    net (fanout=3)        0.316   ftop/gbe0/rxDCPMesg<15>
    SLICE_X111Y196.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<23>
                                                       ftop/gbe0/rxDCPMesg_23
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_29 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.824ns (Levels of Logic = 0)
  Clock Path Skew:      0.120ns (0.812 - 0.692)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_29 to ftop/gbe0/rxDCPMesg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y193.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<29>
                                                       ftop/gbe0/rxDCPMesg_29
    SLICE_X113Y190.BX    net (fanout=2)        0.366   ftop/gbe0/rxDCPMesg<29>
    SLICE_X113Y190.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<37>
                                                       ftop/gbe0/rxDCPMesg_37
    -------------------------------------------------  ---------------------------
    Total                                      0.824ns (0.458ns logic, 0.366ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.714ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_20 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.125ns (0.814 - 0.689)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_20 to ftop/gbe0/rxDCPMesg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y191.YQ    Tcko                  0.419   ftop/gbe0/rxDCPMesg<21>
                                                       ftop/gbe0/rxDCPMesg_20
    SLICE_X113Y193.BY    net (fanout=3)        0.298   ftop/gbe0/rxDCPMesg<20>
    SLICE_X113Y193.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/rxDCPMesg<29>
                                                       ftop/gbe0/rxDCPMesg_28
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.541ns logic, 0.298ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.373 - 0.317)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_3 to ftop/gbe0/dcp_cpRespAF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y113.XQ    Tcko                  0.396   ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<3>
                                                       ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_3
    SLICE_X99Y113.BX     net (fanout=2)        0.315   ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<3>
    SLICE_X99Y113.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpRespAF/dGDeqPtr<3>
                                                       ftop/gbe0/dcp_cpRespAF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.458ns logic, 0.315ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_33 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 0)
  Clock Path Skew:      0.245ns (0.718 - 0.473)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_33 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y130.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpRespAF_dD_OUT<33>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_33
    SLICE_X90Y137.BX     net (fanout=2)        0.484   ftop/gbe0/dcp_cpRespAF_dD_OUT<33>
    SLICE_X90Y137.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<33>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_33
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.498ns logic, 0.484ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqAF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.003 - 0.002)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqAF/sSyncReg1_1 to ftop/gbe0/dcp_cpReqAF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y153.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>
                                                       ftop/gbe0/dcp_cpReqAF/sSyncReg1_1
    SLICE_X85Y152.BX     net (fanout=1)        0.287   ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>
    SLICE_X85Y152.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpReqAF/sDeqPtr<1>
                                                       ftop/gbe0/dcp_cpReqAF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.746ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_31 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.742ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.010 - 0.014)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_31 to ftop/gbe0/rxDCPMesg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y194.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<31>
                                                       ftop/gbe0/rxDCPMesg_31
    SLICE_X113Y196.BX    net (fanout=2)        0.284   ftop/gbe0/rxDCPMesg<31>
    SLICE_X113Y196.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<39>
                                                       ftop/gbe0/rxDCPMesg_39
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.458ns logic, 0.284ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_28 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.120ns (0.812 - 0.692)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_28 to ftop/gbe0/rxDCPMesg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y193.YQ    Tcko                  0.419   ftop/gbe0/rxDCPMesg<29>
                                                       ftop/gbe0/rxDCPMesg_28
    SLICE_X113Y190.BY    net (fanout=2)        0.326   ftop/gbe0/rxDCPMesg<28>
    SLICE_X113Y190.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/rxDCPMesg<37>
                                                       ftop/gbe0/rxDCPMesg_36
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.541ns logic, 0.326ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.365 - 0.290)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_3
    SLICE_X101Y182.BX    net (fanout=1)        0.344   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<3>
    SLICE_X101Y182.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.479ns logic, 0.344ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.754ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_1 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.432 - 0.371)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_1 to ftop/gbe0/rxDCPMesg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y182.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<1>
                                                       ftop/gbe0/rxDCPMesg_1
    SLICE_X111Y184.BX    net (fanout=2)        0.357   ftop/gbe0/rxDCPMesg<1>
    SLICE_X111Y184.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<9>
                                                       ftop/gbe0/rxDCPMesg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.458ns logic, 0.357ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/txEgressCnt_9 (FF)
  Destination:          ftop/gbe0/txEgressCntCP/sDataSyncIn_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.483 - 0.444)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/txEgressCnt_9 to ftop/gbe0/txEgressCntCP/sDataSyncIn_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y50.YQ     Tcko                  0.419   ftop/gbe0/txEgressCnt<8>
                                                       ftop/gbe0/txEgressCnt_9
    SLICE_X113Y51.BX     net (fanout=2)        0.315   ftop/gbe0/txEgressCnt<9>
    SLICE_X113Y51.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/txEgressCntCP/sDataSyncIn<9>
                                                       ftop/gbe0/txEgressCntCP/sDataSyncIn_9
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.481ns logic, 0.315ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.760ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.040 - 0.034)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dSyncReg1_1 to ftop/gbe0/dcp_cpRespAF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y111.XQ     Tcko                  0.417   ftop/gbe0/dcp_cpRespAF/dSyncReg1<1>
                                                       ftop/gbe0/dcp_cpRespAF/dSyncReg1_1
    SLICE_X99Y110.BX     net (fanout=1)        0.287   ftop/gbe0/dcp_cpRespAF/dSyncReg1<1>
    SLICE_X99Y110.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpRespAF/dEnqPtr<1>
                                                       ftop/gbe0/dcp_cpRespAF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.030 - 0.025)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y179.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X101Y178.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X101Y178.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.320 - 0.251)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y155.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>
                                                       ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1
    SLICE_X92Y155.G2     net (fanout=64)       0.437   ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>
    SLICE_X92Y155.CLK    Tah         (-Th)     0.001   ftop/gbe0/dcp_cpReqAF/_varindex0000<14>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.395ns logic, 0.437ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.320 - 0.251)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y155.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>
                                                       ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1
    SLICE_X92Y155.G2     net (fanout=64)       0.437   ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>
    SLICE_X92Y155.CLK    Tah         (-Th)     0.001   ftop/gbe0/dcp_cpReqAF/_varindex0000<14>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.395ns logic, 0.437ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.320 - 0.251)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y155.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>
                                                       ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1
    SLICE_X92Y154.G2     net (fanout=64)       0.437   ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>
    SLICE_X92Y154.CLK    Tah         (-Th)     0.001   ftop/gbe0/dcp_cpReqAF/_varindex0000<29>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.395ns logic, 0.437ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.320 - 0.251)
  Source Clock:         gmii_sysclk_IBUFG rising at 12.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y155.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>
                                                       ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1
    SLICE_X92Y154.G2     net (fanout=64)       0.437   ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>
    SLICE_X92Y154.CLK    Tah         (-Th)     0.001   ftop/gbe0/dcp_cpReqAF/_varindex0000<29>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.395ns logic, 0.437ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_3/SR
  Location pin: SLICE_X86Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_3/SR
  Location pin: SLICE_X86Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_2/SR
  Location pin: SLICE_X86Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_2/SR
  Location pin: SLICE_X86Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X68Y48.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X68Y48.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_0/SR
  Location pin: SLICE_X68Y48.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_0/SR
  Location pin: SLICE_X68Y48.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X86Y192.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X86Y192.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X86Y192.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X86Y192.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rst/SR
  Logical resource: ftop/gbe0/phyRst/rst/SR
  Location pin: SLICE_X114Y176.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rst/SR
  Logical resource: ftop/gbe0/phyRst/rst/SR
  Location pin: SLICE_X114Y176.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_1/SR
  Location pin: SLICE_X66Y45.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_1/SR
  Location pin: SLICE_X66Y45.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_0/SR
  Location pin: SLICE_X66Y45.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_0/SR
  Location pin: SLICE_X66Y45.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X86Y189.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X86Y189.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.242ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      9.031ns (Levels of Logic = 4)
  Clock Path Skew:      -0.211ns (0.259 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y170.CE     net (fanout=18)       2.142   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y170.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      9.031ns (3.030ns logic, 6.001ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          12.000ns
  Data Path Delay:      9.031ns (Levels of Logic = 4)
  Clock Path Skew:      -0.211ns (0.259 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y170.CE     net (fanout=18)       2.142   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y170.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      9.031ns (3.030ns logic, 6.001ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          12.000ns
  Data Path Delay:      9.041ns (Levels of Logic = 4)
  Clock Path Skew:      -0.196ns (0.274 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y170.CE     net (fanout=18)       2.152   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y170.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      9.041ns (3.030ns logic, 6.011ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          12.000ns
  Data Path Delay:      9.041ns (Levels of Logic = 4)
  Clock Path Skew:      -0.196ns (0.274 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y170.CE     net (fanout=18)       2.152   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y170.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      9.041ns (3.030ns logic, 6.011ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          12.000ns
  Data Path Delay:      9.035ns (Levels of Logic = 4)
  Clock Path Skew:      -0.200ns (0.270 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y171.CE     net (fanout=18)       2.146   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y171.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      9.035ns (3.030ns logic, 6.005ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          12.000ns
  Data Path Delay:      9.035ns (Levels of Logic = 4)
  Clock Path Skew:      -0.200ns (0.270 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y171.CE     net (fanout=18)       2.146   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y171.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      9.035ns (3.030ns logic, 6.005ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          12.000ns
  Data Path Delay:      9.039ns (Levels of Logic = 4)
  Clock Path Skew:      -0.192ns (0.278 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y168.CE     net (fanout=18)       2.150   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y168.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      9.039ns (3.030ns logic, 6.009ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          12.000ns
  Data Path Delay:      9.039ns (Levels of Logic = 4)
  Clock Path Skew:      -0.192ns (0.278 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y168.CE     net (fanout=18)       2.150   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y168.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      9.039ns (3.030ns logic, 6.009ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          12.000ns
  Data Path Delay:      8.872ns (Levels of Logic = 4)
  Clock Path Skew:      -0.211ns (0.259 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X86Y170.CE     net (fanout=18)       1.983   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X86Y170.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      8.872ns (3.030ns logic, 5.842ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      8.872ns (Levels of Logic = 4)
  Clock Path Skew:      -0.211ns (0.259 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X86Y170.CE     net (fanout=18)       1.983   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X86Y170.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      8.872ns (3.030ns logic, 5.842ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          12.000ns
  Data Path Delay:      8.872ns (Levels of Logic = 4)
  Clock Path Skew:      -0.211ns (0.259 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X86Y171.CE     net (fanout=18)       1.983   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X86Y171.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      8.872ns (3.030ns logic, 5.842ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          12.000ns
  Data Path Delay:      8.872ns (Levels of Logic = 4)
  Clock Path Skew:      -0.211ns (0.259 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X86Y171.CE     net (fanout=18)       1.983   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X86Y171.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      8.872ns (3.030ns logic, 5.842ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_31 (FF)
  Requirement:          12.000ns
  Data Path Delay:      8.861ns (Levels of Logic = 4)
  Clock Path Skew:      -0.196ns (0.274 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y171.CE     net (fanout=18)       1.972   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y171.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      8.861ns (3.030ns logic, 5.831ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          12.000ns
  Data Path Delay:      8.861ns (Levels of Logic = 4)
  Clock Path Skew:      -0.196ns (0.274 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y171.CE     net (fanout=18)       1.972   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y171.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      8.861ns (3.030ns logic, 5.831ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          12.000ns
  Data Path Delay:      8.793ns (Levels of Logic = 4)
  Clock Path Skew:      -0.207ns (0.263 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y168.CE     net (fanout=18)       1.904   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y168.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      8.793ns (3.030ns logic, 5.763ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          12.000ns
  Data Path Delay:      8.793ns (Levels of Logic = 4)
  Clock Path Skew:      -0.207ns (0.263 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y168.CE     net (fanout=18)       1.904   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y168.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      8.793ns (3.030ns logic, 5.763ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          12.000ns
  Data Path Delay:      8.805ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.275 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y169.CE     net (fanout=18)       1.916   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y169.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      8.805ns (3.030ns logic, 5.775ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      8.805ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.275 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y168.CE     net (fanout=18)       1.916   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y168.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      8.805ns (3.030ns logic, 5.775ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      8.805ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.275 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y168.CE     net (fanout=18)       1.916   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y168.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      8.805ns (3.030ns logic, 5.775ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          12.000ns
  Data Path Delay:      8.805ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.275 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y187.F2    net (fanout=3)        1.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y187.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X109Y186.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y179.G2    net (fanout=4)        1.160   ftop/gbe0/gmac/N31
    SLICE_X102Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y186.F4    net (fanout=34)       1.085   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y169.CE     net (fanout=18)       1.916   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y169.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      8.805ns (3.030ns logic, 5.775ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (0.621 - 0.526)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y167.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X92Y169.BX     net (fanout=2)        0.330   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X92Y169.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.498ns logic, 0.330ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.790ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.324 - 0.278)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y166.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X95Y166.BX     net (fanout=2)        0.332   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X95Y166.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.790ns (0.458ns logic, 0.332ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.023 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y169.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X97Y168.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X97Y168.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.458ns logic, 0.318ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.010 - 0.007)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y187.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X96Y186.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X96Y186.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.790ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.885ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (0.621 - 0.526)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y167.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    SLICE_X92Y169.BY     net (fanout=2)        0.329   ftop/gbe0/gmac/rxRS_rxPipe<16>
    SLICE_X92Y169.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (0.556ns logic, 0.329ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y169.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X95Y169.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X95Y169.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.013 - 0.011)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y180.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X103Y180.BX    net (fanout=2)        0.319   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X103Y180.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.479ns logic, 0.319ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.013 - 0.020)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y178.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X103Y181.BX    net (fanout=2)        0.312   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X103Y181.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.479ns logic, 0.312ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.300 - 0.276)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y166.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X92Y167.BX     net (fanout=2)        0.324   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X92Y167.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.498ns logic, 0.324ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.011 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y193.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X94Y192.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X94Y192.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.818ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.008 - 0.009)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y190.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X101Y188.BX    net (fanout=7)        0.337   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X101Y188.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.818ns (0.481ns logic, 0.337ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y183.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X100Y182.BX    net (fanout=2)        0.319   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X100Y182.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.519ns logic, 0.319ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.839ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.017 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y190.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X94Y191.BX     net (fanout=4)        0.345   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X94Y191.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.498ns logic, 0.345ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_6 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.381 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_6 to ftop/gbe0/gmac/rxRS_rxPipe_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y171.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_6
    SLICE_X101Y171.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<6>
    SLICE_X101Y171.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.541ns logic, 0.326ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.860ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.300 - 0.276)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y166.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X92Y167.BY     net (fanout=2)        0.328   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X92Y167.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.556ns logic, 0.328ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.048 - 0.041)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y168.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X102Y168.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X102Y168.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.010 - 0.007)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y187.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X96Y186.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X96Y186.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.324 - 0.278)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y166.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    SLICE_X95Y166.BY     net (fanout=2)        0.371   ftop/gbe0/gmac/rxRS_rxPipe<10>
    SLICE_X95Y166.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.541ns logic, 0.371ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y202.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X110Y203.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X110Y203.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.875ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.874ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.008 - 0.009)
  Source Clock:         gmii_rx_clk_BUFGP rising at 12.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y190.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X101Y188.BY    net (fanout=6)        0.356   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X101Y188.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.874ns (0.518ns logic, 0.356ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X102Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X102Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X94Y193.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X94Y193.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X94Y193.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X94Y193.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X110Y203.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X110Y203.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X94Y191.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X94Y191.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X94Y191.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X94Y191.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X94Y192.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X94Y192.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X94Y192.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X94Y192.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X96Y186.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X96Y186.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X96Y186.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X96Y186.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 121416936 paths analyzed, 46040 endpoints analyzed, 2572 failing endpoints
 2572 timing errors detected. (2572 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.951ns.
--------------------------------------------------------------------------------
Slack (setup path):     -8.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_428 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.823ns (Levels of Logic = 15)
  Clock Path Skew:      -0.128ns (0.747 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_428
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y106.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y106.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X28Y105.G2     net (fanout=3)        0.362   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X31Y102.G3     net (fanout=4)        1.127   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X31Y102.Y      Tilo                  0.561   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X26Y103.G1     net (fanout=703)      1.259   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X26Y103.Y      Tilo                  0.616   ftop/edp0/x__h55201<120>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X27Y93.G4      net (fanout=37)       1.042   ftop/edp0/N197
    SLICE_X27Y93.Y       Tilo                  0.561   ftop/edp0/x__h55201<154>
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X32Y80.G4      net (fanout=4)        2.321   ftop/edp0/x__h55201<152>
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152_SW0_SW0
    SLICE_X32Y80.F1      net (fanout=2)        0.770   ftop/edp0/N2054
    SLICE_X32Y80.X       Tilo                  0.601   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152
    SLICE_X28Y77.G4      net (fanout=3)        0.771   ftop/edp0/Sh4152
    SLICE_X28Y77.X       Tif5x                 0.853   ftop/edp0/Sh4956
                                                       ftop/edp0/Sh495628_F
                                                       ftop/edp0/Sh495628
    SLICE_X22Y77.G1      net (fanout=4)        1.230   ftop/edp0/Sh4956
    SLICE_X22Y77.X       Tif5x                 0.853   ftop/edp0/Sh5772
                                                       ftop/edp0/Sh57722
                                                       ftop/edp0/Sh5772_f5
    SLICE_X14Y78.G1      net (fanout=7)        1.107   ftop/edp0/Sh5772
    SLICE_X14Y78.Y       Tilo                  0.616   ftop/edp0/Sh6572
                                                       ftop/edp0/Sh6572_SW0_SW0
    SLICE_X14Y78.F4      net (fanout=1)        0.035   ftop/edp0/Sh6572_SW0_SW0/O
    SLICE_X14Y78.X       Tilo                  0.601   ftop/edp0/Sh6572
                                                       ftop/edp0/Sh6572
    SLICE_X7Y77.G4       net (fanout=3)        1.321   ftop/edp0/Sh6572
    SLICE_X7Y77.CLK      Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<428>
                                                       ftop/edp0/edp_dgdpTx_vec_428_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_428
    -------------------------------------------------  ---------------------------
    Total                                     23.823ns (10.110ns logic, 13.713ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_480 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.689ns (Levels of Logic = 15)
  Clock Path Skew:      -0.231ns (0.644 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_480
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y106.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y106.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X28Y105.G2     net (fanout=3)        0.362   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X31Y102.G3     net (fanout=4)        1.127   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X31Y102.Y      Tilo                  0.561   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X26Y103.G1     net (fanout=703)      1.259   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X26Y103.Y      Tilo                  0.616   ftop/edp0/x__h55201<120>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X27Y93.G4      net (fanout=37)       1.042   ftop/edp0/N197
    SLICE_X27Y93.Y       Tilo                  0.561   ftop/edp0/x__h55201<154>
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X32Y80.G4      net (fanout=4)        2.321   ftop/edp0/x__h55201<152>
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152_SW0_SW0
    SLICE_X32Y80.F1      net (fanout=2)        0.770   ftop/edp0/N2054
    SLICE_X32Y80.X       Tilo                  0.601   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152
    SLICE_X32Y76.G2      net (fanout=3)        0.547   ftop/edp0/Sh4152
    SLICE_X32Y76.X       Tif5x                 0.853   ftop/edp0/Sh4960
                                                       ftop/edp0/Sh496031_F
                                                       ftop/edp0/Sh496031
    SLICE_X26Y62.G1      net (fanout=6)        1.763   ftop/edp0/Sh4960
    SLICE_X26Y62.X       Tif5x                 0.853   ftop/edp0/Sh5760
                                                       ftop/edp0/Sh576028_F
                                                       ftop/edp0/Sh576028
    SLICE_X21Y52.F4      net (fanout=12)       1.141   ftop/edp0/Sh5760
    SLICE_X21Y52.X       Tilo                  0.562   ftop/edp0/edp_dgdpTx_vec<461>
                                                       ftop/edp0/Sh6624_SW4
    SLICE_X20Y59.G1      net (fanout=1)        0.842   ftop/edp0/N2784
    SLICE_X20Y59.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<480>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7782<0>_SW0
    SLICE_X20Y59.F3      net (fanout=1)        0.021   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7782<0>_SW0/O
    SLICE_X20Y59.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<480>
                                                       ftop/edp0/edp_dgdpTx_vec_480_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_480
    -------------------------------------------------  ---------------------------
    Total                                     23.689ns (10.126ns logic, 13.563ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_428 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.789ns (Levels of Logic = 15)
  Clock Path Skew:      -0.128ns (0.747 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_428
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y107.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y107.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X28Y105.G4     net (fanout=2)        0.328   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X31Y102.G3     net (fanout=4)        1.127   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X31Y102.Y      Tilo                  0.561   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X26Y103.G1     net (fanout=703)      1.259   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X26Y103.Y      Tilo                  0.616   ftop/edp0/x__h55201<120>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X27Y93.G4      net (fanout=37)       1.042   ftop/edp0/N197
    SLICE_X27Y93.Y       Tilo                  0.561   ftop/edp0/x__h55201<154>
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X32Y80.G4      net (fanout=4)        2.321   ftop/edp0/x__h55201<152>
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152_SW0_SW0
    SLICE_X32Y80.F1      net (fanout=2)        0.770   ftop/edp0/N2054
    SLICE_X32Y80.X       Tilo                  0.601   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152
    SLICE_X28Y77.G4      net (fanout=3)        0.771   ftop/edp0/Sh4152
    SLICE_X28Y77.X       Tif5x                 0.853   ftop/edp0/Sh4956
                                                       ftop/edp0/Sh495628_F
                                                       ftop/edp0/Sh495628
    SLICE_X22Y77.G1      net (fanout=4)        1.230   ftop/edp0/Sh4956
    SLICE_X22Y77.X       Tif5x                 0.853   ftop/edp0/Sh5772
                                                       ftop/edp0/Sh57722
                                                       ftop/edp0/Sh5772_f5
    SLICE_X14Y78.G1      net (fanout=7)        1.107   ftop/edp0/Sh5772
    SLICE_X14Y78.Y       Tilo                  0.616   ftop/edp0/Sh6572
                                                       ftop/edp0/Sh6572_SW0_SW0
    SLICE_X14Y78.F4      net (fanout=1)        0.035   ftop/edp0/Sh6572_SW0_SW0/O
    SLICE_X14Y78.X       Tilo                  0.601   ftop/edp0/Sh6572
                                                       ftop/edp0/Sh6572
    SLICE_X7Y77.G4       net (fanout=3)        1.321   ftop/edp0/Sh6572
    SLICE_X7Y77.CLK      Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<428>
                                                       ftop/edp0/edp_dgdpTx_vec_428_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_428
    -------------------------------------------------  ---------------------------
    Total                                     23.789ns (10.110ns logic, 13.679ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_184 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.781ns (Levels of Logic = 14)
  Clock Path Skew:      -0.119ns (0.756 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_184
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y106.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y106.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X28Y105.G2     net (fanout=3)        0.362   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X31Y102.G3     net (fanout=4)        1.127   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X31Y102.Y      Tilo                  0.561   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X26Y103.G1     net (fanout=703)      1.259   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X26Y103.Y      Tilo                  0.616   ftop/edp0/x__h55201<120>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X22Y98.F1      net (fanout=37)       0.967   ftop/edp0/N197
    SLICE_X22Y98.X       Tilo                  0.601   ftop/edp0/x__h55201<105>
                                                       ftop/edp0/x__h55201_and0005<5>
    SLICE_X29Y87.G3      net (fanout=4)        2.571   ftop/edp0/x__h55201<105>
    SLICE_X29Y87.Y       Tilo                  0.561   ftop/edp0/Sh4108
                                                       ftop/edp0/Sh4108_SW0
    SLICE_X29Y87.F3      net (fanout=1)        0.336   ftop/edp0/Sh4108_SW0/O
    SLICE_X29Y87.X       Tilo                  0.562   ftop/edp0/Sh4108
                                                       ftop/edp0/Sh4108
    SLICE_X32Y74.F1      net (fanout=4)        1.189   ftop/edp0/Sh4108
    SLICE_X32Y74.X       Tif5x                 0.853   ftop/edp0/Sh4920
                                                       ftop/edp0/Sh492031_G
                                                       ftop/edp0/Sh492031
    SLICE_X30Y61.G4      net (fanout=4)        1.395   ftop/edp0/Sh4920
    SLICE_X30Y61.X       Tif5x                 0.853   ftop/edp0/Sh5720
                                                       ftop/edp0/Sh572028_F
                                                       ftop/edp0/Sh572028
    SLICE_X30Y53.G3      net (fanout=6)        0.750   ftop/edp0/Sh5720
    SLICE_X30Y53.Y       Tilo                  0.616   ftop/edp0/N867
                                                       ftop/edp0/Sh6584_SW0_SW1
    SLICE_X30Y53.F1      net (fanout=3)        0.791   ftop/edp0/N2097
    SLICE_X30Y53.X       Tilo                  0.601   ftop/edp0/N867
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<4>_SW0
    SLICE_X31Y34.SR      net (fanout=1)        0.778   ftop/edp0/N867
    SLICE_X31Y34.CLK     Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<184>
                                                       ftop/edp0/edp_dgdpTx_vec_184
    -------------------------------------------------  ---------------------------
    Total                                     23.781ns (9.888ns logic, 13.893ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_480 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.655ns (Levels of Logic = 15)
  Clock Path Skew:      -0.231ns (0.644 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_480
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y107.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y107.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X28Y105.G4     net (fanout=2)        0.328   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X31Y102.G3     net (fanout=4)        1.127   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X31Y102.Y      Tilo                  0.561   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X26Y103.G1     net (fanout=703)      1.259   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X26Y103.Y      Tilo                  0.616   ftop/edp0/x__h55201<120>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X27Y93.G4      net (fanout=37)       1.042   ftop/edp0/N197
    SLICE_X27Y93.Y       Tilo                  0.561   ftop/edp0/x__h55201<154>
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X32Y80.G4      net (fanout=4)        2.321   ftop/edp0/x__h55201<152>
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152_SW0_SW0
    SLICE_X32Y80.F1      net (fanout=2)        0.770   ftop/edp0/N2054
    SLICE_X32Y80.X       Tilo                  0.601   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152
    SLICE_X32Y76.G2      net (fanout=3)        0.547   ftop/edp0/Sh4152
    SLICE_X32Y76.X       Tif5x                 0.853   ftop/edp0/Sh4960
                                                       ftop/edp0/Sh496031_F
                                                       ftop/edp0/Sh496031
    SLICE_X26Y62.G1      net (fanout=6)        1.763   ftop/edp0/Sh4960
    SLICE_X26Y62.X       Tif5x                 0.853   ftop/edp0/Sh5760
                                                       ftop/edp0/Sh576028_F
                                                       ftop/edp0/Sh576028
    SLICE_X21Y52.F4      net (fanout=12)       1.141   ftop/edp0/Sh5760
    SLICE_X21Y52.X       Tilo                  0.562   ftop/edp0/edp_dgdpTx_vec<461>
                                                       ftop/edp0/Sh6624_SW4
    SLICE_X20Y59.G1      net (fanout=1)        0.842   ftop/edp0/N2784
    SLICE_X20Y59.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<480>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7782<0>_SW0
    SLICE_X20Y59.F3      net (fanout=1)        0.021   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7782<0>_SW0/O
    SLICE_X20Y59.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<480>
                                                       ftop/edp0/edp_dgdpTx_vec_480_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_480
    -------------------------------------------------  ---------------------------
    Total                                     23.655ns (10.126ns logic, 13.529ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_674 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.685ns (Levels of Logic = 15)
  Clock Path Skew:      -0.193ns (0.682 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_674
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y106.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y106.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X28Y105.G2     net (fanout=3)        0.362   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X28Y105.F2     net (fanout=4)        0.379   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X28Y105.X      Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X28Y102.F1     net (fanout=10)       0.686   ftop/edp0/N2
    SLICE_X28Y102.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X29Y100.G3     net (fanout=8)        0.549   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X29Y100.Y      Tilo                  0.561   ftop/edp0/N3002
                                                       ftop/edp0/x__h55201_and0010<1>41
    SLICE_X26Y94.G4      net (fanout=39)       1.674   ftop/edp0/N144
    SLICE_X26Y94.Y       Tilo                  0.616   ftop/edp0/x__h55201<66>
                                                       ftop/edp0/x__h55201_and0009<6>_SW0_SW0
    SLICE_X26Y94.F4      net (fanout=2)        0.045   ftop/edp0/N2676
    SLICE_X26Y94.X       Tilo                  0.601   ftop/edp0/x__h55201<66>
                                                       ftop/edp0/x__h55201_and0009<6>
    SLICE_X25Y94.G1      net (fanout=3)        0.411   ftop/edp0/x__h55201<66>
    SLICE_X25Y94.X       Tif5x                 0.791   ftop/edp0/Sh4066
                                                       ftop/edp0/Sh4066_F
                                                       ftop/edp0/Sh4066
    SLICE_X34Y80.G4      net (fanout=4)        2.516   ftop/edp0/Sh4066
    SLICE_X34Y80.X       Tif5x                 0.853   ftop/edp0/Sh4866
                                                       ftop/edp0/Sh486628_F
                                                       ftop/edp0/Sh486628
    SLICE_X32Y64.F3      net (fanout=4)        0.794   ftop/edp0/Sh4866
    SLICE_X32Y64.X       Tif5x                 0.853   ftop/edp0/Sh5698
                                                       ftop/edp0/Sh569828_G
                                                       ftop/edp0/Sh569828
    SLICE_X26Y50.F2      net (fanout=9)        2.134   ftop/edp0/Sh5698
    SLICE_X26Y50.X       Tilo                  0.601   ftop/edp0/edp_dgdpTx_vec<724>
                                                       ftop/edp0/Sh6562_SW4
    SLICE_X27Y51.F3      net (fanout=1)        0.285   ftop/edp0/N26111
    SLICE_X27Y51.X       Tilo                  0.562   ftop/edp0/N1163
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<4>_SW0
    SLICE_X24Y47.SR      net (fanout=1)        0.778   ftop/edp0/N1163
    SLICE_X24Y47.CLK     Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<674>
                                                       ftop/edp0/edp_dgdpTx_vec_674
    -------------------------------------------------  ---------------------------
    Total                                     23.685ns (10.704ns logic, 12.981ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_184 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.747ns (Levels of Logic = 14)
  Clock Path Skew:      -0.119ns (0.756 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_184
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y107.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y107.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X28Y105.G4     net (fanout=2)        0.328   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X31Y102.G3     net (fanout=4)        1.127   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X31Y102.Y      Tilo                  0.561   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X26Y103.G1     net (fanout=703)      1.259   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X26Y103.Y      Tilo                  0.616   ftop/edp0/x__h55201<120>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X22Y98.F1      net (fanout=37)       0.967   ftop/edp0/N197
    SLICE_X22Y98.X       Tilo                  0.601   ftop/edp0/x__h55201<105>
                                                       ftop/edp0/x__h55201_and0005<5>
    SLICE_X29Y87.G3      net (fanout=4)        2.571   ftop/edp0/x__h55201<105>
    SLICE_X29Y87.Y       Tilo                  0.561   ftop/edp0/Sh4108
                                                       ftop/edp0/Sh4108_SW0
    SLICE_X29Y87.F3      net (fanout=1)        0.336   ftop/edp0/Sh4108_SW0/O
    SLICE_X29Y87.X       Tilo                  0.562   ftop/edp0/Sh4108
                                                       ftop/edp0/Sh4108
    SLICE_X32Y74.F1      net (fanout=4)        1.189   ftop/edp0/Sh4108
    SLICE_X32Y74.X       Tif5x                 0.853   ftop/edp0/Sh4920
                                                       ftop/edp0/Sh492031_G
                                                       ftop/edp0/Sh492031
    SLICE_X30Y61.G4      net (fanout=4)        1.395   ftop/edp0/Sh4920
    SLICE_X30Y61.X       Tif5x                 0.853   ftop/edp0/Sh5720
                                                       ftop/edp0/Sh572028_F
                                                       ftop/edp0/Sh572028
    SLICE_X30Y53.G3      net (fanout=6)        0.750   ftop/edp0/Sh5720
    SLICE_X30Y53.Y       Tilo                  0.616   ftop/edp0/N867
                                                       ftop/edp0/Sh6584_SW0_SW1
    SLICE_X30Y53.F1      net (fanout=3)        0.791   ftop/edp0/N2097
    SLICE_X30Y53.X       Tilo                  0.601   ftop/edp0/N867
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<4>_SW0
    SLICE_X31Y34.SR      net (fanout=1)        0.778   ftop/edp0/N867
    SLICE_X31Y34.CLK     Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<184>
                                                       ftop/edp0/edp_dgdpTx_vec_184
    -------------------------------------------------  ---------------------------
    Total                                     23.747ns (9.888ns logic, 13.859ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_674 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.651ns (Levels of Logic = 15)
  Clock Path Skew:      -0.193ns (0.682 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_674
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y107.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y107.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X28Y105.G4     net (fanout=2)        0.328   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X28Y105.F2     net (fanout=4)        0.379   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X28Y105.X      Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X28Y102.F1     net (fanout=10)       0.686   ftop/edp0/N2
    SLICE_X28Y102.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X29Y100.G3     net (fanout=8)        0.549   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X29Y100.Y      Tilo                  0.561   ftop/edp0/N3002
                                                       ftop/edp0/x__h55201_and0010<1>41
    SLICE_X26Y94.G4      net (fanout=39)       1.674   ftop/edp0/N144
    SLICE_X26Y94.Y       Tilo                  0.616   ftop/edp0/x__h55201<66>
                                                       ftop/edp0/x__h55201_and0009<6>_SW0_SW0
    SLICE_X26Y94.F4      net (fanout=2)        0.045   ftop/edp0/N2676
    SLICE_X26Y94.X       Tilo                  0.601   ftop/edp0/x__h55201<66>
                                                       ftop/edp0/x__h55201_and0009<6>
    SLICE_X25Y94.G1      net (fanout=3)        0.411   ftop/edp0/x__h55201<66>
    SLICE_X25Y94.X       Tif5x                 0.791   ftop/edp0/Sh4066
                                                       ftop/edp0/Sh4066_F
                                                       ftop/edp0/Sh4066
    SLICE_X34Y80.G4      net (fanout=4)        2.516   ftop/edp0/Sh4066
    SLICE_X34Y80.X       Tif5x                 0.853   ftop/edp0/Sh4866
                                                       ftop/edp0/Sh486628_F
                                                       ftop/edp0/Sh486628
    SLICE_X32Y64.F3      net (fanout=4)        0.794   ftop/edp0/Sh4866
    SLICE_X32Y64.X       Tif5x                 0.853   ftop/edp0/Sh5698
                                                       ftop/edp0/Sh569828_G
                                                       ftop/edp0/Sh569828
    SLICE_X26Y50.F2      net (fanout=9)        2.134   ftop/edp0/Sh5698
    SLICE_X26Y50.X       Tilo                  0.601   ftop/edp0/edp_dgdpTx_vec<724>
                                                       ftop/edp0/Sh6562_SW4
    SLICE_X27Y51.F3      net (fanout=1)        0.285   ftop/edp0/N26111
    SLICE_X27Y51.X       Tilo                  0.562   ftop/edp0/N1163
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<4>_SW0
    SLICE_X24Y47.SR      net (fanout=1)        0.778   ftop/edp0/N1163
    SLICE_X24Y47.CLK     Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<674>
                                                       ftop/edp0/edp_dgdpTx_vec_674
    -------------------------------------------------  ---------------------------
    Total                                     23.651ns (10.704ns logic, 12.947ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_236 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.501ns (Levels of Logic = 14)
  Clock Path Skew:      -0.304ns (0.571 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_236
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y106.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y106.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X28Y105.G2     net (fanout=3)        0.362   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X31Y102.G3     net (fanout=4)        1.127   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X31Y102.Y      Tilo                  0.561   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X26Y103.G1     net (fanout=703)      1.259   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X26Y103.Y      Tilo                  0.616   ftop/edp0/x__h55201<120>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X27Y93.G4      net (fanout=37)       1.042   ftop/edp0/N197
    SLICE_X27Y93.Y       Tilo                  0.561   ftop/edp0/x__h55201<154>
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X32Y80.G4      net (fanout=4)        2.321   ftop/edp0/x__h55201<152>
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152_SW0_SW0
    SLICE_X32Y80.F1      net (fanout=2)        0.770   ftop/edp0/N2054
    SLICE_X32Y80.X       Tilo                  0.601   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152
    SLICE_X28Y77.G4      net (fanout=3)        0.771   ftop/edp0/Sh4152
    SLICE_X28Y77.X       Tif5x                 0.853   ftop/edp0/Sh4956
                                                       ftop/edp0/Sh495628_F
                                                       ftop/edp0/Sh495628
    SLICE_X22Y77.G1      net (fanout=4)        1.230   ftop/edp0/Sh4956
    SLICE_X22Y77.X       Tif5x                 0.853   ftop/edp0/Sh5772
                                                       ftop/edp0/Sh57722
                                                       ftop/edp0/Sh5772_f5
    SLICE_X23Y99.G1      net (fanout=7)        1.450   ftop/edp0/Sh5772
    SLICE_X23Y99.Y       Tilo                  0.561   ftop/edp0/N959
                                                       ftop/edp0/Sh6636_SW0_SW0
    SLICE_X23Y99.F1      net (fanout=3)        0.441   ftop/edp0/N2416
    SLICE_X23Y99.X       Tilo                  0.562   ftop/edp0/N959
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7806<6>_SW0
    SLICE_X25Y100.SR     net (fanout=1)        0.512   ftop/edp0/N959
    SLICE_X25Y100.CLK    Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<236>
                                                       ftop/edp0/edp_dgdpTx_vec_236
    -------------------------------------------------  ---------------------------
    Total                                     23.501ns (9.848ns logic, 13.653ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_740 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.619ns (Levels of Logic = 15)
  Clock Path Skew:      -0.185ns (0.690 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_740
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y106.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y106.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X28Y105.G2     net (fanout=3)        0.362   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X31Y102.G3     net (fanout=4)        1.127   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X31Y102.Y      Tilo                  0.561   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X26Y103.G1     net (fanout=703)      1.259   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X26Y103.Y      Tilo                  0.616   ftop/edp0/x__h55201<120>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X27Y93.G4      net (fanout=37)       1.042   ftop/edp0/N197
    SLICE_X27Y93.Y       Tilo                  0.561   ftop/edp0/x__h55201<154>
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X32Y80.G4      net (fanout=4)        2.321   ftop/edp0/x__h55201<152>
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152_SW0_SW0
    SLICE_X32Y81.F1      net (fanout=2)        0.770   ftop/edp0/N2054
    SLICE_X32Y81.X       Tif5x                 0.853   ftop/edp0/N779
                                                       ftop/edp0/Sh4964_SW0_G
                                                       ftop/edp0/Sh4964_SW0
    SLICE_X30Y69.G2      net (fanout=2)        0.645   ftop/edp0/N779
    SLICE_X30Y69.Y       Tilo                  0.616   ftop/edp0/Sh5796
                                                       ftop/edp0/Sh4964
    SLICE_X28Y50.G4      net (fanout=3)        1.151   ftop/edp0/Sh4964
    SLICE_X28Y50.X       Tif5x                 0.853   ftop/edp0/Sh5764
                                                       ftop/edp0/Sh576431_F
                                                       ftop/edp0/Sh576431
    SLICE_X24Y55.F4      net (fanout=12)       1.277   ftop/edp0/Sh5764
    SLICE_X24Y55.X       Tilo                  0.601   ftop/edp0/edp_dgdpTx_vec<715>
                                                       ftop/edp0/Sh6628_SW3
    SLICE_X26Y42.G1      net (fanout=1)        1.082   ftop/edp0/N2726
    SLICE_X26Y42.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<740>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7755<0>_SW0
    SLICE_X26Y42.F4      net (fanout=1)        0.035   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7755<0>_SW0/O
    SLICE_X26Y42.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<740>
                                                       ftop/edp0/edp_dgdpTx_vec_740_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_740
    -------------------------------------------------  ---------------------------
    Total                                     23.619ns (10.180ns logic, 13.439ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_232 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.695ns (Levels of Logic = 15)
  Clock Path Skew:      -0.102ns (0.773 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_232
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y106.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y106.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X28Y105.G2     net (fanout=3)        0.362   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X31Y102.G3     net (fanout=4)        1.127   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X31Y102.Y      Tilo                  0.561   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X26Y103.G1     net (fanout=703)      1.259   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X26Y103.Y      Tilo                  0.616   ftop/edp0/x__h55201<120>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X22Y98.F1      net (fanout=37)       0.967   ftop/edp0/N197
    SLICE_X22Y98.X       Tilo                  0.601   ftop/edp0/x__h55201<105>
                                                       ftop/edp0/x__h55201_and0005<5>
    SLICE_X29Y87.G3      net (fanout=4)        2.571   ftop/edp0/x__h55201<105>
    SLICE_X29Y87.Y       Tilo                  0.561   ftop/edp0/Sh4108
                                                       ftop/edp0/Sh4108_SW0
    SLICE_X29Y87.F3      net (fanout=1)        0.336   ftop/edp0/Sh4108_SW0/O
    SLICE_X29Y87.X       Tilo                  0.562   ftop/edp0/Sh4108
                                                       ftop/edp0/Sh4108
    SLICE_X32Y74.F1      net (fanout=4)        1.189   ftop/edp0/Sh4108
    SLICE_X32Y74.X       Tif5x                 0.853   ftop/edp0/Sh4920
                                                       ftop/edp0/Sh492031_G
                                                       ftop/edp0/Sh492031
    SLICE_X27Y63.F4      net (fanout=4)        1.075   ftop/edp0/Sh4920
    SLICE_X27Y63.X       Tif5x                 0.791   ftop/edp0/Sh5768
                                                       ftop/edp0/Sh576831_G
                                                       ftop/edp0/Sh576831
    SLICE_X25Y63.G1      net (fanout=12)       0.511   ftop/edp0/Sh5768
    SLICE_X25Y63.Y       Tilo                  0.561   ftop/edp0/N2590
                                                       ftop/edp0/Sh6632_SW1
    SLICE_X22Y63.F4      net (fanout=1)        0.530   ftop/edp0/N2589
    SLICE_X22Y63.X       Tilo                  0.601   ftop/edp0/N967
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7806<2>_SW0
    SLICE_X7Y64.G1       net (fanout=1)        1.461   ftop/edp0/N967
    SLICE_X7Y64.CLK      Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<233>
                                                       ftop/edp0/edp_dgdpTx_vec_232_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_232
    -------------------------------------------------  ---------------------------
    Total                                     23.695ns (9.939ns logic, 13.756ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_736 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.539ns (Levels of Logic = 15)
  Clock Path Skew:      -0.254ns (0.621 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_736
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y106.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y106.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X28Y105.G2     net (fanout=3)        0.362   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X31Y102.G3     net (fanout=4)        1.127   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X31Y102.Y      Tilo                  0.561   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X26Y103.G1     net (fanout=703)      1.259   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X26Y103.Y      Tilo                  0.616   ftop/edp0/x__h55201<120>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X27Y93.G4      net (fanout=37)       1.042   ftop/edp0/N197
    SLICE_X27Y93.Y       Tilo                  0.561   ftop/edp0/x__h55201<154>
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X32Y80.G4      net (fanout=4)        2.321   ftop/edp0/x__h55201<152>
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152_SW0_SW0
    SLICE_X32Y80.F1      net (fanout=2)        0.770   ftop/edp0/N2054
    SLICE_X32Y80.X       Tilo                  0.601   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152
    SLICE_X32Y76.G2      net (fanout=3)        0.547   ftop/edp0/Sh4152
    SLICE_X32Y76.X       Tif5x                 0.853   ftop/edp0/Sh4960
                                                       ftop/edp0/Sh496031_F
                                                       ftop/edp0/Sh496031
    SLICE_X26Y62.G1      net (fanout=6)        1.763   ftop/edp0/Sh4960
    SLICE_X26Y62.X       Tif5x                 0.853   ftop/edp0/Sh5760
                                                       ftop/edp0/Sh576028_F
                                                       ftop/edp0/Sh576028
    SLICE_X20Y56.F2      net (fanout=12)       1.139   ftop/edp0/Sh5760
    SLICE_X20Y56.X       Tilo                  0.601   ftop/edp0/edp_dgdpTx_vec<721>
                                                       ftop/edp0/Sh6624_SW5
    SLICE_X22Y56.G4      net (fanout=1)        0.391   ftop/edp0/N2786
    SLICE_X22Y56.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<736>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7756<6>_SW0
    SLICE_X22Y56.F3      net (fanout=1)        0.285   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7756<6>_SW0/O
    SLICE_X22Y56.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<736>
                                                       ftop/edp0/edp_dgdpTx_vec_736_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_736
    -------------------------------------------------  ---------------------------
    Total                                     23.539ns (10.165ns logic, 13.374ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_428 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.704ns (Levels of Logic = 15)
  Clock Path Skew:      -0.084ns (0.747 - 0.831)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_428
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y135.YQ     Tcko                  0.524   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X28Y134.F4     net (fanout=2)        0.336   ftop/edp0/dpControl_1_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y106.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y106.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X28Y105.G2     net (fanout=3)        0.362   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X31Y102.G3     net (fanout=4)        1.127   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X31Y102.Y      Tilo                  0.561   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X26Y103.G1     net (fanout=703)      1.259   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X26Y103.Y      Tilo                  0.616   ftop/edp0/x__h55201<120>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X27Y93.G4      net (fanout=37)       1.042   ftop/edp0/N197
    SLICE_X27Y93.Y       Tilo                  0.561   ftop/edp0/x__h55201<154>
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X32Y80.G4      net (fanout=4)        2.321   ftop/edp0/x__h55201<152>
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152_SW0_SW0
    SLICE_X32Y80.F1      net (fanout=2)        0.770   ftop/edp0/N2054
    SLICE_X32Y80.X       Tilo                  0.601   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152
    SLICE_X28Y77.G4      net (fanout=3)        0.771   ftop/edp0/Sh4152
    SLICE_X28Y77.X       Tif5x                 0.853   ftop/edp0/Sh4956
                                                       ftop/edp0/Sh495628_F
                                                       ftop/edp0/Sh495628
    SLICE_X22Y77.G1      net (fanout=4)        1.230   ftop/edp0/Sh4956
    SLICE_X22Y77.X       Tif5x                 0.853   ftop/edp0/Sh5772
                                                       ftop/edp0/Sh57722
                                                       ftop/edp0/Sh5772_f5
    SLICE_X14Y78.G1      net (fanout=7)        1.107   ftop/edp0/Sh5772
    SLICE_X14Y78.Y       Tilo                  0.616   ftop/edp0/Sh6572
                                                       ftop/edp0/Sh6572_SW0_SW0
    SLICE_X14Y78.F4      net (fanout=1)        0.035   ftop/edp0/Sh6572_SW0_SW0/O
    SLICE_X14Y78.X       Tilo                  0.601   ftop/edp0/Sh6572
                                                       ftop/edp0/Sh6572
    SLICE_X7Y77.G4       net (fanout=3)        1.321   ftop/edp0/Sh6572
    SLICE_X7Y77.CLK      Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<428>
                                                       ftop/edp0/edp_dgdpTx_vec_428_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_428
    -------------------------------------------------  ---------------------------
    Total                                     23.704ns (10.038ns logic, 13.666ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_748 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.551ns (Levels of Logic = 14)
  Clock Path Skew:      -0.224ns (0.483 - 0.707)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_748
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y106.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y106.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X28Y105.G2     net (fanout=3)        0.362   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X31Y102.G3     net (fanout=4)        1.127   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X31Y102.Y      Tilo                  0.561   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X26Y103.G1     net (fanout=703)      1.259   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X26Y103.Y      Tilo                  0.616   ftop/edp0/x__h55201<120>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X27Y93.G4      net (fanout=37)       1.042   ftop/edp0/N197
    SLICE_X27Y93.Y       Tilo                  0.561   ftop/edp0/x__h55201<154>
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X32Y80.G4      net (fanout=4)        2.321   ftop/edp0/x__h55201<152>
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152_SW0_SW0
    SLICE_X32Y80.F1      net (fanout=2)        0.770   ftop/edp0/N2054
    SLICE_X32Y80.X       Tilo                  0.601   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152
    SLICE_X28Y77.G4      net (fanout=3)        0.771   ftop/edp0/Sh4152
    SLICE_X28Y77.X       Tif5x                 0.853   ftop/edp0/Sh4956
                                                       ftop/edp0/Sh495628_F
                                                       ftop/edp0/Sh495628
    SLICE_X22Y77.G1      net (fanout=4)        1.230   ftop/edp0/Sh4956
    SLICE_X22Y77.X       Tif5x                 0.853   ftop/edp0/Sh5772
                                                       ftop/edp0/Sh57722
                                                       ftop/edp0/Sh5772_f5
    SLICE_X23Y99.G1      net (fanout=7)        1.450   ftop/edp0/Sh5772
    SLICE_X23Y99.Y       Tilo                  0.561   ftop/edp0/N959
                                                       ftop/edp0/Sh6636_SW0_SW0
    SLICE_X23Y98.F1      net (fanout=3)        0.441   ftop/edp0/N2416
    SLICE_X23Y98.X       Tilo                  0.562   ftop/edp0/N1413
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7755<8>_SW0
    SLICE_X23Y107.SR     net (fanout=1)        0.562   ftop/edp0/N1413
    SLICE_X23Y107.CLK    Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<748>
                                                       ftop/edp0/edp_dgdpTx_vec_748
    -------------------------------------------------  ---------------------------
    Total                                     23.551ns (9.848ns logic, 13.703ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_236 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.467ns (Levels of Logic = 14)
  Clock Path Skew:      -0.304ns (0.571 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_236
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y107.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y107.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X28Y105.G4     net (fanout=2)        0.328   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X31Y102.G3     net (fanout=4)        1.127   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X31Y102.Y      Tilo                  0.561   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X26Y103.G1     net (fanout=703)      1.259   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X26Y103.Y      Tilo                  0.616   ftop/edp0/x__h55201<120>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X27Y93.G4      net (fanout=37)       1.042   ftop/edp0/N197
    SLICE_X27Y93.Y       Tilo                  0.561   ftop/edp0/x__h55201<154>
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X32Y80.G4      net (fanout=4)        2.321   ftop/edp0/x__h55201<152>
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152_SW0_SW0
    SLICE_X32Y80.F1      net (fanout=2)        0.770   ftop/edp0/N2054
    SLICE_X32Y80.X       Tilo                  0.601   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152
    SLICE_X28Y77.G4      net (fanout=3)        0.771   ftop/edp0/Sh4152
    SLICE_X28Y77.X       Tif5x                 0.853   ftop/edp0/Sh4956
                                                       ftop/edp0/Sh495628_F
                                                       ftop/edp0/Sh495628
    SLICE_X22Y77.G1      net (fanout=4)        1.230   ftop/edp0/Sh4956
    SLICE_X22Y77.X       Tif5x                 0.853   ftop/edp0/Sh5772
                                                       ftop/edp0/Sh57722
                                                       ftop/edp0/Sh5772_f5
    SLICE_X23Y99.G1      net (fanout=7)        1.450   ftop/edp0/Sh5772
    SLICE_X23Y99.Y       Tilo                  0.561   ftop/edp0/N959
                                                       ftop/edp0/Sh6636_SW0_SW0
    SLICE_X23Y99.F1      net (fanout=3)        0.441   ftop/edp0/N2416
    SLICE_X23Y99.X       Tilo                  0.562   ftop/edp0/N959
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7806<6>_SW0
    SLICE_X25Y100.SR     net (fanout=1)        0.512   ftop/edp0/N959
    SLICE_X25Y100.CLK    Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<236>
                                                       ftop/edp0/edp_dgdpTx_vec_236
    -------------------------------------------------  ---------------------------
    Total                                     23.467ns (9.848ns logic, 13.619ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_740 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.585ns (Levels of Logic = 15)
  Clock Path Skew:      -0.185ns (0.690 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_740
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y107.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y107.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X28Y105.G4     net (fanout=2)        0.328   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X31Y102.G3     net (fanout=4)        1.127   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X31Y102.Y      Tilo                  0.561   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X26Y103.G1     net (fanout=703)      1.259   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X26Y103.Y      Tilo                  0.616   ftop/edp0/x__h55201<120>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X27Y93.G4      net (fanout=37)       1.042   ftop/edp0/N197
    SLICE_X27Y93.Y       Tilo                  0.561   ftop/edp0/x__h55201<154>
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X32Y80.G4      net (fanout=4)        2.321   ftop/edp0/x__h55201<152>
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152_SW0_SW0
    SLICE_X32Y81.F1      net (fanout=2)        0.770   ftop/edp0/N2054
    SLICE_X32Y81.X       Tif5x                 0.853   ftop/edp0/N779
                                                       ftop/edp0/Sh4964_SW0_G
                                                       ftop/edp0/Sh4964_SW0
    SLICE_X30Y69.G2      net (fanout=2)        0.645   ftop/edp0/N779
    SLICE_X30Y69.Y       Tilo                  0.616   ftop/edp0/Sh5796
                                                       ftop/edp0/Sh4964
    SLICE_X28Y50.G4      net (fanout=3)        1.151   ftop/edp0/Sh4964
    SLICE_X28Y50.X       Tif5x                 0.853   ftop/edp0/Sh5764
                                                       ftop/edp0/Sh576431_F
                                                       ftop/edp0/Sh576431
    SLICE_X24Y55.F4      net (fanout=12)       1.277   ftop/edp0/Sh5764
    SLICE_X24Y55.X       Tilo                  0.601   ftop/edp0/edp_dgdpTx_vec<715>
                                                       ftop/edp0/Sh6628_SW3
    SLICE_X26Y42.G1      net (fanout=1)        1.082   ftop/edp0/N2726
    SLICE_X26Y42.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<740>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7755<0>_SW0
    SLICE_X26Y42.F4      net (fanout=1)        0.035   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7755<0>_SW0/O
    SLICE_X26Y42.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<740>
                                                       ftop/edp0/edp_dgdpTx_vec_740_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_740
    -------------------------------------------------  ---------------------------
    Total                                     23.585ns (10.180ns logic, 13.405ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_288 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.680ns (Levels of Logic = 15)
  Clock Path Skew:      -0.086ns (0.789 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_288
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y106.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y106.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X28Y105.G2     net (fanout=3)        0.362   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X31Y102.G3     net (fanout=4)        1.127   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X31Y102.Y      Tilo                  0.561   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X26Y103.G1     net (fanout=703)      1.259   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X26Y103.Y      Tilo                  0.616   ftop/edp0/x__h55201<120>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X27Y93.G4      net (fanout=37)       1.042   ftop/edp0/N197
    SLICE_X27Y93.Y       Tilo                  0.561   ftop/edp0/x__h55201<154>
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X32Y80.G4      net (fanout=4)        2.321   ftop/edp0/x__h55201<152>
    SLICE_X32Y80.Y       Tilo                  0.616   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152_SW0_SW0
    SLICE_X32Y80.F1      net (fanout=2)        0.770   ftop/edp0/N2054
    SLICE_X32Y80.X       Tilo                  0.601   ftop/edp0/Sh4152
                                                       ftop/edp0/Sh4152
    SLICE_X32Y76.G2      net (fanout=3)        0.547   ftop/edp0/Sh4152
    SLICE_X32Y76.X       Tif5x                 0.853   ftop/edp0/Sh4960
                                                       ftop/edp0/Sh496031_F
                                                       ftop/edp0/Sh496031
    SLICE_X26Y62.G1      net (fanout=6)        1.763   ftop/edp0/Sh4960
    SLICE_X26Y62.X       Tif5x                 0.853   ftop/edp0/Sh5760
                                                       ftop/edp0/Sh576028_F
                                                       ftop/edp0/Sh576028
    SLICE_X19Y63.G4      net (fanout=12)       0.835   ftop/edp0/Sh5760
    SLICE_X19Y63.Y       Tilo                  0.561   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7801<8>18
                                                       ftop/edp0/Sh66881
    SLICE_X19Y63.F4      net (fanout=2)        0.042   ftop/edp0/Sh6688
    SLICE_X19Y63.X       Tilo                  0.562   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7801<8>18
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7801<8>18
    SLICE_X3Y63.G2       net (fanout=1)        1.228   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7801<8>18
    SLICE_X3Y63.CLK      Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<288>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7801<8>381
                                                       ftop/edp0/edp_dgdpTx_vec_288
    -------------------------------------------------  ---------------------------
    Total                                     23.680ns (10.016ns logic, 13.664ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_674 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.570ns (Levels of Logic = 15)
  Clock Path Skew:      -0.193ns (0.682 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_674
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y106.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y106.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X28Y105.G2     net (fanout=3)        0.362   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X28Y105.F2     net (fanout=4)        0.379   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X28Y105.X      Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X28Y102.F1     net (fanout=10)       0.686   ftop/edp0/N2
    SLICE_X28Y102.X      Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X29Y100.G3     net (fanout=8)        0.549   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X29Y100.Y      Tilo                  0.561   ftop/edp0/N3002
                                                       ftop/edp0/x__h55201_and0010<1>41
    SLICE_X24Y99.G4      net (fanout=39)       1.681   ftop/edp0/N144
    SLICE_X24Y99.Y       Tilo                  0.616   ftop/edp0/x__h55201<67>
                                                       ftop/edp0/x__h55201_and0009<7>_SW0_SW0
    SLICE_X24Y99.F3      net (fanout=3)        0.061   ftop/edp0/N2670
    SLICE_X24Y99.X       Tilo                  0.601   ftop/edp0/x__h55201<67>
                                                       ftop/edp0/x__h55201_and0009<7>
    SLICE_X26Y84.G4      net (fanout=2)        1.357   ftop/edp0/x__h55201<67>
    SLICE_X26Y84.Y       Tilo                  0.616   ftop/edp0/Sh4071
                                                       ftop/edp0/Sh40701
    SLICE_X30Y83.F4      net (fanout=4)        0.909   ftop/edp0/Sh4070
    SLICE_X30Y83.X       Tif5x                 0.853   ftop/edp0/Sh4882
                                                       ftop/edp0/Sh488228_G
                                                       ftop/edp0/Sh488228
    SLICE_X32Y64.G3      net (fanout=4)        1.492   ftop/edp0/Sh4882
    SLICE_X32Y64.X       Tif5x                 0.853   ftop/edp0/Sh5698
                                                       ftop/edp0/Sh569828_F
                                                       ftop/edp0/Sh569828
    SLICE_X26Y50.F2      net (fanout=9)        2.134   ftop/edp0/Sh5698
    SLICE_X26Y50.X       Tilo                  0.601   ftop/edp0/edp_dgdpTx_vec<724>
                                                       ftop/edp0/Sh6562_SW4
    SLICE_X27Y51.F3      net (fanout=1)        0.285   ftop/edp0/N26111
    SLICE_X27Y51.X       Tilo                  0.562   ftop/edp0/N1163
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<4>_SW0
    SLICE_X24Y47.SR      net (fanout=1)        0.778   ftop/edp0/N1163
    SLICE_X24Y47.CLK     Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<674>
                                                       ftop/edp0/edp_dgdpTx_vec_674
    -------------------------------------------------  ---------------------------
    Total                                     23.570ns (10.529ns logic, 13.041ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_232 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.661ns (Levels of Logic = 15)
  Clock Path Skew:      -0.102ns (0.773 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_232
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y107.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y107.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X28Y105.G4     net (fanout=2)        0.328   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X28Y105.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X31Y102.G3     net (fanout=4)        1.127   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X31Y102.Y      Tilo                  0.561   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X26Y103.G1     net (fanout=703)      1.259   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X26Y103.Y      Tilo                  0.616   ftop/edp0/x__h55201<120>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X22Y98.F1      net (fanout=37)       0.967   ftop/edp0/N197
    SLICE_X22Y98.X       Tilo                  0.601   ftop/edp0/x__h55201<105>
                                                       ftop/edp0/x__h55201_and0005<5>
    SLICE_X29Y87.G3      net (fanout=4)        2.571   ftop/edp0/x__h55201<105>
    SLICE_X29Y87.Y       Tilo                  0.561   ftop/edp0/Sh4108
                                                       ftop/edp0/Sh4108_SW0
    SLICE_X29Y87.F3      net (fanout=1)        0.336   ftop/edp0/Sh4108_SW0/O
    SLICE_X29Y87.X       Tilo                  0.562   ftop/edp0/Sh4108
                                                       ftop/edp0/Sh4108
    SLICE_X32Y74.F1      net (fanout=4)        1.189   ftop/edp0/Sh4108
    SLICE_X32Y74.X       Tif5x                 0.853   ftop/edp0/Sh4920
                                                       ftop/edp0/Sh492031_G
                                                       ftop/edp0/Sh492031
    SLICE_X27Y63.F4      net (fanout=4)        1.075   ftop/edp0/Sh4920
    SLICE_X27Y63.X       Tif5x                 0.791   ftop/edp0/Sh5768
                                                       ftop/edp0/Sh576831_G
                                                       ftop/edp0/Sh576831
    SLICE_X25Y63.G1      net (fanout=12)       0.511   ftop/edp0/Sh5768
    SLICE_X25Y63.Y       Tilo                  0.561   ftop/edp0/N2590
                                                       ftop/edp0/Sh6632_SW1
    SLICE_X22Y63.F4      net (fanout=1)        0.530   ftop/edp0/N2589
    SLICE_X22Y63.X       Tilo                  0.601   ftop/edp0/N967
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7806<2>_SW0
    SLICE_X7Y64.G1       net (fanout=1)        1.461   ftop/edp0/N967
    SLICE_X7Y64.CLK      Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<233>
                                                       ftop/edp0/edp_dgdpTx_vec_232_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_232
    -------------------------------------------------  ---------------------------
    Total                                     23.661ns (9.939ns logic, 13.722ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_739 (FF)
  Requirement:          15.000ns
  Data Path Delay:      23.607ns (Levels of Logic = 13)
  Clock Path Skew:      -0.153ns (0.722 - 0.875)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_739
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y135.YQ     Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X28Y134.F2     net (fanout=2)        0.383   ftop/edp0/dpControl_0_1
    SLICE_X28Y134.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X28Y121.F4     net (fanout=1)        1.292   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X28Y121.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y106.G4     net (fanout=14)       0.624   ftop/edp0/N125
    SLICE_X28Y106.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X28Y106.F4     net (fanout=11)       0.069   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X28Y106.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X29Y108.G3     net (fanout=3)        0.552   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X29Y108.Y      Tilo                  0.561   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<3>
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y99.G1      net (fanout=60)       1.160   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X28Y99.Y       Tilo                  0.616   ftop/edp0/N2986
                                                       ftop/edp0/x__h55201_and0010<1>61
    SLICE_X30Y113.F2     net (fanout=29)       1.426   ftop/edp0/N205
    SLICE_X30Y113.X      Tilo                  0.601   ftop/edp0/N3047
                                                       ftop/edp0/x__h55201_and0010<3>7_SW0
    SLICE_X28Y98.F1      net (fanout=1)        1.099   ftop/edp0/N3047
    SLICE_X28Y98.X       Tilo                  0.601   ftop/edp0/x__h55201<53>
                                                       ftop/edp0/x__h55201_and0010<3>20
    SLICE_X22Y92.G3      net (fanout=4)        1.355   ftop/edp0/x__h55201<53>
    SLICE_X22Y92.X       Tif5x                 0.853   ftop/edp0/Sh4055
                                                       ftop/edp0/Sh405530_F
                                                       ftop/edp0/Sh405530
    SLICE_X28Y78.F2      net (fanout=4)        2.006   ftop/edp0/Sh4055
    SLICE_X28Y78.X       Tif5x                 0.853   ftop/edp0/Sh4867
                                                       ftop/edp0/Sh486728_G
                                                       ftop/edp0/Sh486728
    SLICE_X24Y65.F4      net (fanout=4)        1.540   ftop/edp0/Sh4867
    SLICE_X24Y65.X       Tif5x                 0.853   ftop/edp0/Sh5699
                                                       ftop/edp0/Sh569928_G
                                                       ftop/edp0/Sh569928
    SLICE_X16Y63.G4      net (fanout=10)       0.900   ftop/edp0/Sh5699
    SLICE_X16Y63.Y       Tilo                  0.616   ftop/edp0/N1407
                                                       ftop/edp0/Sh6627_SW0_SW1
    SLICE_X16Y63.F4      net (fanout=1)        0.293   ftop/edp0/Sh6627_SW0_SW1/O
    SLICE_X16Y63.X       Tilo                  0.601   ftop/edp0/N1407
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7756<9>_SW0
    SLICE_X4Y54.SR       net (fanout=1)        1.305   ftop/edp0/N1407
    SLICE_X4Y54.CLK      Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<739>
                                                       ftop/edp0/edp_dgdpTx_vec_739
    -------------------------------------------------  ---------------------------
    Total                                     23.607ns (9.603ns logic, 14.004ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_21 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem54.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 1)
  Clock Path Skew:      0.203ns (0.655 - 0.452)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_21 to ftop/cp/timeServ_setRefF/Mram_fifoMem54.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y134.XQ     Tcko                  0.396   ftop/cp/td<21>
                                                       ftop/cp/td_21
    SLICE_X82Y134.BY     net (fanout=2)        0.359   ftop/cp/td<21>
    SLICE_X82Y134.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<53>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem54.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.266ns logic, 0.359ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_21 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem54.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.203ns (0.655 - 0.452)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_21 to ftop/cp/timeServ_setRefF/Mram_fifoMem54.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y134.XQ     Tcko                  0.396   ftop/cp/td<21>
                                                       ftop/cp/td_21
    SLICE_X82Y134.BY     net (fanout=2)        0.359   ftop/cp/td<21>
    SLICE_X82Y134.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<53>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem54.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.267ns logic, 0.359ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_20 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr21.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.173ns (0.735 - 0.562)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_20 to ftop/sma0/wci_wslv_reqF/Mram_arr21.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y135.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<21>
                                                       ftop/cp/wci_reqF_1_q_0_20
    SLICE_X78Y137.BY     net (fanout=2)        0.332   ftop/cp_wci_Vm_6_MData<20>
    SLICE_X78Y137.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<20>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr21.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.289ns logic, 0.332ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_20 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr21.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.173ns (0.735 - 0.562)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_20 to ftop/sma0/wci_wslv_reqF/Mram_arr21.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y135.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<21>
                                                       ftop/cp/wci_reqF_1_q_0_20
    SLICE_X78Y137.BY     net (fanout=2)        0.332   ftop/cp_wci_Vm_6_MData<20>
    SLICE_X78Y137.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<20>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr21.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.290ns logic, 0.332ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_2 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.126ns (0.861 - 0.735)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_2 to ftop/edp0/wci_reqF/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y136.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<3>
                                                       ftop/cp/wci_reqF_5_q_0_2
    SLICE_X52Y134.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_13_MData<2>
    SLICE_X52Y134.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<2>
                                                       ftop/edp0/wci_reqF/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_2 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.126ns (0.861 - 0.735)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_2 to ftop/edp0/wci_reqF/Mram_arr3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y136.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<3>
                                                       ftop/cp/wci_reqF_5_q_0_2
    SLICE_X52Y134.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_13_MData<2>
    SLICE_X52Y134.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<2>
                                                       ftop/edp0/wci_reqF/Mram_arr3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_15 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (0.577 - 0.440)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_15 to ftop/edp0/wci_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y141.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<15>
                                                       ftop/cp/wci_reqF_5_q_0_15
    SLICE_X60Y141.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_13_MData<15>
    SLICE_X60Y141.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<15>
                                                       ftop/edp0/wci_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.266ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_15 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (0.577 - 0.440)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_15 to ftop/edp0/wci_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y141.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<15>
                                                       ftop/cp/wci_reqF_5_q_0_15
    SLICE_X60Y141.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_13_MData<15>
    SLICE_X60Y141.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<15>
                                                       ftop/edp0/wci_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.267ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_28 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 1)
  Clock Path Skew:      0.176ns (1.079 - 0.903)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_28 to ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y35.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<29>
                                                       ftop/cp/wci_reqF_q_0_28
    SLICE_X50Y35.BY      net (fanout=2)        0.363   ftop/cp_wci_Vm_5_MData<28>
    SLICE_X50Y35.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<28>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.289ns logic, 0.363ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_28 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.176ns (1.079 - 0.903)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_28 to ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y35.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<29>
                                                       ftop/cp/wci_reqF_q_0_28
    SLICE_X50Y35.BY      net (fanout=2)        0.363   ftop/cp_wci_Vm_5_MData<28>
    SLICE_X50Y35.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<28>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.290ns logic, 0.363ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_9 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.449 - 0.345)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_9 to ftop/gbewrk/wci_wslv_reqF/Mram_arr10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y59.XQ     Tcko                  0.396   ftop/cp_wci_Vm_9_MData<9>
                                                       ftop/cp/wci_reqF_3_q_0_9
    SLICE_X104Y60.BY     net (fanout=2)        0.336   ftop/cp_wci_Vm_9_MData<9>
    SLICE_X104Y60.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.266ns logic, 0.336ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_9 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.449 - 0.345)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_9 to ftop/gbewrk/wci_wslv_reqF/Mram_arr10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y59.XQ     Tcko                  0.396   ftop/cp_wci_Vm_9_MData<9>
                                                       ftop/cp/wci_reqF_3_q_0_9
    SLICE_X104Y60.BY     net (fanout=2)        0.336   ftop/cp_wci_Vm_9_MData<9>
    SLICE_X104Y60.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.267ns logic, 0.336ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_16 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.114ns (0.418 - 0.304)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_16 to ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y135.YQ     Tcko                  0.419   ftop/cp/td<17>
                                                       ftop/cp/td_16
    SLICE_X78Y135.BY     net (fanout=2)        0.327   ftop/cp/td<16>
    SLICE_X78Y135.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<48>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.289ns logic, 0.327ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_16 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.114ns (0.418 - 0.304)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_16 to ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y135.YQ     Tcko                  0.419   ftop/cp/td<17>
                                                       ftop/cp/td_16
    SLICE_X78Y135.BY     net (fanout=2)        0.327   ftop/cp/td<16>
    SLICE_X78Y135.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<48>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.290ns logic, 0.327ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_14 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.665ns (Levels of Logic = 1)
  Clock Path Skew:      0.150ns (0.507 - 0.357)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_14 to ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y73.YQ     Tcko                  0.477   ftop/cp_wci_Vm_9_MData<15>
                                                       ftop/cp/wci_reqF_3_q_0_14
    SLICE_X104Y74.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_9_MData<14>
    SLICE_X104Y74.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.665ns (0.347ns logic, 0.318ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_14 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.666ns (Levels of Logic = 1)
  Clock Path Skew:      0.150ns (0.507 - 0.357)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_14 to ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y73.YQ     Tcko                  0.477   ftop/cp_wci_Vm_9_MData<15>
                                                       ftop/cp/wci_reqF_3_q_0_14
    SLICE_X104Y74.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_9_MData<14>
    SLICE_X104Y74.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.666ns (0.348ns logic, 0.318ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_30 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (0.538 - 0.443)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_30 to ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y33.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<31>
                                                       ftop/cp/wci_reqF_q_0_30
    SLICE_X58Y33.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<30>
    SLICE_X58Y33.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<30>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_30 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (0.538 - 0.443)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_30 to ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y33.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<31>
                                                       ftop/cp/wci_reqF_q_0_30
    SLICE_X58Y33.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<30>
    SLICE_X58Y33.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<30>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_24 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.519 - 0.428)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_24 to ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y30.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_q_0_24
    SLICE_X58Y30.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<24>
    SLICE_X58Y30.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_24 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.519 - 0.428)
  Source Clock:         ftop/sys0Clk rising at 15.000ns
  Destination Clock:    ftop/sys0Clk rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_24 to ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y30.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_q_0_24
    SLICE_X58Y30.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<24>
    SLICE_X58Y30.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/sma0/wmi_isReset_isInReset/SR
  Logical resource: ftop/sma0/wmi_isReset_isInReset/SR
  Location pin: SLICE_X42Y172.SR
  Clock network: ftop/cp_RST_N_wci_Vm_6
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/sma0/wmi_isReset_isInReset/SR
  Logical resource: ftop/sma0/wmi_isReset_isInReset/SR
  Location pin: SLICE_X42Y172.SR
  Clock network: ftop/cp_RST_N_wci_Vm_6
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_3/SR
  Location pin: SLICE_X88Y148.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_3/SR
  Location pin: SLICE_X88Y148.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_2/SR
  Location pin: SLICE_X88Y148.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_2/SR
  Location pin: SLICE_X88Y148.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_7/SR
  Location pin: SLICE_X40Y59.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_7/SR
  Location pin: SLICE_X40Y59.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_6/SR
  Location pin: SLICE_X40Y59.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_6/SR
  Location pin: SLICE_X40Y59.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_9/SR
  Location pin: SLICE_X44Y38.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_9/SR
  Location pin: SLICE_X44Y38.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_8/SR
  Location pin: SLICE_X44Y38.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_8/SR
  Location pin: SLICE_X44Y38.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_15/SR
  Location pin: SLICE_X96Y6.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_15/SR
  Location pin: SLICE_X96Y6.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_14/SR
  Location pin: SLICE_X96Y6.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_14/SR
  Location pin: SLICE_X96Y6.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_11/SR
  Location pin: SLICE_X58Y43.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 12.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_11/SR
  Location pin: SLICE_X58Y43.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     15.000ns|      6.000ns|     23.951ns|            0|         2572|            2|    121416936|
| TS_ftop_clkN210_clk0_unbuf    |     15.000ns|     23.951ns|          N/A|         2572|            0|    121416936|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    9.242|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   14.594|         |    4.363|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   23.951|         |         |         |
sys0_clkp      |   23.951|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   23.951|         |         |         |
sys0_clkp      |   23.951|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2968  Score: 9892952  (Setup/Max: 9892952, Hold: 0)

Constraints cover 121634035 paths, 0 nets, and 101798 connections

Design statistics:
   Minimum period:  23.951ns{1}   (Maximum frequency:  41.752MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 31 15:58:08 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 829 MB



