#! /usr/bin/vvp
:ivl_version "0.9.6 " "(v0_9_6)";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1cda100 .scope module, "CPU" "CPU" 2 13;
 .timescale -9 -10;
P_0x1dfc8a8 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1dfc8d0 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1dfc8f8 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1dfc920 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1dfc948 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1dfc970 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1dfc998 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1dfc9c0 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1dfc9e8 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1dfca10 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1dfca38 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1dfca60 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1dfca88 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1dfcab0 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1dfcad8 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1dfcb00 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1dfcb28 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1dfcb50 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1dfcb78 .param/l "INST_J" 3 35, C4<1011>;
P_0x1dfcba0 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1dfcbc8 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1dfcbf0 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1dfcc18 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1dfcc40 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1dfcc68 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1dfcc90 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1dfccb8 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1dfcce0 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1dfcd08 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1dfcd30 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1dfcd58 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1dfcd80 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1dfcda8 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1dfcdd0 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1dfcdf8 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1dfce20 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1dfce48 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1dfce70 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1dfce98 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1dfcec0 .param/l "NULL" 3 63, +C4<01111>;
P_0x1dfcee8 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1dfcf10 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1dfcf38 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1dfcf60 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1dfcf88 .param/l "READY" 3 62, +C4<01111>;
P_0x1dfcfb0 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1dfcfd8 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1dfd000 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1dfd028 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1dfd050 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1dfd078 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1dfd0a0 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1dfd0c8 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
v0x1f40900_0 .net "CDB_data_addr", 479 0, v0x1f17cb0_0; 1 drivers
v0x1f409d0_0 .net "CDB_data_data", 479 0, v0x1f17d50_0; 1 drivers
v0x1f010c0_0 .net "CDB_data_valid", 14 0, v0x1f17dd0_0; 1 drivers
v0x1f01140_0 .net "CDB_inst_RBindex", 3 0, v0x1f136f0_0; 1 drivers
v0x1f011c0_0 .net "CDB_inst_fu", 3 0, v0x1f137a0_0; 1 drivers
v0x1f01240_0 .net "CDB_inst_inst", 31 0, v0x1f13820_0; 1 drivers
RS_0x7fa3ee0994c8/0/0 .resolv tri, L_0x1f52c00, L_0x1f533b0, L_0x1f53a50, L_0x1f54120;
RS_0x7fa3ee0994c8/0/4 .resolv tri, L_0x1f547f0, L_0x1f54e90, L_0x1f555c0, L_0x1f55c90;
RS_0x7fa3ee0994c8/0/8 .resolv tri, L_0x1f565e0, L_0x1f56e70, L_0x1f57550, L_0x1f57c80;
RS_0x7fa3ee0994c8/0/12 .resolv tri, L_0x1f583b0, L_0x1f58ae0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7fa3ee0994c8 .resolv tri, RS_0x7fa3ee0994c8/0/0, RS_0x7fa3ee0994c8/0/4, RS_0x7fa3ee0994c8/0/8, RS_0x7fa3ee0994c8/0/12;
v0x1f40e70_0 .net8 "FU_RB_index_bus", 55 0, RS_0x7fa3ee0994c8; 14 drivers
RS_0x7fa3ee099678 .resolv tri, L_0x1f560c0, L_0x1f569c0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1f40ef0_0 .net8 "FU_addr_bus", 63 0, RS_0x7fa3ee099678; 2 drivers
RS_0x7fa3ee099768/0/0 .resolv tri, L_0x1f52740, L_0x1f53110, L_0x1f53750, L_0x1f53e20;
RS_0x7fa3ee099768/0/4 .resolv tri, L_0x1f544f0, L_0x1f54bc0, L_0x1f552c0, L_0x1f55990;
RS_0x7fa3ee099768/0/8 .resolv tri, L_0x1f56400, L_0x1f56cc0, L_0x1f57250, L_0x1f57980;
RS_0x7fa3ee099768/0/12 .resolv tri, L_0x1f580b0, L_0x1f587e0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7fa3ee099768 .resolv tri, RS_0x7fa3ee099768/0/0, RS_0x7fa3ee099768/0/4, RS_0x7fa3ee099768/0/8, RS_0x7fa3ee099768/0/12;
v0x1f40fc0_0 .net8 "FU_data_bus", 447 0, RS_0x7fa3ee099768; 14 drivers
RS_0x7fa3ee099a38/0/0 .resolv tri, L_0x1f01f60, L_0x1f53260, L_0x1f538d0, L_0x1f53fa0;
RS_0x7fa3ee099a38/0/4 .resolv tri, L_0x1f54670, L_0x1f54d40, L_0x1f55440, L_0x1f55b10;
RS_0x7fa3ee099a38/0/8 .resolv tri, L_0x1f56280, L_0x1f56b40, L_0x1f573d0, L_0x1f57b00;
RS_0x7fa3ee099a38/0/12 .resolv tri, L_0x1f58230, L_0x1f58960, C4<zzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzz>;
RS_0x7fa3ee099a38 .resolv tri, RS_0x7fa3ee099a38/0/0, RS_0x7fa3ee099a38/0/4, RS_0x7fa3ee099a38/0/8, RS_0x7fa3ee099a38/0/12;
v0x1f41040_0 .net8 "FU_valid_bus", 13 0, RS_0x7fa3ee099a38; 14 drivers
RS_0x7fa3ee0996d8/0/0 .resolv tri, L_0x1f52490, L_0x1f02ac0, L_0x1f535d0, L_0x1f53cd0;
RS_0x7fa3ee0996d8/0/4 .resolv tri, L_0x1f543a0, L_0x1f54a70, L_0x1f55140, L_0x1f55840;
RS_0x7fa3ee0996d8/0/8 .resolv tri, L_0x1f55f40, L_0x1f56870, L_0x1f57100, L_0x1f57800;
RS_0x7fa3ee0996d8/0/12 .resolv tri, L_0x1f57f30, L_0x1f58660, C4<zzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzz>;
RS_0x7fa3ee0996d8 .resolv tri, RS_0x7fa3ee0996d8/0/0, RS_0x7fa3ee0996d8/0/4, RS_0x7fa3ee0996d8/0/8, RS_0x7fa3ee0996d8/0/12;
v0x1f410c0_0 .net8 "busy", 13 0, RS_0x7fa3ee0996d8; 14 drivers
v0x1f41140_0 .net "cache_hit_read1", 0 0, v0x1f3eb50_0; 1 drivers
v0x1f411c0_0 .net "cache_hit_read2", 0 0, v0x1f3ec20_0; 1 drivers
v0x1f41290_0 .net "cache_hit_read3", 0 0, v0x1f3ecd0_0; 1 drivers
v0x1f413e0_0 .net "cache_hit_write", 0 0, v0x1f3ede0_0; 1 drivers
v0x1f41460_0 .net "cache_out1", 31 0, v0x1f3f5a0_0; 1 drivers
v0x1f41310_0 .net "cache_out2", 31 0, v0x1f3f4f0_0; 1 drivers
v0x1f41610_0 .net "cache_out3", 31 0, v0x1f3f6e0_0; 1 drivers
v0x1f41730_0 .net "cache_ptr_read1", 31 0, v0x1f28c40_0; 1 drivers
v0x1f417b0_0 .net "cache_ptr_read2", 31 0, v0x1f245e0_0; 1 drivers
v0x1f41690_0 .net "cache_ptr_read3", 31 0, v0x1f1ff80_0; 1 drivers
v0x1f418e0_0 .net "cache_ptr_write", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1f41a20_0 .net "cache_read_enable1", 0 0, v0x1f28eb0_0; 1 drivers
v0x1f41aa0_0 .net "cache_read_enable2", 0 0, v0x1f24850_0; 1 drivers
v0x1f41bf0_0 .net "cache_read_enable3", 0 0, v0x1f201f0_0; 1 drivers
v0x1f41c70_0 .net "cache_val", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1f41b20_0 .net "cache_write_enable", 0 0, C4<z>; 0 drivers
v0x1f41dd0_0 .var "clk", 0 0;
RS_0x7fa3ee0998e8 .resolv tri, v0x1d57090_0, v0x1ee3f80_0, C4<zzzzz>, C4<zzzzz>;
v0x1f41cf0_0 .net8 "numi", 4 0, RS_0x7fa3ee0998e8; 2 drivers
RS_0x7fa3ee099918/0/0 .resolv tri, v0x1d56f30_0, v0x1ee41d0_0, v0x1ee88a0_0, v0x1eec960_0;
RS_0x7fa3ee099918/0/4 .resolv tri, v0x1ef1390_0, v0x1ef5410_0, v0x1ef9730_0, v0x1efda50_0;
RS_0x7fa3ee099918/0/8 .resolv tri, v0x1ef1110_0, v0x1f06a10_0, v0x1f14790_0, v0x1f1bfa0_0;
RS_0x7fa3ee099918/0/12 .resolv tri, v0x1f20680_0, v0x1f24ce0_0, v0x1f29420_0, C4<zzzzz>;
RS_0x7fa3ee099918 .resolv tri, RS_0x7fa3ee099918/0/0, RS_0x7fa3ee099918/0/4, RS_0x7fa3ee099918/0/8, RS_0x7fa3ee099918/0/12;
v0x1f41fd0_0 .net8 "numj", 4 0, RS_0x7fa3ee099918; 15 drivers
RS_0x7fa3ee099948/0/0 .resolv tri, v0x1d43950_0, v0x1ee40e0_0, v0x1ee8920_0, v0x1eecb50_0;
RS_0x7fa3ee099948/0/4 .resolv tri, v0x1ef14a0_0, v0x1ef5600_0, v0x1ef9920_0, v0x1efdc40_0;
RS_0x7fa3ee099948/0/8 .resolv tri, v0x1ef1410_0, v0x1f06c00_0, v0x1f146a0_0, v0x1f1c190_0;
RS_0x7fa3ee099948/0/12 .resolv tri, v0x1f208b0_0, v0x1f24f10_0, v0x1f29650_0, C4<zzzzz>;
RS_0x7fa3ee099948 .resolv tri, RS_0x7fa3ee099948/0/0, RS_0x7fa3ee099948/0/4, RS_0x7fa3ee099948/0/8, RS_0x7fa3ee099948/0/12;
v0x1f41e50_0 .net8 "numk", 4 0, RS_0x7fa3ee099948; 15 drivers
v0x1f42150_0 .net "qi", 3 0, L_0x1f52100; 1 drivers
v0x1f42050_0 .net "qj", 3 0, L_0x1f52290; 1 drivers
v0x1f420d0_0 .net "qk", 3 0, L_0x1f523e0; 1 drivers
v0x1f02410_0 .var "reset", 0 0;
v0x1f421d0_0 .net "reset_bus", 13 0, v0x1f14990_0; 1 drivers
v0x1f42250_0 .net "vi", 31 0, L_0x1f50dd0; 1 drivers
v0x1f02670_0 .net "vj", 31 0, L_0x1f33720; 1 drivers
v0x1f424f0_0 .net "vk", 31 0, L_0x1f43710; 1 drivers
v0x1f42570_0 .net "wd_dcache", 31 0, v0x1f14bb0_0; 1 drivers
v0x1f42970_0 .net "wd_reg", 31 0, v0x1f14c30_0; 1 drivers
v0x1f429f0_0 .net "wd_status1", 3 0, v0x1f13b20_0; 1 drivers
v0x1f42820_0 .net "wd_status2", 3 0, v0x1f13c10_0; 1 drivers
v0x1f428a0_0 .net "we_dcache", 0 0, v0x1f14f50_0; 1 drivers
v0x1f42be0_0 .net "we_reg", 0 0, v0x1f14fd0_0; 1 drivers
v0x1f42c60_0 .net "we_status1", 0 0, v0x1f14df0_0; 1 drivers
v0x1f42a70_0 .net "we_status2", 0 0, v0x1f14e90_0; 1 drivers
v0x1f42af0_0 .net "ws_dcache", 31 0, v0x1f151d0_0; 1 drivers
v0x1f42e70_0 .net "ws_reg", 4 0, v0x1f15250_0; 1 drivers
v0x1f42ef0_0 .net "ws_status1", 4 0, v0x1f13d30_0; 1 drivers
v0x1f42ce0_0 .net "ws_status2", 4 0, v0x1f13f60_0; 1 drivers
S_0x1f40560 .scope task, "setWrite" "setWrite" 2 246, 2 246, S_0x1cda100;
 .timescale -9 -10;
v0x1f40650_0 .var "data", 0 0;
v0x1f406d0_0 .var "fu", 3 0;
v0x1f40750_0 .var "longData", 13 0;
v0x1f407d0_0 .var "mask", 13 0;
v0x1f40880_0 .var "write", 13 0;
TD_CPU.setWrite ;
    %movi 8, 1, 14;
    %ix/getv 0, v0x1f406d0_0;
    %shiftl/i0  8, 14;
    %inv 8, 14;
    %set/v v0x1f407d0_0, 8, 14;
    %load/v 8, v0x1f40650_0, 1;
    %mov 9, 0, 13;
    %load/v 22, v0x1f406d0_0, 4;
    %ix/get 0, 22, 4;
    %shiftl/i0  8, 14;
    %set/v v0x1f40750_0, 8, 14;
    %load/v 8, v0x1f40880_0, 14;
    %load/v 22, v0x1f407d0_0, 14;
    %and 8, 22, 14;
    %load/v 22, v0x1f40750_0, 14;
    %or 8, 22, 14;
    %set/v v0x1f40880_0, 8, 14;
    %end;
S_0x1f402f0 .scope task, "setWriteBy" "setWriteBy" 2 233, 2 233, S_0x1cda100;
 .timescale -9 -10;
v0x1f403e0_0 .var "fu", 3 0;
v0x1f40460_0 .var "write", 13 0;
v0x1f404e0_0 .var "writeFU", 3 0;
TD_CPU.setWriteBy ;
    %load/v 8, v0x1f404e0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %inv 4, 1;
    %jmp/0xz  T_1.0, 4;
    %load/v 8, v0x1f40460_0, 14;
    %set/v v0x1f40880_0, 8, 14;
    %load/v 8, v0x1f404e0_0, 4;
    %set/v v0x1f406d0_0, 8, 4;
    %set/v v0x1f40650_0, 0, 1;
    %fork TD_CPU.setWrite, S_0x1f40560;
    %join;
    %load/v 8, v0x1f40880_0, 14;
    %set/v v0x1f40460_0, 8, 14;
T_1.0 ;
    %load/v 8, v0x1f40460_0, 14;
    %set/v v0x1f40880_0, 8, 14;
    %load/v 8, v0x1f403e0_0, 4;
    %set/v v0x1f406d0_0, 8, 4;
    %set/v v0x1f40650_0, 1, 1;
    %fork TD_CPU.setWrite, S_0x1f40560;
    %join;
    %load/v 8, v0x1f40880_0, 14;
    %set/v v0x1f40460_0, 8, 14;
    %load/v 8, v0x1f403e0_0, 4;
    %set/v v0x1f404e0_0, 8, 4;
    %end;
S_0x1f2f440 .scope module, "dcache" "data_cache" 2 74, 4 3, S_0x1cda100;
 .timescale -9 -10;
P_0x1f2f538 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1f2f560 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1f2f588 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1f2f5b0 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1f2f5d8 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1f2f600 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1f2f628 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1f2f650 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1f2f678 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1f2f6a0 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1f2f6c8 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1f2f6f0 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1f2f718 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1f2f740 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1f2f768 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1f2f790 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1f2f7b8 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1f2f7e0 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1f2f808 .param/l "INST_J" 3 35, C4<1011>;
P_0x1f2f830 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1f2f858 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1f2f880 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1f2f8a8 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1f2f8d0 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1f2f8f8 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1f2f920 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1f2f948 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1f2f970 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1f2f998 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1f2f9c0 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1f2f9e8 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1f2fa10 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1f2fa38 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1f2fa60 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1f2fa88 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1f2fab0 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1f2fad8 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1f2fb00 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1f2fb28 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1f2fb50 .param/l "NULL" 3 63, +C4<01111>;
P_0x1f2fb78 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1f2fba0 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1f2fbc8 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1f2fbf0 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1f2fc18 .param/l "READY" 3 62, +C4<01111>;
P_0x1f2fc40 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1f2fc68 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1f2fc90 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1f2fcb8 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1f2fce0 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1f2fd08 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1f2fd30 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1f2fd58 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
v0x1f3e750 .array "cache", 0 1023, 511 0;
v0x1f3e7f0_0 .net "clk", 0 0, v0x1f41dd0_0; 1 drivers
v0x1f3e870_0 .net "data_tag_r1", 17 0, L_0x1f514c0; 1 drivers
v0x1f3e910_0 .net "data_tag_r2", 17 0, L_0x1f517b0; 1 drivers
v0x1f3e990_0 .net "data_tag_r3", 17 0, L_0x1f51aa0; 1 drivers
v0x1f3ea30_0 .net "data_tag_w", 17 0, L_0x1f51d90; 1 drivers
v0x1f3ead0 .array "dirty", 0 1023, 0 0;
v0x1f3eb50_0 .var "hit_read1", 0 0;
v0x1f3ec20_0 .var "hit_read2", 0 0;
v0x1f3ecd0_0 .var "hit_read3", 0 0;
v0x1f3ede0_0 .var "hit_write", 0 0;
v0x1f3ee60_0 .var "in_mem_block", 511 0;
v0x1f3ef80_0 .net "index_r1", 9 0, L_0x1f50d30; 1 drivers
v0x1f3f000_0 .net "index_r2", 9 0, L_0x1f51710; 1 drivers
v0x1f3f100_0 .net "index_r3", 9 0, L_0x1f51a00; 1 drivers
v0x1f3f180_0 .net "index_w", 9 0, L_0x1f51cf0; 1 drivers
v0x1f3f080_0 .var "mwrite_enable", 0 0;
v0x1f3f2d0_0 .net "offset_r1", 3 0, L_0x1f50c90; 1 drivers
v0x1f3f3f0_0 .net "offset_r2", 3 0, L_0x1f51670; 1 drivers
v0x1f3f470_0 .net "offset_r3", 3 0, L_0x1f51960; 1 drivers
v0x1f3f350_0 .net "offset_w", 3 0, L_0x1f51c50; 1 drivers
v0x1f3f5a0_0 .var "out1", 31 0;
v0x1f3f4f0_0 .var "out2", 31 0;
v0x1f3f6e0_0 .var "out3", 31 0;
v0x1f3f650_0 .net "out_mem_block1", 511 0, L_0x1f47aa0; 1 drivers
v0x1f3f860_0 .net "out_mem_block2", 511 0, L_0x1f4b020; 1 drivers
v0x1f3f790_0 .net "out_mem_block3", 511 0, L_0x1f4f900; 1 drivers
v0x1f3f9f0_0 .net "out_mem_data1", 31 0, L_0x1f333d0; 1 drivers
v0x1f3f910_0 .net "out_mem_data2", 31 0, L_0x1f509f0; 1 drivers
v0x1f3fb60_0 .net "out_mem_data3", 31 0, L_0x1f50b90; 1 drivers
v0x1f3fa70_0 .alias "ptr_read1", 31 0, v0x1f41730_0;
v0x1f3fce0_0 .alias "ptr_read2", 31 0, v0x1f417b0_0;
v0x1f3fbe0_0 .alias "ptr_read3", 31 0, v0x1f41690_0;
v0x1f3fe70_0 .alias "ptr_write", 31 0, v0x1f418e0_0;
v0x1f3fd60_0 .alias "read_enable1", 0 0, v0x1f41a20_0;
v0x1f3fde0_0 .alias "read_enable2", 0 0, v0x1f41aa0_0;
v0x1f40020_0 .alias "read_enable3", 0 0, v0x1f41bf0_0;
v0x1f400a0 .array "tag", 0 1023, 17 0;
v0x1f3fef0_0 .alias "val", 31 0, v0x1f41c70_0;
v0x1f3ff70 .array "valid", 0 1023, 0 0;
v0x1f40270_0 .alias "write_enable", 0 0, v0x1f41b20_0;
L_0x1f50c90 .part v0x1f28c40_0, 0, 4;
L_0x1f50d30 .part v0x1f28c40_0, 4, 10;
L_0x1f514c0 .part v0x1f28c40_0, 14, 18;
L_0x1f51670 .part v0x1f245e0_0, 0, 4;
L_0x1f51710 .part v0x1f245e0_0, 4, 10;
L_0x1f517b0 .part v0x1f245e0_0, 14, 18;
L_0x1f51960 .part v0x1f1ff80_0, 0, 4;
L_0x1f51a00 .part v0x1f1ff80_0, 4, 10;
L_0x1f51aa0 .part v0x1f1ff80_0, 14, 18;
L_0x1f51c50 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 4;
L_0x1f51cf0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 4, 10;
L_0x1f51d90 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 14, 18;
S_0x1f3d720 .scope task, "read_data" "read_data" 4 122, 4 122, S_0x1f2f440;
 .timescale -9 -10;
v0x1f3d810_0 .var "cache", 511 0;
v0x1f3d890_0 .var "data_tag", 17 0;
v0x1f3e300_0 .var "dirty", 0 0;
v0x1f3e380_0 .var "hit", 0 0;
v0x1f3e400_0 .var "offset", 3 0;
v0x1f3e480_0 .var "out", 31 0;
v0x1f3e520_0 .var "out_mem_block", 511 0;
v0x1f3e5c0_0 .var "tag", 17 0;
v0x1f3e6b0_0 .var "valid", 0 0;
TD_CPU.dcache.read_data ;
    %load/v 8, v0x1f3e5c0_0, 18;
    %load/v 26, v0x1f3d890_0, 18;
    %cmp/u 8, 26, 18;
    %mov 8, 4, 1;
    %load/v 9, v0x1f3e6b0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %set/v v0x1f3e380_0, 1, 1;
    %load/v 8, v0x1f3d810_0, 512;
    %movi 520, 15, 39;
    %load/v 559, v0x1f3e400_0, 4;
    %movi 563, 0, 35;
    %sub 520, 559, 39;
    %muli 520, 32, 39;
    %ix/get 0, 520, 39;
    %shiftr/i0  8, 512;
   %andi 8, 4294967295, 512;
    %set/v v0x1f3e480_0, 8, 32;
    %set/v v0x1f3e300_0, 1, 1;
    %set/v v0x1f3e6b0_0, 1, 1;
    %jmp T_2.3;
T_2.2 ;
    %set/v v0x1f3e380_0, 0, 1;
    %load/v 8, v0x1f3e300_0, 1;
    %load/v 9, v0x1f3e6b0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v0x1f3d810_0, 512;
    %set/v v0x1f3ee60_0, 8, 512;
    %set/v v0x1f3f080_0, 1, 1;
    %set/v v0x1f3f080_0, 0, 1;
T_2.4 ;
    %load/v 8, v0x1f3e520_0, 512;
    %set/v v0x1f3d810_0, 8, 512;
    %set/v v0x1f3e300_0, 0, 1;
    %set/v v0x1f3e6b0_0, 1, 1;
    %load/v 8, v0x1f3d890_0, 18;
    %set/v v0x1f3e5c0_0, 8, 18;
    %load/v 8, v0x1f3d810_0, 512;
    %movi 520, 15, 39;
    %load/v 559, v0x1f3e400_0, 4;
    %movi 563, 0, 35;
    %sub 520, 559, 39;
    %muli 520, 32, 39;
    %ix/get 0, 520, 39;
    %shiftr/i0  8, 512;
   %andi 8, 4294967295, 512;
    %set/v v0x1f3e480_0, 8, 32;
T_2.3 ;
    %end;
S_0x1f30fd0 .scope module, "dmemory" "data_memory" 4 22, 5 1, S_0x1f2f440;
 .timescale -9 -10;
P_0x1f310c8 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1f310f0 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1f31118 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1f31140 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1f31168 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1f31190 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1f311b8 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1f311e0 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1f31208 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1f31230 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1f31258 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1f31280 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1f312a8 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1f312d0 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1f312f8 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1f31320 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1f31348 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1f31370 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1f31398 .param/l "INST_J" 3 35, C4<1011>;
P_0x1f313c0 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1f313e8 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1f31410 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1f31438 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1f31460 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1f31488 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1f314b0 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1f314d8 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1f31500 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1f31528 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1f31550 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1f31578 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1f315a0 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1f315c8 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1f315f0 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1f31618 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1f31640 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1f31668 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1f31690 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1f316b8 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1f316e0 .param/l "NULL" 3 63, +C4<01111>;
P_0x1f31708 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1f31730 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1f31758 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1f31780 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1f317a8 .param/l "READY" 3 62, +C4<01111>;
P_0x1f317d0 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1f317f8 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1f31820 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1f31848 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1f31870 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1f31898 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1f318c0 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1f318e8 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
L_0x1f333d0 .functor BUFZ 32, L_0x1f50f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1f509f0 .functor BUFZ 32, L_0x1f50950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1f50b90 .functor BUFZ 32, L_0x1f50af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f32eb0_0 .net *"_s1", 27 0, L_0x1f42db0; 1 drivers
v0x1f32f70_0 .net *"_s100", 27 0, C4<0000000000000000000000000000>; 1 drivers
v0x1f33010_0 .net *"_s101", 31 0, L_0x1f454f0; 1 drivers
v0x1f330b0_0 .net *"_s102", 31 0, L_0x1f45450; 1 drivers
v0x1f33130_0 .net *"_s104", 31 0, L_0x1f45830; 1 drivers
v0x1f331d0_0 .net *"_s106", 4 0, C4<01000>; 1 drivers
v0x1f332b0_0 .net *"_s110", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f33350_0 .net *"_s111", 31 0, L_0x1f45c40; 1 drivers
v0x1f33440_0 .net *"_s112", 31 0, L_0x1f45980; 1 drivers
v0x1f334e0_0 .net *"_s114", 31 0, L_0x1f45fb0; 1 drivers
v0x1f335e0_0 .net *"_s116", 4 0, C4<01001>; 1 drivers
v0x1f33680_0 .net *"_s120", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f33790_0 .net *"_s121", 31 0, L_0x1f45e30; 1 drivers
v0x1f33830_0 .net *"_s122", 31 0, L_0x1f45d70; 1 drivers
v0x1f33950_0 .net *"_s124", 31 0, L_0x1f46050; 1 drivers
v0x1f339f0_0 .net *"_s126", 4 0, C4<01010>; 1 drivers
v0x1f338b0_0 .net *"_s13", 27 0, L_0x1f433d0; 1 drivers
v0x1f33b40_0 .net *"_s130", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f33c60_0 .net *"_s131", 31 0, L_0x1f46530; 1 drivers
v0x1f33ce0_0 .net *"_s132", 31 0, L_0x1f46480; 1 drivers
v0x1f33bc0_0 .net *"_s134", 31 0, L_0x1f46850; 1 drivers
v0x1f33e10_0 .net *"_s136", 4 0, C4<01011>; 1 drivers
v0x1f33d60_0 .net *"_s14", 3 0, C4<0000>; 1 drivers
v0x1f33f50_0 .net *"_s140", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f33eb0_0 .net *"_s141", 31 0, L_0x1f466f0; 1 drivers
v0x1f340a0_0 .net *"_s142", 31 0, L_0x1f46610; 1 drivers
v0x1f33ff0_0 .net *"_s144", 31 0, L_0x1f468f0; 1 drivers
v0x1f34200_0 .net *"_s146", 4 0, C4<01100>; 1 drivers
v0x1f34140_0 .net *"_s150", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f34370_0 .net *"_s151", 31 0, L_0x1f46990; 1 drivers
v0x1f34280_0 .net *"_s152", 31 0, L_0x1f46d00; 1 drivers
v0x1f344f0_0 .net *"_s154", 31 0, L_0x1f47100; 1 drivers
v0x1f343f0_0 .net *"_s156", 4 0, C4<01101>; 1 drivers
v0x1f34680_0 .net *"_s160", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f34570_0 .net *"_s161", 31 0, L_0x1f46f30; 1 drivers
v0x1f34820_0 .net *"_s162", 31 0, L_0x1f46e30; 1 drivers
v0x1f34700_0 .net *"_s164", 31 0, L_0x1f471a0; 1 drivers
v0x1f347a0_0 .net *"_s166", 4 0, C4<01110>; 1 drivers
v0x1f349e0_0 .net *"_s170", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f34a60_0 .net *"_s171", 31 0, L_0x1f47350; 1 drivers
v0x1f348a0_0 .net *"_s172", 31 0, L_0x1f47240; 1 drivers
v0x1f34940_0 .net *"_s174", 31 0, L_0x1f456d0; 1 drivers
v0x1f34c40_0 .net *"_s176", 4 0, C4<01111>; 1 drivers
v0x1f34cc0_0 .net *"_s180", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f34ae0_0 .net *"_s181", 31 0, L_0x1f474e0; 1 drivers
v0x1f34b80_0 .net *"_s182", 31 0, L_0x1f47720; 1 drivers
v0x1f34ec0_0 .net *"_s186", 31 0, L_0x1f484b0; 1 drivers
v0x1f34f40_0 .net *"_s188", 0 0, C4<0>; 1 drivers
v0x1f34d60_0 .net *"_s19", 27 0, L_0x1f43670; 1 drivers
v0x1f34e00_0 .net *"_s192", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1f35160_0 .net *"_s193", 31 0, L_0x1f47de0; 1 drivers
v0x1f351e0_0 .net *"_s194", 31 0, L_0x1f47c60; 1 drivers
v0x1f34fe0_0 .net *"_s196", 31 0, L_0x1f48550; 1 drivers
v0x1f35080_0 .net *"_s198", 1 0, C4<01>; 1 drivers
v0x1f35420_0 .net *"_s2", 3 0, C4<0000>; 1 drivers
v0x1f354a0_0 .net *"_s20", 3 0, C4<0000>; 1 drivers
v0x1f35260_0 .net *"_s202", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1f35300_0 .net *"_s203", 31 0, L_0x1f48730; 1 drivers
v0x1f353a0_0 .net *"_s204", 31 0, L_0x1f485f0; 1 drivers
v0x1f35720_0 .net *"_s206", 31 0, L_0x1f48c60; 1 drivers
v0x1f35540_0 .net *"_s208", 2 0, C4<010>; 1 drivers
v0x1f355e0_0 .net *"_s212", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0x1f35680_0 .net *"_s213", 31 0, L_0x1f48900; 1 drivers
v0x1f359c0_0 .net *"_s214", 31 0, L_0x1f48b10; 1 drivers
v0x1f357c0_0 .net *"_s216", 31 0, L_0x1f48d00; 1 drivers
v0x1f35860_0 .net *"_s218", 2 0, C4<011>; 1 drivers
v0x1f35900_0 .net *"_s222", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0x1f35c60_0 .net *"_s223", 31 0, L_0x1f48f00; 1 drivers
v0x1f35a60_0 .net *"_s224", 31 0, L_0x1f48da0; 1 drivers
v0x1f35b00_0 .net *"_s226", 31 0, L_0x1f494a0; 1 drivers
v0x1f35ba0_0 .net *"_s228", 3 0, C4<0100>; 1 drivers
v0x1f35f20_0 .net *"_s232", 27 0, C4<0000000000000000000000000000>; 1 drivers
v0x1f35ce0_0 .net *"_s233", 31 0, L_0x1f49270; 1 drivers
v0x1f35d80_0 .net *"_s234", 31 0, L_0x1f493f0; 1 drivers
v0x1f35e20_0 .net *"_s236", 31 0, L_0x1f491a0; 1 drivers
v0x1f36200_0 .net *"_s238", 3 0, C4<0101>; 1 drivers
v0x1f35fa0_0 .net *"_s24", 31 0, L_0x1f43920; 1 drivers
v0x1f36040_0 .net *"_s242", 27 0, C4<0000000000000000000000000000>; 1 drivers
v0x1f360e0_0 .net *"_s243", 31 0, L_0x1f49700; 1 drivers
v0x1f36180_0 .net *"_s244", 31 0, L_0x1f49580; 1 drivers
v0x1f36510_0 .net *"_s246", 31 0, L_0x1f49cf0; 1 drivers
v0x1f36590_0 .net *"_s248", 3 0, C4<0110>; 1 drivers
v0x1f362a0_0 .net *"_s252", 27 0, C4<0000000000000000000000000000>; 1 drivers
v0x1f36340_0 .net *"_s253", 31 0, L_0x1f49a10; 1 drivers
v0x1f363e0_0 .net *"_s254", 31 0, L_0x1f49b90; 1 drivers
v0x1f36480_0 .net *"_s256", 31 0, L_0x1f49d90; 1 drivers
v0x1f368f0_0 .net *"_s258", 3 0, C4<0111>; 1 drivers
v0x1f36990_0 .net *"_s26", 0 0, C4<0>; 1 drivers
v0x1f36630_0 .net *"_s262", 27 0, C4<0000000000000000000000000000>; 1 drivers
v0x1f366d0_0 .net *"_s263", 31 0, L_0x1f4a010; 1 drivers
v0x1f36770_0 .net *"_s264", 31 0, L_0x1f49e70; 1 drivers
v0x1f36810_0 .net *"_s266", 31 0, L_0x1f4a5e0; 1 drivers
v0x1f36d00_0 .net *"_s268", 4 0, C4<01000>; 1 drivers
v0x1f36d80_0 .net *"_s272", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f36a30_0 .net *"_s273", 31 0, L_0x1f4a350; 1 drivers
v0x1f36ad0_0 .net *"_s274", 31 0, L_0x1f4a4d0; 1 drivers
v0x1f36b70_0 .net *"_s276", 31 0, L_0x1f4a1a0; 1 drivers
v0x1f36c10_0 .net *"_s278", 4 0, C4<01001>; 1 drivers
v0x1f37120_0 .net *"_s282", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f371a0_0 .net *"_s283", 31 0, L_0x1f4a840; 1 drivers
v0x1f36e00_0 .net *"_s284", 31 0, L_0x1f4a280; 1 drivers
v0x1f36ea0_0 .net *"_s286", 31 0, L_0x1f4aa10; 1 drivers
v0x1f36f40_0 .net *"_s288", 4 0, C4<01010>; 1 drivers
v0x1f36fe0_0 .net *"_s292", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f37080_0 .net *"_s293", 31 0, L_0x1f4ac80; 1 drivers
v0x1f37570_0 .net *"_s294", 31 0, L_0x1f4ae00; 1 drivers
v0x1f37240_0 .net *"_s296", 31 0, L_0x1f4af40; 1 drivers
v0x1f372e0_0 .net *"_s298", 4 0, C4<01011>; 1 drivers
v0x1f37380_0 .net *"_s30", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1f37420_0 .net *"_s302", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f374c0_0 .net *"_s303", 31 0, L_0x1f4b200; 1 drivers
v0x1f37970_0 .net *"_s304", 31 0, L_0x1f4b380; 1 drivers
v0x1f37610_0 .net *"_s306", 31 0, L_0x1f4a720; 1 drivers
v0x1f376b0_0 .net *"_s308", 4 0, C4<01100>; 1 drivers
v0x1f37750_0 .net *"_s31", 31 0, L_0x1f439c0; 1 drivers
v0x1f377f0_0 .net *"_s312", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f37890_0 .net *"_s313", 31 0, L_0x1f4b610; 1 drivers
v0x1f37da0_0 .net *"_s314", 31 0, L_0x1f4b750; 1 drivers
v0x1f379f0_0 .net *"_s316", 31 0, L_0x1f4aab0; 1 drivers
v0x1f37a70_0 .net *"_s318", 4 0, C4<01101>; 1 drivers
v0x1f37b10_0 .net *"_s32", 31 0, L_0x1f43b30; 1 drivers
v0x1f37bb0_0 .net *"_s322", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f37c50_0 .net *"_s323", 31 0, L_0x1f4bb00; 1 drivers
v0x1f37cf0_0 .net *"_s324", 31 0, L_0x1f4ab90; 1 drivers
v0x1f38210_0 .net *"_s326", 31 0, L_0x1f4bd20; 1 drivers
v0x1f382b0_0 .net *"_s328", 4 0, C4<01110>; 1 drivers
v0x1f37e20_0 .net *"_s332", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f37ec0_0 .net *"_s333", 31 0, L_0x1f4c010; 1 drivers
v0x1f37f60_0 .net *"_s334", 31 0, L_0x1f4c190; 1 drivers
v0x1f38000_0 .net *"_s336", 31 0, L_0x1f4c300; 1 drivers
v0x1f380a0_0 .net *"_s338", 4 0, C4<01111>; 1 drivers
v0x1f38140_0 .net *"_s34", 31 0, L_0x1f43cc0; 1 drivers
v0x1f38760_0 .net *"_s342", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f387e0_0 .net *"_s343", 31 0, L_0x1f4c600; 1 drivers
v0x1f38330_0 .net *"_s344", 31 0, L_0x1f4c780; 1 drivers
v0x1f383b0_0 .net *"_s348", 31 0, L_0x1f4c480; 1 drivers
v0x1f38450_0 .net *"_s350", 0 0, C4<0>; 1 drivers
v0x1f384f0_0 .net *"_s354", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1f38590_0 .net *"_s355", 31 0, L_0x1f4c560; 1 drivers
v0x1f38630_0 .net *"_s356", 31 0, L_0x1f4c850; 1 drivers
v0x1f386d0_0 .net *"_s358", 31 0, L_0x1f4c9e0; 1 drivers
v0x1f38cd0_0 .net *"_s36", 1 0, C4<01>; 1 drivers
v0x1f38860_0 .net *"_s360", 1 0, C4<01>; 1 drivers
v0x1f38900_0 .net *"_s364", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1f389a0_0 .net *"_s365", 31 0, L_0x1f4d180; 1 drivers
v0x1f38a40_0 .net *"_s366", 31 0, L_0x1f4cb60; 1 drivers
v0x1f38ae0_0 .net *"_s368", 31 0, L_0x1f4cca0; 1 drivers
v0x1f38b80_0 .net *"_s370", 2 0, C4<010>; 1 drivers
v0x1f38c20_0 .net *"_s374", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0x1f39200_0 .net *"_s375", 31 0, L_0x1f4cde0; 1 drivers
v0x1f38d50_0 .net *"_s376", 31 0, L_0x1f4cf60; 1 drivers
v0x1f38df0_0 .net *"_s378", 31 0, L_0x1f4d0e0; 1 drivers
v0x1f38e90_0 .net *"_s380", 2 0, C4<011>; 1 drivers
v0x1f38f30_0 .net *"_s384", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0x1f38fd0_0 .net *"_s385", 31 0, L_0x1f4d5a0; 1 drivers
v0x1f39070_0 .net *"_s386", 31 0, L_0x1f4d990; 1 drivers
v0x1f39110_0 .net *"_s388", 31 0, L_0x1f4d340; 1 drivers
v0x1f39770_0 .net *"_s390", 3 0, C4<0100>; 1 drivers
v0x1f39280_0 .net *"_s394", 27 0, C4<0000000000000000000000000000>; 1 drivers
v0x1f39300_0 .net *"_s395", 31 0, L_0x1f4d420; 1 drivers
v0x1f393a0_0 .net *"_s396", 31 0, L_0x1f4d720; 1 drivers
v0x1f39440_0 .net *"_s398", 31 0, L_0x1f4d860; 1 drivers
v0x1f394e0_0 .net *"_s40", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1f39580_0 .net *"_s400", 3 0, C4<0101>; 1 drivers
v0x1f39620_0 .net *"_s404", 27 0, C4<0000000000000000000000000000>; 1 drivers
v0x1f396c0_0 .net *"_s405", 31 0, L_0x1f4dd50; 1 drivers
v0x1f39d30_0 .net *"_s406", 31 0, L_0x1f4dad0; 1 drivers
v0x1f39db0_0 .net *"_s408", 31 0, L_0x1f4dc10; 1 drivers
v0x1f397f0_0 .net *"_s41", 31 0, L_0x1f43da0; 1 drivers
v0x1f39890_0 .net *"_s410", 3 0, C4<0110>; 1 drivers
v0x1f39930_0 .net *"_s414", 27 0, C4<0000000000000000000000000000>; 1 drivers
v0x1f399d0_0 .net *"_s415", 31 0, L_0x1f4e590; 1 drivers
v0x1f39a70_0 .net *"_s416", 31 0, L_0x1f4e120; 1 drivers
v0x1f39b10_0 .net *"_s418", 31 0, L_0x1f4e320; 1 drivers
v0x1f39bb0_0 .net *"_s42", 31 0, L_0x1f43f70; 1 drivers
v0x1f39c50_0 .net *"_s420", 3 0, C4<0111>; 1 drivers
v0x1f3a3c0_0 .net *"_s424", 27 0, C4<0000000000000000000000000000>; 1 drivers
v0x1f3a440_0 .net *"_s425", 31 0, L_0x1f4e3c0; 1 drivers
v0x1f39e30_0 .net *"_s426", 31 0, L_0x1f4de80; 1 drivers
v0x1f39ed0_0 .net *"_s428", 31 0, L_0x1f4dfc0; 1 drivers
v0x1f39f70_0 .net *"_s430", 4 0, C4<01000>; 1 drivers
v0x1f3a010_0 .net *"_s434", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f3a0b0_0 .net *"_s435", 31 0, L_0x1f4e8e0; 1 drivers
v0x1f3a150_0 .net *"_s436", 31 0, L_0x1f4e060; 1 drivers
v0x1f3a1f0_0 .net *"_s438", 31 0, L_0x1f4e630; 1 drivers
v0x1f3a290_0 .net *"_s44", 31 0, L_0x1f441a0; 1 drivers
v0x1f3a330_0 .net *"_s440", 4 0, C4<01001>; 1 drivers
v0x1f3aaa0_0 .net *"_s444", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f3a4c0_0 .net *"_s445", 31 0, L_0x1f4e6d0; 1 drivers
v0x1f3a560_0 .net *"_s446", 31 0, L_0x1f4e810; 1 drivers
v0x1f3a600_0 .net *"_s448", 31 0, L_0x1f4f140; 1 drivers
v0x1f3a6a0_0 .net *"_s450", 4 0, C4<01010>; 1 drivers
v0x1f3a740_0 .net *"_s454", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f3a7e0_0 .net *"_s455", 31 0, L_0x1f4f1e0; 1 drivers
v0x1f3a880_0 .net *"_s456", 31 0, L_0x1f4ed00; 1 drivers
v0x1f3a920_0 .net *"_s458", 31 0, L_0x1f4eeb0; 1 drivers
v0x1f3a9c0_0 .net *"_s46", 2 0, C4<010>; 1 drivers
v0x1f3b150_0 .net *"_s460", 4 0, C4<01011>; 1 drivers
v0x1f3ab20_0 .net *"_s464", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f3abc0_0 .net *"_s465", 31 0, L_0x1f4ef50; 1 drivers
v0x1f3ac60_0 .net *"_s466", 31 0, L_0x1f4f090; 1 drivers
v0x1f3ad00_0 .net *"_s468", 31 0, L_0x1f4ea70; 1 drivers
v0x1f3ada0_0 .net *"_s470", 4 0, C4<01100>; 1 drivers
v0x1f3ae40_0 .net *"_s474", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f3aee0_0 .net *"_s475", 31 0, L_0x1f4f570; 1 drivers
v0x1f3af80_0 .net *"_s476", 31 0, L_0x1f4eb10; 1 drivers
v0x1f3b020_0 .net *"_s478", 31 0, L_0x1f4f710; 1 drivers
v0x1f3b0c0_0 .net *"_s480", 4 0, C4<01101>; 1 drivers
v0x1f3b860_0 .net *"_s484", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f3b8e0_0 .net *"_s485", 31 0, L_0x1f4fab0; 1 drivers
v0x1f3b1f0_0 .net *"_s486", 31 0, L_0x1f4ff50; 1 drivers
v0x1f3b290_0 .net *"_s488", 31 0, L_0x1f4f280; 1 drivers
v0x1f3b330_0 .net *"_s490", 4 0, C4<01110>; 1 drivers
v0x1f3b3d0_0 .net *"_s494", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f3b470_0 .net *"_s495", 31 0, L_0x1f4f360; 1 drivers
v0x1f3b510_0 .net *"_s496", 31 0, L_0x1f4f7b0; 1 drivers
v0x1f3b5b0_0 .net *"_s498", 31 0, L_0x1f4fe50; 1 drivers
v0x1f3b650_0 .net *"_s50", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0x1f3b6f0_0 .net *"_s500", 4 0, C4<01111>; 1 drivers
v0x1f3b790_0 .net *"_s504", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f3c050_0 .net *"_s505", 31 0, L_0x1f50410; 1 drivers
v0x1f3c0d0_0 .net *"_s506", 31 0, L_0x1f4e210; 1 drivers
v0x1f3b980_0 .net *"_s51", 31 0, L_0x1f44240; 1 drivers
v0x1f3ba20_0 .net *"_s510", 31 0, L_0x1f50f20; 1 drivers
v0x1f3bac0_0 .net *"_s514", 31 0, L_0x1f50950; 1 drivers
v0x1f3bb60_0 .net *"_s518", 31 0, L_0x1f50af0; 1 drivers
v0x1f3bc00_0 .net *"_s52", 31 0, L_0x1f44450; 1 drivers
v0x1f3bca0_0 .net *"_s54", 31 0, L_0x1f44580; 1 drivers
v0x1f3bd40_0 .net *"_s56", 2 0, C4<011>; 1 drivers
v0x1f3bde0_0 .net *"_s60", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0x1f3be80_0 .net *"_s61", 31 0, L_0x1f446c0; 1 drivers
v0x1f3bf20_0 .net *"_s62", 31 0, L_0x1f447f0; 1 drivers
v0x1f3bfc0_0 .net *"_s64", 31 0, L_0x1f44620; 1 drivers
v0x1f3c8c0_0 .net *"_s66", 3 0, C4<0100>; 1 drivers
v0x1f3c170_0 .net *"_s7", 27 0, L_0x1f431b0; 1 drivers
v0x1f3c210_0 .net *"_s70", 27 0, C4<0000000000000000000000000000>; 1 drivers
v0x1f3c2b0_0 .net *"_s71", 31 0, L_0x1f44a50; 1 drivers
v0x1f3c350_0 .net *"_s72", 31 0, L_0x1f44c00; 1 drivers
v0x1f3c3f0_0 .net *"_s74", 31 0, L_0x1f44da0; 1 drivers
v0x1f3c490_0 .net *"_s76", 3 0, C4<0101>; 1 drivers
v0x1f3c530_0 .net *"_s8", 3 0, C4<0000>; 1 drivers
v0x1f3c5d0_0 .net *"_s80", 27 0, C4<0000000000000000000000000000>; 1 drivers
v0x1f3c670_0 .net *"_s81", 31 0, L_0x1f44f10; 1 drivers
v0x1f3c710_0 .net *"_s82", 31 0, L_0x1f450d0; 1 drivers
v0x1f3c7b0_0 .net *"_s84", 31 0, L_0x1f44e40; 1 drivers
v0x1f3d0f0_0 .net *"_s86", 3 0, C4<0110>; 1 drivers
v0x1f3c940_0 .net *"_s90", 27 0, C4<0000000000000000000000000000>; 1 drivers
v0x1f3c9e0_0 .net *"_s91", 31 0, L_0x1f45360; 1 drivers
v0x1f3ca80_0 .net *"_s92", 31 0, L_0x1f455e0; 1 drivers
v0x1f3cb20_0 .net *"_s94", 31 0, L_0x1f45790; 1 drivers
v0x1f3cbc0_0 .net *"_s96", 3 0, C4<0111>; 1 drivers
v0x1f3cc60_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1f3cce0_0 .net "in_block", 511 0, v0x1f3ee60_0; 1 drivers
v0x1f3cd80 .array "memory", 1023 0, 31 0;
v0x1f3ce00_0 .alias "out_block1", 511 0, v0x1f3f650_0;
v0x1f3cea0_0 .alias "out_block2", 511 0, v0x1f3f860_0;
v0x1f3cf40_0 .alias "out_block3", 511 0, v0x1f3f790_0;
v0x1f3cfe0_0 .alias "out_data1", 31 0, v0x1f3f9f0_0;
v0x1f3d990_0 .alias "out_data2", 31 0, v0x1f3f910_0;
v0x1f3da10_0 .alias "out_data3", 31 0, v0x1f3fb60_0;
v0x1f3d170_0 .net "ptr_block_in", 31 0, L_0x1f43110; 1 drivers
v0x1f3d210_0 .net "ptr_block_out1", 31 0, L_0x1f432e0; 1 drivers
v0x1f3d2b0_0 .net "ptr_block_out2", 31 0, L_0x1f43540; 1 drivers
v0x1f3d350_0 .net "ptr_block_out3", 31 0, L_0x1f437e0; 1 drivers
v0x1f3d3f0_0 .alias "ptr_in", 31 0, v0x1f418e0_0;
v0x1f3d490_0 .alias "ptr_out1", 31 0, v0x1f41730_0;
v0x1f3d540_0 .alias "ptr_out2", 31 0, v0x1f417b0_0;
v0x1f3d5f0_0 .alias "ptr_out3", 31 0, v0x1f41690_0;
v0x1f3d6a0_0 .alias "write_enable", 0 0, v0x1f41b20_0;
L_0x1f42db0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 4, 28;
L_0x1f43110 .concat [ 4 28 0 0], C4<0000>, L_0x1f42db0;
L_0x1f431b0 .part v0x1f28c40_0, 4, 28;
L_0x1f432e0 .concat [ 4 28 0 0], C4<0000>, L_0x1f431b0;
L_0x1f433d0 .part v0x1f245e0_0, 4, 28;
L_0x1f43540 .concat [ 4 28 0 0], C4<0000>, L_0x1f433d0;
L_0x1f43670 .part v0x1f1ff80_0, 4, 28;
L_0x1f437e0 .concat [ 4 28 0 0], C4<0000>, L_0x1f43670;
L_0x1f43920 .array/port v0x1f3cd80, L_0x1f43b30;
L_0x1f439c0 .concat [ 1 31 0 0], C4<0>, C4<0000000000000000000000000000000>;
L_0x1f43b30 .arith/sum 32, L_0x1f432e0, L_0x1f439c0;
L_0x1f43cc0 .array/port v0x1f3cd80, L_0x1f43f70;
L_0x1f43da0 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_0x1f43f70 .arith/sum 32, L_0x1f432e0, L_0x1f43da0;
L_0x1f441a0 .array/port v0x1f3cd80, L_0x1f44450;
L_0x1f44240 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_0x1f44450 .arith/sum 32, L_0x1f432e0, L_0x1f44240;
L_0x1f44580 .array/port v0x1f3cd80, L_0x1f447f0;
L_0x1f446c0 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_0x1f447f0 .arith/sum 32, L_0x1f432e0, L_0x1f446c0;
L_0x1f44620 .array/port v0x1f3cd80, L_0x1f44c00;
L_0x1f44a50 .concat [ 4 28 0 0], C4<0100>, C4<0000000000000000000000000000>;
L_0x1f44c00 .arith/sum 32, L_0x1f432e0, L_0x1f44a50;
L_0x1f44da0 .array/port v0x1f3cd80, L_0x1f450d0;
L_0x1f44f10 .concat [ 4 28 0 0], C4<0101>, C4<0000000000000000000000000000>;
L_0x1f450d0 .arith/sum 32, L_0x1f432e0, L_0x1f44f10;
L_0x1f44e40 .array/port v0x1f3cd80, L_0x1f455e0;
L_0x1f45360 .concat [ 4 28 0 0], C4<0110>, C4<0000000000000000000000000000>;
L_0x1f455e0 .arith/sum 32, L_0x1f432e0, L_0x1f45360;
L_0x1f45790 .array/port v0x1f3cd80, L_0x1f45450;
L_0x1f454f0 .concat [ 4 28 0 0], C4<0111>, C4<0000000000000000000000000000>;
L_0x1f45450 .arith/sum 32, L_0x1f432e0, L_0x1f454f0;
L_0x1f45830 .array/port v0x1f3cd80, L_0x1f45980;
L_0x1f45c40 .concat [ 5 27 0 0], C4<01000>, C4<000000000000000000000000000>;
L_0x1f45980 .arith/sum 32, L_0x1f432e0, L_0x1f45c40;
L_0x1f45fb0 .array/port v0x1f3cd80, L_0x1f45d70;
L_0x1f45e30 .concat [ 5 27 0 0], C4<01001>, C4<000000000000000000000000000>;
L_0x1f45d70 .arith/sum 32, L_0x1f432e0, L_0x1f45e30;
L_0x1f46050 .array/port v0x1f3cd80, L_0x1f46480;
L_0x1f46530 .concat [ 5 27 0 0], C4<01010>, C4<000000000000000000000000000>;
L_0x1f46480 .arith/sum 32, L_0x1f432e0, L_0x1f46530;
L_0x1f46850 .array/port v0x1f3cd80, L_0x1f46610;
L_0x1f466f0 .concat [ 5 27 0 0], C4<01011>, C4<000000000000000000000000000>;
L_0x1f46610 .arith/sum 32, L_0x1f432e0, L_0x1f466f0;
L_0x1f468f0 .array/port v0x1f3cd80, L_0x1f46d00;
L_0x1f46990 .concat [ 5 27 0 0], C4<01100>, C4<000000000000000000000000000>;
L_0x1f46d00 .arith/sum 32, L_0x1f432e0, L_0x1f46990;
L_0x1f47100 .array/port v0x1f3cd80, L_0x1f46e30;
L_0x1f46f30 .concat [ 5 27 0 0], C4<01101>, C4<000000000000000000000000000>;
L_0x1f46e30 .arith/sum 32, L_0x1f432e0, L_0x1f46f30;
L_0x1f471a0 .array/port v0x1f3cd80, L_0x1f47240;
L_0x1f47350 .concat [ 5 27 0 0], C4<01110>, C4<000000000000000000000000000>;
L_0x1f47240 .arith/sum 32, L_0x1f432e0, L_0x1f47350;
L_0x1f456d0 .array/port v0x1f3cd80, L_0x1f47720;
L_0x1f474e0 .concat [ 5 27 0 0], C4<01111>, C4<000000000000000000000000000>;
L_0x1f47720 .arith/sum 32, L_0x1f432e0, L_0x1f474e0;
LS_0x1f47aa0_0_0 .concat [ 32 32 32 32], L_0x1f456d0, L_0x1f471a0, L_0x1f47100, L_0x1f468f0;
LS_0x1f47aa0_0_4 .concat [ 32 32 32 32], L_0x1f46850, L_0x1f46050, L_0x1f45fb0, L_0x1f45830;
LS_0x1f47aa0_0_8 .concat [ 32 32 32 32], L_0x1f45790, L_0x1f44e40, L_0x1f44da0, L_0x1f44620;
LS_0x1f47aa0_0_12 .concat [ 32 32 32 32], L_0x1f44580, L_0x1f441a0, L_0x1f43cc0, L_0x1f43920;
L_0x1f47aa0 .concat [ 128 128 128 128], LS_0x1f47aa0_0_0, LS_0x1f47aa0_0_4, LS_0x1f47aa0_0_8, LS_0x1f47aa0_0_12;
L_0x1f484b0 .array/port v0x1f3cd80, L_0x1f47c60;
L_0x1f47de0 .concat [ 1 31 0 0], C4<0>, C4<0000000000000000000000000000000>;
L_0x1f47c60 .arith/sum 32, L_0x1f43540, L_0x1f47de0;
L_0x1f48550 .array/port v0x1f3cd80, L_0x1f485f0;
L_0x1f48730 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_0x1f485f0 .arith/sum 32, L_0x1f43540, L_0x1f48730;
L_0x1f48c60 .array/port v0x1f3cd80, L_0x1f48b10;
L_0x1f48900 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_0x1f48b10 .arith/sum 32, L_0x1f43540, L_0x1f48900;
L_0x1f48d00 .array/port v0x1f3cd80, L_0x1f48da0;
L_0x1f48f00 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_0x1f48da0 .arith/sum 32, L_0x1f43540, L_0x1f48f00;
L_0x1f494a0 .array/port v0x1f3cd80, L_0x1f493f0;
L_0x1f49270 .concat [ 4 28 0 0], C4<0100>, C4<0000000000000000000000000000>;
L_0x1f493f0 .arith/sum 32, L_0x1f43540, L_0x1f49270;
L_0x1f491a0 .array/port v0x1f3cd80, L_0x1f49580;
L_0x1f49700 .concat [ 4 28 0 0], C4<0101>, C4<0000000000000000000000000000>;
L_0x1f49580 .arith/sum 32, L_0x1f43540, L_0x1f49700;
L_0x1f49cf0 .array/port v0x1f3cd80, L_0x1f49b90;
L_0x1f49a10 .concat [ 4 28 0 0], C4<0110>, C4<0000000000000000000000000000>;
L_0x1f49b90 .arith/sum 32, L_0x1f43540, L_0x1f49a10;
L_0x1f49d90 .array/port v0x1f3cd80, L_0x1f49e70;
L_0x1f4a010 .concat [ 4 28 0 0], C4<0111>, C4<0000000000000000000000000000>;
L_0x1f49e70 .arith/sum 32, L_0x1f43540, L_0x1f4a010;
L_0x1f4a5e0 .array/port v0x1f3cd80, L_0x1f4a4d0;
L_0x1f4a350 .concat [ 5 27 0 0], C4<01000>, C4<000000000000000000000000000>;
L_0x1f4a4d0 .arith/sum 32, L_0x1f43540, L_0x1f4a350;
L_0x1f4a1a0 .array/port v0x1f3cd80, L_0x1f4a280;
L_0x1f4a840 .concat [ 5 27 0 0], C4<01001>, C4<000000000000000000000000000>;
L_0x1f4a280 .arith/sum 32, L_0x1f43540, L_0x1f4a840;
L_0x1f4aa10 .array/port v0x1f3cd80, L_0x1f4ae00;
L_0x1f4ac80 .concat [ 5 27 0 0], C4<01010>, C4<000000000000000000000000000>;
L_0x1f4ae00 .arith/sum 32, L_0x1f43540, L_0x1f4ac80;
L_0x1f4af40 .array/port v0x1f3cd80, L_0x1f4b380;
L_0x1f4b200 .concat [ 5 27 0 0], C4<01011>, C4<000000000000000000000000000>;
L_0x1f4b380 .arith/sum 32, L_0x1f43540, L_0x1f4b200;
L_0x1f4a720 .array/port v0x1f3cd80, L_0x1f4b750;
L_0x1f4b610 .concat [ 5 27 0 0], C4<01100>, C4<000000000000000000000000000>;
L_0x1f4b750 .arith/sum 32, L_0x1f43540, L_0x1f4b610;
L_0x1f4aab0 .array/port v0x1f3cd80, L_0x1f4ab90;
L_0x1f4bb00 .concat [ 5 27 0 0], C4<01101>, C4<000000000000000000000000000>;
L_0x1f4ab90 .arith/sum 32, L_0x1f43540, L_0x1f4bb00;
L_0x1f4bd20 .array/port v0x1f3cd80, L_0x1f4c190;
L_0x1f4c010 .concat [ 5 27 0 0], C4<01110>, C4<000000000000000000000000000>;
L_0x1f4c190 .arith/sum 32, L_0x1f43540, L_0x1f4c010;
L_0x1f4c300 .array/port v0x1f3cd80, L_0x1f4c780;
L_0x1f4c600 .concat [ 5 27 0 0], C4<01111>, C4<000000000000000000000000000>;
L_0x1f4c780 .arith/sum 32, L_0x1f43540, L_0x1f4c600;
LS_0x1f4b020_0_0 .concat [ 32 32 32 32], L_0x1f4c300, L_0x1f4bd20, L_0x1f4aab0, L_0x1f4a720;
LS_0x1f4b020_0_4 .concat [ 32 32 32 32], L_0x1f4af40, L_0x1f4aa10, L_0x1f4a1a0, L_0x1f4a5e0;
LS_0x1f4b020_0_8 .concat [ 32 32 32 32], L_0x1f49d90, L_0x1f49cf0, L_0x1f491a0, L_0x1f494a0;
LS_0x1f4b020_0_12 .concat [ 32 32 32 32], L_0x1f48d00, L_0x1f48c60, L_0x1f48550, L_0x1f484b0;
L_0x1f4b020 .concat [ 128 128 128 128], LS_0x1f4b020_0_0, LS_0x1f4b020_0_4, LS_0x1f4b020_0_8, LS_0x1f4b020_0_12;
L_0x1f4c480 .array/port v0x1f3cd80, L_0x1f4c850;
L_0x1f4c560 .concat [ 1 31 0 0], C4<0>, C4<0000000000000000000000000000000>;
L_0x1f4c850 .arith/sum 32, L_0x1f437e0, L_0x1f4c560;
L_0x1f4c9e0 .array/port v0x1f3cd80, L_0x1f4cb60;
L_0x1f4d180 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_0x1f4cb60 .arith/sum 32, L_0x1f437e0, L_0x1f4d180;
L_0x1f4cca0 .array/port v0x1f3cd80, L_0x1f4cf60;
L_0x1f4cde0 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_0x1f4cf60 .arith/sum 32, L_0x1f437e0, L_0x1f4cde0;
L_0x1f4d0e0 .array/port v0x1f3cd80, L_0x1f4d990;
L_0x1f4d5a0 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_0x1f4d990 .arith/sum 32, L_0x1f437e0, L_0x1f4d5a0;
L_0x1f4d340 .array/port v0x1f3cd80, L_0x1f4d720;
L_0x1f4d420 .concat [ 4 28 0 0], C4<0100>, C4<0000000000000000000000000000>;
L_0x1f4d720 .arith/sum 32, L_0x1f437e0, L_0x1f4d420;
L_0x1f4d860 .array/port v0x1f3cd80, L_0x1f4dad0;
L_0x1f4dd50 .concat [ 4 28 0 0], C4<0101>, C4<0000000000000000000000000000>;
L_0x1f4dad0 .arith/sum 32, L_0x1f437e0, L_0x1f4dd50;
L_0x1f4dc10 .array/port v0x1f3cd80, L_0x1f4e120;
L_0x1f4e590 .concat [ 4 28 0 0], C4<0110>, C4<0000000000000000000000000000>;
L_0x1f4e120 .arith/sum 32, L_0x1f437e0, L_0x1f4e590;
L_0x1f4e320 .array/port v0x1f3cd80, L_0x1f4de80;
L_0x1f4e3c0 .concat [ 4 28 0 0], C4<0111>, C4<0000000000000000000000000000>;
L_0x1f4de80 .arith/sum 32, L_0x1f437e0, L_0x1f4e3c0;
L_0x1f4dfc0 .array/port v0x1f3cd80, L_0x1f4e060;
L_0x1f4e8e0 .concat [ 5 27 0 0], C4<01000>, C4<000000000000000000000000000>;
L_0x1f4e060 .arith/sum 32, L_0x1f437e0, L_0x1f4e8e0;
L_0x1f4e630 .array/port v0x1f3cd80, L_0x1f4e810;
L_0x1f4e6d0 .concat [ 5 27 0 0], C4<01001>, C4<000000000000000000000000000>;
L_0x1f4e810 .arith/sum 32, L_0x1f437e0, L_0x1f4e6d0;
L_0x1f4f140 .array/port v0x1f3cd80, L_0x1f4ed00;
L_0x1f4f1e0 .concat [ 5 27 0 0], C4<01010>, C4<000000000000000000000000000>;
L_0x1f4ed00 .arith/sum 32, L_0x1f437e0, L_0x1f4f1e0;
L_0x1f4eeb0 .array/port v0x1f3cd80, L_0x1f4f090;
L_0x1f4ef50 .concat [ 5 27 0 0], C4<01011>, C4<000000000000000000000000000>;
L_0x1f4f090 .arith/sum 32, L_0x1f437e0, L_0x1f4ef50;
L_0x1f4ea70 .array/port v0x1f3cd80, L_0x1f4eb10;
L_0x1f4f570 .concat [ 5 27 0 0], C4<01100>, C4<000000000000000000000000000>;
L_0x1f4eb10 .arith/sum 32, L_0x1f437e0, L_0x1f4f570;
L_0x1f4f710 .array/port v0x1f3cd80, L_0x1f4ff50;
L_0x1f4fab0 .concat [ 5 27 0 0], C4<01101>, C4<000000000000000000000000000>;
L_0x1f4ff50 .arith/sum 32, L_0x1f437e0, L_0x1f4fab0;
L_0x1f4f280 .array/port v0x1f3cd80, L_0x1f4f7b0;
L_0x1f4f360 .concat [ 5 27 0 0], C4<01110>, C4<000000000000000000000000000>;
L_0x1f4f7b0 .arith/sum 32, L_0x1f437e0, L_0x1f4f360;
L_0x1f4fe50 .array/port v0x1f3cd80, L_0x1f4e210;
L_0x1f50410 .concat [ 5 27 0 0], C4<01111>, C4<000000000000000000000000000>;
L_0x1f4e210 .arith/sum 32, L_0x1f437e0, L_0x1f50410;
LS_0x1f4f900_0_0 .concat [ 32 32 32 32], L_0x1f4fe50, L_0x1f4f280, L_0x1f4f710, L_0x1f4ea70;
LS_0x1f4f900_0_4 .concat [ 32 32 32 32], L_0x1f4eeb0, L_0x1f4f140, L_0x1f4e630, L_0x1f4dfc0;
LS_0x1f4f900_0_8 .concat [ 32 32 32 32], L_0x1f4e320, L_0x1f4dc10, L_0x1f4d860, L_0x1f4d340;
LS_0x1f4f900_0_12 .concat [ 32 32 32 32], L_0x1f4d0e0, L_0x1f4cca0, L_0x1f4c9e0, L_0x1f4c480;
L_0x1f4f900 .concat [ 128 128 128 128], LS_0x1f4f900_0_0, LS_0x1f4f900_0_4, LS_0x1f4f900_0_8, LS_0x1f4f900_0_12;
L_0x1f50f20 .array/port v0x1f3cd80, v0x1f28c40_0;
L_0x1f50950 .array/port v0x1f3cd80, v0x1f245e0_0;
L_0x1f50af0 .array/port v0x1f3cd80, v0x1f1ff80_0;
S_0x1f32d00 .scope begin, "init" "init" 5 50, 5 50, S_0x1f30fd0;
 .timescale -9 -10;
v0x1f32df0_0 .var "i", 31 0;
S_0x1f30e20 .scope begin, "init" "init" 4 53, 4 53, S_0x1f2f440;
 .timescale -9 -10;
v0x1f30f10_0 .var "i", 31 0;
S_0x1f29b60 .scope module, "status" "reg_status" 2 81, 6 3, S_0x1cda100;
 .timescale -9 -10;
P_0x1f29c58 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1f29c80 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1f29ca8 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1f29cd0 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1f29cf8 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1f29d20 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1f29d48 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1f29d70 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1f29d98 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1f29dc0 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1f29de8 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1f29e10 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1f29e38 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1f29e60 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1f29e88 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1f29eb0 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1f29ed8 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1f29f00 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1f29f28 .param/l "INST_J" 3 35, C4<1011>;
P_0x1f29f50 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1f29f78 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1f29fa0 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1f29fc8 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1f29ff0 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1f2a018 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1f2a040 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1f2a068 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1f2a090 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1f2a0b8 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1f2a0e0 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1f2a108 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1f2a130 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1f2a158 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1f2a180 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1f2a1a8 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1f2a1d0 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1f2a1f8 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1f2a220 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1f2a248 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1f2a270 .param/l "NULL" 3 63, +C4<01111>;
P_0x1f2a298 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1f2a2c0 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1f2a2e8 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1f2a310 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1f2a338 .param/l "READY" 3 62, +C4<01111>;
P_0x1f2a360 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1f2a388 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1f2a3b0 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1f2a3d8 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1f2a400 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1f2a428 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1f2a450 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1f2a478 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
L_0x1f52100 .functor BUFZ 4, L_0x1f52060, C4<0000>, C4<0000>, C4<0000>;
L_0x1f52290 .functor BUFZ 4, L_0x1f521f0, C4<0000>, C4<0000>, C4<0000>;
L_0x1f523e0 .functor BUFZ 4, L_0x1f52340, C4<0000>, C4<0000>, C4<0000>;
v0x1f2dea0_0 .net *"_s0", 3 0, L_0x1f52060; 1 drivers
v0x1f2e0b0_0 .net *"_s4", 3 0, L_0x1f521f0; 1 drivers
v0x1f2e130_0 .net *"_s8", 3 0, L_0x1f52340; 1 drivers
v0x1f2e1d0_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1f2e250_0 .alias "get_num1", 4 0, v0x1f41cf0_0;
v0x1f2e2d0_0 .alias "get_num2", 4 0, v0x1f41fd0_0;
v0x1f026f0_0 .alias "get_num3", 4 0, v0x1f41e50_0;
v0x1f02770_0 .net "reset", 0 0, v0x1f02410_0; 1 drivers
v0x1f02920_0 .alias "status1", 3 0, v0x1f42150_0;
v0x1f2e7c0_0 .alias "status2", 3 0, v0x1f42050_0;
v0x1f2e840_0 .alias "status3", 3 0, v0x1f420d0_0;
v0x1f2e8c0 .array "statuses", 0 31, 3 0;
v0x1f2e940_0 .alias "value1", 31 0, v0x1f42250_0;
v0x1f2e9c0_0 .alias "value2", 31 0, v0x1f02670_0;
v0x1f02ed0_0 .alias "value3", 31 0, v0x1f424f0_0;
v0x1f02f50_0 .alias "write_reg_data", 31 0, v0x1f42970_0;
v0x1f2ea40_0 .alias "write_reg_enable", 0 0, v0x1f42be0_0;
v0x1f2eee0_0 .alias "write_reg_src", 4 0, v0x1f42e70_0;
v0x1f2f000_0 .alias "write_rs_enable1", 0 0, v0x1f42c60_0;
v0x1f2f080_0 .alias "write_rs_enable2", 0 0, v0x1f42a70_0;
v0x1f2ef60_0 .alias "write_rs_src1", 4 0, v0x1f42ef0_0;
v0x1f2f1b0_0 .alias "write_rs_src2", 4 0, v0x1f42ce0_0;
v0x1f2f100_0 .alias "write_rs_status1", 3 0, v0x1f429f0_0;
v0x1f2f2f0_0 .alias "write_rs_status2", 3 0, v0x1f42820_0;
L_0x1f52060 .array/port v0x1f2e8c0, RS_0x7fa3ee0998e8;
L_0x1f521f0 .array/port v0x1f2e8c0, RS_0x7fa3ee099918;
L_0x1f52340 .array/port v0x1f2e8c0, RS_0x7fa3ee099948;
S_0x1f2b7f0 .scope module, "registers" "reg_file" 6 25, 7 1, S_0x1f29b60;
 .timescale -9 -10;
P_0x1f2b8e8 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1f2b910 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1f2b938 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1f2b960 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1f2b988 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1f2b9b0 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1f2b9d8 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1f2ba00 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1f2ba28 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1f2ba50 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1f2ba78 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1f2baa0 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1f2bac8 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1f2baf0 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1f2bb18 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1f2bb40 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1f2bb68 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1f2bb90 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1f2bbb8 .param/l "INST_J" 3 35, C4<1011>;
P_0x1f2bbe0 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1f2bc08 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1f2bc30 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1f2bc58 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1f2bc80 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1f2bca8 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1f2bcd0 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1f2bcf8 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1f2bd20 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1f2bd48 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1f2bd70 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1f2bd98 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1f2bdc0 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1f2bde8 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1f2be10 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1f2be38 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1f2be60 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1f2be88 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1f2beb0 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1f2bed8 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1f2bf00 .param/l "NULL" 3 63, +C4<01111>;
P_0x1f2bf28 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1f2bf50 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1f2bf78 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1f2bfa0 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1f2bfc8 .param/l "READY" 3 62, +C4<01111>;
P_0x1f2bff0 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1f2c018 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1f2c040 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1f2c068 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1f2c090 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1f2c0b8 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1f2c0e0 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1f2c108 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
L_0x1f50dd0 .functor BUFZ 32, L_0x1f51e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1f33720 .functor BUFZ 32, L_0x1f51ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1f43710 .functor BUFZ 32, L_0x1f51f70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f2d520_0 .net *"_s0", 31 0, L_0x1f51e30; 1 drivers
v0x1f2d5e0_0 .net *"_s4", 31 0, L_0x1f51ed0; 1 drivers
v0x1f2d680_0 .net *"_s8", 31 0, L_0x1f51f70; 1 drivers
v0x1f2d720_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1f2d7a0_0 .alias "get_num1", 4 0, v0x1f41cf0_0;
v0x1f2d870_0 .alias "get_num2", 4 0, v0x1f41fd0_0;
v0x1f2d930_0 .alias "get_num3", 4 0, v0x1f41e50_0;
v0x1f2d9b0_0 .var "i", 5 0;
v0x1f2da80_0 .alias "out1", 31 0, v0x1f42250_0;
v0x1f2db50_0 .alias "out2", 31 0, v0x1f02670_0;
v0x1f2dc30_0 .alias "out3", 31 0, v0x1f424f0_0;
v0x1f2dcb0 .array "register", 0 31, 31 0;
v0x1f2dda0_0 .alias "reset_enable", 0 0, v0x1f02770_0;
v0x1f2de20_0 .alias "set_enable", 0 0, v0x1f42be0_0;
v0x1f2df20_0 .alias "set_num", 4 0, v0x1f42e70_0;
v0x1f2dfa0_0 .alias "set_val", 31 0, v0x1f42970_0;
L_0x1f51e30 .array/port v0x1f2dcb0, RS_0x7fa3ee0998e8;
L_0x1f51ed0 .array/port v0x1f2dcb0, RS_0x7fa3ee099918;
L_0x1f51f70 .array/port v0x1f2dcb0, RS_0x7fa3ee099948;
S_0x1f2b640 .scope begin, "rs" "rs" 6 33, 6 33, S_0x1f29b60;
 .timescale -9 -10;
v0x1f2b730_0 .var "i", 31 0;
S_0x1f25420 .scope module, "load_rs1" "load_RS" 2 107, 8 1, S_0x1cda100;
 .timescale -9 -10;
P_0x1f25518 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1f25540 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1f25568 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1f25590 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1f255b8 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1f255e0 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1f25608 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1f25630 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1f25658 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1f25680 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1f256a8 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1f256d0 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1f256f8 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1f25720 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1f25748 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1f25770 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1f25798 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1f257c0 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1f257e8 .param/l "INST_J" 3 35, C4<1011>;
P_0x1f25810 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1f25838 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1f25860 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1f25888 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1f258b0 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1f258d8 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1f25900 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1f25928 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1f25950 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1f25978 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1f259a0 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1f259c8 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1f259f0 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1f25a18 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1f25a40 .param/l "LoaderIndex" 8 8, +C4<0>;
P_0x1f25a68 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1f25a90 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1f25ab8 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1f25ae0 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1f25b08 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1f25b30 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1f25b58 .param/l "NULL" 3 63, +C4<01111>;
P_0x1f25b80 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1f25ba8 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1f25bd0 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1f25bf8 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1f25c20 .param/l "READY" 3 62, +C4<01111>;
P_0x1f25c48 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1f25c70 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1f25c98 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1f25cc0 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1f25ce8 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1f25d10 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1f25d38 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1f25d60 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
P_0x1f25d88 .param/l "fuindex" 8 8, +C4<01011>;
v0x1f282c0_0 .alias "CDB_data_data", 479 0, v0x1f409d0_0;
v0x1f28360_0 .alias "CDB_data_valid", 14 0, v0x1f010c0_0;
v0x1f283e0_0 .var "Qj", 3 0;
v0x1f28480_0 .var "Qk", 3 0;
v0x1f28500_0 .alias "RB_index", 3 0, v0x1f01140_0;
v0x1f28580_0 .alias "RB_index_bus", 55 0, v0x1f40e70_0;
v0x1f28640_0 .var "Vj", 31 0;
v0x1f286e0_0 .var "Vk", 31 0;
v0x1f287d0_0 .net *"_s11", 0 0, v0x1f29940_0; 1 drivers
v0x1f28870_0 .net *"_s15", 3 0, v0x1f01df0_0; 1 drivers
v0x1f28970_0 .net *"_s3", 0 0, v0x1f28b20_0; 1 drivers
v0x1f28a10_0 .net *"_s7", 31 0, v0x1f296d0_0; 1 drivers
v0x1f28b20_0 .var "busy", 0 0;
v0x1f28bc0_0 .alias "busy_out", 13 0, v0x1f410c0_0;
v0x1f28cc0_0 .alias "c_hit", 0 0, v0x1f41140_0;
v0x1f28d60_0 .alias "c_out", 31 0, v0x1f41460_0;
v0x1f28c40_0 .var "c_ptr", 31 0;
v0x1f28eb0_0 .var "c_read_enable", 0 0;
v0x1f28fd0_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1f01d70_0 .alias "data_bus", 447 0, v0x1f40fc0_0;
v0x1f01df0_0 .var "dest", 3 0;
v0x1f28f30_0 .alias "fu", 3 0, v0x1f011c0_0;
v0x1f29320_0 .alias "inst", 31 0, v0x1f01240_0;
v0x1f293a0_0 .var "op", 3 0;
v0x1f29260_0 .alias "qj", 3 0, v0x1f42050_0;
v0x1f294f0_0 .alias "qk", 3 0, v0x1f420d0_0;
v0x1f29420_0 .var "reg_numj", 4 0;
v0x1f29650_0 .var "reg_numk", 4 0;
v0x1f29570_0 .net "reset", 0 0, L_0x1f57730; 1 drivers
v0x1f297c0_0 .alias "reset_bus", 13 0, v0x1f421d0_0;
v0x1f296d0_0 .var "result", 31 0;
v0x1f29940_0 .var "valid", 0 0;
v0x1f29840_0 .alias "valid_bus", 13 0, v0x1f41040_0;
v0x1f298c0_0 .alias "vj", 31 0, v0x1f02670_0;
v0x1f29ae0_0 .alias "vk", 31 0, v0x1f424f0_0;
E_0x1f26000 .event posedge, v0x1f29570_0, v0x1dfd5d0_0;
L_0x1f57100 .part/pv v0x1f28b20_0, 11, 1, 14;
L_0x1f57250 .part/pv v0x1f296d0_0, 352, 32, 448;
L_0x1f573d0 .part/pv v0x1f29940_0, 11, 1, 14;
L_0x1f57550 .part/pv v0x1f01df0_0, 44, 4, 56;
L_0x1f57730 .part v0x1f14990_0, 11, 1;
S_0x1f27dd0 .scope task, "checkAndGetData" "checkAndGetData" 8 163, 8 163, S_0x1f25420;
 .timescale -9 -10;
v0x1f27ec0_0 .var "Q", 3 0;
v0x1f27f80_0 .var "V", 31 0;
v0x1f28020_0 .var "dataBus", 479 0;
v0x1f280c0_0 .var "ok", 0 0;
v0x1f28140_0 .var "valid", 0 0;
v0x1f281e0_0 .var "validBus", 14 0;
TD_CPU.load_rs1.checkAndGetData ;
    %load/v 8, v0x1f27ec0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_3.6, 6;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v0x1f281e0_0, 15;
    %set/v v0x1f273c0_0, 8, 15;
    %load/v 8, v0x1f27ec0_0, 4;
    %set/v v0x1f27480_0, 8, 4;
    %fork TD_CPU.load_rs1.readValidBus, S_0x1f272d0;
    %join;
    %load/v  8, v0x1f27520_0, 1;
    %set/v v0x1f28140_0, 8, 1;
    %load/v 8, v0x1f28140_0, 1;
    %jmp/0xz  T_3.8, 8;
    %movi 8, 15, 5;
    %set/v v0x1f27ec0_0, 8, 4;
    %load/v 8, v0x1f28020_0, 480;
    %set/v v0x1f276b0_0, 8, 480;
    %load/v 8, v0x1f27ec0_0, 4;
    %set/v v0x1f27770_0, 8, 4;
    %fork TD_CPU.load_rs1.readDataBus, S_0x1f275c0;
    %join;
    %load/v  8, v0x1f27810_0, 32;
    %set/v v0x1f27f80_0, 8, 32;
    %jmp T_3.9;
T_3.8 ;
    %set/v v0x1f280c0_0, 0, 1;
T_3.9 ;
T_3.7 ;
    %end;
S_0x1f278b0 .scope task, "getData" "getData" 8 128, 8 128, S_0x1f25420;
 .timescale -9 -10;
v0x1f279a0_0 .var "CDB_data_data", 479 0;
v0x1f27a60_0 .var "CDB_data_valid", 14 0;
v0x1f27b00_0 .var "Q", 3 0;
v0x1f27ba0_0 .var "V", 31 0;
v0x1f27c50_0 .var "q", 3 0;
v0x1f27cf0_0 .var "v", 31 0;
TD_CPU.load_rs1.getData ;
    %load/v 8, v0x1f27c50_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_4.10, 6;
    %load/v 8, v0x1f27cf0_0, 32;
    %set/v v0x1f27ba0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f27b00_0, 8, 4;
    %jmp T_4.11;
T_4.10 ;
    %load/v 8, v0x1f27a60_0, 15;
    %set/v v0x1f273c0_0, 8, 15;
    %load/v 8, v0x1f27c50_0, 4;
    %set/v v0x1f27480_0, 8, 4;
    %fork TD_CPU.load_rs1.readValidBus, S_0x1f272d0;
    %join;
    %load/v  8, v0x1f27520_0, 1;
    %jmp/0xz  T_4.12, 8;
    %load/v 8, v0x1f279a0_0, 480;
    %set/v v0x1f276b0_0, 8, 480;
    %load/v 8, v0x1f27c50_0, 4;
    %set/v v0x1f27770_0, 8, 4;
    %fork TD_CPU.load_rs1.readDataBus, S_0x1f275c0;
    %join;
    %load/v  8, v0x1f27810_0, 32;
    %set/v v0x1f27ba0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f27b00_0, 8, 4;
    %jmp T_4.13;
T_4.12 ;
    %load/v 8, v0x1f27c50_0, 4;
    %set/v v0x1f27b00_0, 8, 4;
T_4.13 ;
T_4.11 ;
    %end;
S_0x1f275c0 .scope function, "readDataBus" "readDataBus" 8 147, 8 147, S_0x1f25420;
 .timescale -9 -10;
v0x1f276b0_0 .var "CDB_data_data", 479 0;
v0x1f27770_0 .var "index", 3 0;
v0x1f27810_0 .var "readDataBus", 31 0;
TD_CPU.load_rs1.readDataBus ;
    %load/v 8, v0x1f276b0_0, 480;
    %load/v 488, v0x1f27770_0, 4;
    %movi 492, 0, 7;
    %muli 488, 32, 11;
    %ix/get 0, 488, 11;
    %shiftr/i0  8, 480;
    %set/v v0x1f27810_0, 8, 32;
    %end;
S_0x1f272d0 .scope function, "readValidBus" "readValidBus" 8 155, 8 155, S_0x1f25420;
 .timescale -9 -10;
v0x1f273c0_0 .var "CDB_data_valid", 14 0;
v0x1f27480_0 .var "index", 3 0;
v0x1f27520_0 .var "readValidBus", 0 0;
TD_CPU.load_rs1.readValidBus ;
    %load/v 8, v0x1f273c0_0, 15;
    %load/v 23, v0x1f27480_0, 4;
    %ix/get 0, 23, 4;
    %shiftr/i0  8, 15;
    %set/v v0x1f27520_0, 8, 1;
    %end;
S_0x1f271e0 .scope begin, "checkIssue" "checkIssue" 8 61, 8 61, S_0x1f25420;
 .timescale -9 -10;
S_0x1f27030 .scope begin, "execute" "execute" 8 97, 8 97, S_0x1f25420;
 .timescale -9 -10;
v0x1f27120_0 .var "ok", 0 0;
S_0x1f20dc0 .scope module, "load_rs2" "load_RS" 2 117, 8 1, S_0x1cda100;
 .timescale -9 -10;
P_0x1f20eb8 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1f20ee0 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1f20f08 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1f20f30 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1f20f58 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1f20f80 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1f20fa8 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1f20fd0 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1f20ff8 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1f21020 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1f21048 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1f21070 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1f21098 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1f210c0 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1f210e8 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1f21110 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1f21138 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1f21160 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1f21188 .param/l "INST_J" 3 35, C4<1011>;
P_0x1f211b0 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1f211d8 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1f21200 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1f21228 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1f21250 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1f21278 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1f212a0 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1f212c8 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1f212f0 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1f21318 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1f21340 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1f21368 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1f21390 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1f213b8 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1f213e0 .param/l "LoaderIndex" 8 8, +C4<0>;
P_0x1f21408 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1f21430 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1f21458 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1f21480 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1f214a8 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1f214d0 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1f214f8 .param/l "NULL" 3 63, +C4<01111>;
P_0x1f21520 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1f21548 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1f21570 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1f21598 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1f215c0 .param/l "READY" 3 62, +C4<01111>;
P_0x1f215e8 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1f21610 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1f21638 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1f21660 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1f21688 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1f216b0 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1f216d8 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1f21700 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
P_0x1f21728 .param/l "fuindex" 8 8, +C4<01100>;
v0x1f23c60_0 .alias "CDB_data_data", 479 0, v0x1f409d0_0;
v0x1f23d00_0 .alias "CDB_data_valid", 14 0, v0x1f010c0_0;
v0x1f23d80_0 .var "Qj", 3 0;
v0x1f23e20_0 .var "Qk", 3 0;
v0x1f23ea0_0 .alias "RB_index", 3 0, v0x1f01140_0;
v0x1f23f20_0 .alias "RB_index_bus", 55 0, v0x1f40e70_0;
v0x1f23fe0_0 .var "Vj", 31 0;
v0x1f24080_0 .var "Vk", 31 0;
v0x1f24170_0 .net *"_s11", 0 0, v0x1f25200_0; 1 drivers
v0x1f24210_0 .net *"_s15", 3 0, v0x1f248d0_0; 1 drivers
v0x1f24310_0 .net *"_s3", 0 0, v0x1f244c0_0; 1 drivers
v0x1f243b0_0 .net *"_s7", 31 0, v0x1f24f90_0; 1 drivers
v0x1f244c0_0 .var "busy", 0 0;
v0x1f24560_0 .alias "busy_out", 13 0, v0x1f410c0_0;
v0x1f24660_0 .alias "c_hit", 0 0, v0x1f411c0_0;
v0x1f24700_0 .alias "c_out", 31 0, v0x1f41310_0;
v0x1f245e0_0 .var "c_ptr", 31 0;
v0x1f24850_0 .var "c_read_enable", 0 0;
v0x1f24970_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1f249f0_0 .alias "data_bus", 447 0, v0x1f40fc0_0;
v0x1f248d0_0 .var "dest", 3 0;
v0x1f24b20_0 .alias "fu", 3 0, v0x1f011c0_0;
v0x1f24a70_0 .alias "inst", 31 0, v0x1f01240_0;
v0x1f24c60_0 .var "op", 3 0;
v0x1f24ba0_0 .alias "qj", 3 0, v0x1f42050_0;
v0x1f24db0_0 .alias "qk", 3 0, v0x1f420d0_0;
v0x1f24ce0_0 .var "reg_numj", 4 0;
v0x1f24f10_0 .var "reg_numk", 4 0;
v0x1f24e30_0 .net "reset", 0 0, L_0x1f57e60; 1 drivers
v0x1f25080_0 .alias "reset_bus", 13 0, v0x1f421d0_0;
v0x1f24f90_0 .var "result", 31 0;
v0x1f25200_0 .var "valid", 0 0;
v0x1f25100_0 .alias "valid_bus", 13 0, v0x1f41040_0;
v0x1f25180_0 .alias "vj", 31 0, v0x1f02670_0;
v0x1f253a0_0 .alias "vk", 31 0, v0x1f424f0_0;
E_0x1f219a0 .event posedge, v0x1f24e30_0, v0x1dfd5d0_0;
L_0x1f57800 .part/pv v0x1f244c0_0, 12, 1, 14;
L_0x1f57980 .part/pv v0x1f24f90_0, 384, 32, 448;
L_0x1f57b00 .part/pv v0x1f25200_0, 12, 1, 14;
L_0x1f57c80 .part/pv v0x1f248d0_0, 48, 4, 56;
L_0x1f57e60 .part v0x1f14990_0, 12, 1;
S_0x1f23770 .scope task, "checkAndGetData" "checkAndGetData" 8 163, 8 163, S_0x1f20dc0;
 .timescale -9 -10;
v0x1f23860_0 .var "Q", 3 0;
v0x1f23920_0 .var "V", 31 0;
v0x1f239c0_0 .var "dataBus", 479 0;
v0x1f23a60_0 .var "ok", 0 0;
v0x1f23ae0_0 .var "valid", 0 0;
v0x1f23b80_0 .var "validBus", 14 0;
TD_CPU.load_rs2.checkAndGetData ;
    %load/v 8, v0x1f23860_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_7.14, 6;
    %jmp T_7.15;
T_7.14 ;
    %load/v 8, v0x1f23b80_0, 15;
    %set/v v0x1f22d60_0, 8, 15;
    %load/v 8, v0x1f23860_0, 4;
    %set/v v0x1f22e20_0, 8, 4;
    %fork TD_CPU.load_rs2.readValidBus, S_0x1f22c70;
    %join;
    %load/v  8, v0x1f22ec0_0, 1;
    %set/v v0x1f23ae0_0, 8, 1;
    %load/v 8, v0x1f23ae0_0, 1;
    %jmp/0xz  T_7.16, 8;
    %movi 8, 15, 5;
    %set/v v0x1f23860_0, 8, 4;
    %load/v 8, v0x1f239c0_0, 480;
    %set/v v0x1f23050_0, 8, 480;
    %load/v 8, v0x1f23860_0, 4;
    %set/v v0x1f23110_0, 8, 4;
    %fork TD_CPU.load_rs2.readDataBus, S_0x1f22f60;
    %join;
    %load/v  8, v0x1f231b0_0, 32;
    %set/v v0x1f23920_0, 8, 32;
    %jmp T_7.17;
T_7.16 ;
    %set/v v0x1f23a60_0, 0, 1;
T_7.17 ;
T_7.15 ;
    %end;
S_0x1f23250 .scope task, "getData" "getData" 8 128, 8 128, S_0x1f20dc0;
 .timescale -9 -10;
v0x1f23340_0 .var "CDB_data_data", 479 0;
v0x1f23400_0 .var "CDB_data_valid", 14 0;
v0x1f234a0_0 .var "Q", 3 0;
v0x1f23540_0 .var "V", 31 0;
v0x1f235f0_0 .var "q", 3 0;
v0x1f23690_0 .var "v", 31 0;
TD_CPU.load_rs2.getData ;
    %load/v 8, v0x1f235f0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_8.18, 6;
    %load/v 8, v0x1f23690_0, 32;
    %set/v v0x1f23540_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f234a0_0, 8, 4;
    %jmp T_8.19;
T_8.18 ;
    %load/v 8, v0x1f23400_0, 15;
    %set/v v0x1f22d60_0, 8, 15;
    %load/v 8, v0x1f235f0_0, 4;
    %set/v v0x1f22e20_0, 8, 4;
    %fork TD_CPU.load_rs2.readValidBus, S_0x1f22c70;
    %join;
    %load/v  8, v0x1f22ec0_0, 1;
    %jmp/0xz  T_8.20, 8;
    %load/v 8, v0x1f23340_0, 480;
    %set/v v0x1f23050_0, 8, 480;
    %load/v 8, v0x1f235f0_0, 4;
    %set/v v0x1f23110_0, 8, 4;
    %fork TD_CPU.load_rs2.readDataBus, S_0x1f22f60;
    %join;
    %load/v  8, v0x1f231b0_0, 32;
    %set/v v0x1f23540_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f234a0_0, 8, 4;
    %jmp T_8.21;
T_8.20 ;
    %load/v 8, v0x1f235f0_0, 4;
    %set/v v0x1f234a0_0, 8, 4;
T_8.21 ;
T_8.19 ;
    %end;
S_0x1f22f60 .scope function, "readDataBus" "readDataBus" 8 147, 8 147, S_0x1f20dc0;
 .timescale -9 -10;
v0x1f23050_0 .var "CDB_data_data", 479 0;
v0x1f23110_0 .var "index", 3 0;
v0x1f231b0_0 .var "readDataBus", 31 0;
TD_CPU.load_rs2.readDataBus ;
    %load/v 8, v0x1f23050_0, 480;
    %load/v 488, v0x1f23110_0, 4;
    %movi 492, 0, 7;
    %muli 488, 32, 11;
    %ix/get 0, 488, 11;
    %shiftr/i0  8, 480;
    %set/v v0x1f231b0_0, 8, 32;
    %end;
S_0x1f22c70 .scope function, "readValidBus" "readValidBus" 8 155, 8 155, S_0x1f20dc0;
 .timescale -9 -10;
v0x1f22d60_0 .var "CDB_data_valid", 14 0;
v0x1f22e20_0 .var "index", 3 0;
v0x1f22ec0_0 .var "readValidBus", 0 0;
TD_CPU.load_rs2.readValidBus ;
    %load/v 8, v0x1f22d60_0, 15;
    %load/v 23, v0x1f22e20_0, 4;
    %ix/get 0, 23, 4;
    %shiftr/i0  8, 15;
    %set/v v0x1f22ec0_0, 8, 1;
    %end;
S_0x1f22b80 .scope begin, "checkIssue" "checkIssue" 8 61, 8 61, S_0x1f20dc0;
 .timescale -9 -10;
S_0x1f229d0 .scope begin, "execute" "execute" 8 97, 8 97, S_0x1f20dc0;
 .timescale -9 -10;
v0x1f22ac0_0 .var "ok", 0 0;
S_0x1f1c730 .scope module, "load_rs3" "load_RS" 2 127, 8 1, S_0x1cda100;
 .timescale -9 -10;
P_0x1f1c828 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1f1c850 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1f1c878 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1f1c8a0 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1f1c8c8 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1f1c8f0 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1f1c918 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1f1c940 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1f1c968 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1f1c990 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1f1c9b8 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1f1c9e0 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1f1ca08 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1f1ca30 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1f1ca58 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1f1ca80 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1f1caa8 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1f1cad0 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1f1caf8 .param/l "INST_J" 3 35, C4<1011>;
P_0x1f1cb20 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1f1cb48 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1f1cb70 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1f1cb98 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1f1cbc0 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1f1cbe8 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1f1cc10 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1f1cc38 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1f1cc60 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1f1cc88 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1f1ccb0 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1f1ccd8 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1f1cd00 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1f1cd28 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1f1cd50 .param/l "LoaderIndex" 8 8, +C4<0>;
P_0x1f1cd78 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1f1cda0 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1f1cdc8 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1f1cdf0 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1f1ce18 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1f1ce40 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1f1ce68 .param/l "NULL" 3 63, +C4<01111>;
P_0x1f1ce90 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1f1ceb8 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1f1cee0 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1f1cf08 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1f1cf30 .param/l "READY" 3 62, +C4<01111>;
P_0x1f1cf58 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1f1cf80 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1f1cfa8 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1f1cfd0 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1f1cff8 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1f1d020 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1f1d048 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1f1d070 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
P_0x1f1d098 .param/l "fuindex" 8 8, +C4<01101>;
v0x1f1f600_0 .alias "CDB_data_data", 479 0, v0x1f409d0_0;
v0x1f1f6a0_0 .alias "CDB_data_valid", 14 0, v0x1f010c0_0;
v0x1f1f720_0 .var "Qj", 3 0;
v0x1f1f7c0_0 .var "Qk", 3 0;
v0x1f1f840_0 .alias "RB_index", 3 0, v0x1f01140_0;
v0x1f1f8c0_0 .alias "RB_index_bus", 55 0, v0x1f40e70_0;
v0x1f1f980_0 .var "Vj", 31 0;
v0x1f1fa20_0 .var "Vk", 31 0;
v0x1f1fb10_0 .net *"_s11", 0 0, v0x1f20ba0_0; 1 drivers
v0x1f1fbb0_0 .net *"_s15", 3 0, v0x1f20270_0; 1 drivers
v0x1f1fcb0_0 .net *"_s3", 0 0, v0x1f1fe60_0; 1 drivers
v0x1f1fd50_0 .net *"_s7", 31 0, v0x1f20930_0; 1 drivers
v0x1f1fe60_0 .var "busy", 0 0;
v0x1f1ff00_0 .alias "busy_out", 13 0, v0x1f410c0_0;
v0x1f20000_0 .alias "c_hit", 0 0, v0x1f41290_0;
v0x1f200a0_0 .alias "c_out", 31 0, v0x1f41610_0;
v0x1f1ff80_0 .var "c_ptr", 31 0;
v0x1f201f0_0 .var "c_read_enable", 0 0;
v0x1f20310_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1f20390_0 .alias "data_bus", 447 0, v0x1f40fc0_0;
v0x1f20270_0 .var "dest", 3 0;
v0x1f204c0_0 .alias "fu", 3 0, v0x1f011c0_0;
v0x1f20410_0 .alias "inst", 31 0, v0x1f01240_0;
v0x1f20600_0 .var "op", 3 0;
v0x1f20540_0 .alias "qj", 3 0, v0x1f42050_0;
v0x1f20750_0 .alias "qk", 3 0, v0x1f420d0_0;
v0x1f20680_0 .var "reg_numj", 4 0;
v0x1f208b0_0 .var "reg_numk", 4 0;
v0x1f207d0_0 .net "reset", 0 0, L_0x1f58590; 1 drivers
v0x1f20a20_0 .alias "reset_bus", 13 0, v0x1f421d0_0;
v0x1f20930_0 .var "result", 31 0;
v0x1f20ba0_0 .var "valid", 0 0;
v0x1f20aa0_0 .alias "valid_bus", 13 0, v0x1f41040_0;
v0x1f20b20_0 .alias "vj", 31 0, v0x1f02670_0;
v0x1f20d40_0 .alias "vk", 31 0, v0x1f424f0_0;
E_0x1f1abb0 .event posedge, v0x1f207d0_0, v0x1dfd5d0_0;
L_0x1f57f30 .part/pv v0x1f1fe60_0, 13, 1, 14;
L_0x1f580b0 .part/pv v0x1f20930_0, 416, 32, 448;
L_0x1f58230 .part/pv v0x1f20ba0_0, 13, 1, 14;
L_0x1f583b0 .part/pv v0x1f20270_0, 52, 4, 56;
L_0x1f58590 .part v0x1f14990_0, 13, 1;
S_0x1f1f110 .scope task, "checkAndGetData" "checkAndGetData" 8 163, 8 163, S_0x1f1c730;
 .timescale -9 -10;
v0x1f1f200_0 .var "Q", 3 0;
v0x1f1f2c0_0 .var "V", 31 0;
v0x1f1f360_0 .var "dataBus", 479 0;
v0x1f1f400_0 .var "ok", 0 0;
v0x1f1f480_0 .var "valid", 0 0;
v0x1f1f520_0 .var "validBus", 14 0;
TD_CPU.load_rs3.checkAndGetData ;
    %load/v 8, v0x1f1f200_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_11.22, 6;
    %jmp T_11.23;
T_11.22 ;
    %load/v 8, v0x1f1f520_0, 15;
    %set/v v0x1f1e700_0, 8, 15;
    %load/v 8, v0x1f1f200_0, 4;
    %set/v v0x1f1e7c0_0, 8, 4;
    %fork TD_CPU.load_rs3.readValidBus, S_0x1f1e610;
    %join;
    %load/v  8, v0x1f1e860_0, 1;
    %set/v v0x1f1f480_0, 8, 1;
    %load/v 8, v0x1f1f480_0, 1;
    %jmp/0xz  T_11.24, 8;
    %movi 8, 15, 5;
    %set/v v0x1f1f200_0, 8, 4;
    %load/v 8, v0x1f1f360_0, 480;
    %set/v v0x1f1e9f0_0, 8, 480;
    %load/v 8, v0x1f1f200_0, 4;
    %set/v v0x1f1eab0_0, 8, 4;
    %fork TD_CPU.load_rs3.readDataBus, S_0x1f1e900;
    %join;
    %load/v  8, v0x1f1eb50_0, 32;
    %set/v v0x1f1f2c0_0, 8, 32;
    %jmp T_11.25;
T_11.24 ;
    %set/v v0x1f1f400_0, 0, 1;
T_11.25 ;
T_11.23 ;
    %end;
S_0x1f1ebf0 .scope task, "getData" "getData" 8 128, 8 128, S_0x1f1c730;
 .timescale -9 -10;
v0x1f1ece0_0 .var "CDB_data_data", 479 0;
v0x1f1eda0_0 .var "CDB_data_valid", 14 0;
v0x1f1ee40_0 .var "Q", 3 0;
v0x1f1eee0_0 .var "V", 31 0;
v0x1f1ef90_0 .var "q", 3 0;
v0x1f1f030_0 .var "v", 31 0;
TD_CPU.load_rs3.getData ;
    %load/v 8, v0x1f1ef90_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_12.26, 6;
    %load/v 8, v0x1f1f030_0, 32;
    %set/v v0x1f1eee0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f1ee40_0, 8, 4;
    %jmp T_12.27;
T_12.26 ;
    %load/v 8, v0x1f1eda0_0, 15;
    %set/v v0x1f1e700_0, 8, 15;
    %load/v 8, v0x1f1ef90_0, 4;
    %set/v v0x1f1e7c0_0, 8, 4;
    %fork TD_CPU.load_rs3.readValidBus, S_0x1f1e610;
    %join;
    %load/v  8, v0x1f1e860_0, 1;
    %jmp/0xz  T_12.28, 8;
    %load/v 8, v0x1f1ece0_0, 480;
    %set/v v0x1f1e9f0_0, 8, 480;
    %load/v 8, v0x1f1ef90_0, 4;
    %set/v v0x1f1eab0_0, 8, 4;
    %fork TD_CPU.load_rs3.readDataBus, S_0x1f1e900;
    %join;
    %load/v  8, v0x1f1eb50_0, 32;
    %set/v v0x1f1eee0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f1ee40_0, 8, 4;
    %jmp T_12.29;
T_12.28 ;
    %load/v 8, v0x1f1ef90_0, 4;
    %set/v v0x1f1ee40_0, 8, 4;
T_12.29 ;
T_12.27 ;
    %end;
S_0x1f1e900 .scope function, "readDataBus" "readDataBus" 8 147, 8 147, S_0x1f1c730;
 .timescale -9 -10;
v0x1f1e9f0_0 .var "CDB_data_data", 479 0;
v0x1f1eab0_0 .var "index", 3 0;
v0x1f1eb50_0 .var "readDataBus", 31 0;
TD_CPU.load_rs3.readDataBus ;
    %load/v 8, v0x1f1e9f0_0, 480;
    %load/v 488, v0x1f1eab0_0, 4;
    %movi 492, 0, 7;
    %muli 488, 32, 11;
    %ix/get 0, 488, 11;
    %shiftr/i0  8, 480;
    %set/v v0x1f1eb50_0, 8, 32;
    %end;
S_0x1f1e610 .scope function, "readValidBus" "readValidBus" 8 155, 8 155, S_0x1f1c730;
 .timescale -9 -10;
v0x1f1e700_0 .var "CDB_data_valid", 14 0;
v0x1f1e7c0_0 .var "index", 3 0;
v0x1f1e860_0 .var "readValidBus", 0 0;
TD_CPU.load_rs3.readValidBus ;
    %load/v 8, v0x1f1e700_0, 15;
    %load/v 23, v0x1f1e7c0_0, 4;
    %ix/get 0, 23, 4;
    %shiftr/i0  8, 15;
    %set/v v0x1f1e860_0, 8, 1;
    %end;
S_0x1f1e520 .scope begin, "checkIssue" "checkIssue" 8 61, 8 61, S_0x1f1c730;
 .timescale -9 -10;
S_0x1f1e370 .scope begin, "execute" "execute" 8 97, 8 97, S_0x1f1c730;
 .timescale -9 -10;
v0x1f1e460_0 .var "ok", 0 0;
S_0x1f18260 .scope module, "branch_rs" "branch_RS" 2 137, 9 1, S_0x1cda100;
 .timescale -9 -10;
P_0x1f18358 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1f18380 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1f183a8 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1f183d0 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1f183f8 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1f18420 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1f18448 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1f18470 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1f18498 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1f184c0 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1f184e8 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1f18510 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1f18538 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1f18560 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1f18588 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1f185b0 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1f185d8 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1f18600 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1f18628 .param/l "INST_J" 3 35, C4<1011>;
P_0x1f18650 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1f18678 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1f186a0 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1f186c8 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1f186f0 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1f18718 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1f18740 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1f18768 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1f18790 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1f187b8 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1f187e0 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1f18808 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1f18830 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1f18858 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1f18880 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1f188a8 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1f188d0 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1f188f8 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1f18920 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1f18948 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1f18970 .param/l "NULL" 3 63, +C4<01111>;
P_0x1f18998 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1f189c0 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1f189e8 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1f18a10 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1f18a38 .param/l "READY" 3 62, +C4<01111>;
P_0x1f18a60 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1f18a88 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1f18ab0 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1f18ad8 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1f18b00 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1f18b28 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1f18b50 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1f18b78 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
P_0x1f18ba0 .param/l "fuindex" 9 6, +C4<01000>;
v0x1f1b250_0 .alias "CDB_data_data", 479 0, v0x1f409d0_0;
v0x1f1b2f0_0 .alias "CDB_data_valid", 14 0, v0x1f010c0_0;
v0x1f1b370_0 .var "Qj", 3 0;
v0x1f1b410_0 .var "Qk", 3 0;
v0x1f1b490_0 .alias "RB_index", 3 0, v0x1f01140_0;
v0x1f1b510_0 .alias "RB_index_bus", 55 0, v0x1f40e70_0;
v0x1f1b5d0_0 .var "Vj", 31 0;
v0x1f1b670_0 .var "Vk", 31 0;
v0x1f1b760_0 .net *"_s11", 0 0, v0x1f1c440_0; 1 drivers
v0x1f1b800_0 .net *"_s15", 3 0, v0x1f1bbd0_0; 1 drivers
v0x1f1b900_0 .net *"_s3", 0 0, v0x1f1bab0_0; 1 drivers
v0x1f1b9a0_0 .net *"_s7", 31 0, v0x1f1c210_0; 1 drivers
v0x1f1bab0_0 .var "busy", 0 0;
v0x1f1bb50_0 .alias "busy_out", 13 0, v0x1f410c0_0;
v0x1f1bc50_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1f1bcd0_0 .alias "data_bus", 447 0, v0x1f40fc0_0;
v0x1f1bbd0_0 .var "dest", 3 0;
v0x1f1be00_0 .alias "fu", 3 0, v0x1f011c0_0;
v0x1f1bd50_0 .alias "inst", 31 0, v0x1f01240_0;
v0x1f1bf20_0 .var "op", 3 0;
v0x1f1bea0_0 .alias "qj", 3 0, v0x1f42050_0;
v0x1f1c050_0 .alias "qk", 3 0, v0x1f420d0_0;
v0x1f1bfa0_0 .var "reg_numj", 4 0;
v0x1f1c190_0 .var "reg_numk", 4 0;
v0x1f1c0d0_0 .net "reset", 0 0, L_0x1f58c90; 1 drivers
v0x1f1c2e0_0 .alias "reset_bus", 13 0, v0x1f421d0_0;
v0x1f1c210_0 .var "result", 31 0;
v0x1f1c440_0 .var "valid", 0 0;
v0x1f1c360_0 .alias "valid_bus", 13 0, v0x1f41040_0;
v0x1f1c5b0_0 .alias "vj", 31 0, v0x1f02670_0;
v0x1f1c4c0_0 .alias "vk", 31 0, v0x1f424f0_0;
E_0x1f18ff0 .event posedge, v0x1f1c0d0_0, v0x1dfd5d0_0;
L_0x1f58660 .part/pv v0x1f1bab0_0, 8, 1, 14;
L_0x1f587e0 .part/pv v0x1f1c210_0, 256, 32, 448;
L_0x1f58960 .part/pv v0x1f1c440_0, 8, 1, 14;
L_0x1f58ae0 .part/pv v0x1f1bbd0_0, 32, 4, 56;
L_0x1f58c90 .part v0x1f14990_0, 8, 1;
S_0x1f1ad60 .scope task, "checkAndGetData" "checkAndGetData" 9 128, 9 128, S_0x1f18260;
 .timescale -9 -10;
v0x1f1ae50_0 .var "Q", 3 0;
v0x1f1af10_0 .var "V", 31 0;
v0x1f1afb0_0 .var "dataBus", 479 0;
v0x1f1b050_0 .var "ok", 0 0;
v0x1f1b0d0_0 .var "valid", 0 0;
v0x1f1b170_0 .var "validBus", 14 0;
TD_CPU.branch_rs.checkAndGetData ;
    %load/v 8, v0x1f1ae50_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_15.30, 6;
    %jmp T_15.31;
T_15.30 ;
    %load/v 8, v0x1f1b170_0, 15;
    %set/v v0x1f1a350_0, 8, 15;
    %load/v 8, v0x1f1ae50_0, 4;
    %set/v v0x1f1a410_0, 8, 4;
    %fork TD_CPU.branch_rs.readValidBus, S_0x1f1a260;
    %join;
    %load/v  8, v0x1f1a4b0_0, 1;
    %set/v v0x1f1b0d0_0, 8, 1;
    %load/v 8, v0x1f1b0d0_0, 1;
    %jmp/0xz  T_15.32, 8;
    %load/v 8, v0x1f1afb0_0, 480;
    %set/v v0x1f1a640_0, 8, 480;
    %load/v 8, v0x1f1ae50_0, 4;
    %set/v v0x1f1a700_0, 8, 4;
    %fork TD_CPU.branch_rs.readDataBus, S_0x1f1a550;
    %join;
    %load/v  8, v0x1f1a7a0_0, 32;
    %set/v v0x1f1af10_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f1ae50_0, 8, 4;
    %jmp T_15.33;
T_15.32 ;
    %set/v v0x1f1b050_0, 0, 1;
T_15.33 ;
T_15.31 ;
    %end;
S_0x1f1a840 .scope task, "getData" "getData" 9 93, 9 93, S_0x1f18260;
 .timescale -9 -10;
v0x1f1a930_0 .var "CDB_data_data", 479 0;
v0x1f1a9f0_0 .var "CDB_data_valid", 14 0;
v0x1f1aa90_0 .var "Q", 3 0;
v0x1f1ab30_0 .var "V", 31 0;
v0x1f1abe0_0 .var "q", 3 0;
v0x1f1ac80_0 .var "v", 31 0;
TD_CPU.branch_rs.getData ;
    %load/v 8, v0x1f1abe0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_16.34, 6;
    %load/v 8, v0x1f1ac80_0, 32;
    %set/v v0x1f1ab30_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f1aa90_0, 8, 4;
    %jmp T_16.35;
T_16.34 ;
    %load/v 8, v0x1f1a9f0_0, 15;
    %set/v v0x1f1a350_0, 8, 15;
    %load/v 8, v0x1f1abe0_0, 4;
    %set/v v0x1f1a410_0, 8, 4;
    %fork TD_CPU.branch_rs.readValidBus, S_0x1f1a260;
    %join;
    %load/v  8, v0x1f1a4b0_0, 1;
    %jmp/0xz  T_16.36, 8;
    %load/v 8, v0x1f1a930_0, 480;
    %set/v v0x1f1a640_0, 8, 480;
    %load/v 8, v0x1f1abe0_0, 4;
    %set/v v0x1f1a700_0, 8, 4;
    %fork TD_CPU.branch_rs.readDataBus, S_0x1f1a550;
    %join;
    %load/v  8, v0x1f1a7a0_0, 32;
    %set/v v0x1f1ab30_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f1aa90_0, 8, 4;
    %jmp T_16.37;
T_16.36 ;
    %load/v 8, v0x1f1abe0_0, 4;
    %set/v v0x1f1aa90_0, 8, 4;
T_16.37 ;
T_16.35 ;
    %end;
S_0x1f1a550 .scope function, "readDataBus" "readDataBus" 9 112, 9 112, S_0x1f18260;
 .timescale -9 -10;
v0x1f1a640_0 .var "CDB_data_data", 479 0;
v0x1f1a700_0 .var "index", 3 0;
v0x1f1a7a0_0 .var "readDataBus", 31 0;
TD_CPU.branch_rs.readDataBus ;
    %load/v 8, v0x1f1a640_0, 480;
    %load/v 488, v0x1f1a700_0, 4;
    %movi 492, 0, 7;
    %muli 488, 32, 11;
    %ix/get 0, 488, 11;
    %shiftr/i0  8, 480;
    %set/v v0x1f1a7a0_0, 8, 32;
    %end;
S_0x1f1a260 .scope function, "readValidBus" "readValidBus" 9 120, 9 120, S_0x1f18260;
 .timescale -9 -10;
v0x1f1a350_0 .var "CDB_data_valid", 14 0;
v0x1f1a410_0 .var "index", 3 0;
v0x1f1a4b0_0 .var "readValidBus", 0 0;
TD_CPU.branch_rs.readValidBus ;
    %load/v 8, v0x1f1a350_0, 15;
    %load/v 23, v0x1f1a410_0, 4;
    %ix/get 0, 23, 4;
    %shiftr/i0  8, 15;
    %set/v v0x1f1a4b0_0, 8, 1;
    %end;
S_0x1f1a170 .scope begin, "checkIssue" "checkIssue" 9 53, 9 53, S_0x1f18260;
 .timescale -9 -10;
S_0x1f19fc0 .scope begin, "execute" "execute" 9 79, 9 79, S_0x1f18260;
 .timescale -9 -10;
v0x1f1a0b0_0 .var "ok", 0 0;
S_0x1f15050 .scope module, "data_ctrl" "CDB_data_controller" 2 145, 10 1, S_0x1cda100;
 .timescale -9 -10;
P_0x1f15468 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1f15490 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1f154b8 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1f154e0 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1f15508 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1f15530 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1f15558 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1f15580 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1f155a8 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1f155d0 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1f155f8 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1f15620 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1f15648 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1f15670 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1f15698 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1f156c0 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1f156e8 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1f15710 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1f15738 .param/l "INST_J" 3 35, C4<1011>;
P_0x1f15760 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1f15788 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1f157b0 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1f157d8 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1f15800 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1f15828 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1f15850 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1f15878 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1f158a0 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1f158c8 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1f158f0 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1f15918 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1f15940 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1f15968 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1f15990 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1f159b8 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1f159e0 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1f15a08 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1f15a30 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1f15a58 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1f15a80 .param/l "NULL" 3 63, +C4<01111>;
P_0x1f15aa8 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1f15ad0 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1f15af8 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1f15b20 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1f15b48 .param/l "READY" 3 62, +C4<01111>;
P_0x1f15b70 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1f15b98 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1f15bc0 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1f15be8 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1f15c10 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1f15c38 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1f15c60 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1f15c88 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
v0x1f17cb0_0 .var "CDB_data_addr", 479 0;
v0x1f17d50_0 .var "CDB_data_data", 479 0;
v0x1f17dd0_0 .var "CDB_data_valid", 14 0;
v0x1f17e50_0 .alias "RB_index_bus", 55 0, v0x1f40e70_0;
v0x1f17f00_0 .alias "addr_bus", 63 0, v0x1f40ef0_0;
v0x1f17fd0_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1f18090_0 .alias "data_bus", 447 0, v0x1f40fc0_0;
v0x1f18110_0 .alias "reset", 0 0, v0x1f02770_0;
v0x1f181e0_0 .alias "valid_bus", 13 0, v0x1f41040_0;
E_0x1f11c60/0 .event negedge, v0x1dfd5d0_0;
E_0x1f11c60/1 .event posedge, v0x1f14b30_0;
E_0x1f11c60 .event/or E_0x1f11c60/0, E_0x1f11c60/1;
S_0x1f179c0 .scope function, "readData" "readData" 10 70, 10 70, S_0x1f15050;
 .timescale -9 -10;
v0x1f17ab0_0 .var "data_bus", 447 0;
v0x1f17b70_0 .var "fuindex", 31 0;
v0x1f17c10_0 .var "readData", 31 0;
TD_CPU.data_ctrl.readData ;
    %load/v 8, v0x1f17ab0_0, 448;
    %load/v 456, v0x1f17b70_0, 32;
    %movi 488, 0, 7;
    %muli 456, 32, 39;
    %ix/get 0, 456, 39;
    %shiftr/i0  8, 448;
    %set/v v0x1f17c10_0, 8, 32;
    %end;
S_0x1f176d0 .scope function, "readIndex" "readIndex" 10 62, 10 62, S_0x1f15050;
 .timescale -9 -10;
v0x1f177c0_0 .var "RB_index_bus", 55 0;
v0x1f17880_0 .var "fuindex", 31 0;
v0x1f17920_0 .var "readIndex", 3 0;
TD_CPU.data_ctrl.readIndex ;
    %load/v 8, v0x1f177c0_0, 56;
    %load/v 64, v0x1f17880_0, 32;
    %mov 96, 0, 4;
    %muli 64, 4, 36;
    %ix/get 0, 64, 36;
    %shiftr/i0  8, 56;
    %set/v v0x1f17920_0, 8, 4;
    %end;
S_0x1f173e0 .scope function, "readValid" "readValid" 10 78, 10 78, S_0x1f15050;
 .timescale -9 -10;
v0x1f174d0_0 .var "fuindex", 31 0;
v0x1f17590_0 .var "readValid", 0 0;
v0x1f17630_0 .var "valid_bus", 13 0;
TD_CPU.data_ctrl.readValid ;
    %load/v 8, v0x1f17630_0, 14;
    %load/v 22, v0x1f174d0_0, 32;
    %ix/get 0, 22, 32;
    %shiftr/i0  8, 14;
    %set/v v0x1f17590_0, 8, 1;
    %end;
S_0x1f16ec0 .scope begin, "setCDB" "setCDB" 10 22, 10 22, S_0x1f15050;
 .timescale -9 -10;
v0x1f16fb0_0 .var "data", 479 0;
v0x1f17070_0 .var "data_each", 479 0;
v0x1f17110_0 .var "i", 31 0;
v0x1f171b0_0 .var "index", 3 0;
v0x1f17260_0 .var "valid", 14 0;
v0x1f17300_0 .var "valid_each", 14 0;
S_0x1f07290 .scope module, "RB" "reorder_buffer" 2 150, 11 3, S_0x1cda100;
 .timescale -9 -10;
P_0x1f07388 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1f073b0 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1f073d8 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1f07400 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1f07428 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1f07450 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1f07478 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1f074a0 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1f074c8 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1f074f0 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1f07518 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1f07540 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1f07568 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1f07590 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1f075b8 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1f075e0 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1f07608 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1f07630 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1f07658 .param/l "INST_J" 3 35, C4<1011>;
P_0x1f07680 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1f076a8 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1f076d0 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1f076f8 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1f07720 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1f07748 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1f07770 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1f07798 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1f077c0 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1f077e8 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1f07810 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1f07838 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1f07860 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1f07888 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1f078b0 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1f078d8 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1f07900 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1f07928 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1f07950 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1f07978 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1f079a0 .param/l "NULL" 3 63, +C4<01111>;
P_0x1f079c8 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1f079f0 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1f07a18 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1f07a40 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1f07a68 .param/l "READY" 3 62, +C4<01111>;
P_0x1f07a90 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1f07ab8 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1f07ae0 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1f07b08 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1f07b30 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1f07b58 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1f07b80 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1f07ba8 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
v0x1f13530_0 .alias "CDB_data_addr", 479 0, v0x1f40900_0;
v0x1f135f0_0 .alias "CDB_data_data", 479 0, v0x1f409d0_0;
v0x1f13670_0 .alias "CDB_data_valid", 14 0, v0x1f010c0_0;
v0x1f136f0_0 .var "CDB_inst_RBindex", 3 0;
v0x1f137a0_0 .var "CDB_inst_fu", 3 0;
v0x1f13820_0 .var "CDB_inst_inst", 31 0;
v0x1f138a0 .array "RB_Rdest", 0 14, 4 0;
v0x1f13920 .array "RB_addr", 0 14, 31 0;
v0x1f139a0 .array "RB_data", 0 14, 31 0;
v0x1f13a20 .array "RB_data_valid", 0 14, 0 0;
v0x1f13aa0 .array "RB_fu", 0 14, 3 0;
v0x1f13b20_0 .var "RB_index_status_issue", 3 0;
v0x1f13c10_0 .var "RB_index_status_wb", 3 0;
v0x1f13cb0 .array "RB_inst", 0 14, 31 0;
v0x1f13db0 .array "RB_to_mem", 0 14, 0 0;
v0x1f13e30 .array "RB_valid", 0 14, 0 0;
v0x1f13d30_0 .var "Rdest_status_issue", 4 0;
v0x1f13f60_0 .var "Rdest_status_wb", 4 0;
v0x1f14080_0 .var "back", 3 0;
v0x1f14100_0 .alias "busy", 13 0, v0x1f410c0_0;
v0x1f13fe0_0 .var "cache_enable", 0 0;
v0x1f14230_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1f14180_0 .var "cnt", 31 0;
v0x1f14370_0 .var "cnt_enable", 0 0;
v0x1f142b0_0 .var "free", 0 0;
v0x1f144c0_0 .var "head", 3 0;
v0x1f143f0_0 .net "hit", 0 0, v0x1f11410_0; 1 drivers
v0x1f14620_0 .net "inst", 31 0, v0x1f11b60_0; 1 drivers
v0x1f14540_0 .net "mem_hit", 0 0, C4<z>; 0 drivers
v0x1f14790_0 .var "numj", 4 0;
v0x1f146a0_0 .var "numk", 4 0;
v0x1f14910_0 .var "op", 3 0;
v0x1f14810_0 .var "pc", 31 0;
v0x1f14890_0 .alias "qj", 3 0, v0x1f42050_0;
v0x1f14ab0_0 .alias "qk", 3 0, v0x1f420d0_0;
v0x1f14b30_0 .alias "reset", 0 0, v0x1f02770_0;
v0x1f14990_0 .var "reset_out", 13 0;
v0x1f14a10_0 .var "tail", 3 0;
v0x1f14cf0_0 .alias "vj", 31 0, v0x1f02670_0;
v0x1f14d70_0 .alias "vk", 31 0, v0x1f424f0_0;
v0x1f14bb0_0 .var "wd_mem", 31 0;
v0x1f14c30_0 .var "wd_reg", 31 0;
v0x1f14f50_0 .var "we_mem", 0 0;
v0x1f14fd0_0 .var "we_reg", 0 0;
v0x1f14df0_0 .var "we_status_issue", 0 0;
v0x1f14e90_0 .var "we_status_wb", 0 0;
v0x1f151d0_0 .var "ws_mem", 31 0;
v0x1f15250_0 .var "ws_reg", 4 0;
E_0x1f05620 .event negedge, v0x1dfd5d0_0;
E_0x1f08dc0 .event posedge, v0x1f14b30_0, v0x1dfd5d0_0;
S_0x1f130f0 .scope task, "getData" "getData" 11 371, 11 371, S_0x1f07290;
 .timescale -9 -10;
v0x1f131e0_0 .var "CDB_data_data", 479 0;
v0x1f132a0_0 .var "CDB_data_valid", 14 0;
v0x1f13340_0 .var "V", 31 0;
v0x1f133e0_0 .var "q", 3 0;
v0x1f13490_0 .var "v", 31 0;
TD_CPU.RB.getData ;
    %load/v 8, v0x1f133e0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_22.38, 6;
    %load/v 8, v0x1f13490_0, 32;
    %set/v v0x1f13340_0, 8, 32;
    %jmp T_22.39;
T_22.38 ;
    %load/v 8, v0x1f132a0_0, 15;
    %set/v v0x1f11e00_0, 8, 15;
    %load/v 8, v0x1f133e0_0, 4;
    %set/v v0x1f11ea0_0, 8, 4;
    %fork TD_CPU.RB.readValidBus, S_0x1f11d10;
    %join;
    %load/v  8, v0x1f11f40_0, 1;
    %jmp/0xz  T_22.40, 8;
    %load/v 8, v0x1f131e0_0, 480;
    %set/v v0x1f120d0_0, 8, 480;
    %load/v 8, v0x1f133e0_0, 4;
    %set/v v0x1f12190_0, 8, 4;
    %fork TD_CPU.RB.readDataBus, S_0x1f11fe0;
    %join;
    %load/v  8, v0x1f12230_0, 32;
    %set/v v0x1f13340_0, 8, 32;
    %jmp T_22.41;
T_22.40 ;
    %vpi_call 11 384 "$display", $realtime, "fatal: oprand for BGE is not ready";
    %vpi_call 11 385 "$finish";
T_22.41 ;
T_22.39 ;
    %end;
S_0x1f12d50 .scope task, "getFuStartAndNum" "getFuStartAndNum" 11 282, 11 282, S_0x1f07290;
 .timescale -9 -10;
v0x1f12e40_0 .var "fu_end", 3 0;
v0x1f12f00_0 .var "fu_num", 3 0;
v0x1f12fa0_0 .var "fu_start", 3 0;
v0x1f13040_0 .var "op", 3 0;
TD_CPU.RB.getFuStartAndNum ;
    %load/v 8, v0x1f13040_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_23.42, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_23.43, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_23.44, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_23.45, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_23.46, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_23.47, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_23.48, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_23.49, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_23.50, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_23.51, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_23.52, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_23.53, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_23.54, 6;
    %vpi_call 11 341 "$display", $realtime, "fatal: RB is issuing a jump";
    %vpi_call 11 342 "$finish";
    %jmp T_23.56;
T_23.42 ;
    %set/v v0x1f12fa0_0, 0, 4;
    %movi 8, 4, 4;
    %set/v v0x1f12f00_0, 8, 4;
    %jmp T_23.56;
T_23.43 ;
    %set/v v0x1f12fa0_0, 0, 4;
    %movi 8, 4, 4;
    %set/v v0x1f12f00_0, 8, 4;
    %jmp T_23.56;
T_23.44 ;
    %movi 8, 4, 4;
    %set/v v0x1f12fa0_0, 8, 4;
    %movi 8, 4, 4;
    %set/v v0x1f12f00_0, 8, 4;
    %jmp T_23.56;
T_23.45 ;
    %movi 8, 11, 7;
    %set/v v0x1f12fa0_0, 8, 4;
    %movi 8, 3, 4;
    %set/v v0x1f12f00_0, 8, 4;
    %jmp T_23.56;
T_23.46 ;
    %movi 8, 9, 6;
    %set/v v0x1f12fa0_0, 8, 4;
    %movi 8, 2, 4;
    %set/v v0x1f12f00_0, 8, 4;
    %jmp T_23.56;
T_23.47 ;
    %set/v v0x1f12fa0_0, 0, 4;
    %movi 8, 4, 4;
    %set/v v0x1f12f00_0, 8, 4;
    %jmp T_23.56;
T_23.48 ;
    %set/v v0x1f12fa0_0, 0, 4;
    %movi 8, 4, 4;
    %set/v v0x1f12f00_0, 8, 4;
    %jmp T_23.56;
T_23.49 ;
    %movi 8, 4, 4;
    %set/v v0x1f12fa0_0, 8, 4;
    %movi 8, 4, 4;
    %set/v v0x1f12f00_0, 8, 4;
    %jmp T_23.56;
T_23.50 ;
    %movi 8, 11, 7;
    %set/v v0x1f12fa0_0, 8, 4;
    %movi 8, 3, 4;
    %set/v v0x1f12f00_0, 8, 4;
    %jmp T_23.56;
T_23.51 ;
    %movi 8, 9, 6;
    %set/v v0x1f12fa0_0, 8, 4;
    %movi 8, 2, 4;
    %set/v v0x1f12f00_0, 8, 4;
    %jmp T_23.56;
T_23.52 ;
    %movi 8, 11, 7;
    %set/v v0x1f12fa0_0, 8, 4;
    %movi 8, 3, 4;
    %set/v v0x1f12f00_0, 8, 4;
    %jmp T_23.56;
T_23.53 ;
    %movi 8, 8, 5;
    %set/v v0x1f12fa0_0, 8, 4;
    %movi 8, 1, 4;
    %set/v v0x1f12f00_0, 8, 4;
    %jmp T_23.56;
T_23.54 ;
    %jmp T_23.56;
T_23.56 ;
    %load/v 8, v0x1f12fa0_0, 4;
    %mov 12, 0, 2;
    %mov 14, 0, 26;
    %load/v 40, v0x1f12f00_0, 4;
    %mov 44, 0, 2;
    %mov 46, 0, 26;
    %add 8, 40, 32;
    %subi 8, 1, 32;
    %set/v v0x1f12e40_0, 8, 4;
    %end;
S_0x1f12b00 .scope function, "dec" "dec" 11 364, 11 364, S_0x1f07290;
 .timescale -9 -10;
v0x1f12bf0_0 .var "dec", 3 0;
v0x1f12cb0_0 .var "ptr", 3 0;
TD_CPU.RB.dec ;
    %load/v 8, v0x1f12cb0_0, 4;
    %mov 12, 0, 28;
    %subi 8, 1, 32;
    %movi 40, 15, 32;
    %mod 8, 40, 32;
    %set/v v0x1f12bf0_0, 8, 4;
    %end;
S_0x1f12810 .scope function, "getRdest" "getRdest" 11 273, 11 273, S_0x1f07290;
 .timescale -9 -10;
v0x1f12900_0 .var "getRdest", 4 0;
v0x1f129c0_0 .var "inst", 31 0;
v0x1f12a60_0 .var "op", 3 0;
TD_CPU.RB.getRdest ;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_25.57, 4;
    %load/x1p 8, v0x1f129c0_0, 4;
    %jmp T_25.58;
T_25.57 ;
    %mov 8, 2, 4;
T_25.58 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1f12a60_0, 8, 4;
    %ix/load 1, 23, 0;
    %mov 4, 0, 1;
    %jmp/1 T_25.59, 4;
    %load/x1p 8, v0x1f129c0_0, 5;
    %jmp T_25.60;
T_25.59 ;
    %mov 8, 2, 5;
T_25.60 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1f12900_0, 8, 5;
    %end;
S_0x1f125c0 .scope function, "inc" "inc" 11 357, 11 357, S_0x1f07290;
 .timescale -9 -10;
v0x1f126b0_0 .var "inc", 3 0;
v0x1f12770_0 .var "ptr", 3 0;
TD_CPU.RB.inc ;
    %load/v 8, v0x1f12770_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %movi 40, 15, 32;
    %mod 8, 40, 32;
    %set/v v0x1f126b0_0, 8, 4;
    %end;
S_0x1f122d0 .scope function, "notFull" "notFull" 11 349, 11 349, S_0x1f07290;
 .timescale -9 -10;
v0x1f123c0_0 .var "back", 3 0;
v0x1f12480_0 .var "head", 3 0;
v0x1f12520_0 .var "notFull", 0 0;
TD_CPU.RB.notFull ;
    %load/v 13, v0x1f123c0_0, 4;
    %set/v v0x1f12770_0, 13, 4;
    %fork TD_CPU.RB.inc, S_0x1f125c0;
    %join;
    %load/v  13, v0x1f126b0_0, 4;
    %mov 8, 13, 4;
    %mov 12, 0, 1;
    %load/v 13, v0x1f12480_0, 4;
    %mov 17, 0, 1;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %inv 8, 1;
    %set/v v0x1f12520_0, 8, 1;
    %end;
S_0x1f11fe0 .scope function, "readDataBus" "readDataBus" 11 390, 11 390, S_0x1f07290;
 .timescale -9 -10;
v0x1f120d0_0 .var "CDB_data_data", 479 0;
v0x1f12190_0 .var "index", 3 0;
v0x1f12230_0 .var "readDataBus", 31 0;
TD_CPU.RB.readDataBus ;
    %load/v 8, v0x1f120d0_0, 480;
    %load/v 488, v0x1f12190_0, 4;
    %movi 492, 0, 7;
    %muli 488, 32, 11;
    %ix/get 0, 488, 11;
    %shiftr/i0  8, 480;
    %set/v v0x1f12230_0, 8, 32;
    %end;
S_0x1f11d10 .scope function, "readValidBus" "readValidBus" 11 399, 11 399, S_0x1f07290;
 .timescale -9 -10;
v0x1f11e00_0 .var "CDB_data_valid", 14 0;
v0x1f11ea0_0 .var "index", 3 0;
v0x1f11f40_0 .var "readValidBus", 0 0;
TD_CPU.RB.readValidBus ;
    %load/v 8, v0x1f11e00_0, 15;
    %load/v 23, v0x1f11ea0_0, 4;
    %ix/get 0, 23, 4;
    %shiftr/i0  8, 15;
    %set/v v0x1f11f40_0, 8, 1;
    %end;
S_0x1f09e90 .scope module, "icache" "inst_cache" 11 63, 12 2, S_0x1f07290;
 .timescale -9 -10;
P_0x1f09f88 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1f09fb0 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1f09fd8 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1f0a000 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1f0a028 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1f0a050 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1f0a078 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1f0a0a0 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1f0a0c8 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1f0a0f0 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1f0a118 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1f0a140 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1f0a168 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1f0a190 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1f0a1b8 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1f0a1e0 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1f0a208 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1f0a230 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1f0a258 .param/l "INST_J" 3 35, C4<1011>;
P_0x1f0a280 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1f0a2a8 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1f0a2d0 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1f0a2f8 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1f0a320 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1f0a348 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1f0a370 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1f0a398 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1f0a3c0 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1f0a3e8 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1f0a410 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1f0a438 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1f0a460 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1f0a488 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1f0a4b0 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1f0a4d8 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1f0a500 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1f0a528 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1f0a550 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1f0a578 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1f0a5a0 .param/l "NULL" 3 63, +C4<01111>;
P_0x1f0a5c8 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1f0a5f0 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1f0a618 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1f0a640 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1f0a668 .param/l "READY" 3 62, +C4<01111>;
P_0x1f0a690 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1f0a6b8 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1f0a6e0 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1f0a708 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1f0a730 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1f0a758 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1f0a780 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1f0a7a8 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
v0x1f11250 .array "cache", 0 1023, 511 0;
v0x1f112f0_0 .net "cache_enable", 0 0, v0x1f13fe0_0; 1 drivers
v0x1f11390_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1f11410_0 .var "hit", 0 0;
v0x1f118e0_0 .net "index", 9 0, L_0x1f5dbd0; 1 drivers
v0x1f11960_0 .net "inst", 31 0, L_0x1f5d2d0; 1 drivers
v0x1f119e0_0 .net "inst_block", 511 0, L_0x1f5d040; 1 drivers
v0x1f11a60_0 .net "inst_tag", 17 0, L_0x1f5dc70; 1 drivers
v0x1f11ae0_0 .net "offset", 3 0, L_0x1f5db30; 1 drivers
v0x1f11b60_0 .var "out", 31 0;
v0x1f11be0_0 .net "ptr", 31 0, v0x1f14810_0; 1 drivers
v0x1f11c90 .array "tag", 0 1023, 17 0;
L_0x1f5db30 .part v0x1f14810_0, 0, 4;
L_0x1f5dbd0 .part v0x1f14810_0, 4, 10;
L_0x1f5dc70 .part v0x1f14810_0, 14, 18;
S_0x1f0bbf0 .scope module, "imemory" "inst_memory" 12 15, 13 1, S_0x1f09e90;
 .timescale -9 -10;
P_0x1f0bce8 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1f0bd10 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1f0bd38 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1f0bd60 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1f0bd88 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1f0bdb0 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1f0bdd8 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1f0be00 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1f0be28 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1f0be50 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1f0be78 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1f0bea0 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1f0bec8 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1f0bef0 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1f0bf18 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1f0bf40 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1f0bf68 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1f0bf90 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1f0bfb8 .param/l "INST_J" 3 35, C4<1011>;
P_0x1f0bfe0 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1f0c008 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1f0c030 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1f0c058 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1f0c080 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1f0c0a8 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1f0c0d0 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1f0c0f8 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1f0c120 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1f0c148 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1f0c170 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1f0c198 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1f0c1c0 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1f0c1e8 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1f0c210 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1f0c238 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1f0c260 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1f0c288 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1f0c2b0 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1f0c2d8 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1f0c300 .param/l "NULL" 3 63, +C4<01111>;
P_0x1f0c328 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1f0c350 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1f0c378 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1f0c3a0 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1f0c3c8 .param/l "READY" 3 62, +C4<01111>;
P_0x1f0c3f0 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1f0c418 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1f0c440 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1f0c468 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1f0c490 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1f0c4b8 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1f0c4e0 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1f0c508 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
L_0x1f5d2d0 .functor BUFZ 32, L_0x1f5d8e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f0dad0_0 .net *"_s1", 27 0, L_0x1f58d60; 1 drivers
v0x1f0db90_0 .net *"_s102", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f0dc30_0 .net *"_s103", 31 0, L_0x1f5add0; 1 drivers
v0x1f0dcd0_0 .net *"_s104", 31 0, L_0x1f5b320; 1 drivers
v0x1f0dd50_0 .net *"_s106", 31 0, L_0x1f5b5a0; 1 drivers
v0x1f0ddf0_0 .net *"_s108", 4 0, C4<01010>; 1 drivers
v0x1f0ded0_0 .net *"_s112", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f0df70_0 .net *"_s113", 31 0, L_0x1f5bad0; 1 drivers
v0x1f0e060_0 .net *"_s114", 31 0, L_0x1f5bc90; 1 drivers
v0x1f0e100_0 .net *"_s116", 31 0, L_0x1f5be40; 1 drivers
v0x1f0e200_0 .net *"_s118", 4 0, C4<01011>; 1 drivers
v0x1f0e2a0_0 .net *"_s12", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1f0e3b0_0 .net *"_s122", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f0e450_0 .net *"_s123", 31 0, L_0x1f5bbb0; 1 drivers
v0x1f0e570_0 .net *"_s124", 31 0, L_0x1f5b790; 1 drivers
v0x1f0e610_0 .net *"_s126", 31 0, L_0x1f5bee0; 1 drivers
v0x1f0e4d0_0 .net *"_s128", 4 0, C4<01100>; 1 drivers
v0x1f0e760_0 .net *"_s13", 31 0, L_0x1f505c0; 1 drivers
v0x1f0e880_0 .net *"_s132", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f0e900_0 .net *"_s133", 31 0, L_0x1f5c3c0; 1 drivers
v0x1f0e7e0_0 .net *"_s134", 31 0, L_0x1f5b980; 1 drivers
v0x1f0ea30_0 .net *"_s136", 31 0, L_0x1f5c6c0; 1 drivers
v0x1f0e980_0 .net *"_s138", 4 0, C4<01101>; 1 drivers
v0x1f0eb70_0 .net *"_s14", 31 0, L_0x1f507d0; 1 drivers
v0x1f0ead0_0 .net *"_s142", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f0ecc0_0 .net *"_s143", 31 0, L_0x1f5c460; 1 drivers
v0x1f0ec10_0 .net *"_s144", 31 0, L_0x1f5c550; 1 drivers
v0x1f0ee20_0 .net *"_s146", 31 0, L_0x1f5c760; 1 drivers
v0x1f0ed60_0 .net *"_s148", 4 0, C4<01110>; 1 drivers
v0x1f0ef90_0 .net *"_s152", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f0eea0_0 .net *"_s153", 31 0, L_0x1f5c240; 1 drivers
v0x1f0f110_0 .net *"_s154", 31 0, L_0x1f5c0d0; 1 drivers
v0x1f0f010_0 .net *"_s156", 31 0, L_0x1f5aa00; 1 drivers
v0x1f0f2a0_0 .net *"_s158", 4 0, C4<01111>; 1 drivers
v0x1f0f190_0 .net *"_s16", 31 0, L_0x1f59590; 1 drivers
v0x1f0f440_0 .net *"_s162", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f0f320_0 .net *"_s163", 31 0, L_0x1f5c170; 1 drivers
v0x1f0f3c0_0 .net *"_s164", 31 0, L_0x1f5ccc0; 1 drivers
v0x1f0f600_0 .net *"_s168", 31 0, L_0x1f5d8e0; 1 drivers
v0x1f0f680_0 .net *"_s18", 1 0, C4<01>; 1 drivers
v0x1f0f4c0_0 .net *"_s2", 3 0, C4<0000>; 1 drivers
v0x1f0f560_0 .net *"_s22", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1f0f860_0 .net *"_s23", 31 0, L_0x1f590f0; 1 drivers
v0x1f0f8e0_0 .net *"_s24", 31 0, L_0x1f59270; 1 drivers
v0x1f0f700_0 .net *"_s26", 31 0, L_0x1f59a00; 1 drivers
v0x1f0f7a0_0 .net *"_s28", 2 0, C4<010>; 1 drivers
v0x1f0fae0_0 .net *"_s32", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0x1f0fb60_0 .net *"_s33", 31 0, L_0x1f596b0; 1 drivers
v0x1f0f980_0 .net *"_s34", 31 0, L_0x1f59830; 1 drivers
v0x1f0fa20_0 .net *"_s36", 31 0, L_0x1f59e00; 1 drivers
v0x1f0fd80_0 .net *"_s38", 2 0, C4<011>; 1 drivers
v0x1f0fe00_0 .net *"_s42", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0x1f0fc00_0 .net *"_s43", 31 0, L_0x1f59aa0; 1 drivers
v0x1f0fca0_0 .net *"_s44", 31 0, L_0x1f59c20; 1 drivers
v0x1f10040_0 .net *"_s46", 31 0, L_0x1f5a320; 1 drivers
v0x1f100c0_0 .net *"_s48", 3 0, C4<0100>; 1 drivers
v0x1f0fe80_0 .net *"_s52", 27 0, C4<0000000000000000000000000000>; 1 drivers
v0x1f0ff20_0 .net *"_s53", 31 0, L_0x1f59ee0; 1 drivers
v0x1f0ffc0_0 .net *"_s54", 31 0, L_0x1f5a0f0; 1 drivers
v0x1f10340_0 .net *"_s56", 31 0, L_0x1f5a7d0; 1 drivers
v0x1f10160_0 .net *"_s58", 3 0, C4<0101>; 1 drivers
v0x1f10200_0 .net *"_s6", 31 0, L_0x1f58fe0; 1 drivers
v0x1f102a0_0 .net *"_s62", 27 0, C4<0000000000000000000000000000>; 1 drivers
v0x1f105e0_0 .net *"_s63", 31 0, L_0x1f5a400; 1 drivers
v0x1f103e0_0 .net *"_s64", 31 0, L_0x1f5a530; 1 drivers
v0x1f10480_0 .net *"_s66", 31 0, L_0x1f5a870; 1 drivers
v0x1f10520_0 .net *"_s68", 3 0, C4<0110>; 1 drivers
v0x1f10880_0 .net *"_s72", 27 0, C4<0000000000000000000000000000>; 1 drivers
v0x1f10680_0 .net *"_s73", 31 0, L_0x1f593b0; 1 drivers
v0x1f10720_0 .net *"_s74", 31 0, L_0x1f5a6d0; 1 drivers
v0x1f107c0_0 .net *"_s76", 31 0, L_0x1f5aae0; 1 drivers
v0x1f10b40_0 .net *"_s78", 3 0, C4<0111>; 1 drivers
v0x1f10900_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x1f109a0_0 .net *"_s82", 27 0, C4<0000000000000000000000000000>; 1 drivers
v0x1f10a40_0 .net *"_s83", 31 0, L_0x1f5a910; 1 drivers
v0x1f10e20_0 .net *"_s84", 31 0, L_0x1f5b090; 1 drivers
v0x1f10bc0_0 .net *"_s86", 31 0, L_0x1f5ab80; 1 drivers
v0x1f10c60_0 .net *"_s88", 4 0, C4<01000>; 1 drivers
v0x1f10d00_0 .net *"_s92", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1f10da0_0 .net *"_s93", 31 0, L_0x1f5ace0; 1 drivers
v0x1f11130_0 .net *"_s94", 31 0, L_0x1f5aec0; 1 drivers
v0x1f111b0_0 .net *"_s96", 31 0, L_0x1f5b650; 1 drivers
v0x1f10ec0_0 .net *"_s98", 4 0, C4<01001>; 1 drivers
v0x1f10f60 .array "memory", 0 1023, 31 0;
v0x1f10fe0_0 .alias "out_block", 511 0, v0x1f119e0_0;
v0x1f11080_0 .alias "out_inst", 31 0, v0x1f11960_0;
v0x1f114f0_0 .alias "ptr", 31 0, v0x1f11be0_0;
v0x1f11590_0 .net "ptr_block", 31 0, L_0x1f58e70; 1 drivers
L_0x1f58d60 .part v0x1f14810_0, 4, 28;
L_0x1f58e70 .concat [ 4 28 0 0], C4<0000>, L_0x1f58d60;
L_0x1f58fe0 .array/port v0x1f10f60, L_0x1f507d0;
L_0x1f505c0 .concat [ 1 31 0 0], C4<0>, C4<0000000000000000000000000000000>;
L_0x1f507d0 .arith/sum 32, L_0x1f58e70, L_0x1f505c0;
L_0x1f59590 .array/port v0x1f10f60, L_0x1f59270;
L_0x1f590f0 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_0x1f59270 .arith/sum 32, L_0x1f58e70, L_0x1f590f0;
L_0x1f59a00 .array/port v0x1f10f60, L_0x1f59830;
L_0x1f596b0 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_0x1f59830 .arith/sum 32, L_0x1f58e70, L_0x1f596b0;
L_0x1f59e00 .array/port v0x1f10f60, L_0x1f59c20;
L_0x1f59aa0 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_0x1f59c20 .arith/sum 32, L_0x1f58e70, L_0x1f59aa0;
L_0x1f5a320 .array/port v0x1f10f60, L_0x1f5a0f0;
L_0x1f59ee0 .concat [ 4 28 0 0], C4<0100>, C4<0000000000000000000000000000>;
L_0x1f5a0f0 .arith/sum 32, L_0x1f58e70, L_0x1f59ee0;
L_0x1f5a7d0 .array/port v0x1f10f60, L_0x1f5a530;
L_0x1f5a400 .concat [ 4 28 0 0], C4<0101>, C4<0000000000000000000000000000>;
L_0x1f5a530 .arith/sum 32, L_0x1f58e70, L_0x1f5a400;
L_0x1f5a870 .array/port v0x1f10f60, L_0x1f5a6d0;
L_0x1f593b0 .concat [ 4 28 0 0], C4<0110>, C4<0000000000000000000000000000>;
L_0x1f5a6d0 .arith/sum 32, L_0x1f58e70, L_0x1f593b0;
L_0x1f5aae0 .array/port v0x1f10f60, L_0x1f5b090;
L_0x1f5a910 .concat [ 4 28 0 0], C4<0111>, C4<0000000000000000000000000000>;
L_0x1f5b090 .arith/sum 32, L_0x1f58e70, L_0x1f5a910;
L_0x1f5ab80 .array/port v0x1f10f60, L_0x1f5aec0;
L_0x1f5ace0 .concat [ 5 27 0 0], C4<01000>, C4<000000000000000000000000000>;
L_0x1f5aec0 .arith/sum 32, L_0x1f58e70, L_0x1f5ace0;
L_0x1f5b650 .array/port v0x1f10f60, L_0x1f5b320;
L_0x1f5add0 .concat [ 5 27 0 0], C4<01001>, C4<000000000000000000000000000>;
L_0x1f5b320 .arith/sum 32, L_0x1f58e70, L_0x1f5add0;
L_0x1f5b5a0 .array/port v0x1f10f60, L_0x1f5bc90;
L_0x1f5bad0 .concat [ 5 27 0 0], C4<01010>, C4<000000000000000000000000000>;
L_0x1f5bc90 .arith/sum 32, L_0x1f58e70, L_0x1f5bad0;
L_0x1f5be40 .array/port v0x1f10f60, L_0x1f5b790;
L_0x1f5bbb0 .concat [ 5 27 0 0], C4<01011>, C4<000000000000000000000000000>;
L_0x1f5b790 .arith/sum 32, L_0x1f58e70, L_0x1f5bbb0;
L_0x1f5bee0 .array/port v0x1f10f60, L_0x1f5b980;
L_0x1f5c3c0 .concat [ 5 27 0 0], C4<01100>, C4<000000000000000000000000000>;
L_0x1f5b980 .arith/sum 32, L_0x1f58e70, L_0x1f5c3c0;
L_0x1f5c6c0 .array/port v0x1f10f60, L_0x1f5c550;
L_0x1f5c460 .concat [ 5 27 0 0], C4<01101>, C4<000000000000000000000000000>;
L_0x1f5c550 .arith/sum 32, L_0x1f58e70, L_0x1f5c460;
L_0x1f5c760 .array/port v0x1f10f60, L_0x1f5c0d0;
L_0x1f5c240 .concat [ 5 27 0 0], C4<01110>, C4<000000000000000000000000000>;
L_0x1f5c0d0 .arith/sum 32, L_0x1f58e70, L_0x1f5c240;
L_0x1f5aa00 .array/port v0x1f10f60, L_0x1f5ccc0;
L_0x1f5c170 .concat [ 5 27 0 0], C4<01111>, C4<000000000000000000000000000>;
L_0x1f5ccc0 .arith/sum 32, L_0x1f58e70, L_0x1f5c170;
LS_0x1f5d040_0_0 .concat [ 32 32 32 32], L_0x1f5aa00, L_0x1f5c760, L_0x1f5c6c0, L_0x1f5bee0;
LS_0x1f5d040_0_4 .concat [ 32 32 32 32], L_0x1f5be40, L_0x1f5b5a0, L_0x1f5b650, L_0x1f5ab80;
LS_0x1f5d040_0_8 .concat [ 32 32 32 32], L_0x1f5aae0, L_0x1f5a870, L_0x1f5a7d0, L_0x1f5a320;
LS_0x1f5d040_0_12 .concat [ 32 32 32 32], L_0x1f59e00, L_0x1f59a00, L_0x1f59590, L_0x1f58fe0;
L_0x1f5d040 .concat [ 128 128 128 128], LS_0x1f5d040_0_0, LS_0x1f5d040_0_4, LS_0x1f5d040_0_8, LS_0x1f5d040_0_12;
L_0x1f5d8e0 .array/port v0x1f10f60, v0x1f14810_0;
S_0x1f0d920 .scope begin, "init" "init" 13 22, 13 22, S_0x1f0bbf0;
 .timescale -9 -10;
v0x1f0da10_0 .var "i", 31 0;
S_0x1f09ce0 .scope begin, "rst" "rst" 11 68, 11 68, S_0x1f07290;
 .timescale -9 -10;
v0x1f09dd0_0 .var "i", 31 0;
S_0x1f09b00 .scope begin, "IF" "IF" 11 87, 11 87, S_0x1f07290;
 .timescale -9 -10;
S_0x1f09bf0 .scope begin, "addInst" "addInst" 11 96, 11 96, S_0x1f09b00;
 .timescale -9 -10;
S_0x1f09700 .scope begin, "issue" "issue" 11 108, 11 108, S_0x1f07290;
 .timescale -9 -10;
v0x1f09a40_0 .var "inst_now", 31 0;
S_0x1f097f0 .scope begin, "issueIfCan" "issueIfCan" 11 110, 11 110, S_0x1f09700;
 .timescale -9 -10;
v0x1f098e0_0 .var "fuend", 3 0;
v0x1f099a0_0 .var "i", 3 0;
S_0x1f091d0 .scope begin, "updateCDB" "updateCDB" 11 172, 11 172, S_0x1f07290;
 .timescale -9 -10;
v0x1f093b0_0 .var "hasBranch", 0 0;
v0x1f09470_0 .var "i", 31 0;
v0x1f09510_0 .var "mark", 3 0;
v0x1f095b0_0 .var "op", 3 0;
v0x1f09660_0 .var "target", 31 0;
S_0x1f092c0 .scope begin, "updatePCAndResetIfNeed" "updatePCAndResetIfNeed" 11 197, 11 197, S_0x1f091d0;
 .timescale -9 -10;
S_0x1f08f00 .scope begin, "writeBack" "writeBack" 11 213, 11 213, S_0x1f07290;
 .timescale -9 -10;
S_0x1f090e0 .scope begin, "writeToReg" "writeToReg" 11 227, 11 227, S_0x1f08f00;
 .timescale -9 -10;
S_0x1f08ff0 .scope begin, "writeToMem" "writeToMem" 11 239, 11 239, S_0x1f08f00;
 .timescale -9 -10;
S_0x1f08e10 .scope begin, "updateRegStatus" "updateRegStatus" 11 266, 11 266, S_0x1f07290;
 .timescale -9 -10;
S_0x1f071a0 .scope begin, "test" "test" 2 172, 2 172, S_0x1cda100;
 .timescale -9 -10;
S_0x1f02bd0 .scope module, "alu_rs[0]" "ALU_RS" 2 91, 14 1, S_0x1cda100;
 .timescale -9 -10;
P_0x1f030f8 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1f03120 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1f03148 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1f03170 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1f03198 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1f031c0 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1f031e8 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1f03210 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1f03238 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1f03260 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1f03288 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1f032b0 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1f032d8 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1f03300 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1f03328 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1f03350 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1f03378 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1f033a0 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1f033c8 .param/l "INST_J" 3 35, C4<1011>;
P_0x1f033f0 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1f03418 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1f03440 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1f03468 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1f03490 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1f034b8 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1f034e0 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1f03508 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1f03530 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1f03558 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1f03580 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1f035a8 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1f035d0 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1f035f8 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1f03620 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1f03648 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1f03670 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1f03698 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1f036c0 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1f036e8 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1f03710 .param/l "NULL" 3 63, +C4<01111>;
P_0x1f03738 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1f03760 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1f03788 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1f037b0 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1f037d8 .param/l "READY" 3 62, +C4<01111>;
P_0x1f03800 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1f03828 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1f03850 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1f03878 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1f038a0 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1f038c8 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1f038f0 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1f03918 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
P_0x1f03940 .param/l "fuindex" 14 6, +C4<0>;
v0x1f05cc0_0 .alias "CDB_data_data", 479 0, v0x1f409d0_0;
v0x1f05d60_0 .alias "CDB_data_valid", 14 0, v0x1f010c0_0;
v0x1f05de0_0 .var "Qj", 3 0;
v0x1f05e80_0 .var "Qk", 3 0;
v0x1f05f00_0 .alias "RB_index", 3 0, v0x1f01140_0;
v0x1f05f80_0 .alias "RB_index_bus", 55 0, v0x1f40e70_0;
v0x1f06040_0 .var "Vj", 31 0;
v0x1f060e0_0 .var "Vk", 31 0;
v0x1f061d0_0 .net *"_s11", 0 0, v0x1f06eb0_0; 1 drivers
v0x1f06270_0 .net *"_s15", 3 0, v0x1f06640_0; 1 drivers
v0x1f06370_0 .net *"_s3", 0 0, v0x1f06520_0; 1 drivers
v0x1f06410_0 .net *"_s7", 31 0, v0x1f06c80_0; 1 drivers
v0x1f06520_0 .var "busy", 0 0;
v0x1f065c0_0 .alias "busy_out", 13 0, v0x1f410c0_0;
v0x1f066c0_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1f06740_0 .alias "data_bus", 447 0, v0x1f40fc0_0;
v0x1f06640_0 .var "dest", 3 0;
v0x1f06870_0 .alias "fu", 3 0, v0x1f011c0_0;
v0x1f067c0_0 .alias "inst", 31 0, v0x1f01240_0;
v0x1f06990_0 .var "op", 3 0;
v0x1f06910_0 .alias "qj", 3 0, v0x1f42050_0;
v0x1f06ac0_0 .alias "qk", 3 0, v0x1f420d0_0;
v0x1f06a10_0 .var "reg_numj", 4 0;
v0x1f06c00_0 .var "reg_numk", 4 0;
v0x1f06b40_0 .net "reset", 0 0, L_0x1f015a0; 1 drivers
v0x1f06d50_0 .alias "reset_bus", 13 0, v0x1f421d0_0;
v0x1f06c80_0 .var "result", 31 0;
v0x1f06eb0_0 .var "valid", 0 0;
v0x1f06dd0_0 .alias "valid_bus", 13 0, v0x1f41040_0;
v0x1f07020_0 .alias "vj", 31 0, v0x1f02670_0;
v0x1f06f30_0 .alias "vk", 31 0, v0x1f424f0_0;
E_0x1f023e0 .event posedge, v0x1f06b40_0, v0x1dfd5d0_0;
L_0x1f52490 .part/pv v0x1f06520_0, 0, 1, 14;
L_0x1f52740 .part/pv v0x1f06c80_0, 0, 32, 448;
L_0x1f01f60 .part/pv v0x1f06eb0_0, 0, 1, 14;
L_0x1f52c00 .part/pv v0x1f06640_0, 0, 4, 56;
L_0x1f015a0 .part v0x1f14990_0, 0, 1;
S_0x1f057d0 .scope task, "checkAndGetData" "checkAndGetData" 14 158, 14 158, S_0x1f02bd0;
 .timescale -9 -10;
v0x1f058c0_0 .var "Q", 3 0;
v0x1f05980_0 .var "V", 31 0;
v0x1f05a20_0 .var "dataBus", 479 0;
v0x1f05ac0_0 .var "ok", 0 0;
v0x1f05b40_0 .var "valid", 0 0;
v0x1f05be0_0 .var "validBus", 14 0;
TD_CPU.alu_rs\x5B0\x5D.checkAndGetData ;
    %load/v 8, v0x1f058c0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_30.61, 6;
    %jmp T_30.62;
T_30.61 ;
    %load/v 8, v0x1f05be0_0, 15;
    %set/v v0x1f04dc0_0, 8, 15;
    %load/v 8, v0x1f058c0_0, 4;
    %set/v v0x1f04e80_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B0\x5D.readValidBus, S_0x1f04cd0;
    %join;
    %load/v  8, v0x1f04f20_0, 1;
    %set/v v0x1f05b40_0, 8, 1;
    %load/v 8, v0x1f05b40_0, 1;
    %jmp/0xz  T_30.63, 8;
    %load/v 8, v0x1f05a20_0, 480;
    %set/v v0x1f050b0_0, 8, 480;
    %load/v 8, v0x1f058c0_0, 4;
    %set/v v0x1f05170_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B0\x5D.readDataBus, S_0x1f04fc0;
    %join;
    %load/v  8, v0x1f05210_0, 32;
    %set/v v0x1f05980_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f058c0_0, 8, 4;
    %jmp T_30.64;
T_30.63 ;
    %set/v v0x1f05ac0_0, 0, 1;
T_30.64 ;
T_30.62 ;
    %end;
S_0x1f052b0 .scope task, "getData" "getData" 14 121, 14 121, S_0x1f02bd0;
 .timescale -9 -10;
v0x1f053a0_0 .var "CDB_data_data", 479 0;
v0x1f05460_0 .var "CDB_data_valid", 14 0;
v0x1f05500_0 .var "Q", 3 0;
v0x1f055a0_0 .var "V", 31 0;
v0x1f05650_0 .var "q", 3 0;
v0x1f056f0_0 .var "v", 31 0;
TD_CPU.alu_rs\x5B0\x5D.getData ;
    %load/v 8, v0x1f05650_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_31.65, 6;
    %load/v 8, v0x1f056f0_0, 32;
    %set/v v0x1f055a0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f05500_0, 8, 4;
    %jmp T_31.66;
T_31.65 ;
    %load/v 8, v0x1f05460_0, 15;
    %set/v v0x1f04dc0_0, 8, 15;
    %load/v 8, v0x1f05650_0, 4;
    %set/v v0x1f04e80_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B0\x5D.readValidBus, S_0x1f04cd0;
    %join;
    %load/v  8, v0x1f04f20_0, 1;
    %jmp/0xz  T_31.67, 8;
    %load/v 8, v0x1f053a0_0, 480;
    %set/v v0x1f050b0_0, 8, 480;
    %load/v 8, v0x1f05650_0, 4;
    %set/v v0x1f05170_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B0\x5D.readDataBus, S_0x1f04fc0;
    %join;
    %load/v  8, v0x1f05210_0, 32;
    %set/v v0x1f055a0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f05500_0, 8, 4;
    %jmp T_31.68;
T_31.67 ;
    %load/v 8, v0x1f05650_0, 4;
    %set/v v0x1f05500_0, 8, 4;
T_31.68 ;
T_31.66 ;
    %end;
S_0x1f04fc0 .scope function, "readDataBus" "readDataBus" 14 141, 14 141, S_0x1f02bd0;
 .timescale -9 -10;
v0x1f050b0_0 .var "CDB_data_data", 479 0;
v0x1f05170_0 .var "index", 3 0;
v0x1f05210_0 .var "readDataBus", 31 0;
TD_CPU.alu_rs\x5B0\x5D.readDataBus ;
    %load/v 8, v0x1f050b0_0, 480;
    %load/v 488, v0x1f05170_0, 4;
    %movi 492, 0, 7;
    %muli 488, 32, 11;
    %ix/get 0, 488, 11;
    %shiftr/i0  8, 480;
    %set/v v0x1f05210_0, 8, 32;
    %end;
S_0x1f04cd0 .scope function, "readValidBus" "readValidBus" 14 150, 14 150, S_0x1f02bd0;
 .timescale -9 -10;
v0x1f04dc0_0 .var "CDB_data_valid", 14 0;
v0x1f04e80_0 .var "index", 3 0;
v0x1f04f20_0 .var "readValidBus", 0 0;
TD_CPU.alu_rs\x5B0\x5D.readValidBus ;
    %load/v 8, v0x1f04dc0_0, 15;
    %load/v 23, v0x1f04e80_0, 4;
    %ix/get 0, 23, 4;
    %shiftr/i0  8, 15;
    %set/v v0x1f04f20_0, 8, 1;
    %end;
S_0x1f04be0 .scope begin, "checkIssue" "checkIssue" 14 53, 14 53, S_0x1f02bd0;
 .timescale -9 -10;
S_0x1f04a30 .scope begin, "execute" "execute" 14 80, 14 80, S_0x1f02bd0;
 .timescale -9 -10;
v0x1f04b20_0 .var "ok", 0 0;
S_0x1efe1e0 .scope module, "alu_rs[1]" "ALU_RS" 2 91, 14 1, S_0x1cda100;
 .timescale -9 -10;
P_0x1efe2d8 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1efe300 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1efe328 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1efe350 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1efe378 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1efe3a0 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1efe3c8 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1efe3f0 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1efe418 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1efe440 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1efe468 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1efe490 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1efe4b8 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1efe4e0 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1efe508 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1efe530 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1efe558 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1efe580 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1efe5a8 .param/l "INST_J" 3 35, C4<1011>;
P_0x1efe5d0 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1efe5f8 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1efe620 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1efe648 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1efe670 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1efe698 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1efe6c0 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1efe6e8 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1efe710 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1efe738 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1efe760 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1efe788 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1efe7b0 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1efe7d8 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1efe800 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1efe828 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1efe850 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1efe878 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1efe8a0 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1efe8c8 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1efe8f0 .param/l "NULL" 3 63, +C4<01111>;
P_0x1efe918 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1efe940 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1efe968 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1efe990 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1efe9b8 .param/l "READY" 3 62, +C4<01111>;
P_0x1efe9e0 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1efea08 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1efea30 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1efea58 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1efea80 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1efeaa8 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1efead0 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1efeaf8 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
P_0x1efeb20 .param/l "fuindex" 14 6, +C4<01>;
v0x1f01020_0 .alias "CDB_data_data", 479 0, v0x1f409d0_0;
v0x1eeffb0_0 .alias "CDB_data_valid", 14 0, v0x1f010c0_0;
v0x1ef00c0_0 .var "Qj", 3 0;
v0x1f01300_0 .var "Qk", 3 0;
v0x1f01380_0 .alias "RB_index", 3 0, v0x1f01140_0;
v0x1ef02f0_0 .alias "RB_index_bus", 55 0, v0x1f40e70_0;
v0x1ef0440_0 .var "Vj", 31 0;
v0x1f01680_0 .var "Vk", 31 0;
v0x1f01770_0 .net *"_s11", 0 0, v0x1f02360_0; 1 drivers
v0x1f01810_0 .net *"_s15", 3 0, v0x1f01be0_0; 1 drivers
v0x1f01910_0 .net *"_s3", 0 0, v0x1f01ac0_0; 1 drivers
v0x1f019b0_0 .net *"_s7", 31 0, v0x1ef1520_0; 1 drivers
v0x1f01ac0_0 .var "busy", 0 0;
v0x1f01b60_0 .alias "busy_out", 13 0, v0x1f410c0_0;
v0x1ef0b00_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1ef0c10_0 .alias "data_bus", 447 0, v0x1f40fc0_0;
v0x1f01be0_0 .var "dest", 3 0;
v0x1f02020_0 .alias "fu", 3 0, v0x1f011c0_0;
v0x1f01e80_0 .alias "inst", 31 0, v0x1f01240_0;
v0x1ef0d20_0 .var "op", 3 0;
v0x1ef1000_0 .alias "qj", 3 0, v0x1f42050_0;
v0x1ef11c0_0 .alias "qk", 3 0, v0x1f420d0_0;
v0x1ef1110_0 .var "reg_numj", 4 0;
v0x1ef1410_0 .var "reg_numk", 4 0;
v0x1ef12d0_0 .net "reset", 0 0, L_0x1f53500; 1 drivers
v0x1f020a0_0 .alias "reset_bus", 13 0, v0x1f421d0_0;
v0x1ef1520_0 .var "result", 31 0;
v0x1f02360_0 .var "valid", 0 0;
v0x1f02520_0 .alias "valid_bus", 13 0, v0x1f41040_0;
v0x1ef19c0_0 .alias "vj", 31 0, v0x1f02670_0;
v0x1ef18d0_0 .alias "vk", 31 0, v0x1f424f0_0;
E_0x1efc660 .event posedge, v0x1ef12d0_0, v0x1dfd5d0_0;
L_0x1f02ac0 .part/pv v0x1f01ac0_0, 1, 1, 14;
L_0x1f53110 .part/pv v0x1ef1520_0, 32, 32, 448;
L_0x1f53260 .part/pv v0x1f02360_0, 1, 1, 14;
L_0x1f533b0 .part/pv v0x1f01be0_0, 4, 4, 56;
L_0x1f53500 .part v0x1f14990_0, 1, 1;
S_0x1f00b30 .scope task, "checkAndGetData" "checkAndGetData" 14 158, 14 158, S_0x1efe1e0;
 .timescale -9 -10;
v0x1f00c20_0 .var "Q", 3 0;
v0x1f00ce0_0 .var "V", 31 0;
v0x1f00d80_0 .var "dataBus", 479 0;
v0x1f00e20_0 .var "ok", 0 0;
v0x1f00ea0_0 .var "valid", 0 0;
v0x1f00f40_0 .var "validBus", 14 0;
TD_CPU.alu_rs\x5B1\x5D.checkAndGetData ;
    %load/v 8, v0x1f00c20_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_34.69, 6;
    %jmp T_34.70;
T_34.69 ;
    %load/v 8, v0x1f00f40_0, 15;
    %set/v v0x1f00120_0, 8, 15;
    %load/v 8, v0x1f00c20_0, 4;
    %set/v v0x1f001e0_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B1\x5D.readValidBus, S_0x1f00030;
    %join;
    %load/v  8, v0x1f00280_0, 1;
    %set/v v0x1f00ea0_0, 8, 1;
    %load/v 8, v0x1f00ea0_0, 1;
    %jmp/0xz  T_34.71, 8;
    %load/v 8, v0x1f00d80_0, 480;
    %set/v v0x1f00410_0, 8, 480;
    %load/v 8, v0x1f00c20_0, 4;
    %set/v v0x1f004d0_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B1\x5D.readDataBus, S_0x1f00320;
    %join;
    %load/v  8, v0x1f00570_0, 32;
    %set/v v0x1f00ce0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f00c20_0, 8, 4;
    %jmp T_34.72;
T_34.71 ;
    %set/v v0x1f00e20_0, 0, 1;
T_34.72 ;
T_34.70 ;
    %end;
S_0x1f00610 .scope task, "getData" "getData" 14 121, 14 121, S_0x1efe1e0;
 .timescale -9 -10;
v0x1f00700_0 .var "CDB_data_data", 479 0;
v0x1f007c0_0 .var "CDB_data_valid", 14 0;
v0x1f00860_0 .var "Q", 3 0;
v0x1f00900_0 .var "V", 31 0;
v0x1f009b0_0 .var "q", 3 0;
v0x1f00a50_0 .var "v", 31 0;
TD_CPU.alu_rs\x5B1\x5D.getData ;
    %load/v 8, v0x1f009b0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_35.73, 6;
    %load/v 8, v0x1f00a50_0, 32;
    %set/v v0x1f00900_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f00860_0, 8, 4;
    %jmp T_35.74;
T_35.73 ;
    %load/v 8, v0x1f007c0_0, 15;
    %set/v v0x1f00120_0, 8, 15;
    %load/v 8, v0x1f009b0_0, 4;
    %set/v v0x1f001e0_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B1\x5D.readValidBus, S_0x1f00030;
    %join;
    %load/v  8, v0x1f00280_0, 1;
    %jmp/0xz  T_35.75, 8;
    %load/v 8, v0x1f00700_0, 480;
    %set/v v0x1f00410_0, 8, 480;
    %load/v 8, v0x1f009b0_0, 4;
    %set/v v0x1f004d0_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B1\x5D.readDataBus, S_0x1f00320;
    %join;
    %load/v  8, v0x1f00570_0, 32;
    %set/v v0x1f00900_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f00860_0, 8, 4;
    %jmp T_35.76;
T_35.75 ;
    %load/v 8, v0x1f009b0_0, 4;
    %set/v v0x1f00860_0, 8, 4;
T_35.76 ;
T_35.74 ;
    %end;
S_0x1f00320 .scope function, "readDataBus" "readDataBus" 14 141, 14 141, S_0x1efe1e0;
 .timescale -9 -10;
v0x1f00410_0 .var "CDB_data_data", 479 0;
v0x1f004d0_0 .var "index", 3 0;
v0x1f00570_0 .var "readDataBus", 31 0;
TD_CPU.alu_rs\x5B1\x5D.readDataBus ;
    %load/v 8, v0x1f00410_0, 480;
    %load/v 488, v0x1f004d0_0, 4;
    %movi 492, 0, 7;
    %muli 488, 32, 11;
    %ix/get 0, 488, 11;
    %shiftr/i0  8, 480;
    %set/v v0x1f00570_0, 8, 32;
    %end;
S_0x1f00030 .scope function, "readValidBus" "readValidBus" 14 150, 14 150, S_0x1efe1e0;
 .timescale -9 -10;
v0x1f00120_0 .var "CDB_data_valid", 14 0;
v0x1f001e0_0 .var "index", 3 0;
v0x1f00280_0 .var "readValidBus", 0 0;
TD_CPU.alu_rs\x5B1\x5D.readValidBus ;
    %load/v 8, v0x1f00120_0, 15;
    %load/v 23, v0x1f001e0_0, 4;
    %ix/get 0, 23, 4;
    %shiftr/i0  8, 15;
    %set/v v0x1f00280_0, 8, 1;
    %end;
S_0x1efff40 .scope begin, "checkIssue" "checkIssue" 14 53, 14 53, S_0x1efe1e0;
 .timescale -9 -10;
S_0x1effd90 .scope begin, "execute" "execute" 14 80, 14 80, S_0x1efe1e0;
 .timescale -9 -10;
v0x1effe80_0 .var "ok", 0 0;
S_0x1ef9ec0 .scope module, "alu_rs[2]" "ALU_RS" 2 91, 14 1, S_0x1cda100;
 .timescale -9 -10;
P_0x1ef9fb8 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1ef9fe0 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1efa008 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1efa030 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1efa058 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1efa080 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1efa0a8 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1efa0d0 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1efa0f8 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1efa120 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1efa148 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1efa170 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1efa198 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1efa1c0 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1efa1e8 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1efa210 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1efa238 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1efa260 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1efa288 .param/l "INST_J" 3 35, C4<1011>;
P_0x1efa2b0 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1efa2d8 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1efa300 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1efa328 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1efa350 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1efa378 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1efa3a0 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1efa3c8 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1efa3f0 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1efa418 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1efa440 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1efa468 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1efa490 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1efa4b8 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1efa4e0 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1efa508 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1efa530 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1efa558 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1efa580 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1efa5a8 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1efa5d0 .param/l "NULL" 3 63, +C4<01111>;
P_0x1efa5f8 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1efa620 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1efa648 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1efa670 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1efa698 .param/l "READY" 3 62, +C4<01111>;
P_0x1efa6c0 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1efa6e8 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1efa710 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1efa738 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1efa760 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1efa788 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1efa7b0 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1efa7d8 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
P_0x1efa800 .param/l "fuindex" 14 6, +C4<010>;
v0x1efcd00_0 .alias "CDB_data_data", 479 0, v0x1f409d0_0;
v0x1efcda0_0 .alias "CDB_data_valid", 14 0, v0x1f010c0_0;
v0x1efce20_0 .var "Qj", 3 0;
v0x1efcec0_0 .var "Qk", 3 0;
v0x1efcf40_0 .alias "RB_index", 3 0, v0x1f01140_0;
v0x1efcfc0_0 .alias "RB_index_bus", 55 0, v0x1f40e70_0;
v0x1efd080_0 .var "Vj", 31 0;
v0x1efd120_0 .var "Vk", 31 0;
v0x1efd210_0 .net *"_s11", 0 0, v0x1efdef0_0; 1 drivers
v0x1efd2b0_0 .net *"_s15", 3 0, v0x1efd680_0; 1 drivers
v0x1efd3b0_0 .net *"_s3", 0 0, v0x1efd560_0; 1 drivers
v0x1efd450_0 .net *"_s7", 31 0, v0x1efdcc0_0; 1 drivers
v0x1efd560_0 .var "busy", 0 0;
v0x1efd600_0 .alias "busy_out", 13 0, v0x1f410c0_0;
v0x1efd700_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1efd780_0 .alias "data_bus", 447 0, v0x1f40fc0_0;
v0x1efd680_0 .var "dest", 3 0;
v0x1efd8b0_0 .alias "fu", 3 0, v0x1f011c0_0;
v0x1efd800_0 .alias "inst", 31 0, v0x1f01240_0;
v0x1efd9d0_0 .var "op", 3 0;
v0x1efd950_0 .alias "qj", 3 0, v0x1f42050_0;
v0x1efdb00_0 .alias "qk", 3 0, v0x1f420d0_0;
v0x1efda50_0 .var "reg_numj", 4 0;
v0x1efdc40_0 .var "reg_numk", 4 0;
v0x1efdb80_0 .net "reset", 0 0, L_0x1f53c00; 1 drivers
v0x1efdd90_0 .alias "reset_bus", 13 0, v0x1f421d0_0;
v0x1efdcc0_0 .var "result", 31 0;
v0x1efdef0_0 .var "valid", 0 0;
v0x1efde10_0 .alias "valid_bus", 13 0, v0x1f41040_0;
v0x1efe060_0 .alias "vj", 31 0, v0x1f02670_0;
v0x1efdf70_0 .alias "vk", 31 0, v0x1f424f0_0;
E_0x1ef8340 .event posedge, v0x1efdb80_0, v0x1dfd5d0_0;
L_0x1f535d0 .part/pv v0x1efd560_0, 2, 1, 14;
L_0x1f53750 .part/pv v0x1efdcc0_0, 64, 32, 448;
L_0x1f538d0 .part/pv v0x1efdef0_0, 2, 1, 14;
L_0x1f53a50 .part/pv v0x1efd680_0, 8, 4, 56;
L_0x1f53c00 .part v0x1f14990_0, 2, 1;
S_0x1efc810 .scope task, "checkAndGetData" "checkAndGetData" 14 158, 14 158, S_0x1ef9ec0;
 .timescale -9 -10;
v0x1efc900_0 .var "Q", 3 0;
v0x1efc9c0_0 .var "V", 31 0;
v0x1efca60_0 .var "dataBus", 479 0;
v0x1efcb00_0 .var "ok", 0 0;
v0x1efcb80_0 .var "valid", 0 0;
v0x1efcc20_0 .var "validBus", 14 0;
TD_CPU.alu_rs\x5B2\x5D.checkAndGetData ;
    %load/v 8, v0x1efc900_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_38.77, 6;
    %jmp T_38.78;
T_38.77 ;
    %load/v 8, v0x1efcc20_0, 15;
    %set/v v0x1efbe00_0, 8, 15;
    %load/v 8, v0x1efc900_0, 4;
    %set/v v0x1efbec0_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B2\x5D.readValidBus, S_0x1efbd10;
    %join;
    %load/v  8, v0x1efbf60_0, 1;
    %set/v v0x1efcb80_0, 8, 1;
    %load/v 8, v0x1efcb80_0, 1;
    %jmp/0xz  T_38.79, 8;
    %load/v 8, v0x1efca60_0, 480;
    %set/v v0x1efc0f0_0, 8, 480;
    %load/v 8, v0x1efc900_0, 4;
    %set/v v0x1efc1b0_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B2\x5D.readDataBus, S_0x1efc000;
    %join;
    %load/v  8, v0x1efc250_0, 32;
    %set/v v0x1efc9c0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1efc900_0, 8, 4;
    %jmp T_38.80;
T_38.79 ;
    %set/v v0x1efcb00_0, 0, 1;
T_38.80 ;
T_38.78 ;
    %end;
S_0x1efc2f0 .scope task, "getData" "getData" 14 121, 14 121, S_0x1ef9ec0;
 .timescale -9 -10;
v0x1efc3e0_0 .var "CDB_data_data", 479 0;
v0x1efc4a0_0 .var "CDB_data_valid", 14 0;
v0x1efc540_0 .var "Q", 3 0;
v0x1efc5e0_0 .var "V", 31 0;
v0x1efc690_0 .var "q", 3 0;
v0x1efc730_0 .var "v", 31 0;
TD_CPU.alu_rs\x5B2\x5D.getData ;
    %load/v 8, v0x1efc690_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_39.81, 6;
    %load/v 8, v0x1efc730_0, 32;
    %set/v v0x1efc5e0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1efc540_0, 8, 4;
    %jmp T_39.82;
T_39.81 ;
    %load/v 8, v0x1efc4a0_0, 15;
    %set/v v0x1efbe00_0, 8, 15;
    %load/v 8, v0x1efc690_0, 4;
    %set/v v0x1efbec0_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B2\x5D.readValidBus, S_0x1efbd10;
    %join;
    %load/v  8, v0x1efbf60_0, 1;
    %jmp/0xz  T_39.83, 8;
    %load/v 8, v0x1efc3e0_0, 480;
    %set/v v0x1efc0f0_0, 8, 480;
    %load/v 8, v0x1efc690_0, 4;
    %set/v v0x1efc1b0_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B2\x5D.readDataBus, S_0x1efc000;
    %join;
    %load/v  8, v0x1efc250_0, 32;
    %set/v v0x1efc5e0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1efc540_0, 8, 4;
    %jmp T_39.84;
T_39.83 ;
    %load/v 8, v0x1efc690_0, 4;
    %set/v v0x1efc540_0, 8, 4;
T_39.84 ;
T_39.82 ;
    %end;
S_0x1efc000 .scope function, "readDataBus" "readDataBus" 14 141, 14 141, S_0x1ef9ec0;
 .timescale -9 -10;
v0x1efc0f0_0 .var "CDB_data_data", 479 0;
v0x1efc1b0_0 .var "index", 3 0;
v0x1efc250_0 .var "readDataBus", 31 0;
TD_CPU.alu_rs\x5B2\x5D.readDataBus ;
    %load/v 8, v0x1efc0f0_0, 480;
    %load/v 488, v0x1efc1b0_0, 4;
    %movi 492, 0, 7;
    %muli 488, 32, 11;
    %ix/get 0, 488, 11;
    %shiftr/i0  8, 480;
    %set/v v0x1efc250_0, 8, 32;
    %end;
S_0x1efbd10 .scope function, "readValidBus" "readValidBus" 14 150, 14 150, S_0x1ef9ec0;
 .timescale -9 -10;
v0x1efbe00_0 .var "CDB_data_valid", 14 0;
v0x1efbec0_0 .var "index", 3 0;
v0x1efbf60_0 .var "readValidBus", 0 0;
TD_CPU.alu_rs\x5B2\x5D.readValidBus ;
    %load/v 8, v0x1efbe00_0, 15;
    %load/v 23, v0x1efbec0_0, 4;
    %ix/get 0, 23, 4;
    %shiftr/i0  8, 15;
    %set/v v0x1efbf60_0, 8, 1;
    %end;
S_0x1efbc20 .scope begin, "checkIssue" "checkIssue" 14 53, 14 53, S_0x1ef9ec0;
 .timescale -9 -10;
S_0x1efba70 .scope begin, "execute" "execute" 14 80, 14 80, S_0x1ef9ec0;
 .timescale -9 -10;
v0x1efbb60_0 .var "ok", 0 0;
S_0x1ef5ba0 .scope module, "alu_rs[3]" "ALU_RS" 2 91, 14 1, S_0x1cda100;
 .timescale -9 -10;
P_0x1ef5c98 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1ef5cc0 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1ef5ce8 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1ef5d10 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1ef5d38 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1ef5d60 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1ef5d88 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1ef5db0 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1ef5dd8 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1ef5e00 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1ef5e28 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1ef5e50 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1ef5e78 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1ef5ea0 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1ef5ec8 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1ef5ef0 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1ef5f18 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1ef5f40 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1ef5f68 .param/l "INST_J" 3 35, C4<1011>;
P_0x1ef5f90 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1ef5fb8 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1ef5fe0 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1ef6008 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1ef6030 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1ef6058 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1ef6080 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1ef60a8 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1ef60d0 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1ef60f8 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1ef6120 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1ef6148 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1ef6170 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1ef6198 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1ef61c0 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1ef61e8 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1ef6210 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1ef6238 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1ef6260 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1ef6288 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1ef62b0 .param/l "NULL" 3 63, +C4<01111>;
P_0x1ef62d8 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1ef6300 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1ef6328 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1ef6350 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1ef6378 .param/l "READY" 3 62, +C4<01111>;
P_0x1ef63a0 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1ef63c8 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1ef63f0 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1ef6418 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1ef6440 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1ef6468 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1ef6490 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1ef64b8 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
P_0x1ef64e0 .param/l "fuindex" 14 6, +C4<011>;
v0x1ef89e0_0 .alias "CDB_data_data", 479 0, v0x1f409d0_0;
v0x1ef8a80_0 .alias "CDB_data_valid", 14 0, v0x1f010c0_0;
v0x1ef8b00_0 .var "Qj", 3 0;
v0x1ef8ba0_0 .var "Qk", 3 0;
v0x1ef8c20_0 .alias "RB_index", 3 0, v0x1f01140_0;
v0x1ef8ca0_0 .alias "RB_index_bus", 55 0, v0x1f40e70_0;
v0x1ef8d60_0 .var "Vj", 31 0;
v0x1ef8e00_0 .var "Vk", 31 0;
v0x1ef8ef0_0 .net *"_s11", 0 0, v0x1ef9bd0_0; 1 drivers
v0x1ef8f90_0 .net *"_s15", 3 0, v0x1ef9360_0; 1 drivers
v0x1ef9090_0 .net *"_s3", 0 0, v0x1ef9240_0; 1 drivers
v0x1ef9130_0 .net *"_s7", 31 0, v0x1ef99a0_0; 1 drivers
v0x1ef9240_0 .var "busy", 0 0;
v0x1ef92e0_0 .alias "busy_out", 13 0, v0x1f410c0_0;
v0x1ef93e0_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1ef9460_0 .alias "data_bus", 447 0, v0x1f40fc0_0;
v0x1ef9360_0 .var "dest", 3 0;
v0x1ef9590_0 .alias "fu", 3 0, v0x1f011c0_0;
v0x1ef94e0_0 .alias "inst", 31 0, v0x1f01240_0;
v0x1ef96b0_0 .var "op", 3 0;
v0x1ef9630_0 .alias "qj", 3 0, v0x1f42050_0;
v0x1ef97e0_0 .alias "qk", 3 0, v0x1f420d0_0;
v0x1ef9730_0 .var "reg_numj", 4 0;
v0x1ef9920_0 .var "reg_numk", 4 0;
v0x1ef9860_0 .net "reset", 0 0, L_0x1f542d0; 1 drivers
v0x1ef9a70_0 .alias "reset_bus", 13 0, v0x1f421d0_0;
v0x1ef99a0_0 .var "result", 31 0;
v0x1ef9bd0_0 .var "valid", 0 0;
v0x1ef9af0_0 .alias "valid_bus", 13 0, v0x1f41040_0;
v0x1ef9d40_0 .alias "vj", 31 0, v0x1f02670_0;
v0x1ef9c50_0 .alias "vk", 31 0, v0x1f424f0_0;
E_0x1ef4020 .event posedge, v0x1ef9860_0, v0x1dfd5d0_0;
L_0x1f53cd0 .part/pv v0x1ef9240_0, 3, 1, 14;
L_0x1f53e20 .part/pv v0x1ef99a0_0, 96, 32, 448;
L_0x1f53fa0 .part/pv v0x1ef9bd0_0, 3, 1, 14;
L_0x1f54120 .part/pv v0x1ef9360_0, 12, 4, 56;
L_0x1f542d0 .part v0x1f14990_0, 3, 1;
S_0x1ef84f0 .scope task, "checkAndGetData" "checkAndGetData" 14 158, 14 158, S_0x1ef5ba0;
 .timescale -9 -10;
v0x1ef85e0_0 .var "Q", 3 0;
v0x1ef86a0_0 .var "V", 31 0;
v0x1ef8740_0 .var "dataBus", 479 0;
v0x1ef87e0_0 .var "ok", 0 0;
v0x1ef8860_0 .var "valid", 0 0;
v0x1ef8900_0 .var "validBus", 14 0;
TD_CPU.alu_rs\x5B3\x5D.checkAndGetData ;
    %load/v 8, v0x1ef85e0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_42.85, 6;
    %jmp T_42.86;
T_42.85 ;
    %load/v 8, v0x1ef8900_0, 15;
    %set/v v0x1ef7ae0_0, 8, 15;
    %load/v 8, v0x1ef85e0_0, 4;
    %set/v v0x1ef7ba0_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B3\x5D.readValidBus, S_0x1ef79f0;
    %join;
    %load/v  8, v0x1ef7c40_0, 1;
    %set/v v0x1ef8860_0, 8, 1;
    %load/v 8, v0x1ef8860_0, 1;
    %jmp/0xz  T_42.87, 8;
    %load/v 8, v0x1ef8740_0, 480;
    %set/v v0x1ef7dd0_0, 8, 480;
    %load/v 8, v0x1ef85e0_0, 4;
    %set/v v0x1ef7e90_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B3\x5D.readDataBus, S_0x1ef7ce0;
    %join;
    %load/v  8, v0x1ef7f30_0, 32;
    %set/v v0x1ef86a0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1ef85e0_0, 8, 4;
    %jmp T_42.88;
T_42.87 ;
    %set/v v0x1ef87e0_0, 0, 1;
T_42.88 ;
T_42.86 ;
    %end;
S_0x1ef7fd0 .scope task, "getData" "getData" 14 121, 14 121, S_0x1ef5ba0;
 .timescale -9 -10;
v0x1ef80c0_0 .var "CDB_data_data", 479 0;
v0x1ef8180_0 .var "CDB_data_valid", 14 0;
v0x1ef8220_0 .var "Q", 3 0;
v0x1ef82c0_0 .var "V", 31 0;
v0x1ef8370_0 .var "q", 3 0;
v0x1ef8410_0 .var "v", 31 0;
TD_CPU.alu_rs\x5B3\x5D.getData ;
    %load/v 8, v0x1ef8370_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_43.89, 6;
    %load/v 8, v0x1ef8410_0, 32;
    %set/v v0x1ef82c0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1ef8220_0, 8, 4;
    %jmp T_43.90;
T_43.89 ;
    %load/v 8, v0x1ef8180_0, 15;
    %set/v v0x1ef7ae0_0, 8, 15;
    %load/v 8, v0x1ef8370_0, 4;
    %set/v v0x1ef7ba0_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B3\x5D.readValidBus, S_0x1ef79f0;
    %join;
    %load/v  8, v0x1ef7c40_0, 1;
    %jmp/0xz  T_43.91, 8;
    %load/v 8, v0x1ef80c0_0, 480;
    %set/v v0x1ef7dd0_0, 8, 480;
    %load/v 8, v0x1ef8370_0, 4;
    %set/v v0x1ef7e90_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B3\x5D.readDataBus, S_0x1ef7ce0;
    %join;
    %load/v  8, v0x1ef7f30_0, 32;
    %set/v v0x1ef82c0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1ef8220_0, 8, 4;
    %jmp T_43.92;
T_43.91 ;
    %load/v 8, v0x1ef8370_0, 4;
    %set/v v0x1ef8220_0, 8, 4;
T_43.92 ;
T_43.90 ;
    %end;
S_0x1ef7ce0 .scope function, "readDataBus" "readDataBus" 14 141, 14 141, S_0x1ef5ba0;
 .timescale -9 -10;
v0x1ef7dd0_0 .var "CDB_data_data", 479 0;
v0x1ef7e90_0 .var "index", 3 0;
v0x1ef7f30_0 .var "readDataBus", 31 0;
TD_CPU.alu_rs\x5B3\x5D.readDataBus ;
    %load/v 8, v0x1ef7dd0_0, 480;
    %load/v 488, v0x1ef7e90_0, 4;
    %movi 492, 0, 7;
    %muli 488, 32, 11;
    %ix/get 0, 488, 11;
    %shiftr/i0  8, 480;
    %set/v v0x1ef7f30_0, 8, 32;
    %end;
S_0x1ef79f0 .scope function, "readValidBus" "readValidBus" 14 150, 14 150, S_0x1ef5ba0;
 .timescale -9 -10;
v0x1ef7ae0_0 .var "CDB_data_valid", 14 0;
v0x1ef7ba0_0 .var "index", 3 0;
v0x1ef7c40_0 .var "readValidBus", 0 0;
TD_CPU.alu_rs\x5B3\x5D.readValidBus ;
    %load/v 8, v0x1ef7ae0_0, 15;
    %load/v 23, v0x1ef7ba0_0, 4;
    %ix/get 0, 23, 4;
    %shiftr/i0  8, 15;
    %set/v v0x1ef7c40_0, 8, 1;
    %end;
S_0x1ef7900 .scope begin, "checkIssue" "checkIssue" 14 53, 14 53, S_0x1ef5ba0;
 .timescale -9 -10;
S_0x1ef7750 .scope begin, "execute" "execute" 14 80, 14 80, S_0x1ef5ba0;
 .timescale -9 -10;
v0x1ef7840_0 .var "ok", 0 0;
S_0x1ef1ce0 .scope module, "alu_rs[4]" "ALU_RS" 2 91, 14 1, S_0x1cda100;
 .timescale -9 -10;
P_0x1ef1dd8 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1ef1e00 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1ef1e28 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1ef1e50 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1ef1e78 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1ef1ea0 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1ef1ec8 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1ef1ef0 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1ef1f18 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1ef1f40 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1ef1f68 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1ef1f90 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1ef1fb8 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1ef1fe0 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1ef2008 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1ef2030 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1ef2058 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1ef2080 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1ef20a8 .param/l "INST_J" 3 35, C4<1011>;
P_0x1ef20d0 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1ef20f8 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1ef2120 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1ef2148 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1ef2170 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1ef2198 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1ef21c0 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1ef21e8 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1ef2210 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1ef2238 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1ef2260 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1ef2288 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1ef22b0 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1ef22d8 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1ef2300 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1ef2328 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1ef2350 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1ef2378 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1ef23a0 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1ef23c8 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1ef23f0 .param/l "NULL" 3 63, +C4<01111>;
P_0x1ef2418 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1ef2440 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1ef2468 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1ef2490 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1ef24b8 .param/l "READY" 3 62, +C4<01111>;
P_0x1ef24e0 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1ef2508 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1ef2530 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1ef2558 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1ef2580 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1ef25a8 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1ef25d0 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1ef25f8 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
P_0x1ef2620 .param/l "fuindex" 14 6, +C4<0100>;
v0x1ef46c0_0 .alias "CDB_data_data", 479 0, v0x1f409d0_0;
v0x1ef4760_0 .alias "CDB_data_valid", 14 0, v0x1f010c0_0;
v0x1ef47e0_0 .var "Qj", 3 0;
v0x1ef4880_0 .var "Qk", 3 0;
v0x1ef4900_0 .alias "RB_index", 3 0, v0x1f01140_0;
v0x1ef4980_0 .alias "RB_index_bus", 55 0, v0x1f40e70_0;
v0x1ef4a40_0 .var "Vj", 31 0;
v0x1ef4ae0_0 .var "Vk", 31 0;
v0x1ef4bd0_0 .net *"_s11", 0 0, v0x1ef58b0_0; 1 drivers
v0x1ef4c70_0 .net *"_s15", 3 0, v0x1ef5040_0; 1 drivers
v0x1ef4d70_0 .net *"_s3", 0 0, v0x1ef4f20_0; 1 drivers
v0x1ef4e10_0 .net *"_s7", 31 0, v0x1ef5680_0; 1 drivers
v0x1ef4f20_0 .var "busy", 0 0;
v0x1ef4fc0_0 .alias "busy_out", 13 0, v0x1f410c0_0;
v0x1ef50c0_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1ef5140_0 .alias "data_bus", 447 0, v0x1f40fc0_0;
v0x1ef5040_0 .var "dest", 3 0;
v0x1ef5270_0 .alias "fu", 3 0, v0x1f011c0_0;
v0x1ef51c0_0 .alias "inst", 31 0, v0x1f01240_0;
v0x1ef5390_0 .var "op", 3 0;
v0x1ef5310_0 .alias "qj", 3 0, v0x1f42050_0;
v0x1ef54c0_0 .alias "qk", 3 0, v0x1f420d0_0;
v0x1ef5410_0 .var "reg_numj", 4 0;
v0x1ef5600_0 .var "reg_numk", 4 0;
v0x1ef5540_0 .net "reset", 0 0, L_0x1f549a0; 1 drivers
v0x1ef5750_0 .alias "reset_bus", 13 0, v0x1f421d0_0;
v0x1ef5680_0 .var "result", 31 0;
v0x1ef58b0_0 .var "valid", 0 0;
v0x1ef57d0_0 .alias "valid_bus", 13 0, v0x1f41040_0;
v0x1ef5a20_0 .alias "vj", 31 0, v0x1f02670_0;
v0x1ef5930_0 .alias "vk", 31 0, v0x1f424f0_0;
E_0x1ee7720 .event posedge, v0x1ef5540_0, v0x1dfd5d0_0;
L_0x1f543a0 .part/pv v0x1ef4f20_0, 4, 1, 14;
L_0x1f544f0 .part/pv v0x1ef5680_0, 128, 32, 448;
L_0x1f54670 .part/pv v0x1ef58b0_0, 4, 1, 14;
L_0x1f547f0 .part/pv v0x1ef5040_0, 16, 4, 56;
L_0x1f549a0 .part v0x1f14990_0, 4, 1;
S_0x1ef41d0 .scope task, "checkAndGetData" "checkAndGetData" 14 158, 14 158, S_0x1ef1ce0;
 .timescale -9 -10;
v0x1ef42c0_0 .var "Q", 3 0;
v0x1ef4380_0 .var "V", 31 0;
v0x1ef4420_0 .var "dataBus", 479 0;
v0x1ef44c0_0 .var "ok", 0 0;
v0x1ef4540_0 .var "valid", 0 0;
v0x1ef45e0_0 .var "validBus", 14 0;
TD_CPU.alu_rs\x5B4\x5D.checkAndGetData ;
    %load/v 8, v0x1ef42c0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_46.93, 6;
    %jmp T_46.94;
T_46.93 ;
    %load/v 8, v0x1ef45e0_0, 15;
    %set/v v0x1ef37c0_0, 8, 15;
    %load/v 8, v0x1ef42c0_0, 4;
    %set/v v0x1ef3880_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B4\x5D.readValidBus, S_0x1ef36d0;
    %join;
    %load/v  8, v0x1ef3920_0, 1;
    %set/v v0x1ef4540_0, 8, 1;
    %load/v 8, v0x1ef4540_0, 1;
    %jmp/0xz  T_46.95, 8;
    %load/v 8, v0x1ef4420_0, 480;
    %set/v v0x1ef3ab0_0, 8, 480;
    %load/v 8, v0x1ef42c0_0, 4;
    %set/v v0x1ef3b70_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B4\x5D.readDataBus, S_0x1ef39c0;
    %join;
    %load/v  8, v0x1ef3c10_0, 32;
    %set/v v0x1ef4380_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1ef42c0_0, 8, 4;
    %jmp T_46.96;
T_46.95 ;
    %set/v v0x1ef44c0_0, 0, 1;
T_46.96 ;
T_46.94 ;
    %end;
S_0x1ef3cb0 .scope task, "getData" "getData" 14 121, 14 121, S_0x1ef1ce0;
 .timescale -9 -10;
v0x1ef3da0_0 .var "CDB_data_data", 479 0;
v0x1ef3e60_0 .var "CDB_data_valid", 14 0;
v0x1ef3f00_0 .var "Q", 3 0;
v0x1ef3fa0_0 .var "V", 31 0;
v0x1ef4050_0 .var "q", 3 0;
v0x1ef40f0_0 .var "v", 31 0;
TD_CPU.alu_rs\x5B4\x5D.getData ;
    %load/v 8, v0x1ef4050_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_47.97, 6;
    %load/v 8, v0x1ef40f0_0, 32;
    %set/v v0x1ef3fa0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1ef3f00_0, 8, 4;
    %jmp T_47.98;
T_47.97 ;
    %load/v 8, v0x1ef3e60_0, 15;
    %set/v v0x1ef37c0_0, 8, 15;
    %load/v 8, v0x1ef4050_0, 4;
    %set/v v0x1ef3880_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B4\x5D.readValidBus, S_0x1ef36d0;
    %join;
    %load/v  8, v0x1ef3920_0, 1;
    %jmp/0xz  T_47.99, 8;
    %load/v 8, v0x1ef3da0_0, 480;
    %set/v v0x1ef3ab0_0, 8, 480;
    %load/v 8, v0x1ef4050_0, 4;
    %set/v v0x1ef3b70_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B4\x5D.readDataBus, S_0x1ef39c0;
    %join;
    %load/v  8, v0x1ef3c10_0, 32;
    %set/v v0x1ef3fa0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1ef3f00_0, 8, 4;
    %jmp T_47.100;
T_47.99 ;
    %load/v 8, v0x1ef4050_0, 4;
    %set/v v0x1ef3f00_0, 8, 4;
T_47.100 ;
T_47.98 ;
    %end;
S_0x1ef39c0 .scope function, "readDataBus" "readDataBus" 14 141, 14 141, S_0x1ef1ce0;
 .timescale -9 -10;
v0x1ef3ab0_0 .var "CDB_data_data", 479 0;
v0x1ef3b70_0 .var "index", 3 0;
v0x1ef3c10_0 .var "readDataBus", 31 0;
TD_CPU.alu_rs\x5B4\x5D.readDataBus ;
    %load/v 8, v0x1ef3ab0_0, 480;
    %load/v 488, v0x1ef3b70_0, 4;
    %movi 492, 0, 7;
    %muli 488, 32, 11;
    %ix/get 0, 488, 11;
    %shiftr/i0  8, 480;
    %set/v v0x1ef3c10_0, 8, 32;
    %end;
S_0x1ef36d0 .scope function, "readValidBus" "readValidBus" 14 150, 14 150, S_0x1ef1ce0;
 .timescale -9 -10;
v0x1ef37c0_0 .var "CDB_data_valid", 14 0;
v0x1ef3880_0 .var "index", 3 0;
v0x1ef3920_0 .var "readValidBus", 0 0;
TD_CPU.alu_rs\x5B4\x5D.readValidBus ;
    %load/v 8, v0x1ef37c0_0, 15;
    %load/v 23, v0x1ef3880_0, 4;
    %ix/get 0, 23, 4;
    %shiftr/i0  8, 15;
    %set/v v0x1ef3920_0, 8, 1;
    %end;
S_0x1ef35e0 .scope begin, "checkIssue" "checkIssue" 14 53, 14 53, S_0x1ef1ce0;
 .timescale -9 -10;
S_0x1ef3430 .scope begin, "execute" "execute" 14 80, 14 80, S_0x1ef1ce0;
 .timescale -9 -10;
v0x1ef3520_0 .var "ok", 0 0;
S_0x1eed0f0 .scope module, "alu_rs[5]" "ALU_RS" 2 91, 14 1, S_0x1cda100;
 .timescale -9 -10;
P_0x1eed1e8 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1eed210 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1eed238 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1eed260 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1eed288 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1eed2b0 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1eed2d8 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1eed300 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1eed328 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1eed350 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1eed378 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1eed3a0 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1eed3c8 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1eed3f0 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1eed418 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1eed440 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1eed468 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1eed490 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1eed4b8 .param/l "INST_J" 3 35, C4<1011>;
P_0x1eed4e0 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1eed508 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1eed530 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1eed558 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1eed580 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1eed5a8 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1eed5d0 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1eed5f8 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1eed620 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1eed648 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1eed670 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1eed698 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1eed6c0 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1eed6e8 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1eed710 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1eed738 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1eed760 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1eed788 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1eed7b0 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1eed7d8 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1eed800 .param/l "NULL" 3 63, +C4<01111>;
P_0x1eed828 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1eed850 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1eed878 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1eed8a0 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1eed8c8 .param/l "READY" 3 62, +C4<01111>;
P_0x1eed8f0 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1eed918 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1eed940 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1eed968 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1eed990 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1eed9b8 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1eed9e0 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1eeda08 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
P_0x1eeda30 .param/l "fuindex" 14 6, +C4<0101>;
v0x1eeff10_0 .alias "CDB_data_data", 479 0, v0x1f409d0_0;
v0x1ef0040_0 .alias "CDB_data_valid", 14 0, v0x1f010c0_0;
v0x1ef0150_0 .var "Qj", 3 0;
v0x1ef01f0_0 .var "Qk", 3 0;
v0x1ef0270_0 .alias "RB_index", 3 0, v0x1f01140_0;
v0x1ef0380_0 .alias "RB_index_bus", 55 0, v0x1f40e70_0;
v0x1ef04d0_0 .var "Vj", 31 0;
v0x1ef0570_0 .var "Vk", 31 0;
v0x1ef0610_0 .net *"_s11", 0 0, v0x1ef1850_0; 1 drivers
v0x1ef06b0_0 .net *"_s15", 3 0, v0x1ef0a80_0; 1 drivers
v0x1ef07b0_0 .net *"_s3", 0 0, v0x1ef0960_0; 1 drivers
v0x1ef0850_0 .net *"_s7", 31 0, v0x1ef17d0_0; 1 drivers
v0x1ef0960_0 .var "busy", 0 0;
v0x1ef0a00_0 .alias "busy_out", 13 0, v0x1f410c0_0;
v0x1ef0b90_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1ef0ca0_0 .alias "data_bus", 447 0, v0x1f40fc0_0;
v0x1ef0a80_0 .var "dest", 3 0;
v0x1ef0e60_0 .alias "fu", 3 0, v0x1f011c0_0;
v0x1ef0f80_0 .alias "inst", 31 0, v0x1f01240_0;
v0x1ef1090_0 .var "op", 3 0;
v0x1ef0f00_0 .alias "qj", 3 0, v0x1f42050_0;
v0x1ef1250_0 .alias "qk", 3 0, v0x1f420d0_0;
v0x1ef1390_0 .var "reg_numj", 4 0;
v0x1ef14a0_0 .var "reg_numk", 4 0;
v0x1ef15f0_0 .net "reset", 0 0, L_0x1f55070; 1 drivers
v0x1ef1670_0 .alias "reset_bus", 13 0, v0x1f421d0_0;
v0x1ef17d0_0 .var "result", 31 0;
v0x1ef1850_0 .var "valid", 0 0;
v0x1ef16f0_0 .alias "valid_bus", 13 0, v0x1f41040_0;
v0x1ef1a50_0 .alias "vj", 31 0, v0x1f02670_0;
v0x1ef1bd0_0 .alias "vk", 31 0, v0x1f424f0_0;
E_0x1ee6fc0 .event posedge, v0x1ef15f0_0, v0x1dfd5d0_0;
L_0x1f54a70 .part/pv v0x1ef0960_0, 5, 1, 14;
L_0x1f54bc0 .part/pv v0x1ef17d0_0, 160, 32, 448;
L_0x1f54d40 .part/pv v0x1ef1850_0, 5, 1, 14;
L_0x1f54e90 .part/pv v0x1ef0a80_0, 20, 4, 56;
L_0x1f55070 .part v0x1f14990_0, 5, 1;
S_0x1eefa20 .scope task, "checkAndGetData" "checkAndGetData" 14 158, 14 158, S_0x1eed0f0;
 .timescale -9 -10;
v0x1eefb10_0 .var "Q", 3 0;
v0x1eefbd0_0 .var "V", 31 0;
v0x1eefc70_0 .var "dataBus", 479 0;
v0x1eefd10_0 .var "ok", 0 0;
v0x1eefd90_0 .var "valid", 0 0;
v0x1eefe30_0 .var "validBus", 14 0;
TD_CPU.alu_rs\x5B5\x5D.checkAndGetData ;
    %load/v 8, v0x1eefb10_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_50.101, 6;
    %jmp T_50.102;
T_50.101 ;
    %load/v 8, v0x1eefe30_0, 15;
    %set/v v0x1eef010_0, 8, 15;
    %load/v 8, v0x1eefb10_0, 4;
    %set/v v0x1eef0d0_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B5\x5D.readValidBus, S_0x1eeef20;
    %join;
    %load/v  8, v0x1eef170_0, 1;
    %set/v v0x1eefd90_0, 8, 1;
    %load/v 8, v0x1eefd90_0, 1;
    %jmp/0xz  T_50.103, 8;
    %load/v 8, v0x1eefc70_0, 480;
    %set/v v0x1eef300_0, 8, 480;
    %load/v 8, v0x1eefb10_0, 4;
    %set/v v0x1eef3c0_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B5\x5D.readDataBus, S_0x1eef210;
    %join;
    %load/v  8, v0x1eef460_0, 32;
    %set/v v0x1eefbd0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1eefb10_0, 8, 4;
    %jmp T_50.104;
T_50.103 ;
    %set/v v0x1eefd10_0, 0, 1;
T_50.104 ;
T_50.102 ;
    %end;
S_0x1eef500 .scope task, "getData" "getData" 14 121, 14 121, S_0x1eed0f0;
 .timescale -9 -10;
v0x1eef5f0_0 .var "CDB_data_data", 479 0;
v0x1eef6b0_0 .var "CDB_data_valid", 14 0;
v0x1eef750_0 .var "Q", 3 0;
v0x1eef7f0_0 .var "V", 31 0;
v0x1eef8a0_0 .var "q", 3 0;
v0x1eef940_0 .var "v", 31 0;
TD_CPU.alu_rs\x5B5\x5D.getData ;
    %load/v 8, v0x1eef8a0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_51.105, 6;
    %load/v 8, v0x1eef940_0, 32;
    %set/v v0x1eef7f0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1eef750_0, 8, 4;
    %jmp T_51.106;
T_51.105 ;
    %load/v 8, v0x1eef6b0_0, 15;
    %set/v v0x1eef010_0, 8, 15;
    %load/v 8, v0x1eef8a0_0, 4;
    %set/v v0x1eef0d0_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B5\x5D.readValidBus, S_0x1eeef20;
    %join;
    %load/v  8, v0x1eef170_0, 1;
    %jmp/0xz  T_51.107, 8;
    %load/v 8, v0x1eef5f0_0, 480;
    %set/v v0x1eef300_0, 8, 480;
    %load/v 8, v0x1eef8a0_0, 4;
    %set/v v0x1eef3c0_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B5\x5D.readDataBus, S_0x1eef210;
    %join;
    %load/v  8, v0x1eef460_0, 32;
    %set/v v0x1eef7f0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1eef750_0, 8, 4;
    %jmp T_51.108;
T_51.107 ;
    %load/v 8, v0x1eef8a0_0, 4;
    %set/v v0x1eef750_0, 8, 4;
T_51.108 ;
T_51.106 ;
    %end;
S_0x1eef210 .scope function, "readDataBus" "readDataBus" 14 141, 14 141, S_0x1eed0f0;
 .timescale -9 -10;
v0x1eef300_0 .var "CDB_data_data", 479 0;
v0x1eef3c0_0 .var "index", 3 0;
v0x1eef460_0 .var "readDataBus", 31 0;
TD_CPU.alu_rs\x5B5\x5D.readDataBus ;
    %load/v 8, v0x1eef300_0, 480;
    %load/v 488, v0x1eef3c0_0, 4;
    %movi 492, 0, 7;
    %muli 488, 32, 11;
    %ix/get 0, 488, 11;
    %shiftr/i0  8, 480;
    %set/v v0x1eef460_0, 8, 32;
    %end;
S_0x1eeef20 .scope function, "readValidBus" "readValidBus" 14 150, 14 150, S_0x1eed0f0;
 .timescale -9 -10;
v0x1eef010_0 .var "CDB_data_valid", 14 0;
v0x1eef0d0_0 .var "index", 3 0;
v0x1eef170_0 .var "readValidBus", 0 0;
TD_CPU.alu_rs\x5B5\x5D.readValidBus ;
    %load/v 8, v0x1eef010_0, 15;
    %load/v 23, v0x1eef0d0_0, 4;
    %ix/get 0, 23, 4;
    %shiftr/i0  8, 15;
    %set/v v0x1eef170_0, 8, 1;
    %end;
S_0x1eeee30 .scope begin, "checkIssue" "checkIssue" 14 53, 14 53, S_0x1eed0f0;
 .timescale -9 -10;
S_0x1eeec80 .scope begin, "execute" "execute" 14 80, 14 80, S_0x1eed0f0;
 .timescale -9 -10;
v0x1eeed70_0 .var "ok", 0 0;
S_0x1ee8f40 .scope module, "alu_rs[6]" "ALU_RS" 2 91, 14 1, S_0x1cda100;
 .timescale -9 -10;
P_0x1ee9038 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1ee9060 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1ee9088 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1ee90b0 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1ee90d8 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1ee9100 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1ee9128 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1ee9150 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1ee9178 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1ee91a0 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1ee91c8 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1ee91f0 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1ee9218 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1ee9240 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1ee9268 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1ee9290 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1ee92b8 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1ee92e0 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1ee9308 .param/l "INST_J" 3 35, C4<1011>;
P_0x1ee9330 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1ee9358 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1ee9380 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1ee93a8 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1ee93d0 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1ee93f8 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1ee9420 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1ee9448 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1ee9470 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1ee9498 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1ee94c0 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1ee94e8 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1ee9510 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1ee9538 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1ee9560 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1ee9588 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1ee95b0 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1ee95d8 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1ee9600 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1ee9628 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1ee9650 .param/l "NULL" 3 63, +C4<01111>;
P_0x1ee9678 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1ee96a0 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1ee96c8 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1ee96f0 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1ee9718 .param/l "READY" 3 62, +C4<01111>;
P_0x1ee9740 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1ee9768 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1ee9790 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1ee97b8 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1ee97e0 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1ee9808 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1ee9830 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1ee9858 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
P_0x1ee9880 .param/l "fuindex" 14 6, +C4<0110>;
v0x1eebc10_0 .alias "CDB_data_data", 479 0, v0x1f409d0_0;
v0x1eebcb0_0 .alias "CDB_data_valid", 14 0, v0x1f010c0_0;
v0x1eebd30_0 .var "Qj", 3 0;
v0x1eebdd0_0 .var "Qk", 3 0;
v0x1eebe50_0 .alias "RB_index", 3 0, v0x1f01140_0;
v0x1eebed0_0 .alias "RB_index_bus", 55 0, v0x1f40e70_0;
v0x1eebf90_0 .var "Vj", 31 0;
v0x1eec030_0 .var "Vk", 31 0;
v0x1eec120_0 .net *"_s11", 0 0, v0x1eece00_0; 1 drivers
v0x1eec1c0_0 .net *"_s15", 3 0, v0x1eec590_0; 1 drivers
v0x1eec2c0_0 .net *"_s3", 0 0, v0x1eec470_0; 1 drivers
v0x1eec360_0 .net *"_s7", 31 0, v0x1eecbd0_0; 1 drivers
v0x1eec470_0 .var "busy", 0 0;
v0x1eec510_0 .alias "busy_out", 13 0, v0x1f410c0_0;
v0x1eec610_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1eec690_0 .alias "data_bus", 447 0, v0x1f40fc0_0;
v0x1eec590_0 .var "dest", 3 0;
v0x1eec7c0_0 .alias "fu", 3 0, v0x1f011c0_0;
v0x1eec710_0 .alias "inst", 31 0, v0x1f01240_0;
v0x1eec8e0_0 .var "op", 3 0;
v0x1eec860_0 .alias "qj", 3 0, v0x1f42050_0;
v0x1eeca10_0 .alias "qk", 3 0, v0x1f420d0_0;
v0x1eec960_0 .var "reg_numj", 4 0;
v0x1eecb50_0 .var "reg_numk", 4 0;
v0x1eeca90_0 .net "reset", 0 0, L_0x1f55770; 1 drivers
v0x1eecca0_0 .alias "reset_bus", 13 0, v0x1f421d0_0;
v0x1eecbd0_0 .var "result", 31 0;
v0x1eece00_0 .var "valid", 0 0;
v0x1eecd20_0 .alias "valid_bus", 13 0, v0x1f41040_0;
v0x1eecf70_0 .alias "vj", 31 0, v0x1f02670_0;
v0x1eece80_0 .alias "vk", 31 0, v0x1f424f0_0;
E_0x1ee3910 .event posedge, v0x1eeca90_0, v0x1dfd5d0_0;
L_0x1f55140 .part/pv v0x1eec470_0, 6, 1, 14;
L_0x1f552c0 .part/pv v0x1eecbd0_0, 192, 32, 448;
L_0x1f55440 .part/pv v0x1eece00_0, 6, 1, 14;
L_0x1f555c0 .part/pv v0x1eec590_0, 24, 4, 56;
L_0x1f55770 .part v0x1f14990_0, 6, 1;
S_0x1eeb720 .scope task, "checkAndGetData" "checkAndGetData" 14 158, 14 158, S_0x1ee8f40;
 .timescale -9 -10;
v0x1eeb810_0 .var "Q", 3 0;
v0x1eeb8d0_0 .var "V", 31 0;
v0x1eeb970_0 .var "dataBus", 479 0;
v0x1eeba10_0 .var "ok", 0 0;
v0x1eeba90_0 .var "valid", 0 0;
v0x1eebb30_0 .var "validBus", 14 0;
TD_CPU.alu_rs\x5B6\x5D.checkAndGetData ;
    %load/v 8, v0x1eeb810_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_54.109, 6;
    %jmp T_54.110;
T_54.109 ;
    %load/v 8, v0x1eebb30_0, 15;
    %set/v v0x1eead40_0, 8, 15;
    %load/v 8, v0x1eeb810_0, 4;
    %set/v v0x1eeae00_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B6\x5D.readValidBus, S_0x1eeac50;
    %join;
    %load/v  8, v0x1eeaea0_0, 1;
    %set/v v0x1eeba90_0, 8, 1;
    %load/v 8, v0x1eeba90_0, 1;
    %jmp/0xz  T_54.111, 8;
    %load/v 8, v0x1eeb970_0, 480;
    %set/v v0x1eeb030_0, 8, 480;
    %load/v 8, v0x1eeb810_0, 4;
    %set/v v0x1eeb0f0_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B6\x5D.readDataBus, S_0x1eeaf40;
    %join;
    %load/v  8, v0x1eeb190_0, 32;
    %set/v v0x1eeb8d0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1eeb810_0, 8, 4;
    %jmp T_54.112;
T_54.111 ;
    %set/v v0x1eeba10_0, 0, 1;
T_54.112 ;
T_54.110 ;
    %end;
S_0x1eeb230 .scope task, "getData" "getData" 14 121, 14 121, S_0x1ee8f40;
 .timescale -9 -10;
v0x1eeb320_0 .var "CDB_data_data", 479 0;
v0x1eeb3e0_0 .var "CDB_data_valid", 14 0;
v0x1eeb480_0 .var "Q", 3 0;
v0x1eeb520_0 .var "V", 31 0;
v0x1eeb5a0_0 .var "q", 3 0;
v0x1eeb640_0 .var "v", 31 0;
TD_CPU.alu_rs\x5B6\x5D.getData ;
    %load/v 8, v0x1eeb5a0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_55.113, 6;
    %load/v 8, v0x1eeb640_0, 32;
    %set/v v0x1eeb520_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1eeb480_0, 8, 4;
    %jmp T_55.114;
T_55.113 ;
    %load/v 8, v0x1eeb3e0_0, 15;
    %set/v v0x1eead40_0, 8, 15;
    %load/v 8, v0x1eeb5a0_0, 4;
    %set/v v0x1eeae00_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B6\x5D.readValidBus, S_0x1eeac50;
    %join;
    %load/v  8, v0x1eeaea0_0, 1;
    %jmp/0xz  T_55.115, 8;
    %load/v 8, v0x1eeb320_0, 480;
    %set/v v0x1eeb030_0, 8, 480;
    %load/v 8, v0x1eeb5a0_0, 4;
    %set/v v0x1eeb0f0_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B6\x5D.readDataBus, S_0x1eeaf40;
    %join;
    %load/v  8, v0x1eeb190_0, 32;
    %set/v v0x1eeb520_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1eeb480_0, 8, 4;
    %jmp T_55.116;
T_55.115 ;
    %load/v 8, v0x1eeb5a0_0, 4;
    %set/v v0x1eeb480_0, 8, 4;
T_55.116 ;
T_55.114 ;
    %end;
S_0x1eeaf40 .scope function, "readDataBus" "readDataBus" 14 141, 14 141, S_0x1ee8f40;
 .timescale -9 -10;
v0x1eeb030_0 .var "CDB_data_data", 479 0;
v0x1eeb0f0_0 .var "index", 3 0;
v0x1eeb190_0 .var "readDataBus", 31 0;
TD_CPU.alu_rs\x5B6\x5D.readDataBus ;
    %load/v 8, v0x1eeb030_0, 480;
    %load/v 488, v0x1eeb0f0_0, 4;
    %movi 492, 0, 7;
    %muli 488, 32, 11;
    %ix/get 0, 488, 11;
    %shiftr/i0  8, 480;
    %set/v v0x1eeb190_0, 8, 32;
    %end;
S_0x1eeac50 .scope function, "readValidBus" "readValidBus" 14 150, 14 150, S_0x1ee8f40;
 .timescale -9 -10;
v0x1eead40_0 .var "CDB_data_valid", 14 0;
v0x1eeae00_0 .var "index", 3 0;
v0x1eeaea0_0 .var "readValidBus", 0 0;
TD_CPU.alu_rs\x5B6\x5D.readValidBus ;
    %load/v 8, v0x1eead40_0, 15;
    %load/v 23, v0x1eeae00_0, 4;
    %ix/get 0, 23, 4;
    %shiftr/i0  8, 15;
    %set/v v0x1eeaea0_0, 8, 1;
    %end;
S_0x1eeab60 .scope begin, "checkIssue" "checkIssue" 14 53, 14 53, S_0x1ee8f40;
 .timescale -9 -10;
S_0x1eea9b0 .scope begin, "execute" "execute" 14 80, 14 80, S_0x1ee8f40;
 .timescale -9 -10;
v0x1eeaaa0_0 .var "ok", 0 0;
S_0x1ee48d0 .scope module, "alu_rs[7]" "ALU_RS" 2 91, 14 1, S_0x1cda100;
 .timescale -9 -10;
P_0x1ee49c8 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1ee49f0 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1ee4a18 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1ee4a40 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1ee4a68 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1ee4a90 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1ee4ab8 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1ee4ae0 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1ee4b08 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1ee4b30 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1ee4b58 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1ee4b80 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1ee4ba8 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1ee4bd0 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1ee4bf8 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1ee4c20 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1ee4c48 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1ee4c70 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1ee4c98 .param/l "INST_J" 3 35, C4<1011>;
P_0x1ee4cc0 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1ee4ce8 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1ee4d10 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1ee4d38 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1ee4d60 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1ee4d88 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1ee4db0 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1ee4dd8 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1ee4e00 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1ee4e28 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1ee4e50 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1ee4e78 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1ee4ea0 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1ee4ec8 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1ee4ef0 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1ee4f18 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1ee4f40 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1ee4f68 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1ee4f90 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1ee4fb8 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1ee4fe0 .param/l "NULL" 3 63, +C4<01111>;
P_0x1ee5008 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1ee5030 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1ee5058 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1ee5080 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1ee50a8 .param/l "READY" 3 62, +C4<01111>;
P_0x1ee50d0 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1ee50f8 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1ee5120 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1ee5148 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1ee5170 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1ee5198 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1ee51c0 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1ee51e8 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
P_0x1ee5210 .param/l "fuindex" 14 6, +C4<0111>;
v0x1ee7660_0 .alias "CDB_data_data", 479 0, v0x1f409d0_0;
v0x1ee7750_0 .alias "CDB_data_valid", 14 0, v0x1f010c0_0;
v0x1ee7820_0 .var "Qj", 3 0;
v0x1ee78c0_0 .var "Qk", 3 0;
v0x1ee7940_0 .alias "RB_index", 3 0, v0x1f01140_0;
v0x1ee7a10_0 .alias "RB_index_bus", 55 0, v0x1f40e70_0;
v0x1ee7b20_0 .var "Vj", 31 0;
v0x1ee7bc0_0 .var "Vk", 31 0;
v0x1ee7cb0_0 .net *"_s11", 0 0, v0x1ee8c50_0; 1 drivers
v0x1ee7d50_0 .net *"_s15", 3 0, v0x1ee8120_0; 1 drivers
v0x1ee7e50_0 .net *"_s3", 0 0, v0x1ee8000_0; 1 drivers
v0x1ee7ef0_0 .net *"_s7", 31 0, v0x1ee89a0_0; 1 drivers
v0x1ee8000_0 .var "busy", 0 0;
v0x1ee80a0_0 .alias "busy_out", 13 0, v0x1f410c0_0;
v0x1ee81a0_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1ee8270_0 .alias "data_bus", 447 0, v0x1f40fc0_0;
v0x1ee8120_0 .var "dest", 3 0;
v0x1ee83f0_0 .alias "fu", 3 0, v0x1f011c0_0;
v0x1ee8510_0 .alias "inst", 31 0, v0x1f01240_0;
v0x1ee85e0_0 .var "op", 3 0;
v0x1ee8470_0 .alias "qj", 3 0, v0x1f42050_0;
v0x1ee8760_0 .alias "qk", 3 0, v0x1f420d0_0;
v0x1ee88a0_0 .var "reg_numj", 4 0;
v0x1ee8920_0 .var "reg_numk", 4 0;
v0x1ee8a70_0 .net "reset", 0 0, L_0x1f55e70; 1 drivers
v0x1ee8af0_0 .alias "reset_bus", 13 0, v0x1f421d0_0;
v0x1ee89a0_0 .var "result", 31 0;
v0x1ee8c50_0 .var "valid", 0 0;
v0x1ee8b70_0 .alias "valid_bus", 13 0, v0x1f41040_0;
v0x1ee8dc0_0 .alias "vj", 31 0, v0x1f02670_0;
v0x1ee8cd0_0 .alias "vk", 31 0, v0x1f424f0_0;
E_0x1ee5400 .event posedge, v0x1ee8a70_0, v0x1dfd5d0_0;
L_0x1f55840 .part/pv v0x1ee8000_0, 7, 1, 14;
L_0x1f55990 .part/pv v0x1ee89a0_0, 224, 32, 448;
L_0x1f55b10 .part/pv v0x1ee8c50_0, 7, 1, 14;
L_0x1f55c90 .part/pv v0x1ee8120_0, 28, 4, 56;
L_0x1f55e70 .part v0x1f14990_0, 7, 1;
S_0x1ee7170 .scope task, "checkAndGetData" "checkAndGetData" 14 158, 14 158, S_0x1ee48d0;
 .timescale -9 -10;
v0x1ee7260_0 .var "Q", 3 0;
v0x1ee7320_0 .var "V", 31 0;
v0x1ee73c0_0 .var "dataBus", 479 0;
v0x1ee7460_0 .var "ok", 0 0;
v0x1ee74e0_0 .var "valid", 0 0;
v0x1ee7580_0 .var "validBus", 14 0;
TD_CPU.alu_rs\x5B7\x5D.checkAndGetData ;
    %load/v 8, v0x1ee7260_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_58.117, 6;
    %jmp T_58.118;
T_58.117 ;
    %load/v 8, v0x1ee7580_0, 15;
    %set/v v0x1ee6760_0, 8, 15;
    %load/v 8, v0x1ee7260_0, 4;
    %set/v v0x1ee6820_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B7\x5D.readValidBus, S_0x1ee6670;
    %join;
    %load/v  8, v0x1ee68c0_0, 1;
    %set/v v0x1ee74e0_0, 8, 1;
    %load/v 8, v0x1ee74e0_0, 1;
    %jmp/0xz  T_58.119, 8;
    %load/v 8, v0x1ee73c0_0, 480;
    %set/v v0x1ee6a50_0, 8, 480;
    %load/v 8, v0x1ee7260_0, 4;
    %set/v v0x1ee6b10_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B7\x5D.readDataBus, S_0x1ee6960;
    %join;
    %load/v  8, v0x1ee6bb0_0, 32;
    %set/v v0x1ee7320_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1ee7260_0, 8, 4;
    %jmp T_58.120;
T_58.119 ;
    %set/v v0x1ee7460_0, 0, 1;
T_58.120 ;
T_58.118 ;
    %end;
S_0x1ee6c50 .scope task, "getData" "getData" 14 121, 14 121, S_0x1ee48d0;
 .timescale -9 -10;
v0x1ee6d40_0 .var "CDB_data_data", 479 0;
v0x1ee6e00_0 .var "CDB_data_valid", 14 0;
v0x1ee6ea0_0 .var "Q", 3 0;
v0x1ee6f40_0 .var "V", 31 0;
v0x1ee6ff0_0 .var "q", 3 0;
v0x1ee7090_0 .var "v", 31 0;
TD_CPU.alu_rs\x5B7\x5D.getData ;
    %load/v 8, v0x1ee6ff0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_59.121, 6;
    %load/v 8, v0x1ee7090_0, 32;
    %set/v v0x1ee6f40_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1ee6ea0_0, 8, 4;
    %jmp T_59.122;
T_59.121 ;
    %load/v 8, v0x1ee6e00_0, 15;
    %set/v v0x1ee6760_0, 8, 15;
    %load/v 8, v0x1ee6ff0_0, 4;
    %set/v v0x1ee6820_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B7\x5D.readValidBus, S_0x1ee6670;
    %join;
    %load/v  8, v0x1ee68c0_0, 1;
    %jmp/0xz  T_59.123, 8;
    %load/v 8, v0x1ee6d40_0, 480;
    %set/v v0x1ee6a50_0, 8, 480;
    %load/v 8, v0x1ee6ff0_0, 4;
    %set/v v0x1ee6b10_0, 8, 4;
    %fork TD_CPU.alu_rs\x5B7\x5D.readDataBus, S_0x1ee6960;
    %join;
    %load/v  8, v0x1ee6bb0_0, 32;
    %set/v v0x1ee6f40_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1ee6ea0_0, 8, 4;
    %jmp T_59.124;
T_59.123 ;
    %load/v 8, v0x1ee6ff0_0, 4;
    %set/v v0x1ee6ea0_0, 8, 4;
T_59.124 ;
T_59.122 ;
    %end;
S_0x1ee6960 .scope function, "readDataBus" "readDataBus" 14 141, 14 141, S_0x1ee48d0;
 .timescale -9 -10;
v0x1ee6a50_0 .var "CDB_data_data", 479 0;
v0x1ee6b10_0 .var "index", 3 0;
v0x1ee6bb0_0 .var "readDataBus", 31 0;
TD_CPU.alu_rs\x5B7\x5D.readDataBus ;
    %load/v 8, v0x1ee6a50_0, 480;
    %load/v 488, v0x1ee6b10_0, 4;
    %movi 492, 0, 7;
    %muli 488, 32, 11;
    %ix/get 0, 488, 11;
    %shiftr/i0  8, 480;
    %set/v v0x1ee6bb0_0, 8, 32;
    %end;
S_0x1ee6670 .scope function, "readValidBus" "readValidBus" 14 150, 14 150, S_0x1ee48d0;
 .timescale -9 -10;
v0x1ee6760_0 .var "CDB_data_valid", 14 0;
v0x1ee6820_0 .var "index", 3 0;
v0x1ee68c0_0 .var "readValidBus", 0 0;
TD_CPU.alu_rs\x5B7\x5D.readValidBus ;
    %load/v 8, v0x1ee6760_0, 15;
    %load/v 23, v0x1ee6820_0, 4;
    %ix/get 0, 23, 4;
    %shiftr/i0  8, 15;
    %set/v v0x1ee68c0_0, 8, 1;
    %end;
S_0x1ee6580 .scope begin, "checkIssue" "checkIssue" 14 53, 14 53, S_0x1ee48d0;
 .timescale -9 -10;
S_0x1ee63d0 .scope begin, "execute" "execute" 14 80, 14 80, S_0x1ee48d0;
 .timescale -9 -10;
v0x1ee64c0_0 .var "ok", 0 0;
S_0x1d32a90 .scope module, "store_rs[0]" "store_RS" 2 98, 15 1, S_0x1cda100;
 .timescale -9 -10;
P_0x1ee1b88 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1ee1bb0 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1ee1bd8 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1ee1c00 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1ee1c28 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1ee1c50 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1ee1c78 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1ee1ca0 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1ee1cc8 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1ee1cf0 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1ee1d18 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1ee1d40 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1ee1d68 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1ee1d90 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1ee1db8 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1ee1de0 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1ee1e08 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1ee1e30 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1ee1e58 .param/l "INST_J" 3 35, C4<1011>;
P_0x1ee1e80 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1ee1ea8 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1ee1ed0 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1ee1ef8 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1ee1f20 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1ee1f48 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1ee1f70 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1ee1f98 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1ee1fc0 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1ee1fe8 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1ee2010 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1ee2038 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1ee2060 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1ee2088 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1ee20b0 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1ee20d8 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1ee2100 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1ee2128 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1ee2150 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1ee2178 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1ee21a0 .param/l "NULL" 3 63, +C4<01111>;
P_0x1ee21c8 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1ee21f0 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1ee2218 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1ee2240 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1ee2268 .param/l "READY" 3 62, +C4<01111>;
P_0x1ee2290 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1ee22b8 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1ee22e0 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1ee2308 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1ee2330 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1ee2358 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1ee2380 .param/l "StorerIndex" 15 6, +C4<0>;
P_0x1ee23a8 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1ee23d0 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
P_0x1ee23f8 .param/l "fuindex" 15 6, +C4<01001>;
v0x1ee2d90_0 .alias "CDB_data_data", 479 0, v0x1f409d0_0;
v0x1ee2e30_0 .alias "CDB_data_valid", 14 0, v0x1f010c0_0;
v0x1ee2eb0_0 .var "Qi", 3 0;
v0x1ee2f30_0 .var "Qj", 3 0;
v0x1ee2fe0_0 .var "Qk", 3 0;
v0x1ee3060_0 .alias "RB_index", 3 0, v0x1f01140_0;
v0x1ee3120_0 .alias "RB_index_bus", 55 0, v0x1f40e70_0;
v0x1ee31d0_0 .var "Vi", 31 0;
v0x1ee32a0_0 .var "Vj", 31 0;
v0x1ee3320_0 .var "Vk", 31 0;
v0x1ee3420_0 .net *"_s11", 0 0, v0x1ee43d0_0; 1 drivers
v0x1ee34c0_0 .net *"_s15", 31 0, v0x1ee3b10_0; 1 drivers
v0x1ee35d0_0 .net *"_s19", 3 0, v0x1ee3c40_0; 1 drivers
v0x1ee3670_0 .net *"_s3", 0 0, v0x1ee36f0_0; 1 drivers
v0x1ee3790_0 .net *"_s7", 31 0, v0x1ee44e0_0; 1 drivers
v0x1ee3830_0 .alias "addr_bus", 63 0, v0x1f40ef0_0;
v0x1ee36f0_0 .var "busy", 0 0;
v0x1ee3970_0 .alias "busy_out", 13 0, v0x1f410c0_0;
v0x1ee3a90_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1ee3b10_0 .var "data", 31 0;
v0x1ee39f0_0 .alias "data_bus", 447 0, v0x1f40fc0_0;
v0x1ee3c40_0 .var "dest", 3 0;
v0x1ee3b90_0 .alias "fu", 3 0, v0x1f011c0_0;
v0x1ee3d80_0 .alias "inst", 31 0, v0x1f01240_0;
v0x1ee3cf0_0 .var "op", 3 0;
v0x1ee3ed0_0 .alias "qi", 3 0, v0x1f42150_0;
v0x1ee3e30_0 .alias "qj", 3 0, v0x1f42050_0;
v0x1ee4060_0 .alias "qk", 3 0, v0x1f420d0_0;
v0x1ee3f80_0 .var "reg_numi", 4 0;
v0x1ee41d0_0 .var "reg_numj", 4 0;
v0x1ee40e0_0 .var "reg_numk", 4 0;
v0x1ee4350_0 .net "reset", 0 0, L_0x1f56760; 1 drivers
v0x1ee4250_0 .alias "reset_bus", 13 0, v0x1f421d0_0;
v0x1ee44e0_0 .var "result", 31 0;
v0x1ee43d0_0 .var "valid", 0 0;
v0x1ee4450_0 .alias "valid_bus", 13 0, v0x1f41040_0;
v0x1ee4690_0 .alias "vi", 31 0, v0x1f42250_0;
v0x1ee4710_0 .alias "vj", 31 0, v0x1f02670_0;
v0x1ee4560_0 .alias "vk", 31 0, v0x1f424f0_0;
E_0x1cb1650 .event posedge, v0x1ee4350_0, v0x1dfd5d0_0;
L_0x1f55f40 .part/pv v0x1ee36f0_0, 9, 1, 14;
L_0x1f560c0 .part/pv v0x1ee44e0_0, 0, 32, 64;
L_0x1f56280 .part/pv v0x1ee43d0_0, 9, 1, 14;
L_0x1f56400 .part/pv v0x1ee3b10_0, 288, 32, 448;
L_0x1f565e0 .part/pv v0x1ee3c40_0, 36, 4, 56;
L_0x1f56760 .part v0x1f14990_0, 9, 1;
S_0x1ee28a0 .scope task, "checkAndGetData" "checkAndGetData" 15 146, 15 146, S_0x1d32a90;
 .timescale -9 -10;
v0x1ee2990_0 .var "Q", 3 0;
v0x1ee2a50_0 .var "V", 31 0;
v0x1ee2af0_0 .var "dataBus", 479 0;
v0x1ee2b90_0 .var "ok", 0 0;
v0x1ee2c10_0 .var "valid", 0 0;
v0x1ee2cb0_0 .var "validBus", 14 0;
TD_CPU.store_rs\x5B0\x5D.checkAndGetData ;
    %load/v 8, v0x1ee2990_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_62.125, 6;
    %jmp T_62.126;
T_62.125 ;
    %load/v 8, v0x1ee2cb0_0, 15;
    %set/v v0x1dfbe20_0, 8, 15;
    %load/v 8, v0x1ee2990_0, 4;
    %set/v v0x1dfe410_0, 8, 4;
    %fork TD_CPU.store_rs\x5B0\x5D.readValidBus, S_0x1dfbd30;
    %join;
    %load/v  8, v0x1dfe4b0_0, 1;
    %set/v v0x1ee2c10_0, 8, 1;
    %load/v 8, v0x1ee2c10_0, 1;
    %jmp/0xz  T_62.127, 8;
    %load/v 8, v0x1ee2af0_0, 480;
    %set/v v0x1dfe640_0, 8, 480;
    %load/v 8, v0x1ee2990_0, 4;
    %set/v v0x1dfe700_0, 8, 4;
    %fork TD_CPU.store_rs\x5B0\x5D.readDataBus, S_0x1dfe550;
    %join;
    %load/v  8, v0x1dfe7a0_0, 32;
    %set/v v0x1ee2a50_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1ee2990_0, 8, 4;
    %jmp T_62.128;
T_62.127 ;
    %set/v v0x1ee2b90_0, 0, 1;
T_62.128 ;
T_62.126 ;
    %end;
S_0x1ee2430 .scope task, "getData" "getData" 15 111, 15 111, S_0x1d32a90;
 .timescale -9 -10;
v0x1ee2520_0 .var "CDB_data_data", 479 0;
v0x1ee25a0_0 .var "CDB_data_valid", 14 0;
v0x1ee2620_0 .var "Q", 3 0;
v0x1ee26a0_0 .var "V", 31 0;
v0x1ee2720_0 .var "q", 3 0;
v0x1ee27c0_0 .var "v", 31 0;
TD_CPU.store_rs\x5B0\x5D.getData ;
    %load/v 8, v0x1ee2720_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_63.129, 6;
    %load/v 8, v0x1ee27c0_0, 32;
    %set/v v0x1ee26a0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1ee2620_0, 8, 4;
    %jmp T_63.130;
T_63.129 ;
    %load/v 8, v0x1ee25a0_0, 15;
    %set/v v0x1dfbe20_0, 8, 15;
    %load/v 8, v0x1ee2720_0, 4;
    %set/v v0x1dfe410_0, 8, 4;
    %fork TD_CPU.store_rs\x5B0\x5D.readValidBus, S_0x1dfbd30;
    %join;
    %load/v  8, v0x1dfe4b0_0, 1;
    %jmp/0xz  T_63.131, 8;
    %load/v 8, v0x1ee2520_0, 480;
    %set/v v0x1dfe640_0, 8, 480;
    %load/v 8, v0x1ee2720_0, 4;
    %set/v v0x1dfe700_0, 8, 4;
    %fork TD_CPU.store_rs\x5B0\x5D.readDataBus, S_0x1dfe550;
    %join;
    %load/v  8, v0x1dfe7a0_0, 32;
    %set/v v0x1ee26a0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1ee2620_0, 8, 4;
    %jmp T_63.132;
T_63.131 ;
    %load/v 8, v0x1ee2720_0, 4;
    %set/v v0x1ee2620_0, 8, 4;
T_63.132 ;
T_63.130 ;
    %end;
S_0x1dfe550 .scope function, "readDataBus" "readDataBus" 15 130, 15 130, S_0x1d32a90;
 .timescale -9 -10;
v0x1dfe640_0 .var "CDB_data_data", 479 0;
v0x1dfe700_0 .var "index", 3 0;
v0x1dfe7a0_0 .var "readDataBus", 31 0;
TD_CPU.store_rs\x5B0\x5D.readDataBus ;
    %load/v 8, v0x1dfe640_0, 480;
    %load/v 488, v0x1dfe700_0, 4;
    %movi 492, 0, 7;
    %muli 488, 32, 11;
    %ix/get 0, 488, 11;
    %shiftr/i0  8, 480;
    %set/v v0x1dfe7a0_0, 8, 32;
    %end;
S_0x1dfbd30 .scope function, "readValidBus" "readValidBus" 15 138, 15 138, S_0x1d32a90;
 .timescale -9 -10;
v0x1dfbe20_0 .var "CDB_data_valid", 14 0;
v0x1dfe410_0 .var "index", 3 0;
v0x1dfe4b0_0 .var "readValidBus", 0 0;
TD_CPU.store_rs\x5B0\x5D.readValidBus ;
    %load/v 8, v0x1dfbe20_0, 15;
    %load/v 23, v0x1dfe410_0, 4;
    %ix/get 0, 23, 4;
    %shiftr/i0  8, 15;
    %set/v v0x1dfe4b0_0, 8, 1;
    %end;
S_0x1dfbc40 .scope begin, "checkIssue" "checkIssue" 15 55, 15 55, S_0x1d32a90;
 .timescale -9 -10;
S_0x1c90d90 .scope begin, "execute" "execute" 15 91, 15 91, S_0x1d32a90;
 .timescale -9 -10;
v0x1c90e80_0 .var "ok", 0 0;
S_0x1ca9550 .scope module, "store_rs[1]" "store_RS" 2 98, 15 1, S_0x1cda100;
 .timescale -9 -10;
P_0x1ee12d8 .param/l "ADDER_NUM" 3 42, C4<0100>;
P_0x1ee1300 .param/l "ADDER_START" 3 48, C4<0000>;
P_0x1ee1328 .param/l "ALU_ADD" 3 10, C4<0000>;
P_0x1ee1350 .param/l "ALU_MUL" 3 12, C4<0010>;
P_0x1ee1378 .param/l "ALU_SUB" 3 11, C4<0001>;
P_0x1ee13a0 .param/l "BGE_IMM_START" 3 22, +C4<010110>;
P_0x1ee13c8 .param/l "BGE_PCOFFSET_START" 3 23, +C4<01100>;
P_0x1ee13f0 .param/l "BLOCK_SIZE" 3 6, +C4<010000>;
P_0x1ee1418 .param/l "BRANCH_NUM" 3 44, C4<0001>;
P_0x1ee1440 .param/l "BRANCH_START" 3 50, C4<01000>;
P_0x1ee1468 .param/l "CACHE_SIZE" 3 7, +C4<010000000000>;
P_0x1ee1490 .param/l "FU_INDEX" 3 54, +C4<0100>;
P_0x1ee14b8 .param/l "FU_NUM" 3 47, C4<00001110>;
P_0x1ee14e0 .param/l "IMM_START" 3 20, +C4<010001>;
P_0x1ee1508 .param/l "INST_ADD" 3 24, C4<0000>;
P_0x1ee1530 .param/l "INST_ADDI" 3 29, C4<0101>;
P_0x1ee1558 .param/l "INST_BGE" 3 37, C4<1101>;
P_0x1ee1580 .param/l "INST_HALT" 3 38, C4<1110>;
P_0x1ee15a8 .param/l "INST_J" 3 35, C4<1011>;
P_0x1ee15d0 .param/l "INST_JR" 3 36, C4<1100>;
P_0x1ee15f8 .param/l "INST_LI" 3 34, C4<1010>;
P_0x1ee1620 .param/l "INST_LW" 3 32, C4<1000>;
P_0x1ee1648 .param/l "INST_LWRR" 3 27, C4<0011>;
P_0x1ee1670 .param/l "INST_MUL" 3 26, C4<0010>;
P_0x1ee1698 .param/l "INST_MULI" 3 31, C4<0111>;
P_0x1ee16c0 .param/l "INST_START" 3 15, +C4<011111>;
P_0x1ee16e8 .param/l "INST_SUB" 3 25, C4<0001>;
P_0x1ee1710 .param/l "INST_SUBI" 3 30, C4<0110>;
P_0x1ee1738 .param/l "INST_SW" 3 33, C4<1001>;
P_0x1ee1760 .param/l "INST_SWRR" 3 28, C4<0100>;
P_0x1ee1788 .param/l "J_PCOFFSET_START" 3 21, +C4<011011>;
P_0x1ee17b0 .param/l "LOADER_NUM" 3 46, C4<0011>;
P_0x1ee17d8 .param/l "LOADER_START" 3 52, C4<0001011>;
P_0x1ee1800 .param/l "MEM_SIZE" 3 2, +C4<010000000000>;
P_0x1ee1828 .param/l "MEM_STALL" 3 57, +C4<01100100>;
P_0x1ee1850 .param/l "MULTER_NUM" 3 43, C4<0100>;
P_0x1ee1878 .param/l "MULTER_START" 3 49, C4<0100>;
P_0x1ee18a0 .param/l "MUL_STALL" 3 56, +C4<011>;
P_0x1ee18c8 .param/l "NO_FU" 3 53, C4<1111>;
P_0x1ee18f0 .param/l "NULL" 3 63, +C4<01111>;
P_0x1ee1918 .param/l "OPCODE_WIDTH" 3 16, +C4<0100>;
P_0x1ee1940 .param/l "RB_INDEX" 3 61, +C4<0100>;
P_0x1ee1968 .param/l "RB_SIZE" 3 60, +C4<01111>;
P_0x1ee1990 .param/l "RD_START" 3 18, +C4<011011>;
P_0x1ee19b8 .param/l "READY" 3 62, +C4<01111>;
P_0x1ee19e0 .param/l "REG_FILE_SIZE" 3 4, +C4<0100000>;
P_0x1ee1a08 .param/l "REG_INDEX" 3 3, +C4<0101>;
P_0x1ee1a30 .param/l "RS_START" 3 17, +C4<010110>;
P_0x1ee1a58 .param/l "RT_START" 3 19, +C4<010001>;
P_0x1ee1a80 .param/l "STORER_NUM" 3 45, C4<0010>;
P_0x1ee1aa8 .param/l "STORER_START" 3 51, C4<001001>;
P_0x1ee1ad0 .param/l "StorerIndex" 15 6, +C4<01>;
P_0x1ee1af8 .param/l "TAG_SIZE" 3 8, +C4<010010>;
P_0x1ee1b20 .param/l "WORD_SIZE" 3 1, +C4<0100000>;
P_0x1ee1b48 .param/l "fuindex" 15 6, +C4<01010>;
v0x1db3750_0 .alias "CDB_data_data", 479 0, v0x1f409d0_0;
v0x1db4090_0 .alias "CDB_data_valid", 14 0, v0x1f010c0_0;
v0x1db4130_0 .var "Qi", 3 0;
v0x1db41d0_0 .var "Qj", 3 0;
v0x1dfe8d0_0 .var "Qk", 3 0;
v0x1dfe950_0 .alias "RB_index", 3 0, v0x1f01140_0;
v0x1dfb940_0 .alias "RB_index_bus", 55 0, v0x1f40e70_0;
v0x1dfb9e0_0 .var "Vi", 31 0;
v0x1dfedd0_0 .var "Vj", 31 0;
v0x1dfee70_0 .var "Vk", 31 0;
v0x1dfef10_0 .net *"_s11", 0 0, v0x1d438d0_0; 1 drivers
v0x1dfeb30_0 .net *"_s15", 31 0, v0x1c7a0a0_0; 1 drivers
v0x1dfebd0_0 .net *"_s19", 3 0, v0x1cbb0c0_0; 1 drivers
v0x1dfec70_0 .net *"_s3", 0 0, v0x1dfd410_0; 1 drivers
v0x1dfd4b0_0 .net *"_s7", 31 0, v0x1d43850_0; 1 drivers
v0x1dfd550_0 .alias "addr_bus", 63 0, v0x1f40ef0_0;
v0x1dfd410_0 .var "busy", 0 0;
v0x1c79f80_0 .alias "busy_out", 13 0, v0x1f410c0_0;
v0x1dfd5d0_0 .alias "clk", 0 0, v0x1f3e7f0_0;
v0x1c7a0a0_0 .var "data", 31 0;
v0x1c7a000_0 .alias "data_bus", 447 0, v0x1f40fc0_0;
v0x1cbb0c0_0 .var "dest", 3 0;
v0x1cbb160_0 .alias "fu", 3 0, v0x1f011c0_0;
v0x1cbb200_0 .alias "inst", 31 0, v0x1f01240_0;
v0x1c7a120_0 .var "op", 3 0;
v0x1d56eb0_0 .alias "qi", 3 0, v0x1f42150_0;
v0x1cbb280_0 .alias "qj", 3 0, v0x1f42050_0;
v0x1d57010_0 .alias "qk", 3 0, v0x1f420d0_0;
v0x1d57090_0 .var "reg_numi", 4 0;
v0x1d56f30_0 .var "reg_numj", 4 0;
v0x1d43950_0 .var "reg_numk", 4 0;
v0x1d439d0_0 .net "reset", 0 0, L_0x1f56ff0; 1 drivers
v0x1d43a50_0 .alias "reset_bus", 13 0, v0x1f421d0_0;
v0x1d43850_0 .var "result", 31 0;
v0x1d438d0_0 .var "valid", 0 0;
v0x1d1db70_0 .alias "valid_bus", 13 0, v0x1f41040_0;
v0x1d1dbf0_0 .alias "vi", 31 0, v0x1f42250_0;
v0x1d1da50_0 .alias "vj", 31 0, v0x1f02670_0;
v0x1d1dad0_0 .alias "vk", 31 0, v0x1f424f0_0;
E_0x1e3de00 .event posedge, v0x1dfd5d0_0;
E_0x1e9c890 .event posedge, v0x1d439d0_0, v0x1dfd5d0_0;
L_0x1f56870 .part/pv v0x1dfd410_0, 10, 1, 14;
L_0x1f569c0 .part/pv v0x1d43850_0, 32, 32, 64;
L_0x1f56b40 .part/pv v0x1d438d0_0, 10, 1, 14;
L_0x1f56cc0 .part/pv v0x1c7a0a0_0, 320, 32, 448;
L_0x1f56e70 .part/pv v0x1cbb0c0_0, 40, 4, 56;
L_0x1f56ff0 .part v0x1f14990_0, 10, 1;
S_0x1e02510 .scope task, "checkAndGetData" "checkAndGetData" 15 146, 15 146, S_0x1ca9550;
 .timescale -9 -10;
v0x1e3eca0_0 .var "Q", 3 0;
v0x1e3ed40_0 .var "V", 31 0;
v0x1db2290_0 .var "dataBus", 479 0;
v0x1db2330_0 .var "ok", 0 0;
v0x1db3610_0 .var "valid", 0 0;
v0x1db36b0_0 .var "validBus", 14 0;
TD_CPU.store_rs\x5B1\x5D.checkAndGetData ;
    %load/v 8, v0x1e3eca0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_66.133, 6;
    %jmp T_66.134;
T_66.133 ;
    %load/v 8, v0x1db36b0_0, 15;
    %set/v v0x1e3fe10_0, 8, 15;
    %load/v 8, v0x1e3eca0_0, 4;
    %set/v v0x1e3fed0_0, 8, 4;
    %fork TD_CPU.store_rs\x5B1\x5D.readValidBus, S_0x1e3f350;
    %join;
    %load/v  8, v0x1e3d5f0_0, 1;
    %set/v v0x1db3610_0, 8, 1;
    %load/v 8, v0x1db3610_0, 1;
    %jmp/0xz  T_66.135, 8;
    %load/v 8, v0x1db2290_0, 480;
    %set/v v0x1e3d690_0, 8, 480;
    %load/v 8, v0x1e3eca0_0, 4;
    %set/v v0x1e3db80_0, 8, 4;
    %fork TD_CPU.store_rs\x5B1\x5D.readDataBus, S_0x1e3d060;
    %join;
    %load/v  8, v0x1e3dc20_0, 32;
    %set/v v0x1e3ed40_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1e3eca0_0, 8, 4;
    %jmp T_66.136;
T_66.135 ;
    %set/v v0x1db2330_0, 0, 1;
T_66.136 ;
T_66.134 ;
    %end;
S_0x1ed1100 .scope task, "getData" "getData" 15 111, 15 111, S_0x1ca9550;
 .timescale -9 -10;
v0x1ed0db0_0 .var "CDB_data_data", 479 0;
v0x1ed0e70_0 .var "CDB_data_valid", 14 0;
v0x1e41310_0 .var "Q", 3 0;
v0x1e413b0_0 .var "V", 31 0;
v0x1e02e00_0 .var "q", 3 0;
v0x1e02ea0_0 .var "v", 31 0;
TD_CPU.store_rs\x5B1\x5D.getData ;
    %load/v 8, v0x1e02e00_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_67.137, 6;
    %load/v 8, v0x1e02ea0_0, 32;
    %set/v v0x1e413b0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1e41310_0, 8, 4;
    %jmp T_67.138;
T_67.137 ;
    %load/v 8, v0x1ed0e70_0, 15;
    %set/v v0x1e3fe10_0, 8, 15;
    %load/v 8, v0x1e02e00_0, 4;
    %set/v v0x1e3fed0_0, 8, 4;
    %fork TD_CPU.store_rs\x5B1\x5D.readValidBus, S_0x1e3f350;
    %join;
    %load/v  8, v0x1e3d5f0_0, 1;
    %jmp/0xz  T_67.139, 8;
    %load/v 8, v0x1ed0db0_0, 480;
    %set/v v0x1e3d690_0, 8, 480;
    %load/v 8, v0x1e02e00_0, 4;
    %set/v v0x1e3db80_0, 8, 4;
    %fork TD_CPU.store_rs\x5B1\x5D.readDataBus, S_0x1e3d060;
    %join;
    %load/v  8, v0x1e3dc20_0, 32;
    %set/v v0x1e413b0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1e41310_0, 8, 4;
    %jmp T_67.140;
T_67.139 ;
    %load/v 8, v0x1e02e00_0, 4;
    %set/v v0x1e41310_0, 8, 4;
T_67.140 ;
T_67.138 ;
    %end;
S_0x1e3d060 .scope function, "readDataBus" "readDataBus" 15 130, 15 130, S_0x1ca9550;
 .timescale -9 -10;
v0x1e3d690_0 .var "CDB_data_data", 479 0;
v0x1e3db80_0 .var "index", 3 0;
v0x1e3dc20_0 .var "readDataBus", 31 0;
TD_CPU.store_rs\x5B1\x5D.readDataBus ;
    %load/v 8, v0x1e3d690_0, 480;
    %load/v 488, v0x1e3db80_0, 4;
    %movi 492, 0, 7;
    %muli 488, 32, 11;
    %ix/get 0, 488, 11;
    %shiftr/i0  8, 480;
    %set/v v0x1e3dc20_0, 8, 32;
    %end;
S_0x1e3f350 .scope function, "readValidBus" "readValidBus" 15 138, 15 138, S_0x1ca9550;
 .timescale -9 -10;
v0x1e3fe10_0 .var "CDB_data_valid", 14 0;
v0x1e3fed0_0 .var "index", 3 0;
v0x1e3d5f0_0 .var "readValidBus", 0 0;
TD_CPU.store_rs\x5B1\x5D.readValidBus ;
    %load/v 8, v0x1e3fe10_0, 15;
    %load/v 23, v0x1e3fed0_0, 4;
    %ix/get 0, 23, 4;
    %shiftr/i0  8, 15;
    %set/v v0x1e3d5f0_0, 8, 1;
    %end;
S_0x1e3f8b0 .scope begin, "checkIssue" "checkIssue" 15 55, 15 55, S_0x1ca9550;
 .timescale -9 -10;
S_0x1ca93a0 .scope begin, "execute" "execute" 15 91, 15 91, S_0x1ca9550;
 .timescale -9 -10;
v0x1dfbb30_0 .var "ok", 0 0;
S_0x1ca9740 .scope module, "def_param" "def_param" 16 1;
 .timescale -9 -10;
    .scope S_0x1f30fd0;
T_70 ;
    %fork t_1, S_0x1f32d00;
    %jmp t_0;
    .scope S_0x1f32d00;
t_1 ;
    %set/v v0x1f32df0_0, 0, 32;
T_70.0 ;
    %load/v 8, v0x1f32df0_0, 32;
   %cmpi/u 8, 1024, 32;
    %jmp/0xz T_70.1, 5;
    %ix/getv 3, v0x1f32df0_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3cd80, 0, 32;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x1f32df0_0, 32;
    %set/v v0x1f32df0_0, 8, 32;
    %jmp T_70.0;
T_70.1 ;
    %vpi_call 5 54 "$readmemh", "ram_data.hex", v0x1f3cd80;
    %end;
    .scope S_0x1f30fd0;
t_0 %join;
    %end;
    .thread T_70;
    .scope S_0x1f30fd0;
T_71 ;
    %wait E_0x1e3de00;
    %load/v 8, v0x1f3d6a0_0, 1;
    %jmp/0xz  T_71.0, 8;
    %load/v 8, v0x1f3cce0_0, 512;
    %ix/load 0, 15, 0;
    %load/vp0 520, v0x1f3d170_0, 32;
    %ix/get 3, 520, 32;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3cd80, 8, 32;
t_3 ;
    %ix/load 0, 14, 0;
    %load/vp0 520, v0x1f3d170_0, 32;
    %ix/get 3, 520, 32;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3cd80, 40, 32;
t_4 ;
    %ix/load 0, 13, 0;
    %load/vp0 520, v0x1f3d170_0, 32;
    %ix/get 3, 520, 32;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3cd80, 72, 32;
t_5 ;
    %ix/load 0, 12, 0;
    %load/vp0 520, v0x1f3d170_0, 32;
    %ix/get 3, 520, 32;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3cd80, 104, 32;
t_6 ;
    %ix/load 0, 11, 0;
    %load/vp0 520, v0x1f3d170_0, 32;
    %ix/get 3, 520, 32;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3cd80, 136, 32;
t_7 ;
    %ix/load 0, 10, 0;
    %load/vp0 520, v0x1f3d170_0, 32;
    %ix/get 3, 520, 32;
   %jmp/1 t_8, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3cd80, 168, 32;
t_8 ;
    %ix/load 0, 9, 0;
    %load/vp0 520, v0x1f3d170_0, 32;
    %ix/get 3, 520, 32;
   %jmp/1 t_9, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3cd80, 200, 32;
t_9 ;
    %ix/load 0, 8, 0;
    %load/vp0 520, v0x1f3d170_0, 32;
    %ix/get 3, 520, 32;
   %jmp/1 t_10, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3cd80, 232, 32;
t_10 ;
    %ix/load 0, 7, 0;
    %load/vp0 520, v0x1f3d170_0, 32;
    %ix/get 3, 520, 32;
   %jmp/1 t_11, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3cd80, 264, 32;
t_11 ;
    %ix/load 0, 6, 0;
    %load/vp0 520, v0x1f3d170_0, 32;
    %ix/get 3, 520, 32;
   %jmp/1 t_12, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3cd80, 296, 32;
t_12 ;
    %ix/load 0, 5, 0;
    %load/vp0 520, v0x1f3d170_0, 32;
    %ix/get 3, 520, 32;
   %jmp/1 t_13, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3cd80, 328, 32;
t_13 ;
    %ix/load 0, 4, 0;
    %load/vp0 520, v0x1f3d170_0, 32;
    %ix/get 3, 520, 32;
   %jmp/1 t_14, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3cd80, 360, 32;
t_14 ;
    %ix/load 0, 3, 0;
    %load/vp0 520, v0x1f3d170_0, 32;
    %ix/get 3, 520, 32;
   %jmp/1 t_15, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3cd80, 392, 32;
t_15 ;
    %ix/load 0, 2, 0;
    %load/vp0 520, v0x1f3d170_0, 32;
    %ix/get 3, 520, 32;
   %jmp/1 t_16, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3cd80, 424, 32;
t_16 ;
    %ix/load 0, 1, 0;
    %load/vp0 520, v0x1f3d170_0, 32;
    %ix/get 3, 520, 32;
   %jmp/1 t_17, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3cd80, 456, 32;
t_17 ;
    %ix/load 0, 0, 0;
    %load/vp0 520, v0x1f3d170_0, 32;
    %ix/get 3, 520, 32;
   %jmp/1 t_18, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3cd80, 488, 32;
t_18 ;
T_71.0 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x1f2f440;
T_72 ;
    %fork t_20, S_0x1f30e20;
    %jmp t_19;
    .scope S_0x1f30e20;
t_20 ;
    %set/v v0x1f30f10_0, 0, 32;
T_72.0 ;
    %load/v 8, v0x1f30f10_0, 32;
   %cmpi/u 8, 1024, 32;
    %jmp/0xz T_72.1, 5;
    %ix/getv 3, v0x1f30f10_0;
   %jmp/1 t_21, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3ff70, 0, 1;
t_21 ;
    %ix/getv 3, v0x1f30f10_0;
   %jmp/1 t_22, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3ead0, 0, 1;
t_22 ;
    %ix/getv 3, v0x1f30f10_0;
   %jmp/1 t_23, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f400a0, 0, 18;
t_23 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x1f30f10_0, 32;
    %set/v v0x1f30f10_0, 8, 32;
    %jmp T_72.0;
T_72.1 ;
    %end;
    .scope S_0x1f2f440;
t_19 %join;
    %end;
    .thread T_72;
    .scope S_0x1f2f440;
T_73 ;
    %wait E_0x1e3de00;
    %load/v 8, v0x1f40270_0, 1;
    %jmp/0xz  T_73.0, 8;
    %ix/getv 3, v0x1f3f180_0;
    %load/av 8, v0x1f400a0, 18;
    %load/v 26, v0x1f3ea30_0, 18;
    %cmp/u 8, 26, 18;
    %mov 8, 4, 1;
    %ix/getv 3, v0x1f3f180_0;
    %load/av 9, v0x1f3ff70, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_73.2, 8;
    %set/v v0x1f3ede0_0, 1, 1;
    %ix/getv 3, v0x1f3f180_0;
   %jmp/1 t_24, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3ead0, 1, 1;
t_24 ;
    %ix/getv 3, v0x1f3f180_0;
   %jmp/1 t_25, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3ff70, 1, 1;
t_25 ;
    %load/v 8, v0x1f3fef0_0, 32;
    %mov 40, 0, 480;
    %ix/getv 3, v0x1f3f180_0;
    %load/av 520, v0x1f3e750, 512;
    %movi 1032, 15, 39;
    %load/v 1071, v0x1f3f350_0, 4;
    %movi 1075, 0, 35;
    %sub 1032, 1071, 39;
    %muli 1032, 32, 39;
    %ix/get 0, 1032, 39;
    %shiftr/i0  520, 512;
   %andi 520, 4294967295, 512;
    %xor 8, 520, 512;
    %movi 520, 15, 39;
    %load/v 559, v0x1f3f350_0, 4;
    %movi 563, 0, 35;
    %sub 520, 559, 39;
    %muli 520, 32, 39;
    %ix/get 0, 520, 39;
    %shiftl/i0  8, 512;
    %ix/getv 3, v0x1f3f180_0;
    %load/av 520, v0x1f3e750, 512;
    %xor 8, 520, 512;
    %ix/getv 3, v0x1f3f180_0;
   %jmp/1 t_26, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3e750, 8, 512;
t_26 ;
    %jmp T_73.3;
T_73.2 ;
    %set/v v0x1f3ede0_0, 0, 1;
    %ix/getv 3, v0x1f3f180_0;
    %load/av 8, v0x1f3ead0, 1;
    %ix/getv 3, v0x1f3f180_0;
    %load/av 9, v0x1f3ff70, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_73.4, 8;
    %ix/getv 3, v0x1f3f180_0;
    %load/av 8, v0x1f3e750, 512;
    %set/v v0x1f3ee60_0, 8, 512;
    %set/v v0x1f3f080_0, 1, 1;
T_73.4 ;
    %set/v v0x1f3f080_0, 0, 1;
    %ix/getv 3, v0x1f3f180_0;
   %jmp/1 t_27, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3ead0, 0, 1;
t_27 ;
    %ix/getv 3, v0x1f3f180_0;
   %jmp/1 t_28, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3ff70, 1, 1;
t_28 ;
    %load/v 8, v0x1f3ea30_0, 18;
    %ix/getv 3, v0x1f3f180_0;
   %jmp/1 t_29, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f400a0, 8, 18;
t_29 ;
    %load/v 8, v0x1f3fef0_0, 32;
    %mov 40, 0, 480;
    %ix/getv 3, v0x1f3f180_0;
    %load/av 520, v0x1f3e750, 512;
    %movi 1032, 15, 39;
    %load/v 1071, v0x1f3f350_0, 4;
    %movi 1075, 0, 35;
    %sub 1032, 1071, 39;
    %muli 1032, 32, 39;
    %ix/get 0, 1032, 39;
    %shiftr/i0  520, 512;
   %andi 520, 4294967295, 512;
    %xor 8, 520, 512;
    %movi 520, 15, 39;
    %load/v 559, v0x1f3f350_0, 4;
    %movi 563, 0, 35;
    %sub 520, 559, 39;
    %muli 520, 32, 39;
    %ix/get 0, 520, 39;
    %shiftl/i0  8, 512;
    %ix/getv 3, v0x1f3f180_0;
    %load/av 520, v0x1f3e750, 512;
    %xor 8, 520, 512;
    %ix/getv 3, v0x1f3f180_0;
   %jmp/1 t_30, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3e750, 8, 512;
t_30 ;
    %vpi_call 4 99 "$display", &A<v0x1f3e750, 0>;
T_73.3 ;
T_73.0 ;
    %load/v 8, v0x1f3fd60_0, 1;
    %load/v 9, v0x1f3fde0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1f40020_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_73.6, 8;
    %load/v 8, v0x1f3fd60_0, 1;
    %jmp/0xz  T_73.8, 8;
    %ix/getv 3, v0x1f3ef80_0;
    %load/av 8, v0x1f3ead0, 1;
    %set/v v0x1f3e300_0, 8, 1;
    %ix/getv 3, v0x1f3ef80_0;
    %load/av 8, v0x1f3ff70, 1;
    %set/v v0x1f3e6b0_0, 8, 1;
    %ix/getv 3, v0x1f3ef80_0;
    %load/av 8, v0x1f400a0, 18;
    %set/v v0x1f3e5c0_0, 8, 18;
    %load/v 8, v0x1f3e870_0, 18;
    %set/v v0x1f3d890_0, 8, 18;
    %ix/getv 3, v0x1f3ef80_0;
    %load/av 8, v0x1f3e750, 512;
    %set/v v0x1f3d810_0, 8, 512;
    %load/v 8, v0x1f3f2d0_0, 4;
    %set/v v0x1f3e400_0, 8, 4;
    %load/v 8, v0x1f3f650_0, 512;
    %set/v v0x1f3e520_0, 8, 512;
    %fork TD_CPU.dcache.read_data, S_0x1f3d720;
    %join;
    %load/v 8, v0x1f3e300_0, 1;
    %ix/getv 3, v0x1f3ef80_0;
   %jmp/1 t_31, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3ead0, 8, 1;
t_31 ;
    %load/v 8, v0x1f3e6b0_0, 1;
    %ix/getv 3, v0x1f3ef80_0;
   %jmp/1 t_32, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3ff70, 8, 1;
t_32 ;
    %load/v 8, v0x1f3e5c0_0, 18;
    %ix/getv 3, v0x1f3ef80_0;
   %jmp/1 t_33, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f400a0, 8, 18;
t_33 ;
    %load/v 8, v0x1f3d810_0, 512;
    %ix/getv 3, v0x1f3ef80_0;
   %jmp/1 t_34, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3e750, 8, 512;
t_34 ;
    %load/v 8, v0x1f3e380_0, 1;
    %set/v v0x1f3eb50_0, 8, 1;
    %load/v 8, v0x1f3e480_0, 32;
    %set/v v0x1f3f5a0_0, 8, 32;
T_73.8 ;
    %load/v 8, v0x1f3fde0_0, 1;
    %jmp/0xz  T_73.10, 8;
    %ix/getv 3, v0x1f3f000_0;
    %load/av 8, v0x1f3ead0, 1;
    %set/v v0x1f3e300_0, 8, 1;
    %ix/getv 3, v0x1f3f000_0;
    %load/av 8, v0x1f3ff70, 1;
    %set/v v0x1f3e6b0_0, 8, 1;
    %ix/getv 3, v0x1f3f000_0;
    %load/av 8, v0x1f400a0, 18;
    %set/v v0x1f3e5c0_0, 8, 18;
    %load/v 8, v0x1f3e910_0, 18;
    %set/v v0x1f3d890_0, 8, 18;
    %ix/getv 3, v0x1f3f000_0;
    %load/av 8, v0x1f3e750, 512;
    %set/v v0x1f3d810_0, 8, 512;
    %load/v 8, v0x1f3f3f0_0, 4;
    %set/v v0x1f3e400_0, 8, 4;
    %load/v 8, v0x1f3f860_0, 512;
    %set/v v0x1f3e520_0, 8, 512;
    %fork TD_CPU.dcache.read_data, S_0x1f3d720;
    %join;
    %load/v 8, v0x1f3e300_0, 1;
    %ix/getv 3, v0x1f3f000_0;
   %jmp/1 t_35, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3ead0, 8, 1;
t_35 ;
    %load/v 8, v0x1f3e6b0_0, 1;
    %ix/getv 3, v0x1f3f000_0;
   %jmp/1 t_36, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3ff70, 8, 1;
t_36 ;
    %load/v 8, v0x1f3e5c0_0, 18;
    %ix/getv 3, v0x1f3f000_0;
   %jmp/1 t_37, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f400a0, 8, 18;
t_37 ;
    %load/v 8, v0x1f3d810_0, 512;
    %ix/getv 3, v0x1f3f000_0;
   %jmp/1 t_38, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3e750, 8, 512;
t_38 ;
    %load/v 8, v0x1f3e380_0, 1;
    %set/v v0x1f3ec20_0, 8, 1;
    %load/v 8, v0x1f3e480_0, 32;
    %set/v v0x1f3f4f0_0, 8, 32;
T_73.10 ;
    %load/v 8, v0x1f40020_0, 1;
    %jmp/0xz  T_73.12, 8;
    %ix/getv 3, v0x1f3f100_0;
    %load/av 8, v0x1f3ead0, 1;
    %set/v v0x1f3e300_0, 8, 1;
    %ix/getv 3, v0x1f3f100_0;
    %load/av 8, v0x1f3ff70, 1;
    %set/v v0x1f3e6b0_0, 8, 1;
    %ix/getv 3, v0x1f3f100_0;
    %load/av 8, v0x1f400a0, 18;
    %set/v v0x1f3e5c0_0, 8, 18;
    %load/v 8, v0x1f3e990_0, 18;
    %set/v v0x1f3d890_0, 8, 18;
    %ix/getv 3, v0x1f3f100_0;
    %load/av 8, v0x1f3e750, 512;
    %set/v v0x1f3d810_0, 8, 512;
    %load/v 8, v0x1f3f470_0, 4;
    %set/v v0x1f3e400_0, 8, 4;
    %load/v 8, v0x1f3f790_0, 512;
    %set/v v0x1f3e520_0, 8, 512;
    %fork TD_CPU.dcache.read_data, S_0x1f3d720;
    %join;
    %load/v 8, v0x1f3e300_0, 1;
    %ix/getv 3, v0x1f3f100_0;
   %jmp/1 t_39, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3ead0, 8, 1;
t_39 ;
    %load/v 8, v0x1f3e6b0_0, 1;
    %ix/getv 3, v0x1f3f100_0;
   %jmp/1 t_40, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3ff70, 8, 1;
t_40 ;
    %load/v 8, v0x1f3e5c0_0, 18;
    %ix/getv 3, v0x1f3f100_0;
   %jmp/1 t_41, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f400a0, 8, 18;
t_41 ;
    %load/v 8, v0x1f3d810_0, 512;
    %ix/getv 3, v0x1f3f100_0;
   %jmp/1 t_42, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f3e750, 8, 512;
t_42 ;
    %load/v 8, v0x1f3e380_0, 1;
    %set/v v0x1f3ecd0_0, 8, 1;
    %load/v 8, v0x1f3e480_0, 32;
    %set/v v0x1f3f6e0_0, 8, 32;
T_73.12 ;
T_73.6 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x1f2b7f0;
T_74 ;
    %end;
    .thread T_74;
    .scope S_0x1f2b7f0;
T_75 ;
    %wait E_0x1f11c60;
    %load/v 8, v0x1f2dda0_0, 1;
    %jmp/0xz  T_75.0, 8;
    %set/v v0x1f2d9b0_0, 0, 6;
T_75.2 ;
    %load/v 8, v0x1f2d9b0_0, 6;
    %mov 14, 0, 2;
   %cmpi/u 8, 32, 8;
    %jmp/0xz T_75.3, 5;
    %ix/getv 3, v0x1f2d9b0_0;
    %jmp/1 t_43, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f2dcb0, 0, 0;
t_43 ;
    %load/v 8, v0x1f2d9b0_0, 6;
    %mov 14, 0, 26;
    %addi 8, 1, 32;
    %set/v v0x1f2d9b0_0, 8, 6;
    %jmp T_75.2;
T_75.3 ;
    %jmp T_75.1;
T_75.0 ;
    %load/v 8, v0x1f2de20_0, 1;
    %jmp/0xz  T_75.4, 8;
    %load/v 8, v0x1f2dfa0_0, 32;
    %ix/getv 3, v0x1f2df20_0;
    %jmp/1 t_44, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f2dcb0, 0, 8;
t_44 ;
    %vpi_call 7 32 "$display", $realtime, ": reg[%d] = %d", v0x1f2df20_0, v0x1f2dfa0_0;
T_75.4 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x1f29b60;
T_76 ;
    %wait E_0x1f11c60;
    %fork t_46, S_0x1f2b640;
    %jmp t_45;
    .scope S_0x1f2b640;
t_46 ;
    %load/v 8, v0x1f02770_0, 1;
    %jmp/0xz  T_76.0, 8;
    %set/v v0x1f2b730_0, 0, 32;
T_76.2 ;
    %load/v 8, v0x1f2b730_0, 32;
   %cmpi/u 8, 32, 32;
    %jmp/0xz T_76.3, 5;
    %movi 8, 15, 5;
    %ix/getv 3, v0x1f2b730_0;
   %jmp/1 t_47, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f2e8c0, 8, 4;
t_47 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x1f2b730_0, 32;
    %set/v v0x1f2b730_0, 8, 32;
    %jmp T_76.2;
T_76.3 ;
    %jmp T_76.1;
T_76.0 ;
    %load/v 8, v0x1f2f000_0, 1;
    %jmp/0xz  T_76.4, 8;
    %load/v 8, v0x1f2f100_0, 4;
    %ix/getv 3, v0x1f2ef60_0;
    %jmp/1 t_48, 4;
    %ix/load 0, 4, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f2e8c0, 0, 8;
t_48 ;
    %vpi_call 6 44 "$display", $realtime, ": 1reg_status[%d] = %d", v0x1f2ef60_0, v0x1f2f100_0;
T_76.4 ;
    %load/v 8, v0x1f2f080_0, 1;
    %jmp/0xz  T_76.6, 8;
    %load/v 8, v0x1f2f2f0_0, 4;
    %ix/getv 3, v0x1f2f1b0_0;
    %jmp/1 t_49, 4;
    %ix/load 0, 4, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f2e8c0, 0, 8;
t_49 ;
    %vpi_call 6 48 "$display", $realtime, ": 2reg_status[%d] = %d", v0x1f2f1b0_0, v0x1f2f2f0_0;
T_76.6 ;
T_76.1 ;
    %end;
    .scope S_0x1f29b60;
t_45 %join;
    %jmp T_76;
    .thread T_76;
    .scope S_0x1f02bd0;
T_77 ;
    %set/v v0x1f06a10_0, 3, 5;
    %end;
    .thread T_77;
    .scope S_0x1f02bd0;
T_78 ;
    %set/v v0x1f06c00_0, 3, 5;
    %end;
    .thread T_78;
    .scope S_0x1f02bd0;
T_79 ;
    %wait E_0x1f023e0;
    %load/v 8, v0x1f06b40_0, 1;
    %jmp/0xz  T_79.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f06520_0, 0, 0;
    %movi 8, 15, 5;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f06640_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f06eb0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f06c80_0, 0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/v 8, v0x1f06520_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_79.2, 8;
    %fork t_51, S_0x1f04be0;
    %jmp t_50;
    .scope S_0x1f04be0;
t_51 ;
    %delay 1, 0;
    %load/v 8, v0x1f06870_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_79.4, 4;
    %vpi_call 14 55 "$display", $realtime, " %m: %d receive inst:%b", P_0x1f03940, v0x1f067c0_0;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_79.6, 4;
    %load/x1p 8, v0x1f067c0_0, 4;
    %jmp T_79.7;
T_79.6 ;
    %mov 8, 2, 4;
T_79.7 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1f06990_0, 8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f06520_0, 0, 1;
    %load/v 8, v0x1f05f00_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f06640_0, 0, 8;
    %ix/load 1, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_79.8, 4;
    %load/x1p 8, v0x1f067c0_0, 5;
    %jmp T_79.9;
T_79.8 ;
    %mov 8, 2, 5;
T_79.9 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1f06a10_0, 8, 5;
    %load/v 8, v0x1f07020_0, 32;
    %set/v v0x1f056f0_0, 8, 32;
    %load/v 8, v0x1f06910_0, 4;
    %set/v v0x1f05650_0, 8, 4;
    %load/v 8, v0x1f05cc0_0, 480;
    %set/v v0x1f053a0_0, 8, 480;
    %load/v 8, v0x1f05d60_0, 15;
    %set/v v0x1f05460_0, 8, 15;
    %fork TD_CPU.alu_rs\x5B0\x5D.getData, S_0x1f052b0;
    %join;
    %load/v 8, v0x1f055a0_0, 32;
    %set/v v0x1f06040_0, 8, 32;
    %load/v 8, v0x1f05500_0, 4;
    %set/v v0x1f05de0_0, 8, 4;
    %load/v 8, v0x1f06990_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 0, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1f06990_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 1, 5;
    %or 8, 4, 1;
    %load/v 9, v0x1f06990_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 2, 5;
    %or 8, 4, 1;
    %jmp/0xz  T_79.10, 8;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_79.12, 4;
    %load/x1p 8, v0x1f067c0_0, 5;
    %jmp T_79.13;
T_79.12 ;
    %mov 8, 2, 5;
T_79.13 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1f06c00_0, 8, 5;
    %load/v 8, v0x1f06f30_0, 32;
    %set/v v0x1f056f0_0, 8, 32;
    %load/v 8, v0x1f06ac0_0, 4;
    %set/v v0x1f05650_0, 8, 4;
    %load/v 8, v0x1f05cc0_0, 480;
    %set/v v0x1f053a0_0, 8, 480;
    %load/v 8, v0x1f05d60_0, 15;
    %set/v v0x1f05460_0, 8, 15;
    %fork TD_CPU.alu_rs\x5B0\x5D.getData, S_0x1f052b0;
    %join;
    %load/v 8, v0x1f055a0_0, 32;
    %set/v v0x1f060e0_0, 8, 32;
    %load/v 8, v0x1f05500_0, 4;
    %set/v v0x1f05e80_0, 8, 4;
    %jmp T_79.11;
T_79.10 ;
    %load/v 8, v0x1f067c0_0, 18; Select 18 out of 32 bits
    %mov 26, 0, 14;
    %set/v v0x1f060e0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f05e80_0, 8, 4;
T_79.11 ;
    %delay 1, 0;
    %set/v v0x1f06a10_0, 3, 5;
    %set/v v0x1f06c00_0, 3, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f06eb0_0, 0, 0;
T_79.4 ;
    %end;
    .scope S_0x1f02bd0;
t_50 %join;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x1f02bd0;
T_80 ;
    %wait E_0x1e3de00;
    %load/v 8, v0x1f06520_0, 1;
    %jmp/0xz  T_80.0, 8;
    %fork t_53, S_0x1f04a30;
    %jmp t_52;
    .scope S_0x1f04a30;
t_53 ;
    %set/v v0x1f04b20_0, 1, 1;
    %load/v 8, v0x1f05de0_0, 4;
    %set/v v0x1f058c0_0, 8, 4;
    %load/v 8, v0x1f06040_0, 32;
    %set/v v0x1f05980_0, 8, 32;
    %load/v 8, v0x1f05cc0_0, 480;
    %set/v v0x1f05a20_0, 8, 480;
    %load/v 8, v0x1f05d60_0, 15;
    %set/v v0x1f05be0_0, 8, 15;
    %load/v 8, v0x1f04b20_0, 1;
    %set/v v0x1f05ac0_0, 8, 1;
    %fork TD_CPU.alu_rs\x5B0\x5D.checkAndGetData, S_0x1f057d0;
    %join;
    %load/v 8, v0x1f058c0_0, 4;
    %set/v v0x1f05de0_0, 8, 4;
    %load/v 8, v0x1f05980_0, 32;
    %set/v v0x1f06040_0, 8, 32;
    %load/v 8, v0x1f05ac0_0, 1;
    %set/v v0x1f04b20_0, 8, 1;
    %load/v 8, v0x1f05e80_0, 4;
    %set/v v0x1f058c0_0, 8, 4;
    %load/v 8, v0x1f060e0_0, 32;
    %set/v v0x1f05980_0, 8, 32;
    %load/v 8, v0x1f05cc0_0, 480;
    %set/v v0x1f05a20_0, 8, 480;
    %load/v 8, v0x1f05d60_0, 15;
    %set/v v0x1f05be0_0, 8, 15;
    %load/v 8, v0x1f04b20_0, 1;
    %set/v v0x1f05ac0_0, 8, 1;
    %fork TD_CPU.alu_rs\x5B0\x5D.checkAndGetData, S_0x1f057d0;
    %join;
    %load/v 8, v0x1f058c0_0, 4;
    %set/v v0x1f05e80_0, 8, 4;
    %load/v 8, v0x1f05980_0, 32;
    %set/v v0x1f060e0_0, 8, 32;
    %load/v 8, v0x1f05ac0_0, 1;
    %set/v v0x1f04b20_0, 8, 1;
    %load/v 8, v0x1f04b20_0, 1;
    %jmp/0xz  T_80.2, 8;
    %load/v 8, v0x1f06990_0, 4;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_80.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_80.5, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_80.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_80.7, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_80.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_80.9, 6;
    %jmp T_80.11;
T_80.4 ;
    %delay 1, 0;
    %load/v 8, v0x1f06040_0, 32;
    %load/v 40, v0x1f060e0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1f06c80_0, 8, 32;
    %jmp T_80.11;
T_80.5 ;
    %delay 1, 0;
    %load/v 8, v0x1f06040_0, 32;
    %load/v 40, v0x1f060e0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1f06c80_0, 8, 32;
    %jmp T_80.11;
T_80.6 ;
    %delay 1, 0;
    %load/v 8, v0x1f06040_0, 32;
    %load/v 40, v0x1f060e0_0, 32;
    %add 8, 40, 32;
    %set/v v0x1f06c80_0, 8, 32;
    %jmp T_80.11;
T_80.7 ;
    %delay 1, 0;
    %load/v 8, v0x1f06040_0, 32;
    %load/v 40, v0x1f060e0_0, 32;
    %add 8, 40, 32;
    %set/v v0x1f06c80_0, 8, 32;
    %jmp T_80.11;
T_80.8 ;
    %delay 31, 0;
    %load/v 8, v0x1f06040_0, 32;
    %load/v 40, v0x1f060e0_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1f06c80_0, 8, 32;
    %jmp T_80.11;
T_80.9 ;
    %delay 31, 0;
    %load/v 8, v0x1f06040_0, 32;
    %load/v 40, v0x1f060e0_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1f06c80_0, 8, 32;
    %jmp T_80.11;
T_80.11 ;
    %set/v v0x1f06eb0_0, 1, 1;
    %set/v v0x1f06520_0, 0, 1;
    %delay 5, 0;
    %movi 8, 15, 5;
    %set/v v0x1f06640_0, 8, 4;
    %delay 8, 0;
    %set/v v0x1f06eb0_0, 0, 1;
T_80.2 ;
    %end;
    .scope S_0x1f02bd0;
t_52 %join;
T_80.0 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x1efe1e0;
T_81 ;
    %set/v v0x1ef1110_0, 3, 5;
    %end;
    .thread T_81;
    .scope S_0x1efe1e0;
T_82 ;
    %set/v v0x1ef1410_0, 3, 5;
    %end;
    .thread T_82;
    .scope S_0x1efe1e0;
T_83 ;
    %wait E_0x1efc660;
    %load/v 8, v0x1ef12d0_0, 1;
    %jmp/0xz  T_83.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f01ac0_0, 0, 0;
    %movi 8, 15, 5;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f01be0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f02360_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ef1520_0, 0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/v 8, v0x1f01ac0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_83.2, 8;
    %fork t_55, S_0x1efff40;
    %jmp t_54;
    .scope S_0x1efff40;
t_55 ;
    %delay 1, 0;
    %load/v 8, v0x1f02020_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 1, 5;
    %jmp/0xz  T_83.4, 4;
    %vpi_call 14 55 "$display", $realtime, " %m: %d receive inst:%b", P_0x1efeb20, v0x1f01e80_0;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_83.6, 4;
    %load/x1p 8, v0x1f01e80_0, 4;
    %jmp T_83.7;
T_83.6 ;
    %mov 8, 2, 4;
T_83.7 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1ef0d20_0, 8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f01ac0_0, 0, 1;
    %load/v 8, v0x1f01380_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f01be0_0, 0, 8;
    %ix/load 1, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_83.8, 4;
    %load/x1p 8, v0x1f01e80_0, 5;
    %jmp T_83.9;
T_83.8 ;
    %mov 8, 2, 5;
T_83.9 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1ef1110_0, 8, 5;
    %load/v 8, v0x1ef19c0_0, 32;
    %set/v v0x1f00a50_0, 8, 32;
    %load/v 8, v0x1ef1000_0, 4;
    %set/v v0x1f009b0_0, 8, 4;
    %load/v 8, v0x1f01020_0, 480;
    %set/v v0x1f00700_0, 8, 480;
    %load/v 8, v0x1eeffb0_0, 15;
    %set/v v0x1f007c0_0, 8, 15;
    %fork TD_CPU.alu_rs\x5B1\x5D.getData, S_0x1f00610;
    %join;
    %load/v 8, v0x1f00900_0, 32;
    %set/v v0x1ef0440_0, 8, 32;
    %load/v 8, v0x1f00860_0, 4;
    %set/v v0x1ef00c0_0, 8, 4;
    %load/v 8, v0x1ef0d20_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 0, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1ef0d20_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 1, 5;
    %or 8, 4, 1;
    %load/v 9, v0x1ef0d20_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 2, 5;
    %or 8, 4, 1;
    %jmp/0xz  T_83.10, 8;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_83.12, 4;
    %load/x1p 8, v0x1f01e80_0, 5;
    %jmp T_83.13;
T_83.12 ;
    %mov 8, 2, 5;
T_83.13 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1ef1410_0, 8, 5;
    %load/v 8, v0x1ef18d0_0, 32;
    %set/v v0x1f00a50_0, 8, 32;
    %load/v 8, v0x1ef11c0_0, 4;
    %set/v v0x1f009b0_0, 8, 4;
    %load/v 8, v0x1f01020_0, 480;
    %set/v v0x1f00700_0, 8, 480;
    %load/v 8, v0x1eeffb0_0, 15;
    %set/v v0x1f007c0_0, 8, 15;
    %fork TD_CPU.alu_rs\x5B1\x5D.getData, S_0x1f00610;
    %join;
    %load/v 8, v0x1f00900_0, 32;
    %set/v v0x1f01680_0, 8, 32;
    %load/v 8, v0x1f00860_0, 4;
    %set/v v0x1f01300_0, 8, 4;
    %jmp T_83.11;
T_83.10 ;
    %load/v 8, v0x1f01e80_0, 18; Select 18 out of 32 bits
    %mov 26, 0, 14;
    %set/v v0x1f01680_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f01300_0, 8, 4;
T_83.11 ;
    %delay 1, 0;
    %set/v v0x1ef1110_0, 3, 5;
    %set/v v0x1ef1410_0, 3, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f02360_0, 0, 0;
T_83.4 ;
    %end;
    .scope S_0x1efe1e0;
t_54 %join;
T_83.2 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x1efe1e0;
T_84 ;
    %wait E_0x1e3de00;
    %load/v 8, v0x1f01ac0_0, 1;
    %jmp/0xz  T_84.0, 8;
    %fork t_57, S_0x1effd90;
    %jmp t_56;
    .scope S_0x1effd90;
t_57 ;
    %set/v v0x1effe80_0, 1, 1;
    %load/v 8, v0x1ef00c0_0, 4;
    %set/v v0x1f00c20_0, 8, 4;
    %load/v 8, v0x1ef0440_0, 32;
    %set/v v0x1f00ce0_0, 8, 32;
    %load/v 8, v0x1f01020_0, 480;
    %set/v v0x1f00d80_0, 8, 480;
    %load/v 8, v0x1eeffb0_0, 15;
    %set/v v0x1f00f40_0, 8, 15;
    %load/v 8, v0x1effe80_0, 1;
    %set/v v0x1f00e20_0, 8, 1;
    %fork TD_CPU.alu_rs\x5B1\x5D.checkAndGetData, S_0x1f00b30;
    %join;
    %load/v 8, v0x1f00c20_0, 4;
    %set/v v0x1ef00c0_0, 8, 4;
    %load/v 8, v0x1f00ce0_0, 32;
    %set/v v0x1ef0440_0, 8, 32;
    %load/v 8, v0x1f00e20_0, 1;
    %set/v v0x1effe80_0, 8, 1;
    %load/v 8, v0x1f01300_0, 4;
    %set/v v0x1f00c20_0, 8, 4;
    %load/v 8, v0x1f01680_0, 32;
    %set/v v0x1f00ce0_0, 8, 32;
    %load/v 8, v0x1f01020_0, 480;
    %set/v v0x1f00d80_0, 8, 480;
    %load/v 8, v0x1eeffb0_0, 15;
    %set/v v0x1f00f40_0, 8, 15;
    %load/v 8, v0x1effe80_0, 1;
    %set/v v0x1f00e20_0, 8, 1;
    %fork TD_CPU.alu_rs\x5B1\x5D.checkAndGetData, S_0x1f00b30;
    %join;
    %load/v 8, v0x1f00c20_0, 4;
    %set/v v0x1f01300_0, 8, 4;
    %load/v 8, v0x1f00ce0_0, 32;
    %set/v v0x1f01680_0, 8, 32;
    %load/v 8, v0x1f00e20_0, 1;
    %set/v v0x1effe80_0, 8, 1;
    %load/v 8, v0x1effe80_0, 1;
    %jmp/0xz  T_84.2, 8;
    %load/v 8, v0x1ef0d20_0, 4;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_84.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_84.5, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_84.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_84.7, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_84.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_84.9, 6;
    %jmp T_84.11;
T_84.4 ;
    %delay 1, 0;
    %load/v 8, v0x1ef0440_0, 32;
    %load/v 40, v0x1f01680_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1ef1520_0, 8, 32;
    %jmp T_84.11;
T_84.5 ;
    %delay 1, 0;
    %load/v 8, v0x1ef0440_0, 32;
    %load/v 40, v0x1f01680_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1ef1520_0, 8, 32;
    %jmp T_84.11;
T_84.6 ;
    %delay 1, 0;
    %load/v 8, v0x1ef0440_0, 32;
    %load/v 40, v0x1f01680_0, 32;
    %add 8, 40, 32;
    %set/v v0x1ef1520_0, 8, 32;
    %jmp T_84.11;
T_84.7 ;
    %delay 1, 0;
    %load/v 8, v0x1ef0440_0, 32;
    %load/v 40, v0x1f01680_0, 32;
    %add 8, 40, 32;
    %set/v v0x1ef1520_0, 8, 32;
    %jmp T_84.11;
T_84.8 ;
    %delay 31, 0;
    %load/v 8, v0x1ef0440_0, 32;
    %load/v 40, v0x1f01680_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1ef1520_0, 8, 32;
    %jmp T_84.11;
T_84.9 ;
    %delay 31, 0;
    %load/v 8, v0x1ef0440_0, 32;
    %load/v 40, v0x1f01680_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1ef1520_0, 8, 32;
    %jmp T_84.11;
T_84.11 ;
    %set/v v0x1f02360_0, 1, 1;
    %set/v v0x1f01ac0_0, 0, 1;
    %delay 5, 0;
    %movi 8, 15, 5;
    %set/v v0x1f01be0_0, 8, 4;
    %delay 8, 0;
    %set/v v0x1f02360_0, 0, 1;
T_84.2 ;
    %end;
    .scope S_0x1efe1e0;
t_56 %join;
T_84.0 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x1ef9ec0;
T_85 ;
    %set/v v0x1efda50_0, 3, 5;
    %end;
    .thread T_85;
    .scope S_0x1ef9ec0;
T_86 ;
    %set/v v0x1efdc40_0, 3, 5;
    %end;
    .thread T_86;
    .scope S_0x1ef9ec0;
T_87 ;
    %wait E_0x1ef8340;
    %load/v 8, v0x1efdb80_0, 1;
    %jmp/0xz  T_87.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1efd560_0, 0, 0;
    %movi 8, 15, 5;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1efd680_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1efdef0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1efdcc0_0, 0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/v 8, v0x1efd560_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_87.2, 8;
    %fork t_59, S_0x1efbc20;
    %jmp t_58;
    .scope S_0x1efbc20;
t_59 ;
    %delay 1, 0;
    %load/v 8, v0x1efd8b0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 2, 5;
    %jmp/0xz  T_87.4, 4;
    %vpi_call 14 55 "$display", $realtime, " %m: %d receive inst:%b", P_0x1efa800, v0x1efd800_0;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_87.6, 4;
    %load/x1p 8, v0x1efd800_0, 4;
    %jmp T_87.7;
T_87.6 ;
    %mov 8, 2, 4;
T_87.7 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1efd9d0_0, 8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1efd560_0, 0, 1;
    %load/v 8, v0x1efcf40_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1efd680_0, 0, 8;
    %ix/load 1, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_87.8, 4;
    %load/x1p 8, v0x1efd800_0, 5;
    %jmp T_87.9;
T_87.8 ;
    %mov 8, 2, 5;
T_87.9 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1efda50_0, 8, 5;
    %load/v 8, v0x1efe060_0, 32;
    %set/v v0x1efc730_0, 8, 32;
    %load/v 8, v0x1efd950_0, 4;
    %set/v v0x1efc690_0, 8, 4;
    %load/v 8, v0x1efcd00_0, 480;
    %set/v v0x1efc3e0_0, 8, 480;
    %load/v 8, v0x1efcda0_0, 15;
    %set/v v0x1efc4a0_0, 8, 15;
    %fork TD_CPU.alu_rs\x5B2\x5D.getData, S_0x1efc2f0;
    %join;
    %load/v 8, v0x1efc5e0_0, 32;
    %set/v v0x1efd080_0, 8, 32;
    %load/v 8, v0x1efc540_0, 4;
    %set/v v0x1efce20_0, 8, 4;
    %load/v 8, v0x1efd9d0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 0, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1efd9d0_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 1, 5;
    %or 8, 4, 1;
    %load/v 9, v0x1efd9d0_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 2, 5;
    %or 8, 4, 1;
    %jmp/0xz  T_87.10, 8;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_87.12, 4;
    %load/x1p 8, v0x1efd800_0, 5;
    %jmp T_87.13;
T_87.12 ;
    %mov 8, 2, 5;
T_87.13 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1efdc40_0, 8, 5;
    %load/v 8, v0x1efdf70_0, 32;
    %set/v v0x1efc730_0, 8, 32;
    %load/v 8, v0x1efdb00_0, 4;
    %set/v v0x1efc690_0, 8, 4;
    %load/v 8, v0x1efcd00_0, 480;
    %set/v v0x1efc3e0_0, 8, 480;
    %load/v 8, v0x1efcda0_0, 15;
    %set/v v0x1efc4a0_0, 8, 15;
    %fork TD_CPU.alu_rs\x5B2\x5D.getData, S_0x1efc2f0;
    %join;
    %load/v 8, v0x1efc5e0_0, 32;
    %set/v v0x1efd120_0, 8, 32;
    %load/v 8, v0x1efc540_0, 4;
    %set/v v0x1efcec0_0, 8, 4;
    %jmp T_87.11;
T_87.10 ;
    %load/v 8, v0x1efd800_0, 18; Select 18 out of 32 bits
    %mov 26, 0, 14;
    %set/v v0x1efd120_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1efcec0_0, 8, 4;
T_87.11 ;
    %delay 1, 0;
    %set/v v0x1efda50_0, 3, 5;
    %set/v v0x1efdc40_0, 3, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1efdef0_0, 0, 0;
T_87.4 ;
    %end;
    .scope S_0x1ef9ec0;
t_58 %join;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x1ef9ec0;
T_88 ;
    %wait E_0x1e3de00;
    %load/v 8, v0x1efd560_0, 1;
    %jmp/0xz  T_88.0, 8;
    %fork t_61, S_0x1efba70;
    %jmp t_60;
    .scope S_0x1efba70;
t_61 ;
    %set/v v0x1efbb60_0, 1, 1;
    %load/v 8, v0x1efce20_0, 4;
    %set/v v0x1efc900_0, 8, 4;
    %load/v 8, v0x1efd080_0, 32;
    %set/v v0x1efc9c0_0, 8, 32;
    %load/v 8, v0x1efcd00_0, 480;
    %set/v v0x1efca60_0, 8, 480;
    %load/v 8, v0x1efcda0_0, 15;
    %set/v v0x1efcc20_0, 8, 15;
    %load/v 8, v0x1efbb60_0, 1;
    %set/v v0x1efcb00_0, 8, 1;
    %fork TD_CPU.alu_rs\x5B2\x5D.checkAndGetData, S_0x1efc810;
    %join;
    %load/v 8, v0x1efc900_0, 4;
    %set/v v0x1efce20_0, 8, 4;
    %load/v 8, v0x1efc9c0_0, 32;
    %set/v v0x1efd080_0, 8, 32;
    %load/v 8, v0x1efcb00_0, 1;
    %set/v v0x1efbb60_0, 8, 1;
    %load/v 8, v0x1efcec0_0, 4;
    %set/v v0x1efc900_0, 8, 4;
    %load/v 8, v0x1efd120_0, 32;
    %set/v v0x1efc9c0_0, 8, 32;
    %load/v 8, v0x1efcd00_0, 480;
    %set/v v0x1efca60_0, 8, 480;
    %load/v 8, v0x1efcda0_0, 15;
    %set/v v0x1efcc20_0, 8, 15;
    %load/v 8, v0x1efbb60_0, 1;
    %set/v v0x1efcb00_0, 8, 1;
    %fork TD_CPU.alu_rs\x5B2\x5D.checkAndGetData, S_0x1efc810;
    %join;
    %load/v 8, v0x1efc900_0, 4;
    %set/v v0x1efcec0_0, 8, 4;
    %load/v 8, v0x1efc9c0_0, 32;
    %set/v v0x1efd120_0, 8, 32;
    %load/v 8, v0x1efcb00_0, 1;
    %set/v v0x1efbb60_0, 8, 1;
    %load/v 8, v0x1efbb60_0, 1;
    %jmp/0xz  T_88.2, 8;
    %load/v 8, v0x1efd9d0_0, 4;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_88.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_88.5, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_88.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_88.7, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_88.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_88.9, 6;
    %jmp T_88.11;
T_88.4 ;
    %delay 1, 0;
    %load/v 8, v0x1efd080_0, 32;
    %load/v 40, v0x1efd120_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1efdcc0_0, 8, 32;
    %jmp T_88.11;
T_88.5 ;
    %delay 1, 0;
    %load/v 8, v0x1efd080_0, 32;
    %load/v 40, v0x1efd120_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1efdcc0_0, 8, 32;
    %jmp T_88.11;
T_88.6 ;
    %delay 1, 0;
    %load/v 8, v0x1efd080_0, 32;
    %load/v 40, v0x1efd120_0, 32;
    %add 8, 40, 32;
    %set/v v0x1efdcc0_0, 8, 32;
    %jmp T_88.11;
T_88.7 ;
    %delay 1, 0;
    %load/v 8, v0x1efd080_0, 32;
    %load/v 40, v0x1efd120_0, 32;
    %add 8, 40, 32;
    %set/v v0x1efdcc0_0, 8, 32;
    %jmp T_88.11;
T_88.8 ;
    %delay 31, 0;
    %load/v 8, v0x1efd080_0, 32;
    %load/v 40, v0x1efd120_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1efdcc0_0, 8, 32;
    %jmp T_88.11;
T_88.9 ;
    %delay 31, 0;
    %load/v 8, v0x1efd080_0, 32;
    %load/v 40, v0x1efd120_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1efdcc0_0, 8, 32;
    %jmp T_88.11;
T_88.11 ;
    %set/v v0x1efdef0_0, 1, 1;
    %set/v v0x1efd560_0, 0, 1;
    %delay 5, 0;
    %movi 8, 15, 5;
    %set/v v0x1efd680_0, 8, 4;
    %delay 8, 0;
    %set/v v0x1efdef0_0, 0, 1;
T_88.2 ;
    %end;
    .scope S_0x1ef9ec0;
t_60 %join;
T_88.0 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x1ef5ba0;
T_89 ;
    %set/v v0x1ef9730_0, 3, 5;
    %end;
    .thread T_89;
    .scope S_0x1ef5ba0;
T_90 ;
    %set/v v0x1ef9920_0, 3, 5;
    %end;
    .thread T_90;
    .scope S_0x1ef5ba0;
T_91 ;
    %wait E_0x1ef4020;
    %load/v 8, v0x1ef9860_0, 1;
    %jmp/0xz  T_91.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ef9240_0, 0, 0;
    %movi 8, 15, 5;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ef9360_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ef9bd0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ef99a0_0, 0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/v 8, v0x1ef9240_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_91.2, 8;
    %fork t_63, S_0x1ef7900;
    %jmp t_62;
    .scope S_0x1ef7900;
t_63 ;
    %delay 1, 0;
    %load/v 8, v0x1ef9590_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 3, 5;
    %jmp/0xz  T_91.4, 4;
    %vpi_call 14 55 "$display", $realtime, " %m: %d receive inst:%b", P_0x1ef64e0, v0x1ef94e0_0;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_91.6, 4;
    %load/x1p 8, v0x1ef94e0_0, 4;
    %jmp T_91.7;
T_91.6 ;
    %mov 8, 2, 4;
T_91.7 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1ef96b0_0, 8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ef9240_0, 0, 1;
    %load/v 8, v0x1ef8c20_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ef9360_0, 0, 8;
    %ix/load 1, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_91.8, 4;
    %load/x1p 8, v0x1ef94e0_0, 5;
    %jmp T_91.9;
T_91.8 ;
    %mov 8, 2, 5;
T_91.9 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1ef9730_0, 8, 5;
    %load/v 8, v0x1ef9d40_0, 32;
    %set/v v0x1ef8410_0, 8, 32;
    %load/v 8, v0x1ef9630_0, 4;
    %set/v v0x1ef8370_0, 8, 4;
    %load/v 8, v0x1ef89e0_0, 480;
    %set/v v0x1ef80c0_0, 8, 480;
    %load/v 8, v0x1ef8a80_0, 15;
    %set/v v0x1ef8180_0, 8, 15;
    %fork TD_CPU.alu_rs\x5B3\x5D.getData, S_0x1ef7fd0;
    %join;
    %load/v 8, v0x1ef82c0_0, 32;
    %set/v v0x1ef8d60_0, 8, 32;
    %load/v 8, v0x1ef8220_0, 4;
    %set/v v0x1ef8b00_0, 8, 4;
    %load/v 8, v0x1ef96b0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 0, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1ef96b0_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 1, 5;
    %or 8, 4, 1;
    %load/v 9, v0x1ef96b0_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 2, 5;
    %or 8, 4, 1;
    %jmp/0xz  T_91.10, 8;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_91.12, 4;
    %load/x1p 8, v0x1ef94e0_0, 5;
    %jmp T_91.13;
T_91.12 ;
    %mov 8, 2, 5;
T_91.13 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1ef9920_0, 8, 5;
    %load/v 8, v0x1ef9c50_0, 32;
    %set/v v0x1ef8410_0, 8, 32;
    %load/v 8, v0x1ef97e0_0, 4;
    %set/v v0x1ef8370_0, 8, 4;
    %load/v 8, v0x1ef89e0_0, 480;
    %set/v v0x1ef80c0_0, 8, 480;
    %load/v 8, v0x1ef8a80_0, 15;
    %set/v v0x1ef8180_0, 8, 15;
    %fork TD_CPU.alu_rs\x5B3\x5D.getData, S_0x1ef7fd0;
    %join;
    %load/v 8, v0x1ef82c0_0, 32;
    %set/v v0x1ef8e00_0, 8, 32;
    %load/v 8, v0x1ef8220_0, 4;
    %set/v v0x1ef8ba0_0, 8, 4;
    %jmp T_91.11;
T_91.10 ;
    %load/v 8, v0x1ef94e0_0, 18; Select 18 out of 32 bits
    %mov 26, 0, 14;
    %set/v v0x1ef8e00_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1ef8ba0_0, 8, 4;
T_91.11 ;
    %delay 1, 0;
    %set/v v0x1ef9730_0, 3, 5;
    %set/v v0x1ef9920_0, 3, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ef9bd0_0, 0, 0;
T_91.4 ;
    %end;
    .scope S_0x1ef5ba0;
t_62 %join;
T_91.2 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x1ef5ba0;
T_92 ;
    %wait E_0x1e3de00;
    %load/v 8, v0x1ef9240_0, 1;
    %jmp/0xz  T_92.0, 8;
    %fork t_65, S_0x1ef7750;
    %jmp t_64;
    .scope S_0x1ef7750;
t_65 ;
    %set/v v0x1ef7840_0, 1, 1;
    %load/v 8, v0x1ef8b00_0, 4;
    %set/v v0x1ef85e0_0, 8, 4;
    %load/v 8, v0x1ef8d60_0, 32;
    %set/v v0x1ef86a0_0, 8, 32;
    %load/v 8, v0x1ef89e0_0, 480;
    %set/v v0x1ef8740_0, 8, 480;
    %load/v 8, v0x1ef8a80_0, 15;
    %set/v v0x1ef8900_0, 8, 15;
    %load/v 8, v0x1ef7840_0, 1;
    %set/v v0x1ef87e0_0, 8, 1;
    %fork TD_CPU.alu_rs\x5B3\x5D.checkAndGetData, S_0x1ef84f0;
    %join;
    %load/v 8, v0x1ef85e0_0, 4;
    %set/v v0x1ef8b00_0, 8, 4;
    %load/v 8, v0x1ef86a0_0, 32;
    %set/v v0x1ef8d60_0, 8, 32;
    %load/v 8, v0x1ef87e0_0, 1;
    %set/v v0x1ef7840_0, 8, 1;
    %load/v 8, v0x1ef8ba0_0, 4;
    %set/v v0x1ef85e0_0, 8, 4;
    %load/v 8, v0x1ef8e00_0, 32;
    %set/v v0x1ef86a0_0, 8, 32;
    %load/v 8, v0x1ef89e0_0, 480;
    %set/v v0x1ef8740_0, 8, 480;
    %load/v 8, v0x1ef8a80_0, 15;
    %set/v v0x1ef8900_0, 8, 15;
    %load/v 8, v0x1ef7840_0, 1;
    %set/v v0x1ef87e0_0, 8, 1;
    %fork TD_CPU.alu_rs\x5B3\x5D.checkAndGetData, S_0x1ef84f0;
    %join;
    %load/v 8, v0x1ef85e0_0, 4;
    %set/v v0x1ef8ba0_0, 8, 4;
    %load/v 8, v0x1ef86a0_0, 32;
    %set/v v0x1ef8e00_0, 8, 32;
    %load/v 8, v0x1ef87e0_0, 1;
    %set/v v0x1ef7840_0, 8, 1;
    %load/v 8, v0x1ef7840_0, 1;
    %jmp/0xz  T_92.2, 8;
    %load/v 8, v0x1ef96b0_0, 4;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_92.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_92.5, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_92.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_92.7, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_92.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_92.9, 6;
    %jmp T_92.11;
T_92.4 ;
    %delay 1, 0;
    %load/v 8, v0x1ef8d60_0, 32;
    %load/v 40, v0x1ef8e00_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1ef99a0_0, 8, 32;
    %jmp T_92.11;
T_92.5 ;
    %delay 1, 0;
    %load/v 8, v0x1ef8d60_0, 32;
    %load/v 40, v0x1ef8e00_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1ef99a0_0, 8, 32;
    %jmp T_92.11;
T_92.6 ;
    %delay 1, 0;
    %load/v 8, v0x1ef8d60_0, 32;
    %load/v 40, v0x1ef8e00_0, 32;
    %add 8, 40, 32;
    %set/v v0x1ef99a0_0, 8, 32;
    %jmp T_92.11;
T_92.7 ;
    %delay 1, 0;
    %load/v 8, v0x1ef8d60_0, 32;
    %load/v 40, v0x1ef8e00_0, 32;
    %add 8, 40, 32;
    %set/v v0x1ef99a0_0, 8, 32;
    %jmp T_92.11;
T_92.8 ;
    %delay 31, 0;
    %load/v 8, v0x1ef8d60_0, 32;
    %load/v 40, v0x1ef8e00_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1ef99a0_0, 8, 32;
    %jmp T_92.11;
T_92.9 ;
    %delay 31, 0;
    %load/v 8, v0x1ef8d60_0, 32;
    %load/v 40, v0x1ef8e00_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1ef99a0_0, 8, 32;
    %jmp T_92.11;
T_92.11 ;
    %set/v v0x1ef9bd0_0, 1, 1;
    %set/v v0x1ef9240_0, 0, 1;
    %delay 5, 0;
    %movi 8, 15, 5;
    %set/v v0x1ef9360_0, 8, 4;
    %delay 8, 0;
    %set/v v0x1ef9bd0_0, 0, 1;
T_92.2 ;
    %end;
    .scope S_0x1ef5ba0;
t_64 %join;
T_92.0 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x1ef1ce0;
T_93 ;
    %set/v v0x1ef5410_0, 3, 5;
    %end;
    .thread T_93;
    .scope S_0x1ef1ce0;
T_94 ;
    %set/v v0x1ef5600_0, 3, 5;
    %end;
    .thread T_94;
    .scope S_0x1ef1ce0;
T_95 ;
    %wait E_0x1ee7720;
    %load/v 8, v0x1ef5540_0, 1;
    %jmp/0xz  T_95.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ef4f20_0, 0, 0;
    %movi 8, 15, 5;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ef5040_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ef58b0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ef5680_0, 0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/v 8, v0x1ef4f20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_95.2, 8;
    %fork t_67, S_0x1ef35e0;
    %jmp t_66;
    .scope S_0x1ef35e0;
t_67 ;
    %delay 1, 0;
    %load/v 8, v0x1ef5270_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 4, 5;
    %jmp/0xz  T_95.4, 4;
    %vpi_call 14 55 "$display", $realtime, " %m: %d receive inst:%b", P_0x1ef2620, v0x1ef51c0_0;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_95.6, 4;
    %load/x1p 8, v0x1ef51c0_0, 4;
    %jmp T_95.7;
T_95.6 ;
    %mov 8, 2, 4;
T_95.7 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1ef5390_0, 8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ef4f20_0, 0, 1;
    %load/v 8, v0x1ef4900_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ef5040_0, 0, 8;
    %ix/load 1, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_95.8, 4;
    %load/x1p 8, v0x1ef51c0_0, 5;
    %jmp T_95.9;
T_95.8 ;
    %mov 8, 2, 5;
T_95.9 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1ef5410_0, 8, 5;
    %load/v 8, v0x1ef5a20_0, 32;
    %set/v v0x1ef40f0_0, 8, 32;
    %load/v 8, v0x1ef5310_0, 4;
    %set/v v0x1ef4050_0, 8, 4;
    %load/v 8, v0x1ef46c0_0, 480;
    %set/v v0x1ef3da0_0, 8, 480;
    %load/v 8, v0x1ef4760_0, 15;
    %set/v v0x1ef3e60_0, 8, 15;
    %fork TD_CPU.alu_rs\x5B4\x5D.getData, S_0x1ef3cb0;
    %join;
    %load/v 8, v0x1ef3fa0_0, 32;
    %set/v v0x1ef4a40_0, 8, 32;
    %load/v 8, v0x1ef3f00_0, 4;
    %set/v v0x1ef47e0_0, 8, 4;
    %load/v 8, v0x1ef5390_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 0, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1ef5390_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 1, 5;
    %or 8, 4, 1;
    %load/v 9, v0x1ef5390_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 2, 5;
    %or 8, 4, 1;
    %jmp/0xz  T_95.10, 8;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_95.12, 4;
    %load/x1p 8, v0x1ef51c0_0, 5;
    %jmp T_95.13;
T_95.12 ;
    %mov 8, 2, 5;
T_95.13 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1ef5600_0, 8, 5;
    %load/v 8, v0x1ef5930_0, 32;
    %set/v v0x1ef40f0_0, 8, 32;
    %load/v 8, v0x1ef54c0_0, 4;
    %set/v v0x1ef4050_0, 8, 4;
    %load/v 8, v0x1ef46c0_0, 480;
    %set/v v0x1ef3da0_0, 8, 480;
    %load/v 8, v0x1ef4760_0, 15;
    %set/v v0x1ef3e60_0, 8, 15;
    %fork TD_CPU.alu_rs\x5B4\x5D.getData, S_0x1ef3cb0;
    %join;
    %load/v 8, v0x1ef3fa0_0, 32;
    %set/v v0x1ef4ae0_0, 8, 32;
    %load/v 8, v0x1ef3f00_0, 4;
    %set/v v0x1ef4880_0, 8, 4;
    %jmp T_95.11;
T_95.10 ;
    %load/v 8, v0x1ef51c0_0, 18; Select 18 out of 32 bits
    %mov 26, 0, 14;
    %set/v v0x1ef4ae0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1ef4880_0, 8, 4;
T_95.11 ;
    %delay 1, 0;
    %set/v v0x1ef5410_0, 3, 5;
    %set/v v0x1ef5600_0, 3, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ef58b0_0, 0, 0;
T_95.4 ;
    %end;
    .scope S_0x1ef1ce0;
t_66 %join;
T_95.2 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x1ef1ce0;
T_96 ;
    %wait E_0x1e3de00;
    %load/v 8, v0x1ef4f20_0, 1;
    %jmp/0xz  T_96.0, 8;
    %fork t_69, S_0x1ef3430;
    %jmp t_68;
    .scope S_0x1ef3430;
t_69 ;
    %set/v v0x1ef3520_0, 1, 1;
    %load/v 8, v0x1ef47e0_0, 4;
    %set/v v0x1ef42c0_0, 8, 4;
    %load/v 8, v0x1ef4a40_0, 32;
    %set/v v0x1ef4380_0, 8, 32;
    %load/v 8, v0x1ef46c0_0, 480;
    %set/v v0x1ef4420_0, 8, 480;
    %load/v 8, v0x1ef4760_0, 15;
    %set/v v0x1ef45e0_0, 8, 15;
    %load/v 8, v0x1ef3520_0, 1;
    %set/v v0x1ef44c0_0, 8, 1;
    %fork TD_CPU.alu_rs\x5B4\x5D.checkAndGetData, S_0x1ef41d0;
    %join;
    %load/v 8, v0x1ef42c0_0, 4;
    %set/v v0x1ef47e0_0, 8, 4;
    %load/v 8, v0x1ef4380_0, 32;
    %set/v v0x1ef4a40_0, 8, 32;
    %load/v 8, v0x1ef44c0_0, 1;
    %set/v v0x1ef3520_0, 8, 1;
    %load/v 8, v0x1ef4880_0, 4;
    %set/v v0x1ef42c0_0, 8, 4;
    %load/v 8, v0x1ef4ae0_0, 32;
    %set/v v0x1ef4380_0, 8, 32;
    %load/v 8, v0x1ef46c0_0, 480;
    %set/v v0x1ef4420_0, 8, 480;
    %load/v 8, v0x1ef4760_0, 15;
    %set/v v0x1ef45e0_0, 8, 15;
    %load/v 8, v0x1ef3520_0, 1;
    %set/v v0x1ef44c0_0, 8, 1;
    %fork TD_CPU.alu_rs\x5B4\x5D.checkAndGetData, S_0x1ef41d0;
    %join;
    %load/v 8, v0x1ef42c0_0, 4;
    %set/v v0x1ef4880_0, 8, 4;
    %load/v 8, v0x1ef4380_0, 32;
    %set/v v0x1ef4ae0_0, 8, 32;
    %load/v 8, v0x1ef44c0_0, 1;
    %set/v v0x1ef3520_0, 8, 1;
    %load/v 8, v0x1ef3520_0, 1;
    %jmp/0xz  T_96.2, 8;
    %load/v 8, v0x1ef5390_0, 4;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_96.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_96.5, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_96.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_96.7, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_96.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_96.9, 6;
    %jmp T_96.11;
T_96.4 ;
    %delay 1, 0;
    %load/v 8, v0x1ef4a40_0, 32;
    %load/v 40, v0x1ef4ae0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1ef5680_0, 8, 32;
    %jmp T_96.11;
T_96.5 ;
    %delay 1, 0;
    %load/v 8, v0x1ef4a40_0, 32;
    %load/v 40, v0x1ef4ae0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1ef5680_0, 8, 32;
    %jmp T_96.11;
T_96.6 ;
    %delay 1, 0;
    %load/v 8, v0x1ef4a40_0, 32;
    %load/v 40, v0x1ef4ae0_0, 32;
    %add 8, 40, 32;
    %set/v v0x1ef5680_0, 8, 32;
    %jmp T_96.11;
T_96.7 ;
    %delay 1, 0;
    %load/v 8, v0x1ef4a40_0, 32;
    %load/v 40, v0x1ef4ae0_0, 32;
    %add 8, 40, 32;
    %set/v v0x1ef5680_0, 8, 32;
    %jmp T_96.11;
T_96.8 ;
    %delay 31, 0;
    %load/v 8, v0x1ef4a40_0, 32;
    %load/v 40, v0x1ef4ae0_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1ef5680_0, 8, 32;
    %jmp T_96.11;
T_96.9 ;
    %delay 31, 0;
    %load/v 8, v0x1ef4a40_0, 32;
    %load/v 40, v0x1ef4ae0_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1ef5680_0, 8, 32;
    %jmp T_96.11;
T_96.11 ;
    %set/v v0x1ef58b0_0, 1, 1;
    %set/v v0x1ef4f20_0, 0, 1;
    %delay 5, 0;
    %movi 8, 15, 5;
    %set/v v0x1ef5040_0, 8, 4;
    %delay 8, 0;
    %set/v v0x1ef58b0_0, 0, 1;
T_96.2 ;
    %end;
    .scope S_0x1ef1ce0;
t_68 %join;
T_96.0 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x1eed0f0;
T_97 ;
    %set/v v0x1ef1390_0, 3, 5;
    %end;
    .thread T_97;
    .scope S_0x1eed0f0;
T_98 ;
    %set/v v0x1ef14a0_0, 3, 5;
    %end;
    .thread T_98;
    .scope S_0x1eed0f0;
T_99 ;
    %wait E_0x1ee6fc0;
    %load/v 8, v0x1ef15f0_0, 1;
    %jmp/0xz  T_99.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ef0960_0, 0, 0;
    %movi 8, 15, 5;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ef0a80_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ef1850_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ef17d0_0, 0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/v 8, v0x1ef0960_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_99.2, 8;
    %fork t_71, S_0x1eeee30;
    %jmp t_70;
    .scope S_0x1eeee30;
t_71 ;
    %delay 1, 0;
    %load/v 8, v0x1ef0e60_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 5, 5;
    %jmp/0xz  T_99.4, 4;
    %vpi_call 14 55 "$display", $realtime, " %m: %d receive inst:%b", P_0x1eeda30, v0x1ef0f80_0;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_99.6, 4;
    %load/x1p 8, v0x1ef0f80_0, 4;
    %jmp T_99.7;
T_99.6 ;
    %mov 8, 2, 4;
T_99.7 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1ef1090_0, 8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ef0960_0, 0, 1;
    %load/v 8, v0x1ef0270_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ef0a80_0, 0, 8;
    %ix/load 1, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_99.8, 4;
    %load/x1p 8, v0x1ef0f80_0, 5;
    %jmp T_99.9;
T_99.8 ;
    %mov 8, 2, 5;
T_99.9 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1ef1390_0, 8, 5;
    %load/v 8, v0x1ef1a50_0, 32;
    %set/v v0x1eef940_0, 8, 32;
    %load/v 8, v0x1ef0f00_0, 4;
    %set/v v0x1eef8a0_0, 8, 4;
    %load/v 8, v0x1eeff10_0, 480;
    %set/v v0x1eef5f0_0, 8, 480;
    %load/v 8, v0x1ef0040_0, 15;
    %set/v v0x1eef6b0_0, 8, 15;
    %fork TD_CPU.alu_rs\x5B5\x5D.getData, S_0x1eef500;
    %join;
    %load/v 8, v0x1eef7f0_0, 32;
    %set/v v0x1ef04d0_0, 8, 32;
    %load/v 8, v0x1eef750_0, 4;
    %set/v v0x1ef0150_0, 8, 4;
    %load/v 8, v0x1ef1090_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 0, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1ef1090_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 1, 5;
    %or 8, 4, 1;
    %load/v 9, v0x1ef1090_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 2, 5;
    %or 8, 4, 1;
    %jmp/0xz  T_99.10, 8;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_99.12, 4;
    %load/x1p 8, v0x1ef0f80_0, 5;
    %jmp T_99.13;
T_99.12 ;
    %mov 8, 2, 5;
T_99.13 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1ef14a0_0, 8, 5;
    %load/v 8, v0x1ef1bd0_0, 32;
    %set/v v0x1eef940_0, 8, 32;
    %load/v 8, v0x1ef1250_0, 4;
    %set/v v0x1eef8a0_0, 8, 4;
    %load/v 8, v0x1eeff10_0, 480;
    %set/v v0x1eef5f0_0, 8, 480;
    %load/v 8, v0x1ef0040_0, 15;
    %set/v v0x1eef6b0_0, 8, 15;
    %fork TD_CPU.alu_rs\x5B5\x5D.getData, S_0x1eef500;
    %join;
    %load/v 8, v0x1eef7f0_0, 32;
    %set/v v0x1ef0570_0, 8, 32;
    %load/v 8, v0x1eef750_0, 4;
    %set/v v0x1ef01f0_0, 8, 4;
    %jmp T_99.11;
T_99.10 ;
    %load/v 8, v0x1ef0f80_0, 18; Select 18 out of 32 bits
    %mov 26, 0, 14;
    %set/v v0x1ef0570_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1ef01f0_0, 8, 4;
T_99.11 ;
    %delay 1, 0;
    %set/v v0x1ef1390_0, 3, 5;
    %set/v v0x1ef14a0_0, 3, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ef1850_0, 0, 0;
T_99.4 ;
    %end;
    .scope S_0x1eed0f0;
t_70 %join;
T_99.2 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x1eed0f0;
T_100 ;
    %wait E_0x1e3de00;
    %load/v 8, v0x1ef0960_0, 1;
    %jmp/0xz  T_100.0, 8;
    %fork t_73, S_0x1eeec80;
    %jmp t_72;
    .scope S_0x1eeec80;
t_73 ;
    %set/v v0x1eeed70_0, 1, 1;
    %load/v 8, v0x1ef0150_0, 4;
    %set/v v0x1eefb10_0, 8, 4;
    %load/v 8, v0x1ef04d0_0, 32;
    %set/v v0x1eefbd0_0, 8, 32;
    %load/v 8, v0x1eeff10_0, 480;
    %set/v v0x1eefc70_0, 8, 480;
    %load/v 8, v0x1ef0040_0, 15;
    %set/v v0x1eefe30_0, 8, 15;
    %load/v 8, v0x1eeed70_0, 1;
    %set/v v0x1eefd10_0, 8, 1;
    %fork TD_CPU.alu_rs\x5B5\x5D.checkAndGetData, S_0x1eefa20;
    %join;
    %load/v 8, v0x1eefb10_0, 4;
    %set/v v0x1ef0150_0, 8, 4;
    %load/v 8, v0x1eefbd0_0, 32;
    %set/v v0x1ef04d0_0, 8, 32;
    %load/v 8, v0x1eefd10_0, 1;
    %set/v v0x1eeed70_0, 8, 1;
    %load/v 8, v0x1ef01f0_0, 4;
    %set/v v0x1eefb10_0, 8, 4;
    %load/v 8, v0x1ef0570_0, 32;
    %set/v v0x1eefbd0_0, 8, 32;
    %load/v 8, v0x1eeff10_0, 480;
    %set/v v0x1eefc70_0, 8, 480;
    %load/v 8, v0x1ef0040_0, 15;
    %set/v v0x1eefe30_0, 8, 15;
    %load/v 8, v0x1eeed70_0, 1;
    %set/v v0x1eefd10_0, 8, 1;
    %fork TD_CPU.alu_rs\x5B5\x5D.checkAndGetData, S_0x1eefa20;
    %join;
    %load/v 8, v0x1eefb10_0, 4;
    %set/v v0x1ef01f0_0, 8, 4;
    %load/v 8, v0x1eefbd0_0, 32;
    %set/v v0x1ef0570_0, 8, 32;
    %load/v 8, v0x1eefd10_0, 1;
    %set/v v0x1eeed70_0, 8, 1;
    %load/v 8, v0x1eeed70_0, 1;
    %jmp/0xz  T_100.2, 8;
    %load/v 8, v0x1ef1090_0, 4;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_100.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_100.5, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_100.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_100.7, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_100.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_100.9, 6;
    %jmp T_100.11;
T_100.4 ;
    %delay 1, 0;
    %load/v 8, v0x1ef04d0_0, 32;
    %load/v 40, v0x1ef0570_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1ef17d0_0, 8, 32;
    %jmp T_100.11;
T_100.5 ;
    %delay 1, 0;
    %load/v 8, v0x1ef04d0_0, 32;
    %load/v 40, v0x1ef0570_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1ef17d0_0, 8, 32;
    %jmp T_100.11;
T_100.6 ;
    %delay 1, 0;
    %load/v 8, v0x1ef04d0_0, 32;
    %load/v 40, v0x1ef0570_0, 32;
    %add 8, 40, 32;
    %set/v v0x1ef17d0_0, 8, 32;
    %jmp T_100.11;
T_100.7 ;
    %delay 1, 0;
    %load/v 8, v0x1ef04d0_0, 32;
    %load/v 40, v0x1ef0570_0, 32;
    %add 8, 40, 32;
    %set/v v0x1ef17d0_0, 8, 32;
    %jmp T_100.11;
T_100.8 ;
    %delay 31, 0;
    %load/v 8, v0x1ef04d0_0, 32;
    %load/v 40, v0x1ef0570_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1ef17d0_0, 8, 32;
    %jmp T_100.11;
T_100.9 ;
    %delay 31, 0;
    %load/v 8, v0x1ef04d0_0, 32;
    %load/v 40, v0x1ef0570_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1ef17d0_0, 8, 32;
    %jmp T_100.11;
T_100.11 ;
    %set/v v0x1ef1850_0, 1, 1;
    %set/v v0x1ef0960_0, 0, 1;
    %delay 5, 0;
    %movi 8, 15, 5;
    %set/v v0x1ef0a80_0, 8, 4;
    %delay 8, 0;
    %set/v v0x1ef1850_0, 0, 1;
T_100.2 ;
    %end;
    .scope S_0x1eed0f0;
t_72 %join;
T_100.0 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x1ee8f40;
T_101 ;
    %set/v v0x1eec960_0, 3, 5;
    %end;
    .thread T_101;
    .scope S_0x1ee8f40;
T_102 ;
    %set/v v0x1eecb50_0, 3, 5;
    %end;
    .thread T_102;
    .scope S_0x1ee8f40;
T_103 ;
    %wait E_0x1ee3910;
    %load/v 8, v0x1eeca90_0, 1;
    %jmp/0xz  T_103.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1eec470_0, 0, 0;
    %movi 8, 15, 5;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1eec590_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1eece00_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1eecbd0_0, 0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/v 8, v0x1eec470_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_103.2, 8;
    %fork t_75, S_0x1eeab60;
    %jmp t_74;
    .scope S_0x1eeab60;
t_75 ;
    %delay 1, 0;
    %load/v 8, v0x1eec7c0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 6, 5;
    %jmp/0xz  T_103.4, 4;
    %vpi_call 14 55 "$display", $realtime, " %m: %d receive inst:%b", P_0x1ee9880, v0x1eec710_0;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_103.6, 4;
    %load/x1p 8, v0x1eec710_0, 4;
    %jmp T_103.7;
T_103.6 ;
    %mov 8, 2, 4;
T_103.7 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1eec8e0_0, 8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1eec470_0, 0, 1;
    %load/v 8, v0x1eebe50_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1eec590_0, 0, 8;
    %ix/load 1, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_103.8, 4;
    %load/x1p 8, v0x1eec710_0, 5;
    %jmp T_103.9;
T_103.8 ;
    %mov 8, 2, 5;
T_103.9 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1eec960_0, 8, 5;
    %load/v 8, v0x1eecf70_0, 32;
    %set/v v0x1eeb640_0, 8, 32;
    %load/v 8, v0x1eec860_0, 4;
    %set/v v0x1eeb5a0_0, 8, 4;
    %load/v 8, v0x1eebc10_0, 480;
    %set/v v0x1eeb320_0, 8, 480;
    %load/v 8, v0x1eebcb0_0, 15;
    %set/v v0x1eeb3e0_0, 8, 15;
    %fork TD_CPU.alu_rs\x5B6\x5D.getData, S_0x1eeb230;
    %join;
    %load/v 8, v0x1eeb520_0, 32;
    %set/v v0x1eebf90_0, 8, 32;
    %load/v 8, v0x1eeb480_0, 4;
    %set/v v0x1eebd30_0, 8, 4;
    %load/v 8, v0x1eec8e0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 0, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1eec8e0_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 1, 5;
    %or 8, 4, 1;
    %load/v 9, v0x1eec8e0_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 2, 5;
    %or 8, 4, 1;
    %jmp/0xz  T_103.10, 8;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_103.12, 4;
    %load/x1p 8, v0x1eec710_0, 5;
    %jmp T_103.13;
T_103.12 ;
    %mov 8, 2, 5;
T_103.13 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1eecb50_0, 8, 5;
    %load/v 8, v0x1eece80_0, 32;
    %set/v v0x1eeb640_0, 8, 32;
    %load/v 8, v0x1eeca10_0, 4;
    %set/v v0x1eeb5a0_0, 8, 4;
    %load/v 8, v0x1eebc10_0, 480;
    %set/v v0x1eeb320_0, 8, 480;
    %load/v 8, v0x1eebcb0_0, 15;
    %set/v v0x1eeb3e0_0, 8, 15;
    %fork TD_CPU.alu_rs\x5B6\x5D.getData, S_0x1eeb230;
    %join;
    %load/v 8, v0x1eeb520_0, 32;
    %set/v v0x1eec030_0, 8, 32;
    %load/v 8, v0x1eeb480_0, 4;
    %set/v v0x1eebdd0_0, 8, 4;
    %jmp T_103.11;
T_103.10 ;
    %load/v 8, v0x1eec710_0, 18; Select 18 out of 32 bits
    %mov 26, 0, 14;
    %set/v v0x1eec030_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1eebdd0_0, 8, 4;
T_103.11 ;
    %delay 1, 0;
    %set/v v0x1eec960_0, 3, 5;
    %set/v v0x1eecb50_0, 3, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1eece00_0, 0, 0;
T_103.4 ;
    %end;
    .scope S_0x1ee8f40;
t_74 %join;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x1ee8f40;
T_104 ;
    %wait E_0x1e3de00;
    %load/v 8, v0x1eec470_0, 1;
    %jmp/0xz  T_104.0, 8;
    %fork t_77, S_0x1eea9b0;
    %jmp t_76;
    .scope S_0x1eea9b0;
t_77 ;
    %set/v v0x1eeaaa0_0, 1, 1;
    %load/v 8, v0x1eebd30_0, 4;
    %set/v v0x1eeb810_0, 8, 4;
    %load/v 8, v0x1eebf90_0, 32;
    %set/v v0x1eeb8d0_0, 8, 32;
    %load/v 8, v0x1eebc10_0, 480;
    %set/v v0x1eeb970_0, 8, 480;
    %load/v 8, v0x1eebcb0_0, 15;
    %set/v v0x1eebb30_0, 8, 15;
    %load/v 8, v0x1eeaaa0_0, 1;
    %set/v v0x1eeba10_0, 8, 1;
    %fork TD_CPU.alu_rs\x5B6\x5D.checkAndGetData, S_0x1eeb720;
    %join;
    %load/v 8, v0x1eeb810_0, 4;
    %set/v v0x1eebd30_0, 8, 4;
    %load/v 8, v0x1eeb8d0_0, 32;
    %set/v v0x1eebf90_0, 8, 32;
    %load/v 8, v0x1eeba10_0, 1;
    %set/v v0x1eeaaa0_0, 8, 1;
    %load/v 8, v0x1eebdd0_0, 4;
    %set/v v0x1eeb810_0, 8, 4;
    %load/v 8, v0x1eec030_0, 32;
    %set/v v0x1eeb8d0_0, 8, 32;
    %load/v 8, v0x1eebc10_0, 480;
    %set/v v0x1eeb970_0, 8, 480;
    %load/v 8, v0x1eebcb0_0, 15;
    %set/v v0x1eebb30_0, 8, 15;
    %load/v 8, v0x1eeaaa0_0, 1;
    %set/v v0x1eeba10_0, 8, 1;
    %fork TD_CPU.alu_rs\x5B6\x5D.checkAndGetData, S_0x1eeb720;
    %join;
    %load/v 8, v0x1eeb810_0, 4;
    %set/v v0x1eebdd0_0, 8, 4;
    %load/v 8, v0x1eeb8d0_0, 32;
    %set/v v0x1eec030_0, 8, 32;
    %load/v 8, v0x1eeba10_0, 1;
    %set/v v0x1eeaaa0_0, 8, 1;
    %load/v 8, v0x1eeaaa0_0, 1;
    %jmp/0xz  T_104.2, 8;
    %load/v 8, v0x1eec8e0_0, 4;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_104.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_104.5, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_104.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_104.7, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_104.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_104.9, 6;
    %jmp T_104.11;
T_104.4 ;
    %delay 1, 0;
    %load/v 8, v0x1eebf90_0, 32;
    %load/v 40, v0x1eec030_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1eecbd0_0, 8, 32;
    %jmp T_104.11;
T_104.5 ;
    %delay 1, 0;
    %load/v 8, v0x1eebf90_0, 32;
    %load/v 40, v0x1eec030_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1eecbd0_0, 8, 32;
    %jmp T_104.11;
T_104.6 ;
    %delay 1, 0;
    %load/v 8, v0x1eebf90_0, 32;
    %load/v 40, v0x1eec030_0, 32;
    %add 8, 40, 32;
    %set/v v0x1eecbd0_0, 8, 32;
    %jmp T_104.11;
T_104.7 ;
    %delay 1, 0;
    %load/v 8, v0x1eebf90_0, 32;
    %load/v 40, v0x1eec030_0, 32;
    %add 8, 40, 32;
    %set/v v0x1eecbd0_0, 8, 32;
    %jmp T_104.11;
T_104.8 ;
    %delay 31, 0;
    %load/v 8, v0x1eebf90_0, 32;
    %load/v 40, v0x1eec030_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1eecbd0_0, 8, 32;
    %jmp T_104.11;
T_104.9 ;
    %delay 31, 0;
    %load/v 8, v0x1eebf90_0, 32;
    %load/v 40, v0x1eec030_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1eecbd0_0, 8, 32;
    %jmp T_104.11;
T_104.11 ;
    %set/v v0x1eece00_0, 1, 1;
    %set/v v0x1eec470_0, 0, 1;
    %delay 5, 0;
    %movi 8, 15, 5;
    %set/v v0x1eec590_0, 8, 4;
    %delay 8, 0;
    %set/v v0x1eece00_0, 0, 1;
T_104.2 ;
    %end;
    .scope S_0x1ee8f40;
t_76 %join;
T_104.0 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x1ee48d0;
T_105 ;
    %set/v v0x1ee88a0_0, 3, 5;
    %end;
    .thread T_105;
    .scope S_0x1ee48d0;
T_106 ;
    %set/v v0x1ee8920_0, 3, 5;
    %end;
    .thread T_106;
    .scope S_0x1ee48d0;
T_107 ;
    %wait E_0x1ee5400;
    %load/v 8, v0x1ee8a70_0, 1;
    %jmp/0xz  T_107.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee8000_0, 0, 0;
    %movi 8, 15, 5;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ee8120_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee8c50_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ee89a0_0, 0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/v 8, v0x1ee8000_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_107.2, 8;
    %fork t_79, S_0x1ee6580;
    %jmp t_78;
    .scope S_0x1ee6580;
t_79 ;
    %delay 1, 0;
    %load/v 8, v0x1ee83f0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 7, 5;
    %jmp/0xz  T_107.4, 4;
    %vpi_call 14 55 "$display", $realtime, " %m: %d receive inst:%b", P_0x1ee5210, v0x1ee8510_0;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_107.6, 4;
    %load/x1p 8, v0x1ee8510_0, 4;
    %jmp T_107.7;
T_107.6 ;
    %mov 8, 2, 4;
T_107.7 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1ee85e0_0, 8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee8000_0, 0, 1;
    %load/v 8, v0x1ee7940_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ee8120_0, 0, 8;
    %ix/load 1, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_107.8, 4;
    %load/x1p 8, v0x1ee8510_0, 5;
    %jmp T_107.9;
T_107.8 ;
    %mov 8, 2, 5;
T_107.9 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1ee88a0_0, 8, 5;
    %load/v 8, v0x1ee8dc0_0, 32;
    %set/v v0x1ee7090_0, 8, 32;
    %load/v 8, v0x1ee8470_0, 4;
    %set/v v0x1ee6ff0_0, 8, 4;
    %load/v 8, v0x1ee7660_0, 480;
    %set/v v0x1ee6d40_0, 8, 480;
    %load/v 8, v0x1ee7750_0, 15;
    %set/v v0x1ee6e00_0, 8, 15;
    %fork TD_CPU.alu_rs\x5B7\x5D.getData, S_0x1ee6c50;
    %join;
    %load/v 8, v0x1ee6f40_0, 32;
    %set/v v0x1ee7b20_0, 8, 32;
    %load/v 8, v0x1ee6ea0_0, 4;
    %set/v v0x1ee7820_0, 8, 4;
    %load/v 8, v0x1ee85e0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 0, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1ee85e0_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 1, 5;
    %or 8, 4, 1;
    %load/v 9, v0x1ee85e0_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 2, 5;
    %or 8, 4, 1;
    %jmp/0xz  T_107.10, 8;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_107.12, 4;
    %load/x1p 8, v0x1ee8510_0, 5;
    %jmp T_107.13;
T_107.12 ;
    %mov 8, 2, 5;
T_107.13 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1ee8920_0, 8, 5;
    %load/v 8, v0x1ee8cd0_0, 32;
    %set/v v0x1ee7090_0, 8, 32;
    %load/v 8, v0x1ee8760_0, 4;
    %set/v v0x1ee6ff0_0, 8, 4;
    %load/v 8, v0x1ee7660_0, 480;
    %set/v v0x1ee6d40_0, 8, 480;
    %load/v 8, v0x1ee7750_0, 15;
    %set/v v0x1ee6e00_0, 8, 15;
    %fork TD_CPU.alu_rs\x5B7\x5D.getData, S_0x1ee6c50;
    %join;
    %load/v 8, v0x1ee6f40_0, 32;
    %set/v v0x1ee7bc0_0, 8, 32;
    %load/v 8, v0x1ee6ea0_0, 4;
    %set/v v0x1ee78c0_0, 8, 4;
    %jmp T_107.11;
T_107.10 ;
    %load/v 8, v0x1ee8510_0, 18; Select 18 out of 32 bits
    %mov 26, 0, 14;
    %set/v v0x1ee7bc0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1ee78c0_0, 8, 4;
T_107.11 ;
    %delay 1, 0;
    %set/v v0x1ee88a0_0, 3, 5;
    %set/v v0x1ee8920_0, 3, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee8c50_0, 0, 0;
T_107.4 ;
    %end;
    .scope S_0x1ee48d0;
t_78 %join;
T_107.2 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x1ee48d0;
T_108 ;
    %wait E_0x1e3de00;
    %load/v 8, v0x1ee8000_0, 1;
    %jmp/0xz  T_108.0, 8;
    %fork t_81, S_0x1ee63d0;
    %jmp t_80;
    .scope S_0x1ee63d0;
t_81 ;
    %set/v v0x1ee64c0_0, 1, 1;
    %load/v 8, v0x1ee7820_0, 4;
    %set/v v0x1ee7260_0, 8, 4;
    %load/v 8, v0x1ee7b20_0, 32;
    %set/v v0x1ee7320_0, 8, 32;
    %load/v 8, v0x1ee7660_0, 480;
    %set/v v0x1ee73c0_0, 8, 480;
    %load/v 8, v0x1ee7750_0, 15;
    %set/v v0x1ee7580_0, 8, 15;
    %load/v 8, v0x1ee64c0_0, 1;
    %set/v v0x1ee7460_0, 8, 1;
    %fork TD_CPU.alu_rs\x5B7\x5D.checkAndGetData, S_0x1ee7170;
    %join;
    %load/v 8, v0x1ee7260_0, 4;
    %set/v v0x1ee7820_0, 8, 4;
    %load/v 8, v0x1ee7320_0, 32;
    %set/v v0x1ee7b20_0, 8, 32;
    %load/v 8, v0x1ee7460_0, 1;
    %set/v v0x1ee64c0_0, 8, 1;
    %load/v 8, v0x1ee78c0_0, 4;
    %set/v v0x1ee7260_0, 8, 4;
    %load/v 8, v0x1ee7bc0_0, 32;
    %set/v v0x1ee7320_0, 8, 32;
    %load/v 8, v0x1ee7660_0, 480;
    %set/v v0x1ee73c0_0, 8, 480;
    %load/v 8, v0x1ee7750_0, 15;
    %set/v v0x1ee7580_0, 8, 15;
    %load/v 8, v0x1ee64c0_0, 1;
    %set/v v0x1ee7460_0, 8, 1;
    %fork TD_CPU.alu_rs\x5B7\x5D.checkAndGetData, S_0x1ee7170;
    %join;
    %load/v 8, v0x1ee7260_0, 4;
    %set/v v0x1ee78c0_0, 8, 4;
    %load/v 8, v0x1ee7320_0, 32;
    %set/v v0x1ee7bc0_0, 8, 32;
    %load/v 8, v0x1ee7460_0, 1;
    %set/v v0x1ee64c0_0, 8, 1;
    %load/v 8, v0x1ee64c0_0, 1;
    %jmp/0xz  T_108.2, 8;
    %load/v 8, v0x1ee85e0_0, 4;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_108.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_108.5, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_108.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_108.7, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_108.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_108.9, 6;
    %jmp T_108.11;
T_108.4 ;
    %delay 1, 0;
    %load/v 8, v0x1ee7b20_0, 32;
    %load/v 40, v0x1ee7bc0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1ee89a0_0, 8, 32;
    %jmp T_108.11;
T_108.5 ;
    %delay 1, 0;
    %load/v 8, v0x1ee7b20_0, 32;
    %load/v 40, v0x1ee7bc0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1ee89a0_0, 8, 32;
    %jmp T_108.11;
T_108.6 ;
    %delay 1, 0;
    %load/v 8, v0x1ee7b20_0, 32;
    %load/v 40, v0x1ee7bc0_0, 32;
    %add 8, 40, 32;
    %set/v v0x1ee89a0_0, 8, 32;
    %jmp T_108.11;
T_108.7 ;
    %delay 1, 0;
    %load/v 8, v0x1ee7b20_0, 32;
    %load/v 40, v0x1ee7bc0_0, 32;
    %add 8, 40, 32;
    %set/v v0x1ee89a0_0, 8, 32;
    %jmp T_108.11;
T_108.8 ;
    %delay 31, 0;
    %load/v 8, v0x1ee7b20_0, 32;
    %load/v 40, v0x1ee7bc0_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1ee89a0_0, 8, 32;
    %jmp T_108.11;
T_108.9 ;
    %delay 31, 0;
    %load/v 8, v0x1ee7b20_0, 32;
    %load/v 40, v0x1ee7bc0_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1ee89a0_0, 8, 32;
    %jmp T_108.11;
T_108.11 ;
    %set/v v0x1ee8c50_0, 1, 1;
    %set/v v0x1ee8000_0, 0, 1;
    %delay 5, 0;
    %movi 8, 15, 5;
    %set/v v0x1ee8120_0, 8, 4;
    %delay 8, 0;
    %set/v v0x1ee8c50_0, 0, 1;
T_108.2 ;
    %end;
    .scope S_0x1ee48d0;
t_80 %join;
T_108.0 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x1d32a90;
T_109 ;
    %set/v v0x1ee3f80_0, 3, 5;
    %end;
    .thread T_109;
    .scope S_0x1d32a90;
T_110 ;
    %set/v v0x1ee41d0_0, 3, 5;
    %end;
    .thread T_110;
    .scope S_0x1d32a90;
T_111 ;
    %set/v v0x1ee40e0_0, 3, 5;
    %end;
    .thread T_111;
    .scope S_0x1d32a90;
T_112 ;
    %set/v v0x1ee44e0_0, 0, 32;
    %end;
    .thread T_112;
    .scope S_0x1d32a90;
T_113 ;
    %set/v v0x1ee3b10_0, 0, 32;
    %end;
    .thread T_113;
    .scope S_0x1d32a90;
T_114 ;
    %wait E_0x1cb1650;
    %load/v 8, v0x1ee4350_0, 1;
    %jmp/0xz  T_114.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee36f0_0, 0, 0;
    %movi 8, 15, 5;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ee3c40_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee43d0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ee44e0_0, 0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/v 8, v0x1ee36f0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_114.2, 8;
    %fork t_83, S_0x1dfbc40;
    %jmp t_82;
    .scope S_0x1dfbc40;
t_83 ;
    %delay 1, 0;
    %load/v 8, v0x1ee3b90_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 9, 6;
    %jmp/0xz  T_114.4, 4;
    %vpi_call 15 58 "$display", $realtime, ": %d receive inst:%b", P_0x1ee23f8, v0x1ee3d80_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee36f0_0, 0, 1;
    %load/v 8, v0x1ee3060_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ee3c40_0, 0, 8;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_114.6, 4;
    %load/x1p 8, v0x1ee3d80_0, 4;
    %jmp T_114.7;
T_114.6 ;
    %mov 8, 2, 4;
T_114.7 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1ee3cf0_0, 8, 4;
    %ix/load 1, 23, 0;
    %mov 4, 0, 1;
    %jmp/1 T_114.8, 4;
    %load/x1p 8, v0x1ee3d80_0, 5;
    %jmp T_114.9;
T_114.8 ;
    %mov 8, 2, 5;
T_114.9 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1ee3f80_0, 8, 5;
    %ix/load 1, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_114.10, 4;
    %load/x1p 8, v0x1ee3d80_0, 5;
    %jmp T_114.11;
T_114.10 ;
    %mov 8, 2, 5;
T_114.11 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1ee41d0_0, 8, 5;
    %load/v 8, v0x1ee4690_0, 32;
    %set/v v0x1ee27c0_0, 8, 32;
    %load/v 8, v0x1ee3ed0_0, 4;
    %set/v v0x1ee2720_0, 8, 4;
    %load/v 8, v0x1ee2d90_0, 480;
    %set/v v0x1ee2520_0, 8, 480;
    %load/v 8, v0x1ee2e30_0, 15;
    %set/v v0x1ee25a0_0, 8, 15;
    %fork TD_CPU.store_rs\x5B0\x5D.getData, S_0x1ee2430;
    %join;
    %load/v 8, v0x1ee26a0_0, 32;
    %set/v v0x1ee31d0_0, 8, 32;
    %load/v 8, v0x1ee2620_0, 4;
    %set/v v0x1ee2eb0_0, 8, 4;
    %load/v 8, v0x1ee4710_0, 32;
    %set/v v0x1ee27c0_0, 8, 32;
    %load/v 8, v0x1ee3e30_0, 4;
    %set/v v0x1ee2720_0, 8, 4;
    %load/v 8, v0x1ee2d90_0, 480;
    %set/v v0x1ee2520_0, 8, 480;
    %load/v 8, v0x1ee2e30_0, 15;
    %set/v v0x1ee25a0_0, 8, 15;
    %fork TD_CPU.store_rs\x5B0\x5D.getData, S_0x1ee2430;
    %join;
    %load/v 8, v0x1ee26a0_0, 32;
    %set/v v0x1ee32a0_0, 8, 32;
    %load/v 8, v0x1ee2620_0, 4;
    %set/v v0x1ee2f30_0, 8, 4;
    %load/v 8, v0x1ee3cf0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 4, 5;
    %jmp/0xz  T_114.12, 6;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_114.14, 4;
    %load/x1p 8, v0x1ee3d80_0, 5;
    %jmp T_114.15;
T_114.14 ;
    %mov 8, 2, 5;
T_114.15 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1ee40e0_0, 8, 5;
    %load/v 8, v0x1ee4560_0, 32;
    %set/v v0x1ee27c0_0, 8, 32;
    %load/v 8, v0x1ee4060_0, 4;
    %set/v v0x1ee2720_0, 8, 4;
    %load/v 8, v0x1ee2d90_0, 480;
    %set/v v0x1ee2520_0, 8, 480;
    %load/v 8, v0x1ee2e30_0, 15;
    %set/v v0x1ee25a0_0, 8, 15;
    %fork TD_CPU.store_rs\x5B0\x5D.getData, S_0x1ee2430;
    %join;
    %load/v 8, v0x1ee26a0_0, 32;
    %set/v v0x1ee3320_0, 8, 32;
    %load/v 8, v0x1ee2620_0, 4;
    %set/v v0x1ee2fe0_0, 8, 4;
    %jmp T_114.13;
T_114.12 ;
    %load/v 8, v0x1ee3d80_0, 18; Select 18 out of 32 bits
    %mov 26, 0, 14;
    %set/v v0x1ee3320_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1ee2fe0_0, 8, 4;
T_114.13 ;
    %delay 1, 0;
    %set/v v0x1ee3f80_0, 3, 5;
    %set/v v0x1ee41d0_0, 3, 5;
    %set/v v0x1ee40e0_0, 3, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ee43d0_0, 0, 0;
T_114.4 ;
    %end;
    .scope S_0x1d32a90;
t_82 %join;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x1d32a90;
T_115 ;
    %wait E_0x1e3de00;
    %load/v 8, v0x1ee36f0_0, 1;
    %jmp/0xz  T_115.0, 8;
    %fork t_85, S_0x1c90d90;
    %jmp t_84;
    .scope S_0x1c90d90;
t_85 ;
    %set/v v0x1c90e80_0, 1, 1;
    %load/v 8, v0x1ee2f30_0, 4;
    %set/v v0x1ee2990_0, 8, 4;
    %load/v 8, v0x1ee32a0_0, 32;
    %set/v v0x1ee2a50_0, 8, 32;
    %load/v 8, v0x1ee2d90_0, 480;
    %set/v v0x1ee2af0_0, 8, 480;
    %load/v 8, v0x1ee2e30_0, 15;
    %set/v v0x1ee2cb0_0, 8, 15;
    %load/v 8, v0x1c90e80_0, 1;
    %set/v v0x1ee2b90_0, 8, 1;
    %fork TD_CPU.store_rs\x5B0\x5D.checkAndGetData, S_0x1ee28a0;
    %join;
    %load/v 8, v0x1ee2990_0, 4;
    %set/v v0x1ee2f30_0, 8, 4;
    %load/v 8, v0x1ee2a50_0, 32;
    %set/v v0x1ee32a0_0, 8, 32;
    %load/v 8, v0x1ee2b90_0, 1;
    %set/v v0x1c90e80_0, 8, 1;
    %load/v 8, v0x1ee2fe0_0, 4;
    %set/v v0x1ee2990_0, 8, 4;
    %load/v 8, v0x1ee3320_0, 32;
    %set/v v0x1ee2a50_0, 8, 32;
    %load/v 8, v0x1ee2d90_0, 480;
    %set/v v0x1ee2af0_0, 8, 480;
    %load/v 8, v0x1ee2e30_0, 15;
    %set/v v0x1ee2cb0_0, 8, 15;
    %load/v 8, v0x1c90e80_0, 1;
    %set/v v0x1ee2b90_0, 8, 1;
    %fork TD_CPU.store_rs\x5B0\x5D.checkAndGetData, S_0x1ee28a0;
    %join;
    %load/v 8, v0x1ee2990_0, 4;
    %set/v v0x1ee2fe0_0, 8, 4;
    %load/v 8, v0x1ee2a50_0, 32;
    %set/v v0x1ee3320_0, 8, 32;
    %load/v 8, v0x1ee2b90_0, 1;
    %set/v v0x1c90e80_0, 8, 1;
    %load/v 8, v0x1ee2eb0_0, 4;
    %set/v v0x1ee2990_0, 8, 4;
    %load/v 8, v0x1ee31d0_0, 32;
    %set/v v0x1ee2a50_0, 8, 32;
    %load/v 8, v0x1ee2d90_0, 480;
    %set/v v0x1ee2af0_0, 8, 480;
    %load/v 8, v0x1ee2e30_0, 15;
    %set/v v0x1ee2cb0_0, 8, 15;
    %load/v 8, v0x1c90e80_0, 1;
    %set/v v0x1ee2b90_0, 8, 1;
    %fork TD_CPU.store_rs\x5B0\x5D.checkAndGetData, S_0x1ee28a0;
    %join;
    %load/v 8, v0x1ee2990_0, 4;
    %set/v v0x1ee2eb0_0, 8, 4;
    %load/v 8, v0x1ee2a50_0, 32;
    %set/v v0x1ee31d0_0, 8, 32;
    %load/v 8, v0x1ee2b90_0, 1;
    %set/v v0x1c90e80_0, 8, 1;
    %load/v 8, v0x1c90e80_0, 1;
    %jmp/0xz  T_115.2, 8;
    %delay 1, 0;
    %load/v 8, v0x1ee32a0_0, 32;
    %load/v 40, v0x1ee3320_0, 32;
    %add 8, 40, 32;
    %set/v v0x1ee44e0_0, 8, 32;
    %load/v 8, v0x1ee31d0_0, 32;
    %set/v v0x1ee3b10_0, 8, 32;
    %set/v v0x1ee43d0_0, 1, 1;
    %set/v v0x1ee36f0_0, 0, 1;
    %delay 5, 0;
    %movi 8, 15, 5;
    %set/v v0x1ee3c40_0, 8, 4;
    %delay 8, 0;
    %set/v v0x1ee43d0_0, 0, 1;
T_115.2 ;
    %end;
    .scope S_0x1d32a90;
t_84 %join;
T_115.0 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x1ca9550;
T_116 ;
    %set/v v0x1d57090_0, 3, 5;
    %end;
    .thread T_116;
    .scope S_0x1ca9550;
T_117 ;
    %set/v v0x1d56f30_0, 3, 5;
    %end;
    .thread T_117;
    .scope S_0x1ca9550;
T_118 ;
    %set/v v0x1d43950_0, 3, 5;
    %end;
    .thread T_118;
    .scope S_0x1ca9550;
T_119 ;
    %set/v v0x1d43850_0, 0, 32;
    %end;
    .thread T_119;
    .scope S_0x1ca9550;
T_120 ;
    %set/v v0x1c7a0a0_0, 0, 32;
    %end;
    .thread T_120;
    .scope S_0x1ca9550;
T_121 ;
    %wait E_0x1e9c890;
    %load/v 8, v0x1d439d0_0, 1;
    %jmp/0xz  T_121.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dfd410_0, 0, 0;
    %movi 8, 15, 5;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1cbb0c0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d438d0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d43850_0, 0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/v 8, v0x1dfd410_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_121.2, 8;
    %fork t_87, S_0x1e3f8b0;
    %jmp t_86;
    .scope S_0x1e3f8b0;
t_87 ;
    %delay 1, 0;
    %load/v 8, v0x1cbb160_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 10, 6;
    %jmp/0xz  T_121.4, 4;
    %vpi_call 15 58 "$display", $realtime, ": %d receive inst:%b", P_0x1ee1b48, v0x1cbb200_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dfd410_0, 0, 1;
    %load/v 8, v0x1dfe950_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1cbb0c0_0, 0, 8;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_121.6, 4;
    %load/x1p 8, v0x1cbb200_0, 4;
    %jmp T_121.7;
T_121.6 ;
    %mov 8, 2, 4;
T_121.7 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1c7a120_0, 8, 4;
    %ix/load 1, 23, 0;
    %mov 4, 0, 1;
    %jmp/1 T_121.8, 4;
    %load/x1p 8, v0x1cbb200_0, 5;
    %jmp T_121.9;
T_121.8 ;
    %mov 8, 2, 5;
T_121.9 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1d57090_0, 8, 5;
    %ix/load 1, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_121.10, 4;
    %load/x1p 8, v0x1cbb200_0, 5;
    %jmp T_121.11;
T_121.10 ;
    %mov 8, 2, 5;
T_121.11 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1d56f30_0, 8, 5;
    %load/v 8, v0x1d1dbf0_0, 32;
    %set/v v0x1e02ea0_0, 8, 32;
    %load/v 8, v0x1d56eb0_0, 4;
    %set/v v0x1e02e00_0, 8, 4;
    %load/v 8, v0x1db3750_0, 480;
    %set/v v0x1ed0db0_0, 8, 480;
    %load/v 8, v0x1db4090_0, 15;
    %set/v v0x1ed0e70_0, 8, 15;
    %fork TD_CPU.store_rs\x5B1\x5D.getData, S_0x1ed1100;
    %join;
    %load/v 8, v0x1e413b0_0, 32;
    %set/v v0x1dfb9e0_0, 8, 32;
    %load/v 8, v0x1e41310_0, 4;
    %set/v v0x1db4130_0, 8, 4;
    %load/v 8, v0x1d1da50_0, 32;
    %set/v v0x1e02ea0_0, 8, 32;
    %load/v 8, v0x1cbb280_0, 4;
    %set/v v0x1e02e00_0, 8, 4;
    %load/v 8, v0x1db3750_0, 480;
    %set/v v0x1ed0db0_0, 8, 480;
    %load/v 8, v0x1db4090_0, 15;
    %set/v v0x1ed0e70_0, 8, 15;
    %fork TD_CPU.store_rs\x5B1\x5D.getData, S_0x1ed1100;
    %join;
    %load/v 8, v0x1e413b0_0, 32;
    %set/v v0x1dfedd0_0, 8, 32;
    %load/v 8, v0x1e41310_0, 4;
    %set/v v0x1db41d0_0, 8, 4;
    %load/v 8, v0x1c7a120_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 4, 5;
    %jmp/0xz  T_121.12, 6;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_121.14, 4;
    %load/x1p 8, v0x1cbb200_0, 5;
    %jmp T_121.15;
T_121.14 ;
    %mov 8, 2, 5;
T_121.15 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1d43950_0, 8, 5;
    %load/v 8, v0x1d1dad0_0, 32;
    %set/v v0x1e02ea0_0, 8, 32;
    %load/v 8, v0x1d57010_0, 4;
    %set/v v0x1e02e00_0, 8, 4;
    %load/v 8, v0x1db3750_0, 480;
    %set/v v0x1ed0db0_0, 8, 480;
    %load/v 8, v0x1db4090_0, 15;
    %set/v v0x1ed0e70_0, 8, 15;
    %fork TD_CPU.store_rs\x5B1\x5D.getData, S_0x1ed1100;
    %join;
    %load/v 8, v0x1e413b0_0, 32;
    %set/v v0x1dfee70_0, 8, 32;
    %load/v 8, v0x1e41310_0, 4;
    %set/v v0x1dfe8d0_0, 8, 4;
    %jmp T_121.13;
T_121.12 ;
    %load/v 8, v0x1cbb200_0, 18; Select 18 out of 32 bits
    %mov 26, 0, 14;
    %set/v v0x1dfee70_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1dfe8d0_0, 8, 4;
T_121.13 ;
    %delay 1, 0;
    %set/v v0x1d57090_0, 3, 5;
    %set/v v0x1d56f30_0, 3, 5;
    %set/v v0x1d43950_0, 3, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d438d0_0, 0, 0;
T_121.4 ;
    %end;
    .scope S_0x1ca9550;
t_86 %join;
T_121.2 ;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x1ca9550;
T_122 ;
    %wait E_0x1e3de00;
    %load/v 8, v0x1dfd410_0, 1;
    %jmp/0xz  T_122.0, 8;
    %fork t_89, S_0x1ca93a0;
    %jmp t_88;
    .scope S_0x1ca93a0;
t_89 ;
    %set/v v0x1dfbb30_0, 1, 1;
    %load/v 8, v0x1db41d0_0, 4;
    %set/v v0x1e3eca0_0, 8, 4;
    %load/v 8, v0x1dfedd0_0, 32;
    %set/v v0x1e3ed40_0, 8, 32;
    %load/v 8, v0x1db3750_0, 480;
    %set/v v0x1db2290_0, 8, 480;
    %load/v 8, v0x1db4090_0, 15;
    %set/v v0x1db36b0_0, 8, 15;
    %load/v 8, v0x1dfbb30_0, 1;
    %set/v v0x1db2330_0, 8, 1;
    %fork TD_CPU.store_rs\x5B1\x5D.checkAndGetData, S_0x1e02510;
    %join;
    %load/v 8, v0x1e3eca0_0, 4;
    %set/v v0x1db41d0_0, 8, 4;
    %load/v 8, v0x1e3ed40_0, 32;
    %set/v v0x1dfedd0_0, 8, 32;
    %load/v 8, v0x1db2330_0, 1;
    %set/v v0x1dfbb30_0, 8, 1;
    %load/v 8, v0x1dfe8d0_0, 4;
    %set/v v0x1e3eca0_0, 8, 4;
    %load/v 8, v0x1dfee70_0, 32;
    %set/v v0x1e3ed40_0, 8, 32;
    %load/v 8, v0x1db3750_0, 480;
    %set/v v0x1db2290_0, 8, 480;
    %load/v 8, v0x1db4090_0, 15;
    %set/v v0x1db36b0_0, 8, 15;
    %load/v 8, v0x1dfbb30_0, 1;
    %set/v v0x1db2330_0, 8, 1;
    %fork TD_CPU.store_rs\x5B1\x5D.checkAndGetData, S_0x1e02510;
    %join;
    %load/v 8, v0x1e3eca0_0, 4;
    %set/v v0x1dfe8d0_0, 8, 4;
    %load/v 8, v0x1e3ed40_0, 32;
    %set/v v0x1dfee70_0, 8, 32;
    %load/v 8, v0x1db2330_0, 1;
    %set/v v0x1dfbb30_0, 8, 1;
    %load/v 8, v0x1db4130_0, 4;
    %set/v v0x1e3eca0_0, 8, 4;
    %load/v 8, v0x1dfb9e0_0, 32;
    %set/v v0x1e3ed40_0, 8, 32;
    %load/v 8, v0x1db3750_0, 480;
    %set/v v0x1db2290_0, 8, 480;
    %load/v 8, v0x1db4090_0, 15;
    %set/v v0x1db36b0_0, 8, 15;
    %load/v 8, v0x1dfbb30_0, 1;
    %set/v v0x1db2330_0, 8, 1;
    %fork TD_CPU.store_rs\x5B1\x5D.checkAndGetData, S_0x1e02510;
    %join;
    %load/v 8, v0x1e3eca0_0, 4;
    %set/v v0x1db4130_0, 8, 4;
    %load/v 8, v0x1e3ed40_0, 32;
    %set/v v0x1dfb9e0_0, 8, 32;
    %load/v 8, v0x1db2330_0, 1;
    %set/v v0x1dfbb30_0, 8, 1;
    %load/v 8, v0x1dfbb30_0, 1;
    %jmp/0xz  T_122.2, 8;
    %delay 1, 0;
    %load/v 8, v0x1dfedd0_0, 32;
    %load/v 40, v0x1dfee70_0, 32;
    %add 8, 40, 32;
    %set/v v0x1d43850_0, 8, 32;
    %load/v 8, v0x1dfb9e0_0, 32;
    %set/v v0x1c7a0a0_0, 8, 32;
    %set/v v0x1d438d0_0, 1, 1;
    %set/v v0x1dfd410_0, 0, 1;
    %delay 5, 0;
    %movi 8, 15, 5;
    %set/v v0x1cbb0c0_0, 8, 4;
    %delay 8, 0;
    %set/v v0x1d438d0_0, 0, 1;
T_122.2 ;
    %end;
    .scope S_0x1ca9550;
t_88 %join;
T_122.0 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x1f25420;
T_123 ;
    %set/v v0x1f29420_0, 3, 5;
    %end;
    .thread T_123;
    .scope S_0x1f25420;
T_124 ;
    %set/v v0x1f29650_0, 3, 5;
    %end;
    .thread T_124;
    .scope S_0x1f25420;
T_125 ;
    %set/v v0x1f28eb0_0, 0, 1;
    %end;
    .thread T_125;
    .scope S_0x1f25420;
T_126 ;
    %wait E_0x1f26000;
    %load/v 8, v0x1f29570_0, 1;
    %jmp/0xz  T_126.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f28b20_0, 0, 0;
    %movi 8, 15, 5;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f01df0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f29940_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f296d0_0, 0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/v 8, v0x1f28b20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_126.2, 8;
    %fork t_91, S_0x1f271e0;
    %jmp t_90;
    .scope S_0x1f271e0;
t_91 ;
    %delay 1, 0;
    %load/v 8, v0x1f28f30_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 11, 6;
    %jmp/0xz  T_126.4, 4;
    %vpi_call 8 65 "$display", $realtime, "%m : %d receive inst:%b", P_0x1f25d88, v0x1f29320_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f28b20_0, 0, 1;
    %load/v 8, v0x1f28500_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f01df0_0, 0, 8;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_126.6, 4;
    %load/x1p 8, v0x1f29320_0, 4;
    %jmp T_126.7;
T_126.6 ;
    %mov 8, 2, 4;
T_126.7 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1f293a0_0, 8, 4;
    %load/v 8, v0x1f293a0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 10, 5;
    %jmp/0xz  T_126.8, 6;
    %load/v 8, v0x1f29320_0, 23; Select 23 out of 32 bits
    %mov 31, 0, 9;
    %set/v v0x1f296d0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f283e0_0, 8, 4;
    %movi 8, 15, 5;
    %set/v v0x1f28480_0, 8, 4;
    %jmp T_126.9;
T_126.8 ;
    %ix/load 1, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_126.10, 4;
    %load/x1p 8, v0x1f29320_0, 5;
    %jmp T_126.11;
T_126.10 ;
    %mov 8, 2, 5;
T_126.11 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1f29420_0, 8, 5;
    %load/v 8, v0x1f298c0_0, 32;
    %set/v v0x1f27cf0_0, 8, 32;
    %load/v 8, v0x1f29260_0, 4;
    %set/v v0x1f27c50_0, 8, 4;
    %load/v 8, v0x1f282c0_0, 480;
    %set/v v0x1f279a0_0, 8, 480;
    %load/v 8, v0x1f28360_0, 15;
    %set/v v0x1f27a60_0, 8, 15;
    %fork TD_CPU.load_rs1.getData, S_0x1f278b0;
    %join;
    %load/v 8, v0x1f27ba0_0, 32;
    %set/v v0x1f28640_0, 8, 32;
    %load/v 8, v0x1f27b00_0, 4;
    %set/v v0x1f283e0_0, 8, 4;
    %load/v 8, v0x1f293a0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 3, 5;
    %jmp/0xz  T_126.12, 6;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_126.14, 4;
    %load/x1p 8, v0x1f29320_0, 5;
    %jmp T_126.15;
T_126.14 ;
    %mov 8, 2, 5;
T_126.15 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1f29650_0, 8, 5;
    %load/v 8, v0x1f29ae0_0, 32;
    %set/v v0x1f27cf0_0, 8, 32;
    %load/v 8, v0x1f294f0_0, 4;
    %set/v v0x1f27c50_0, 8, 4;
    %load/v 8, v0x1f282c0_0, 480;
    %set/v v0x1f279a0_0, 8, 480;
    %load/v 8, v0x1f28360_0, 15;
    %set/v v0x1f27a60_0, 8, 15;
    %fork TD_CPU.load_rs1.getData, S_0x1f278b0;
    %join;
    %load/v 8, v0x1f27ba0_0, 32;
    %set/v v0x1f286e0_0, 8, 32;
    %load/v 8, v0x1f27b00_0, 4;
    %set/v v0x1f28480_0, 8, 4;
    %jmp T_126.13;
T_126.12 ;
    %load/v 8, v0x1f293a0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 8, 5;
    %jmp/0xz  T_126.16, 6;
    %load/v 8, v0x1f29320_0, 18; Select 18 out of 32 bits
    %mov 26, 0, 14;
    %set/v v0x1f286e0_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f28480_0, 8, 4;
T_126.16 ;
T_126.13 ;
T_126.9 ;
    %delay 1, 0;
    %set/v v0x1f29420_0, 3, 5;
    %set/v v0x1f29650_0, 3, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f29940_0, 0, 0;
T_126.4 ;
    %end;
    .scope S_0x1f25420;
t_90 %join;
T_126.2 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x1f25420;
T_127 ;
    %wait E_0x1e3de00;
    %fork t_93, S_0x1f27030;
    %jmp t_92;
    .scope S_0x1f27030;
t_93 ;
    %set/v v0x1f27120_0, 1, 1;
    %load/v 8, v0x1f283e0_0, 4;
    %set/v v0x1f27ec0_0, 8, 4;
    %load/v 8, v0x1f28640_0, 32;
    %set/v v0x1f27f80_0, 8, 32;
    %load/v 8, v0x1f282c0_0, 480;
    %set/v v0x1f28020_0, 8, 480;
    %load/v 8, v0x1f28360_0, 15;
    %set/v v0x1f281e0_0, 8, 15;
    %load/v 8, v0x1f27120_0, 1;
    %set/v v0x1f280c0_0, 8, 1;
    %fork TD_CPU.load_rs1.checkAndGetData, S_0x1f27dd0;
    %join;
    %load/v 8, v0x1f27ec0_0, 4;
    %set/v v0x1f283e0_0, 8, 4;
    %load/v 8, v0x1f27f80_0, 32;
    %set/v v0x1f28640_0, 8, 32;
    %load/v 8, v0x1f280c0_0, 1;
    %set/v v0x1f27120_0, 8, 1;
    %load/v 8, v0x1f28480_0, 4;
    %set/v v0x1f27ec0_0, 8, 4;
    %load/v 8, v0x1f286e0_0, 32;
    %set/v v0x1f27f80_0, 8, 32;
    %load/v 8, v0x1f282c0_0, 480;
    %set/v v0x1f28020_0, 8, 480;
    %load/v 8, v0x1f28360_0, 15;
    %set/v v0x1f281e0_0, 8, 15;
    %load/v 8, v0x1f27120_0, 1;
    %set/v v0x1f280c0_0, 8, 1;
    %fork TD_CPU.load_rs1.checkAndGetData, S_0x1f27dd0;
    %join;
    %load/v 8, v0x1f27ec0_0, 4;
    %set/v v0x1f28480_0, 8, 4;
    %load/v 8, v0x1f27f80_0, 32;
    %set/v v0x1f286e0_0, 8, 32;
    %load/v 8, v0x1f280c0_0, 1;
    %set/v v0x1f27120_0, 8, 1;
    %load/v 8, v0x1f27120_0, 1;
    %jmp/0xz  T_127.0, 8;
    %load/v 8, v0x1f293a0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 8, 5;
    %mov 8, 6, 1;
    %load/v 9, v0x1f293a0_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 3, 5;
    %or 8, 6, 1;
    %jmp/0xz  T_127.2, 8;
    %load/v 8, v0x1f28eb0_0, 1;
    %jmp/0xz  T_127.4, 8;
    %delay 2, 0;
    %load/v 8, v0x1f28d60_0, 32;
    %set/v v0x1f296d0_0, 8, 32;
    %load/v 8, v0x1f28cc0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_127.6, 8;
    %delay 1000, 0;
T_127.6 ;
    %set/v v0x1f28eb0_0, 0, 1;
    %set/v v0x1f27120_0, 1, 1;
    %jmp T_127.5;
T_127.4 ;
    %set/v v0x1f28eb0_0, 1, 1;
    %load/v 8, v0x1f28640_0, 32;
    %load/v 40, v0x1f286e0_0, 32;
    %add 8, 40, 32;
    %set/v v0x1f28c40_0, 8, 32;
    %set/v v0x1f27120_0, 0, 1;
T_127.5 ;
T_127.2 ;
T_127.0 ;
    %load/v 8, v0x1f27120_0, 1;
    %jmp/0xz  T_127.8, 8;
    %set/v v0x1f29940_0, 1, 1;
    %set/v v0x1f28b20_0, 0, 1;
    %vpi_call 8 122 "$display", $realtime, " loader fu: %d freed op = %h", P_0x1f25d88, v0x1f293a0_0;
    %delay 13, 0;
    %set/v v0x1f29940_0, 0, 1;
    %movi 8, 15, 5;
    %set/v v0x1f01df0_0, 8, 4;
T_127.8 ;
    %end;
    .scope S_0x1f25420;
t_92 %join;
    %jmp T_127;
    .thread T_127;
    .scope S_0x1f20dc0;
T_128 ;
    %set/v v0x1f24ce0_0, 3, 5;
    %end;
    .thread T_128;
    .scope S_0x1f20dc0;
T_129 ;
    %set/v v0x1f24f10_0, 3, 5;
    %end;
    .thread T_129;
    .scope S_0x1f20dc0;
T_130 ;
    %set/v v0x1f24850_0, 0, 1;
    %end;
    .thread T_130;
    .scope S_0x1f20dc0;
T_131 ;
    %wait E_0x1f219a0;
    %load/v 8, v0x1f24e30_0, 1;
    %jmp/0xz  T_131.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f244c0_0, 0, 0;
    %movi 8, 15, 5;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f248d0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f25200_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f24f90_0, 0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/v 8, v0x1f244c0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_131.2, 8;
    %fork t_95, S_0x1f22b80;
    %jmp t_94;
    .scope S_0x1f22b80;
t_95 ;
    %delay 1, 0;
    %load/v 8, v0x1f24b20_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 12, 6;
    %jmp/0xz  T_131.4, 4;
    %vpi_call 8 65 "$display", $realtime, "%m : %d receive inst:%b", P_0x1f21728, v0x1f24a70_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f244c0_0, 0, 1;
    %load/v 8, v0x1f23ea0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f248d0_0, 0, 8;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_131.6, 4;
    %load/x1p 8, v0x1f24a70_0, 4;
    %jmp T_131.7;
T_131.6 ;
    %mov 8, 2, 4;
T_131.7 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1f24c60_0, 8, 4;
    %load/v 8, v0x1f24c60_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 10, 5;
    %jmp/0xz  T_131.8, 6;
    %load/v 8, v0x1f24a70_0, 23; Select 23 out of 32 bits
    %mov 31, 0, 9;
    %set/v v0x1f24f90_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f23d80_0, 8, 4;
    %movi 8, 15, 5;
    %set/v v0x1f23e20_0, 8, 4;
    %jmp T_131.9;
T_131.8 ;
    %ix/load 1, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_131.10, 4;
    %load/x1p 8, v0x1f24a70_0, 5;
    %jmp T_131.11;
T_131.10 ;
    %mov 8, 2, 5;
T_131.11 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1f24ce0_0, 8, 5;
    %load/v 8, v0x1f25180_0, 32;
    %set/v v0x1f23690_0, 8, 32;
    %load/v 8, v0x1f24ba0_0, 4;
    %set/v v0x1f235f0_0, 8, 4;
    %load/v 8, v0x1f23c60_0, 480;
    %set/v v0x1f23340_0, 8, 480;
    %load/v 8, v0x1f23d00_0, 15;
    %set/v v0x1f23400_0, 8, 15;
    %fork TD_CPU.load_rs2.getData, S_0x1f23250;
    %join;
    %load/v 8, v0x1f23540_0, 32;
    %set/v v0x1f23fe0_0, 8, 32;
    %load/v 8, v0x1f234a0_0, 4;
    %set/v v0x1f23d80_0, 8, 4;
    %load/v 8, v0x1f24c60_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 3, 5;
    %jmp/0xz  T_131.12, 6;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_131.14, 4;
    %load/x1p 8, v0x1f24a70_0, 5;
    %jmp T_131.15;
T_131.14 ;
    %mov 8, 2, 5;
T_131.15 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1f24f10_0, 8, 5;
    %load/v 8, v0x1f253a0_0, 32;
    %set/v v0x1f23690_0, 8, 32;
    %load/v 8, v0x1f24db0_0, 4;
    %set/v v0x1f235f0_0, 8, 4;
    %load/v 8, v0x1f23c60_0, 480;
    %set/v v0x1f23340_0, 8, 480;
    %load/v 8, v0x1f23d00_0, 15;
    %set/v v0x1f23400_0, 8, 15;
    %fork TD_CPU.load_rs2.getData, S_0x1f23250;
    %join;
    %load/v 8, v0x1f23540_0, 32;
    %set/v v0x1f24080_0, 8, 32;
    %load/v 8, v0x1f234a0_0, 4;
    %set/v v0x1f23e20_0, 8, 4;
    %jmp T_131.13;
T_131.12 ;
    %load/v 8, v0x1f24c60_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 8, 5;
    %jmp/0xz  T_131.16, 6;
    %load/v 8, v0x1f24a70_0, 18; Select 18 out of 32 bits
    %mov 26, 0, 14;
    %set/v v0x1f24080_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f23e20_0, 8, 4;
T_131.16 ;
T_131.13 ;
T_131.9 ;
    %delay 1, 0;
    %set/v v0x1f24ce0_0, 3, 5;
    %set/v v0x1f24f10_0, 3, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f25200_0, 0, 0;
T_131.4 ;
    %end;
    .scope S_0x1f20dc0;
t_94 %join;
T_131.2 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x1f20dc0;
T_132 ;
    %wait E_0x1e3de00;
    %fork t_97, S_0x1f229d0;
    %jmp t_96;
    .scope S_0x1f229d0;
t_97 ;
    %set/v v0x1f22ac0_0, 1, 1;
    %load/v 8, v0x1f23d80_0, 4;
    %set/v v0x1f23860_0, 8, 4;
    %load/v 8, v0x1f23fe0_0, 32;
    %set/v v0x1f23920_0, 8, 32;
    %load/v 8, v0x1f23c60_0, 480;
    %set/v v0x1f239c0_0, 8, 480;
    %load/v 8, v0x1f23d00_0, 15;
    %set/v v0x1f23b80_0, 8, 15;
    %load/v 8, v0x1f22ac0_0, 1;
    %set/v v0x1f23a60_0, 8, 1;
    %fork TD_CPU.load_rs2.checkAndGetData, S_0x1f23770;
    %join;
    %load/v 8, v0x1f23860_0, 4;
    %set/v v0x1f23d80_0, 8, 4;
    %load/v 8, v0x1f23920_0, 32;
    %set/v v0x1f23fe0_0, 8, 32;
    %load/v 8, v0x1f23a60_0, 1;
    %set/v v0x1f22ac0_0, 8, 1;
    %load/v 8, v0x1f23e20_0, 4;
    %set/v v0x1f23860_0, 8, 4;
    %load/v 8, v0x1f24080_0, 32;
    %set/v v0x1f23920_0, 8, 32;
    %load/v 8, v0x1f23c60_0, 480;
    %set/v v0x1f239c0_0, 8, 480;
    %load/v 8, v0x1f23d00_0, 15;
    %set/v v0x1f23b80_0, 8, 15;
    %load/v 8, v0x1f22ac0_0, 1;
    %set/v v0x1f23a60_0, 8, 1;
    %fork TD_CPU.load_rs2.checkAndGetData, S_0x1f23770;
    %join;
    %load/v 8, v0x1f23860_0, 4;
    %set/v v0x1f23e20_0, 8, 4;
    %load/v 8, v0x1f23920_0, 32;
    %set/v v0x1f24080_0, 8, 32;
    %load/v 8, v0x1f23a60_0, 1;
    %set/v v0x1f22ac0_0, 8, 1;
    %load/v 8, v0x1f22ac0_0, 1;
    %jmp/0xz  T_132.0, 8;
    %load/v 8, v0x1f24c60_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 8, 5;
    %mov 8, 6, 1;
    %load/v 9, v0x1f24c60_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 3, 5;
    %or 8, 6, 1;
    %jmp/0xz  T_132.2, 8;
    %load/v 8, v0x1f24850_0, 1;
    %jmp/0xz  T_132.4, 8;
    %delay 2, 0;
    %load/v 8, v0x1f24700_0, 32;
    %set/v v0x1f24f90_0, 8, 32;
    %load/v 8, v0x1f24660_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_132.6, 8;
    %delay 1000, 0;
T_132.6 ;
    %set/v v0x1f24850_0, 0, 1;
    %set/v v0x1f22ac0_0, 1, 1;
    %jmp T_132.5;
T_132.4 ;
    %set/v v0x1f24850_0, 1, 1;
    %load/v 8, v0x1f23fe0_0, 32;
    %load/v 40, v0x1f24080_0, 32;
    %add 8, 40, 32;
    %set/v v0x1f245e0_0, 8, 32;
    %set/v v0x1f22ac0_0, 0, 1;
T_132.5 ;
T_132.2 ;
T_132.0 ;
    %load/v 8, v0x1f22ac0_0, 1;
    %jmp/0xz  T_132.8, 8;
    %set/v v0x1f25200_0, 1, 1;
    %set/v v0x1f244c0_0, 0, 1;
    %vpi_call 8 122 "$display", $realtime, " loader fu: %d freed op = %h", P_0x1f21728, v0x1f24c60_0;
    %delay 13, 0;
    %set/v v0x1f25200_0, 0, 1;
    %movi 8, 15, 5;
    %set/v v0x1f248d0_0, 8, 4;
T_132.8 ;
    %end;
    .scope S_0x1f20dc0;
t_96 %join;
    %jmp T_132;
    .thread T_132;
    .scope S_0x1f1c730;
T_133 ;
    %set/v v0x1f20680_0, 3, 5;
    %end;
    .thread T_133;
    .scope S_0x1f1c730;
T_134 ;
    %set/v v0x1f208b0_0, 3, 5;
    %end;
    .thread T_134;
    .scope S_0x1f1c730;
T_135 ;
    %set/v v0x1f201f0_0, 0, 1;
    %end;
    .thread T_135;
    .scope S_0x1f1c730;
T_136 ;
    %wait E_0x1f1abb0;
    %load/v 8, v0x1f207d0_0, 1;
    %jmp/0xz  T_136.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f1fe60_0, 0, 0;
    %movi 8, 15, 5;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f20270_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f20ba0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f20930_0, 0, 0;
    %jmp T_136.1;
T_136.0 ;
    %load/v 8, v0x1f1fe60_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_136.2, 8;
    %fork t_99, S_0x1f1e520;
    %jmp t_98;
    .scope S_0x1f1e520;
t_99 ;
    %delay 1, 0;
    %load/v 8, v0x1f204c0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 13, 6;
    %jmp/0xz  T_136.4, 4;
    %vpi_call 8 65 "$display", $realtime, "%m : %d receive inst:%b", P_0x1f1d098, v0x1f20410_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f1fe60_0, 0, 1;
    %load/v 8, v0x1f1f840_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f20270_0, 0, 8;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_136.6, 4;
    %load/x1p 8, v0x1f20410_0, 4;
    %jmp T_136.7;
T_136.6 ;
    %mov 8, 2, 4;
T_136.7 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1f20600_0, 8, 4;
    %load/v 8, v0x1f20600_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 10, 5;
    %jmp/0xz  T_136.8, 6;
    %load/v 8, v0x1f20410_0, 23; Select 23 out of 32 bits
    %mov 31, 0, 9;
    %set/v v0x1f20930_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f1f720_0, 8, 4;
    %movi 8, 15, 5;
    %set/v v0x1f1f7c0_0, 8, 4;
    %jmp T_136.9;
T_136.8 ;
    %ix/load 1, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_136.10, 4;
    %load/x1p 8, v0x1f20410_0, 5;
    %jmp T_136.11;
T_136.10 ;
    %mov 8, 2, 5;
T_136.11 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1f20680_0, 8, 5;
    %load/v 8, v0x1f20b20_0, 32;
    %set/v v0x1f1f030_0, 8, 32;
    %load/v 8, v0x1f20540_0, 4;
    %set/v v0x1f1ef90_0, 8, 4;
    %load/v 8, v0x1f1f600_0, 480;
    %set/v v0x1f1ece0_0, 8, 480;
    %load/v 8, v0x1f1f6a0_0, 15;
    %set/v v0x1f1eda0_0, 8, 15;
    %fork TD_CPU.load_rs3.getData, S_0x1f1ebf0;
    %join;
    %load/v 8, v0x1f1eee0_0, 32;
    %set/v v0x1f1f980_0, 8, 32;
    %load/v 8, v0x1f1ee40_0, 4;
    %set/v v0x1f1f720_0, 8, 4;
    %load/v 8, v0x1f20600_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 3, 5;
    %jmp/0xz  T_136.12, 6;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_136.14, 4;
    %load/x1p 8, v0x1f20410_0, 5;
    %jmp T_136.15;
T_136.14 ;
    %mov 8, 2, 5;
T_136.15 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1f208b0_0, 8, 5;
    %load/v 8, v0x1f20d40_0, 32;
    %set/v v0x1f1f030_0, 8, 32;
    %load/v 8, v0x1f20750_0, 4;
    %set/v v0x1f1ef90_0, 8, 4;
    %load/v 8, v0x1f1f600_0, 480;
    %set/v v0x1f1ece0_0, 8, 480;
    %load/v 8, v0x1f1f6a0_0, 15;
    %set/v v0x1f1eda0_0, 8, 15;
    %fork TD_CPU.load_rs3.getData, S_0x1f1ebf0;
    %join;
    %load/v 8, v0x1f1eee0_0, 32;
    %set/v v0x1f1fa20_0, 8, 32;
    %load/v 8, v0x1f1ee40_0, 4;
    %set/v v0x1f1f7c0_0, 8, 4;
    %jmp T_136.13;
T_136.12 ;
    %load/v 8, v0x1f20600_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 8, 5;
    %jmp/0xz  T_136.16, 6;
    %load/v 8, v0x1f20410_0, 18; Select 18 out of 32 bits
    %mov 26, 0, 14;
    %set/v v0x1f1fa20_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f1f7c0_0, 8, 4;
T_136.16 ;
T_136.13 ;
T_136.9 ;
    %delay 1, 0;
    %set/v v0x1f20680_0, 3, 5;
    %set/v v0x1f208b0_0, 3, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f20ba0_0, 0, 0;
T_136.4 ;
    %end;
    .scope S_0x1f1c730;
t_98 %join;
T_136.2 ;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x1f1c730;
T_137 ;
    %wait E_0x1e3de00;
    %fork t_101, S_0x1f1e370;
    %jmp t_100;
    .scope S_0x1f1e370;
t_101 ;
    %set/v v0x1f1e460_0, 1, 1;
    %load/v 8, v0x1f1f720_0, 4;
    %set/v v0x1f1f200_0, 8, 4;
    %load/v 8, v0x1f1f980_0, 32;
    %set/v v0x1f1f2c0_0, 8, 32;
    %load/v 8, v0x1f1f600_0, 480;
    %set/v v0x1f1f360_0, 8, 480;
    %load/v 8, v0x1f1f6a0_0, 15;
    %set/v v0x1f1f520_0, 8, 15;
    %load/v 8, v0x1f1e460_0, 1;
    %set/v v0x1f1f400_0, 8, 1;
    %fork TD_CPU.load_rs3.checkAndGetData, S_0x1f1f110;
    %join;
    %load/v 8, v0x1f1f200_0, 4;
    %set/v v0x1f1f720_0, 8, 4;
    %load/v 8, v0x1f1f2c0_0, 32;
    %set/v v0x1f1f980_0, 8, 32;
    %load/v 8, v0x1f1f400_0, 1;
    %set/v v0x1f1e460_0, 8, 1;
    %load/v 8, v0x1f1f7c0_0, 4;
    %set/v v0x1f1f200_0, 8, 4;
    %load/v 8, v0x1f1fa20_0, 32;
    %set/v v0x1f1f2c0_0, 8, 32;
    %load/v 8, v0x1f1f600_0, 480;
    %set/v v0x1f1f360_0, 8, 480;
    %load/v 8, v0x1f1f6a0_0, 15;
    %set/v v0x1f1f520_0, 8, 15;
    %load/v 8, v0x1f1e460_0, 1;
    %set/v v0x1f1f400_0, 8, 1;
    %fork TD_CPU.load_rs3.checkAndGetData, S_0x1f1f110;
    %join;
    %load/v 8, v0x1f1f200_0, 4;
    %set/v v0x1f1f7c0_0, 8, 4;
    %load/v 8, v0x1f1f2c0_0, 32;
    %set/v v0x1f1fa20_0, 8, 32;
    %load/v 8, v0x1f1f400_0, 1;
    %set/v v0x1f1e460_0, 8, 1;
    %load/v 8, v0x1f1e460_0, 1;
    %jmp/0xz  T_137.0, 8;
    %load/v 8, v0x1f20600_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 8, 5;
    %mov 8, 6, 1;
    %load/v 9, v0x1f20600_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 3, 5;
    %or 8, 6, 1;
    %jmp/0xz  T_137.2, 8;
    %load/v 8, v0x1f201f0_0, 1;
    %jmp/0xz  T_137.4, 8;
    %delay 2, 0;
    %load/v 8, v0x1f200a0_0, 32;
    %set/v v0x1f20930_0, 8, 32;
    %load/v 8, v0x1f20000_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_137.6, 8;
    %delay 1000, 0;
T_137.6 ;
    %set/v v0x1f201f0_0, 0, 1;
    %set/v v0x1f1e460_0, 1, 1;
    %jmp T_137.5;
T_137.4 ;
    %set/v v0x1f201f0_0, 1, 1;
    %load/v 8, v0x1f1f980_0, 32;
    %load/v 40, v0x1f1fa20_0, 32;
    %add 8, 40, 32;
    %set/v v0x1f1ff80_0, 8, 32;
    %set/v v0x1f1e460_0, 0, 1;
T_137.5 ;
T_137.2 ;
T_137.0 ;
    %load/v 8, v0x1f1e460_0, 1;
    %jmp/0xz  T_137.8, 8;
    %set/v v0x1f20ba0_0, 1, 1;
    %set/v v0x1f1fe60_0, 0, 1;
    %vpi_call 8 122 "$display", $realtime, " loader fu: %d freed op = %h", P_0x1f1d098, v0x1f20600_0;
    %delay 13, 0;
    %set/v v0x1f20ba0_0, 0, 1;
    %movi 8, 15, 5;
    %set/v v0x1f20270_0, 8, 4;
T_137.8 ;
    %end;
    .scope S_0x1f1c730;
t_100 %join;
    %jmp T_137;
    .thread T_137;
    .scope S_0x1f18260;
T_138 ;
    %set/v v0x1f1bfa0_0, 3, 5;
    %end;
    .thread T_138;
    .scope S_0x1f18260;
T_139 ;
    %set/v v0x1f1c190_0, 3, 5;
    %end;
    .thread T_139;
    .scope S_0x1f18260;
T_140 ;
    %wait E_0x1f18ff0;
    %load/v 8, v0x1f1c0d0_0, 1;
    %jmp/0xz  T_140.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f1bab0_0, 0, 0;
    %movi 8, 15, 5;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f1bbd0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f1c440_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f1c210_0, 0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/v 8, v0x1f1bab0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_140.2, 8;
    %fork t_103, S_0x1f1a170;
    %jmp t_102;
    .scope S_0x1f1a170;
t_103 ;
    %delay 1, 0;
    %load/v 8, v0x1f1be00_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 8, 6;
    %jmp/0xz  T_140.4, 4;
    %vpi_call 9 57 "$display", $realtime, "%m : %d receive inst:%b %d", P_0x1f18ba0, v0x1f1bd50_0, v0x1f1b490_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f1bab0_0, 0, 1;
    %load/v 8, v0x1f1b490_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f1bbd0_0, 0, 8;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_140.6, 4;
    %load/x1p 8, v0x1f1bd50_0, 4;
    %jmp T_140.7;
T_140.6 ;
    %mov 8, 2, 4;
T_140.7 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1f1bf20_0, 8, 4;
    %ix/load 1, 23, 0;
    %mov 4, 0, 1;
    %jmp/1 T_140.8, 4;
    %load/x1p 8, v0x1f1bd50_0, 5;
    %jmp T_140.9;
T_140.8 ;
    %mov 8, 2, 5;
T_140.9 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1f1bfa0_0, 8, 5;
    %load/v 8, v0x1f1c5b0_0, 32;
    %set/v v0x1f1ac80_0, 8, 32;
    %load/v 8, v0x1f1bea0_0, 4;
    %set/v v0x1f1abe0_0, 8, 4;
    %load/v 8, v0x1f1b250_0, 480;
    %set/v v0x1f1a930_0, 8, 480;
    %load/v 8, v0x1f1b2f0_0, 15;
    %set/v v0x1f1a9f0_0, 8, 15;
    %fork TD_CPU.branch_rs.getData, S_0x1f1a840;
    %join;
    %load/v 8, v0x1f1ab30_0, 32;
    %set/v v0x1f1b5d0_0, 8, 32;
    %load/v 8, v0x1f1aa90_0, 4;
    %set/v v0x1f1b370_0, 8, 4;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_140.10, 4;
    %load/x1p 40, v0x1f1bd50_0, 10;
    %jmp T_140.11;
T_140.10 ;
    %mov 40, 2, 10;
T_140.11 ;
    %mov 8, 40, 10; Move signal select into place
    %mov 18, 0, 22;
    %set/v v0x1f1b670_0, 8, 32;
    %movi 8, 15, 5;
    %set/v v0x1f1b410_0, 8, 4;
    %delay 1, 0;
    %set/v v0x1f1bfa0_0, 3, 5;
    %set/v v0x1f1c190_0, 3, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f1c440_0, 0, 0;
T_140.4 ;
    %end;
    .scope S_0x1f18260;
t_102 %join;
T_140.2 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x1f18260;
T_141 ;
    %wait E_0x1e3de00;
    %fork t_105, S_0x1f19fc0;
    %jmp t_104;
    .scope S_0x1f19fc0;
t_105 ;
    %set/v v0x1f1a0b0_0, 1, 1;
    %load/v 8, v0x1f1b370_0, 4;
    %set/v v0x1f1ae50_0, 8, 4;
    %load/v 8, v0x1f1b5d0_0, 32;
    %set/v v0x1f1af10_0, 8, 32;
    %load/v 8, v0x1f1b250_0, 480;
    %set/v v0x1f1afb0_0, 8, 480;
    %load/v 8, v0x1f1b2f0_0, 15;
    %set/v v0x1f1b170_0, 8, 15;
    %load/v 8, v0x1f1a0b0_0, 1;
    %set/v v0x1f1b050_0, 8, 1;
    %fork TD_CPU.branch_rs.checkAndGetData, S_0x1f1ad60;
    %join;
    %load/v 8, v0x1f1ae50_0, 4;
    %set/v v0x1f1b370_0, 8, 4;
    %load/v 8, v0x1f1af10_0, 32;
    %set/v v0x1f1b5d0_0, 8, 32;
    %load/v 8, v0x1f1b050_0, 1;
    %set/v v0x1f1a0b0_0, 8, 1;
    %load/v 8, v0x1f1b410_0, 4;
    %set/v v0x1f1ae50_0, 8, 4;
    %load/v 8, v0x1f1b670_0, 32;
    %set/v v0x1f1af10_0, 8, 32;
    %load/v 8, v0x1f1b250_0, 480;
    %set/v v0x1f1afb0_0, 8, 480;
    %load/v 8, v0x1f1b2f0_0, 15;
    %set/v v0x1f1b170_0, 8, 15;
    %load/v 8, v0x1f1a0b0_0, 1;
    %set/v v0x1f1b050_0, 8, 1;
    %fork TD_CPU.branch_rs.checkAndGetData, S_0x1f1ad60;
    %join;
    %load/v 8, v0x1f1ae50_0, 4;
    %set/v v0x1f1b410_0, 8, 4;
    %load/v 8, v0x1f1af10_0, 32;
    %set/v v0x1f1b670_0, 8, 32;
    %load/v 8, v0x1f1b050_0, 1;
    %set/v v0x1f1a0b0_0, 8, 1;
    %load/v 8, v0x1f1a0b0_0, 1;
    %jmp/0xz  T_141.0, 8;
    %load/v 40, v0x1f1b670_0, 32;
    %load/v 72, v0x1f1b5d0_0, 32;
    %cmp/u 40, 72, 32;
    %or 5, 4, 1;
    %mov 40, 5, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %set/v v0x1f1c210_0, 8, 32;
    %set/v v0x1f1c440_0, 1, 1;
    %set/v v0x1f1bab0_0, 0, 1;
    %delay 13, 0;
    %set/v v0x1f1c440_0, 0, 1;
    %movi 8, 15, 5;
    %set/v v0x1f1bbd0_0, 8, 4;
T_141.0 ;
    %end;
    .scope S_0x1f18260;
t_104 %join;
    %jmp T_141;
    .thread T_141;
    .scope S_0x1f15050;
T_142 ;
    %wait E_0x1f11c60;
    %load/v 8, v0x1f18110_0, 1;
    %jmp/0xz  T_142.0, 8;
    %ix/load 0, 15, 0;
    %assign/v0 v0x1f17dd0_0, 0, 0;
    %ix/load 0, 480, 0;
    %assign/v0 v0x1f17d50_0, 0, 0;
    %ix/load 0, 480, 0;
    %assign/v0 v0x1f17cb0_0, 0, 0;
    %jmp T_142.1;
T_142.0 ;
    %fork t_107, S_0x1f16ec0;
    %jmp t_106;
    .scope S_0x1f16ec0;
t_107 ;
    %set/v v0x1f16fb0_0, 0, 480;
    %set/v v0x1f17260_0, 0, 15;
    %set/v v0x1f17110_0, 0, 32;
T_142.2 ;
    %load/v 8, v0x1f17110_0, 32;
   %cmpi/u 8, 14, 32;
    %jmp/0xz T_142.3, 5;
    %load/v 8, v0x1f17e50_0, 56;
    %set/v v0x1f177c0_0, 8, 56;
    %load/v 8, v0x1f17110_0, 32;
    %set/v v0x1f17880_0, 8, 32;
    %fork TD_CPU.data_ctrl.readIndex, S_0x1f176d0;
    %join;
    %load/v  8, v0x1f17920_0, 4;
    %set/v v0x1f171b0_0, 8, 4;
    %load/v 8, v0x1f171b0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1f181e0_0, 14;
    %set/v v0x1f17630_0, 9, 14;
    %load/v 9, v0x1f17110_0, 32;
    %set/v v0x1f174d0_0, 9, 32;
    %fork TD_CPU.data_ctrl.readValid, S_0x1f173e0;
    %join;
    %load/v  9, v0x1f17590_0, 1;
    %inv 9, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_142.4, 8;
    %jmp T_142.5;
T_142.4 ;
    %load/v 488, v0x1f18090_0, 448;
    %set/v v0x1f17ab0_0, 488, 448;
    %load/v 488, v0x1f17110_0, 32;
    %set/v v0x1f17b70_0, 488, 32;
    %fork TD_CPU.data_ctrl.readData, S_0x1f179c0;
    %join;
    %load/v  488, v0x1f17c10_0, 32;
    %mov 8, 488, 32;
    %mov 40, 0, 448;
    %set/v v0x1f17070_0, 8, 480;
    %vpi_call 10 36 "$display", $realtime, ":controler: %g %g", v0x1f17110_0, v0x1f17070_0;
    %load/v 8, v0x1f17070_0, 480;
    %load/v 488, v0x1f171b0_0, 4;
    %movi 492, 0, 7;
    %muli 488, 32, 11;
    %ix/get 0, 488, 11;
    %shiftl/i0  8, 480;
    %set/v v0x1f17070_0, 8, 480;
    %load/v 8, v0x1f16fb0_0, 480;
    %load/v 488, v0x1f17070_0, 480;
    %or 8, 488, 480;
    %set/v v0x1f16fb0_0, 8, 480;
    %load/v 23, v0x1f181e0_0, 14;
    %set/v v0x1f17630_0, 23, 14;
    %load/v 23, v0x1f17110_0, 32;
    %set/v v0x1f174d0_0, 23, 32;
    %fork TD_CPU.data_ctrl.readValid, S_0x1f173e0;
    %join;
    %load/v  23, v0x1f17590_0, 1;
    %mov 8, 23, 1;
    %mov 9, 0, 14;
    %set/v v0x1f17300_0, 8, 15;
    %load/v 8, v0x1f17300_0, 15;
    %load/v 23, v0x1f171b0_0, 4;
    %ix/get 0, 23, 4;
    %shiftl/i0  8, 15;
    %set/v v0x1f17300_0, 8, 15;
    %load/v 8, v0x1f17260_0, 15;
    %load/v 23, v0x1f17300_0, 15;
    %or 8, 23, 15;
    %set/v v0x1f17260_0, 8, 15;
T_142.5 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x1f17110_0, 32;
    %set/v v0x1f17110_0, 8, 32;
    %jmp T_142.2;
T_142.3 ;
    %load/v 8, v0x1f16fb0_0, 480;
    %set/v v0x1f17d50_0, 8, 480;
    %load/v 8, v0x1f17260_0, 15;
    %set/v v0x1f17dd0_0, 8, 15;
    %set/v v0x1f16fb0_0, 0, 480;
    %set/v v0x1f17110_0, 0, 32;
T_142.6 ;
    %load/v 8, v0x1f17110_0, 32;
   %cmpi/u 8, 2, 32;
    %jmp/0xz T_142.7, 5;
    %load/v 8, v0x1f17e50_0, 56;
    %set/v v0x1f177c0_0, 8, 56;
    %movi 8, 12, 34;
    %load/v 42, v0x1f17110_0, 32;
    %mov 74, 0, 2;
    %add 8, 42, 34;
    %set/v v0x1f17880_0, 8, 32;
    %fork TD_CPU.data_ctrl.readIndex, S_0x1f176d0;
    %join;
    %load/v  8, v0x1f17920_0, 4;
    %set/v v0x1f171b0_0, 8, 4;
    %load/v 8, v0x1f171b0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_142.8, 4;
    %jmp T_142.9;
T_142.8 ;
    %load/v 488, v0x1f17f00_0, 64;
    %movi 552, 0, 384;
    %set/v v0x1f17ab0_0, 488, 448;
    %load/v 488, v0x1f17110_0, 32;
    %set/v v0x1f17b70_0, 488, 32;
    %fork TD_CPU.data_ctrl.readData, S_0x1f179c0;
    %join;
    %load/v  488, v0x1f17c10_0, 32;
    %mov 8, 488, 32;
    %mov 40, 0, 448;
    %set/v v0x1f17070_0, 8, 480;
    %load/v 8, v0x1f17070_0, 480;
    %load/v 488, v0x1f171b0_0, 4;
    %movi 492, 0, 7;
    %muli 488, 32, 11;
    %ix/get 0, 488, 11;
    %shiftl/i0  8, 480;
    %set/v v0x1f17070_0, 8, 480;
    %load/v 8, v0x1f16fb0_0, 480;
    %load/v 488, v0x1f17070_0, 480;
    %or 8, 488, 480;
    %set/v v0x1f16fb0_0, 8, 480;
T_142.9 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x1f17110_0, 32;
    %set/v v0x1f17110_0, 8, 32;
    %jmp T_142.6;
T_142.7 ;
    %load/v 8, v0x1f16fb0_0, 480;
    %set/v v0x1f17cb0_0, 8, 480;
    %end;
    .scope S_0x1f15050;
t_106 %join;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x1f0bbf0;
T_143 ;
    %fork t_109, S_0x1f0d920;
    %jmp t_108;
    .scope S_0x1f0d920;
t_109 ;
    %set/v v0x1f0da10_0, 0, 32;
T_143.0 ;
    %load/v 8, v0x1f0da10_0, 32;
   %cmpi/u 8, 1024, 32;
    %jmp/0xz T_143.1, 5;
    %ix/getv 3, v0x1f0da10_0;
   %jmp/1 t_110, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f10f60, 0, 32;
t_110 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x1f0da10_0, 32;
    %set/v v0x1f0da10_0, 8, 32;
    %jmp T_143.0;
T_143.1 ;
    %vpi_call 13 26 "$readmemb", "code.bin", v0x1f10f60;
    %end;
    .scope S_0x1f0bbf0;
t_108 %join;
    %end;
    .thread T_143;
    .scope S_0x1f09e90;
T_144 ;
    %set/v v0x1f11410_0, 0, 1;
    %end;
    .thread T_144;
    .scope S_0x1f09e90;
T_145 ;
    %wait E_0x1e3de00;
    %load/v 8, v0x1f112f0_0, 1;
    %jmp/0xz  T_145.0, 8;
    %delay 1, 0;
    %ix/getv 3, v0x1f118e0_0;
    %load/av 8, v0x1f11c90, 18;
    %load/v 26, v0x1f11a60_0, 18;
    %cmp/u 8, 26, 18;
    %jmp/0xz  T_145.2, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f11410_0, 0, 1;
    %load/v 8, v0x1f11960_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f11b60_0, 0, 8;
    %jmp T_145.3;
T_145.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f11410_0, 0, 0;
    %load/v 8, v0x1f11a60_0, 18;
    %ix/getv 3, v0x1f118e0_0;
    %jmp/1 t_111, 4;
    %ix/load 0, 18, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f11c90, 0, 8;
t_111 ;
    %load/v 8, v0x1f119e0_0, 512;
    %ix/getv 3, v0x1f118e0_0;
    %jmp/1 t_112, 4;
    %ix/load 0, 512, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f11250, 0, 8;
t_112 ;
    %load/v 8, v0x1f11960_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f11b60_0, 0, 8;
T_145.3 ;
T_145.0 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x1f07290;
T_146 ;
    %set/v v0x1f14fd0_0, 0, 1;
    %end;
    .thread T_146;
    .scope S_0x1f07290;
T_147 ;
    %set/v v0x1f14f50_0, 0, 1;
    %end;
    .thread T_147;
    .scope S_0x1f07290;
T_148 ;
    %set/v v0x1f14790_0, 3, 5;
    %end;
    .thread T_148;
    .scope S_0x1f07290;
T_149 ;
    %set/v v0x1f146a0_0, 3, 5;
    %end;
    .thread T_149;
    .scope S_0x1f07290;
T_150 ;
    %set/v v0x1f14df0_0, 0, 1;
    %end;
    .thread T_150;
    .scope S_0x1f07290;
T_151 ;
    %set/v v0x1f14e90_0, 0, 1;
    %end;
    .thread T_151;
    .scope S_0x1f07290;
T_152 ;
    %set/v v0x1f14990_0, 1, 14;
    %end;
    .thread T_152;
    .scope S_0x1f07290;
T_153 ;
    %set/v v0x1f144c0_0, 0, 4;
    %end;
    .thread T_153;
    .scope S_0x1f07290;
T_154 ;
    %set/v v0x1f14a10_0, 0, 4;
    %end;
    .thread T_154;
    .scope S_0x1f07290;
T_155 ;
    %set/v v0x1f14080_0, 0, 4;
    %end;
    .thread T_155;
    .scope S_0x1f07290;
T_156 ;
    %set/v v0x1f13fe0_0, 0, 1;
    %end;
    .thread T_156;
    .scope S_0x1f07290;
T_157 ;
    %set/v v0x1f14370_0, 0, 1;
    %end;
    .thread T_157;
    .scope S_0x1f07290;
T_158 ;
    %wait E_0x1f08dc0;
    %load/v 8, v0x1f14b30_0, 1;
    %jmp/0xz  T_158.0, 8;
    %fork t_114, S_0x1f09ce0;
    %jmp t_113;
    .scope S_0x1f09ce0;
t_114 ;
    %set/v v0x1f09dd0_0, 0, 32;
T_158.2 ;
    %load/v 8, v0x1f09dd0_0, 32;
   %cmpi/u 8, 15, 32;
    %jmp/0xz T_158.3, 5;
    %ix/getv 3, v0x1f09dd0_0;
   %jmp/1 t_115, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f13e30, 0, 1;
t_115 ;
    %ix/getv 3, v0x1f09dd0_0;
   %jmp/1 t_116, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f13a20, 0, 1;
t_116 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x1f09dd0_0, 32;
    %set/v v0x1f09dd0_0, 8, 32;
    %jmp T_158.2;
T_158.3 ;
    %set/v v0x1f14810_0, 0, 32;
    %set/v v0x1f14fd0_0, 0, 1;
    %set/v v0x1f14f50_0, 0, 1;
    %set/v v0x1f14df0_0, 0, 1;
    %set/v v0x1f14e90_0, 0, 1;
    %set/v v0x1f144c0_0, 0, 4;
    %set/v v0x1f14a10_0, 0, 4;
    %set/v v0x1f14080_0, 0, 4;
    %set/v v0x1f137a0_0, 1, 4;
    %set/v v0x1f14790_0, 3, 5;
    %set/v v0x1f146a0_0, 3, 5;
    %set/v v0x1f14180_0, 0, 32;
    %set/v v0x1f14370_0, 0, 1;
    %set/v v0x1f14990_0, 1, 14;
    %delay 1, 0;
    %set/v v0x1f14990_0, 0, 14;
    %end;
    .scope S_0x1f07290;
t_113 %join;
    %jmp T_158.1;
T_158.0 ;
    %load/v 8, v0x1f144c0_0, 4;
    %set/v v0x1f12480_0, 8, 4;
    %load/v 8, v0x1f14080_0, 4;
    %set/v v0x1f123c0_0, 8, 4;
    %fork TD_CPU.RB.notFull, S_0x1f122d0;
    %join;
    %load/v  8, v0x1f12520_0, 1;
    %movi 14, 28, 6;
    %ix/getv 3, v0x1f14080_0;
    %jmp/1 T_158.4, 4;
    %ix/get/s 0, 14, 6;
T_158.4 ;
    %load/avx.p 14, v0x1f13cb0, 0;
    %load/avx.p 15, v0x1f13cb0, 0;
    %load/avx.p 16, v0x1f13cb0, 0;
    %load/avx.p 17, v0x1f13cb0, 0;
    %mov 9, 14, 4; Move signal select into place
    %mov 13, 0, 1;
    %cmpi/u 9, 14, 5;
    %inv 6, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_158.5, 8;
    %fork t_118, S_0x1f09b00;
    %jmp t_117;
    .scope S_0x1f09b00;
t_118 ;
    %set/v v0x1f13fe0_0, 1, 1;
    %delay 5, 0;
    %load/v 8, v0x1f143f0_0, 1;
    %jmp/0xz  T_158.7, 8;
    %jmp T_158.8;
T_158.7 ;
    %delay 990, 0;
T_158.8 ;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_158.9, 4;
    %load/x1p 13, v0x1f14620_0, 4;
    %jmp T_158.10;
T_158.9 ;
    %mov 13, 2, 4;
T_158.10 ;
    %mov 8, 13, 4; Move signal select into place
    %mov 12, 0, 1;
    %cmpi/u 8, 11, 5;
    %jmp/0xz  T_158.11, 6;
    %load/v 8, v0x1f14620_0, 28; Select 28 out of 32 bits
    %mov 36, 0, 4;
    %set/v v0x1f14810_0, 8, 32;
    %jmp T_158.12;
T_158.11 ;
    %fork t_120, S_0x1f09bf0;
    %jmp t_119;
    .scope S_0x1f09bf0;
t_120 ;
    %load/v 8, v0x1f14080_0, 4;
    %set/v v0x1f12770_0, 8, 4;
    %fork TD_CPU.RB.inc, S_0x1f125c0;
    %join;
    %load/v  8, v0x1f126b0_0, 4;
    %set/v v0x1f14080_0, 8, 4;
    %ix/getv 3, v0x1f14080_0;
   %jmp/1 t_121, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f13e30, 1, 1;
t_121 ;
    %load/v 8, v0x1f14620_0, 32;
    %ix/getv 3, v0x1f14080_0;
   %jmp/1 t_122, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f13cb0, 8, 32;
t_122 ;
    %vpi_call 11 101 "$display", $realtime, "pc : %d, RB_inst[%0d] = %b", v0x1f14810_0, v0x1f14080_0, v0x1f14620_0;
    %load/v 8, v0x1f14810_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %set/v v0x1f14810_0, 8, 32;
    %end;
    .scope S_0x1f09b00;
t_119 %join;
T_158.12 ;
    %end;
    .scope S_0x1f07290;
t_117 %join;
T_158.5 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x1f07290;
T_159 ;
    %wait E_0x1e3de00;
    %fork t_124, S_0x1f09700;
    %jmp t_123;
    .scope S_0x1f09700;
t_124 ;
    %load/v 9, v0x1f14a10_0, 4;
    %set/v v0x1f12770_0, 9, 4;
    %fork TD_CPU.RB.inc, S_0x1f125c0;
    %join;
    %load/v  9, v0x1f126b0_0, 4;
    %ix/get 3, 9, 4;
    %load/av 8, v0x1f13e30, 1;
    %jmp/0xz  T_159.0, 8;
    %fork t_126, S_0x1f097f0;
    %jmp t_125;
    .scope S_0x1f097f0;
t_126 ;
    %load/v 40, v0x1f14a10_0, 4;
    %set/v v0x1f12770_0, 40, 4;
    %fork TD_CPU.RB.inc, S_0x1f125c0;
    %join;
    %load/v  40, v0x1f126b0_0, 4;
    %ix/get 3, 40, 4;
    %load/av 8, v0x1f13cb0, 32;
    %set/v v0x1f09a40_0, 8, 32;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_159.2, 4;
    %load/x1p 8, v0x1f09a40_0, 4;
    %jmp T_159.3;
T_159.2 ;
    %mov 8, 2, 4;
T_159.3 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1f14910_0, 8, 4;
    %load/v 8, v0x1f14910_0, 4;
    %set/v v0x1f13040_0, 8, 4;
    %fork TD_CPU.RB.getFuStartAndNum, S_0x1f12d50;
    %join;
    %load/v 8, v0x1f12fa0_0, 4;
    %set/v v0x1f099a0_0, 8, 4;
    %load/v 8, v0x1f12e40_0, 4;
    %set/v v0x1f098e0_0, 8, 4;
    %set/v v0x1f142b0_0, 0, 1;
    %load/v 8, v0x1f14910_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 14, 5;
    %jmp/0xz  T_159.4, 6;
    %set/v v0x1f142b0_0, 1, 1;
    %load/v 8, v0x1f14a10_0, 4;
    %set/v v0x1f12770_0, 8, 4;
    %fork TD_CPU.RB.inc, S_0x1f125c0;
    %join;
    %load/v  8, v0x1f126b0_0, 4;
    %set/v v0x1f14a10_0, 8, 4;
T_159.4 ;
    %load/v 8, v0x1f099a0_0, 4;
    %set/v v0x1f099a0_0, 8, 4;
T_159.6 ;
    %load/v 8, v0x1f099a0_0, 4;
    %load/v 12, v0x1f098e0_0, 4;
    %cmp/u 8, 12, 4;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v0x1f142b0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz T_159.7, 8;
    %ix/getv 1, v0x1f099a0_0;
    %jmp/1 T_159.8, 4;
    %load/x1p 8, v0x1f14100_0, 1;
    %jmp T_159.9;
T_159.8 ;
    %mov 8, 2, 1;
T_159.9 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %jmp/0xz  T_159.10, 8;
    %load/v 8, v0x1f14a10_0, 4;
    %set/v v0x1f12770_0, 8, 4;
    %fork TD_CPU.RB.inc, S_0x1f125c0;
    %join;
    %load/v  8, v0x1f126b0_0, 4;
    %set/v v0x1f14a10_0, 8, 4;
    %load/v 8, v0x1f09a40_0, 32;
    %set/v v0x1f13820_0, 8, 32;
    %load/v 8, v0x1f099a0_0, 4;
    %set/v v0x1f137a0_0, 8, 4;
    %load/v 8, v0x1f14a10_0, 4;
    %set/v v0x1f136f0_0, 8, 4;
    %set/v v0x1f142b0_0, 1, 1;
    %ix/getv 3, v0x1f14a10_0;
   %jmp/1 t_127, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f13a20, 0, 1;
t_127 ;
    %load/v 8, v0x1f099a0_0, 4;
    %ix/getv 3, v0x1f14a10_0;
   %jmp/1 t_128, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f13aa0, 8, 4;
t_128 ;
    %vpi_call 11 134 "$display", $realtime, "issuing to %d: op = %h, %b", v0x1f099a0_0, v0x1f14910_0, v0x1f09a40_0;
    %load/v 8, v0x1f14910_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 4, 5;
    %mov 8, 6, 1;
    %load/v 9, v0x1f14910_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 9, 5;
    %or 8, 6, 1;
    %jmp/0xz  T_159.12, 8;
    %ix/getv 3, v0x1f14a10_0;
   %jmp/1 t_129, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f13db0, 1, 1;
t_129 ;
    %jmp T_159.13;
T_159.12 ;
    %load/v 8, v0x1f14910_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 13, 5;
    %jmp/0xz  T_159.14, 6;
    %ix/getv 3, v0x1f14a10_0;
   %jmp/1 t_130, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f13db0, 0, 1;
t_130 ;
    %jmp T_159.15;
T_159.14 ;
    %ix/getv 3, v0x1f14a10_0;
   %jmp/1 t_131, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f13db0, 0, 1;
t_131 ;
    %load/v 8, v0x1f09a40_0, 32;
    %set/v v0x1f129c0_0, 8, 32;
    %fork TD_CPU.RB.getRdest, S_0x1f12810;
    %join;
    %load/v  8, v0x1f12900_0, 5;
    %ix/getv 3, v0x1f14a10_0;
   %jmp/1 t_132, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f138a0, 8, 5;
t_132 ;
T_159.15 ;
T_159.13 ;
T_159.10 ;
    %load/v 8, v0x1f099a0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x1f099a0_0, 8, 4;
    %jmp T_159.6;
T_159.7 ;
    %load/v 8, v0x1f142b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_159.16, 8;
    %set/v v0x1f14df0_0, 0, 1;
    %set/v v0x1f137a0_0, 1, 4;
    %jmp T_159.17;
T_159.16 ;
    %load/v 8, v0x1f14910_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 9, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1f14910_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 4, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1f14910_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 13, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1f14910_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 14, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_159.18, 8;
    %ix/getv 3, v0x1f14a10_0;
    %load/av 8, v0x1f13cb0, 32;
    %set/v v0x1f129c0_0, 8, 32;
    %fork TD_CPU.RB.getRdest, S_0x1f12810;
    %join;
    %load/v  8, v0x1f12900_0, 5;
    %set/v v0x1f13d30_0, 8, 5;
    %set/v v0x1f14df0_0, 1, 1;
    %load/v 8, v0x1f14a10_0, 4;
    %set/v v0x1f13b20_0, 8, 4;
    %jmp T_159.19;
T_159.18 ;
    %set/v v0x1f14df0_0, 0, 1;
T_159.19 ;
T_159.17 ;
    %end;
    .scope S_0x1f09700;
t_125 %join;
    %jmp T_159.1;
T_159.0 ;
    %set/v v0x1f137a0_0, 1, 4;
    %set/v v0x1f14df0_0, 0, 1;
T_159.1 ;
    %end;
    .scope S_0x1f07290;
t_123 %join;
    %jmp T_159;
    .thread T_159;
    .scope S_0x1f07290;
T_160 ;
    %wait E_0x1f05620;
    %fork t_134, S_0x1f091d0;
    %jmp t_133;
    .scope S_0x1f091d0;
t_134 ;
    %set/v v0x1f093b0_0, 0, 1;
    %delay 1, 0;
    %load/v 8, v0x1f144c0_0, 4;
    %mov 12, 0, 28;
    %set/v v0x1f09470_0, 8, 32;
T_160.0 ;
    %load/v 8, v0x1f09470_0, 32;
    %load/v 72, v0x1f14a10_0, 4;
    %set/v v0x1f12770_0, 72, 4;
    %fork TD_CPU.RB.inc, S_0x1f125c0;
    %join;
    %load/v  72, v0x1f126b0_0, 4;
    %mov 40, 72, 4;
    %mov 44, 0, 28;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz T_160.1, 4;
    %load/v 8, v0x1f13670_0, 15;
    %set/v v0x1f11e00_0, 8, 15;
    %load/v 8, v0x1f09470_0, 32;
    %set/v v0x1f11ea0_0, 8, 4;
    %fork TD_CPU.RB.readValidBus, S_0x1f11d10;
    %join;
    %load/v  8, v0x1f11f40_0, 1;
    %jmp/0xz  T_160.2, 8;
    %movi 8, 28, 6;
    %ix/getv 3, v0x1f09470_0;
    %jmp/1 T_160.4, 4;
    %ix/get/s 0, 8, 6;
T_160.4 ;
    %load/avx.p 8, v0x1f13cb0, 0;
    %load/avx.p 9, v0x1f13cb0, 0;
    %load/avx.p 10, v0x1f13cb0, 0;
    %load/avx.p 11, v0x1f13cb0, 0;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1f095b0_0, 8, 4;
    %load/v 8, v0x1f135f0_0, 480;
    %set/v v0x1f120d0_0, 8, 480;
    %load/v 8, v0x1f09470_0, 32;
    %set/v v0x1f12190_0, 8, 4;
    %fork TD_CPU.RB.readDataBus, S_0x1f11fe0;
    %join;
    %load/v  8, v0x1f12230_0, 32;
    %ix/getv 3, v0x1f09470_0;
   %jmp/1 t_135, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f139a0, 8, 32;
t_135 ;
    %ix/getv 3, v0x1f09470_0;
   %jmp/1 t_136, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f13a20, 1, 1;
t_136 ;
    %ix/getv 3, v0x1f09470_0;
    %load/av 8, v0x1f13db0, 1;
    %load/v 9, v0x1f095b0_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 13, 5;
    %or 8, 4, 1;
    %jmp/0xz  T_160.5, 8;
    %load/v 8, v0x1f13530_0, 480;
    %set/v v0x1f120d0_0, 8, 480;
    %load/v 8, v0x1f09470_0, 32;
    %set/v v0x1f12190_0, 8, 4;
    %fork TD_CPU.RB.readDataBus, S_0x1f11fe0;
    %join;
    %load/v  8, v0x1f12230_0, 32;
    %ix/getv 3, v0x1f09470_0;
   %jmp/1 t_137, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f13920, 8, 32;
t_137 ;
T_160.5 ;
    %load/v 8, v0x1f095b0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 13, 5;
    %jmp/0xz  T_160.7, 4;
    %set/v v0x1f093b0_0, 1, 1;
    %load/v 8, v0x1f09470_0, 32;
    %set/v v0x1f09510_0, 8, 4;
    %ix/getv 3, v0x1f09470_0;
    %jmp/1 T_160.9, 4;
    %ix/get/s 0, 0, 2;
T_160.9 ;
    %load/avx.p 40, v0x1f13cb0, 0;
    %load/avx.p 41, v0x1f13cb0, 0;
    %load/avx.p 42, v0x1f13cb0, 0;
    %load/avx.p 43, v0x1f13cb0, 0;
    %load/avx.p 44, v0x1f13cb0, 0;
    %load/avx.p 45, v0x1f13cb0, 0;
    %load/avx.p 46, v0x1f13cb0, 0;
    %load/avx.p 47, v0x1f13cb0, 0;
    %load/avx.p 48, v0x1f13cb0, 0;
    %load/avx.p 49, v0x1f13cb0, 0;
    %load/avx.p 50, v0x1f13cb0, 0;
    %load/avx.p 51, v0x1f13cb0, 0;
    %load/avx.p 52, v0x1f13cb0, 0;
    %mov 8, 40, 13; Move signal select into place
    %mov 21, 0, 19;
    %set/v v0x1f09660_0, 8, 32;
T_160.7 ;
T_160.2 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x1f09470_0, 32;
    %movi 40, 15, 32;
    %mod 8, 40, 32;
    %set/v v0x1f09470_0, 8, 32;
    %jmp T_160.0;
T_160.1 ;
    %load/v 8, v0x1f093b0_0, 1;
    %jmp/0xz  T_160.10, 8;
    %fork t_139, S_0x1f092c0;
    %jmp t_138;
    .scope S_0x1f092c0;
t_139 ;
    %ix/getv 3, v0x1f09510_0;
    %load/av 8, v0x1f139a0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_160.12, 4;
    %load/v 8, v0x1f09660_0, 32;
    %set/v v0x1f14810_0, 8, 32;
    %load/v 8, v0x1f09510_0, 4;
    %mov 12, 0, 28;
    %set/v v0x1f09470_0, 8, 32;
T_160.14 ;
    %load/v 8, v0x1f09470_0, 32;
    %load/v 72, v0x1f14a10_0, 4;
    %set/v v0x1f12770_0, 72, 4;
    %fork TD_CPU.RB.inc, S_0x1f125c0;
    %join;
    %load/v  72, v0x1f126b0_0, 4;
    %mov 40, 72, 4;
    %mov 44, 0, 28;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz T_160.15, 4;
    %load/v 8, v0x1f14990_0, 14;
    %movi 22, 1, 14;
    %ix/getv 3, v0x1f09470_0;
    %load/av 36, v0x1f13aa0, 4;
    %ix/get 0, 36, 4;
    %shiftl/i0  22, 14;
    %or 8, 22, 14;
    %set/v v0x1f14990_0, 8, 14;
    %ix/getv 3, v0x1f09470_0;
   %jmp/1 t_140, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f13e30, 0, 1;
t_140 ;
    %load/v 8, v0x1f14a10_0, 4;
    %set/v v0x1f12770_0, 8, 4;
    %fork TD_CPU.RB.inc, S_0x1f125c0;
    %join;
    %load/v  8, v0x1f126b0_0, 4;
    %set/v v0x1f09470_0, 8, 4;
    %jmp T_160.14;
T_160.15 ;
    %load/v 8, v0x1f09510_0, 4;
    %set/v v0x1f12cb0_0, 8, 4;
    %fork TD_CPU.RB.dec, S_0x1f12b00;
    %join;
    %load/v  8, v0x1f12bf0_0, 4;
    %set/v v0x1f09510_0, 8, 4;
    %load/v 8, v0x1f09510_0, 4;
    %set/v v0x1f14a10_0, 8, 4;
    %load/v 8, v0x1f09510_0, 4;
    %set/v v0x1f14080_0, 8, 4;
    %delay 1, 0;
    %set/v v0x1f14990_0, 0, 14;
T_160.12 ;
    %end;
    .scope S_0x1f091d0;
t_138 %join;
T_160.10 ;
    %end;
    .scope S_0x1f07290;
t_133 %join;
    %jmp T_160;
    .thread T_160;
    .scope S_0x1f07290;
T_161 ;
    %wait E_0x1e3de00;
    %fork t_142, S_0x1f08f00;
    %jmp t_141;
    .scope S_0x1f08f00;
t_142 ;
    %movi 13, 28, 6;
    %load/v 19, v0x1f144c0_0, 4;
    %set/v v0x1f12770_0, 19, 4;
    %fork TD_CPU.RB.inc, S_0x1f125c0;
    %join;
    %load/v  19, v0x1f126b0_0, 4;
    %ix/get 3, 19, 4;
    %jmp/1 T_161.0, 4;
    %ix/get/s 0, 13, 6;
T_161.0 ;
    %load/avx.p 13, v0x1f13cb0, 0;
    %load/avx.p 14, v0x1f13cb0, 0;
    %load/avx.p 15, v0x1f13cb0, 0;
    %load/avx.p 16, v0x1f13cb0, 0;
    %mov 8, 13, 4; Move signal select into place
    %mov 12, 0, 1;
    %cmpi/u 8, 14, 5;
    %jmp/0xz  T_161.1, 6;
    %vpi_call 11 216 "$display", "stop";
    %vpi_call 11 217 "$finish";
T_161.1 ;
    %load/v 9, v0x1f144c0_0, 4;
    %set/v v0x1f12770_0, 9, 4;
    %fork TD_CPU.RB.inc, S_0x1f125c0;
    %join;
    %load/v  9, v0x1f126b0_0, 4;
    %ix/get 3, 9, 4;
    %load/av 8, v0x1f13e30, 1;
    %load/v 10, v0x1f144c0_0, 4;
    %set/v v0x1f12770_0, 10, 4;
    %fork TD_CPU.RB.inc, S_0x1f125c0;
    %join;
    %load/v  10, v0x1f126b0_0, 4;
    %ix/get 3, 10, 4;
    %load/av 9, v0x1f13a20, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_161.3, 8;
    %load/v 8, v0x1f144c0_0, 4;
    %set/v v0x1f12770_0, 8, 4;
    %fork TD_CPU.RB.inc, S_0x1f125c0;
    %join;
    %load/v  8, v0x1f126b0_0, 4;
    %set/v v0x1f144c0_0, 8, 4;
    %vpi_call 11 221 "$display", "write back %0d %b", v0x1f144c0_0, &A<v0x1f13cb0, v0x1f144c0_0 >;
    %movi 13, 28, 6;
    %ix/getv 3, v0x1f144c0_0;
    %jmp/1 T_161.5, 4;
    %ix/get/s 0, 13, 6;
T_161.5 ;
    %load/avx.p 13, v0x1f13cb0, 0;
    %load/avx.p 14, v0x1f13cb0, 0;
    %load/avx.p 15, v0x1f13cb0, 0;
    %load/avx.p 16, v0x1f13cb0, 0;
    %mov 8, 13, 4; Move signal select into place
    %mov 12, 0, 1;
    %cmpi/u 8, 13, 5;
    %jmp/0xz  T_161.6, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f14f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f14fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f14e90_0, 0, 0;
    %jmp T_161.7;
T_161.6 ;
    %ix/getv 3, v0x1f144c0_0;
    %load/av 8, v0x1f13db0, 1;
    %inv 8, 1;
    %jmp/0xz  T_161.8, 8;
    %fork t_144, S_0x1f090e0;
    %jmp t_143;
    .scope S_0x1f090e0;
t_144 ;
    %set/v v0x1f14f50_0, 0, 1;
    %set/v v0x1f14fd0_0, 1, 1;
    %ix/getv 3, v0x1f144c0_0;
    %load/av 8, v0x1f139a0, 32;
    %set/v v0x1f14c30_0, 8, 32;
    %ix/getv 3, v0x1f144c0_0;
    %load/av 8, v0x1f138a0, 5;
    %set/v v0x1f15250_0, 8, 5;
    %set/v v0x1f14e90_0, 1, 1;
    %movi 8, 15, 5;
    %set/v v0x1f13c10_0, 8, 4;
    %ix/getv 3, v0x1f144c0_0;
    %load/av 8, v0x1f138a0, 5;
    %set/v v0x1f13f60_0, 8, 5;
    %end;
    .scope S_0x1f08f00;
t_143 %join;
    %jmp T_161.9;
T_161.8 ;
    %fork t_146, S_0x1f08ff0;
    %jmp t_145;
    .scope S_0x1f08ff0;
t_146 ;
    %set/v v0x1f14fd0_0, 0, 1;
    %set/v v0x1f14e90_0, 0, 1;
    %load/v 8, v0x1f14370_0, 1;
    %load/v 9, v0x1f14180_0, 32;
   %cmpi/u 9, 100, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_161.10, 8;
    %movi 8, 100, 37;
    %load/v 45, v0x1f14180_0, 32;
    %movi 77, 0, 5;
    %sub 8, 45, 37;
    %muli 8, 10, 37;
    %ix/get 0, 8, 37;
    %delayx 0;
T_161.10 ;
    %set/v v0x1f14180_0, 0, 32;
    %set/v v0x1f14370_0, 0, 1;
    %set/v v0x1f14f50_0, 1, 1;
    %ix/getv 3, v0x1f144c0_0;
    %load/av 8, v0x1f139a0, 32;
    %set/v v0x1f14bb0_0, 8, 32;
    %ix/getv 3, v0x1f144c0_0;
    %load/av 8, v0x1f13920, 32;
    %set/v v0x1f151d0_0, 8, 32;
    %delay 6, 0;
    %load/v 8, v0x1f14540_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_161.12, 8;
    %movi 8, 1, 32;
    %set/v v0x1f14180_0, 8, 32;
    %set/v v0x1f14370_0, 1, 1;
T_161.12 ;
    %end;
    .scope S_0x1f08f00;
t_145 %join;
T_161.9 ;
T_161.7 ;
    %jmp T_161.4;
T_161.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f14f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f14fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f14e90_0, 0, 0;
T_161.4 ;
    %end;
    .scope S_0x1f07290;
t_141 %join;
    %jmp T_161;
    .thread T_161;
    .scope S_0x1f07290;
T_162 ;
    %wait E_0x1e3de00;
    %fork t_148, S_0x1f08e10;
    %jmp t_147;
    .scope S_0x1f08e10;
t_148 ;
    %delay 1, 0;
    %load/v 8, v0x1f14e90_0, 1;
    %load/v 9, v0x1f14df0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1f13d30_0, 5;
    %load/v 14, v0x1f13f60_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_162.0, 8;
    %set/v v0x1f14e90_0, 0, 1;
T_162.0 ;
    %end;
    .scope S_0x1f07290;
t_147 %join;
    %jmp T_162;
    .thread T_162;
    .scope S_0x1cda100;
T_163 ;
    %delay 5, 0;
    %set/v v0x1f41dd0_0, 0, 1;
    %delay 5, 0;
    %set/v v0x1f41dd0_0, 1, 1;
    %jmp T_163;
    .thread T_163;
    .scope S_0x1cda100;
T_164 ;
    %fork t_150, S_0x1f071a0;
    %jmp t_149;
    .scope S_0x1f071a0;
t_150 ;
    %set/v v0x1f02410_0, 1, 1;
    %delay 10, 0;
    %set/v v0x1f02410_0, 0, 1;
    %delay 12000, 0;
    %vpi_call 2 230 "$finish";
    %end;
    .scope S_0x1cda100;
t_149 %join;
    %jmp T_164;
    .thread T_164;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "CPU.v";
    "./parameters.v";
    "./data_cache.v";
    "./data_memory.v";
    "./reg_status.v";
    "./reg_file_RX.v";
    "./load_RS.v";
    "./branch_RS.v";
    "./CDB_data_controller.v";
    "./reorder_buffer.v";
    "./inst_cache.v";
    "./inst_memory.v";
    "./ALU_RS.v";
    "./store_RS.v";
    "./def_param.v";
