#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 21 08:08:55 2025
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v(line number: 23)] Analyzing module uart_data_gen (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v(line number: 24)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 24)] Analyzing module uart_top (library work)
E: Verilog-4005: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 34)] Syntax error near '
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v(line number: 24)] Analyzing module uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v successfully.
I: Module "uart_top" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov 21 08:08:56 2025
Action compile: Peak memory pool usage is 125 MB
