vendor_name = ModelSim
source_file = 1, D:/quartus-projects/lab3/AndGate.vhd
source_file = 1, D:/quartus-projects/lab3/NotGate.vhd
source_file = 1, D:/quartus-projects/lab3/OrGate.vhd
source_file = 1, D:/quartus-projects/lab3/TwoByOneMux.vhd
source_file = 1, D:/quartus-projects/lab3/Testbench_2mux.vhd
source_file = 1, D:/quartus-projects/lab3/FourByTwoEncode.vhd
source_file = 1, D:/quartus-projects/lab3/ORMux.vhd
source_file = 1, D:/quartus-projects/lab3/ANDMux.vhd
source_file = 1, D:/quartus-projects/lab3/TwoByFourDecode.vhd
source_file = 1, D:/quartus-projects/lab3/Testbench_decode.vhd
source_file = 1, D:/quartus-projects/lab3/OnebitHalfAdd.vhd
source_file = 1, D:/quartus-projects/lab3/OnebitFullAdd.vhd
source_file = 1, D:/quartus-projects/lab3/TestBenchFull.bhd
source_file = 1, D:/quartus-projects/lab3/TestBenchFull.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/quartus-projects/lab3/db/lab3.cbx.xml
design_name = OnebitFullAdd
instance = comp, \cin~I\, cin, OnebitFullAdd, 1
instance = comp, \a~I\, a, OnebitFullAdd, 1
instance = comp, \b~I\, b, OnebitFullAdd, 1
instance = comp, \Chip2|Chip3|Chip1|O~0\, Chip2|Chip3|Chip1|O~0, OnebitFullAdd, 1
instance = comp, \Chip3|Chip3|Chip1|O~0\, Chip3|Chip3|Chip1|O~0, OnebitFullAdd, 1
instance = comp, \sum~I\, sum, OnebitFullAdd, 1
instance = comp, \carry~I\, carry, OnebitFullAdd, 1
