{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649094909227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649094909227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 20:55:09 2022 " "Processing started: Mon Apr 04 20:55:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649094909227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649094909227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map GEQ_16 -c GEQ_16 --generate_functional_sim_netlist " "Command: quartus_map GEQ_16 -c GEQ_16 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649094909227 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649094909564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/not1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/not1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT1-BEHAV " "Found design unit 1: NOT1-BEHAV" {  } { { "../VHDL files/NOT1.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/NOT1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649094909860 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT1 " "Found entity 1: NOT1" {  } { { "../VHDL files/NOT1.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/NOT1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649094909860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649094909860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geq_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file geq_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEQ_16-logic_structural " "Found design unit 1: GEQ_16-logic_structural" {  } { { "GEQ_16.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/GEQ_16/GEQ_16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649094909872 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEQ_16 " "Found entity 1: GEQ_16" {  } { { "GEQ_16.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/GEQ_16/GEQ_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649094909872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649094909872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GEQ_16 " "Elaborating entity \"GEQ_16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1649094909892 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c GEQ_16.vhd(25) " "VHDL Signal Declaration warning at GEQ_16.vhd(25): used explicit default value for signal \"c\" because signal was never assigned a value" {  } { { "GEQ_16.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/GEQ_16/GEQ_16.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1649094909892 "|GEQ_16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT1 NOT1:V0 " "Elaborating entity \"NOT1\" for hierarchy \"NOT1:V0\"" {  } { { "GEQ_16.vhd" "V0" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/GEQ_16/GEQ_16.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649094909895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649094910124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 20:55:10 2022 " "Processing ended: Mon Apr 04 20:55:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649094910124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649094910124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649094910124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649094910124 ""}
