<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file common_impl1.ncd.
Design name: ci_stim_fpga_wrapper
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000ZE
Package:     TQFP100
Performance: 1
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Tue Aug 23 10:42:34 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "w_clk" 3.330000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   34.674MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 271.460ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[21]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              28.408ns  (43.3% logic, 56.7% route), 19 logic levels.

 Constraint Details:

     28.408ns physical path delay SLICE_102 to SLICE_36 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 271.460ns

 Physical Path Details:

      Data path SLICE_102 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C13C.CLK to      R7C13C.Q0 SLICE_102 (from w_clk)
ROUTE         2     3.826      R7C13C.Q0 to      R6C12D.A1 r_idle[21]
CTOF_DEL    ---     0.923      R6C12D.A1 to      R6C12D.F1 SLICE_125
ROUTE         1     1.002      R6C12D.F1 to      R6C12D.C0 r_state_ns_a2_10[2]
CTOF_DEL    ---     0.923      R6C12D.C0 to      R6C12D.F0 SLICE_125
ROUTE         1     3.011      R6C12D.F0 to      R7C13B.B1 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R7C13B.B1 to      R7C13B.F1 SLICE_103
ROUTE         4     1.964      R7C13B.F1 to      R9C13B.C1 N_152
CTOF_DEL    ---     0.923      R9C13B.C1 to      R9C13B.F1 SLICE_120
ROUTE         3     2.459      R9C13B.F1 to      R7C13D.A0 N_97
CTOF_DEL    ---     0.923      R7C13D.A0 to      R7C13D.F0 SLICE_128
ROUTE        25     3.844      R7C13D.F0 to      R7C10A.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R7C10A.B0 to     R7C10A.FCO SLICE_48
ROUTE         1     0.000     R7C10A.FCO to     R7C10B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R7C10B.FCI to     R7C10B.FCO SLICE_47
ROUTE         1     0.000     R7C10B.FCO to     R7C10C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R7C10C.FCI to     R7C10C.FCO SLICE_46
ROUTE         1     0.000     R7C10C.FCO to     R7C10D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R7C10D.FCI to     R7C10D.FCO SLICE_45
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R7C11A.FCI to     R7C11A.FCO SLICE_44
ROUTE         1     0.000     R7C11A.FCO to     R7C11B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R7C11B.FCI to     R7C11B.FCO SLICE_43
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R7C11C.FCI to     R7C11C.FCO SLICE_42
ROUTE         1     0.000     R7C11C.FCO to     R7C11D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R7C11D.FCI to     R7C11D.FCO SLICE_41
ROUTE         1     0.000     R7C11D.FCO to     R7C12A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R7C12A.FCI to     R7C12A.FCO SLICE_40
ROUTE         1     0.000     R7C12A.FCO to     R7C12B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R7C12B.FCI to     R7C12B.FCO SLICE_39
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R7C12C.FCI to     R7C12C.FCO SLICE_38
ROUTE         1     0.000     R7C12C.FCO to     R7C12D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R7C12D.FCI to     R7C12D.FCO SLICE_37
ROUTE         1     0.000     R7C12D.FCO to     R7C13A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R7C13A.FCI to      R7C13A.F0 SLICE_36
ROUTE         1     0.000      R7C13A.F0 to     R7C13A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   28.408   (43.3% logic, 56.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C13C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C13A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 271.660ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[21]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[22]  (to w_clk +)

   Delay:              28.208ns  (42.9% logic, 57.1% route), 18 logic levels.

 Constraint Details:

     28.208ns physical path delay SLICE_102 to SLICE_37 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 271.660ns

 Physical Path Details:

      Data path SLICE_102 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C13C.CLK to      R7C13C.Q0 SLICE_102 (from w_clk)
ROUTE         2     3.826      R7C13C.Q0 to      R6C12D.A1 r_idle[21]
CTOF_DEL    ---     0.923      R6C12D.A1 to      R6C12D.F1 SLICE_125
ROUTE         1     1.002      R6C12D.F1 to      R6C12D.C0 r_state_ns_a2_10[2]
CTOF_DEL    ---     0.923      R6C12D.C0 to      R6C12D.F0 SLICE_125
ROUTE         1     3.011      R6C12D.F0 to      R7C13B.B1 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R7C13B.B1 to      R7C13B.F1 SLICE_103
ROUTE         4     1.964      R7C13B.F1 to      R9C13B.C1 N_152
CTOF_DEL    ---     0.923      R9C13B.C1 to      R9C13B.F1 SLICE_120
ROUTE         3     2.459      R9C13B.F1 to      R7C13D.A0 N_97
CTOF_DEL    ---     0.923      R7C13D.A0 to      R7C13D.F0 SLICE_128
ROUTE        25     3.844      R7C13D.F0 to      R7C10A.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R7C10A.B0 to     R7C10A.FCO SLICE_48
ROUTE         1     0.000     R7C10A.FCO to     R7C10B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R7C10B.FCI to     R7C10B.FCO SLICE_47
ROUTE         1     0.000     R7C10B.FCO to     R7C10C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R7C10C.FCI to     R7C10C.FCO SLICE_46
ROUTE         1     0.000     R7C10C.FCO to     R7C10D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R7C10D.FCI to     R7C10D.FCO SLICE_45
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R7C11A.FCI to     R7C11A.FCO SLICE_44
ROUTE         1     0.000     R7C11A.FCO to     R7C11B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R7C11B.FCI to     R7C11B.FCO SLICE_43
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R7C11C.FCI to     R7C11C.FCO SLICE_42
ROUTE         1     0.000     R7C11C.FCO to     R7C11D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R7C11D.FCI to     R7C11D.FCO SLICE_41
ROUTE         1     0.000     R7C11D.FCO to     R7C12A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R7C12A.FCI to     R7C12A.FCO SLICE_40
ROUTE         1     0.000     R7C12A.FCO to     R7C12B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R7C12B.FCI to     R7C12B.FCO SLICE_39
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R7C12C.FCI to     R7C12C.FCO SLICE_38
ROUTE         1     0.000     R7C12C.FCO to     R7C12D.FCI r_idle_cnt_cry[20]
FCITOF1_DE  ---     1.298     R7C12D.FCI to      R7C12D.F1 SLICE_37
ROUTE         1     0.000      R7C12D.F1 to     R7C12D.DI1 r_idle_cnt_s[22] (to w_clk)
                  --------
                   28.208   (42.9% logic, 57.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C13C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C12D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 271.729ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[21]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              28.139ns  (42.8% logic, 57.2% route), 19 logic levels.

 Constraint Details:

     28.139ns physical path delay SLICE_102 to SLICE_36 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 271.729ns

 Physical Path Details:

      Data path SLICE_102 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C13C.CLK to      R7C13C.Q0 SLICE_102 (from w_clk)
ROUTE         2     3.826      R7C13C.Q0 to      R6C12D.A1 r_idle[21]
CTOF_DEL    ---     0.923      R6C12D.A1 to      R6C12D.F1 SLICE_125
ROUTE         1     1.002      R6C12D.F1 to      R6C12D.C0 r_state_ns_a2_10[2]
CTOF_DEL    ---     0.923      R6C12D.C0 to      R6C12D.F0 SLICE_125
ROUTE         1     3.011      R6C12D.F0 to      R7C13B.B1 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R7C13B.B1 to      R7C13B.F1 SLICE_103
ROUTE         4     1.964      R7C13B.F1 to      R9C13B.C1 N_152
CTOF_DEL    ---     0.923      R9C13B.C1 to      R9C13B.F1 SLICE_120
ROUTE         3     2.459      R9C13B.F1 to      R7C13D.A0 N_97
CTOF_DEL    ---     0.923      R7C13D.A0 to      R7C13D.F0 SLICE_128
ROUTE        25     3.844      R7C13D.F0 to      R7C10A.B1 r_idle_cnt
C1TOFCO_DE  ---     1.795      R7C10A.B1 to     R7C10A.FCO SLICE_48
ROUTE         1     0.000     R7C10A.FCO to     R7C10B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R7C10B.FCI to     R7C10B.FCO SLICE_47
ROUTE         1     0.000     R7C10B.FCO to     R7C10C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R7C10C.FCI to     R7C10C.FCO SLICE_46
ROUTE         1     0.000     R7C10C.FCO to     R7C10D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R7C10D.FCI to     R7C10D.FCO SLICE_45
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R7C11A.FCI to     R7C11A.FCO SLICE_44
ROUTE         1     0.000     R7C11A.FCO to     R7C11B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R7C11B.FCI to     R7C11B.FCO SLICE_43
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R7C11C.FCI to     R7C11C.FCO SLICE_42
ROUTE         1     0.000     R7C11C.FCO to     R7C11D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R7C11D.FCI to     R7C11D.FCO SLICE_41
ROUTE         1     0.000     R7C11D.FCO to     R7C12A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R7C12A.FCI to     R7C12A.FCO SLICE_40
ROUTE         1     0.000     R7C12A.FCO to     R7C12B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R7C12B.FCI to     R7C12B.FCO SLICE_39
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R7C12C.FCI to     R7C12C.FCO SLICE_38
ROUTE         1     0.000     R7C12C.FCO to     R7C12D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R7C12D.FCI to     R7C12D.FCO SLICE_37
ROUTE         1     0.000     R7C12D.FCO to     R7C13A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R7C13A.FCI to      R7C13A.F0 SLICE_36
ROUTE         1     0.000      R7C13A.F0 to     R7C13A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   28.139   (42.8% logic, 57.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C13C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C13A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 271.777ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[21]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              28.091ns  (42.7% logic, 57.3% route), 18 logic levels.

 Constraint Details:

     28.091ns physical path delay SLICE_102 to SLICE_36 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 271.777ns

 Physical Path Details:

      Data path SLICE_102 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C13C.CLK to      R7C13C.Q0 SLICE_102 (from w_clk)
ROUTE         2     3.826      R7C13C.Q0 to      R6C12D.A1 r_idle[21]
CTOF_DEL    ---     0.923      R6C12D.A1 to      R6C12D.F1 SLICE_125
ROUTE         1     1.002      R6C12D.F1 to      R6C12D.C0 r_state_ns_a2_10[2]
CTOF_DEL    ---     0.923      R6C12D.C0 to      R6C12D.F0 SLICE_125
ROUTE         1     3.011      R6C12D.F0 to      R7C13B.B1 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R7C13B.B1 to      R7C13B.F1 SLICE_103
ROUTE         4     1.964      R7C13B.F1 to      R9C13B.C1 N_152
CTOF_DEL    ---     0.923      R9C13B.C1 to      R9C13B.F1 SLICE_120
ROUTE         3     2.459      R9C13B.F1 to      R7C13D.A0 N_97
CTOF_DEL    ---     0.923      R7C13D.A0 to      R7C13D.F0 SLICE_128
ROUTE        25     3.844      R7C13D.F0 to      R7C10B.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R7C10B.B0 to     R7C10B.FCO SLICE_47
ROUTE         1     0.000     R7C10B.FCO to     R7C10C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R7C10C.FCI to     R7C10C.FCO SLICE_46
ROUTE         1     0.000     R7C10C.FCO to     R7C10D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R7C10D.FCI to     R7C10D.FCO SLICE_45
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R7C11A.FCI to     R7C11A.FCO SLICE_44
ROUTE         1     0.000     R7C11A.FCO to     R7C11B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R7C11B.FCI to     R7C11B.FCO SLICE_43
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R7C11C.FCI to     R7C11C.FCO SLICE_42
ROUTE         1     0.000     R7C11C.FCO to     R7C11D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R7C11D.FCI to     R7C11D.FCO SLICE_41
ROUTE         1     0.000     R7C11D.FCO to     R7C12A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R7C12A.FCI to     R7C12A.FCO SLICE_40
ROUTE         1     0.000     R7C12A.FCO to     R7C12B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R7C12B.FCI to     R7C12B.FCO SLICE_39
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R7C12C.FCI to     R7C12C.FCO SLICE_38
ROUTE         1     0.000     R7C12C.FCO to     R7C12D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R7C12D.FCI to     R7C12D.FCO SLICE_37
ROUTE         1     0.000     R7C12D.FCO to     R7C13A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R7C13A.FCI to      R7C13A.F0 SLICE_36
ROUTE         1     0.000      R7C13A.F0 to     R7C13A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   28.091   (42.7% logic, 57.3% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C13C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C13A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 271.777ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[21]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[21]  (to w_clk +)

   Delay:              28.091ns  (42.7% logic, 57.3% route), 18 logic levels.

 Constraint Details:

     28.091ns physical path delay SLICE_102 to SLICE_37 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 271.777ns

 Physical Path Details:

      Data path SLICE_102 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C13C.CLK to      R7C13C.Q0 SLICE_102 (from w_clk)
ROUTE         2     3.826      R7C13C.Q0 to      R6C12D.A1 r_idle[21]
CTOF_DEL    ---     0.923      R6C12D.A1 to      R6C12D.F1 SLICE_125
ROUTE         1     1.002      R6C12D.F1 to      R6C12D.C0 r_state_ns_a2_10[2]
CTOF_DEL    ---     0.923      R6C12D.C0 to      R6C12D.F0 SLICE_125
ROUTE         1     3.011      R6C12D.F0 to      R7C13B.B1 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R7C13B.B1 to      R7C13B.F1 SLICE_103
ROUTE         4     1.964      R7C13B.F1 to      R9C13B.C1 N_152
CTOF_DEL    ---     0.923      R9C13B.C1 to      R9C13B.F1 SLICE_120
ROUTE         3     2.459      R9C13B.F1 to      R7C13D.A0 N_97
CTOF_DEL    ---     0.923      R7C13D.A0 to      R7C13D.F0 SLICE_128
ROUTE        25     3.844      R7C13D.F0 to      R7C10A.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R7C10A.B0 to     R7C10A.FCO SLICE_48
ROUTE         1     0.000     R7C10A.FCO to     R7C10B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R7C10B.FCI to     R7C10B.FCO SLICE_47
ROUTE         1     0.000     R7C10B.FCO to     R7C10C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R7C10C.FCI to     R7C10C.FCO SLICE_46
ROUTE         1     0.000     R7C10C.FCO to     R7C10D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R7C10D.FCI to     R7C10D.FCO SLICE_45
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R7C11A.FCI to     R7C11A.FCO SLICE_44
ROUTE         1     0.000     R7C11A.FCO to     R7C11B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R7C11B.FCI to     R7C11B.FCO SLICE_43
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R7C11C.FCI to     R7C11C.FCO SLICE_42
ROUTE         1     0.000     R7C11C.FCO to     R7C11D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R7C11D.FCI to     R7C11D.FCO SLICE_41
ROUTE         1     0.000     R7C11D.FCO to     R7C12A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R7C12A.FCI to     R7C12A.FCO SLICE_40
ROUTE         1     0.000     R7C12A.FCO to     R7C12B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R7C12B.FCI to     R7C12B.FCO SLICE_39
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R7C12C.FCI to     R7C12C.FCO SLICE_38
ROUTE         1     0.000     R7C12C.FCO to     R7C12D.FCI r_idle_cnt_cry[20]
FCITOF0_DE  ---     1.181     R7C12D.FCI to      R7C12D.F0 SLICE_37
ROUTE         1     0.000      R7C12D.F0 to     R7C12D.DI0 r_idle_cnt_s[21] (to w_clk)
                  --------
                   28.091   (42.7% logic, 57.3% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C13C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C12D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 271.929ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[21]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[22]  (to w_clk +)

   Delay:              27.939ns  (42.4% logic, 57.6% route), 18 logic levels.

 Constraint Details:

     27.939ns physical path delay SLICE_102 to SLICE_37 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 271.929ns

 Physical Path Details:

      Data path SLICE_102 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C13C.CLK to      R7C13C.Q0 SLICE_102 (from w_clk)
ROUTE         2     3.826      R7C13C.Q0 to      R6C12D.A1 r_idle[21]
CTOF_DEL    ---     0.923      R6C12D.A1 to      R6C12D.F1 SLICE_125
ROUTE         1     1.002      R6C12D.F1 to      R6C12D.C0 r_state_ns_a2_10[2]
CTOF_DEL    ---     0.923      R6C12D.C0 to      R6C12D.F0 SLICE_125
ROUTE         1     3.011      R6C12D.F0 to      R7C13B.B1 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R7C13B.B1 to      R7C13B.F1 SLICE_103
ROUTE         4     1.964      R7C13B.F1 to      R9C13B.C1 N_152
CTOF_DEL    ---     0.923      R9C13B.C1 to      R9C13B.F1 SLICE_120
ROUTE         3     2.459      R9C13B.F1 to      R7C13D.A0 N_97
CTOF_DEL    ---     0.923      R7C13D.A0 to      R7C13D.F0 SLICE_128
ROUTE        25     3.844      R7C13D.F0 to      R7C10A.B1 r_idle_cnt
C1TOFCO_DE  ---     1.795      R7C10A.B1 to     R7C10A.FCO SLICE_48
ROUTE         1     0.000     R7C10A.FCO to     R7C10B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R7C10B.FCI to     R7C10B.FCO SLICE_47
ROUTE         1     0.000     R7C10B.FCO to     R7C10C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R7C10C.FCI to     R7C10C.FCO SLICE_46
ROUTE         1     0.000     R7C10C.FCO to     R7C10D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R7C10D.FCI to     R7C10D.FCO SLICE_45
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R7C11A.FCI to     R7C11A.FCO SLICE_44
ROUTE         1     0.000     R7C11A.FCO to     R7C11B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R7C11B.FCI to     R7C11B.FCO SLICE_43
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R7C11C.FCI to     R7C11C.FCO SLICE_42
ROUTE         1     0.000     R7C11C.FCO to     R7C11D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R7C11D.FCI to     R7C11D.FCO SLICE_41
ROUTE         1     0.000     R7C11D.FCO to     R7C12A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R7C12A.FCI to     R7C12A.FCO SLICE_40
ROUTE         1     0.000     R7C12A.FCO to     R7C12B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R7C12B.FCI to     R7C12B.FCO SLICE_39
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R7C12C.FCI to     R7C12C.FCO SLICE_38
ROUTE         1     0.000     R7C12C.FCO to     R7C12D.FCI r_idle_cnt_cry[20]
FCITOF1_DE  ---     1.298     R7C12D.FCI to      R7C12D.F1 SLICE_37
ROUTE         1     0.000      R7C12D.F1 to     R7C12D.DI1 r_idle_cnt_s[22] (to w_clk)
                  --------
                   27.939   (42.4% logic, 57.6% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C13C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C12D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 271.977ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[21]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[22]  (to w_clk +)

   Delay:              27.891ns  (42.3% logic, 57.7% route), 17 logic levels.

 Constraint Details:

     27.891ns physical path delay SLICE_102 to SLICE_37 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 271.977ns

 Physical Path Details:

      Data path SLICE_102 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C13C.CLK to      R7C13C.Q0 SLICE_102 (from w_clk)
ROUTE         2     3.826      R7C13C.Q0 to      R6C12D.A1 r_idle[21]
CTOF_DEL    ---     0.923      R6C12D.A1 to      R6C12D.F1 SLICE_125
ROUTE         1     1.002      R6C12D.F1 to      R6C12D.C0 r_state_ns_a2_10[2]
CTOF_DEL    ---     0.923      R6C12D.C0 to      R6C12D.F0 SLICE_125
ROUTE         1     3.011      R6C12D.F0 to      R7C13B.B1 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R7C13B.B1 to      R7C13B.F1 SLICE_103
ROUTE         4     1.964      R7C13B.F1 to      R9C13B.C1 N_152
CTOF_DEL    ---     0.923      R9C13B.C1 to      R9C13B.F1 SLICE_120
ROUTE         3     2.459      R9C13B.F1 to      R7C13D.A0 N_97
CTOF_DEL    ---     0.923      R7C13D.A0 to      R7C13D.F0 SLICE_128
ROUTE        25     3.844      R7C13D.F0 to      R7C10B.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R7C10B.B0 to     R7C10B.FCO SLICE_47
ROUTE         1     0.000     R7C10B.FCO to     R7C10C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R7C10C.FCI to     R7C10C.FCO SLICE_46
ROUTE         1     0.000     R7C10C.FCO to     R7C10D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R7C10D.FCI to     R7C10D.FCO SLICE_45
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R7C11A.FCI to     R7C11A.FCO SLICE_44
ROUTE         1     0.000     R7C11A.FCO to     R7C11B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R7C11B.FCI to     R7C11B.FCO SLICE_43
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R7C11C.FCI to     R7C11C.FCO SLICE_42
ROUTE         1     0.000     R7C11C.FCO to     R7C11D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R7C11D.FCI to     R7C11D.FCO SLICE_41
ROUTE         1     0.000     R7C11D.FCO to     R7C12A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R7C12A.FCI to     R7C12A.FCO SLICE_40
ROUTE         1     0.000     R7C12A.FCO to     R7C12B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R7C12B.FCI to     R7C12B.FCO SLICE_39
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R7C12C.FCI to     R7C12C.FCO SLICE_38
ROUTE         1     0.000     R7C12C.FCO to     R7C12D.FCI r_idle_cnt_cry[20]
FCITOF1_DE  ---     1.298     R7C12D.FCI to      R7C12D.F1 SLICE_37
ROUTE         1     0.000      R7C12D.F1 to     R7C12D.DI1 r_idle_cnt_s[22] (to w_clk)
                  --------
                   27.891   (42.3% logic, 57.7% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C13C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C12D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 271.977ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[21]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[20]  (to w_clk +)

   Delay:              27.891ns  (42.3% logic, 57.7% route), 17 logic levels.

 Constraint Details:

     27.891ns physical path delay SLICE_102 to SLICE_38 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 271.977ns

 Physical Path Details:

      Data path SLICE_102 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C13C.CLK to      R7C13C.Q0 SLICE_102 (from w_clk)
ROUTE         2     3.826      R7C13C.Q0 to      R6C12D.A1 r_idle[21]
CTOF_DEL    ---     0.923      R6C12D.A1 to      R6C12D.F1 SLICE_125
ROUTE         1     1.002      R6C12D.F1 to      R6C12D.C0 r_state_ns_a2_10[2]
CTOF_DEL    ---     0.923      R6C12D.C0 to      R6C12D.F0 SLICE_125
ROUTE         1     3.011      R6C12D.F0 to      R7C13B.B1 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R7C13B.B1 to      R7C13B.F1 SLICE_103
ROUTE         4     1.964      R7C13B.F1 to      R9C13B.C1 N_152
CTOF_DEL    ---     0.923      R9C13B.C1 to      R9C13B.F1 SLICE_120
ROUTE         3     2.459      R9C13B.F1 to      R7C13D.A0 N_97
CTOF_DEL    ---     0.923      R7C13D.A0 to      R7C13D.F0 SLICE_128
ROUTE        25     3.844      R7C13D.F0 to      R7C10A.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R7C10A.B0 to     R7C10A.FCO SLICE_48
ROUTE         1     0.000     R7C10A.FCO to     R7C10B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R7C10B.FCI to     R7C10B.FCO SLICE_47
ROUTE         1     0.000     R7C10B.FCO to     R7C10C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R7C10C.FCI to     R7C10C.FCO SLICE_46
ROUTE         1     0.000     R7C10C.FCO to     R7C10D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R7C10D.FCI to     R7C10D.FCO SLICE_45
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R7C11A.FCI to     R7C11A.FCO SLICE_44
ROUTE         1     0.000     R7C11A.FCO to     R7C11B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R7C11B.FCI to     R7C11B.FCO SLICE_43
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R7C11C.FCI to     R7C11C.FCO SLICE_42
ROUTE         1     0.000     R7C11C.FCO to     R7C11D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R7C11D.FCI to     R7C11D.FCO SLICE_41
ROUTE         1     0.000     R7C11D.FCO to     R7C12A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R7C12A.FCI to     R7C12A.FCO SLICE_40
ROUTE         1     0.000     R7C12A.FCO to     R7C12B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R7C12B.FCI to     R7C12B.FCO SLICE_39
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI r_idle_cnt_cry[18]
FCITOF1_DE  ---     1.298     R7C12C.FCI to      R7C12C.F1 SLICE_38
ROUTE         1     0.000      R7C12C.F1 to     R7C12C.DI1 r_idle_cnt_s[20] (to w_clk)
                  --------
                   27.891   (42.3% logic, 57.7% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C13C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C12C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 272.046ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[21]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              27.822ns  (42.1% logic, 57.9% route), 18 logic levels.

 Constraint Details:

     27.822ns physical path delay SLICE_102 to SLICE_36 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 272.046ns

 Physical Path Details:

      Data path SLICE_102 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C13C.CLK to      R7C13C.Q0 SLICE_102 (from w_clk)
ROUTE         2     3.826      R7C13C.Q0 to      R6C12D.A1 r_idle[21]
CTOF_DEL    ---     0.923      R6C12D.A1 to      R6C12D.F1 SLICE_125
ROUTE         1     1.002      R6C12D.F1 to      R6C12D.C0 r_state_ns_a2_10[2]
CTOF_DEL    ---     0.923      R6C12D.C0 to      R6C12D.F0 SLICE_125
ROUTE         1     3.011      R6C12D.F0 to      R7C13B.B1 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R7C13B.B1 to      R7C13B.F1 SLICE_103
ROUTE         4     1.964      R7C13B.F1 to      R9C13B.C1 N_152
CTOF_DEL    ---     0.923      R9C13B.C1 to      R9C13B.F1 SLICE_120
ROUTE         3     2.459      R9C13B.F1 to      R7C13D.A0 N_97
CTOF_DEL    ---     0.923      R7C13D.A0 to      R7C13D.F0 SLICE_128
ROUTE        25     3.844      R7C13D.F0 to      R7C10B.B1 r_idle_cnt
C1TOFCO_DE  ---     1.795      R7C10B.B1 to     R7C10B.FCO SLICE_47
ROUTE         1     0.000     R7C10B.FCO to     R7C10C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R7C10C.FCI to     R7C10C.FCO SLICE_46
ROUTE         1     0.000     R7C10C.FCO to     R7C10D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R7C10D.FCI to     R7C10D.FCO SLICE_45
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R7C11A.FCI to     R7C11A.FCO SLICE_44
ROUTE         1     0.000     R7C11A.FCO to     R7C11B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R7C11B.FCI to     R7C11B.FCO SLICE_43
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R7C11C.FCI to     R7C11C.FCO SLICE_42
ROUTE         1     0.000     R7C11C.FCO to     R7C11D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R7C11D.FCI to     R7C11D.FCO SLICE_41
ROUTE         1     0.000     R7C11D.FCO to     R7C12A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R7C12A.FCI to     R7C12A.FCO SLICE_40
ROUTE         1     0.000     R7C12A.FCO to     R7C12B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R7C12B.FCI to     R7C12B.FCO SLICE_39
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R7C12C.FCI to     R7C12C.FCO SLICE_38
ROUTE         1     0.000     R7C12C.FCO to     R7C12D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R7C12D.FCI to     R7C12D.FCO SLICE_37
ROUTE         1     0.000     R7C12D.FCO to     R7C13A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R7C13A.FCI to      R7C13A.F0 SLICE_36
ROUTE         1     0.000      R7C13A.F0 to     R7C13A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   27.822   (42.1% logic, 57.9% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C13C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C13A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 272.046ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[21]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[21]  (to w_clk +)

   Delay:              27.822ns  (42.1% logic, 57.9% route), 18 logic levels.

 Constraint Details:

     27.822ns physical path delay SLICE_102 to SLICE_37 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 272.046ns

 Physical Path Details:

      Data path SLICE_102 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C13C.CLK to      R7C13C.Q0 SLICE_102 (from w_clk)
ROUTE         2     3.826      R7C13C.Q0 to      R6C12D.A1 r_idle[21]
CTOF_DEL    ---     0.923      R6C12D.A1 to      R6C12D.F1 SLICE_125
ROUTE         1     1.002      R6C12D.F1 to      R6C12D.C0 r_state_ns_a2_10[2]
CTOF_DEL    ---     0.923      R6C12D.C0 to      R6C12D.F0 SLICE_125
ROUTE         1     3.011      R6C12D.F0 to      R7C13B.B1 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R7C13B.B1 to      R7C13B.F1 SLICE_103
ROUTE         4     1.964      R7C13B.F1 to      R9C13B.C1 N_152
CTOF_DEL    ---     0.923      R9C13B.C1 to      R9C13B.F1 SLICE_120
ROUTE         3     2.459      R9C13B.F1 to      R7C13D.A0 N_97
CTOF_DEL    ---     0.923      R7C13D.A0 to      R7C13D.F0 SLICE_128
ROUTE        25     3.844      R7C13D.F0 to      R7C10A.B1 r_idle_cnt
C1TOFCO_DE  ---     1.795      R7C10A.B1 to     R7C10A.FCO SLICE_48
ROUTE         1     0.000     R7C10A.FCO to     R7C10B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R7C10B.FCI to     R7C10B.FCO SLICE_47
ROUTE         1     0.000     R7C10B.FCO to     R7C10C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R7C10C.FCI to     R7C10C.FCO SLICE_46
ROUTE         1     0.000     R7C10C.FCO to     R7C10D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R7C10D.FCI to     R7C10D.FCO SLICE_45
ROUTE         1     0.000     R7C10D.FCO to     R7C11A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R7C11A.FCI to     R7C11A.FCO SLICE_44
ROUTE         1     0.000     R7C11A.FCO to     R7C11B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R7C11B.FCI to     R7C11B.FCO SLICE_43
ROUTE         1     0.000     R7C11B.FCO to     R7C11C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R7C11C.FCI to     R7C11C.FCO SLICE_42
ROUTE         1     0.000     R7C11C.FCO to     R7C11D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R7C11D.FCI to     R7C11D.FCO SLICE_41
ROUTE         1     0.000     R7C11D.FCO to     R7C12A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R7C12A.FCI to     R7C12A.FCO SLICE_40
ROUTE         1     0.000     R7C12A.FCO to     R7C12B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R7C12B.FCI to     R7C12B.FCO SLICE_39
ROUTE         1     0.000     R7C12B.FCO to     R7C12C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R7C12C.FCI to     R7C12C.FCO SLICE_38
ROUTE         1     0.000     R7C12C.FCO to     R7C12D.FCI r_idle_cnt_cry[20]
FCITOF0_DE  ---     1.181     R7C12D.FCI to      R7C12D.F0 SLICE_37
ROUTE         1     0.000      R7C12D.F0 to     R7C12D.DI0 r_idle_cnt_s[21] (to w_clk)
                  --------
                   27.822   (42.1% logic, 57.9% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C13C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R7C12D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

Report:   34.674MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |    3.330 MHz|   34.674 MHz|  19  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 93
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 46885 paths, 1 nets, and 828 connections (80.23% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Tue Aug 23 10:42:34 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "w_clk" 3.330000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[19]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[19]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_38 to SLICE_38 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_38 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C12C.CLK to      R7C12C.Q0 SLICE_38 (from w_clk)
ROUTE         2     0.369      R7C12C.Q0 to      R7C12C.A0 r_idle_cnt[19]
CTOF_DEL    ---     0.199      R7C12C.A0 to      R7C12C.F0 SLICE_38
ROUTE         1     0.000      R7C12C.F0 to     R7C12C.DI0 r_idle_cnt_s[19] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C12C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C12C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[20]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[20]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_38 to SLICE_38 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_38 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C12C.CLK to      R7C12C.Q1 SLICE_38 (from w_clk)
ROUTE         2     0.369      R7C12C.Q1 to      R7C12C.A1 r_idle_cnt[20]
CTOF_DEL    ---     0.199      R7C12C.A1 to      R7C12C.F1 SLICE_38
ROUTE         1     0.000      R7C12C.F1 to     R7C12C.DI1 r_idle_cnt_s[20] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C12C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C12C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[16]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[16]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_40 to SLICE_40 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_40 to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C12A.CLK to      R7C12A.Q1 SLICE_40 (from w_clk)
ROUTE         2     0.369      R7C12A.Q1 to      R7C12A.A1 r_idle_cnt[16]
CTOF_DEL    ---     0.199      R7C12A.A1 to      R7C12A.F1 SLICE_40
ROUTE         1     0.000      R7C12A.F1 to     R7C12A.DI1 r_idle_cnt_s[16] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C12A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C12A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[15]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[15]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_40 to SLICE_40 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_40 to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C12A.CLK to      R7C12A.Q0 SLICE_40 (from w_clk)
ROUTE         2     0.369      R7C12A.Q0 to      R7C12A.A0 r_idle_cnt[15]
CTOF_DEL    ---     0.199      R7C12A.A0 to      R7C12A.F0 SLICE_40
ROUTE         1     0.000      R7C12A.F0 to     R7C12A.DI0 r_idle_cnt_s[15] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C12A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C12A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[14]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[14]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_41 to SLICE_41 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_41 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C11D.CLK to      R7C11D.Q1 SLICE_41 (from w_clk)
ROUTE         2     0.369      R7C11D.Q1 to      R7C11D.A1 r_idle_cnt[14]
CTOF_DEL    ---     0.199      R7C11D.A1 to      R7C11D.F1 SLICE_41
ROUTE         1     0.000      R7C11D.F1 to     R7C11D.DI1 r_idle_cnt_s[14] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C11D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C11D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[13]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[13]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_41 to SLICE_41 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_41 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C11D.CLK to      R7C11D.Q0 SLICE_41 (from w_clk)
ROUTE         2     0.369      R7C11D.Q0 to      R7C11D.A0 r_idle_cnt[13]
CTOF_DEL    ---     0.199      R7C11D.A0 to      R7C11D.F0 SLICE_41
ROUTE         1     0.000      R7C11D.F0 to     R7C11D.DI0 r_idle_cnt_s[13] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C11D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C11D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[11]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[11]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_42 to SLICE_42 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C11C.CLK to      R7C11C.Q0 SLICE_42 (from w_clk)
ROUTE         2     0.369      R7C11C.Q0 to      R7C11C.A0 r_idle_cnt[11]
CTOF_DEL    ---     0.199      R7C11C.A0 to      R7C11C.F0 SLICE_42
ROUTE         1     0.000      R7C11C.F0 to     R7C11C.DI0 r_idle_cnt_s[11] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C11C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C11C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[12]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[12]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_42 to SLICE_42 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C11C.CLK to      R7C11C.Q1 SLICE_42 (from w_clk)
ROUTE         2     0.369      R7C11C.Q1 to      R7C11C.A1 r_idle_cnt[12]
CTOF_DEL    ---     0.199      R7C11C.A1 to      R7C11C.F1 SLICE_42
ROUTE         1     0.000      R7C11C.F1 to     R7C11C.DI1 r_idle_cnt_s[12] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C11C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C11C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[10]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[10]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_43 to SLICE_43 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_43 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C11B.CLK to      R7C11B.Q1 SLICE_43 (from w_clk)
ROUTE         2     0.369      R7C11B.Q1 to      R7C11B.A1 r_idle_cnt[10]
CTOF_DEL    ---     0.199      R7C11B.A1 to      R7C11B.F1 SLICE_43
ROUTE         1     0.000      R7C11B.F1 to     R7C11B.DI1 r_idle_cnt_s[10] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C11B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C11B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[9]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[9]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_43 to SLICE_43 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_43 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C11B.CLK to      R7C11B.Q0 SLICE_43 (from w_clk)
ROUTE         2     0.369      R7C11B.Q0 to      R7C11B.A0 r_idle_cnt[9]
CTOF_DEL    ---     0.199      R7C11B.A0 to      R7C11B.F0 SLICE_43
ROUTE         1     0.000      R7C11B.F0 to     R7C11B.DI0 r_idle_cnt_s[9] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C11B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R7C11B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |     0.000 ns|     0.857 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 93
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 46885 paths, 1 nets, and 828 connections (80.23% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
