part=xcvu9p-flga2104-2-i

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=false
csim.code_analyzer=1
syn.top=SneakySnake_bit
syn.file=/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/fetch_mem.cpp
syn.file=/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/fetch_mem.h
syn.file=/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/hw_action_hbm.cpp
syn.file=/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/hw_action_hbm.H
syn.file=/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp
syn.file=/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.h
syn.file=/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/include/action_memcopy.h
tb.file=/home/deniz/Projects/SneakySnake/SneakySnake/SneakySnake.c