#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001984ee7dad0 .scope module, "i2c_controller_tb" "i2c_controller_tb" 2 6;
 .timescale -9 -12;
v000001984eef7950_0 .var *"_ivl_0", 0 0; Local signal
v000001984eefb460_0 .var "addr", 6 0;
v000001984eefaec0_0 .var "clk", 0 0;
v000001984eefbc80_0 .var "data_in", 7 0;
v000001984eefbe60_0 .net "data_out", 7 0, v000001984eef7bd0_0;  1 drivers
v000001984eefbbe0_0 .var "enable", 0 0;
v000001984eefa420_0 .net "i2c_scl", 0 0, L_000001984eefbaa0;  1 drivers
RS_000001984ee9e7e8 .resolv tri, L_000001984eefaf60, L_000001984eefad80;
v000001984eefbd20_0 .net8 "i2c_sda", 0 0, RS_000001984ee9e7e8;  2 drivers
v000001984eefb8c0_0 .net "ready", 0 0, L_000001984eefa7e0;  1 drivers
v000001984eefbfa0_0 .var "rst", 0 0;
v000001984eefc040_0 .var "rw", 0 0;
S_000001984ee7dc60 .scope module, "master" "i2c_controller" 2 25, 3 4 0, S_000001984ee7dad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /INPUT 1 "rw";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /INOUT 1 "i2c_sda";
    .port_info 9 /INOUT 1 "i2c_scl";
P_000001984ee8a2b0 .param/l "ADDRESS" 1 3 21, +C4<00000000000000000000000000000010>;
P_000001984ee8a2e8 .param/l "DIVIDE_BY" 1 3 29, +C4<00000000000000000000000000000100>;
P_000001984ee8a320 .param/l "IDLE" 1 3 19, +C4<00000000000000000000000000000000>;
P_000001984ee8a358 .param/l "READ_ACK" 1 3 22, +C4<00000000000000000000000000000011>;
P_000001984ee8a390 .param/l "READ_ACK2" 1 3 26, +C4<00000000000000000000000000000111>;
P_000001984ee8a3c8 .param/l "READ_DATA" 1 3 25, +C4<00000000000000000000000000000110>;
P_000001984ee8a400 .param/l "START" 1 3 20, +C4<00000000000000000000000000000001>;
P_000001984ee8a438 .param/l "STOP" 1 3 27, +C4<00000000000000000000000000001000>;
P_000001984ee8a470 .param/l "WRITE_ACK" 1 3 24, +C4<00000000000000000000000000000101>;
P_000001984ee8a4a8 .param/l "WRITE_DATA" 1 3 23, +C4<00000000000000000000000000000100>;
L_000001984ee940e0 .functor AND 1, L_000001984eefb820, L_000001984eefb640, C4<1>, C4<1>;
v000001984ee60f30_0 .net *"_ivl_0", 31 0, L_000001984eefbf00;  1 drivers
L_000001984ef20118 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001984ee608f0_0 .net *"_ivl_11", 23 0, L_000001984ef20118;  1 drivers
L_000001984ef20160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001984ee611b0_0 .net/2u *"_ivl_12", 31 0, L_000001984ef20160;  1 drivers
v000001984ee60710_0 .net *"_ivl_14", 0 0, L_000001984eefb640;  1 drivers
v000001984ee60530_0 .net *"_ivl_17", 0 0, L_000001984ee940e0;  1 drivers
L_000001984ef201a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001984ee60990_0 .net/2s *"_ivl_18", 1 0, L_000001984ef201a8;  1 drivers
L_000001984ef201f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001984ee607b0_0 .net/2s *"_ivl_20", 1 0, L_000001984ef201f0;  1 drivers
v000001984ee60850_0 .net *"_ivl_22", 1 0, L_000001984eefa880;  1 drivers
v000001984ee60ad0_0 .net *"_ivl_26", 31 0, L_000001984eefb280;  1 drivers
L_000001984ef20238 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001984ee60b70_0 .net *"_ivl_29", 30 0, L_000001984ef20238;  1 drivers
L_000001984ef20088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001984ee60c10_0 .net *"_ivl_3", 30 0, L_000001984ef20088;  1 drivers
L_000001984ef20280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001984eef71d0_0 .net/2u *"_ivl_30", 31 0, L_000001984ef20280;  1 drivers
v000001984eef7c70_0 .net *"_ivl_32", 0 0, L_000001984eefa9c0;  1 drivers
L_000001984ef202c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001984eef7db0_0 .net/2u *"_ivl_34", 1 0, L_000001984ef202c8;  1 drivers
v000001984eef8cb0_0 .net *"_ivl_36", 1 0, L_000001984eefae20;  1 drivers
L_000001984ef20310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001984eef8670_0 .net *"_ivl_39", 0 0, L_000001984ef20310;  1 drivers
L_000001984ef200d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001984eef7d10_0 .net/2u *"_ivl_4", 31 0, L_000001984ef200d0;  1 drivers
v000001984eef7130_0 .net *"_ivl_40", 1 0, L_000001984eefc0e0;  1 drivers
v000001984eef8030_0 .net *"_ivl_44", 31 0, L_000001984eefb320;  1 drivers
L_000001984ef20358 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001984eef7590_0 .net *"_ivl_47", 30 0, L_000001984ef20358;  1 drivers
L_000001984ef203a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001984eef79f0_0 .net/2u *"_ivl_48", 31 0, L_000001984ef203a0;  1 drivers
v000001984eef8710_0 .net *"_ivl_50", 0 0, L_000001984eefab00;  1 drivers
o000001984ee9e578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001984eef87b0_0 name=_ivl_52
v000001984eef8850_0 .net *"_ivl_6", 0 0, L_000001984eefb820;  1 drivers
v000001984eef8990_0 .net *"_ivl_8", 31 0, L_000001984eefbdc0;  1 drivers
v000001984eef8210_0 .net "addr", 6 0, v000001984eefb460_0;  1 drivers
v000001984eef7630_0 .net "clk", 0 0, v000001984eefaec0_0;  1 drivers
v000001984eef88f0_0 .var "counter", 7 0;
v000001984eef7e50_0 .var "counter2", 7 0;
v000001984eef7310_0 .net "data_in", 7 0, v000001984eefbc80_0;  1 drivers
v000001984eef7bd0_0 .var "data_out", 7 0;
v000001984eef7ef0_0 .net "enable", 0 0, v000001984eefbbe0_0;  1 drivers
v000001984eef73b0_0 .var "i2c_clk", 0 0;
v000001984eef8a30_0 .net "i2c_scl", 0 0, L_000001984eefbaa0;  alias, 1 drivers
v000001984eef8ad0_0 .var "i2c_scl_enable", 0 0;
v000001984eef8b70_0 .net8 "i2c_sda", 0 0, RS_000001984ee9e7e8;  alias, 2 drivers
v000001984eef8490_0 .net "ready", 0 0, L_000001984eefa7e0;  alias, 1 drivers
v000001984eef80d0_0 .net "rst", 0 0, v000001984eefbfa0_0;  1 drivers
v000001984eef7a90_0 .net "rw", 0 0, v000001984eefc040_0;  1 drivers
v000001984eef7770_0 .var "saved_addr", 7 0;
v000001984eef7270_0 .var "saved_data", 7 0;
v000001984eef7450_0 .var "sda_out", 0 0;
v000001984eef8c10_0 .var "state", 7 0;
v000001984eef8d50_0 .var "write_enable", 0 0;
E_000001984ee9cfd0/0 .event negedge, v000001984eef73b0_0;
E_000001984ee9cfd0/1 .event posedge, v000001984eef80d0_0;
E_000001984ee9cfd0 .event/or E_000001984ee9cfd0/0, E_000001984ee9cfd0/1;
E_000001984ee9c150 .event posedge, v000001984eef80d0_0, v000001984eef73b0_0;
E_000001984ee9cdd0 .event posedge, v000001984eef7630_0;
L_000001984eefbf00 .concat [ 1 31 0 0], v000001984eefbfa0_0, L_000001984ef20088;
L_000001984eefb820 .cmp/eq 32, L_000001984eefbf00, L_000001984ef200d0;
L_000001984eefbdc0 .concat [ 8 24 0 0], v000001984eef8c10_0, L_000001984ef20118;
L_000001984eefb640 .cmp/eq 32, L_000001984eefbdc0, L_000001984ef20160;
L_000001984eefa880 .functor MUXZ 2, L_000001984ef201f0, L_000001984ef201a8, L_000001984ee940e0, C4<>;
L_000001984eefa7e0 .part L_000001984eefa880, 0, 1;
L_000001984eefb280 .concat [ 1 31 0 0], v000001984eef8ad0_0, L_000001984ef20238;
L_000001984eefa9c0 .cmp/eq 32, L_000001984eefb280, L_000001984ef20280;
L_000001984eefae20 .concat [ 1 1 0 0], v000001984eef73b0_0, L_000001984ef20310;
L_000001984eefc0e0 .functor MUXZ 2, L_000001984eefae20, L_000001984ef202c8, L_000001984eefa9c0, C4<>;
L_000001984eefbaa0 .part L_000001984eefc0e0, 0, 1;
L_000001984eefb320 .concat [ 1 31 0 0], v000001984eef8d50_0, L_000001984ef20358;
L_000001984eefab00 .cmp/eq 32, L_000001984eefb320, L_000001984ef203a0;
L_000001984eefaf60 .functor MUXZ 1, o000001984ee9e578, v000001984eef7450_0, L_000001984eefab00, C4<>;
S_000001984ee8a4f0 .scope module, "slave" "i2c_slave_controller" 2 39, 4 3 0, S_000001984ee7dad0;
 .timescale -9 -12;
    .port_info 0 /INOUT 1 "sda";
    .port_info 1 /INOUT 1 "scl";
P_000001984eef9260 .param/l "ADDRESS" 1 4 8, C4<0101010>;
P_000001984eef9298 .param/l "READ_ADDR" 1 4 10, +C4<00000000000000000000000000000000>;
P_000001984eef92d0 .param/l "READ_DATA" 1 4 12, +C4<00000000000000000000000000000010>;
P_000001984eef9308 .param/l "SEND_ACK" 1 4 11, +C4<00000000000000000000000000000001>;
P_000001984eef9340 .param/l "SEND_ACK2" 1 4 14, +C4<00000000000000000000000000000100>;
P_000001984eef9378 .param/l "WRITE_DATA" 1 4 13, +C4<00000000000000000000000000000011>;
v000001984eef74f0_0 .net *"_ivl_0", 31 0, L_000001984eefb1e0;  1 drivers
L_000001984ef203e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001984eef7f90_0 .net *"_ivl_3", 30 0, L_000001984ef203e8;  1 drivers
L_000001984ef20430 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001984eef83f0_0 .net/2u *"_ivl_4", 31 0, L_000001984ef20430;  1 drivers
v000001984eef7090_0 .net *"_ivl_6", 0 0, L_000001984eefb3c0;  1 drivers
o000001984ee9ec38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001984eef8530_0 name=_ivl_8
v000001984eef8df0_0 .var "addr", 7 0;
v000001984eef76d0_0 .var "counter", 7 0;
v000001984eef8170_0 .var "data_in", 7 0;
v000001984eef7b30_0 .var "data_out", 7 0;
v000001984eef8e90_0 .net "scl", 0 0, L_000001984eefbaa0;  alias, 1 drivers
v000001984eef7810_0 .net8 "sda", 0 0, RS_000001984ee9e7e8;  alias, 2 drivers
v000001984eef78b0_0 .var "sda_in", 0 0;
v000001984eef8f30_0 .var "sda_out", 0 0;
v000001984eef82b0_0 .var "start", 0 0;
v000001984eef8350_0 .var "state", 7 0;
v000001984eef85d0_0 .var "write_enable", 0 0;
E_000001984ee9cad0 .event negedge, v000001984eef8a30_0;
E_000001984ee9c090 .event posedge, v000001984eef8a30_0;
E_000001984ee9c4d0 .event posedge, v000001984eef8b70_0;
E_000001984ee9c210 .event negedge, v000001984eef8b70_0;
L_000001984eefb1e0 .concat [ 1 31 0 0], v000001984eef85d0_0, L_000001984ef203e8;
L_000001984eefb3c0 .cmp/eq 32, L_000001984eefb1e0, L_000001984ef20430;
L_000001984eefad80 .functor MUXZ 1, o000001984ee9ec38, v000001984eef8f30_0, L_000001984eefb3c0, C4<>;
    .scope S_000001984ee7dc60;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001984eef7e50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001984eef8ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001984eef73b0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001984ee7dc60;
T_1 ;
    %wait E_000001984ee9cdd0;
    %load/vec4 v000001984eef7e50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001984eef73b0_0;
    %inv;
    %assign/vec4 v000001984eef73b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001984eef7e50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001984eef7e50_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001984eef7e50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001984ee7dc60;
T_2 ;
    %wait E_000001984ee9cfd0;
    %load/vec4 v000001984eef80d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001984eef8ad0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001984eef8c10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_2.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001984eef8c10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_2.5;
    %jmp/1 T_2.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001984eef8c10_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_or 4, 8;
T_2.4;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001984eef8ad0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001984eef8ad0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001984ee7dc60;
T_3 ;
    %wait E_000001984ee9c150;
    %load/vec4 v000001984eef80d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001984eef8c10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001984eef8c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v000001984eef7ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001984eef8c10_0, 0;
    %load/vec4 v000001984eef8210_0;
    %load/vec4 v000001984eef7a90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001984eef7770_0, 0;
    %load/vec4 v000001984eef7310_0;
    %assign/vec4 v000001984eef7270_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001984eef8c10_0, 0;
T_3.13 ;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v000001984eef88f0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001984eef8c10_0, 0;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v000001984eef88f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v000001984eef8c10_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v000001984eef88f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v000001984eef88f0_0, 0;
T_3.15 ;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v000001984eef8b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v000001984eef88f0_0, 0;
    %load/vec4 v000001984eef7770_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v000001984eef8c10_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v000001984eef8c10_0, 0;
T_3.19 ;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v000001984eef8c10_0, 0;
T_3.17 ;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v000001984eef88f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.20, 4;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v000001984eef8c10_0, 0;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v000001984eef88f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v000001984eef88f0_0, 0;
T_3.21 ;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v000001984eef8b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.24, 4;
    %load/vec4 v000001984eef7ef0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001984eef8c10_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v000001984eef8c10_0, 0;
T_3.23 ;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v000001984eef8b70_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001984eef88f0_0;
    %assign/vec4/off/d v000001984eef7bd0_0, 4, 5;
    %load/vec4 v000001984eef88f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v000001984eef8c10_0, 0;
    %jmp T_3.26;
T_3.25 ;
    %load/vec4 v000001984eef88f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v000001984eef88f0_0, 0;
T_3.26 ;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v000001984eef8c10_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001984eef8c10_0, 0;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001984ee7dc60;
T_4 ;
    %wait E_000001984ee9cfd0;
    %load/vec4 v000001984eef80d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001984eef8d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001984eef7450_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001984eef8c10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001984eef8d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001984eef7450_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v000001984eef7770_0;
    %load/vec4 v000001984eef88f0_0;
    %part/u 1;
    %assign/vec4 v000001984eef7450_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001984eef8d50_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001984eef8d50_0, 0;
    %load/vec4 v000001984eef7270_0;
    %load/vec4 v000001984eef88f0_0;
    %part/u 1;
    %assign/vec4 v000001984eef7450_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001984eef8d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001984eef7450_0, 0;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001984eef8d50_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001984eef8d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001984eef7450_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001984ee8a4f0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001984eef8350_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001984eef8170_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v000001984eef7b30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001984eef8f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001984eef78b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001984eef82b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001984eef85d0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001984ee8a4f0;
T_6 ;
    %wait E_000001984ee9c210;
    %load/vec4 v000001984eef82b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.2, 4;
    %load/vec4 v000001984eef8e90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001984eef82b0_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v000001984eef76d0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001984ee8a4f0;
T_7 ;
    %wait E_000001984ee9c4d0;
    %load/vec4 v000001984eef82b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.2, 4;
    %load/vec4 v000001984eef8e90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001984eef8350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001984eef82b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001984eef85d0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001984ee8a4f0;
T_8 ;
    %wait E_000001984ee9c090;
    %load/vec4 v000001984eef82b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000001984eef8350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v000001984eef7810_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001984eef76d0_0;
    %assign/vec4/off/d v000001984eef8df0_0, 4, 5;
    %load/vec4 v000001984eef76d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001984eef8350_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v000001984eef76d0_0;
    %subi 1, 0, 8;
    %assign/vec4 v000001984eef76d0_0, 0;
T_8.9 ;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v000001984eef8df0_0;
    %parti/s 7, 1, 2;
    %cmpi/e 42, 0, 7;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v000001984eef76d0_0, 0;
    %load/vec4 v000001984eef8df0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001984eef8350_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v000001984eef8350_0, 0;
T_8.13 ;
T_8.10 ;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v000001984eef7810_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001984eef76d0_0;
    %assign/vec4/off/d v000001984eef8170_0, 4, 5;
    %load/vec4 v000001984eef76d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v000001984eef8350_0, 0;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v000001984eef76d0_0;
    %subi 1, 0, 8;
    %assign/vec4 v000001984eef76d0_0, 0;
T_8.15 ;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001984eef8350_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v000001984eef76d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001984eef8350_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v000001984eef76d0_0;
    %subi 1, 0, 8;
    %assign/vec4 v000001984eef76d0_0, 0;
T_8.17 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001984ee8a4f0;
T_9 ;
    %wait E_000001984ee9cad0;
    %load/vec4 v000001984eef8350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001984eef85d0_0, 0;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001984eef8f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001984eef85d0_0, 0;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001984eef85d0_0, 0;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v000001984eef7b30_0;
    %load/vec4 v000001984eef76d0_0;
    %part/u 1;
    %assign/vec4 v000001984eef8f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001984eef85d0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001984eef8f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001984eef85d0_0, 0;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001984ee7dad0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001984eefaec0_0, 0, 1;
T_10.0 ;
    %load/vec4 v000001984eefaec0_0;
    %inv;
    %store/vec4 v000001984eef7950_0, 0, 1;
    %pushi/vec4 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001984eef7950_0;
    %store/vec4 v000001984eefaec0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_000001984ee7dad0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001984eefaec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001984eefbfa0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001984eefbfa0_0, 0, 1;
    %pushi/vec4 42, 0, 7;
    %store/vec4 v000001984eefb460_0, 0, 7;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001984eefbc80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001984eefc040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001984eefbbe0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001984eefbbe0_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "src\oled_i2c_128x32\i2c_controller_tb.v";
    "./src/oled_i2c_128x32/i2c_controller.v";
    "./src/oled_i2c_128x32/i2c_slave_controller.v";
