;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <89, 17
	CMP <107, @2
	SLT #-110, 5
	SUB 100, -200
	ADD 210, 30
	SUB @0, @2
	SLT 12, @10
	CMP 210, 60
	SLT -30, 9
	MOV #9, <270
	SLT 210, 60
	JMP 210, #60
	SLT 12, @10
	JMP 210, #60
	JMN 0, <501
	CMP #0, -50
	SUB #0, -39
	SLT -30, 9
	SLT -30, 9
	SLT -30, 9
	SUB 0, -0
	SUB 0, -0
	ADD 210, 60
	SUB @12, @10
	SLT 210, 561
	MOV @-127, 100
	SUB -100, -100
	MOV @-127, 100
	CMP #100, -50
	CMP #100, -50
	SUB -970, 9
	SLT -30, 9
	SPL 0, <501
	SUB #72, @261
	ADD 210, 60
	SLT 210, 60
	CMP @0, @2
	CMP @0, @2
	SPL 0, <501
	SPL 0, <501
	JMP <-127, 100
	JMP <-127, 100
	SUB #300, 90
	DAT <300, #-90
	DAT <300, #-90
	SPL 0, <501
