# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do mux4_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {mux4_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:23:30 on Mar 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." mux4_6_1200mv_85c_slow.vo 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 02:23:30 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/data_path/mux4/testbench {D:/Developer/Concepcao/mips/data_path/mux4/testbench/mux4_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:23:30 on Mar 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/data_path/mux4/testbench" D:/Developer/Concepcao/mips/data_path/mux4/testbench/mux4_tb.sv 
# -- Compiling module mux4_tb
# 
# Top level modules:
# 	mux4_tb
# End time: 02:23:30 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" mux4_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" mux4_tb 
# Start time: 02:23:30 on Mar 03,2020
# Loading sv_std.std
# Loading work.mux4_tb
# Loading work.mux4
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from mux4_6_1200mv_85c_v_slow.sdo
# Loading timing data from mux4_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux4_tb File: D:/Developer/Concepcao/mips/data_path/mux4/testbench/mux4_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | D0 | D1 | D2 | D3 | Sel | Y |
# ** Error: | 0 | 0 | 0 | 0 | 00 | 0 | ERROR
#    Time: 21 ns  Scope: mux4_tb File: D:/Developer/Concepcao/mips/data_path/mux4/testbench/mux4_tb.sv Line: 56
# | 0 | 0 | 0 | 0 | 01 | 0 | OK
# | 0 | 0 | 0 | 0 | 10 | 0 | OK
# | 0 | 0 | 0 | 0 | 11 | 0 | OK
# | 0 | 0 | 0 | 1 | 00 | 0 | OK
# | 0 | 0 | 0 | 1 | 01 | 0 | OK
# | 0 | 0 | 0 | 1 | 10 | 0 | OK
# | 0 | 0 | 0 | 1 | 11 | 1 | OK
# | 0 | 0 | 1 | 0 | 00 | 0 | OK
# | 0 | 0 | 1 | 0 | 01 | 0 | OK
# | 0 | 0 | 1 | 0 | 10 | 1 | OK
# | 0 | 0 | 1 | 0 | 11 | 0 | OK
# | 0 | 0 | 1 | 1 | 00 | 0 | OK
# | 0 | 0 | 1 | 1 | 01 | 0 | OK
# | 0 | 0 | 1 | 1 | 10 | 1 | OK
# | 0 | 0 | 1 | 1 | 11 | 1 | OK
# | 0 | 1 | 0 | 0 | 00 | 0 | OK
# | 0 | 1 | 0 | 0 | 01 | 1 | OK
# | 0 | 1 | 0 | 0 | 10 | 0 | OK
# | 0 | 1 | 0 | 0 | 11 | 0 | OK
# | 0 | 1 | 0 | 1 | 00 | 0 | OK
# | 0 | 1 | 0 | 1 | 01 | 1 | OK
# | 0 | 1 | 0 | 1 | 10 | 0 | OK
# | 0 | 1 | 0 | 1 | 11 | 1 | OK
# | 0 | 1 | 1 | 0 | 00 | 0 | OK
# | 0 | 1 | 1 | 0 | 01 | 1 | OK
# | 0 | 1 | 1 | 0 | 10 | 1 | OK
# | 0 | 1 | 1 | 0 | 11 | 0 | OK
# | 0 | 1 | 1 | 1 | 00 | 0 | OK
# | 0 | 1 | 1 | 1 | 01 | 1 | OK
# | 0 | 1 | 1 | 1 | 10 | 1 | OK
# | 0 | 1 | 1 | 1 | 11 | 1 | OK
# | 1 | 0 | 0 | 0 | 00 | 1 | OK
# | 1 | 0 | 0 | 0 | 01 | 0 | OK
# | 1 | 0 | 0 | 0 | 10 | 0 | OK
# | 1 | 0 | 0 | 0 | 11 | 0 | OK
# | 1 | 0 | 0 | 1 | 00 | 1 | OK
# | 1 | 0 | 0 | 1 | 01 | 0 | OK
# | 1 | 0 | 0 | 1 | 10 | 0 | OK
# | 1 | 0 | 0 | 1 | 11 | 1 | OK
# | 1 | 0 | 1 | 0 | 00 | 1 | OK
# | 1 | 0 | 1 | 0 | 01 | 0 | OK
# | 1 | 0 | 1 | 0 | 10 | 1 | OK
# | 1 | 0 | 1 | 0 | 11 | 0 | OK
# | 1 | 0 | 1 | 1 | 00 | 1 | OK
# | 1 | 0 | 1 | 1 | 01 | 0 | OK
# | 1 | 0 | 1 | 1 | 10 | 1 | OK
# | 1 | 0 | 1 | 1 | 11 | 1 | OK
# | 1 | 1 | 0 | 0 | 00 | 1 | OK
# | 1 | 1 | 0 | 0 | 01 | 1 | OK
# | 1 | 1 | 0 | 0 | 10 | 0 | OK
# | 1 | 1 | 0 | 0 | 11 | 0 | OK
# | 1 | 1 | 0 | 1 | 00 | 1 | OK
# | 1 | 1 | 0 | 1 | 01 | 1 | OK
# | 1 | 1 | 0 | 1 | 10 | 0 | OK
# | 1 | 1 | 0 | 1 | 11 | 1 | OK
# | 1 | 1 | 1 | 0 | 00 | 1 | OK
# | 1 | 1 | 1 | 0 | 01 | 1 | OK
# | 1 | 1 | 1 | 0 | 10 | 1 | OK
# | 1 | 1 | 1 | 0 | 11 | 0 | OK
# | 1 | 1 | 1 | 1 | 00 | 1 | OK
# | 1 | 1 | 1 | 1 | 01 | 1 | OK
# | 1 | 1 | 1 | 1 | 10 | 1 | OK
# | 1 | 1 | 1 | 1 | 11 | 1 | OK
# Testes Efetuados  = 64
# Erros Encontrados = 1
# ** Note: $stop    : D:/Developer/Concepcao/mips/data_path/mux4/testbench/mux4_tb.sv(67)
#    Time: 850 ns  Iteration: 0  Instance: /mux4_tb
# Break in Module mux4_tb at D:/Developer/Concepcao/mips/data_path/mux4/testbench/mux4_tb.sv line 67
# End time: 02:25:12 on Mar 03,2020, Elapsed time: 0:01:42
# Errors: 1, Warnings: 0
