
*** Running vivado
    with args -log matmult_ex_matmul_partition_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source matmult_ex_matmul_partition_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Feb 20 14:35:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source matmult_ex_matmul_partition_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 566.152 ; gain = 162.711
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: matmult_ex_matmul_partition_0_0
Command: synth_design -top matmult_ex_matmul_partition_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24868
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1272.152 ; gain = 466.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'matmult_ex_matmul_partition_0_0' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_matmul_partition_0_0/synth/matmult_ex_matmul_partition_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_A_RAM_AUTO_1R1W' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_A_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_A_RAM_AUTO_1R1W' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_A_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_C_RAM_AUTO_1R1W' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_C_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_C_RAM_AUTO_1R1W' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_C_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_matmul_partition_Pipeline_readA' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_matmul_partition_Pipeline_readA.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_flow_control_loop_pipe_sequential_init' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_flow_control_loop_pipe_sequential_init' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_matmul_partition_Pipeline_readA' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_matmul_partition_Pipeline_readA.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_matmul_partition_Pipeline_readB' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_matmul_partition_Pipeline_readB.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_matmul_partition_Pipeline_readB' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_matmul_partition_Pipeline_readB.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_mul_32s_32s_32_2_1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_mul_32s_32s_32_2_1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_sparsemux_9_2_32_1_1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_9_2_32_1_1.v:9]
INFO: [Synth 8-226] default block is never used [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_9_2_32_1_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_sparsemux_9_2_32_1_1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_9_2_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_sparsemux_7_2_32_1_1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_7_2_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_sparsemux_7_2_32_1_1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_7_2_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_sparsemux_33_4_32_1_1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_33_4_32_1_1.v:9]
INFO: [Synth 8-226] default block is never used [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_33_4_32_1_1.v:127]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_sparsemux_33_4_32_1_1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_33_4_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_sparsemux_31_4_32_1_1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_31_4_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_sparsemux_31_4_32_1_1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_31_4_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_sparsemux_29_4_32_1_1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_29_4_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_sparsemux_29_4_32_1_1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_29_4_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_sparsemux_27_4_32_1_1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_27_4_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_sparsemux_27_4_32_1_1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_27_4_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_sparsemux_25_4_32_1_1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_25_4_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_sparsemux_25_4_32_1_1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_25_4_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_sparsemux_23_4_32_1_1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_23_4_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_sparsemux_23_4_32_1_1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_23_4_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_sparsemux_21_4_32_1_1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_21_4_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_sparsemux_21_4_32_1_1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_21_4_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_sparsemux_19_4_32_1_1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_19_4_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_sparsemux_19_4_32_1_1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_19_4_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_sparsemux_17_3_32_1_1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_17_3_32_1_1.v:9]
INFO: [Synth 8-226] default block is never used [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_17_3_32_1_1.v:79]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_sparsemux_17_3_32_1_1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_17_3_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_sparsemux_15_3_32_1_1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_15_3_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_sparsemux_15_3_32_1_1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_15_3_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_sparsemux_13_3_32_1_1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_13_3_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_sparsemux_13_3_32_1_1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_13_3_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_sparsemux_11_3_32_1_1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_11_3_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_sparsemux_11_3_32_1_1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_sparsemux_11_3_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_matmul_partition_Pipeline_writeC' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_matmul_partition_Pipeline_writeC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_matmul_partition_Pipeline_writeC' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_matmul_partition_Pipeline_writeC.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_control_s_axi' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_control_s_axi.v:227]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_control_s_axi' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_store' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:815]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_fifo' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_srl' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_srl' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_fifo' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_fifo__parameterized0' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_mem' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_mem' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_fifo__parameterized0' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_fifo__parameterized1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_srl__parameterized0' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_srl__parameterized0' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_fifo__parameterized1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_fifo__parameterized2' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_srl__parameterized1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_srl__parameterized1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_fifo__parameterized2' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2579]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_store' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:815]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_load' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:323]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_fifo__parameterized3' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_mem__parameterized0' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_mem__parameterized0' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_fifo__parameterized3' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2579]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_load' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:323]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_write' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:1625]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_burst_converter' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:1945]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_reg_slice' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_reg_slice' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_burst_converter' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:1945]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_fifo__parameterized4' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_srl__parameterized2' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_srl__parameterized2' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_fifo__parameterized4' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_throttle' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2251]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_reg_slice__parameterized0' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2477]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_fifo__parameterized5' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_srl__parameterized3' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_srl__parameterized3' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_fifo__parameterized5' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_fifo__parameterized6' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_srl__parameterized4' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_srl__parameterized4' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_fifo__parameterized6' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2579]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_throttle' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2251]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_reg_slice__parameterized1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2477]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:1936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:1939]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_write' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:1625]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_read' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:1433]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_gmem_m_axi_reg_slice__parameterized2' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_reg_slice__parameterized2' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:2477]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:1617]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi_read' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:1433]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_gmem_m_axi' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_gmem_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_mul_31ns_32ns_63_2_1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_mul_31ns_32ns_63_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_mul_31ns_32ns_63_2_1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_mul_31ns_32ns_63_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'matmul_partition_mul_31ns_63ns_94_5_1' [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_mul_31ns_63ns_94_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition_mul_31ns_63ns_94_5_1' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_mul_31ns_63ns_94_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'matmul_partition' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmult_ex_matmul_partition_0_0' (0#1) [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_matmul_partition_0_0/synth/matmult_ex_matmul_partition_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_control_s_axi.v:305]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port reset in module matmul_partition_mul_32s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module matmul_partition_mul_31ns_63ns_94_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module matmul_partition_mul_31ns_32ns_63_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module matmul_partition_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module matmul_partition_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module matmul_partition_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module matmul_partition_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module matmul_partition_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module matmul_partition_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module matmul_partition_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module matmul_partition_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module matmul_partition_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module matmul_partition_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_AWREADY in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_ARREADY in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RVALID in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[31] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[30] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[29] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[28] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[27] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[26] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[25] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[24] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[23] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[22] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[21] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[20] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[19] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[18] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[17] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[16] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[15] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[14] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[13] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[12] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[11] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[10] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[9] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[8] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[7] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[6] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[5] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[4] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[3] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[2] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[1] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[0] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RLAST in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RID[0] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[8] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[7] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[6] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[5] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[4] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[3] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[2] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[1] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[0] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RUSER[0] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RRESP[1] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RRESP[0] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BVALID in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BRESP[1] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BRESP[0] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BID[0] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BUSER[0] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[61] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[60] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[59] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[58] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[57] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[56] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[55] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[54] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[53] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[52] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[51] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[50] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[49] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[48] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[47] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[46] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[45] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[44] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[43] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[42] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[41] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[40] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[39] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[38] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[37] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[36] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[35] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[34] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[33] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[32] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[31] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[30] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln91[29] in module matmul_partition_matmul_partition_Pipeline_writeC is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1427.742 ; gain = 622.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1427.742 ; gain = 622.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1427.742 ; gain = 622.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.517 . Memory (MB): peak = 1427.742 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_matmul_partition_0_0/constraints/matmul_partition_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ip/matmult_ex_matmul_partition_0_0/constraints/matmul_partition_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/matmult_ex_matmul_partition_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/matmult_ex_matmul_partition_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1505.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.622 . Memory (MB): peak = 1505.160 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1505.160 ; gain = 699.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1505.160 ; gain = 699.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/matmult_ex_matmul_partition_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1505.160 ; gain = 699.691
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_1699_reg' and it is trimmed from '31' to '4' bits. [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.v:1692]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'matmul_partition_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'matmul_partition_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_partition_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_partition_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_partition_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_partition_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'matmul_partition_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'matmul_partition_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_partition_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_partition_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_partition_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_partition_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 1505.160 ; gain = 699.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 11    
	   4 Input   32 Bit       Adders := 3     
	   5 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 19    
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               96 Bit    Registers := 6     
	               94 Bit    Registers := 5     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 10    
	               63 Bit    Registers := 4     
	               62 Bit    Registers := 3     
	               52 Bit    Registers := 2     
	               39 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 128   
	               31 Bit    Registers := 12    
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 141   
+---Multipliers : 
	              32x64  Multipliers := 1     
	              32x33  Multipliers := 1     
	              32x32  Multipliers := 16    
+---RAMs : 
	               8K Bit	(256 X 32 bit)          RAMs := 1     
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              540 Bit	(15 X 36 bit)          RAMs := 1     
	              512 Bit	(16 X 32 bit)          RAMs := 32    
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   94 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 10    
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 18    
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 17    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 49    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 63    
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 159   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmp_reg_2092_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U55/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U55/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_reg_2092_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U55/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U55/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U55/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U55/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U51/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U51/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmp_3_reg_2107_reg is absorbed into DSP mul_32s_32s_32_2_1_U51/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U51/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U51/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U51/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U51/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_3_reg_2107_reg is absorbed into DSP mul_32s_32s_32_2_1_U51/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U51/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U51/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U51/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U51/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U51/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U51/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U49/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U49/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmp_1_reg_2097_reg is absorbed into DSP mul_32s_32s_32_2_1_U49/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U49/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U49/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U49/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U49/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_1_reg_2097_reg is absorbed into DSP mul_32s_32s_32_2_1_U49/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U49/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U49/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U49/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U49/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U49/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U49/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U48/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U48/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmp_2_reg_2102_reg is absorbed into DSP mul_32s_32s_32_2_1_U48/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U48/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U48/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U48/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U48/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_2_reg_2102_reg is absorbed into DSP mul_32s_32s_32_2_1_U48/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U48/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U48/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U48/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U48/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U48/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U48/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U50/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U50/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmp_5_reg_2117_reg is absorbed into DSP mul_32s_32s_32_2_1_U50/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U50/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U50/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U50/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U50/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_5_reg_2117_reg is absorbed into DSP mul_32s_32s_32_2_1_U50/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U50/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U50/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U50/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U50/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U50/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U50/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U45/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U45/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmp_7_reg_2127_reg is absorbed into DSP mul_32s_32s_32_2_1_U45/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U45/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U45/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U45/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U45/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_7_reg_2127_reg is absorbed into DSP mul_32s_32s_32_2_1_U45/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U45/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U45/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U45/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U45/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U45/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U45/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U53/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U53/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmp_4_reg_2112_reg is absorbed into DSP mul_32s_32s_32_2_1_U53/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U53/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U53/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U53/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U53/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_4_reg_2112_reg is absorbed into DSP mul_32s_32s_32_2_1_U53/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U53/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U53/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U53/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U53/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U53/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U53/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U54/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U54/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmp_6_reg_2122_reg is absorbed into DSP mul_32s_32s_32_2_1_U54/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U54/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U54/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U54/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U54/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_6_reg_2122_reg is absorbed into DSP mul_32s_32s_32_2_1_U54/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U54/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U54/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U54/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U54/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U54/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U54/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U56/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U56/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmp_9_reg_2137_reg is absorbed into DSP mul_32s_32s_32_2_1_U56/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U56/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U56/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U56/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U56/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_9_reg_2137_reg is absorbed into DSP mul_32s_32s_32_2_1_U56/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U56/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U56/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U56/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U56/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U56/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U56/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U46/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U46/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmp_10_reg_2147_reg is absorbed into DSP mul_32s_32s_32_2_1_U46/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U46/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U46/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U46/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U46/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_10_reg_2147_reg is absorbed into DSP mul_32s_32s_32_2_1_U46/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U46/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U46/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U46/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U46/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U46/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U46/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U47/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U47/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmp_8_reg_2132_reg is absorbed into DSP mul_32s_32s_32_2_1_U47/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U47/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U47/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U47/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U47/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_8_reg_2132_reg is absorbed into DSP mul_32s_32s_32_2_1_U47/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U47/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U47/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U47/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U47/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U47/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U47/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U52/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U52/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmp_s_reg_2142_reg is absorbed into DSP mul_32s_32s_32_2_1_U52/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U52/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U52/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U52/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U52/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_s_reg_2142_reg is absorbed into DSP mul_32s_32s_32_2_1_U52/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U52/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U52/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U52/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U52/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U52/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U52/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmp_12_reg_2022_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U42/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U42/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_12_reg_2022_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U42/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U42/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U42/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U42/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U44/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U44/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U44/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U44/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U44/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U44/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U44/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U44/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U44/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U44/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U44/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U44/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U43/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U43/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register select_ln81_reg_2027_reg is absorbed into DSP mul_32s_32s_32_2_1_U43/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U43/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U43/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U43/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U43/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register select_ln81_reg_2027_reg is absorbed into DSP mul_32s_32s_32_2_1_U43/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U43/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U43/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U43/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U43/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U43/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U43/buff0_reg.
WARNING: [Synth 8-6014] Unused sequential element mul_31ns_32ns_63_2_1_U127/buff0_reg was removed.  [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_mul_31ns_32ns_63_2_1.v:47]
WARNING: [Synth 8-6014] Unused sequential element smax2_reg_600_reg was removed.  [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition.v:1970]
WARNING: [Synth 8-6014] Unused sequential element smax2_reg_600_reg was removed.  [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition.v:1970]
WARNING: [Synth 8-6014] Unused sequential element mul_31ns_63ns_94_5_1_U128/buff1_reg was removed.  [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_mul_31ns_63ns_94_5_1.v:56]
WARNING: [Synth 8-6014] Unused sequential element mul_31ns_63ns_94_5_1_U128/buff0_reg was removed.  [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_mul_31ns_63ns_94_5_1.v:56]
WARNING: [Synth 8-6014] Unused sequential element mul_31ns_63ns_94_5_1_U128/tmp_product was removed.  [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition_mul_31ns_63ns_94_5_1.v:56]
WARNING: [Synth 8-6014] Unused sequential element smax2_reg_600_reg was removed.  [c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.gen/sources_1/bd/matmult_ex/ipshared/1b1e/hdl/verilog/matmul_partition.v:1970]
DSP Report: Generating DSP mul_32s_32s_32_2_1_U129/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U129/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U129/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U129/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U129/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U129/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U127/tmp_product, operation Mode is: A2*B2.
DSP Report: register smax_reg_595_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U127/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U127/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U127/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U127/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U127/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U127/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U127/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U127/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register smax_reg_595_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U127/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U127/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U127/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U127/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U127/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U127/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U127/buff0_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U127/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31ns_32ns_63_2_1_U127/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U127/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U127/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U127/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U127/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U127/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U127/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U127/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U127/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_31ns_32ns_63_2_1_U127/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U127/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U127/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U127/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U127/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U127/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U127/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U127/buff0_reg.
DSP Report: Generating DSP mul_31ns_63ns_94_5_1_U128/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_31ns_63ns_94_5_1_U128/din0_reg_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff0_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff0_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff0_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: operator mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: operator mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: Generating DSP mul_31ns_63ns_94_5_1_U128/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff1_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff1_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/din0_reg_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff1_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff0_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: operator mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: operator mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: Generating DSP mul_31ns_63ns_94_5_1_U128/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff0_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff0_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff0_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff0_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: operator mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: operator mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: Generating DSP mul_31ns_63ns_94_5_1_U128/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_31ns_63ns_94_5_1_U128/din0_reg_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/tmp_product.
DSP Report: register mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/tmp_product.
DSP Report: register mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/tmp_product.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff0_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/tmp_product.
DSP Report: operator mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/tmp_product.
DSP Report: operator mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/tmp_product.
DSP Report: Generating DSP mul_31ns_63ns_94_5_1_U128/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff1_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff1_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff1_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff1_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff0_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: operator mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: operator mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: Generating DSP mul_31ns_63ns_94_5_1_U128/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff0_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff0_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff0_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff0_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: operator mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: operator mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff0_reg.
DSP Report: Generating DSP mul_31ns_63ns_94_5_1_U128/tmp_product, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/tmp_product.
DSP Report: register mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/tmp_product.
DSP Report: register mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/tmp_product.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff0_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/tmp_product.
DSP Report: operator mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/tmp_product.
DSP Report: operator mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/tmp_product.
DSP Report: Generating DSP mul_31ns_63ns_94_5_1_U128/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_31ns_63ns_94_5_1_U128/din0_reg_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff1_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff1_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff1_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: register mul_31ns_63ns_94_5_1_U128/buff0_reg is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: operator mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
DSP Report: operator mul_31ns_63ns_94_5_1_U128/tmp_product is absorbed into DSP mul_31ns_63ns_94_5_1_U128/buff1_reg.
INFO: [Synth 8-7082] The signal store_unit_0/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[47]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[46]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[45]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[44]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[43]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[42]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[41]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[40]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[39]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[38]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[37]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[36]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[35]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[34]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[33]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[32]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[31]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[30]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[29]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[28]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[27]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[26]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[25]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[24]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[23]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[22]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[21]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[20]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[19]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[18]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[17]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[16]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[15]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[47]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[46]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[45]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[44]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[43]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[42]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[41]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[40]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[39]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[38]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[37]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[36]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[35]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[34]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[33]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[32]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[31]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[30]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[29]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[28]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[27]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[26]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[25]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[24]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[23]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[22]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[21]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[20]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[19]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[18]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U55/buff0_reg[17]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[47]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[46]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[45]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[44]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[43]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[42]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[41]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[40]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[39]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[38]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[37]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[36]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[35]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[34]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[33]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[32]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[31]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[30]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[29]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[28]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[27]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[26]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[25]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[24]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[23]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[22]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[21]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[20]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[19]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[18]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[17]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[16]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[15]) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[47]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[46]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U51/buff0_reg[45]__0) is unused and will be removed from module matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:29 . Memory (MB): peak = 1536.781 ; gain = 731.312
---------------------------------------------------------------------------------
 Sort Area is  mul_31ns_63ns_94_5_1_U128/buff0_reg_2e : 0 0 : 3203 9206 : Used 1 time 0
 Sort Area is  mul_31ns_63ns_94_5_1_U128/buff0_reg_2e : 0 1 : 3222 9206 : Used 1 time 0
 Sort Area is  mul_31ns_63ns_94_5_1_U128/buff0_reg_2e : 0 2 : 2781 9206 : Used 1 time 0
 Sort Area is  mul_31ns_63ns_94_5_1_U128/buff0_reg_32 : 0 0 : 3203 8378 : Used 1 time 0
 Sort Area is  mul_31ns_63ns_94_5_1_U128/buff0_reg_32 : 0 1 : 2733 8378 : Used 1 time 0
 Sort Area is  mul_31ns_63ns_94_5_1_U128/buff0_reg_32 : 0 2 : 2442 8378 : Used 1 time 0
 Sort Area is  mul_31ns_32ns_63_2_1_U127/tmp_product_29 : 0 0 : 3137 5981 : Used 1 time 0
 Sort Area is  mul_31ns_32ns_63_2_1_U127/tmp_product_29 : 0 1 : 2844 5981 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U42/tmp_product_a : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U42/tmp_product_a : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U43/tmp_product_0 : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U43/tmp_product_0 : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U45/tmp_product_18 : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U45/tmp_product_18 : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U46/tmp_product_10 : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U46/tmp_product_10 : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U47/tmp_product_e : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U47/tmp_product_e : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U48/tmp_product_1c : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U48/tmp_product_1c : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U49/tmp_product_1e : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U49/tmp_product_1e : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U50/tmp_product_1a : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U50/tmp_product_1a : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U51/tmp_product_20 : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U51/tmp_product_20 : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U52/tmp_product_c : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U52/tmp_product_c : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U53/tmp_product_16 : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U53/tmp_product_16 : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U54/tmp_product_14 : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U54/tmp_product_14 : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U55/tmp_product_22 : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U55/tmp_product_22 : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U56/tmp_product_12 : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U56/tmp_product_12 : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U44/tmp_product_6 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U44/tmp_product_6 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is  mul_31ns_32ns_63_2_1_U127/tmp_product_2b : 0 0 : 2667 5273 : Used 1 time 0
 Sort Area is  mul_31ns_32ns_63_2_1_U127/tmp_product_2b : 0 1 : 2606 5273 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U42/tmp_product_b : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U42/tmp_product_b : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U43/tmp_product_3 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U43/tmp_product_3 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U45/tmp_product_19 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U45/tmp_product_19 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U46/tmp_product_11 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U46/tmp_product_11 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U47/tmp_product_f : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U47/tmp_product_f : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U48/tmp_product_1d : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U48/tmp_product_1d : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U49/tmp_product_1f : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U49/tmp_product_1f : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U50/tmp_product_1b : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U50/tmp_product_1b : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U51/tmp_product_21 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U51/tmp_product_21 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U52/tmp_product_d : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U52/tmp_product_d : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U53/tmp_product_17 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U53/tmp_product_17 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U54/tmp_product_15 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U54/tmp_product_15 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U55/tmp_product_23 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U55/tmp_product_23 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U56/tmp_product_13 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U56/tmp_product_13 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U44/tmp_product_8 : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U44/tmp_product_8 : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is  mul_31ns_63ns_94_5_1_U128/buff0_reg_35 : 0 0 : 2733 5034 : Used 1 time 0
 Sort Area is  mul_31ns_63ns_94_5_1_U128/buff0_reg_35 : 0 1 : 2301 5034 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U129/tmp_product_24 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U129/tmp_product_24 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U129/tmp_product_27 : 0 0 : 2158 4691 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U129/tmp_product_27 : 0 1 : 2533 4691 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst              | C_U/ram_reg                                | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/gmem_m_axi_U | store_unit_0/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------+-----------+----------------------+----------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------+-----------+----------------------+----------------+
|inst        | A_U/ram_reg    | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_1_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_2_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_3_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_4_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_5_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_6_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_7_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_8_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_9_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_10_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_11_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_12_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_13_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_14_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_15_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_U/ram_reg    | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_1_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_2_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_3_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_4_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_5_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_6_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_7_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_8_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_9_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_10_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_11_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_12_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_13_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_14_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_15_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
+------------+----------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                          | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B                 | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A*B2      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A2*B2     | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B                 | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A*B2      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A2*B2     | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B                 | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A*B2      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A2*B2     | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B                 | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A*B2      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A2*B2     | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B                 | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A*B2      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A2*B2     | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B                 | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A*B2      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A2*B2     | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B                 | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A*B2      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A2*B2     | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B                 | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A*B2      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A2*B2     | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B                 | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A*B2      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A2*B2     | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B                 | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A*B2      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A2*B2     | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B                 | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A*B2      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A2*B2     | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B                 | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A*B2      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A2*B2     | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B                 | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A*B2      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A2*B2     | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B                 | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A*B       | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A2*B      | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B                 | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A*B2      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17)+A2*B2     | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition                                                     | A*B                  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition                                                     | (PCIN>>17)+A*B       | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_partition                                                     | A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition                                                     | (PCIN>>17)+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_partition                                                     | A2*B2                | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition                                                     | (PCIN>>17)+A*B2      | 16     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition                                                     | A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition                                                     | (PCIN>>17)+A2*B      | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_partition                                                     | (A''*B2)'            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|matmul_partition                                                     | (PCIN>>17)+(A2*B'')' | 15     | 13     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|matmul_partition                                                     | (A2*B'')'            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|matmul_partition                                                     | PCIN+(A''*B2)'       | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|matmul_partition                                                     | (PCIN>>17)+(A2*B'')' | 18     | 13     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|matmul_partition                                                     | (A2*B'')'            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|matmul_partition                                                     | (PCIN>>17)+(A2*B'')' | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|matmul_partition                                                     | (PCIN+(A''*B2)')'    | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+---------------------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:53 . Memory (MB): peak = 1697.699 ; gain = 892.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:02:00 . Memory (MB): peak = 1754.512 ; gain = 949.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst              | C_U/ram_reg                                | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/gmem_m_axi_U | store_unit_0/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+----------------+-----------+----------------------+----------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------+-----------+----------------------+----------------+
|inst        | A_U/ram_reg    | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_1_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_2_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_3_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_4_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_5_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_6_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_7_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_8_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_9_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_10_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_11_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_12_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_13_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_14_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | A_15_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_U/ram_reg    | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_1_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_2_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_3_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_4_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_5_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_6_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_7_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_8_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_9_U/ram_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_10_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_11_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_12_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_13_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_14_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst        | B_15_U/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
+------------+----------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:02:09 . Memory (MB): peak = 1800.461 ; gain = 994.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:02:20 . Memory (MB): peak = 1978.824 ; gain = 1173.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:02:20 . Memory (MB): peak = 1978.824 ; gain = 1173.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:02:24 . Memory (MB): peak = 1978.824 ; gain = 1173.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:02:24 . Memory (MB): peak = 1978.824 ; gain = 1173.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:02:24 . Memory (MB): peak = 1989.355 ; gain = 1183.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:02:25 . Memory (MB): peak = 1989.355 ; gain = 1183.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|matmul_partition | grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/add_ln83_reg_1802_pp0_iter9_reg_reg[7] | 7      | 5     | NO           | YES                | YES               | 5      | 0       | 
|matmul_partition | grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/add_ln83_reg_1802_pp0_iter9_reg_reg[2] | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|matmul_partition | grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309/ap_loop_exit_ready_pp0_iter9_reg_reg   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|matmul_partition | grp_matmul_partition_Pipeline_writeC_fu_349/ap_loop_exit_ready_pp0_iter3_reg_reg                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------+-------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[5]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                          | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (A'*B'')'             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A''*B'                | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17+A''*B')'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (A'*B'')'             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A''*B'                | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17+A''*B')'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (A''*B'')'            | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A''*B''               | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17+A''*B'')'   | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (A'*B'')'             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A''*B'                | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17+A''*B')'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (A'*B'')'             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A''*B'                | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17+A''*B')'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (A'*B'')'             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A''*B'                | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17+A''*B')'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (A'*B'')'             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A''*B'                | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17+A''*B')'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (A'*B'')'             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A''*B'                | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17+A''*B')'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (A'*B'')'             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A''*B'                | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17+A''*B')'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (A'*B'')'             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A''*B'                | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17+A''*B')'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (A'*B'')'             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A''*B'                | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17+A''*B')'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (A'*B'')'             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A''*B'                | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17+A''*B')'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (A'*B'')'             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A''*B'                | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17+A''*B')'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (A'*B'')'             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A''*B'                | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17+A''*B')'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (A'*B'')'             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | A''*B'                | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | (PCIN>>17+A''*B')'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition                                                     | A'*B'                 | 17     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition                                                     | (PCIN>>17+A'*B')'     | 15     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition                                                     | A'*B'                 | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matmul_partition                                                     | (PCIN>>17+A'*B')'     | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition                                                     | (A''*B')'             | 17     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|matmul_partition                                                     | (PCIN>>17+(A'*B'')')' | 14     | 12     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|matmul_partition                                                     | (A'*B'')'             | 17     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition                                                     | PCIN+(A''*B')'        | 17     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|matmul_partition                                                     | (PCIN>>17+(A'*B'')')' | 17     | 12     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|matmul_partition                                                     | (A'*B'')'             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|matmul_partition                                                     | PCIN>>17+(A'*B'')'    | 17     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 1    | 0    | 
|matmul_partition                                                     | (PCIN+(A''*B')')'     | 17     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matmul_partition                                                     | (A*B)'                | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmul_partition                                                     | A*B                   | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matmul_partition                                                     | (PCIN>>17+A*B)'       | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   423|
|2     |DSP48E1  |    60|
|17    |LUT1     |   104|
|18    |LUT2     |   567|
|19    |LUT3     |  1232|
|20    |LUT4     |   872|
|21    |LUT5     |   577|
|22    |LUT6     |  1331|
|23    |RAM16X1S |  1024|
|24    |RAMB18E1 |     3|
|27    |SRL16E   |   307|
|28    |FDRE     |  5646|
|29    |FDSE     |     7|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:02:25 . Memory (MB): peak = 1989.355 ; gain = 1183.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1486 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:02:11 . Memory (MB): peak = 1989.355 ; gain = 1106.469
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:02:25 . Memory (MB): peak = 1989.355 ; gain = 1183.887
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.548 . Memory (MB): peak = 1998.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1510 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2002.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1024 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1024 instances

Synth Design complete | Checksum: 9a5f2930
INFO: [Common 17-83] Releasing license: Synthesis
151 Infos, 213 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:02:59 . Memory (MB): peak = 2002.145 ; gain = 1422.523
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2002.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/matmult_ex_matmul_partition_0_0_synth_1/matmult_ex_matmul_partition_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP matmult_ex_matmul_partition_0_0, cache-ID = 51660766d07a920d
INFO: [Coretcl 2-1174] Renamed 96 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2002.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/matmult_ex_matmul_partition_0_0_synth_1/matmult_ex_matmul_partition_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file matmult_ex_matmul_partition_0_0_utilization_synth.rpt -pb matmult_ex_matmul_partition_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 14:39:07 2025...

*** Running vivado
    with args -log matmult_ex_matmul_partition_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source matmult_ex_matmul_partition_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Feb 20 14:41:18 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source matmult_ex_matmul_partition_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 568.203 ; gain = 164.699
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: matmult_ex_matmul_partition_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 51660766d07a920d to dir: C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/matmult_ex_matmul_partition_0_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.cache/ip/2024.2/5/1/51660766d07a920d/matmult_ex_matmul_partition_0_0.dcp to C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/matmult_ex_matmul_partition_0_0_synth_1/matmult_ex_matmul_partition_0_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.cache/ip/2024.2/5/1/51660766d07a920d/matmult_ex_matmul_partition_0_0_sim_netlist.v to C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/matmult_ex_matmul_partition_0_0_synth_1/matmult_ex_matmul_partition_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.cache/ip/2024.2/5/1/51660766d07a920d/matmult_ex_matmul_partition_0_0_sim_netlist.vhdl to C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/matmult_ex_matmul_partition_0_0_synth_1/matmult_ex_matmul_partition_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.cache/ip/2024.2/5/1/51660766d07a920d/matmult_ex_matmul_partition_0_0_stub.v to C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/matmult_ex_matmul_partition_0_0_synth_1/matmult_ex_matmul_partition_0_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.cache/ip/2024.2/5/1/51660766d07a920d/matmult_ex_matmul_partition_0_0_stub.vhdl to C:/Main_Folder/School/Year_4/Capstone/pynq/pynq_test/pynq_test.runs/matmult_ex_matmul_partition_0_0_synth_1/matmult_ex_matmul_partition_0_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP matmult_ex_matmul_partition_0_0, cache-ID = 51660766d07a920d.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 14:41:39 2025...
