
RCFW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fb8  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  0800819c  0800819c  0001819c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008640  08008640  000200b8  2**0
                  CONTENTS
  4 .ARM          00000000  08008640  08008640  000200b8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008640  08008640  000200b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008640  08008640  00018640  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008644  08008644  00018644  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  08008648  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000046c  200000b8  08008700  000200b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000524  08008700  00020524  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016f91  00000000  00000000  000200e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035ca  00000000  00000000  00037072  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011f0  00000000  00000000  0003a640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001078  00000000  00000000  0003b830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ddd5  00000000  00000000  0003c8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015e7c  00000000  00000000  0005a67d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4e03  00000000  00000000  000704f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001152fc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005420  00000000  00000000  00115350  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	200000b8 	.word	0x200000b8
 8000200:	00000000 	.word	0x00000000
 8000204:	08008184 	.word	0x08008184

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	200000bc 	.word	0x200000bc
 8000220:	08008184 	.word	0x08008184

08000224 <__aeabi_fmul>:
 8000224:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000228:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800022c:	bf1e      	ittt	ne
 800022e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000232:	ea92 0f0c 	teqne	r2, ip
 8000236:	ea93 0f0c 	teqne	r3, ip
 800023a:	d06f      	beq.n	800031c <__aeabi_fmul+0xf8>
 800023c:	441a      	add	r2, r3
 800023e:	ea80 0c01 	eor.w	ip, r0, r1
 8000242:	0240      	lsls	r0, r0, #9
 8000244:	bf18      	it	ne
 8000246:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800024a:	d01e      	beq.n	800028a <__aeabi_fmul+0x66>
 800024c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000250:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000254:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000258:	fba0 3101 	umull	r3, r1, r0, r1
 800025c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000260:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000264:	bf3e      	ittt	cc
 8000266:	0049      	lslcc	r1, r1, #1
 8000268:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800026c:	005b      	lslcc	r3, r3, #1
 800026e:	ea40 0001 	orr.w	r0, r0, r1
 8000272:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000276:	2afd      	cmp	r2, #253	; 0xfd
 8000278:	d81d      	bhi.n	80002b6 <__aeabi_fmul+0x92>
 800027a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800027e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000282:	bf08      	it	eq
 8000284:	f020 0001 	biceq.w	r0, r0, #1
 8000288:	4770      	bx	lr
 800028a:	f090 0f00 	teq	r0, #0
 800028e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000292:	bf08      	it	eq
 8000294:	0249      	lsleq	r1, r1, #9
 8000296:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800029a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800029e:	3a7f      	subs	r2, #127	; 0x7f
 80002a0:	bfc2      	ittt	gt
 80002a2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80002a6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80002aa:	4770      	bxgt	lr
 80002ac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002b0:	f04f 0300 	mov.w	r3, #0
 80002b4:	3a01      	subs	r2, #1
 80002b6:	dc5d      	bgt.n	8000374 <__aeabi_fmul+0x150>
 80002b8:	f112 0f19 	cmn.w	r2, #25
 80002bc:	bfdc      	itt	le
 80002be:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80002c2:	4770      	bxle	lr
 80002c4:	f1c2 0200 	rsb	r2, r2, #0
 80002c8:	0041      	lsls	r1, r0, #1
 80002ca:	fa21 f102 	lsr.w	r1, r1, r2
 80002ce:	f1c2 0220 	rsb	r2, r2, #32
 80002d2:	fa00 fc02 	lsl.w	ip, r0, r2
 80002d6:	ea5f 0031 	movs.w	r0, r1, rrx
 80002da:	f140 0000 	adc.w	r0, r0, #0
 80002de:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80002e2:	bf08      	it	eq
 80002e4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80002e8:	4770      	bx	lr
 80002ea:	f092 0f00 	teq	r2, #0
 80002ee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80002f2:	bf02      	ittt	eq
 80002f4:	0040      	lsleq	r0, r0, #1
 80002f6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80002fa:	3a01      	subeq	r2, #1
 80002fc:	d0f9      	beq.n	80002f2 <__aeabi_fmul+0xce>
 80002fe:	ea40 000c 	orr.w	r0, r0, ip
 8000302:	f093 0f00 	teq	r3, #0
 8000306:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800030a:	bf02      	ittt	eq
 800030c:	0049      	lsleq	r1, r1, #1
 800030e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000312:	3b01      	subeq	r3, #1
 8000314:	d0f9      	beq.n	800030a <__aeabi_fmul+0xe6>
 8000316:	ea41 010c 	orr.w	r1, r1, ip
 800031a:	e78f      	b.n	800023c <__aeabi_fmul+0x18>
 800031c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000320:	ea92 0f0c 	teq	r2, ip
 8000324:	bf18      	it	ne
 8000326:	ea93 0f0c 	teqne	r3, ip
 800032a:	d00a      	beq.n	8000342 <__aeabi_fmul+0x11e>
 800032c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000330:	bf18      	it	ne
 8000332:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000336:	d1d8      	bne.n	80002ea <__aeabi_fmul+0xc6>
 8000338:	ea80 0001 	eor.w	r0, r0, r1
 800033c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000340:	4770      	bx	lr
 8000342:	f090 0f00 	teq	r0, #0
 8000346:	bf17      	itett	ne
 8000348:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800034c:	4608      	moveq	r0, r1
 800034e:	f091 0f00 	teqne	r1, #0
 8000352:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000356:	d014      	beq.n	8000382 <__aeabi_fmul+0x15e>
 8000358:	ea92 0f0c 	teq	r2, ip
 800035c:	d101      	bne.n	8000362 <__aeabi_fmul+0x13e>
 800035e:	0242      	lsls	r2, r0, #9
 8000360:	d10f      	bne.n	8000382 <__aeabi_fmul+0x15e>
 8000362:	ea93 0f0c 	teq	r3, ip
 8000366:	d103      	bne.n	8000370 <__aeabi_fmul+0x14c>
 8000368:	024b      	lsls	r3, r1, #9
 800036a:	bf18      	it	ne
 800036c:	4608      	movne	r0, r1
 800036e:	d108      	bne.n	8000382 <__aeabi_fmul+0x15e>
 8000370:	ea80 0001 	eor.w	r0, r0, r1
 8000374:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000378:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800037c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000380:	4770      	bx	lr
 8000382:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000386:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800038a:	4770      	bx	lr

0800038c <__aeabi_frsub>:
 800038c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000390:	e002      	b.n	8000398 <__addsf3>
 8000392:	bf00      	nop

08000394 <__aeabi_fsub>:
 8000394:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000398 <__addsf3>:
 8000398:	0042      	lsls	r2, r0, #1
 800039a:	bf1f      	itttt	ne
 800039c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80003a0:	ea92 0f03 	teqne	r2, r3
 80003a4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80003a8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003ac:	d06a      	beq.n	8000484 <__addsf3+0xec>
 80003ae:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80003b2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80003b6:	bfc1      	itttt	gt
 80003b8:	18d2      	addgt	r2, r2, r3
 80003ba:	4041      	eorgt	r1, r0
 80003bc:	4048      	eorgt	r0, r1
 80003be:	4041      	eorgt	r1, r0
 80003c0:	bfb8      	it	lt
 80003c2:	425b      	neglt	r3, r3
 80003c4:	2b19      	cmp	r3, #25
 80003c6:	bf88      	it	hi
 80003c8:	4770      	bxhi	lr
 80003ca:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80003ce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003d2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80003d6:	bf18      	it	ne
 80003d8:	4240      	negne	r0, r0
 80003da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003de:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80003e2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80003e6:	bf18      	it	ne
 80003e8:	4249      	negne	r1, r1
 80003ea:	ea92 0f03 	teq	r2, r3
 80003ee:	d03f      	beq.n	8000470 <__addsf3+0xd8>
 80003f0:	f1a2 0201 	sub.w	r2, r2, #1
 80003f4:	fa41 fc03 	asr.w	ip, r1, r3
 80003f8:	eb10 000c 	adds.w	r0, r0, ip
 80003fc:	f1c3 0320 	rsb	r3, r3, #32
 8000400:	fa01 f103 	lsl.w	r1, r1, r3
 8000404:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000408:	d502      	bpl.n	8000410 <__addsf3+0x78>
 800040a:	4249      	negs	r1, r1
 800040c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000410:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000414:	d313      	bcc.n	800043e <__addsf3+0xa6>
 8000416:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800041a:	d306      	bcc.n	800042a <__addsf3+0x92>
 800041c:	0840      	lsrs	r0, r0, #1
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	f102 0201 	add.w	r2, r2, #1
 8000426:	2afe      	cmp	r2, #254	; 0xfe
 8000428:	d251      	bcs.n	80004ce <__addsf3+0x136>
 800042a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800042e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000432:	bf08      	it	eq
 8000434:	f020 0001 	biceq.w	r0, r0, #1
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	4770      	bx	lr
 800043e:	0049      	lsls	r1, r1, #1
 8000440:	eb40 0000 	adc.w	r0, r0, r0
 8000444:	3a01      	subs	r2, #1
 8000446:	bf28      	it	cs
 8000448:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800044c:	d2ed      	bcs.n	800042a <__addsf3+0x92>
 800044e:	fab0 fc80 	clz	ip, r0
 8000452:	f1ac 0c08 	sub.w	ip, ip, #8
 8000456:	ebb2 020c 	subs.w	r2, r2, ip
 800045a:	fa00 f00c 	lsl.w	r0, r0, ip
 800045e:	bfaa      	itet	ge
 8000460:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000464:	4252      	neglt	r2, r2
 8000466:	4318      	orrge	r0, r3
 8000468:	bfbc      	itt	lt
 800046a:	40d0      	lsrlt	r0, r2
 800046c:	4318      	orrlt	r0, r3
 800046e:	4770      	bx	lr
 8000470:	f092 0f00 	teq	r2, #0
 8000474:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000478:	bf06      	itte	eq
 800047a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800047e:	3201      	addeq	r2, #1
 8000480:	3b01      	subne	r3, #1
 8000482:	e7b5      	b.n	80003f0 <__addsf3+0x58>
 8000484:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000488:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800048c:	bf18      	it	ne
 800048e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000492:	d021      	beq.n	80004d8 <__addsf3+0x140>
 8000494:	ea92 0f03 	teq	r2, r3
 8000498:	d004      	beq.n	80004a4 <__addsf3+0x10c>
 800049a:	f092 0f00 	teq	r2, #0
 800049e:	bf08      	it	eq
 80004a0:	4608      	moveq	r0, r1
 80004a2:	4770      	bx	lr
 80004a4:	ea90 0f01 	teq	r0, r1
 80004a8:	bf1c      	itt	ne
 80004aa:	2000      	movne	r0, #0
 80004ac:	4770      	bxne	lr
 80004ae:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80004b2:	d104      	bne.n	80004be <__addsf3+0x126>
 80004b4:	0040      	lsls	r0, r0, #1
 80004b6:	bf28      	it	cs
 80004b8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	4770      	bx	lr
 80004be:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80004c2:	bf3c      	itt	cc
 80004c4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80004c8:	4770      	bxcc	lr
 80004ca:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80004ce:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80004d2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004d6:	4770      	bx	lr
 80004d8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80004dc:	bf16      	itet	ne
 80004de:	4608      	movne	r0, r1
 80004e0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80004e4:	4601      	movne	r1, r0
 80004e6:	0242      	lsls	r2, r0, #9
 80004e8:	bf06      	itte	eq
 80004ea:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80004ee:	ea90 0f01 	teqeq	r0, r1
 80004f2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80004f6:	4770      	bx	lr

080004f8 <__aeabi_ui2f>:
 80004f8:	f04f 0300 	mov.w	r3, #0
 80004fc:	e004      	b.n	8000508 <__aeabi_i2f+0x8>
 80004fe:	bf00      	nop

08000500 <__aeabi_i2f>:
 8000500:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000504:	bf48      	it	mi
 8000506:	4240      	negmi	r0, r0
 8000508:	ea5f 0c00 	movs.w	ip, r0
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000514:	4601      	mov	r1, r0
 8000516:	f04f 0000 	mov.w	r0, #0
 800051a:	e01c      	b.n	8000556 <__aeabi_l2f+0x2a>

0800051c <__aeabi_ul2f>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	f04f 0300 	mov.w	r3, #0
 8000528:	e00a      	b.n	8000540 <__aeabi_l2f+0x14>
 800052a:	bf00      	nop

0800052c <__aeabi_l2f>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000538:	d502      	bpl.n	8000540 <__aeabi_l2f+0x14>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	ea5f 0c01 	movs.w	ip, r1
 8000544:	bf02      	ittt	eq
 8000546:	4684      	moveq	ip, r0
 8000548:	4601      	moveq	r1, r0
 800054a:	2000      	moveq	r0, #0
 800054c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000550:	bf08      	it	eq
 8000552:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000556:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800055a:	fabc f28c 	clz	r2, ip
 800055e:	3a08      	subs	r2, #8
 8000560:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000564:	db10      	blt.n	8000588 <__aeabi_l2f+0x5c>
 8000566:	fa01 fc02 	lsl.w	ip, r1, r2
 800056a:	4463      	add	r3, ip
 800056c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000570:	f1c2 0220 	rsb	r2, r2, #32
 8000574:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000578:	fa20 f202 	lsr.w	r2, r0, r2
 800057c:	eb43 0002 	adc.w	r0, r3, r2
 8000580:	bf08      	it	eq
 8000582:	f020 0001 	biceq.w	r0, r0, #1
 8000586:	4770      	bx	lr
 8000588:	f102 0220 	add.w	r2, r2, #32
 800058c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000590:	f1c2 0220 	rsb	r2, r2, #32
 8000594:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000598:	fa21 f202 	lsr.w	r2, r1, r2
 800059c:	eb43 0002 	adc.w	r0, r3, r2
 80005a0:	bf08      	it	eq
 80005a2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80005a6:	4770      	bx	lr

080005a8 <__gesf2>:
 80005a8:	f04f 3cff 	mov.w	ip, #4294967295
 80005ac:	e006      	b.n	80005bc <__cmpsf2+0x4>
 80005ae:	bf00      	nop

080005b0 <__lesf2>:
 80005b0:	f04f 0c01 	mov.w	ip, #1
 80005b4:	e002      	b.n	80005bc <__cmpsf2+0x4>
 80005b6:	bf00      	nop

080005b8 <__cmpsf2>:
 80005b8:	f04f 0c01 	mov.w	ip, #1
 80005bc:	f84d cd04 	str.w	ip, [sp, #-4]!
 80005c0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80005c4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80005c8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80005cc:	bf18      	it	ne
 80005ce:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80005d2:	d011      	beq.n	80005f8 <__cmpsf2+0x40>
 80005d4:	b001      	add	sp, #4
 80005d6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80005da:	bf18      	it	ne
 80005dc:	ea90 0f01 	teqne	r0, r1
 80005e0:	bf58      	it	pl
 80005e2:	ebb2 0003 	subspl.w	r0, r2, r3
 80005e6:	bf88      	it	hi
 80005e8:	17c8      	asrhi	r0, r1, #31
 80005ea:	bf38      	it	cc
 80005ec:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80005f0:	bf18      	it	ne
 80005f2:	f040 0001 	orrne.w	r0, r0, #1
 80005f6:	4770      	bx	lr
 80005f8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80005fc:	d102      	bne.n	8000604 <__cmpsf2+0x4c>
 80005fe:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000602:	d105      	bne.n	8000610 <__cmpsf2+0x58>
 8000604:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000608:	d1e4      	bne.n	80005d4 <__cmpsf2+0x1c>
 800060a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800060e:	d0e1      	beq.n	80005d4 <__cmpsf2+0x1c>
 8000610:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop

08000618 <__aeabi_cfrcmple>:
 8000618:	4684      	mov	ip, r0
 800061a:	4608      	mov	r0, r1
 800061c:	4661      	mov	r1, ip
 800061e:	e7ff      	b.n	8000620 <__aeabi_cfcmpeq>

08000620 <__aeabi_cfcmpeq>:
 8000620:	b50f      	push	{r0, r1, r2, r3, lr}
 8000622:	f7ff ffc9 	bl	80005b8 <__cmpsf2>
 8000626:	2800      	cmp	r0, #0
 8000628:	bf48      	it	mi
 800062a:	f110 0f00 	cmnmi.w	r0, #0
 800062e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000630 <__aeabi_fcmpeq>:
 8000630:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000634:	f7ff fff4 	bl	8000620 <__aeabi_cfcmpeq>
 8000638:	bf0c      	ite	eq
 800063a:	2001      	moveq	r0, #1
 800063c:	2000      	movne	r0, #0
 800063e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000642:	bf00      	nop

08000644 <__aeabi_fcmplt>:
 8000644:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000648:	f7ff ffea 	bl	8000620 <__aeabi_cfcmpeq>
 800064c:	bf34      	ite	cc
 800064e:	2001      	movcc	r0, #1
 8000650:	2000      	movcs	r0, #0
 8000652:	f85d fb08 	ldr.w	pc, [sp], #8
 8000656:	bf00      	nop

08000658 <__aeabi_fcmple>:
 8000658:	f84d ed08 	str.w	lr, [sp, #-8]!
 800065c:	f7ff ffe0 	bl	8000620 <__aeabi_cfcmpeq>
 8000660:	bf94      	ite	ls
 8000662:	2001      	movls	r0, #1
 8000664:	2000      	movhi	r0, #0
 8000666:	f85d fb08 	ldr.w	pc, [sp], #8
 800066a:	bf00      	nop

0800066c <__aeabi_fcmpge>:
 800066c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000670:	f7ff ffd2 	bl	8000618 <__aeabi_cfrcmple>
 8000674:	bf94      	ite	ls
 8000676:	2001      	movls	r0, #1
 8000678:	2000      	movhi	r0, #0
 800067a:	f85d fb08 	ldr.w	pc, [sp], #8
 800067e:	bf00      	nop

08000680 <__aeabi_fcmpgt>:
 8000680:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000684:	f7ff ffc8 	bl	8000618 <__aeabi_cfrcmple>
 8000688:	bf34      	ite	cc
 800068a:	2001      	movcc	r0, #1
 800068c:	2000      	movcs	r0, #0
 800068e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000692:	bf00      	nop

08000694 <__aeabi_f2iz>:
 8000694:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000698:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800069c:	d30f      	bcc.n	80006be <__aeabi_f2iz+0x2a>
 800069e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80006a2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80006a6:	d90d      	bls.n	80006c4 <__aeabi_f2iz+0x30>
 80006a8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80006ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80006b0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80006b4:	fa23 f002 	lsr.w	r0, r3, r2
 80006b8:	bf18      	it	ne
 80006ba:	4240      	negne	r0, r0
 80006bc:	4770      	bx	lr
 80006be:	f04f 0000 	mov.w	r0, #0
 80006c2:	4770      	bx	lr
 80006c4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80006c8:	d101      	bne.n	80006ce <__aeabi_f2iz+0x3a>
 80006ca:	0242      	lsls	r2, r0, #9
 80006cc:	d105      	bne.n	80006da <__aeabi_f2iz+0x46>
 80006ce:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80006d2:	bf08      	it	eq
 80006d4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80006d8:	4770      	bx	lr
 80006da:	f04f 0000 	mov.w	r0, #0
 80006de:	4770      	bx	lr

080006e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b08a      	sub	sp, #40	; 0x28
 80006e4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006e6:	f000 ff1d 	bl	8001524 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ea:	f000 f897 	bl	800081c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ee:	f000 fb29 	bl	8000d44 <MX_GPIO_Init>
  MX_TIM1_Init();
 80006f2:	f000 f973 	bl	80009dc <MX_TIM1_Init>
  MX_TIM2_Init();
 80006f6:	f000 f9c1 	bl	8000a7c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80006fa:	f000 facf 	bl	8000c9c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80006fe:	f000 faf7 	bl	8000cf0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000702:	f000 f8e3 	bl	80008cc <MX_ADC1_Init>
  MX_TIM8_Init();
 8000706:	f000 fa05 	bl	8000b14 <MX_TIM8_Init>
  MX_RTC_Init();
 800070a:	f000 f91d 	bl	8000948 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  /* Setup and start using console and logs */
  CONSOLE_uartInit(&huart1);
 800070e:	4837      	ldr	r0, [pc, #220]	; (80007ec <main+0x10c>)
 8000710:	f005 fbdc 	bl	8005ecc <CONSOLE_uartInit>
  LOG_setLevel    (LOG_LEVEL_DEBUG);
 8000714:	2000      	movs	r0, #0
 8000716:	f006 f9a1 	bl	8006a5c <LOG_setLevel>
  LOG_info        ("Starting RCFW");
 800071a:	4b35      	ldr	r3, [pc, #212]	; (80007f0 <main+0x110>)
 800071c:	228b      	movs	r2, #139	; 0x8b
 800071e:	4935      	ldr	r1, [pc, #212]	; (80007f4 <main+0x114>)
 8000720:	2001      	movs	r0, #1
 8000722:	f006 f9ab 	bl	8006a7c <LOG_log>

  /* Initialize Timer 1 and green LED */
  HAL_TIM_Base_Start_IT(&htim1);
 8000726:	4834      	ldr	r0, [pc, #208]	; (80007f8 <main+0x118>)
 8000728:	f003 fbda 	bl	8003ee0 <HAL_TIM_Base_Start_IT>
  LED_setMode(LED_MODE_BLINK_SLOW);
 800072c:	2002      	movs	r0, #2
 800072e:	f006 f92f 	bl	8006990 <LED_setMode>

  LOG_debug("Started TIMER 1");
 8000732:	4b32      	ldr	r3, [pc, #200]	; (80007fc <main+0x11c>)
 8000734:	2291      	movs	r2, #145	; 0x91
 8000736:	492f      	ldr	r1, [pc, #188]	; (80007f4 <main+0x114>)
 8000738:	2000      	movs	r0, #0
 800073a:	f006 f99f 	bl	8006a7c <LOG_log>

  /* Initialize Timer 2 and delay function in utilities */
  HAL_TIM_Base_Start_IT(&htim2);
 800073e:	4830      	ldr	r0, [pc, #192]	; (8000800 <main+0x120>)
 8000740:	f003 fbce 	bl	8003ee0 <HAL_TIM_Base_Start_IT>
  UTILS_delayUsInit    (&htim2);
 8000744:	482e      	ldr	r0, [pc, #184]	; (8000800 <main+0x120>)
 8000746:	f006 fadf 	bl	8006d08 <UTILS_delayUsInit>

  LOG_debug("Started TIMER 2");
 800074a:	4b2e      	ldr	r3, [pc, #184]	; (8000804 <main+0x124>)
 800074c:	2297      	movs	r2, #151	; 0x97
 800074e:	4929      	ldr	r1, [pc, #164]	; (80007f4 <main+0x114>)
 8000750:	2000      	movs	r0, #0
 8000752:	f006 f993 	bl	8006a7c <LOG_log>

  /* Initialize Timer 8 */
  HAL_TIM_Base_Start(&htim8);
 8000756:	482c      	ldr	r0, [pc, #176]	; (8000808 <main+0x128>)
 8000758:	f003 fb6a 	bl	8003e30 <HAL_TIM_Base_Start>

  LOG_debug("Started TIMER 8");
 800075c:	4b2b      	ldr	r3, [pc, #172]	; (800080c <main+0x12c>)
 800075e:	229c      	movs	r2, #156	; 0x9c
 8000760:	4924      	ldr	r1, [pc, #144]	; (80007f4 <main+0x114>)
 8000762:	2000      	movs	r0, #0
 8000764:	f006 f98a 	bl	8006a7c <LOG_log>

  /* Initialize PWM channels */
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8000768:	2100      	movs	r1, #0
 800076a:	4827      	ldr	r0, [pc, #156]	; (8000808 <main+0x128>)
 800076c:	f003 fc7e 	bl	800406c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000770:	2104      	movs	r1, #4
 8000772:	4825      	ldr	r0, [pc, #148]	; (8000808 <main+0x128>)
 8000774:	f003 fc7a 	bl	800406c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8000778:	2108      	movs	r1, #8
 800077a:	4823      	ldr	r0, [pc, #140]	; (8000808 <main+0x128>)
 800077c:	f003 fc76 	bl	800406c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8000780:	210c      	movs	r1, #12
 8000782:	4821      	ldr	r0, [pc, #132]	; (8000808 <main+0x128>)
 8000784:	f003 fc72 	bl	800406c <HAL_TIM_PWM_Start>

  LOG_debug("Started PWM channels");
 8000788:	4b21      	ldr	r3, [pc, #132]	; (8000810 <main+0x130>)
 800078a:	22a4      	movs	r2, #164	; 0xa4
 800078c:	4919      	ldr	r1, [pc, #100]	; (80007f4 <main+0x114>)
 800078e:	2000      	movs	r0, #0
 8000790:	f006 f974 	bl	8006a7c <LOG_log>

  /* Initialize driving module */
  DRIVE_init(&htim8);
 8000794:	481c      	ldr	r0, [pc, #112]	; (8000808 <main+0x128>)
 8000796:	f005 fbb7 	bl	8005f08 <DRIVE_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    HAL_ADC_Start(&hadc1);
 800079a:	481e      	ldr	r0, [pc, #120]	; (8000814 <main+0x134>)
 800079c:	f001 f80e 	bl	80017bc <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80007a0:	f04f 31ff 	mov.w	r1, #4294967295
 80007a4:	481b      	ldr	r0, [pc, #108]	; (8000814 <main+0x134>)
 80007a6:	f001 f8b7 	bl	8001918 <HAL_ADC_PollForConversion>
    adcRawData = HAL_ADC_GetValue(&hadc1);
 80007aa:	481a      	ldr	r0, [pc, #104]	; (8000814 <main+0x134>)
 80007ac:	f001 f9ba 	bl	8001b24 <HAL_ADC_GetValue>
 80007b0:	4603      	mov	r3, r0
 80007b2:	84fb      	strh	r3, [r7, #38]	; 0x26
    sprintf(msg, "%u\r\n", adcRawData);
 80007b4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80007b6:	1d3b      	adds	r3, r7, #4
 80007b8:	4917      	ldr	r1, [pc, #92]	; (8000818 <main+0x138>)
 80007ba:	4618      	mov	r0, r3
 80007bc:	f006 fe10 	bl	80073e0 <siprintf>
    //HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);

    CONSOLE_receiveData();
 80007c0:	f005 fb92 	bl	8005ee8 <CONSOLE_receiveData>
    BLUETOOTH_CONTROL_receiveData(&bluetoothData);
 80007c4:	f107 0310 	add.w	r3, r7, #16
 80007c8:	4618      	mov	r0, r3
 80007ca:	f005 faf9 	bl	8005dc0 <BLUETOOTH_CONTROL_receiveData>
    DRIVE_update                 (&bluetoothData);
 80007ce:	f107 0310 	add.w	r3, r7, #16
 80007d2:	4618      	mov	r0, r3
 80007d4:	f005 fc34 	bl	8006040 <DRIVE_update>
    MAIN_updateLedMode           (&bluetoothData);
 80007d8:	f107 0310 	add.w	r3, r7, #16
 80007dc:	4618      	mov	r0, r3
 80007de:	f000 fb63 	bl	8000ea8 <MAIN_updateLedMode>
    UTILS_delayUs(10000);
 80007e2:	f242 7010 	movw	r0, #10000	; 0x2710
 80007e6:	f006 fa9d 	bl	8006d24 <UTILS_delayUs>
    HAL_ADC_Start(&hadc1);
 80007ea:	e7d6      	b.n	800079a <main+0xba>
 80007ec:	200002ac 	.word	0x200002ac
 80007f0:	0800819c 	.word	0x0800819c
 80007f4:	080081ac 	.word	0x080081ac
 80007f8:	20000334 	.word	0x20000334
 80007fc:	080081c0 	.word	0x080081c0
 8000800:	200003e8 	.word	0x200003e8
 8000804:	080081d0 	.word	0x080081d0
 8000808:	200001c8 	.word	0x200001c8
 800080c:	080081e0 	.word	0x080081e0
 8000810:	080081f0 	.word	0x080081f0
 8000814:	2000027c 	.word	0x2000027c
 8000818:	08008208 	.word	0x08008208

0800081c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b096      	sub	sp, #88	; 0x58
 8000820:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000822:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000826:	2228      	movs	r2, #40	; 0x28
 8000828:	2100      	movs	r1, #0
 800082a:	4618      	mov	r0, r3
 800082c:	f006 fc8b 	bl	8007146 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000830:	f107 031c 	add.w	r3, r7, #28
 8000834:	2200      	movs	r2, #0
 8000836:	601a      	str	r2, [r3, #0]
 8000838:	605a      	str	r2, [r3, #4]
 800083a:	609a      	str	r2, [r3, #8]
 800083c:	60da      	str	r2, [r3, #12]
 800083e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000840:	1d3b      	adds	r3, r7, #4
 8000842:	2200      	movs	r2, #0
 8000844:	601a      	str	r2, [r3, #0]
 8000846:	605a      	str	r2, [r3, #4]
 8000848:	609a      	str	r2, [r3, #8]
 800084a:	60da      	str	r2, [r3, #12]
 800084c:	611a      	str	r2, [r3, #16]
 800084e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000850:	230a      	movs	r3, #10
 8000852:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000854:	2301      	movs	r3, #1
 8000856:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000858:	2310      	movs	r3, #16
 800085a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800085c:	2301      	movs	r3, #1
 800085e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000860:	2300      	movs	r3, #0
 8000862:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000864:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000868:	4618      	mov	r0, r3
 800086a:	f001 ff1d 	bl	80026a8 <HAL_RCC_OscConfig>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000874:	f000 fb78 	bl	8000f68 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000878:	230f      	movs	r3, #15
 800087a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800087c:	2300      	movs	r3, #0
 800087e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000880:	2300      	movs	r3, #0
 8000882:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000884:	2300      	movs	r3, #0
 8000886:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000888:	2300      	movs	r3, #0
 800088a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800088c:	f107 031c 	add.w	r3, r7, #28
 8000890:	2100      	movs	r1, #0
 8000892:	4618      	mov	r0, r3
 8000894:	f002 f988 	bl	8002ba8 <HAL_RCC_ClockConfig>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <SystemClock_Config+0x86>
  {
    Error_Handler();
 800089e:	f000 fb63 	bl	8000f68 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 80008a2:	2303      	movs	r3, #3
 80008a4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80008a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80008aa:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80008ac:	2300      	movs	r3, #0
 80008ae:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008b0:	1d3b      	adds	r3, r7, #4
 80008b2:	4618      	mov	r0, r3
 80008b4:	f002 fb12 	bl	8002edc <HAL_RCCEx_PeriphCLKConfig>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80008be:	f000 fb53 	bl	8000f68 <Error_Handler>
  }
}
 80008c2:	bf00      	nop
 80008c4:	3758      	adds	r7, #88	; 0x58
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
	...

080008cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b084      	sub	sp, #16
 80008d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008d2:	1d3b      	adds	r3, r7, #4
 80008d4:	2200      	movs	r2, #0
 80008d6:	601a      	str	r2, [r3, #0]
 80008d8:	605a      	str	r2, [r3, #4]
 80008da:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80008dc:	4b18      	ldr	r3, [pc, #96]	; (8000940 <MX_ADC1_Init+0x74>)
 80008de:	4a19      	ldr	r2, [pc, #100]	; (8000944 <MX_ADC1_Init+0x78>)
 80008e0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008e2:	4b17      	ldr	r3, [pc, #92]	; (8000940 <MX_ADC1_Init+0x74>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80008e8:	4b15      	ldr	r3, [pc, #84]	; (8000940 <MX_ADC1_Init+0x74>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008ee:	4b14      	ldr	r3, [pc, #80]	; (8000940 <MX_ADC1_Init+0x74>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008f4:	4b12      	ldr	r3, [pc, #72]	; (8000940 <MX_ADC1_Init+0x74>)
 80008f6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80008fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008fc:	4b10      	ldr	r3, [pc, #64]	; (8000940 <MX_ADC1_Init+0x74>)
 80008fe:	2200      	movs	r2, #0
 8000900:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000902:	4b0f      	ldr	r3, [pc, #60]	; (8000940 <MX_ADC1_Init+0x74>)
 8000904:	2201      	movs	r2, #1
 8000906:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000908:	480d      	ldr	r0, [pc, #52]	; (8000940 <MX_ADC1_Init+0x74>)
 800090a:	f000 fe6d 	bl	80015e8 <HAL_ADC_Init>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000914:	f000 fb28 	bl	8000f68 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000918:	2305      	movs	r3, #5
 800091a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800091c:	2301      	movs	r3, #1
 800091e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000920:	2300      	movs	r3, #0
 8000922:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000924:	1d3b      	adds	r3, r7, #4
 8000926:	4619      	mov	r1, r3
 8000928:	4805      	ldr	r0, [pc, #20]	; (8000940 <MX_ADC1_Init+0x74>)
 800092a:	f001 f907 	bl	8001b3c <HAL_ADC_ConfigChannel>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000934:	f000 fb18 	bl	8000f68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000938:	bf00      	nop
 800093a:	3710      	adds	r7, #16
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	2000027c 	.word	0x2000027c
 8000944:	40012400 	.word	0x40012400

08000948 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800094e:	1d3b      	adds	r3, r7, #4
 8000950:	2100      	movs	r1, #0
 8000952:	460a      	mov	r2, r1
 8000954:	801a      	strh	r2, [r3, #0]
 8000956:	460a      	mov	r2, r1
 8000958:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 800095a:	2300      	movs	r3, #0
 800095c:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800095e:	4b1d      	ldr	r3, [pc, #116]	; (80009d4 <MX_RTC_Init+0x8c>)
 8000960:	4a1d      	ldr	r2, [pc, #116]	; (80009d8 <MX_RTC_Init+0x90>)
 8000962:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8000964:	4b1b      	ldr	r3, [pc, #108]	; (80009d4 <MX_RTC_Init+0x8c>)
 8000966:	f04f 32ff 	mov.w	r2, #4294967295
 800096a:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 800096c:	4b19      	ldr	r3, [pc, #100]	; (80009d4 <MX_RTC_Init+0x8c>)
 800096e:	2200      	movs	r2, #0
 8000970:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000972:	4818      	ldr	r0, [pc, #96]	; (80009d4 <MX_RTC_Init+0x8c>)
 8000974:	f002 fc4e 	bl	8003214 <HAL_RTC_Init>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 800097e:	f000 faf3 	bl	8000f68 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000982:	2300      	movs	r3, #0
 8000984:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000986:	2300      	movs	r3, #0
 8000988:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800098a:	2300      	movs	r3, #0
 800098c:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800098e:	1d3b      	adds	r3, r7, #4
 8000990:	2201      	movs	r2, #1
 8000992:	4619      	mov	r1, r3
 8000994:	480f      	ldr	r0, [pc, #60]	; (80009d4 <MX_RTC_Init+0x8c>)
 8000996:	f002 fcd3 	bl	8003340 <HAL_RTC_SetTime>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 80009a0:	f000 fae2 	bl	8000f68 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80009a4:	2301      	movs	r3, #1
 80009a6:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80009a8:	2301      	movs	r3, #1
 80009aa:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 80009ac:	2301      	movs	r3, #1
 80009ae:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 80009b0:	2300      	movs	r3, #0
 80009b2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80009b4:	463b      	mov	r3, r7
 80009b6:	2201      	movs	r2, #1
 80009b8:	4619      	mov	r1, r3
 80009ba:	4806      	ldr	r0, [pc, #24]	; (80009d4 <MX_RTC_Init+0x8c>)
 80009bc:	f002 fe30 	bl	8003620 <HAL_RTC_SetDate>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80009c6:	f000 facf 	bl	8000f68 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80009ca:	bf00      	nop
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	20000320 	.word	0x20000320
 80009d8:	40002800 	.word	0x40002800

080009dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b086      	sub	sp, #24
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009e2:	f107 0308 	add.w	r3, r7, #8
 80009e6:	2200      	movs	r2, #0
 80009e8:	601a      	str	r2, [r3, #0]
 80009ea:	605a      	str	r2, [r3, #4]
 80009ec:	609a      	str	r2, [r3, #8]
 80009ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009f0:	463b      	mov	r3, r7
 80009f2:	2200      	movs	r2, #0
 80009f4:	601a      	str	r2, [r3, #0]
 80009f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009f8:	4b1e      	ldr	r3, [pc, #120]	; (8000a74 <MX_TIM1_Init+0x98>)
 80009fa:	4a1f      	ldr	r2, [pc, #124]	; (8000a78 <MX_TIM1_Init+0x9c>)
 80009fc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7999;
 80009fe:	4b1d      	ldr	r3, [pc, #116]	; (8000a74 <MX_TIM1_Init+0x98>)
 8000a00:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000a04:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a06:	4b1b      	ldr	r3, [pc, #108]	; (8000a74 <MX_TIM1_Init+0x98>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 249;
 8000a0c:	4b19      	ldr	r3, [pc, #100]	; (8000a74 <MX_TIM1_Init+0x98>)
 8000a0e:	22f9      	movs	r2, #249	; 0xf9
 8000a10:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a12:	4b18      	ldr	r3, [pc, #96]	; (8000a74 <MX_TIM1_Init+0x98>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a18:	4b16      	ldr	r3, [pc, #88]	; (8000a74 <MX_TIM1_Init+0x98>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a1e:	4b15      	ldr	r3, [pc, #84]	; (8000a74 <MX_TIM1_Init+0x98>)
 8000a20:	2280      	movs	r2, #128	; 0x80
 8000a22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a24:	4813      	ldr	r0, [pc, #76]	; (8000a74 <MX_TIM1_Init+0x98>)
 8000a26:	f003 f9a7 	bl	8003d78 <HAL_TIM_Base_Init>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000a30:	f000 fa9a 	bl	8000f68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a38:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a3a:	f107 0308 	add.w	r3, r7, #8
 8000a3e:	4619      	mov	r1, r3
 8000a40:	480c      	ldr	r0, [pc, #48]	; (8000a74 <MX_TIM1_Init+0x98>)
 8000a42:	f003 fdb3 	bl	80045ac <HAL_TIM_ConfigClockSource>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000a4c:	f000 fa8c 	bl	8000f68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a50:	2300      	movs	r3, #0
 8000a52:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a54:	2300      	movs	r3, #0
 8000a56:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a58:	463b      	mov	r3, r7
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4805      	ldr	r0, [pc, #20]	; (8000a74 <MX_TIM1_Init+0x98>)
 8000a5e:	f004 f9f3 	bl	8004e48 <HAL_TIMEx_MasterConfigSynchronization>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000a68:	f000 fa7e 	bl	8000f68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a6c:	bf00      	nop
 8000a6e:	3718      	adds	r7, #24
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20000334 	.word	0x20000334
 8000a78:	40012c00 	.word	0x40012c00

08000a7c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b086      	sub	sp, #24
 8000a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a82:	f107 0308 	add.w	r3, r7, #8
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]
 8000a8a:	605a      	str	r2, [r3, #4]
 8000a8c:	609a      	str	r2, [r3, #8]
 8000a8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a90:	463b      	mov	r3, r7
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a98:	4b1d      	ldr	r3, [pc, #116]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000a9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a9e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 8000aa0:	4b1b      	ldr	r3, [pc, #108]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000aa2:	2207      	movs	r2, #7
 8000aa4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa6:	4b1a      	ldr	r3, [pc, #104]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000aac:	4b18      	ldr	r3, [pc, #96]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000aae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ab2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ab4:	4b16      	ldr	r3, [pc, #88]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000aba:	4b15      	ldr	r3, [pc, #84]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000abc:	2280      	movs	r2, #128	; 0x80
 8000abe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ac0:	4813      	ldr	r0, [pc, #76]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000ac2:	f003 f959 	bl	8003d78 <HAL_TIM_Base_Init>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000acc:	f000 fa4c 	bl	8000f68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ad0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ad4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ad6:	f107 0308 	add.w	r3, r7, #8
 8000ada:	4619      	mov	r1, r3
 8000adc:	480c      	ldr	r0, [pc, #48]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000ade:	f003 fd65 	bl	80045ac <HAL_TIM_ConfigClockSource>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000ae8:	f000 fa3e 	bl	8000f68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aec:	2300      	movs	r3, #0
 8000aee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000af0:	2300      	movs	r3, #0
 8000af2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000af4:	463b      	mov	r3, r7
 8000af6:	4619      	mov	r1, r3
 8000af8:	4805      	ldr	r0, [pc, #20]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000afa:	f004 f9a5 	bl	8004e48 <HAL_TIMEx_MasterConfigSynchronization>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000b04:	f000 fa30 	bl	8000f68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b08:	bf00      	nop
 8000b0a:	3718      	adds	r7, #24
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	200003e8 	.word	0x200003e8

08000b14 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b096      	sub	sp, #88	; 0x58
 8000b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b1a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	605a      	str	r2, [r3, #4]
 8000b24:	609a      	str	r2, [r3, #8]
 8000b26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b28:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b36:	2200      	movs	r2, #0
 8000b38:	601a      	str	r2, [r3, #0]
 8000b3a:	605a      	str	r2, [r3, #4]
 8000b3c:	609a      	str	r2, [r3, #8]
 8000b3e:	60da      	str	r2, [r3, #12]
 8000b40:	611a      	str	r2, [r3, #16]
 8000b42:	615a      	str	r2, [r3, #20]
 8000b44:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b46:	1d3b      	adds	r3, r7, #4
 8000b48:	2220      	movs	r2, #32
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f006 fafa 	bl	8007146 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000b52:	4b50      	ldr	r3, [pc, #320]	; (8000c94 <MX_TIM8_Init+0x180>)
 8000b54:	4a50      	ldr	r2, [pc, #320]	; (8000c98 <MX_TIM8_Init+0x184>)
 8000b56:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 7;
 8000b58:	4b4e      	ldr	r3, [pc, #312]	; (8000c94 <MX_TIM8_Init+0x180>)
 8000b5a:	2207      	movs	r2, #7
 8000b5c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b5e:	4b4d      	ldr	r3, [pc, #308]	; (8000c94 <MX_TIM8_Init+0x180>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 8000b64:	4b4b      	ldr	r3, [pc, #300]	; (8000c94 <MX_TIM8_Init+0x180>)
 8000b66:	2264      	movs	r2, #100	; 0x64
 8000b68:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b6a:	4b4a      	ldr	r3, [pc, #296]	; (8000c94 <MX_TIM8_Init+0x180>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000b70:	4b48      	ldr	r3, [pc, #288]	; (8000c94 <MX_TIM8_Init+0x180>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b76:	4b47      	ldr	r3, [pc, #284]	; (8000c94 <MX_TIM8_Init+0x180>)
 8000b78:	2280      	movs	r2, #128	; 0x80
 8000b7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000b7c:	4845      	ldr	r0, [pc, #276]	; (8000c94 <MX_TIM8_Init+0x180>)
 8000b7e:	f003 f8fb 	bl	8003d78 <HAL_TIM_Base_Init>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8000b88:	f000 f9ee 	bl	8000f68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b90:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000b92:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000b96:	4619      	mov	r1, r3
 8000b98:	483e      	ldr	r0, [pc, #248]	; (8000c94 <MX_TIM8_Init+0x180>)
 8000b9a:	f003 fd07 	bl	80045ac <HAL_TIM_ConfigClockSource>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8000ba4:	f000 f9e0 	bl	8000f68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000ba8:	483a      	ldr	r0, [pc, #232]	; (8000c94 <MX_TIM8_Init+0x180>)
 8000baa:	f003 f9f9 	bl	8003fa0 <HAL_TIM_PWM_Init>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8000bb4:	f000 f9d8 	bl	8000f68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000bc0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4833      	ldr	r0, [pc, #204]	; (8000c94 <MX_TIM8_Init+0x180>)
 8000bc8:	f004 f93e 	bl	8004e48 <HAL_TIMEx_MasterConfigSynchronization>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8000bd2:	f000 f9c9 	bl	8000f68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bd6:	2360      	movs	r3, #96	; 0x60
 8000bd8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bde:	2300      	movs	r3, #0
 8000be0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000be2:	2300      	movs	r3, #0
 8000be4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000be6:	2300      	movs	r3, #0
 8000be8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000bea:	2300      	movs	r3, #0
 8000bec:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bf2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4826      	ldr	r0, [pc, #152]	; (8000c94 <MX_TIM8_Init+0x180>)
 8000bfc:	f003 fc18 	bl	8004430 <HAL_TIM_PWM_ConfigChannel>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8000c06:	f000 f9af 	bl	8000f68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c0e:	2204      	movs	r2, #4
 8000c10:	4619      	mov	r1, r3
 8000c12:	4820      	ldr	r0, [pc, #128]	; (8000c94 <MX_TIM8_Init+0x180>)
 8000c14:	f003 fc0c 	bl	8004430 <HAL_TIM_PWM_ConfigChannel>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 8000c1e:	f000 f9a3 	bl	8000f68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c26:	2208      	movs	r2, #8
 8000c28:	4619      	mov	r1, r3
 8000c2a:	481a      	ldr	r0, [pc, #104]	; (8000c94 <MX_TIM8_Init+0x180>)
 8000c2c:	f003 fc00 	bl	8004430 <HAL_TIM_PWM_ConfigChannel>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 8000c36:	f000 f997 	bl	8000f68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000c3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c3e:	220c      	movs	r2, #12
 8000c40:	4619      	mov	r1, r3
 8000c42:	4814      	ldr	r0, [pc, #80]	; (8000c94 <MX_TIM8_Init+0x180>)
 8000c44:	f003 fbf4 	bl	8004430 <HAL_TIM_PWM_ConfigChannel>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 8000c4e:	f000 f98b 	bl	8000f68 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c52:	2300      	movs	r3, #0
 8000c54:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c56:	2300      	movs	r3, #0
 8000c58:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c62:	2300      	movs	r3, #0
 8000c64:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c6a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000c70:	1d3b      	adds	r3, r7, #4
 8000c72:	4619      	mov	r1, r3
 8000c74:	4807      	ldr	r0, [pc, #28]	; (8000c94 <MX_TIM8_Init+0x180>)
 8000c76:	f004 f953 	bl	8004f20 <HAL_TIMEx_ConfigBreakDeadTime>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <MX_TIM8_Init+0x170>
  {
    Error_Handler();
 8000c80:	f000 f972 	bl	8000f68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000c84:	4803      	ldr	r0, [pc, #12]	; (8000c94 <MX_TIM8_Init+0x180>)
 8000c86:	f000 fa5b 	bl	8001140 <HAL_TIM_MspPostInit>

}
 8000c8a:	bf00      	nop
 8000c8c:	3758      	adds	r7, #88	; 0x58
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	200001c8 	.word	0x200001c8
 8000c98:	40013400 	.word	0x40013400

08000c9c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ca0:	4b11      	ldr	r3, [pc, #68]	; (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000ca2:	4a12      	ldr	r2, [pc, #72]	; (8000cec <MX_USART1_UART_Init+0x50>)
 8000ca4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000ca6:	4b10      	ldr	r3, [pc, #64]	; (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000ca8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000cac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000cae:	4b0e      	ldr	r3, [pc, #56]	; (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000cb4:	4b0c      	ldr	r3, [pc, #48]	; (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000cba:	4b0b      	ldr	r3, [pc, #44]	; (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000cc0:	4b09      	ldr	r3, [pc, #36]	; (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000cc2:	220c      	movs	r2, #12
 8000cc4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cc6:	4b08      	ldr	r3, [pc, #32]	; (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ccc:	4b06      	ldr	r3, [pc, #24]	; (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000cd2:	4805      	ldr	r0, [pc, #20]	; (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000cd4:	f004 f990 	bl	8004ff8 <HAL_UART_Init>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000cde:	f000 f943 	bl	8000f68 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	200002ac 	.word	0x200002ac
 8000cec:	40013800 	.word	0x40013800

08000cf0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000cf4:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <MX_USART2_UART_Init+0x4c>)
 8000cf6:	4a12      	ldr	r2, [pc, #72]	; (8000d40 <MX_USART2_UART_Init+0x50>)
 8000cf8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000cfa:	4b10      	ldr	r3, [pc, #64]	; (8000d3c <MX_USART2_UART_Init+0x4c>)
 8000cfc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000d00:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d02:	4b0e      	ldr	r3, [pc, #56]	; (8000d3c <MX_USART2_UART_Init+0x4c>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d08:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <MX_USART2_UART_Init+0x4c>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d0e:	4b0b      	ldr	r3, [pc, #44]	; (8000d3c <MX_USART2_UART_Init+0x4c>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d14:	4b09      	ldr	r3, [pc, #36]	; (8000d3c <MX_USART2_UART_Init+0x4c>)
 8000d16:	220c      	movs	r2, #12
 8000d18:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d1a:	4b08      	ldr	r3, [pc, #32]	; (8000d3c <MX_USART2_UART_Init+0x4c>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d20:	4b06      	ldr	r3, [pc, #24]	; (8000d3c <MX_USART2_UART_Init+0x4c>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d26:	4805      	ldr	r0, [pc, #20]	; (8000d3c <MX_USART2_UART_Init+0x4c>)
 8000d28:	f004 f966 	bl	8004ff8 <HAL_UART_Init>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000d32:	f000 f919 	bl	8000f68 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d36:	bf00      	nop
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	2000049c 	.word	0x2000049c
 8000d40:	40004400 	.word	0x40004400

08000d44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b088      	sub	sp, #32
 8000d48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4a:	f107 0310 	add.w	r3, r7, #16
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	605a      	str	r2, [r3, #4]
 8000d54:	609a      	str	r2, [r3, #8]
 8000d56:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d58:	4b4e      	ldr	r3, [pc, #312]	; (8000e94 <MX_GPIO_Init+0x150>)
 8000d5a:	699b      	ldr	r3, [r3, #24]
 8000d5c:	4a4d      	ldr	r2, [pc, #308]	; (8000e94 <MX_GPIO_Init+0x150>)
 8000d5e:	f043 0310 	orr.w	r3, r3, #16
 8000d62:	6193      	str	r3, [r2, #24]
 8000d64:	4b4b      	ldr	r3, [pc, #300]	; (8000e94 <MX_GPIO_Init+0x150>)
 8000d66:	699b      	ldr	r3, [r3, #24]
 8000d68:	f003 0310 	and.w	r3, r3, #16
 8000d6c:	60fb      	str	r3, [r7, #12]
 8000d6e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d70:	4b48      	ldr	r3, [pc, #288]	; (8000e94 <MX_GPIO_Init+0x150>)
 8000d72:	699b      	ldr	r3, [r3, #24]
 8000d74:	4a47      	ldr	r2, [pc, #284]	; (8000e94 <MX_GPIO_Init+0x150>)
 8000d76:	f043 0304 	orr.w	r3, r3, #4
 8000d7a:	6193      	str	r3, [r2, #24]
 8000d7c:	4b45      	ldr	r3, [pc, #276]	; (8000e94 <MX_GPIO_Init+0x150>)
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	f003 0304 	and.w	r3, r3, #4
 8000d84:	60bb      	str	r3, [r7, #8]
 8000d86:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d88:	4b42      	ldr	r3, [pc, #264]	; (8000e94 <MX_GPIO_Init+0x150>)
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	4a41      	ldr	r2, [pc, #260]	; (8000e94 <MX_GPIO_Init+0x150>)
 8000d8e:	f043 0308 	orr.w	r3, r3, #8
 8000d92:	6193      	str	r3, [r2, #24]
 8000d94:	4b3f      	ldr	r3, [pc, #252]	; (8000e94 <MX_GPIO_Init+0x150>)
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	f003 0308 	and.w	r3, r3, #8
 8000d9c:	607b      	str	r3, [r7, #4]
 8000d9e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000da0:	4b3c      	ldr	r3, [pc, #240]	; (8000e94 <MX_GPIO_Init+0x150>)
 8000da2:	699b      	ldr	r3, [r3, #24]
 8000da4:	4a3b      	ldr	r2, [pc, #236]	; (8000e94 <MX_GPIO_Init+0x150>)
 8000da6:	f043 0320 	orr.w	r3, r3, #32
 8000daa:	6193      	str	r3, [r2, #24]
 8000dac:	4b39      	ldr	r3, [pc, #228]	; (8000e94 <MX_GPIO_Init+0x150>)
 8000dae:	699b      	ldr	r3, [r3, #24]
 8000db0:	f003 0320 	and.w	r3, r3, #32
 8000db4:	603b      	str	r3, [r7, #0]
 8000db6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BLUE_LED_Pin|BLUETOOTH_SPI_CMD_Pin|BLUETOOTH_SPI_CS_Pin|MOTOR_FRONT_RIGHT_IN_1_Pin
 8000db8:	2200      	movs	r2, #0
 8000dba:	f243 013a 	movw	r1, #12346	; 0x303a
 8000dbe:	4836      	ldr	r0, [pc, #216]	; (8000e98 <MX_GPIO_Init+0x154>)
 8000dc0:	f001 fc34 	bl	800262c <HAL_GPIO_WritePin>
                          |MOTOR_FRONT_RIGHT_IN_2_Pin|MOTOR_REAR_LEFT_IN_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLUETOOTH_SPI_CLK_GPIO_Port, BLUETOOTH_SPI_CLK_Pin, GPIO_PIN_RESET);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	2110      	movs	r1, #16
 8000dc8:	4834      	ldr	r0, [pc, #208]	; (8000e9c <MX_GPIO_Init+0x158>)
 8000dca:	f001 fc2f 	bl	800262c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_FRONT_LEFT_IN_1_Pin|MOTOR_FRONT_LEFT_IN_2_Pin|MOTOR_REAR_RIGHT_IN_2_Pin|MOTOR_REAR_RIGHT_IN_1_Pin, GPIO_PIN_RESET);
 8000dce:	2200      	movs	r2, #0
 8000dd0:	2133      	movs	r1, #51	; 0x33
 8000dd2:	4833      	ldr	r0, [pc, #204]	; (8000ea0 <MX_GPIO_Init+0x15c>)
 8000dd4:	f001 fc2a 	bl	800262c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_REAR_LEFT_IN_1_GPIO_Port, MOTOR_REAR_LEFT_IN_1_Pin, GPIO_PIN_RESET);
 8000dd8:	2200      	movs	r2, #0
 8000dda:	2104      	movs	r1, #4
 8000ddc:	4831      	ldr	r0, [pc, #196]	; (8000ea4 <MX_GPIO_Init+0x160>)
 8000dde:	f001 fc25 	bl	800262c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_LED_Pin */
  GPIO_InitStruct.Pin = BLUE_LED_Pin;
 8000de2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000de6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de8:	2301      	movs	r3, #1
 8000dea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df0:	2302      	movs	r3, #2
 8000df2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUE_LED_GPIO_Port, &GPIO_InitStruct);
 8000df4:	f107 0310 	add.w	r3, r7, #16
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4827      	ldr	r0, [pc, #156]	; (8000e98 <MX_GPIO_Init+0x154>)
 8000dfc:	f001 fa82 	bl	8002304 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLUETOOTH_SPI_CMD_Pin BLUETOOTH_SPI_CS_Pin MOTOR_FRONT_RIGHT_IN_1_Pin MOTOR_FRONT_RIGHT_IN_2_Pin
                           MOTOR_REAR_LEFT_IN_2_Pin */
  GPIO_InitStruct.Pin = BLUETOOTH_SPI_CMD_Pin|BLUETOOTH_SPI_CS_Pin|MOTOR_FRONT_RIGHT_IN_1_Pin|MOTOR_FRONT_RIGHT_IN_2_Pin
 8000e00:	f241 033a 	movw	r3, #4154	; 0x103a
 8000e04:	613b      	str	r3, [r7, #16]
                          |MOTOR_REAR_LEFT_IN_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e06:	2301      	movs	r3, #1
 8000e08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e0e:	2303      	movs	r3, #3
 8000e10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e12:	f107 0310 	add.w	r3, r7, #16
 8000e16:	4619      	mov	r1, r3
 8000e18:	481f      	ldr	r0, [pc, #124]	; (8000e98 <MX_GPIO_Init+0x154>)
 8000e1a:	f001 fa73 	bl	8002304 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLUETOOTH_SPI_DAT_Pin */
  GPIO_InitStruct.Pin = BLUETOOTH_SPI_DAT_Pin;
 8000e1e:	2304      	movs	r3, #4
 8000e20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e22:	2300      	movs	r3, #0
 8000e24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e26:	2300      	movs	r3, #0
 8000e28:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BLUETOOTH_SPI_DAT_GPIO_Port, &GPIO_InitStruct);
 8000e2a:	f107 0310 	add.w	r3, r7, #16
 8000e2e:	4619      	mov	r1, r3
 8000e30:	4819      	ldr	r0, [pc, #100]	; (8000e98 <MX_GPIO_Init+0x154>)
 8000e32:	f001 fa67 	bl	8002304 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLUETOOTH_SPI_CLK_Pin */
  GPIO_InitStruct.Pin = BLUETOOTH_SPI_CLK_Pin;
 8000e36:	2310      	movs	r3, #16
 8000e38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e42:	2303      	movs	r3, #3
 8000e44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUETOOTH_SPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8000e46:	f107 0310 	add.w	r3, r7, #16
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4813      	ldr	r0, [pc, #76]	; (8000e9c <MX_GPIO_Init+0x158>)
 8000e4e:	f001 fa59 	bl	8002304 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_FRONT_LEFT_IN_1_Pin MOTOR_FRONT_LEFT_IN_2_Pin MOTOR_REAR_RIGHT_IN_2_Pin MOTOR_REAR_RIGHT_IN_1_Pin */
  GPIO_InitStruct.Pin = MOTOR_FRONT_LEFT_IN_1_Pin|MOTOR_FRONT_LEFT_IN_2_Pin|MOTOR_REAR_RIGHT_IN_2_Pin|MOTOR_REAR_RIGHT_IN_1_Pin;
 8000e52:	2333      	movs	r3, #51	; 0x33
 8000e54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e56:	2301      	movs	r3, #1
 8000e58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e5e:	2303      	movs	r3, #3
 8000e60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e62:	f107 0310 	add.w	r3, r7, #16
 8000e66:	4619      	mov	r1, r3
 8000e68:	480d      	ldr	r0, [pc, #52]	; (8000ea0 <MX_GPIO_Init+0x15c>)
 8000e6a:	f001 fa4b 	bl	8002304 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_REAR_LEFT_IN_1_Pin */
  GPIO_InitStruct.Pin = MOTOR_REAR_LEFT_IN_1_Pin;
 8000e6e:	2304      	movs	r3, #4
 8000e70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e72:	2301      	movs	r3, #1
 8000e74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MOTOR_REAR_LEFT_IN_1_GPIO_Port, &GPIO_InitStruct);
 8000e7e:	f107 0310 	add.w	r3, r7, #16
 8000e82:	4619      	mov	r1, r3
 8000e84:	4807      	ldr	r0, [pc, #28]	; (8000ea4 <MX_GPIO_Init+0x160>)
 8000e86:	f001 fa3d 	bl	8002304 <HAL_GPIO_Init>

}
 8000e8a:	bf00      	nop
 8000e8c:	3720      	adds	r7, #32
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	40021000 	.word	0x40021000
 8000e98:	40011000 	.word	0x40011000
 8000e9c:	40010800 	.word	0x40010800
 8000ea0:	40010c00 	.word	0x40010c00
 8000ea4:	40011400 	.word	0x40011400

08000ea8 <MAIN_updateLedMode>:

/* USER CODE BEGIN 4 */

static void MAIN_updateLedMode(BLUETOOTH_CONTROL_DATA *data)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  LED_MODE currentLedMode;
  LED_MODE requestLedMode;

  currentLedMode = LED_getMode();
 8000eb0:	f005 fd88 	bl	80069c4 <LED_getMode>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	73bb      	strb	r3, [r7, #14]

    switch (data->button)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	691b      	ldr	r3, [r3, #16]
 8000ebc:	3b05      	subs	r3, #5
 8000ebe:	2b03      	cmp	r3, #3
 8000ec0:	d816      	bhi.n	8000ef0 <MAIN_updateLedMode+0x48>
 8000ec2:	a201      	add	r2, pc, #4	; (adr r2, 8000ec8 <MAIN_updateLedMode+0x20>)
 8000ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ec8:	08000ed9 	.word	0x08000ed9
 8000ecc:	08000eeb 	.word	0x08000eeb
 8000ed0:	08000edf 	.word	0x08000edf
 8000ed4:	08000ee5 	.word	0x08000ee5
  {
    case BUTTON_PAD_UP:
      requestLedMode = LED_MODE_FORCED_ON;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	73fb      	strb	r3, [r7, #15]
      break;
 8000edc:	e00b      	b.n	8000ef6 <MAIN_updateLedMode+0x4e>

    case BUTTON_PAD_DOWN:
      requestLedMode = LED_MODE_FORCED_OFF;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	73fb      	strb	r3, [r7, #15]
      break;
 8000ee2:	e008      	b.n	8000ef6 <MAIN_updateLedMode+0x4e>

    case BUTTON_PAD_LEFT:
      requestLedMode = LED_MODE_BLINK_SLOW;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	73fb      	strb	r3, [r7, #15]
      break;
 8000ee8:	e005      	b.n	8000ef6 <MAIN_updateLedMode+0x4e>

    case BUTTON_PAD_RIGHT:
      requestLedMode = LED_MODE_BLINK_FAST;
 8000eea:	2303      	movs	r3, #3
 8000eec:	73fb      	strb	r3, [r7, #15]
      break;
 8000eee:	e002      	b.n	8000ef6 <MAIN_updateLedMode+0x4e>

    default:
      requestLedMode = currentLedMode;
 8000ef0:	7bbb      	ldrb	r3, [r7, #14]
 8000ef2:	73fb      	strb	r3, [r7, #15]
      break;
 8000ef4:	bf00      	nop
  }

  if (requestLedMode != currentLedMode)
 8000ef6:	7bfa      	ldrb	r2, [r7, #15]
 8000ef8:	7bbb      	ldrb	r3, [r7, #14]
 8000efa:	429a      	cmp	r2, r3
 8000efc:	d004      	beq.n	8000f08 <MAIN_updateLedMode+0x60>
  {
    LED_setMode(requestLedMode);
 8000efe:	7bfb      	ldrb	r3, [r7, #15]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f005 fd45 	bl	8006990 <LED_setMode>
  else
  {
    ; /* Nothing to do */
  }

  return;
 8000f06:	bf00      	nop
 8000f08:	bf00      	nop
}
 8000f0a:	3710      	adds	r7, #16
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  /* Check the handle of the timer triggering this callback and update LED */
  if (htim == &htim1)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	4a04      	ldr	r2, [pc, #16]	; (8000f2c <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d101      	bne.n	8000f24 <HAL_TIM_PeriodElapsedCallback+0x14>
  {
    LED_update();
 8000f20:	f005 fd5a 	bl	80069d8 <LED_update>
  }
  else
  {
    ; /* Nothing to do */
  }
}
 8000f24:	bf00      	nop
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	20000334 	.word	0x20000334

08000f30 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  /* Check the handle of the UART triggering this callback and actually receive date */
  if (huart == &huart1)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	4a09      	ldr	r2, [pc, #36]	; (8000f60 <HAL_UART_RxCpltCallback+0x30>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d103      	bne.n	8000f48 <HAL_UART_RxCpltCallback+0x18>
  {
    CONSOLE_receiveData(&huart1);
 8000f40:	4807      	ldr	r0, [pc, #28]	; (8000f60 <HAL_UART_RxCpltCallback+0x30>)
 8000f42:	f004 ffd1 	bl	8005ee8 <CONSOLE_receiveData>
  }
  else
  {
    ; /* Nothing to do */
  }
}
 8000f46:	e006      	b.n	8000f56 <HAL_UART_RxCpltCallback+0x26>
  else if (huart == &huart2)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	4a06      	ldr	r2, [pc, #24]	; (8000f64 <HAL_UART_RxCpltCallback+0x34>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d102      	bne.n	8000f56 <HAL_UART_RxCpltCallback+0x26>
    MASTER_CONTROL_receiveData(&huart2);
 8000f50:	4804      	ldr	r0, [pc, #16]	; (8000f64 <HAL_UART_RxCpltCallback+0x34>)
 8000f52:	f005 fde7 	bl	8006b24 <MASTER_CONTROL_receiveData>
}
 8000f56:	bf00      	nop
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	200002ac 	.word	0x200002ac
 8000f64:	2000049c 	.word	0x2000049c

08000f68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f6c:	b672      	cpsid	i
}
 8000f6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f70:	e7fe      	b.n	8000f70 <Error_Handler+0x8>
	...

08000f74 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b085      	sub	sp, #20
 8000f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f7a:	4b15      	ldr	r3, [pc, #84]	; (8000fd0 <HAL_MspInit+0x5c>)
 8000f7c:	699b      	ldr	r3, [r3, #24]
 8000f7e:	4a14      	ldr	r2, [pc, #80]	; (8000fd0 <HAL_MspInit+0x5c>)
 8000f80:	f043 0301 	orr.w	r3, r3, #1
 8000f84:	6193      	str	r3, [r2, #24]
 8000f86:	4b12      	ldr	r3, [pc, #72]	; (8000fd0 <HAL_MspInit+0x5c>)
 8000f88:	699b      	ldr	r3, [r3, #24]
 8000f8a:	f003 0301 	and.w	r3, r3, #1
 8000f8e:	60bb      	str	r3, [r7, #8]
 8000f90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f92:	4b0f      	ldr	r3, [pc, #60]	; (8000fd0 <HAL_MspInit+0x5c>)
 8000f94:	69db      	ldr	r3, [r3, #28]
 8000f96:	4a0e      	ldr	r2, [pc, #56]	; (8000fd0 <HAL_MspInit+0x5c>)
 8000f98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f9c:	61d3      	str	r3, [r2, #28]
 8000f9e:	4b0c      	ldr	r3, [pc, #48]	; (8000fd0 <HAL_MspInit+0x5c>)
 8000fa0:	69db      	ldr	r3, [r3, #28]
 8000fa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fa6:	607b      	str	r3, [r7, #4]
 8000fa8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000faa:	4b0a      	ldr	r3, [pc, #40]	; (8000fd4 <HAL_MspInit+0x60>)
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000fbe:	60fb      	str	r3, [r7, #12]
 8000fc0:	4a04      	ldr	r2, [pc, #16]	; (8000fd4 <HAL_MspInit+0x60>)
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fc6:	bf00      	nop
 8000fc8:	3714      	adds	r7, #20
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bc80      	pop	{r7}
 8000fce:	4770      	bx	lr
 8000fd0:	40021000 	.word	0x40021000
 8000fd4:	40010000 	.word	0x40010000

08000fd8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b088      	sub	sp, #32
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe0:	f107 0310 	add.w	r3, r7, #16
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
 8000fea:	609a      	str	r2, [r3, #8]
 8000fec:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4a14      	ldr	r2, [pc, #80]	; (8001044 <HAL_ADC_MspInit+0x6c>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d121      	bne.n	800103c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ff8:	4b13      	ldr	r3, [pc, #76]	; (8001048 <HAL_ADC_MspInit+0x70>)
 8000ffa:	699b      	ldr	r3, [r3, #24]
 8000ffc:	4a12      	ldr	r2, [pc, #72]	; (8001048 <HAL_ADC_MspInit+0x70>)
 8000ffe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001002:	6193      	str	r3, [r2, #24]
 8001004:	4b10      	ldr	r3, [pc, #64]	; (8001048 <HAL_ADC_MspInit+0x70>)
 8001006:	699b      	ldr	r3, [r3, #24]
 8001008:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800100c:	60fb      	str	r3, [r7, #12]
 800100e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001010:	4b0d      	ldr	r3, [pc, #52]	; (8001048 <HAL_ADC_MspInit+0x70>)
 8001012:	699b      	ldr	r3, [r3, #24]
 8001014:	4a0c      	ldr	r2, [pc, #48]	; (8001048 <HAL_ADC_MspInit+0x70>)
 8001016:	f043 0304 	orr.w	r3, r3, #4
 800101a:	6193      	str	r3, [r2, #24]
 800101c:	4b0a      	ldr	r3, [pc, #40]	; (8001048 <HAL_ADC_MspInit+0x70>)
 800101e:	699b      	ldr	r3, [r3, #24]
 8001020:	f003 0304 	and.w	r3, r3, #4
 8001024:	60bb      	str	r3, [r7, #8]
 8001026:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = BATTERY_ADC_Pin;
 8001028:	2320      	movs	r3, #32
 800102a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800102c:	2303      	movs	r3, #3
 800102e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BATTERY_ADC_GPIO_Port, &GPIO_InitStruct);
 8001030:	f107 0310 	add.w	r3, r7, #16
 8001034:	4619      	mov	r1, r3
 8001036:	4805      	ldr	r0, [pc, #20]	; (800104c <HAL_ADC_MspInit+0x74>)
 8001038:	f001 f964 	bl	8002304 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800103c:	bf00      	nop
 800103e:	3720      	adds	r7, #32
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40012400 	.word	0x40012400
 8001048:	40021000 	.word	0x40021000
 800104c:	40010800 	.word	0x40010800

08001050 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a0b      	ldr	r2, [pc, #44]	; (800108c <HAL_RTC_MspInit+0x3c>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d110      	bne.n	8001084 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001062:	f001 fb15 	bl	8002690 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8001066:	4b0a      	ldr	r3, [pc, #40]	; (8001090 <HAL_RTC_MspInit+0x40>)
 8001068:	69db      	ldr	r3, [r3, #28]
 800106a:	4a09      	ldr	r2, [pc, #36]	; (8001090 <HAL_RTC_MspInit+0x40>)
 800106c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001070:	61d3      	str	r3, [r2, #28]
 8001072:	4b07      	ldr	r3, [pc, #28]	; (8001090 <HAL_RTC_MspInit+0x40>)
 8001074:	69db      	ldr	r3, [r3, #28]
 8001076:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800107e:	4b05      	ldr	r3, [pc, #20]	; (8001094 <HAL_RTC_MspInit+0x44>)
 8001080:	2201      	movs	r2, #1
 8001082:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001084:	bf00      	nop
 8001086:	3710      	adds	r7, #16
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40002800 	.word	0x40002800
 8001090:	40021000 	.word	0x40021000
 8001094:	4242043c 	.word	0x4242043c

08001098 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a23      	ldr	r2, [pc, #140]	; (8001134 <HAL_TIM_Base_MspInit+0x9c>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d114      	bne.n	80010d4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80010aa:	4b23      	ldr	r3, [pc, #140]	; (8001138 <HAL_TIM_Base_MspInit+0xa0>)
 80010ac:	699b      	ldr	r3, [r3, #24]
 80010ae:	4a22      	ldr	r2, [pc, #136]	; (8001138 <HAL_TIM_Base_MspInit+0xa0>)
 80010b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80010b4:	6193      	str	r3, [r2, #24]
 80010b6:	4b20      	ldr	r3, [pc, #128]	; (8001138 <HAL_TIM_Base_MspInit+0xa0>)
 80010b8:	699b      	ldr	r3, [r3, #24]
 80010ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80010be:	617b      	str	r3, [r7, #20]
 80010c0:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 4, 0);
 80010c2:	2200      	movs	r2, #0
 80010c4:	2104      	movs	r1, #4
 80010c6:	2019      	movs	r0, #25
 80010c8:	f000 ffa3 	bl	8002012 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80010cc:	2019      	movs	r0, #25
 80010ce:	f000 ffbc 	bl	800204a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80010d2:	e02a      	b.n	800112a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM2)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010dc:	d114      	bne.n	8001108 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010de:	4b16      	ldr	r3, [pc, #88]	; (8001138 <HAL_TIM_Base_MspInit+0xa0>)
 80010e0:	69db      	ldr	r3, [r3, #28]
 80010e2:	4a15      	ldr	r2, [pc, #84]	; (8001138 <HAL_TIM_Base_MspInit+0xa0>)
 80010e4:	f043 0301 	orr.w	r3, r3, #1
 80010e8:	61d3      	str	r3, [r2, #28]
 80010ea:	4b13      	ldr	r3, [pc, #76]	; (8001138 <HAL_TIM_Base_MspInit+0xa0>)
 80010ec:	69db      	ldr	r3, [r3, #28]
 80010ee:	f003 0301 	and.w	r3, r3, #1
 80010f2:	613b      	str	r3, [r7, #16]
 80010f4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80010f6:	2200      	movs	r2, #0
 80010f8:	2101      	movs	r1, #1
 80010fa:	201c      	movs	r0, #28
 80010fc:	f000 ff89 	bl	8002012 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001100:	201c      	movs	r0, #28
 8001102:	f000 ffa2 	bl	800204a <HAL_NVIC_EnableIRQ>
}
 8001106:	e010      	b.n	800112a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM8)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a0b      	ldr	r2, [pc, #44]	; (800113c <HAL_TIM_Base_MspInit+0xa4>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d10b      	bne.n	800112a <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001112:	4b09      	ldr	r3, [pc, #36]	; (8001138 <HAL_TIM_Base_MspInit+0xa0>)
 8001114:	699b      	ldr	r3, [r3, #24]
 8001116:	4a08      	ldr	r2, [pc, #32]	; (8001138 <HAL_TIM_Base_MspInit+0xa0>)
 8001118:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800111c:	6193      	str	r3, [r2, #24]
 800111e:	4b06      	ldr	r3, [pc, #24]	; (8001138 <HAL_TIM_Base_MspInit+0xa0>)
 8001120:	699b      	ldr	r3, [r3, #24]
 8001122:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]
}
 800112a:	bf00      	nop
 800112c:	3718      	adds	r7, #24
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40012c00 	.word	0x40012c00
 8001138:	40021000 	.word	0x40021000
 800113c:	40013400 	.word	0x40013400

08001140 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b088      	sub	sp, #32
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001148:	f107 0310 	add.w	r3, r7, #16
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	605a      	str	r2, [r3, #4]
 8001152:	609a      	str	r2, [r3, #8]
 8001154:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM8)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a10      	ldr	r2, [pc, #64]	; (800119c <HAL_TIM_MspPostInit+0x5c>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d118      	bne.n	8001192 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001160:	4b0f      	ldr	r3, [pc, #60]	; (80011a0 <HAL_TIM_MspPostInit+0x60>)
 8001162:	699b      	ldr	r3, [r3, #24]
 8001164:	4a0e      	ldr	r2, [pc, #56]	; (80011a0 <HAL_TIM_MspPostInit+0x60>)
 8001166:	f043 0310 	orr.w	r3, r3, #16
 800116a:	6193      	str	r3, [r2, #24]
 800116c:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <HAL_TIM_MspPostInit+0x60>)
 800116e:	699b      	ldr	r3, [r3, #24]
 8001170:	f003 0310 	and.w	r3, r3, #16
 8001174:	60fb      	str	r3, [r7, #12]
 8001176:	68fb      	ldr	r3, [r7, #12]
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_FRONT_LEFT_PWM_Pin|MOTOR_FRONT_RIGHT_PWM_Pin|MOTOR_REAR_LEFT_PWM_Pin|MOTOR_REAR_RIGHT_PWM_Pin;
 8001178:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800117c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800117e:	2302      	movs	r3, #2
 8001180:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001182:	2303      	movs	r3, #3
 8001184:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001186:	f107 0310 	add.w	r3, r7, #16
 800118a:	4619      	mov	r1, r3
 800118c:	4805      	ldr	r0, [pc, #20]	; (80011a4 <HAL_TIM_MspPostInit+0x64>)
 800118e:	f001 f8b9 	bl	8002304 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001192:	bf00      	nop
 8001194:	3720      	adds	r7, #32
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40013400 	.word	0x40013400
 80011a0:	40021000 	.word	0x40021000
 80011a4:	40011000 	.word	0x40011000

080011a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08a      	sub	sp, #40	; 0x28
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b0:	f107 0318 	add.w	r3, r7, #24
 80011b4:	2200      	movs	r2, #0
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	605a      	str	r2, [r3, #4]
 80011ba:	609a      	str	r2, [r3, #8]
 80011bc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a3f      	ldr	r2, [pc, #252]	; (80012c0 <HAL_UART_MspInit+0x118>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d13a      	bne.n	800123e <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011c8:	4b3e      	ldr	r3, [pc, #248]	; (80012c4 <HAL_UART_MspInit+0x11c>)
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	4a3d      	ldr	r2, [pc, #244]	; (80012c4 <HAL_UART_MspInit+0x11c>)
 80011ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011d2:	6193      	str	r3, [r2, #24]
 80011d4:	4b3b      	ldr	r3, [pc, #236]	; (80012c4 <HAL_UART_MspInit+0x11c>)
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011dc:	617b      	str	r3, [r7, #20]
 80011de:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e0:	4b38      	ldr	r3, [pc, #224]	; (80012c4 <HAL_UART_MspInit+0x11c>)
 80011e2:	699b      	ldr	r3, [r3, #24]
 80011e4:	4a37      	ldr	r2, [pc, #220]	; (80012c4 <HAL_UART_MspInit+0x11c>)
 80011e6:	f043 0304 	orr.w	r3, r3, #4
 80011ea:	6193      	str	r3, [r2, #24]
 80011ec:	4b35      	ldr	r3, [pc, #212]	; (80012c4 <HAL_UART_MspInit+0x11c>)
 80011ee:	699b      	ldr	r3, [r3, #24]
 80011f0:	f003 0304 	and.w	r3, r3, #4
 80011f4:	613b      	str	r3, [r7, #16]
 80011f6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80011f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fe:	2302      	movs	r3, #2
 8001200:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001202:	2303      	movs	r3, #3
 8001204:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001206:	f107 0318 	add.w	r3, r7, #24
 800120a:	4619      	mov	r1, r3
 800120c:	482e      	ldr	r0, [pc, #184]	; (80012c8 <HAL_UART_MspInit+0x120>)
 800120e:	f001 f879 	bl	8002304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001212:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001216:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001218:	2300      	movs	r3, #0
 800121a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121c:	2300      	movs	r3, #0
 800121e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001220:	f107 0318 	add.w	r3, r7, #24
 8001224:	4619      	mov	r1, r3
 8001226:	4828      	ldr	r0, [pc, #160]	; (80012c8 <HAL_UART_MspInit+0x120>)
 8001228:	f001 f86c 	bl	8002304 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 800122c:	2200      	movs	r2, #0
 800122e:	2103      	movs	r1, #3
 8001230:	2025      	movs	r0, #37	; 0x25
 8001232:	f000 feee 	bl	8002012 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001236:	2025      	movs	r0, #37	; 0x25
 8001238:	f000 ff07 	bl	800204a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800123c:	e03c      	b.n	80012b8 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a22      	ldr	r2, [pc, #136]	; (80012cc <HAL_UART_MspInit+0x124>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d137      	bne.n	80012b8 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001248:	4b1e      	ldr	r3, [pc, #120]	; (80012c4 <HAL_UART_MspInit+0x11c>)
 800124a:	69db      	ldr	r3, [r3, #28]
 800124c:	4a1d      	ldr	r2, [pc, #116]	; (80012c4 <HAL_UART_MspInit+0x11c>)
 800124e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001252:	61d3      	str	r3, [r2, #28]
 8001254:	4b1b      	ldr	r3, [pc, #108]	; (80012c4 <HAL_UART_MspInit+0x11c>)
 8001256:	69db      	ldr	r3, [r3, #28]
 8001258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800125c:	60fb      	str	r3, [r7, #12]
 800125e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001260:	4b18      	ldr	r3, [pc, #96]	; (80012c4 <HAL_UART_MspInit+0x11c>)
 8001262:	699b      	ldr	r3, [r3, #24]
 8001264:	4a17      	ldr	r2, [pc, #92]	; (80012c4 <HAL_UART_MspInit+0x11c>)
 8001266:	f043 0304 	orr.w	r3, r3, #4
 800126a:	6193      	str	r3, [r2, #24]
 800126c:	4b15      	ldr	r3, [pc, #84]	; (80012c4 <HAL_UART_MspInit+0x11c>)
 800126e:	699b      	ldr	r3, [r3, #24]
 8001270:	f003 0304 	and.w	r3, r3, #4
 8001274:	60bb      	str	r3, [r7, #8]
 8001276:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001278:	2304      	movs	r3, #4
 800127a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127c:	2302      	movs	r3, #2
 800127e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001280:	2303      	movs	r3, #3
 8001282:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001284:	f107 0318 	add.w	r3, r7, #24
 8001288:	4619      	mov	r1, r3
 800128a:	480f      	ldr	r0, [pc, #60]	; (80012c8 <HAL_UART_MspInit+0x120>)
 800128c:	f001 f83a 	bl	8002304 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001290:	2308      	movs	r3, #8
 8001292:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001294:	2300      	movs	r3, #0
 8001296:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800129c:	f107 0318 	add.w	r3, r7, #24
 80012a0:	4619      	mov	r1, r3
 80012a2:	4809      	ldr	r0, [pc, #36]	; (80012c8 <HAL_UART_MspInit+0x120>)
 80012a4:	f001 f82e 	bl	8002304 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80012a8:	2200      	movs	r2, #0
 80012aa:	2102      	movs	r1, #2
 80012ac:	2026      	movs	r0, #38	; 0x26
 80012ae:	f000 feb0 	bl	8002012 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80012b2:	2026      	movs	r0, #38	; 0x26
 80012b4:	f000 fec9 	bl	800204a <HAL_NVIC_EnableIRQ>
}
 80012b8:	bf00      	nop
 80012ba:	3728      	adds	r7, #40	; 0x28
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40013800 	.word	0x40013800
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40010800 	.word	0x40010800
 80012cc:	40004400 	.word	0x40004400

080012d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012d4:	e7fe      	b.n	80012d4 <NMI_Handler+0x4>

080012d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012d6:	b480      	push	{r7}
 80012d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012da:	e7fe      	b.n	80012da <HardFault_Handler+0x4>

080012dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012e0:	e7fe      	b.n	80012e0 <MemManage_Handler+0x4>

080012e2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012e2:	b480      	push	{r7}
 80012e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012e6:	e7fe      	b.n	80012e6 <BusFault_Handler+0x4>

080012e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012ec:	e7fe      	b.n	80012ec <UsageFault_Handler+0x4>

080012ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012ee:	b480      	push	{r7}
 80012f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012f2:	bf00      	nop
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bc80      	pop	{r7}
 80012f8:	4770      	bx	lr

080012fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012fa:	b480      	push	{r7}
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012fe:	bf00      	nop
 8001300:	46bd      	mov	sp, r7
 8001302:	bc80      	pop	{r7}
 8001304:	4770      	bx	lr

08001306 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001306:	b480      	push	{r7}
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800130a:	bf00      	nop
 800130c:	46bd      	mov	sp, r7
 800130e:	bc80      	pop	{r7}
 8001310:	4770      	bx	lr

08001312 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001312:	b580      	push	{r7, lr}
 8001314:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001316:	f000 f94b 	bl	80015b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
	...

08001320 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001324:	4802      	ldr	r0, [pc, #8]	; (8001330 <TIM1_UP_IRQHandler+0x10>)
 8001326:	f002 ff5b 	bl	80041e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20000334 	.word	0x20000334

08001334 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001338:	4802      	ldr	r0, [pc, #8]	; (8001344 <TIM2_IRQHandler+0x10>)
 800133a:	f002 ff51 	bl	80041e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	200003e8 	.word	0x200003e8

08001348 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800134c:	4802      	ldr	r0, [pc, #8]	; (8001358 <USART1_IRQHandler+0x10>)
 800134e:	f003 ff6f 	bl	8005230 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	200002ac 	.word	0x200002ac

0800135c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001360:	4802      	ldr	r0, [pc, #8]	; (800136c <USART2_IRQHandler+0x10>)
 8001362:	f003 ff65 	bl	8005230 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	2000049c 	.word	0x2000049c

08001370 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af00      	add	r7, sp, #0
 8001376:	60f8      	str	r0, [r7, #12]
 8001378:	60b9      	str	r1, [r7, #8]
 800137a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800137c:	2300      	movs	r3, #0
 800137e:	617b      	str	r3, [r7, #20]
 8001380:	e00a      	b.n	8001398 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001382:	f3af 8000 	nop.w
 8001386:	4601      	mov	r1, r0
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	1c5a      	adds	r2, r3, #1
 800138c:	60ba      	str	r2, [r7, #8]
 800138e:	b2ca      	uxtb	r2, r1
 8001390:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	3301      	adds	r3, #1
 8001396:	617b      	str	r3, [r7, #20]
 8001398:	697a      	ldr	r2, [r7, #20]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	429a      	cmp	r2, r3
 800139e:	dbf0      	blt.n	8001382 <_read+0x12>
	}

return len;
 80013a0:	687b      	ldr	r3, [r7, #4]
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3718      	adds	r7, #24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	60f8      	str	r0, [r7, #12]
 80013b4:	60b9      	str	r1, [r7, #8]
 80013b6:	607a      	str	r2, [r7, #4]
  if ((file != STDOUT_FILENO) && (file != STDERR_FILENO))
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d00a      	beq.n	80013d4 <_write+0x28>
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d007      	beq.n	80013d4 <_write+0x28>
  {
    errno = EBADF;
 80013c4:	f005 fcc8 	bl	8006d58 <__errno>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2209      	movs	r2, #9
 80013cc:	601a      	str	r2, [r3, #0]
    return -1;
 80013ce:	f04f 33ff 	mov.w	r3, #4294967295
 80013d2:	e00f      	b.n	80013f4 <_write+0x48>
  }

  HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, 1000);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	b29a      	uxth	r2, r3
 80013d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013dc:	68b9      	ldr	r1, [r7, #8]
 80013de:	4807      	ldr	r0, [pc, #28]	; (80013fc <_write+0x50>)
 80013e0:	f003 fe64 	bl	80050ac <HAL_UART_Transmit>
 80013e4:	4603      	mov	r3, r0
 80013e6:	75fb      	strb	r3, [r7, #23]
  return (status == HAL_OK ? len : 0);
 80013e8:	7dfb      	ldrb	r3, [r7, #23]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d101      	bne.n	80013f2 <_write+0x46>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	e000      	b.n	80013f4 <_write+0x48>
 80013f2:	2300      	movs	r3, #0

}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3718      	adds	r7, #24
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	200002ac 	.word	0x200002ac

08001400 <_close>:

int _close(int file)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
	return -1;
 8001408:	f04f 33ff 	mov.w	r3, #4294967295
}
 800140c:	4618      	mov	r0, r3
 800140e:	370c      	adds	r7, #12
 8001410:	46bd      	mov	sp, r7
 8001412:	bc80      	pop	{r7}
 8001414:	4770      	bx	lr

08001416 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001416:	b480      	push	{r7}
 8001418:	b083      	sub	sp, #12
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
 800141e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001426:	605a      	str	r2, [r3, #4]
	return 0;
 8001428:	2300      	movs	r3, #0
}
 800142a:	4618      	mov	r0, r3
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	bc80      	pop	{r7}
 8001432:	4770      	bx	lr

08001434 <_isatty>:

int _isatty(int file)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
	return 1;
 800143c:	2301      	movs	r3, #1
}
 800143e:	4618      	mov	r0, r3
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	bc80      	pop	{r7}
 8001446:	4770      	bx	lr

08001448 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001448:	b480      	push	{r7}
 800144a:	b085      	sub	sp, #20
 800144c:	af00      	add	r7, sp, #0
 800144e:	60f8      	str	r0, [r7, #12]
 8001450:	60b9      	str	r1, [r7, #8]
 8001452:	607a      	str	r2, [r7, #4]
	return 0;
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	3714      	adds	r7, #20
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr

08001460 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b086      	sub	sp, #24
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001468:	4a14      	ldr	r2, [pc, #80]	; (80014bc <_sbrk+0x5c>)
 800146a:	4b15      	ldr	r3, [pc, #84]	; (80014c0 <_sbrk+0x60>)
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001474:	4b13      	ldr	r3, [pc, #76]	; (80014c4 <_sbrk+0x64>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d102      	bne.n	8001482 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800147c:	4b11      	ldr	r3, [pc, #68]	; (80014c4 <_sbrk+0x64>)
 800147e:	4a12      	ldr	r2, [pc, #72]	; (80014c8 <_sbrk+0x68>)
 8001480:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001482:	4b10      	ldr	r3, [pc, #64]	; (80014c4 <_sbrk+0x64>)
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4413      	add	r3, r2
 800148a:	693a      	ldr	r2, [r7, #16]
 800148c:	429a      	cmp	r2, r3
 800148e:	d207      	bcs.n	80014a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001490:	f005 fc62 	bl	8006d58 <__errno>
 8001494:	4603      	mov	r3, r0
 8001496:	220c      	movs	r2, #12
 8001498:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800149a:	f04f 33ff 	mov.w	r3, #4294967295
 800149e:	e009      	b.n	80014b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014a0:	4b08      	ldr	r3, [pc, #32]	; (80014c4 <_sbrk+0x64>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014a6:	4b07      	ldr	r3, [pc, #28]	; (80014c4 <_sbrk+0x64>)
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4413      	add	r3, r2
 80014ae:	4a05      	ldr	r2, [pc, #20]	; (80014c4 <_sbrk+0x64>)
 80014b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014b2:	68fb      	ldr	r3, [r7, #12]
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3718      	adds	r7, #24
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	2000c000 	.word	0x2000c000
 80014c0:	00000400 	.word	0x00000400
 80014c4:	200000d4 	.word	0x200000d4
 80014c8:	20000528 	.word	0x20000528

080014cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014d0:	bf00      	nop
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bc80      	pop	{r7}
 80014d6:	4770      	bx	lr

080014d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014d8:	480c      	ldr	r0, [pc, #48]	; (800150c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014da:	490d      	ldr	r1, [pc, #52]	; (8001510 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014dc:	4a0d      	ldr	r2, [pc, #52]	; (8001514 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014e0:	e002      	b.n	80014e8 <LoopCopyDataInit>

080014e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014e6:	3304      	adds	r3, #4

080014e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014ec:	d3f9      	bcc.n	80014e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ee:	4a0a      	ldr	r2, [pc, #40]	; (8001518 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014f0:	4c0a      	ldr	r4, [pc, #40]	; (800151c <LoopFillZerobss+0x22>)
  movs r3, #0
 80014f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014f4:	e001      	b.n	80014fa <LoopFillZerobss>

080014f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014f8:	3204      	adds	r2, #4

080014fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014fc:	d3fb      	bcc.n	80014f6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80014fe:	f7ff ffe5 	bl	80014cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001502:	f005 fdf9 	bl	80070f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001506:	f7ff f8eb 	bl	80006e0 <main>
  bx lr
 800150a:	4770      	bx	lr
  ldr r0, =_sdata
 800150c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001510:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 8001514:	08008648 	.word	0x08008648
  ldr r2, =_sbss
 8001518:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 800151c:	20000524 	.word	0x20000524

08001520 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001520:	e7fe      	b.n	8001520 <ADC1_2_IRQHandler>
	...

08001524 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001528:	4b08      	ldr	r3, [pc, #32]	; (800154c <HAL_Init+0x28>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a07      	ldr	r2, [pc, #28]	; (800154c <HAL_Init+0x28>)
 800152e:	f043 0310 	orr.w	r3, r3, #16
 8001532:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001534:	2003      	movs	r0, #3
 8001536:	f000 fd61 	bl	8001ffc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800153a:	2000      	movs	r0, #0
 800153c:	f000 f808 	bl	8001550 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001540:	f7ff fd18 	bl	8000f74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001544:	2300      	movs	r3, #0
}
 8001546:	4618      	mov	r0, r3
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40022000 	.word	0x40022000

08001550 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001558:	4b12      	ldr	r3, [pc, #72]	; (80015a4 <HAL_InitTick+0x54>)
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	4b12      	ldr	r3, [pc, #72]	; (80015a8 <HAL_InitTick+0x58>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	4619      	mov	r1, r3
 8001562:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001566:	fbb3 f3f1 	udiv	r3, r3, r1
 800156a:	fbb2 f3f3 	udiv	r3, r2, r3
 800156e:	4618      	mov	r0, r3
 8001570:	f000 fd79 	bl	8002066 <HAL_SYSTICK_Config>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e00e      	b.n	800159c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2b0f      	cmp	r3, #15
 8001582:	d80a      	bhi.n	800159a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001584:	2200      	movs	r2, #0
 8001586:	6879      	ldr	r1, [r7, #4]
 8001588:	f04f 30ff 	mov.w	r0, #4294967295
 800158c:	f000 fd41 	bl	8002012 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001590:	4a06      	ldr	r2, [pc, #24]	; (80015ac <HAL_InitTick+0x5c>)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001596:	2300      	movs	r3, #0
 8001598:	e000      	b.n	800159c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
}
 800159c:	4618      	mov	r0, r3
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	20000000 	.word	0x20000000
 80015a8:	20000008 	.word	0x20000008
 80015ac:	20000004 	.word	0x20000004

080015b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015b4:	4b05      	ldr	r3, [pc, #20]	; (80015cc <HAL_IncTick+0x1c>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	461a      	mov	r2, r3
 80015ba:	4b05      	ldr	r3, [pc, #20]	; (80015d0 <HAL_IncTick+0x20>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4413      	add	r3, r2
 80015c0:	4a03      	ldr	r2, [pc, #12]	; (80015d0 <HAL_IncTick+0x20>)
 80015c2:	6013      	str	r3, [r2, #0]
}
 80015c4:	bf00      	nop
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bc80      	pop	{r7}
 80015ca:	4770      	bx	lr
 80015cc:	20000008 	.word	0x20000008
 80015d0:	20000510 	.word	0x20000510

080015d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  return uwTick;
 80015d8:	4b02      	ldr	r3, [pc, #8]	; (80015e4 <HAL_GetTick+0x10>)
 80015da:	681b      	ldr	r3, [r3, #0]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc80      	pop	{r7}
 80015e2:	4770      	bx	lr
 80015e4:	20000510 	.word	0x20000510

080015e8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b086      	sub	sp, #24
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015f0:	2300      	movs	r3, #0
 80015f2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80015f4:	2300      	movs	r3, #0
 80015f6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80015f8:	2300      	movs	r3, #0
 80015fa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80015fc:	2300      	movs	r3, #0
 80015fe:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d101      	bne.n	800160a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e0ce      	b.n	80017a8 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001614:	2b00      	cmp	r3, #0
 8001616:	d109      	bne.n	800162c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2200      	movs	r2, #0
 800161c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2200      	movs	r2, #0
 8001622:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f7ff fcd6 	bl	8000fd8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	f000 fbd7 	bl	8001de0 <ADC_ConversionStop_Disable>
 8001632:	4603      	mov	r3, r0
 8001634:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800163a:	f003 0310 	and.w	r3, r3, #16
 800163e:	2b00      	cmp	r3, #0
 8001640:	f040 80a9 	bne.w	8001796 <HAL_ADC_Init+0x1ae>
 8001644:	7dfb      	ldrb	r3, [r7, #23]
 8001646:	2b00      	cmp	r3, #0
 8001648:	f040 80a5 	bne.w	8001796 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001650:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001654:	f023 0302 	bic.w	r3, r3, #2
 8001658:	f043 0202 	orr.w	r2, r3, #2
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4951      	ldr	r1, [pc, #324]	; (80017b0 <HAL_ADC_Init+0x1c8>)
 800166a:	428b      	cmp	r3, r1
 800166c:	d10a      	bne.n	8001684 <HAL_ADC_Init+0x9c>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	69db      	ldr	r3, [r3, #28]
 8001672:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001676:	d002      	beq.n	800167e <HAL_ADC_Init+0x96>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	69db      	ldr	r3, [r3, #28]
 800167c:	e004      	b.n	8001688 <HAL_ADC_Init+0xa0>
 800167e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001682:	e001      	b.n	8001688 <HAL_ADC_Init+0xa0>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001688:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	7b1b      	ldrb	r3, [r3, #12]
 800168e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001690:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001692:	68ba      	ldr	r2, [r7, #8]
 8001694:	4313      	orrs	r3, r2
 8001696:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80016a0:	d003      	beq.n	80016aa <HAL_ADC_Init+0xc2>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d102      	bne.n	80016b0 <HAL_ADC_Init+0xc8>
 80016aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016ae:	e000      	b.n	80016b2 <HAL_ADC_Init+0xca>
 80016b0:	2300      	movs	r3, #0
 80016b2:	693a      	ldr	r2, [r7, #16]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	7d1b      	ldrb	r3, [r3, #20]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d119      	bne.n	80016f4 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	7b1b      	ldrb	r3, [r3, #12]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d109      	bne.n	80016dc <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	3b01      	subs	r3, #1
 80016ce:	035a      	lsls	r2, r3, #13
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80016d8:	613b      	str	r3, [r7, #16]
 80016da:	e00b      	b.n	80016f4 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016e0:	f043 0220 	orr.w	r2, r3, #32
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ec:	f043 0201 	orr.w	r2, r3, #1
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	693a      	ldr	r2, [r7, #16]
 8001704:	430a      	orrs	r2, r1
 8001706:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	689a      	ldr	r2, [r3, #8]
 800170e:	4b29      	ldr	r3, [pc, #164]	; (80017b4 <HAL_ADC_Init+0x1cc>)
 8001710:	4013      	ands	r3, r2
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	6812      	ldr	r2, [r2, #0]
 8001716:	68b9      	ldr	r1, [r7, #8]
 8001718:	430b      	orrs	r3, r1
 800171a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001724:	d003      	beq.n	800172e <HAL_ADC_Init+0x146>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d104      	bne.n	8001738 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	691b      	ldr	r3, [r3, #16]
 8001732:	3b01      	subs	r3, #1
 8001734:	051b      	lsls	r3, r3, #20
 8001736:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800173e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	68fa      	ldr	r2, [r7, #12]
 8001748:	430a      	orrs	r2, r1
 800174a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	689a      	ldr	r2, [r3, #8]
 8001752:	4b19      	ldr	r3, [pc, #100]	; (80017b8 <HAL_ADC_Init+0x1d0>)
 8001754:	4013      	ands	r3, r2
 8001756:	68ba      	ldr	r2, [r7, #8]
 8001758:	429a      	cmp	r2, r3
 800175a:	d10b      	bne.n	8001774 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2200      	movs	r2, #0
 8001760:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001766:	f023 0303 	bic.w	r3, r3, #3
 800176a:	f043 0201 	orr.w	r2, r3, #1
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001772:	e018      	b.n	80017a6 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001778:	f023 0312 	bic.w	r3, r3, #18
 800177c:	f043 0210 	orr.w	r2, r3, #16
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001788:	f043 0201 	orr.w	r2, r3, #1
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001794:	e007      	b.n	80017a6 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800179a:	f043 0210 	orr.w	r2, r3, #16
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80017a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	3718      	adds	r7, #24
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40013c00 	.word	0x40013c00
 80017b4:	ffe1f7fd 	.word	0xffe1f7fd
 80017b8:	ff1f0efe 	.word	0xff1f0efe

080017bc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017c4:	2300      	movs	r3, #0
 80017c6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d101      	bne.n	80017d6 <HAL_ADC_Start+0x1a>
 80017d2:	2302      	movs	r3, #2
 80017d4:	e098      	b.n	8001908 <HAL_ADC_Start+0x14c>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2201      	movs	r2, #1
 80017da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f000 faa4 	bl	8001d2c <ADC_Enable>
 80017e4:	4603      	mov	r3, r0
 80017e6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80017e8:	7bfb      	ldrb	r3, [r7, #15]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	f040 8087 	bne.w	80018fe <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017f8:	f023 0301 	bic.w	r3, r3, #1
 80017fc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a41      	ldr	r2, [pc, #260]	; (8001910 <HAL_ADC_Start+0x154>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d105      	bne.n	800181a <HAL_ADC_Start+0x5e>
 800180e:	4b41      	ldr	r3, [pc, #260]	; (8001914 <HAL_ADC_Start+0x158>)
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001816:	2b00      	cmp	r3, #0
 8001818:	d115      	bne.n	8001846 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800181e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001830:	2b00      	cmp	r3, #0
 8001832:	d026      	beq.n	8001882 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001838:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800183c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001844:	e01d      	b.n	8001882 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800184a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a2f      	ldr	r2, [pc, #188]	; (8001914 <HAL_ADC_Start+0x158>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d004      	beq.n	8001866 <HAL_ADC_Start+0xaa>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a2b      	ldr	r2, [pc, #172]	; (8001910 <HAL_ADC_Start+0x154>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d10d      	bne.n	8001882 <HAL_ADC_Start+0xc6>
 8001866:	4b2b      	ldr	r3, [pc, #172]	; (8001914 <HAL_ADC_Start+0x158>)
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800186e:	2b00      	cmp	r3, #0
 8001870:	d007      	beq.n	8001882 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001876:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800187a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001886:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d006      	beq.n	800189c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001892:	f023 0206 	bic.w	r2, r3, #6
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	62da      	str	r2, [r3, #44]	; 0x2c
 800189a:	e002      	b.n	80018a2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2200      	movs	r2, #0
 80018a0:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2200      	movs	r2, #0
 80018a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f06f 0202 	mvn.w	r2, #2
 80018b2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80018be:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80018c2:	d113      	bne.n	80018ec <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80018c8:	4a11      	ldr	r2, [pc, #68]	; (8001910 <HAL_ADC_Start+0x154>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d105      	bne.n	80018da <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80018ce:	4b11      	ldr	r3, [pc, #68]	; (8001914 <HAL_ADC_Start+0x158>)
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d108      	bne.n	80018ec <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	689a      	ldr	r2, [r3, #8]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80018e8:	609a      	str	r2, [r3, #8]
 80018ea:	e00c      	b.n	8001906 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	689a      	ldr	r2, [r3, #8]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80018fa:	609a      	str	r2, [r3, #8]
 80018fc:	e003      	b.n	8001906 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2200      	movs	r2, #0
 8001902:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001906:	7bfb      	ldrb	r3, [r7, #15]
}
 8001908:	4618      	mov	r0, r3
 800190a:	3710      	adds	r7, #16
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	40012800 	.word	0x40012800
 8001914:	40012400 	.word	0x40012400

08001918 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001918:	b590      	push	{r4, r7, lr}
 800191a:	b087      	sub	sp, #28
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001922:	2300      	movs	r3, #0
 8001924:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001926:	2300      	movs	r3, #0
 8001928:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800192a:	2300      	movs	r3, #0
 800192c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800192e:	f7ff fe51 	bl	80015d4 <HAL_GetTick>
 8001932:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800193e:	2b00      	cmp	r3, #0
 8001940:	d00b      	beq.n	800195a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001946:	f043 0220 	orr.w	r2, r3, #32
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e0d3      	b.n	8001b02 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001964:	2b00      	cmp	r3, #0
 8001966:	d131      	bne.n	80019cc <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800196e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001972:	2b00      	cmp	r3, #0
 8001974:	d12a      	bne.n	80019cc <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001976:	e021      	b.n	80019bc <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800197e:	d01d      	beq.n	80019bc <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d007      	beq.n	8001996 <HAL_ADC_PollForConversion+0x7e>
 8001986:	f7ff fe25 	bl	80015d4 <HAL_GetTick>
 800198a:	4602      	mov	r2, r0
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	683a      	ldr	r2, [r7, #0]
 8001992:	429a      	cmp	r2, r3
 8001994:	d212      	bcs.n	80019bc <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0302 	and.w	r3, r3, #2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d10b      	bne.n	80019bc <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a8:	f043 0204 	orr.w	r2, r3, #4
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2200      	movs	r2, #0
 80019b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 80019b8:	2303      	movs	r3, #3
 80019ba:	e0a2      	b.n	8001b02 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 0302 	and.w	r3, r3, #2
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d0d6      	beq.n	8001978 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80019ca:	e070      	b.n	8001aae <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80019cc:	4b4f      	ldr	r3, [pc, #316]	; (8001b0c <HAL_ADC_PollForConversion+0x1f4>)
 80019ce:	681c      	ldr	r4, [r3, #0]
 80019d0:	2002      	movs	r0, #2
 80019d2:	f001 fb39 	bl	8003048 <HAL_RCCEx_GetPeriphCLKFreq>
 80019d6:	4603      	mov	r3, r0
 80019d8:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	6919      	ldr	r1, [r3, #16]
 80019e2:	4b4b      	ldr	r3, [pc, #300]	; (8001b10 <HAL_ADC_PollForConversion+0x1f8>)
 80019e4:	400b      	ands	r3, r1
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d118      	bne.n	8001a1c <HAL_ADC_PollForConversion+0x104>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	68d9      	ldr	r1, [r3, #12]
 80019f0:	4b48      	ldr	r3, [pc, #288]	; (8001b14 <HAL_ADC_PollForConversion+0x1fc>)
 80019f2:	400b      	ands	r3, r1
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d111      	bne.n	8001a1c <HAL_ADC_PollForConversion+0x104>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	6919      	ldr	r1, [r3, #16]
 80019fe:	4b46      	ldr	r3, [pc, #280]	; (8001b18 <HAL_ADC_PollForConversion+0x200>)
 8001a00:	400b      	ands	r3, r1
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d108      	bne.n	8001a18 <HAL_ADC_PollForConversion+0x100>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	68d9      	ldr	r1, [r3, #12]
 8001a0c:	4b43      	ldr	r3, [pc, #268]	; (8001b1c <HAL_ADC_PollForConversion+0x204>)
 8001a0e:	400b      	ands	r3, r1
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d101      	bne.n	8001a18 <HAL_ADC_PollForConversion+0x100>
 8001a14:	2314      	movs	r3, #20
 8001a16:	e020      	b.n	8001a5a <HAL_ADC_PollForConversion+0x142>
 8001a18:	2329      	movs	r3, #41	; 0x29
 8001a1a:	e01e      	b.n	8001a5a <HAL_ADC_PollForConversion+0x142>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	6919      	ldr	r1, [r3, #16]
 8001a22:	4b3d      	ldr	r3, [pc, #244]	; (8001b18 <HAL_ADC_PollForConversion+0x200>)
 8001a24:	400b      	ands	r3, r1
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d106      	bne.n	8001a38 <HAL_ADC_PollForConversion+0x120>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	68d9      	ldr	r1, [r3, #12]
 8001a30:	4b3a      	ldr	r3, [pc, #232]	; (8001b1c <HAL_ADC_PollForConversion+0x204>)
 8001a32:	400b      	ands	r3, r1
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d00d      	beq.n	8001a54 <HAL_ADC_PollForConversion+0x13c>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	6919      	ldr	r1, [r3, #16]
 8001a3e:	4b38      	ldr	r3, [pc, #224]	; (8001b20 <HAL_ADC_PollForConversion+0x208>)
 8001a40:	400b      	ands	r3, r1
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d108      	bne.n	8001a58 <HAL_ADC_PollForConversion+0x140>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	68d9      	ldr	r1, [r3, #12]
 8001a4c:	4b34      	ldr	r3, [pc, #208]	; (8001b20 <HAL_ADC_PollForConversion+0x208>)
 8001a4e:	400b      	ands	r3, r1
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d101      	bne.n	8001a58 <HAL_ADC_PollForConversion+0x140>
 8001a54:	2354      	movs	r3, #84	; 0x54
 8001a56:	e000      	b.n	8001a5a <HAL_ADC_PollForConversion+0x142>
 8001a58:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001a5a:	fb02 f303 	mul.w	r3, r2, r3
 8001a5e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001a60:	e021      	b.n	8001aa6 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a68:	d01a      	beq.n	8001aa0 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d007      	beq.n	8001a80 <HAL_ADC_PollForConversion+0x168>
 8001a70:	f7ff fdb0 	bl	80015d4 <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	683a      	ldr	r2, [r7, #0]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d20f      	bcs.n	8001aa0 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	693a      	ldr	r2, [r7, #16]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d90b      	bls.n	8001aa0 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a8c:	f043 0204 	orr.w	r2, r3, #4
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2200      	movs	r2, #0
 8001a98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e030      	b.n	8001b02 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	693a      	ldr	r2, [r7, #16]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d8d9      	bhi.n	8001a62 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f06f 0212 	mvn.w	r2, #18
 8001ab6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001abc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001ace:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001ad2:	d115      	bne.n	8001b00 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d111      	bne.n	8001b00 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ae0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d105      	bne.n	8001b00 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af8:	f043 0201 	orr.w	r2, r3, #1
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	371c      	adds	r7, #28
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd90      	pop	{r4, r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000000 	.word	0x20000000
 8001b10:	24924924 	.word	0x24924924
 8001b14:	00924924 	.word	0x00924924
 8001b18:	12492492 	.word	0x12492492
 8001b1c:	00492492 	.word	0x00492492
 8001b20:	00249249 	.word	0x00249249

08001b24 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	370c      	adds	r7, #12
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bc80      	pop	{r7}
 8001b3a:	4770      	bx	lr

08001b3c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b46:	2300      	movs	r3, #0
 8001b48:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d101      	bne.n	8001b5c <HAL_ADC_ConfigChannel+0x20>
 8001b58:	2302      	movs	r3, #2
 8001b5a:	e0dc      	b.n	8001d16 <HAL_ADC_ConfigChannel+0x1da>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2201      	movs	r2, #1
 8001b60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	2b06      	cmp	r3, #6
 8001b6a:	d81c      	bhi.n	8001ba6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	685a      	ldr	r2, [r3, #4]
 8001b76:	4613      	mov	r3, r2
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	4413      	add	r3, r2
 8001b7c:	3b05      	subs	r3, #5
 8001b7e:	221f      	movs	r2, #31
 8001b80:	fa02 f303 	lsl.w	r3, r2, r3
 8001b84:	43db      	mvns	r3, r3
 8001b86:	4019      	ands	r1, r3
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	6818      	ldr	r0, [r3, #0]
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685a      	ldr	r2, [r3, #4]
 8001b90:	4613      	mov	r3, r2
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	4413      	add	r3, r2
 8001b96:	3b05      	subs	r3, #5
 8001b98:	fa00 f203 	lsl.w	r2, r0, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	635a      	str	r2, [r3, #52]	; 0x34
 8001ba4:	e03c      	b.n	8001c20 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2b0c      	cmp	r3, #12
 8001bac:	d81c      	bhi.n	8001be8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685a      	ldr	r2, [r3, #4]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	4413      	add	r3, r2
 8001bbe:	3b23      	subs	r3, #35	; 0x23
 8001bc0:	221f      	movs	r2, #31
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	43db      	mvns	r3, r3
 8001bc8:	4019      	ands	r1, r3
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	6818      	ldr	r0, [r3, #0]
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685a      	ldr	r2, [r3, #4]
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	4413      	add	r3, r2
 8001bd8:	3b23      	subs	r3, #35	; 0x23
 8001bda:	fa00 f203 	lsl.w	r2, r0, r3
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	430a      	orrs	r2, r1
 8001be4:	631a      	str	r2, [r3, #48]	; 0x30
 8001be6:	e01b      	b.n	8001c20 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685a      	ldr	r2, [r3, #4]
 8001bf2:	4613      	mov	r3, r2
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	4413      	add	r3, r2
 8001bf8:	3b41      	subs	r3, #65	; 0x41
 8001bfa:	221f      	movs	r2, #31
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	43db      	mvns	r3, r3
 8001c02:	4019      	ands	r1, r3
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	6818      	ldr	r0, [r3, #0]
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685a      	ldr	r2, [r3, #4]
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	4413      	add	r3, r2
 8001c12:	3b41      	subs	r3, #65	; 0x41
 8001c14:	fa00 f203 	lsl.w	r2, r0, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	430a      	orrs	r2, r1
 8001c1e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2b09      	cmp	r3, #9
 8001c26:	d91c      	bls.n	8001c62 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	68d9      	ldr	r1, [r3, #12]
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	4613      	mov	r3, r2
 8001c34:	005b      	lsls	r3, r3, #1
 8001c36:	4413      	add	r3, r2
 8001c38:	3b1e      	subs	r3, #30
 8001c3a:	2207      	movs	r2, #7
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	4019      	ands	r1, r3
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	6898      	ldr	r0, [r3, #8]
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	4413      	add	r3, r2
 8001c52:	3b1e      	subs	r3, #30
 8001c54:	fa00 f203 	lsl.w	r2, r0, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	430a      	orrs	r2, r1
 8001c5e:	60da      	str	r2, [r3, #12]
 8001c60:	e019      	b.n	8001c96 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	6919      	ldr	r1, [r3, #16]
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	4413      	add	r3, r2
 8001c72:	2207      	movs	r2, #7
 8001c74:	fa02 f303 	lsl.w	r3, r2, r3
 8001c78:	43db      	mvns	r3, r3
 8001c7a:	4019      	ands	r1, r3
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	6898      	ldr	r0, [r3, #8]
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	4613      	mov	r3, r2
 8001c86:	005b      	lsls	r3, r3, #1
 8001c88:	4413      	add	r3, r2
 8001c8a:	fa00 f203 	lsl.w	r2, r0, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	430a      	orrs	r2, r1
 8001c94:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	2b10      	cmp	r3, #16
 8001c9c:	d003      	beq.n	8001ca6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001ca2:	2b11      	cmp	r3, #17
 8001ca4:	d132      	bne.n	8001d0c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a1d      	ldr	r2, [pc, #116]	; (8001d20 <HAL_ADC_ConfigChannel+0x1e4>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d125      	bne.n	8001cfc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d126      	bne.n	8001d0c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	689a      	ldr	r2, [r3, #8]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001ccc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	2b10      	cmp	r3, #16
 8001cd4:	d11a      	bne.n	8001d0c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001cd6:	4b13      	ldr	r3, [pc, #76]	; (8001d24 <HAL_ADC_ConfigChannel+0x1e8>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a13      	ldr	r2, [pc, #76]	; (8001d28 <HAL_ADC_ConfigChannel+0x1ec>)
 8001cdc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce0:	0c9a      	lsrs	r2, r3, #18
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	4413      	add	r3, r2
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cec:	e002      	b.n	8001cf4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	3b01      	subs	r3, #1
 8001cf2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d1f9      	bne.n	8001cee <HAL_ADC_ConfigChannel+0x1b2>
 8001cfa:	e007      	b.n	8001d0c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d00:	f043 0220 	orr.w	r2, r3, #32
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001d14:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3714      	adds	r7, #20
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr
 8001d20:	40012400 	.word	0x40012400
 8001d24:	20000000 	.word	0x20000000
 8001d28:	431bde83 	.word	0x431bde83

08001d2c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d34:	2300      	movs	r3, #0
 8001d36:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d040      	beq.n	8001dcc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	689a      	ldr	r2, [r3, #8]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f042 0201 	orr.w	r2, r2, #1
 8001d58:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d5a:	4b1f      	ldr	r3, [pc, #124]	; (8001dd8 <ADC_Enable+0xac>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a1f      	ldr	r2, [pc, #124]	; (8001ddc <ADC_Enable+0xb0>)
 8001d60:	fba2 2303 	umull	r2, r3, r2, r3
 8001d64:	0c9b      	lsrs	r3, r3, #18
 8001d66:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d68:	e002      	b.n	8001d70 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	3b01      	subs	r3, #1
 8001d6e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d1f9      	bne.n	8001d6a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d76:	f7ff fc2d 	bl	80015d4 <HAL_GetTick>
 8001d7a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d7c:	e01f      	b.n	8001dbe <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d7e:	f7ff fc29 	bl	80015d4 <HAL_GetTick>
 8001d82:	4602      	mov	r2, r0
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	1ad3      	subs	r3, r2, r3
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d918      	bls.n	8001dbe <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d011      	beq.n	8001dbe <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d9e:	f043 0210 	orr.w	r2, r3, #16
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001daa:	f043 0201 	orr.w	r2, r3, #1
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e007      	b.n	8001dce <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	f003 0301 	and.w	r3, r3, #1
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d1d8      	bne.n	8001d7e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3710      	adds	r7, #16
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	20000000 	.word	0x20000000
 8001ddc:	431bde83 	.word	0x431bde83

08001de0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001de8:	2300      	movs	r3, #0
 8001dea:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d12e      	bne.n	8001e58 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	689a      	ldr	r2, [r3, #8]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f022 0201 	bic.w	r2, r2, #1
 8001e08:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001e0a:	f7ff fbe3 	bl	80015d4 <HAL_GetTick>
 8001e0e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e10:	e01b      	b.n	8001e4a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001e12:	f7ff fbdf 	bl	80015d4 <HAL_GetTick>
 8001e16:	4602      	mov	r2, r0
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d914      	bls.n	8001e4a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d10d      	bne.n	8001e4a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e32:	f043 0210 	orr.w	r2, r3, #16
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e3e:	f043 0201 	orr.w	r2, r3, #1
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e007      	b.n	8001e5a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f003 0301 	and.w	r3, r3, #1
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d0dc      	beq.n	8001e12 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
	...

08001e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b085      	sub	sp, #20
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f003 0307 	and.w	r3, r3, #7
 8001e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e74:	4b0c      	ldr	r3, [pc, #48]	; (8001ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e7a:	68ba      	ldr	r2, [r7, #8]
 8001e7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e80:	4013      	ands	r3, r2
 8001e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e96:	4a04      	ldr	r2, [pc, #16]	; (8001ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	60d3      	str	r3, [r2, #12]
}
 8001e9c:	bf00      	nop
 8001e9e:	3714      	adds	r7, #20
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bc80      	pop	{r7}
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	e000ed00 	.word	0xe000ed00

08001eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eb0:	4b04      	ldr	r3, [pc, #16]	; (8001ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	0a1b      	lsrs	r3, r3, #8
 8001eb6:	f003 0307 	and.w	r3, r3, #7
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bc80      	pop	{r7}
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	e000ed00 	.word	0xe000ed00

08001ec8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	4603      	mov	r3, r0
 8001ed0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	db0b      	blt.n	8001ef2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eda:	79fb      	ldrb	r3, [r7, #7]
 8001edc:	f003 021f 	and.w	r2, r3, #31
 8001ee0:	4906      	ldr	r1, [pc, #24]	; (8001efc <__NVIC_EnableIRQ+0x34>)
 8001ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee6:	095b      	lsrs	r3, r3, #5
 8001ee8:	2001      	movs	r0, #1
 8001eea:	fa00 f202 	lsl.w	r2, r0, r2
 8001eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ef2:	bf00      	nop
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr
 8001efc:	e000e100 	.word	0xe000e100

08001f00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	6039      	str	r1, [r7, #0]
 8001f0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	db0a      	blt.n	8001f2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	b2da      	uxtb	r2, r3
 8001f18:	490c      	ldr	r1, [pc, #48]	; (8001f4c <__NVIC_SetPriority+0x4c>)
 8001f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1e:	0112      	lsls	r2, r2, #4
 8001f20:	b2d2      	uxtb	r2, r2
 8001f22:	440b      	add	r3, r1
 8001f24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f28:	e00a      	b.n	8001f40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	b2da      	uxtb	r2, r3
 8001f2e:	4908      	ldr	r1, [pc, #32]	; (8001f50 <__NVIC_SetPriority+0x50>)
 8001f30:	79fb      	ldrb	r3, [r7, #7]
 8001f32:	f003 030f 	and.w	r3, r3, #15
 8001f36:	3b04      	subs	r3, #4
 8001f38:	0112      	lsls	r2, r2, #4
 8001f3a:	b2d2      	uxtb	r2, r2
 8001f3c:	440b      	add	r3, r1
 8001f3e:	761a      	strb	r2, [r3, #24]
}
 8001f40:	bf00      	nop
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bc80      	pop	{r7}
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	e000e100 	.word	0xe000e100
 8001f50:	e000ed00 	.word	0xe000ed00

08001f54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b089      	sub	sp, #36	; 0x24
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	60f8      	str	r0, [r7, #12]
 8001f5c:	60b9      	str	r1, [r7, #8]
 8001f5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	f003 0307 	and.w	r3, r3, #7
 8001f66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	f1c3 0307 	rsb	r3, r3, #7
 8001f6e:	2b04      	cmp	r3, #4
 8001f70:	bf28      	it	cs
 8001f72:	2304      	movcs	r3, #4
 8001f74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	3304      	adds	r3, #4
 8001f7a:	2b06      	cmp	r3, #6
 8001f7c:	d902      	bls.n	8001f84 <NVIC_EncodePriority+0x30>
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	3b03      	subs	r3, #3
 8001f82:	e000      	b.n	8001f86 <NVIC_EncodePriority+0x32>
 8001f84:	2300      	movs	r3, #0
 8001f86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f88:	f04f 32ff 	mov.w	r2, #4294967295
 8001f8c:	69bb      	ldr	r3, [r7, #24]
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	43da      	mvns	r2, r3
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	401a      	ands	r2, r3
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa6:	43d9      	mvns	r1, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fac:	4313      	orrs	r3, r2
         );
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3724      	adds	r7, #36	; 0x24
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bc80      	pop	{r7}
 8001fb6:	4770      	bx	lr

08001fb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fc8:	d301      	bcc.n	8001fce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e00f      	b.n	8001fee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fce:	4a0a      	ldr	r2, [pc, #40]	; (8001ff8 <SysTick_Config+0x40>)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fd6:	210f      	movs	r1, #15
 8001fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fdc:	f7ff ff90 	bl	8001f00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fe0:	4b05      	ldr	r3, [pc, #20]	; (8001ff8 <SysTick_Config+0x40>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fe6:	4b04      	ldr	r3, [pc, #16]	; (8001ff8 <SysTick_Config+0x40>)
 8001fe8:	2207      	movs	r2, #7
 8001fea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	e000e010 	.word	0xe000e010

08001ffc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f7ff ff2d 	bl	8001e64 <__NVIC_SetPriorityGrouping>
}
 800200a:	bf00      	nop
 800200c:	3708      	adds	r7, #8
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}

08002012 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002012:	b580      	push	{r7, lr}
 8002014:	b086      	sub	sp, #24
 8002016:	af00      	add	r7, sp, #0
 8002018:	4603      	mov	r3, r0
 800201a:	60b9      	str	r1, [r7, #8]
 800201c:	607a      	str	r2, [r7, #4]
 800201e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002020:	2300      	movs	r3, #0
 8002022:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002024:	f7ff ff42 	bl	8001eac <__NVIC_GetPriorityGrouping>
 8002028:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	68b9      	ldr	r1, [r7, #8]
 800202e:	6978      	ldr	r0, [r7, #20]
 8002030:	f7ff ff90 	bl	8001f54 <NVIC_EncodePriority>
 8002034:	4602      	mov	r2, r0
 8002036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800203a:	4611      	mov	r1, r2
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff ff5f 	bl	8001f00 <__NVIC_SetPriority>
}
 8002042:	bf00      	nop
 8002044:	3718      	adds	r7, #24
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b082      	sub	sp, #8
 800204e:	af00      	add	r7, sp, #0
 8002050:	4603      	mov	r3, r0
 8002052:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002054:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002058:	4618      	mov	r0, r3
 800205a:	f7ff ff35 	bl	8001ec8 <__NVIC_EnableIRQ>
}
 800205e:	bf00      	nop
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}

08002066 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002066:	b580      	push	{r7, lr}
 8002068:	b082      	sub	sp, #8
 800206a:	af00      	add	r7, sp, #0
 800206c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f7ff ffa2 	bl	8001fb8 <SysTick_Config>
 8002074:	4603      	mov	r3, r0
}
 8002076:	4618      	mov	r0, r3
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800207e:	b480      	push	{r7}
 8002080:	b085      	sub	sp, #20
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002086:	2300      	movs	r3, #0
 8002088:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002090:	2b02      	cmp	r3, #2
 8002092:	d008      	beq.n	80020a6 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2204      	movs	r2, #4
 8002098:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e020      	b.n	80020e8 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 020e 	bic.w	r2, r2, #14
 80020b4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f022 0201 	bic.w	r2, r2, #1
 80020c4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020ce:	2101      	movs	r1, #1
 80020d0:	fa01 f202 	lsl.w	r2, r1, r2
 80020d4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2201      	movs	r2, #1
 80020da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80020e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3714      	adds	r7, #20
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bc80      	pop	{r7}
 80020f0:	4770      	bx	lr
	...

080020f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020fc:	2300      	movs	r3, #0
 80020fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002106:	2b02      	cmp	r3, #2
 8002108:	d005      	beq.n	8002116 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2204      	movs	r2, #4
 800210e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	73fb      	strb	r3, [r7, #15]
 8002114:	e0d6      	b.n	80022c4 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f022 020e 	bic.w	r2, r2, #14
 8002124:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f022 0201 	bic.w	r2, r2, #1
 8002134:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	461a      	mov	r2, r3
 800213c:	4b64      	ldr	r3, [pc, #400]	; (80022d0 <HAL_DMA_Abort_IT+0x1dc>)
 800213e:	429a      	cmp	r2, r3
 8002140:	d958      	bls.n	80021f4 <HAL_DMA_Abort_IT+0x100>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a63      	ldr	r2, [pc, #396]	; (80022d4 <HAL_DMA_Abort_IT+0x1e0>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d04f      	beq.n	80021ec <HAL_DMA_Abort_IT+0xf8>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a61      	ldr	r2, [pc, #388]	; (80022d8 <HAL_DMA_Abort_IT+0x1e4>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d048      	beq.n	80021e8 <HAL_DMA_Abort_IT+0xf4>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a60      	ldr	r2, [pc, #384]	; (80022dc <HAL_DMA_Abort_IT+0x1e8>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d040      	beq.n	80021e2 <HAL_DMA_Abort_IT+0xee>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a5e      	ldr	r2, [pc, #376]	; (80022e0 <HAL_DMA_Abort_IT+0x1ec>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d038      	beq.n	80021dc <HAL_DMA_Abort_IT+0xe8>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a5d      	ldr	r2, [pc, #372]	; (80022e4 <HAL_DMA_Abort_IT+0x1f0>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d030      	beq.n	80021d6 <HAL_DMA_Abort_IT+0xe2>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a5b      	ldr	r2, [pc, #364]	; (80022e8 <HAL_DMA_Abort_IT+0x1f4>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d028      	beq.n	80021d0 <HAL_DMA_Abort_IT+0xdc>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a53      	ldr	r2, [pc, #332]	; (80022d0 <HAL_DMA_Abort_IT+0x1dc>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d020      	beq.n	80021ca <HAL_DMA_Abort_IT+0xd6>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a57      	ldr	r2, [pc, #348]	; (80022ec <HAL_DMA_Abort_IT+0x1f8>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d019      	beq.n	80021c6 <HAL_DMA_Abort_IT+0xd2>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a56      	ldr	r2, [pc, #344]	; (80022f0 <HAL_DMA_Abort_IT+0x1fc>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d012      	beq.n	80021c2 <HAL_DMA_Abort_IT+0xce>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a54      	ldr	r2, [pc, #336]	; (80022f4 <HAL_DMA_Abort_IT+0x200>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d00a      	beq.n	80021bc <HAL_DMA_Abort_IT+0xc8>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a53      	ldr	r2, [pc, #332]	; (80022f8 <HAL_DMA_Abort_IT+0x204>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d102      	bne.n	80021b6 <HAL_DMA_Abort_IT+0xc2>
 80021b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021b4:	e01b      	b.n	80021ee <HAL_DMA_Abort_IT+0xfa>
 80021b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021ba:	e018      	b.n	80021ee <HAL_DMA_Abort_IT+0xfa>
 80021bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021c0:	e015      	b.n	80021ee <HAL_DMA_Abort_IT+0xfa>
 80021c2:	2310      	movs	r3, #16
 80021c4:	e013      	b.n	80021ee <HAL_DMA_Abort_IT+0xfa>
 80021c6:	2301      	movs	r3, #1
 80021c8:	e011      	b.n	80021ee <HAL_DMA_Abort_IT+0xfa>
 80021ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021ce:	e00e      	b.n	80021ee <HAL_DMA_Abort_IT+0xfa>
 80021d0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80021d4:	e00b      	b.n	80021ee <HAL_DMA_Abort_IT+0xfa>
 80021d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021da:	e008      	b.n	80021ee <HAL_DMA_Abort_IT+0xfa>
 80021dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021e0:	e005      	b.n	80021ee <HAL_DMA_Abort_IT+0xfa>
 80021e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021e6:	e002      	b.n	80021ee <HAL_DMA_Abort_IT+0xfa>
 80021e8:	2310      	movs	r3, #16
 80021ea:	e000      	b.n	80021ee <HAL_DMA_Abort_IT+0xfa>
 80021ec:	2301      	movs	r3, #1
 80021ee:	4a43      	ldr	r2, [pc, #268]	; (80022fc <HAL_DMA_Abort_IT+0x208>)
 80021f0:	6053      	str	r3, [r2, #4]
 80021f2:	e057      	b.n	80022a4 <HAL_DMA_Abort_IT+0x1b0>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a36      	ldr	r2, [pc, #216]	; (80022d4 <HAL_DMA_Abort_IT+0x1e0>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d04f      	beq.n	800229e <HAL_DMA_Abort_IT+0x1aa>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a35      	ldr	r2, [pc, #212]	; (80022d8 <HAL_DMA_Abort_IT+0x1e4>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d048      	beq.n	800229a <HAL_DMA_Abort_IT+0x1a6>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a33      	ldr	r2, [pc, #204]	; (80022dc <HAL_DMA_Abort_IT+0x1e8>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d040      	beq.n	8002294 <HAL_DMA_Abort_IT+0x1a0>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a32      	ldr	r2, [pc, #200]	; (80022e0 <HAL_DMA_Abort_IT+0x1ec>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d038      	beq.n	800228e <HAL_DMA_Abort_IT+0x19a>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a30      	ldr	r2, [pc, #192]	; (80022e4 <HAL_DMA_Abort_IT+0x1f0>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d030      	beq.n	8002288 <HAL_DMA_Abort_IT+0x194>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a2f      	ldr	r2, [pc, #188]	; (80022e8 <HAL_DMA_Abort_IT+0x1f4>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d028      	beq.n	8002282 <HAL_DMA_Abort_IT+0x18e>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a26      	ldr	r2, [pc, #152]	; (80022d0 <HAL_DMA_Abort_IT+0x1dc>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d020      	beq.n	800227c <HAL_DMA_Abort_IT+0x188>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a2b      	ldr	r2, [pc, #172]	; (80022ec <HAL_DMA_Abort_IT+0x1f8>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d019      	beq.n	8002278 <HAL_DMA_Abort_IT+0x184>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a29      	ldr	r2, [pc, #164]	; (80022f0 <HAL_DMA_Abort_IT+0x1fc>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d012      	beq.n	8002274 <HAL_DMA_Abort_IT+0x180>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a28      	ldr	r2, [pc, #160]	; (80022f4 <HAL_DMA_Abort_IT+0x200>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d00a      	beq.n	800226e <HAL_DMA_Abort_IT+0x17a>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a26      	ldr	r2, [pc, #152]	; (80022f8 <HAL_DMA_Abort_IT+0x204>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d102      	bne.n	8002268 <HAL_DMA_Abort_IT+0x174>
 8002262:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002266:	e01b      	b.n	80022a0 <HAL_DMA_Abort_IT+0x1ac>
 8002268:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800226c:	e018      	b.n	80022a0 <HAL_DMA_Abort_IT+0x1ac>
 800226e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002272:	e015      	b.n	80022a0 <HAL_DMA_Abort_IT+0x1ac>
 8002274:	2310      	movs	r3, #16
 8002276:	e013      	b.n	80022a0 <HAL_DMA_Abort_IT+0x1ac>
 8002278:	2301      	movs	r3, #1
 800227a:	e011      	b.n	80022a0 <HAL_DMA_Abort_IT+0x1ac>
 800227c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002280:	e00e      	b.n	80022a0 <HAL_DMA_Abort_IT+0x1ac>
 8002282:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002286:	e00b      	b.n	80022a0 <HAL_DMA_Abort_IT+0x1ac>
 8002288:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800228c:	e008      	b.n	80022a0 <HAL_DMA_Abort_IT+0x1ac>
 800228e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002292:	e005      	b.n	80022a0 <HAL_DMA_Abort_IT+0x1ac>
 8002294:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002298:	e002      	b.n	80022a0 <HAL_DMA_Abort_IT+0x1ac>
 800229a:	2310      	movs	r3, #16
 800229c:	e000      	b.n	80022a0 <HAL_DMA_Abort_IT+0x1ac>
 800229e:	2301      	movs	r3, #1
 80022a0:	4a17      	ldr	r2, [pc, #92]	; (8002300 <HAL_DMA_Abort_IT+0x20c>)
 80022a2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2201      	movs	r2, #1
 80022a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2200      	movs	r2, #0
 80022b0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d003      	beq.n	80022c4 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	4798      	blx	r3
    } 
  }
  return status;
 80022c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	40020080 	.word	0x40020080
 80022d4:	40020008 	.word	0x40020008
 80022d8:	4002001c 	.word	0x4002001c
 80022dc:	40020030 	.word	0x40020030
 80022e0:	40020044 	.word	0x40020044
 80022e4:	40020058 	.word	0x40020058
 80022e8:	4002006c 	.word	0x4002006c
 80022ec:	40020408 	.word	0x40020408
 80022f0:	4002041c 	.word	0x4002041c
 80022f4:	40020430 	.word	0x40020430
 80022f8:	40020444 	.word	0x40020444
 80022fc:	40020400 	.word	0x40020400
 8002300:	40020000 	.word	0x40020000

08002304 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002304:	b480      	push	{r7}
 8002306:	b08b      	sub	sp, #44	; 0x2c
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800230e:	2300      	movs	r3, #0
 8002310:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002312:	2300      	movs	r3, #0
 8002314:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002316:	e179      	b.n	800260c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002318:	2201      	movs	r2, #1
 800231a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231c:	fa02 f303 	lsl.w	r3, r2, r3
 8002320:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	69fa      	ldr	r2, [r7, #28]
 8002328:	4013      	ands	r3, r2
 800232a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800232c:	69ba      	ldr	r2, [r7, #24]
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	429a      	cmp	r2, r3
 8002332:	f040 8168 	bne.w	8002606 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	4aa0      	ldr	r2, [pc, #640]	; (80025bc <HAL_GPIO_Init+0x2b8>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d05e      	beq.n	80023fe <HAL_GPIO_Init+0xfa>
 8002340:	4a9e      	ldr	r2, [pc, #632]	; (80025bc <HAL_GPIO_Init+0x2b8>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d875      	bhi.n	8002432 <HAL_GPIO_Init+0x12e>
 8002346:	4a9e      	ldr	r2, [pc, #632]	; (80025c0 <HAL_GPIO_Init+0x2bc>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d058      	beq.n	80023fe <HAL_GPIO_Init+0xfa>
 800234c:	4a9c      	ldr	r2, [pc, #624]	; (80025c0 <HAL_GPIO_Init+0x2bc>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d86f      	bhi.n	8002432 <HAL_GPIO_Init+0x12e>
 8002352:	4a9c      	ldr	r2, [pc, #624]	; (80025c4 <HAL_GPIO_Init+0x2c0>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d052      	beq.n	80023fe <HAL_GPIO_Init+0xfa>
 8002358:	4a9a      	ldr	r2, [pc, #616]	; (80025c4 <HAL_GPIO_Init+0x2c0>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d869      	bhi.n	8002432 <HAL_GPIO_Init+0x12e>
 800235e:	4a9a      	ldr	r2, [pc, #616]	; (80025c8 <HAL_GPIO_Init+0x2c4>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d04c      	beq.n	80023fe <HAL_GPIO_Init+0xfa>
 8002364:	4a98      	ldr	r2, [pc, #608]	; (80025c8 <HAL_GPIO_Init+0x2c4>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d863      	bhi.n	8002432 <HAL_GPIO_Init+0x12e>
 800236a:	4a98      	ldr	r2, [pc, #608]	; (80025cc <HAL_GPIO_Init+0x2c8>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d046      	beq.n	80023fe <HAL_GPIO_Init+0xfa>
 8002370:	4a96      	ldr	r2, [pc, #600]	; (80025cc <HAL_GPIO_Init+0x2c8>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d85d      	bhi.n	8002432 <HAL_GPIO_Init+0x12e>
 8002376:	2b12      	cmp	r3, #18
 8002378:	d82a      	bhi.n	80023d0 <HAL_GPIO_Init+0xcc>
 800237a:	2b12      	cmp	r3, #18
 800237c:	d859      	bhi.n	8002432 <HAL_GPIO_Init+0x12e>
 800237e:	a201      	add	r2, pc, #4	; (adr r2, 8002384 <HAL_GPIO_Init+0x80>)
 8002380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002384:	080023ff 	.word	0x080023ff
 8002388:	080023d9 	.word	0x080023d9
 800238c:	080023eb 	.word	0x080023eb
 8002390:	0800242d 	.word	0x0800242d
 8002394:	08002433 	.word	0x08002433
 8002398:	08002433 	.word	0x08002433
 800239c:	08002433 	.word	0x08002433
 80023a0:	08002433 	.word	0x08002433
 80023a4:	08002433 	.word	0x08002433
 80023a8:	08002433 	.word	0x08002433
 80023ac:	08002433 	.word	0x08002433
 80023b0:	08002433 	.word	0x08002433
 80023b4:	08002433 	.word	0x08002433
 80023b8:	08002433 	.word	0x08002433
 80023bc:	08002433 	.word	0x08002433
 80023c0:	08002433 	.word	0x08002433
 80023c4:	08002433 	.word	0x08002433
 80023c8:	080023e1 	.word	0x080023e1
 80023cc:	080023f5 	.word	0x080023f5
 80023d0:	4a7f      	ldr	r2, [pc, #508]	; (80025d0 <HAL_GPIO_Init+0x2cc>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d013      	beq.n	80023fe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80023d6:	e02c      	b.n	8002432 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	623b      	str	r3, [r7, #32]
          break;
 80023de:	e029      	b.n	8002434 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	3304      	adds	r3, #4
 80023e6:	623b      	str	r3, [r7, #32]
          break;
 80023e8:	e024      	b.n	8002434 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	3308      	adds	r3, #8
 80023f0:	623b      	str	r3, [r7, #32]
          break;
 80023f2:	e01f      	b.n	8002434 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	330c      	adds	r3, #12
 80023fa:	623b      	str	r3, [r7, #32]
          break;
 80023fc:	e01a      	b.n	8002434 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d102      	bne.n	800240c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002406:	2304      	movs	r3, #4
 8002408:	623b      	str	r3, [r7, #32]
          break;
 800240a:	e013      	b.n	8002434 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	2b01      	cmp	r3, #1
 8002412:	d105      	bne.n	8002420 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002414:	2308      	movs	r3, #8
 8002416:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	69fa      	ldr	r2, [r7, #28]
 800241c:	611a      	str	r2, [r3, #16]
          break;
 800241e:	e009      	b.n	8002434 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002420:	2308      	movs	r3, #8
 8002422:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	69fa      	ldr	r2, [r7, #28]
 8002428:	615a      	str	r2, [r3, #20]
          break;
 800242a:	e003      	b.n	8002434 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800242c:	2300      	movs	r3, #0
 800242e:	623b      	str	r3, [r7, #32]
          break;
 8002430:	e000      	b.n	8002434 <HAL_GPIO_Init+0x130>
          break;
 8002432:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	2bff      	cmp	r3, #255	; 0xff
 8002438:	d801      	bhi.n	800243e <HAL_GPIO_Init+0x13a>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	e001      	b.n	8002442 <HAL_GPIO_Init+0x13e>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	3304      	adds	r3, #4
 8002442:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	2bff      	cmp	r3, #255	; 0xff
 8002448:	d802      	bhi.n	8002450 <HAL_GPIO_Init+0x14c>
 800244a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	e002      	b.n	8002456 <HAL_GPIO_Init+0x152>
 8002450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002452:	3b08      	subs	r3, #8
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	210f      	movs	r1, #15
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	fa01 f303 	lsl.w	r3, r1, r3
 8002464:	43db      	mvns	r3, r3
 8002466:	401a      	ands	r2, r3
 8002468:	6a39      	ldr	r1, [r7, #32]
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	fa01 f303 	lsl.w	r3, r1, r3
 8002470:	431a      	orrs	r2, r3
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800247e:	2b00      	cmp	r3, #0
 8002480:	f000 80c1 	beq.w	8002606 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002484:	4b53      	ldr	r3, [pc, #332]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	4a52      	ldr	r2, [pc, #328]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 800248a:	f043 0301 	orr.w	r3, r3, #1
 800248e:	6193      	str	r3, [r2, #24]
 8002490:	4b50      	ldr	r3, [pc, #320]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 8002492:	699b      	ldr	r3, [r3, #24]
 8002494:	f003 0301 	and.w	r3, r3, #1
 8002498:	60bb      	str	r3, [r7, #8]
 800249a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800249c:	4a4e      	ldr	r2, [pc, #312]	; (80025d8 <HAL_GPIO_Init+0x2d4>)
 800249e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a0:	089b      	lsrs	r3, r3, #2
 80024a2:	3302      	adds	r3, #2
 80024a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024a8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80024aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ac:	f003 0303 	and.w	r3, r3, #3
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	220f      	movs	r2, #15
 80024b4:	fa02 f303 	lsl.w	r3, r2, r3
 80024b8:	43db      	mvns	r3, r3
 80024ba:	68fa      	ldr	r2, [r7, #12]
 80024bc:	4013      	ands	r3, r2
 80024be:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	4a46      	ldr	r2, [pc, #280]	; (80025dc <HAL_GPIO_Init+0x2d8>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d01f      	beq.n	8002508 <HAL_GPIO_Init+0x204>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a45      	ldr	r2, [pc, #276]	; (80025e0 <HAL_GPIO_Init+0x2dc>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d019      	beq.n	8002504 <HAL_GPIO_Init+0x200>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	4a44      	ldr	r2, [pc, #272]	; (80025e4 <HAL_GPIO_Init+0x2e0>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d013      	beq.n	8002500 <HAL_GPIO_Init+0x1fc>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	4a43      	ldr	r2, [pc, #268]	; (80025e8 <HAL_GPIO_Init+0x2e4>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d00d      	beq.n	80024fc <HAL_GPIO_Init+0x1f8>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	4a42      	ldr	r2, [pc, #264]	; (80025ec <HAL_GPIO_Init+0x2e8>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d007      	beq.n	80024f8 <HAL_GPIO_Init+0x1f4>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	4a41      	ldr	r2, [pc, #260]	; (80025f0 <HAL_GPIO_Init+0x2ec>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d101      	bne.n	80024f4 <HAL_GPIO_Init+0x1f0>
 80024f0:	2305      	movs	r3, #5
 80024f2:	e00a      	b.n	800250a <HAL_GPIO_Init+0x206>
 80024f4:	2306      	movs	r3, #6
 80024f6:	e008      	b.n	800250a <HAL_GPIO_Init+0x206>
 80024f8:	2304      	movs	r3, #4
 80024fa:	e006      	b.n	800250a <HAL_GPIO_Init+0x206>
 80024fc:	2303      	movs	r3, #3
 80024fe:	e004      	b.n	800250a <HAL_GPIO_Init+0x206>
 8002500:	2302      	movs	r3, #2
 8002502:	e002      	b.n	800250a <HAL_GPIO_Init+0x206>
 8002504:	2301      	movs	r3, #1
 8002506:	e000      	b.n	800250a <HAL_GPIO_Init+0x206>
 8002508:	2300      	movs	r3, #0
 800250a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800250c:	f002 0203 	and.w	r2, r2, #3
 8002510:	0092      	lsls	r2, r2, #2
 8002512:	4093      	lsls	r3, r2
 8002514:	68fa      	ldr	r2, [r7, #12]
 8002516:	4313      	orrs	r3, r2
 8002518:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800251a:	492f      	ldr	r1, [pc, #188]	; (80025d8 <HAL_GPIO_Init+0x2d4>)
 800251c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251e:	089b      	lsrs	r3, r3, #2
 8002520:	3302      	adds	r3, #2
 8002522:	68fa      	ldr	r2, [r7, #12]
 8002524:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002530:	2b00      	cmp	r3, #0
 8002532:	d006      	beq.n	8002542 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002534:	4b2f      	ldr	r3, [pc, #188]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	492e      	ldr	r1, [pc, #184]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	4313      	orrs	r3, r2
 800253e:	600b      	str	r3, [r1, #0]
 8002540:	e006      	b.n	8002550 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002542:	4b2c      	ldr	r3, [pc, #176]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	43db      	mvns	r3, r3
 800254a:	492a      	ldr	r1, [pc, #168]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 800254c:	4013      	ands	r3, r2
 800254e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d006      	beq.n	800256a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800255c:	4b25      	ldr	r3, [pc, #148]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 800255e:	685a      	ldr	r2, [r3, #4]
 8002560:	4924      	ldr	r1, [pc, #144]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 8002562:	69bb      	ldr	r3, [r7, #24]
 8002564:	4313      	orrs	r3, r2
 8002566:	604b      	str	r3, [r1, #4]
 8002568:	e006      	b.n	8002578 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800256a:	4b22      	ldr	r3, [pc, #136]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 800256c:	685a      	ldr	r2, [r3, #4]
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	43db      	mvns	r3, r3
 8002572:	4920      	ldr	r1, [pc, #128]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 8002574:	4013      	ands	r3, r2
 8002576:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d006      	beq.n	8002592 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002584:	4b1b      	ldr	r3, [pc, #108]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 8002586:	689a      	ldr	r2, [r3, #8]
 8002588:	491a      	ldr	r1, [pc, #104]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	4313      	orrs	r3, r2
 800258e:	608b      	str	r3, [r1, #8]
 8002590:	e006      	b.n	80025a0 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002592:	4b18      	ldr	r3, [pc, #96]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 8002594:	689a      	ldr	r2, [r3, #8]
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	43db      	mvns	r3, r3
 800259a:	4916      	ldr	r1, [pc, #88]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 800259c:	4013      	ands	r3, r2
 800259e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d025      	beq.n	80025f8 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80025ac:	4b11      	ldr	r3, [pc, #68]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 80025ae:	68da      	ldr	r2, [r3, #12]
 80025b0:	4910      	ldr	r1, [pc, #64]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	60cb      	str	r3, [r1, #12]
 80025b8:	e025      	b.n	8002606 <HAL_GPIO_Init+0x302>
 80025ba:	bf00      	nop
 80025bc:	10320000 	.word	0x10320000
 80025c0:	10310000 	.word	0x10310000
 80025c4:	10220000 	.word	0x10220000
 80025c8:	10210000 	.word	0x10210000
 80025cc:	10120000 	.word	0x10120000
 80025d0:	10110000 	.word	0x10110000
 80025d4:	40021000 	.word	0x40021000
 80025d8:	40010000 	.word	0x40010000
 80025dc:	40010800 	.word	0x40010800
 80025e0:	40010c00 	.word	0x40010c00
 80025e4:	40011000 	.word	0x40011000
 80025e8:	40011400 	.word	0x40011400
 80025ec:	40011800 	.word	0x40011800
 80025f0:	40011c00 	.word	0x40011c00
 80025f4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80025f8:	4b0b      	ldr	r3, [pc, #44]	; (8002628 <HAL_GPIO_Init+0x324>)
 80025fa:	68da      	ldr	r2, [r3, #12]
 80025fc:	69bb      	ldr	r3, [r7, #24]
 80025fe:	43db      	mvns	r3, r3
 8002600:	4909      	ldr	r1, [pc, #36]	; (8002628 <HAL_GPIO_Init+0x324>)
 8002602:	4013      	ands	r3, r2
 8002604:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002608:	3301      	adds	r3, #1
 800260a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002612:	fa22 f303 	lsr.w	r3, r2, r3
 8002616:	2b00      	cmp	r3, #0
 8002618:	f47f ae7e 	bne.w	8002318 <HAL_GPIO_Init+0x14>
  }
}
 800261c:	bf00      	nop
 800261e:	bf00      	nop
 8002620:	372c      	adds	r7, #44	; 0x2c
 8002622:	46bd      	mov	sp, r7
 8002624:	bc80      	pop	{r7}
 8002626:	4770      	bx	lr
 8002628:	40010400 	.word	0x40010400

0800262c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	460b      	mov	r3, r1
 8002636:	807b      	strh	r3, [r7, #2]
 8002638:	4613      	mov	r3, r2
 800263a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800263c:	787b      	ldrb	r3, [r7, #1]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d003      	beq.n	800264a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002642:	887a      	ldrh	r2, [r7, #2]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002648:	e003      	b.n	8002652 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800264a:	887b      	ldrh	r3, [r7, #2]
 800264c:	041a      	lsls	r2, r3, #16
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	611a      	str	r2, [r3, #16]
}
 8002652:	bf00      	nop
 8002654:	370c      	adds	r7, #12
 8002656:	46bd      	mov	sp, r7
 8002658:	bc80      	pop	{r7}
 800265a:	4770      	bx	lr

0800265c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800265c:	b480      	push	{r7}
 800265e:	b085      	sub	sp, #20
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	460b      	mov	r3, r1
 8002666:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800266e:	887a      	ldrh	r2, [r7, #2]
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	4013      	ands	r3, r2
 8002674:	041a      	lsls	r2, r3, #16
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	43d9      	mvns	r1, r3
 800267a:	887b      	ldrh	r3, [r7, #2]
 800267c:	400b      	ands	r3, r1
 800267e:	431a      	orrs	r2, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	611a      	str	r2, [r3, #16]
}
 8002684:	bf00      	nop
 8002686:	3714      	adds	r7, #20
 8002688:	46bd      	mov	sp, r7
 800268a:	bc80      	pop	{r7}
 800268c:	4770      	bx	lr
	...

08002690 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002694:	4b03      	ldr	r3, [pc, #12]	; (80026a4 <HAL_PWR_EnableBkUpAccess+0x14>)
 8002696:	2201      	movs	r2, #1
 8002698:	601a      	str	r2, [r3, #0]
}
 800269a:	bf00      	nop
 800269c:	46bd      	mov	sp, r7
 800269e:	bc80      	pop	{r7}
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	420e0020 	.word	0x420e0020

080026a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d101      	bne.n	80026ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e26c      	b.n	8002b94 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	f000 8087 	beq.w	80027d6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80026c8:	4b92      	ldr	r3, [pc, #584]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f003 030c 	and.w	r3, r3, #12
 80026d0:	2b04      	cmp	r3, #4
 80026d2:	d00c      	beq.n	80026ee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026d4:	4b8f      	ldr	r3, [pc, #572]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f003 030c 	and.w	r3, r3, #12
 80026dc:	2b08      	cmp	r3, #8
 80026de:	d112      	bne.n	8002706 <HAL_RCC_OscConfig+0x5e>
 80026e0:	4b8c      	ldr	r3, [pc, #560]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026ec:	d10b      	bne.n	8002706 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ee:	4b89      	ldr	r3, [pc, #548]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d06c      	beq.n	80027d4 <HAL_RCC_OscConfig+0x12c>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d168      	bne.n	80027d4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e246      	b.n	8002b94 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800270e:	d106      	bne.n	800271e <HAL_RCC_OscConfig+0x76>
 8002710:	4b80      	ldr	r3, [pc, #512]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a7f      	ldr	r2, [pc, #508]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 8002716:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800271a:	6013      	str	r3, [r2, #0]
 800271c:	e02e      	b.n	800277c <HAL_RCC_OscConfig+0xd4>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d10c      	bne.n	8002740 <HAL_RCC_OscConfig+0x98>
 8002726:	4b7b      	ldr	r3, [pc, #492]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a7a      	ldr	r2, [pc, #488]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 800272c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002730:	6013      	str	r3, [r2, #0]
 8002732:	4b78      	ldr	r3, [pc, #480]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a77      	ldr	r2, [pc, #476]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 8002738:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800273c:	6013      	str	r3, [r2, #0]
 800273e:	e01d      	b.n	800277c <HAL_RCC_OscConfig+0xd4>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002748:	d10c      	bne.n	8002764 <HAL_RCC_OscConfig+0xbc>
 800274a:	4b72      	ldr	r3, [pc, #456]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a71      	ldr	r2, [pc, #452]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 8002750:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002754:	6013      	str	r3, [r2, #0]
 8002756:	4b6f      	ldr	r3, [pc, #444]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a6e      	ldr	r2, [pc, #440]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 800275c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002760:	6013      	str	r3, [r2, #0]
 8002762:	e00b      	b.n	800277c <HAL_RCC_OscConfig+0xd4>
 8002764:	4b6b      	ldr	r3, [pc, #428]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a6a      	ldr	r2, [pc, #424]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 800276a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800276e:	6013      	str	r3, [r2, #0]
 8002770:	4b68      	ldr	r3, [pc, #416]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a67      	ldr	r2, [pc, #412]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 8002776:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800277a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d013      	beq.n	80027ac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002784:	f7fe ff26 	bl	80015d4 <HAL_GetTick>
 8002788:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800278a:	e008      	b.n	800279e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800278c:	f7fe ff22 	bl	80015d4 <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	2b64      	cmp	r3, #100	; 0x64
 8002798:	d901      	bls.n	800279e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e1fa      	b.n	8002b94 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800279e:	4b5d      	ldr	r3, [pc, #372]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d0f0      	beq.n	800278c <HAL_RCC_OscConfig+0xe4>
 80027aa:	e014      	b.n	80027d6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ac:	f7fe ff12 	bl	80015d4 <HAL_GetTick>
 80027b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027b2:	e008      	b.n	80027c6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027b4:	f7fe ff0e 	bl	80015d4 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	2b64      	cmp	r3, #100	; 0x64
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e1e6      	b.n	8002b94 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027c6:	4b53      	ldr	r3, [pc, #332]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d1f0      	bne.n	80027b4 <HAL_RCC_OscConfig+0x10c>
 80027d2:	e000      	b.n	80027d6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0302 	and.w	r3, r3, #2
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d063      	beq.n	80028aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027e2:	4b4c      	ldr	r3, [pc, #304]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f003 030c 	and.w	r3, r3, #12
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d00b      	beq.n	8002806 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80027ee:	4b49      	ldr	r3, [pc, #292]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f003 030c 	and.w	r3, r3, #12
 80027f6:	2b08      	cmp	r3, #8
 80027f8:	d11c      	bne.n	8002834 <HAL_RCC_OscConfig+0x18c>
 80027fa:	4b46      	ldr	r3, [pc, #280]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d116      	bne.n	8002834 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002806:	4b43      	ldr	r3, [pc, #268]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d005      	beq.n	800281e <HAL_RCC_OscConfig+0x176>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	691b      	ldr	r3, [r3, #16]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d001      	beq.n	800281e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e1ba      	b.n	8002b94 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800281e:	4b3d      	ldr	r3, [pc, #244]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	695b      	ldr	r3, [r3, #20]
 800282a:	00db      	lsls	r3, r3, #3
 800282c:	4939      	ldr	r1, [pc, #228]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 800282e:	4313      	orrs	r3, r2
 8002830:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002832:	e03a      	b.n	80028aa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	691b      	ldr	r3, [r3, #16]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d020      	beq.n	800287e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800283c:	4b36      	ldr	r3, [pc, #216]	; (8002918 <HAL_RCC_OscConfig+0x270>)
 800283e:	2201      	movs	r2, #1
 8002840:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002842:	f7fe fec7 	bl	80015d4 <HAL_GetTick>
 8002846:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002848:	e008      	b.n	800285c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800284a:	f7fe fec3 	bl	80015d4 <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	2b02      	cmp	r3, #2
 8002856:	d901      	bls.n	800285c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e19b      	b.n	8002b94 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800285c:	4b2d      	ldr	r3, [pc, #180]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0302 	and.w	r3, r3, #2
 8002864:	2b00      	cmp	r3, #0
 8002866:	d0f0      	beq.n	800284a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002868:	4b2a      	ldr	r3, [pc, #168]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	695b      	ldr	r3, [r3, #20]
 8002874:	00db      	lsls	r3, r3, #3
 8002876:	4927      	ldr	r1, [pc, #156]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 8002878:	4313      	orrs	r3, r2
 800287a:	600b      	str	r3, [r1, #0]
 800287c:	e015      	b.n	80028aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800287e:	4b26      	ldr	r3, [pc, #152]	; (8002918 <HAL_RCC_OscConfig+0x270>)
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002884:	f7fe fea6 	bl	80015d4 <HAL_GetTick>
 8002888:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800288a:	e008      	b.n	800289e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800288c:	f7fe fea2 	bl	80015d4 <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	2b02      	cmp	r3, #2
 8002898:	d901      	bls.n	800289e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e17a      	b.n	8002b94 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800289e:	4b1d      	ldr	r3, [pc, #116]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d1f0      	bne.n	800288c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 0308 	and.w	r3, r3, #8
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d03a      	beq.n	800292c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d019      	beq.n	80028f2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028be:	4b17      	ldr	r3, [pc, #92]	; (800291c <HAL_RCC_OscConfig+0x274>)
 80028c0:	2201      	movs	r2, #1
 80028c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028c4:	f7fe fe86 	bl	80015d4 <HAL_GetTick>
 80028c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028ca:	e008      	b.n	80028de <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028cc:	f7fe fe82 	bl	80015d4 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e15a      	b.n	8002b94 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028de:	4b0d      	ldr	r3, [pc, #52]	; (8002914 <HAL_RCC_OscConfig+0x26c>)
 80028e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d0f0      	beq.n	80028cc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80028ea:	2001      	movs	r0, #1
 80028ec:	f000 fad8 	bl	8002ea0 <RCC_Delay>
 80028f0:	e01c      	b.n	800292c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028f2:	4b0a      	ldr	r3, [pc, #40]	; (800291c <HAL_RCC_OscConfig+0x274>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028f8:	f7fe fe6c 	bl	80015d4 <HAL_GetTick>
 80028fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028fe:	e00f      	b.n	8002920 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002900:	f7fe fe68 	bl	80015d4 <HAL_GetTick>
 8002904:	4602      	mov	r2, r0
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	2b02      	cmp	r3, #2
 800290c:	d908      	bls.n	8002920 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e140      	b.n	8002b94 <HAL_RCC_OscConfig+0x4ec>
 8002912:	bf00      	nop
 8002914:	40021000 	.word	0x40021000
 8002918:	42420000 	.word	0x42420000
 800291c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002920:	4b9e      	ldr	r3, [pc, #632]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002924:	f003 0302 	and.w	r3, r3, #2
 8002928:	2b00      	cmp	r3, #0
 800292a:	d1e9      	bne.n	8002900 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0304 	and.w	r3, r3, #4
 8002934:	2b00      	cmp	r3, #0
 8002936:	f000 80a6 	beq.w	8002a86 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800293a:	2300      	movs	r3, #0
 800293c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800293e:	4b97      	ldr	r3, [pc, #604]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002940:	69db      	ldr	r3, [r3, #28]
 8002942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d10d      	bne.n	8002966 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800294a:	4b94      	ldr	r3, [pc, #592]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 800294c:	69db      	ldr	r3, [r3, #28]
 800294e:	4a93      	ldr	r2, [pc, #588]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002950:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002954:	61d3      	str	r3, [r2, #28]
 8002956:	4b91      	ldr	r3, [pc, #580]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002958:	69db      	ldr	r3, [r3, #28]
 800295a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800295e:	60bb      	str	r3, [r7, #8]
 8002960:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002962:	2301      	movs	r3, #1
 8002964:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002966:	4b8e      	ldr	r3, [pc, #568]	; (8002ba0 <HAL_RCC_OscConfig+0x4f8>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800296e:	2b00      	cmp	r3, #0
 8002970:	d118      	bne.n	80029a4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002972:	4b8b      	ldr	r3, [pc, #556]	; (8002ba0 <HAL_RCC_OscConfig+0x4f8>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a8a      	ldr	r2, [pc, #552]	; (8002ba0 <HAL_RCC_OscConfig+0x4f8>)
 8002978:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800297c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800297e:	f7fe fe29 	bl	80015d4 <HAL_GetTick>
 8002982:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002984:	e008      	b.n	8002998 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002986:	f7fe fe25 	bl	80015d4 <HAL_GetTick>
 800298a:	4602      	mov	r2, r0
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	2b64      	cmp	r3, #100	; 0x64
 8002992:	d901      	bls.n	8002998 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e0fd      	b.n	8002b94 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002998:	4b81      	ldr	r3, [pc, #516]	; (8002ba0 <HAL_RCC_OscConfig+0x4f8>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d0f0      	beq.n	8002986 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d106      	bne.n	80029ba <HAL_RCC_OscConfig+0x312>
 80029ac:	4b7b      	ldr	r3, [pc, #492]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 80029ae:	6a1b      	ldr	r3, [r3, #32]
 80029b0:	4a7a      	ldr	r2, [pc, #488]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 80029b2:	f043 0301 	orr.w	r3, r3, #1
 80029b6:	6213      	str	r3, [r2, #32]
 80029b8:	e02d      	b.n	8002a16 <HAL_RCC_OscConfig+0x36e>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d10c      	bne.n	80029dc <HAL_RCC_OscConfig+0x334>
 80029c2:	4b76      	ldr	r3, [pc, #472]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 80029c4:	6a1b      	ldr	r3, [r3, #32]
 80029c6:	4a75      	ldr	r2, [pc, #468]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 80029c8:	f023 0301 	bic.w	r3, r3, #1
 80029cc:	6213      	str	r3, [r2, #32]
 80029ce:	4b73      	ldr	r3, [pc, #460]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 80029d0:	6a1b      	ldr	r3, [r3, #32]
 80029d2:	4a72      	ldr	r2, [pc, #456]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 80029d4:	f023 0304 	bic.w	r3, r3, #4
 80029d8:	6213      	str	r3, [r2, #32]
 80029da:	e01c      	b.n	8002a16 <HAL_RCC_OscConfig+0x36e>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	2b05      	cmp	r3, #5
 80029e2:	d10c      	bne.n	80029fe <HAL_RCC_OscConfig+0x356>
 80029e4:	4b6d      	ldr	r3, [pc, #436]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 80029e6:	6a1b      	ldr	r3, [r3, #32]
 80029e8:	4a6c      	ldr	r2, [pc, #432]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 80029ea:	f043 0304 	orr.w	r3, r3, #4
 80029ee:	6213      	str	r3, [r2, #32]
 80029f0:	4b6a      	ldr	r3, [pc, #424]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 80029f2:	6a1b      	ldr	r3, [r3, #32]
 80029f4:	4a69      	ldr	r2, [pc, #420]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 80029f6:	f043 0301 	orr.w	r3, r3, #1
 80029fa:	6213      	str	r3, [r2, #32]
 80029fc:	e00b      	b.n	8002a16 <HAL_RCC_OscConfig+0x36e>
 80029fe:	4b67      	ldr	r3, [pc, #412]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002a00:	6a1b      	ldr	r3, [r3, #32]
 8002a02:	4a66      	ldr	r2, [pc, #408]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002a04:	f023 0301 	bic.w	r3, r3, #1
 8002a08:	6213      	str	r3, [r2, #32]
 8002a0a:	4b64      	ldr	r3, [pc, #400]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002a0c:	6a1b      	ldr	r3, [r3, #32]
 8002a0e:	4a63      	ldr	r2, [pc, #396]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002a10:	f023 0304 	bic.w	r3, r3, #4
 8002a14:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d015      	beq.n	8002a4a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a1e:	f7fe fdd9 	bl	80015d4 <HAL_GetTick>
 8002a22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a24:	e00a      	b.n	8002a3c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a26:	f7fe fdd5 	bl	80015d4 <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d901      	bls.n	8002a3c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e0ab      	b.n	8002b94 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a3c:	4b57      	ldr	r3, [pc, #348]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002a3e:	6a1b      	ldr	r3, [r3, #32]
 8002a40:	f003 0302 	and.w	r3, r3, #2
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d0ee      	beq.n	8002a26 <HAL_RCC_OscConfig+0x37e>
 8002a48:	e014      	b.n	8002a74 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a4a:	f7fe fdc3 	bl	80015d4 <HAL_GetTick>
 8002a4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a50:	e00a      	b.n	8002a68 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a52:	f7fe fdbf 	bl	80015d4 <HAL_GetTick>
 8002a56:	4602      	mov	r2, r0
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d901      	bls.n	8002a68 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e095      	b.n	8002b94 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a68:	4b4c      	ldr	r3, [pc, #304]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002a6a:	6a1b      	ldr	r3, [r3, #32]
 8002a6c:	f003 0302 	and.w	r3, r3, #2
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1ee      	bne.n	8002a52 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a74:	7dfb      	ldrb	r3, [r7, #23]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d105      	bne.n	8002a86 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a7a:	4b48      	ldr	r3, [pc, #288]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002a7c:	69db      	ldr	r3, [r3, #28]
 8002a7e:	4a47      	ldr	r2, [pc, #284]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002a80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a84:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	f000 8081 	beq.w	8002b92 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a90:	4b42      	ldr	r3, [pc, #264]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 030c 	and.w	r3, r3, #12
 8002a98:	2b08      	cmp	r3, #8
 8002a9a:	d061      	beq.n	8002b60 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	69db      	ldr	r3, [r3, #28]
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d146      	bne.n	8002b32 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aa4:	4b3f      	ldr	r3, [pc, #252]	; (8002ba4 <HAL_RCC_OscConfig+0x4fc>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aaa:	f7fe fd93 	bl	80015d4 <HAL_GetTick>
 8002aae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ab0:	e008      	b.n	8002ac4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ab2:	f7fe fd8f 	bl	80015d4 <HAL_GetTick>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d901      	bls.n	8002ac4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e067      	b.n	8002b94 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ac4:	4b35      	ldr	r3, [pc, #212]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d1f0      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a1b      	ldr	r3, [r3, #32]
 8002ad4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ad8:	d108      	bne.n	8002aec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ada:	4b30      	ldr	r3, [pc, #192]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	492d      	ldr	r1, [pc, #180]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002aec:	4b2b      	ldr	r3, [pc, #172]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6a19      	ldr	r1, [r3, #32]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afc:	430b      	orrs	r3, r1
 8002afe:	4927      	ldr	r1, [pc, #156]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002b00:	4313      	orrs	r3, r2
 8002b02:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b04:	4b27      	ldr	r3, [pc, #156]	; (8002ba4 <HAL_RCC_OscConfig+0x4fc>)
 8002b06:	2201      	movs	r2, #1
 8002b08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b0a:	f7fe fd63 	bl	80015d4 <HAL_GetTick>
 8002b0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b10:	e008      	b.n	8002b24 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b12:	f7fe fd5f 	bl	80015d4 <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d901      	bls.n	8002b24 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e037      	b.n	8002b94 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b24:	4b1d      	ldr	r3, [pc, #116]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d0f0      	beq.n	8002b12 <HAL_RCC_OscConfig+0x46a>
 8002b30:	e02f      	b.n	8002b92 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b32:	4b1c      	ldr	r3, [pc, #112]	; (8002ba4 <HAL_RCC_OscConfig+0x4fc>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b38:	f7fe fd4c 	bl	80015d4 <HAL_GetTick>
 8002b3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b3e:	e008      	b.n	8002b52 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b40:	f7fe fd48 	bl	80015d4 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e020      	b.n	8002b94 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b52:	4b12      	ldr	r3, [pc, #72]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d1f0      	bne.n	8002b40 <HAL_RCC_OscConfig+0x498>
 8002b5e:	e018      	b.n	8002b92 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	69db      	ldr	r3, [r3, #28]
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d101      	bne.n	8002b6c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e013      	b.n	8002b94 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b6c:	4b0b      	ldr	r3, [pc, #44]	; (8002b9c <HAL_RCC_OscConfig+0x4f4>)
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a1b      	ldr	r3, [r3, #32]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d106      	bne.n	8002b8e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d001      	beq.n	8002b92 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e000      	b.n	8002b94 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3718      	adds	r7, #24
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	40021000 	.word	0x40021000
 8002ba0:	40007000 	.word	0x40007000
 8002ba4:	42420060 	.word	0x42420060

08002ba8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d101      	bne.n	8002bbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e0d0      	b.n	8002d5e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bbc:	4b6a      	ldr	r3, [pc, #424]	; (8002d68 <HAL_RCC_ClockConfig+0x1c0>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0307 	and.w	r3, r3, #7
 8002bc4:	683a      	ldr	r2, [r7, #0]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d910      	bls.n	8002bec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bca:	4b67      	ldr	r3, [pc, #412]	; (8002d68 <HAL_RCC_ClockConfig+0x1c0>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f023 0207 	bic.w	r2, r3, #7
 8002bd2:	4965      	ldr	r1, [pc, #404]	; (8002d68 <HAL_RCC_ClockConfig+0x1c0>)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bda:	4b63      	ldr	r3, [pc, #396]	; (8002d68 <HAL_RCC_ClockConfig+0x1c0>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0307 	and.w	r3, r3, #7
 8002be2:	683a      	ldr	r2, [r7, #0]
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d001      	beq.n	8002bec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e0b8      	b.n	8002d5e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0302 	and.w	r3, r3, #2
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d020      	beq.n	8002c3a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 0304 	and.w	r3, r3, #4
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d005      	beq.n	8002c10 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c04:	4b59      	ldr	r3, [pc, #356]	; (8002d6c <HAL_RCC_ClockConfig+0x1c4>)
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	4a58      	ldr	r2, [pc, #352]	; (8002d6c <HAL_RCC_ClockConfig+0x1c4>)
 8002c0a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002c0e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0308 	and.w	r3, r3, #8
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d005      	beq.n	8002c28 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c1c:	4b53      	ldr	r3, [pc, #332]	; (8002d6c <HAL_RCC_ClockConfig+0x1c4>)
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	4a52      	ldr	r2, [pc, #328]	; (8002d6c <HAL_RCC_ClockConfig+0x1c4>)
 8002c22:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002c26:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c28:	4b50      	ldr	r3, [pc, #320]	; (8002d6c <HAL_RCC_ClockConfig+0x1c4>)
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	494d      	ldr	r1, [pc, #308]	; (8002d6c <HAL_RCC_ClockConfig+0x1c4>)
 8002c36:	4313      	orrs	r3, r2
 8002c38:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d040      	beq.n	8002cc8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d107      	bne.n	8002c5e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c4e:	4b47      	ldr	r3, [pc, #284]	; (8002d6c <HAL_RCC_ClockConfig+0x1c4>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d115      	bne.n	8002c86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e07f      	b.n	8002d5e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d107      	bne.n	8002c76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c66:	4b41      	ldr	r3, [pc, #260]	; (8002d6c <HAL_RCC_ClockConfig+0x1c4>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d109      	bne.n	8002c86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e073      	b.n	8002d5e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c76:	4b3d      	ldr	r3, [pc, #244]	; (8002d6c <HAL_RCC_ClockConfig+0x1c4>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 0302 	and.w	r3, r3, #2
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d101      	bne.n	8002c86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e06b      	b.n	8002d5e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c86:	4b39      	ldr	r3, [pc, #228]	; (8002d6c <HAL_RCC_ClockConfig+0x1c4>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f023 0203 	bic.w	r2, r3, #3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	4936      	ldr	r1, [pc, #216]	; (8002d6c <HAL_RCC_ClockConfig+0x1c4>)
 8002c94:	4313      	orrs	r3, r2
 8002c96:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c98:	f7fe fc9c 	bl	80015d4 <HAL_GetTick>
 8002c9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c9e:	e00a      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ca0:	f7fe fc98 	bl	80015d4 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d901      	bls.n	8002cb6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e053      	b.n	8002d5e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cb6:	4b2d      	ldr	r3, [pc, #180]	; (8002d6c <HAL_RCC_ClockConfig+0x1c4>)
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f003 020c 	and.w	r2, r3, #12
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d1eb      	bne.n	8002ca0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cc8:	4b27      	ldr	r3, [pc, #156]	; (8002d68 <HAL_RCC_ClockConfig+0x1c0>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0307 	and.w	r3, r3, #7
 8002cd0:	683a      	ldr	r2, [r7, #0]
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d210      	bcs.n	8002cf8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cd6:	4b24      	ldr	r3, [pc, #144]	; (8002d68 <HAL_RCC_ClockConfig+0x1c0>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f023 0207 	bic.w	r2, r3, #7
 8002cde:	4922      	ldr	r1, [pc, #136]	; (8002d68 <HAL_RCC_ClockConfig+0x1c0>)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ce6:	4b20      	ldr	r3, [pc, #128]	; (8002d68 <HAL_RCC_ClockConfig+0x1c0>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0307 	and.w	r3, r3, #7
 8002cee:	683a      	ldr	r2, [r7, #0]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d001      	beq.n	8002cf8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e032      	b.n	8002d5e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0304 	and.w	r3, r3, #4
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d008      	beq.n	8002d16 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d04:	4b19      	ldr	r3, [pc, #100]	; (8002d6c <HAL_RCC_ClockConfig+0x1c4>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	4916      	ldr	r1, [pc, #88]	; (8002d6c <HAL_RCC_ClockConfig+0x1c4>)
 8002d12:	4313      	orrs	r3, r2
 8002d14:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0308 	and.w	r3, r3, #8
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d009      	beq.n	8002d36 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d22:	4b12      	ldr	r3, [pc, #72]	; (8002d6c <HAL_RCC_ClockConfig+0x1c4>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	691b      	ldr	r3, [r3, #16]
 8002d2e:	00db      	lsls	r3, r3, #3
 8002d30:	490e      	ldr	r1, [pc, #56]	; (8002d6c <HAL_RCC_ClockConfig+0x1c4>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d36:	f000 f821 	bl	8002d7c <HAL_RCC_GetSysClockFreq>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	4b0b      	ldr	r3, [pc, #44]	; (8002d6c <HAL_RCC_ClockConfig+0x1c4>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	091b      	lsrs	r3, r3, #4
 8002d42:	f003 030f 	and.w	r3, r3, #15
 8002d46:	490a      	ldr	r1, [pc, #40]	; (8002d70 <HAL_RCC_ClockConfig+0x1c8>)
 8002d48:	5ccb      	ldrb	r3, [r1, r3]
 8002d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d4e:	4a09      	ldr	r2, [pc, #36]	; (8002d74 <HAL_RCC_ClockConfig+0x1cc>)
 8002d50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d52:	4b09      	ldr	r3, [pc, #36]	; (8002d78 <HAL_RCC_ClockConfig+0x1d0>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4618      	mov	r0, r3
 8002d58:	f7fe fbfa 	bl	8001550 <HAL_InitTick>

  return HAL_OK;
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3710      	adds	r7, #16
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	40022000 	.word	0x40022000
 8002d6c:	40021000 	.word	0x40021000
 8002d70:	08008590 	.word	0x08008590
 8002d74:	20000000 	.word	0x20000000
 8002d78:	20000004 	.word	0x20000004

08002d7c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d7c:	b490      	push	{r4, r7}
 8002d7e:	b08a      	sub	sp, #40	; 0x28
 8002d80:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002d82:	4b2a      	ldr	r3, [pc, #168]	; (8002e2c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002d84:	1d3c      	adds	r4, r7, #4
 8002d86:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d88:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002d8c:	f240 2301 	movw	r3, #513	; 0x201
 8002d90:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d92:	2300      	movs	r3, #0
 8002d94:	61fb      	str	r3, [r7, #28]
 8002d96:	2300      	movs	r3, #0
 8002d98:	61bb      	str	r3, [r7, #24]
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d9e:	2300      	movs	r3, #0
 8002da0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002da2:	2300      	movs	r3, #0
 8002da4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002da6:	4b22      	ldr	r3, [pc, #136]	; (8002e30 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	f003 030c 	and.w	r3, r3, #12
 8002db2:	2b04      	cmp	r3, #4
 8002db4:	d002      	beq.n	8002dbc <HAL_RCC_GetSysClockFreq+0x40>
 8002db6:	2b08      	cmp	r3, #8
 8002db8:	d003      	beq.n	8002dc2 <HAL_RCC_GetSysClockFreq+0x46>
 8002dba:	e02d      	b.n	8002e18 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002dbc:	4b1d      	ldr	r3, [pc, #116]	; (8002e34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dbe:	623b      	str	r3, [r7, #32]
      break;
 8002dc0:	e02d      	b.n	8002e1e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	0c9b      	lsrs	r3, r3, #18
 8002dc6:	f003 030f 	and.w	r3, r3, #15
 8002dca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002dce:	4413      	add	r3, r2
 8002dd0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002dd4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d013      	beq.n	8002e08 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002de0:	4b13      	ldr	r3, [pc, #76]	; (8002e30 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	0c5b      	lsrs	r3, r3, #17
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002dee:	4413      	add	r3, r2
 8002df0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002df4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	4a0e      	ldr	r2, [pc, #56]	; (8002e34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dfa:	fb02 f203 	mul.w	r2, r2, r3
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e04:	627b      	str	r3, [r7, #36]	; 0x24
 8002e06:	e004      	b.n	8002e12 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	4a0b      	ldr	r2, [pc, #44]	; (8002e38 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002e0c:	fb02 f303 	mul.w	r3, r2, r3
 8002e10:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e14:	623b      	str	r3, [r7, #32]
      break;
 8002e16:	e002      	b.n	8002e1e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e18:	4b06      	ldr	r3, [pc, #24]	; (8002e34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e1a:	623b      	str	r3, [r7, #32]
      break;
 8002e1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e1e:	6a3b      	ldr	r3, [r7, #32]
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3728      	adds	r7, #40	; 0x28
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bc90      	pop	{r4, r7}
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	08008210 	.word	0x08008210
 8002e30:	40021000 	.word	0x40021000
 8002e34:	007a1200 	.word	0x007a1200
 8002e38:	003d0900 	.word	0x003d0900

08002e3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e40:	4b02      	ldr	r3, [pc, #8]	; (8002e4c <HAL_RCC_GetHCLKFreq+0x10>)
 8002e42:	681b      	ldr	r3, [r3, #0]
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bc80      	pop	{r7}
 8002e4a:	4770      	bx	lr
 8002e4c:	20000000 	.word	0x20000000

08002e50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e54:	f7ff fff2 	bl	8002e3c <HAL_RCC_GetHCLKFreq>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	4b05      	ldr	r3, [pc, #20]	; (8002e70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	0a1b      	lsrs	r3, r3, #8
 8002e60:	f003 0307 	and.w	r3, r3, #7
 8002e64:	4903      	ldr	r1, [pc, #12]	; (8002e74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e66:	5ccb      	ldrb	r3, [r1, r3]
 8002e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	40021000 	.word	0x40021000
 8002e74:	080085a0 	.word	0x080085a0

08002e78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e7c:	f7ff ffde 	bl	8002e3c <HAL_RCC_GetHCLKFreq>
 8002e80:	4602      	mov	r2, r0
 8002e82:	4b05      	ldr	r3, [pc, #20]	; (8002e98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	0adb      	lsrs	r3, r3, #11
 8002e88:	f003 0307 	and.w	r3, r3, #7
 8002e8c:	4903      	ldr	r1, [pc, #12]	; (8002e9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e8e:	5ccb      	ldrb	r3, [r1, r3]
 8002e90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	080085a0 	.word	0x080085a0

08002ea0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002ea8:	4b0a      	ldr	r3, [pc, #40]	; (8002ed4 <RCC_Delay+0x34>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a0a      	ldr	r2, [pc, #40]	; (8002ed8 <RCC_Delay+0x38>)
 8002eae:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb2:	0a5b      	lsrs	r3, r3, #9
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	fb02 f303 	mul.w	r3, r2, r3
 8002eba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002ebc:	bf00      	nop
  }
  while (Delay --);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	1e5a      	subs	r2, r3, #1
 8002ec2:	60fa      	str	r2, [r7, #12]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d1f9      	bne.n	8002ebc <RCC_Delay+0x1c>
}
 8002ec8:	bf00      	nop
 8002eca:	bf00      	nop
 8002ecc:	3714      	adds	r7, #20
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bc80      	pop	{r7}
 8002ed2:	4770      	bx	lr
 8002ed4:	20000000 	.word	0x20000000
 8002ed8:	10624dd3 	.word	0x10624dd3

08002edc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b086      	sub	sp, #24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	613b      	str	r3, [r7, #16]
 8002ee8:	2300      	movs	r3, #0
 8002eea:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d07d      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002efc:	4b4f      	ldr	r3, [pc, #316]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002efe:	69db      	ldr	r3, [r3, #28]
 8002f00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d10d      	bne.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f08:	4b4c      	ldr	r3, [pc, #304]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f0a:	69db      	ldr	r3, [r3, #28]
 8002f0c:	4a4b      	ldr	r2, [pc, #300]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f12:	61d3      	str	r3, [r2, #28]
 8002f14:	4b49      	ldr	r3, [pc, #292]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f16:	69db      	ldr	r3, [r3, #28]
 8002f18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f1c:	60bb      	str	r3, [r7, #8]
 8002f1e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f20:	2301      	movs	r3, #1
 8002f22:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f24:	4b46      	ldr	r3, [pc, #280]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d118      	bne.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f30:	4b43      	ldr	r3, [pc, #268]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a42      	ldr	r2, [pc, #264]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f3a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f3c:	f7fe fb4a 	bl	80015d4 <HAL_GetTick>
 8002f40:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f42:	e008      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f44:	f7fe fb46 	bl	80015d4 <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	2b64      	cmp	r3, #100	; 0x64
 8002f50:	d901      	bls.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e06d      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f56:	4b3a      	ldr	r3, [pc, #232]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d0f0      	beq.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f62:	4b36      	ldr	r3, [pc, #216]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f64:	6a1b      	ldr	r3, [r3, #32]
 8002f66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f6a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d02e      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f7a:	68fa      	ldr	r2, [r7, #12]
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d027      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f80:	4b2e      	ldr	r3, [pc, #184]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f82:	6a1b      	ldr	r3, [r3, #32]
 8002f84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f88:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f8a:	4b2e      	ldr	r3, [pc, #184]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f90:	4b2c      	ldr	r3, [pc, #176]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002f96:	4a29      	ldr	r2, [pc, #164]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d014      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa6:	f7fe fb15 	bl	80015d4 <HAL_GetTick>
 8002faa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fac:	e00a      	b.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fae:	f7fe fb11 	bl	80015d4 <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d901      	bls.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e036      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fc4:	4b1d      	ldr	r3, [pc, #116]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fc6:	6a1b      	ldr	r3, [r3, #32]
 8002fc8:	f003 0302 	and.w	r3, r3, #2
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d0ee      	beq.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fd0:	4b1a      	ldr	r3, [pc, #104]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	4917      	ldr	r1, [pc, #92]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002fe2:	7dfb      	ldrb	r3, [r7, #23]
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d105      	bne.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fe8:	4b14      	ldr	r3, [pc, #80]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fea:	69db      	ldr	r3, [r3, #28]
 8002fec:	4a13      	ldr	r2, [pc, #76]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ff2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0302 	and.w	r3, r3, #2
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d008      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003000:	4b0e      	ldr	r3, [pc, #56]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	490b      	ldr	r1, [pc, #44]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800300e:	4313      	orrs	r3, r2
 8003010:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0310 	and.w	r3, r3, #16
 800301a:	2b00      	cmp	r3, #0
 800301c:	d008      	beq.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800301e:	4b07      	ldr	r3, [pc, #28]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	695b      	ldr	r3, [r3, #20]
 800302a:	4904      	ldr	r1, [pc, #16]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800302c:	4313      	orrs	r3, r2
 800302e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3718      	adds	r7, #24
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	40021000 	.word	0x40021000
 8003040:	40007000 	.word	0x40007000
 8003044:	42420440 	.word	0x42420440

08003048 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003048:	b590      	push	{r4, r7, lr}
 800304a:	b08d      	sub	sp, #52	; 0x34
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003050:	4b6b      	ldr	r3, [pc, #428]	; (8003200 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8003052:	f107 040c 	add.w	r4, r7, #12
 8003056:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003058:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800305c:	f240 2301 	movw	r3, #513	; 0x201
 8003060:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003062:	2300      	movs	r3, #0
 8003064:	627b      	str	r3, [r7, #36]	; 0x24
 8003066:	2300      	movs	r3, #0
 8003068:	62fb      	str	r3, [r7, #44]	; 0x2c
 800306a:	2300      	movs	r3, #0
 800306c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800306e:	2300      	movs	r3, #0
 8003070:	61fb      	str	r3, [r7, #28]
 8003072:	2300      	movs	r3, #0
 8003074:	62bb      	str	r3, [r7, #40]	; 0x28
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	3b01      	subs	r3, #1
 800307a:	2b0f      	cmp	r3, #15
 800307c:	f200 80b6 	bhi.w	80031ec <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8003080:	a201      	add	r2, pc, #4	; (adr r2, 8003088 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 8003082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003086:	bf00      	nop
 8003088:	0800316b 	.word	0x0800316b
 800308c:	080031d1 	.word	0x080031d1
 8003090:	080031ed 	.word	0x080031ed
 8003094:	0800315b 	.word	0x0800315b
 8003098:	080031ed 	.word	0x080031ed
 800309c:	080031ed 	.word	0x080031ed
 80030a0:	080031ed 	.word	0x080031ed
 80030a4:	08003163 	.word	0x08003163
 80030a8:	080031ed 	.word	0x080031ed
 80030ac:	080031ed 	.word	0x080031ed
 80030b0:	080031ed 	.word	0x080031ed
 80030b4:	080031ed 	.word	0x080031ed
 80030b8:	080031ed 	.word	0x080031ed
 80030bc:	080031ed 	.word	0x080031ed
 80030c0:	080031ed 	.word	0x080031ed
 80030c4:	080030c9 	.word	0x080030c9
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80030c8:	4b4e      	ldr	r3, [pc, #312]	; (8003204 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80030ce:	4b4d      	ldr	r3, [pc, #308]	; (8003204 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	f000 808a 	beq.w	80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	0c9b      	lsrs	r3, r3, #18
 80030e0:	f003 030f 	and.w	r3, r3, #15
 80030e4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80030e8:	4413      	add	r3, r2
 80030ea:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80030ee:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d018      	beq.n	800312c <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80030fa:	4b42      	ldr	r3, [pc, #264]	; (8003204 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	0c5b      	lsrs	r3, r3, #17
 8003100:	f003 0301 	and.w	r3, r3, #1
 8003104:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003108:	4413      	add	r3, r2
 800310a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800310e:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d00d      	beq.n	8003136 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800311a:	4a3b      	ldr	r2, [pc, #236]	; (8003208 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 800311c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003122:	6a3b      	ldr	r3, [r7, #32]
 8003124:	fb02 f303 	mul.w	r3, r2, r3
 8003128:	62fb      	str	r3, [r7, #44]	; 0x2c
 800312a:	e004      	b.n	8003136 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800312c:	6a3b      	ldr	r3, [r7, #32]
 800312e:	4a37      	ldr	r2, [pc, #220]	; (800320c <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8003130:	fb02 f303 	mul.w	r3, r2, r3
 8003134:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003136:	4b33      	ldr	r3, [pc, #204]	; (8003204 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800313e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003142:	d102      	bne.n	800314a <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8003144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003146:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8003148:	e052      	b.n	80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
          frequency = (pllclk * 2) / 3;
 800314a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	4a30      	ldr	r2, [pc, #192]	; (8003210 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 8003150:	fba2 2303 	umull	r2, r3, r2, r3
 8003154:	085b      	lsrs	r3, r3, #1
 8003156:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003158:	e04a      	b.n	80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 800315a:	f7ff fe0f 	bl	8002d7c <HAL_RCC_GetSysClockFreq>
 800315e:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8003160:	e049      	b.n	80031f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8003162:	f7ff fe0b 	bl	8002d7c <HAL_RCC_GetSysClockFreq>
 8003166:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8003168:	e045      	b.n	80031f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 800316a:	4b26      	ldr	r3, [pc, #152]	; (8003204 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 800316c:	6a1b      	ldr	r3, [r3, #32]
 800316e:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003176:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800317a:	d108      	bne.n	800318e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	f003 0302 	and.w	r3, r3, #2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d003      	beq.n	800318e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 8003186:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800318a:	62bb      	str	r3, [r7, #40]	; 0x28
 800318c:	e01f      	b.n	80031ce <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003194:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003198:	d109      	bne.n	80031ae <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 800319a:	4b1a      	ldr	r3, [pc, #104]	; (8003204 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 800319c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319e:	f003 0302 	and.w	r3, r3, #2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d003      	beq.n	80031ae <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 80031a6:	f649 4340 	movw	r3, #40000	; 0x9c40
 80031aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80031ac:	e00f      	b.n	80031ce <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80031b8:	d11c      	bne.n	80031f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80031ba:	4b12      	ldr	r3, [pc, #72]	; (8003204 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d016      	beq.n	80031f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      {
        frequency = HSE_VALUE / 128U;
 80031c6:	f24f 4324 	movw	r3, #62500	; 0xf424
 80031ca:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 80031cc:	e012      	b.n	80031f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80031ce:	e011      	b.n	80031f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80031d0:	f7ff fe52 	bl	8002e78 <HAL_RCC_GetPCLK2Freq>
 80031d4:	4602      	mov	r2, r0
 80031d6:	4b0b      	ldr	r3, [pc, #44]	; (8003204 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	0b9b      	lsrs	r3, r3, #14
 80031dc:	f003 0303 	and.w	r3, r3, #3
 80031e0:	3301      	adds	r3, #1
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80031e8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80031ea:	e004      	b.n	80031f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    default:
    {
      break;
 80031ec:	bf00      	nop
 80031ee:	e002      	b.n	80031f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 80031f0:	bf00      	nop
 80031f2:	e000      	b.n	80031f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 80031f4:	bf00      	nop
    }
  }
  return (frequency);
 80031f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	3734      	adds	r7, #52	; 0x34
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd90      	pop	{r4, r7, pc}
 8003200:	08008220 	.word	0x08008220
 8003204:	40021000 	.word	0x40021000
 8003208:	007a1200 	.word	0x007a1200
 800320c:	003d0900 	.word	0x003d0900
 8003210:	aaaaaaab 	.word	0xaaaaaaab

08003214 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b084      	sub	sp, #16
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 800321c:	2300      	movs	r3, #0
 800321e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d101      	bne.n	800322a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e084      	b.n	8003334 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	7c5b      	ldrb	r3, [r3, #17]
 800322e:	b2db      	uxtb	r3, r3
 8003230:	2b00      	cmp	r3, #0
 8003232:	d105      	bne.n	8003240 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2200      	movs	r2, #0
 8003238:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f7fd ff08 	bl	8001050 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2202      	movs	r2, #2
 8003244:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f000 faf4 	bl	8003834 <HAL_RTC_WaitForSynchro>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d004      	beq.n	800325c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2204      	movs	r2, #4
 8003256:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e06b      	b.n	8003334 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	f000 fbad 	bl	80039bc <RTC_EnterInitMode>
 8003262:	4603      	mov	r3, r0
 8003264:	2b00      	cmp	r3, #0
 8003266:	d004      	beq.n	8003272 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2204      	movs	r2, #4
 800326c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e060      	b.n	8003334 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	685a      	ldr	r2, [r3, #4]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f022 0207 	bic.w	r2, r2, #7
 8003280:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d005      	beq.n	8003296 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800328a:	4b2c      	ldr	r3, [pc, #176]	; (800333c <HAL_RTC_Init+0x128>)
 800328c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328e:	4a2b      	ldr	r2, [pc, #172]	; (800333c <HAL_RTC_Init+0x128>)
 8003290:	f023 0301 	bic.w	r3, r3, #1
 8003294:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8003296:	4b29      	ldr	r3, [pc, #164]	; (800333c <HAL_RTC_Init+0x128>)
 8003298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800329a:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	4926      	ldr	r1, [pc, #152]	; (800333c <HAL_RTC_Init+0x128>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b0:	d003      	beq.n	80032ba <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	60fb      	str	r3, [r7, #12]
 80032b8:	e00e      	b.n	80032d8 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80032ba:	2001      	movs	r0, #1
 80032bc:	f7ff fec4 	bl	8003048 <HAL_RCCEx_GetPeriphCLKFreq>
 80032c0:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d104      	bne.n	80032d2 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2204      	movs	r2, #4
 80032cc:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e030      	b.n	8003334 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	3b01      	subs	r3, #1
 80032d6:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f023 010f 	bic.w	r1, r3, #15
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	0c1a      	lsrs	r2, r3, #16
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	430a      	orrs	r2, r1
 80032ec:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	0c1b      	lsrs	r3, r3, #16
 80032f6:	041b      	lsls	r3, r3, #16
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	b291      	uxth	r1, r2
 80032fc:	687a      	ldr	r2, [r7, #4]
 80032fe:	6812      	ldr	r2, [r2, #0]
 8003300:	430b      	orrs	r3, r1
 8003302:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f000 fb81 	bl	8003a0c <RTC_ExitInitMode>
 800330a:	4603      	mov	r3, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d004      	beq.n	800331a <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2204      	movs	r2, #4
 8003314:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e00c      	b.n	8003334 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2201      	movs	r2, #1
 8003324:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2201      	movs	r2, #1
 800332a:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8003332:	2300      	movs	r3, #0
  }
}
 8003334:	4618      	mov	r0, r3
 8003336:	3710      	adds	r7, #16
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	40006c00 	.word	0x40006c00

08003340 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003340:	b590      	push	{r4, r7, lr}
 8003342:	b087      	sub	sp, #28
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 800334c:	2300      	movs	r3, #0
 800334e:	617b      	str	r3, [r7, #20]
 8003350:	2300      	movs	r3, #0
 8003352:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d002      	beq.n	8003360 <HAL_RTC_SetTime+0x20>
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d101      	bne.n	8003364 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e080      	b.n	8003466 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	7c1b      	ldrb	r3, [r3, #16]
 8003368:	2b01      	cmp	r3, #1
 800336a:	d101      	bne.n	8003370 <HAL_RTC_SetTime+0x30>
 800336c:	2302      	movs	r3, #2
 800336e:	e07a      	b.n	8003466 <HAL_RTC_SetTime+0x126>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2201      	movs	r2, #1
 8003374:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2202      	movs	r2, #2
 800337a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d113      	bne.n	80033aa <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	461a      	mov	r2, r3
 8003388:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800338c:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	785b      	ldrb	r3, [r3, #1]
 8003394:	4619      	mov	r1, r3
 8003396:	460b      	mov	r3, r1
 8003398:	011b      	lsls	r3, r3, #4
 800339a:	1a5b      	subs	r3, r3, r1
 800339c:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800339e:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 80033a0:	68ba      	ldr	r2, [r7, #8]
 80033a2:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80033a4:	4413      	add	r3, r2
 80033a6:	617b      	str	r3, [r7, #20]
 80033a8:	e01e      	b.n	80033e8 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	4618      	mov	r0, r3
 80033b0:	f000 fb71 	bl	8003a96 <RTC_Bcd2ToByte>
 80033b4:	4603      	mov	r3, r0
 80033b6:	461a      	mov	r2, r3
 80033b8:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80033bc:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	785b      	ldrb	r3, [r3, #1]
 80033c4:	4618      	mov	r0, r3
 80033c6:	f000 fb66 	bl	8003a96 <RTC_Bcd2ToByte>
 80033ca:	4603      	mov	r3, r0
 80033cc:	461a      	mov	r2, r3
 80033ce:	4613      	mov	r3, r2
 80033d0:	011b      	lsls	r3, r3, #4
 80033d2:	1a9b      	subs	r3, r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80033d6:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	789b      	ldrb	r3, [r3, #2]
 80033dc:	4618      	mov	r0, r3
 80033de:	f000 fb5a 	bl	8003a96 <RTC_Bcd2ToByte>
 80033e2:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80033e4:	4423      	add	r3, r4
 80033e6:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80033e8:	6979      	ldr	r1, [r7, #20]
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f000 fa7f 	bl	80038ee <RTC_WriteTimeCounter>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d007      	beq.n	8003406 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2204      	movs	r2, #4
 80033fa:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2200      	movs	r2, #0
 8003400:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e02f      	b.n	8003466 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	685a      	ldr	r2, [r3, #4]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f022 0205 	bic.w	r2, r2, #5
 8003414:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	f000 fa90 	bl	800393c <RTC_ReadAlarmCounter>
 800341c:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003424:	d018      	beq.n	8003458 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8003426:	693a      	ldr	r2, [r7, #16]
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	429a      	cmp	r2, r3
 800342c:	d214      	bcs.n	8003458 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003434:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003438:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800343a:	6939      	ldr	r1, [r7, #16]
 800343c:	68f8      	ldr	r0, [r7, #12]
 800343e:	f000 fa96 	bl	800396e <RTC_WriteAlarmCounter>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d007      	beq.n	8003458 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2204      	movs	r2, #4
 800344c:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e006      	b.n	8003466 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2201      	movs	r2, #1
 800345c:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8003464:	2300      	movs	r3, #0
  }
}
 8003466:	4618      	mov	r0, r3
 8003468:	371c      	adds	r7, #28
 800346a:	46bd      	mov	sp, r7
 800346c:	bd90      	pop	{r4, r7, pc}
	...

08003470 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b088      	sub	sp, #32
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 800347c:	2300      	movs	r3, #0
 800347e:	61bb      	str	r3, [r7, #24]
 8003480:	2300      	movs	r3, #0
 8003482:	61fb      	str	r3, [r7, #28]
 8003484:	2300      	movs	r3, #0
 8003486:	617b      	str	r3, [r7, #20]
 8003488:	2300      	movs	r3, #0
 800348a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d002      	beq.n	8003498 <HAL_RTC_GetTime+0x28>
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d101      	bne.n	800349c <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e0b5      	b.n	8003608 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	f003 0304 	and.w	r3, r3, #4
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e0ac      	b.n	8003608 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80034ae:	68f8      	ldr	r0, [r7, #12]
 80034b0:	f000 f9ed 	bl	800388e <RTC_ReadTimeCounter>
 80034b4:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80034b6:	69bb      	ldr	r3, [r7, #24]
 80034b8:	4a55      	ldr	r2, [pc, #340]	; (8003610 <HAL_RTC_GetTime+0x1a0>)
 80034ba:	fba2 2303 	umull	r2, r3, r2, r3
 80034be:	0adb      	lsrs	r3, r3, #11
 80034c0:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 80034c2:	69ba      	ldr	r2, [r7, #24]
 80034c4:	4b52      	ldr	r3, [pc, #328]	; (8003610 <HAL_RTC_GetTime+0x1a0>)
 80034c6:	fba3 1302 	umull	r1, r3, r3, r2
 80034ca:	0adb      	lsrs	r3, r3, #11
 80034cc:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80034d0:	fb01 f303 	mul.w	r3, r1, r3
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	4a4f      	ldr	r2, [pc, #316]	; (8003614 <HAL_RTC_GetTime+0x1a4>)
 80034d8:	fba2 2303 	umull	r2, r3, r2, r3
 80034dc:	095b      	lsrs	r3, r3, #5
 80034de:	b2da      	uxtb	r2, r3
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	4a4a      	ldr	r2, [pc, #296]	; (8003610 <HAL_RTC_GetTime+0x1a0>)
 80034e8:	fba2 1203 	umull	r1, r2, r2, r3
 80034ec:	0ad2      	lsrs	r2, r2, #11
 80034ee:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80034f2:	fb01 f202 	mul.w	r2, r1, r2
 80034f6:	1a9a      	subs	r2, r3, r2
 80034f8:	4b46      	ldr	r3, [pc, #280]	; (8003614 <HAL_RTC_GetTime+0x1a4>)
 80034fa:	fba3 1302 	umull	r1, r3, r3, r2
 80034fe:	0959      	lsrs	r1, r3, #5
 8003500:	460b      	mov	r3, r1
 8003502:	011b      	lsls	r3, r3, #4
 8003504:	1a5b      	subs	r3, r3, r1
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	1ad1      	subs	r1, r2, r3
 800350a:	b2ca      	uxtb	r2, r1
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	2b17      	cmp	r3, #23
 8003514:	d955      	bls.n	80035c2 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	4a3f      	ldr	r2, [pc, #252]	; (8003618 <HAL_RTC_GetTime+0x1a8>)
 800351a:	fba2 2303 	umull	r2, r3, r2, r3
 800351e:	091b      	lsrs	r3, r3, #4
 8003520:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8003522:	6939      	ldr	r1, [r7, #16]
 8003524:	4b3c      	ldr	r3, [pc, #240]	; (8003618 <HAL_RTC_GetTime+0x1a8>)
 8003526:	fba3 2301 	umull	r2, r3, r3, r1
 800352a:	091a      	lsrs	r2, r3, #4
 800352c:	4613      	mov	r3, r2
 800352e:	005b      	lsls	r3, r3, #1
 8003530:	4413      	add	r3, r2
 8003532:	00db      	lsls	r3, r3, #3
 8003534:	1aca      	subs	r2, r1, r3
 8003536:	b2d2      	uxtb	r2, r2
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800353c:	68f8      	ldr	r0, [r7, #12]
 800353e:	f000 f9fd 	bl	800393c <RTC_ReadAlarmCounter>
 8003542:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800354a:	d008      	beq.n	800355e <HAL_RTC_GetTime+0xee>
 800354c:	69fa      	ldr	r2, [r7, #28]
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	429a      	cmp	r2, r3
 8003552:	d904      	bls.n	800355e <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8003554:	69fa      	ldr	r2, [r7, #28]
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	61fb      	str	r3, [r7, #28]
 800355c:	e002      	b.n	8003564 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 800355e:	f04f 33ff 	mov.w	r3, #4294967295
 8003562:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	4a2d      	ldr	r2, [pc, #180]	; (800361c <HAL_RTC_GetTime+0x1ac>)
 8003568:	fb02 f303 	mul.w	r3, r2, r3
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003572:	69b9      	ldr	r1, [r7, #24]
 8003574:	68f8      	ldr	r0, [r7, #12]
 8003576:	f000 f9ba 	bl	80038ee <RTC_WriteTimeCounter>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d001      	beq.n	8003584 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e041      	b.n	8003608 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800358a:	d00c      	beq.n	80035a6 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 800358c:	69fa      	ldr	r2, [r7, #28]
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	4413      	add	r3, r2
 8003592:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003594:	69f9      	ldr	r1, [r7, #28]
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f000 f9e9 	bl	800396e <RTC_WriteAlarmCounter>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d00a      	beq.n	80035b8 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e030      	b.n	8003608 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80035a6:	69f9      	ldr	r1, [r7, #28]
 80035a8:	68f8      	ldr	r0, [r7, #12]
 80035aa:	f000 f9e0 	bl	800396e <RTC_WriteAlarmCounter>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d001      	beq.n	80035b8 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e027      	b.n	8003608 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 80035b8:	6979      	ldr	r1, [r7, #20]
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	f000 fa88 	bl	8003ad0 <RTC_DateUpdate>
 80035c0:	e003      	b.n	80035ca <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	b2da      	uxtb	r2, r3
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d01a      	beq.n	8003606 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	781b      	ldrb	r3, [r3, #0]
 80035d4:	4618      	mov	r0, r3
 80035d6:	f000 fa41 	bl	8003a5c <RTC_ByteToBcd2>
 80035da:	4603      	mov	r3, r0
 80035dc:	461a      	mov	r2, r3
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	785b      	ldrb	r3, [r3, #1]
 80035e6:	4618      	mov	r0, r3
 80035e8:	f000 fa38 	bl	8003a5c <RTC_ByteToBcd2>
 80035ec:	4603      	mov	r3, r0
 80035ee:	461a      	mov	r2, r3
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	789b      	ldrb	r3, [r3, #2]
 80035f8:	4618      	mov	r0, r3
 80035fa:	f000 fa2f 	bl	8003a5c <RTC_ByteToBcd2>
 80035fe:	4603      	mov	r3, r0
 8003600:	461a      	mov	r2, r3
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003606:	2300      	movs	r3, #0
}
 8003608:	4618      	mov	r0, r3
 800360a:	3720      	adds	r7, #32
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	91a2b3c5 	.word	0x91a2b3c5
 8003614:	88888889 	.word	0x88888889
 8003618:	aaaaaaab 	.word	0xaaaaaaab
 800361c:	00015180 	.word	0x00015180

08003620 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b088      	sub	sp, #32
 8003624:	af00      	add	r7, sp, #0
 8003626:	60f8      	str	r0, [r7, #12]
 8003628:	60b9      	str	r1, [r7, #8]
 800362a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 800362c:	2300      	movs	r3, #0
 800362e:	61fb      	str	r3, [r7, #28]
 8003630:	2300      	movs	r3, #0
 8003632:	61bb      	str	r3, [r7, #24]
 8003634:	2300      	movs	r3, #0
 8003636:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d002      	beq.n	8003644 <HAL_RTC_SetDate+0x24>
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d101      	bne.n	8003648 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e097      	b.n	8003778 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	7c1b      	ldrb	r3, [r3, #16]
 800364c:	2b01      	cmp	r3, #1
 800364e:	d101      	bne.n	8003654 <HAL_RTC_SetDate+0x34>
 8003650:	2302      	movs	r3, #2
 8003652:	e091      	b.n	8003778 <HAL_RTC_SetDate+0x158>
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2201      	movs	r2, #1
 8003658:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2202      	movs	r2, #2
 800365e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d10c      	bne.n	8003680 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	78da      	ldrb	r2, [r3, #3]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	785a      	ldrb	r2, [r3, #1]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	789a      	ldrb	r2, [r3, #2]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	739a      	strb	r2, [r3, #14]
 800367e:	e01a      	b.n	80036b6 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	78db      	ldrb	r3, [r3, #3]
 8003684:	4618      	mov	r0, r3
 8003686:	f000 fa06 	bl	8003a96 <RTC_Bcd2ToByte>
 800368a:	4603      	mov	r3, r0
 800368c:	461a      	mov	r2, r3
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	785b      	ldrb	r3, [r3, #1]
 8003696:	4618      	mov	r0, r3
 8003698:	f000 f9fd 	bl	8003a96 <RTC_Bcd2ToByte>
 800369c:	4603      	mov	r3, r0
 800369e:	461a      	mov	r2, r3
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	789b      	ldrb	r3, [r3, #2]
 80036a8:	4618      	mov	r0, r3
 80036aa:	f000 f9f4 	bl	8003a96 <RTC_Bcd2ToByte>
 80036ae:	4603      	mov	r3, r0
 80036b0:	461a      	mov	r2, r3
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	7bdb      	ldrb	r3, [r3, #15]
 80036ba:	4618      	mov	r0, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	7b59      	ldrb	r1, [r3, #13]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	7b9b      	ldrb	r3, [r3, #14]
 80036c4:	461a      	mov	r2, r3
 80036c6:	f000 fadf 	bl	8003c88 <RTC_WeekDayNum>
 80036ca:	4603      	mov	r3, r0
 80036cc:	461a      	mov	r2, r3
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	7b1a      	ldrb	r2, [r3, #12]
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80036da:	68f8      	ldr	r0, [r7, #12]
 80036dc:	f000 f8d7 	bl	800388e <RTC_ReadTimeCounter>
 80036e0:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	4a26      	ldr	r2, [pc, #152]	; (8003780 <HAL_RTC_SetDate+0x160>)
 80036e6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ea:	0adb      	lsrs	r3, r3, #11
 80036ec:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	2b18      	cmp	r3, #24
 80036f2:	d93a      	bls.n	800376a <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	4a23      	ldr	r2, [pc, #140]	; (8003784 <HAL_RTC_SetDate+0x164>)
 80036f8:	fba2 2303 	umull	r2, r3, r2, r3
 80036fc:	091b      	lsrs	r3, r3, #4
 80036fe:	4a22      	ldr	r2, [pc, #136]	; (8003788 <HAL_RTC_SetDate+0x168>)
 8003700:	fb02 f303 	mul.w	r3, r2, r3
 8003704:	69fa      	ldr	r2, [r7, #28]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800370a:	69f9      	ldr	r1, [r7, #28]
 800370c:	68f8      	ldr	r0, [r7, #12]
 800370e:	f000 f8ee 	bl	80038ee <RTC_WriteTimeCounter>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d007      	beq.n	8003728 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2204      	movs	r2, #4
 800371c:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2200      	movs	r2, #0
 8003722:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e027      	b.n	8003778 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003728:	68f8      	ldr	r0, [r7, #12]
 800372a:	f000 f907 	bl	800393c <RTC_ReadAlarmCounter>
 800372e:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003736:	d018      	beq.n	800376a <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8003738:	69ba      	ldr	r2, [r7, #24]
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	429a      	cmp	r2, r3
 800373e:	d214      	bcs.n	800376a <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003740:	69bb      	ldr	r3, [r7, #24]
 8003742:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003746:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800374a:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800374c:	69b9      	ldr	r1, [r7, #24]
 800374e:	68f8      	ldr	r0, [r7, #12]
 8003750:	f000 f90d 	bl	800396e <RTC_WriteAlarmCounter>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d007      	beq.n	800376a <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2204      	movs	r2, #4
 800375e:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2200      	movs	r2, #0
 8003764:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e006      	b.n	8003778 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2201      	movs	r2, #1
 800376e:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003776:	2300      	movs	r3, #0
}
 8003778:	4618      	mov	r0, r3
 800377a:	3720      	adds	r7, #32
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	91a2b3c5 	.word	0x91a2b3c5
 8003784:	aaaaaaab 	.word	0xaaaaaaab
 8003788:	00015180 	.word	0x00015180

0800378c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b086      	sub	sp, #24
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8003798:	f107 0314 	add.w	r3, r7, #20
 800379c:	2100      	movs	r1, #0
 800379e:	460a      	mov	r2, r1
 80037a0:	801a      	strh	r2, [r3, #0]
 80037a2:	460a      	mov	r2, r1
 80037a4:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d002      	beq.n	80037b2 <HAL_RTC_GetDate+0x26>
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e03a      	b.n	800382c <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 80037b6:	f107 0314 	add.w	r3, r7, #20
 80037ba:	2200      	movs	r2, #0
 80037bc:	4619      	mov	r1, r3
 80037be:	68f8      	ldr	r0, [r7, #12]
 80037c0:	f7ff fe56 	bl	8003470 <HAL_RTC_GetTime>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d001      	beq.n	80037ce <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e02e      	b.n	800382c <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	7b1a      	ldrb	r2, [r3, #12]
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	7bda      	ldrb	r2, [r3, #15]
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	7b5a      	ldrb	r2, [r3, #13]
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	7b9a      	ldrb	r2, [r3, #14]
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d01a      	beq.n	800382a <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	78db      	ldrb	r3, [r3, #3]
 80037f8:	4618      	mov	r0, r3
 80037fa:	f000 f92f 	bl	8003a5c <RTC_ByteToBcd2>
 80037fe:	4603      	mov	r3, r0
 8003800:	461a      	mov	r2, r3
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	785b      	ldrb	r3, [r3, #1]
 800380a:	4618      	mov	r0, r3
 800380c:	f000 f926 	bl	8003a5c <RTC_ByteToBcd2>
 8003810:	4603      	mov	r3, r0
 8003812:	461a      	mov	r2, r3
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	789b      	ldrb	r3, [r3, #2]
 800381c:	4618      	mov	r0, r3
 800381e:	f000 f91d 	bl	8003a5c <RTC_ByteToBcd2>
 8003822:	4603      	mov	r3, r0
 8003824:	461a      	mov	r2, r3
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800382a:	2300      	movs	r3, #0
}
 800382c:	4618      	mov	r0, r3
 800382e:	3718      	adds	r7, #24
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}

08003834 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800383c:	2300      	movs	r3, #0
 800383e:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d101      	bne.n	800384a <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e01d      	b.n	8003886 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	685a      	ldr	r2, [r3, #4]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f022 0208 	bic.w	r2, r2, #8
 8003858:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800385a:	f7fd febb 	bl	80015d4 <HAL_GetTick>
 800385e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003860:	e009      	b.n	8003876 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003862:	f7fd feb7 	bl	80015d4 <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003870:	d901      	bls.n	8003876 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e007      	b.n	8003886 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	f003 0308 	and.w	r3, r3, #8
 8003880:	2b00      	cmp	r3, #0
 8003882:	d0ee      	beq.n	8003862 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8003884:	2300      	movs	r3, #0
}
 8003886:	4618      	mov	r0, r3
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}

0800388e <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800388e:	b480      	push	{r7}
 8003890:	b087      	sub	sp, #28
 8003892:	af00      	add	r7, sp, #0
 8003894:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8003896:	2300      	movs	r3, #0
 8003898:	827b      	strh	r3, [r7, #18]
 800389a:	2300      	movs	r3, #0
 800389c:	823b      	strh	r3, [r7, #16]
 800389e:	2300      	movs	r3, #0
 80038a0:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80038a2:	2300      	movs	r3, #0
 80038a4:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	69db      	ldr	r3, [r3, #28]
 80038b4:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 80038be:	8a7a      	ldrh	r2, [r7, #18]
 80038c0:	8a3b      	ldrh	r3, [r7, #16]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d008      	beq.n	80038d8 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80038c6:	8a3b      	ldrh	r3, [r7, #16]
 80038c8:	041a      	lsls	r2, r3, #16
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	69db      	ldr	r3, [r3, #28]
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	4313      	orrs	r3, r2
 80038d4:	617b      	str	r3, [r7, #20]
 80038d6:	e004      	b.n	80038e2 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 80038d8:	8a7b      	ldrh	r3, [r7, #18]
 80038da:	041a      	lsls	r2, r3, #16
 80038dc:	89fb      	ldrh	r3, [r7, #14]
 80038de:	4313      	orrs	r3, r2
 80038e0:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 80038e2:	697b      	ldr	r3, [r7, #20]
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	371c      	adds	r7, #28
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bc80      	pop	{r7}
 80038ec:	4770      	bx	lr

080038ee <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 80038ee:	b580      	push	{r7, lr}
 80038f0:	b084      	sub	sp, #16
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
 80038f6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038f8:	2300      	movs	r3, #0
 80038fa:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f000 f85d 	bl	80039bc <RTC_EnterInitMode>
 8003902:	4603      	mov	r3, r0
 8003904:	2b00      	cmp	r3, #0
 8003906:	d002      	beq.n	800390e <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	73fb      	strb	r3, [r7, #15]
 800390c:	e011      	b.n	8003932 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	683a      	ldr	r2, [r7, #0]
 8003914:	0c12      	lsrs	r2, r2, #16
 8003916:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	683a      	ldr	r2, [r7, #0]
 800391e:	b292      	uxth	r2, r2
 8003920:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 f872 	bl	8003a0c <RTC_ExitInitMode>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d001      	beq.n	8003932 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003932:	7bfb      	ldrb	r3, [r7, #15]
}
 8003934:	4618      	mov	r0, r3
 8003936:	3710      	adds	r7, #16
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}

0800393c <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 800393c:	b480      	push	{r7}
 800393e:	b085      	sub	sp, #20
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8003944:	2300      	movs	r3, #0
 8003946:	81fb      	strh	r3, [r7, #14]
 8003948:	2300      	movs	r3, #0
 800394a:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800395a:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800395c:	89fb      	ldrh	r3, [r7, #14]
 800395e:	041a      	lsls	r2, r3, #16
 8003960:	89bb      	ldrh	r3, [r7, #12]
 8003962:	4313      	orrs	r3, r2
}
 8003964:	4618      	mov	r0, r3
 8003966:	3714      	adds	r7, #20
 8003968:	46bd      	mov	sp, r7
 800396a:	bc80      	pop	{r7}
 800396c:	4770      	bx	lr

0800396e <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800396e:	b580      	push	{r7, lr}
 8003970:	b084      	sub	sp, #16
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
 8003976:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003978:	2300      	movs	r3, #0
 800397a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f000 f81d 	bl	80039bc <RTC_EnterInitMode>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d002      	beq.n	800398e <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	73fb      	strb	r3, [r7, #15]
 800398c:	e011      	b.n	80039b2 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	683a      	ldr	r2, [r7, #0]
 8003994:	0c12      	lsrs	r2, r2, #16
 8003996:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	683a      	ldr	r2, [r7, #0]
 800399e:	b292      	uxth	r2, r2
 80039a0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f000 f832 	bl	8003a0c <RTC_ExitInitMode>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d001      	beq.n	80039b2 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80039b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3710      	adds	r7, #16
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039c4:	2300      	movs	r3, #0
 80039c6:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80039c8:	f7fd fe04 	bl	80015d4 <HAL_GetTick>
 80039cc:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80039ce:	e009      	b.n	80039e4 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80039d0:	f7fd fe00 	bl	80015d4 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039de:	d901      	bls.n	80039e4 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80039e0:	2303      	movs	r3, #3
 80039e2:	e00f      	b.n	8003a04 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f003 0320 	and.w	r3, r3, #32
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d0ee      	beq.n	80039d0 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	685a      	ldr	r2, [r3, #4]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f042 0210 	orr.w	r2, r2, #16
 8003a00:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3710      	adds	r7, #16
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a14:	2300      	movs	r3, #0
 8003a16:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	685a      	ldr	r2, [r3, #4]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f022 0210 	bic.w	r2, r2, #16
 8003a26:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8003a28:	f7fd fdd4 	bl	80015d4 <HAL_GetTick>
 8003a2c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003a2e:	e009      	b.n	8003a44 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003a30:	f7fd fdd0 	bl	80015d4 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a3e:	d901      	bls.n	8003a44 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e007      	b.n	8003a54 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	f003 0320 	and.w	r3, r3, #32
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d0ee      	beq.n	8003a30 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8003a52:	2300      	movs	r3, #0
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3710      	adds	r7, #16
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b085      	sub	sp, #20
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	4603      	mov	r3, r0
 8003a64:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003a66:	2300      	movs	r3, #0
 8003a68:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8003a6a:	e005      	b.n	8003a78 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	3301      	adds	r3, #1
 8003a70:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8003a72:	79fb      	ldrb	r3, [r7, #7]
 8003a74:	3b0a      	subs	r3, #10
 8003a76:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8003a78:	79fb      	ldrb	r3, [r7, #7]
 8003a7a:	2b09      	cmp	r3, #9
 8003a7c:	d8f6      	bhi.n	8003a6c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	011b      	lsls	r3, r3, #4
 8003a84:	b2da      	uxtb	r2, r3
 8003a86:	79fb      	ldrb	r3, [r7, #7]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	b2db      	uxtb	r3, r3
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3714      	adds	r7, #20
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bc80      	pop	{r7}
 8003a94:	4770      	bx	lr

08003a96 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003a96:	b480      	push	{r7}
 8003a98:	b085      	sub	sp, #20
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8003aa4:	79fb      	ldrb	r3, [r7, #7]
 8003aa6:	091b      	lsrs	r3, r3, #4
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	461a      	mov	r2, r3
 8003aac:	4613      	mov	r3, r2
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	4413      	add	r3, r2
 8003ab2:	005b      	lsls	r3, r3, #1
 8003ab4:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8003ab6:	79fb      	ldrb	r3, [r7, #7]
 8003ab8:	f003 030f 	and.w	r3, r3, #15
 8003abc:	b2da      	uxtb	r2, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	4413      	add	r3, r2
 8003ac4:	b2db      	uxtb	r3, r3
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3714      	adds	r7, #20
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bc80      	pop	{r7}
 8003ace:	4770      	bx	lr

08003ad0 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b086      	sub	sp, #24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8003ada:	2300      	movs	r3, #0
 8003adc:	617b      	str	r3, [r7, #20]
 8003ade:	2300      	movs	r3, #0
 8003ae0:	613b      	str	r3, [r7, #16]
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	7bdb      	ldrb	r3, [r3, #15]
 8003aee:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	7b5b      	ldrb	r3, [r3, #13]
 8003af4:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	7b9b      	ldrb	r3, [r3, #14]
 8003afa:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8003afc:	2300      	movs	r3, #0
 8003afe:	60bb      	str	r3, [r7, #8]
 8003b00:	e06f      	b.n	8003be2 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d011      	beq.n	8003b2c <RTC_DateUpdate+0x5c>
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	2b03      	cmp	r3, #3
 8003b0c:	d00e      	beq.n	8003b2c <RTC_DateUpdate+0x5c>
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	2b05      	cmp	r3, #5
 8003b12:	d00b      	beq.n	8003b2c <RTC_DateUpdate+0x5c>
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	2b07      	cmp	r3, #7
 8003b18:	d008      	beq.n	8003b2c <RTC_DateUpdate+0x5c>
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	2b08      	cmp	r3, #8
 8003b1e:	d005      	beq.n	8003b2c <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	2b0a      	cmp	r3, #10
 8003b24:	d002      	beq.n	8003b2c <RTC_DateUpdate+0x5c>
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	2b0c      	cmp	r3, #12
 8003b2a:	d117      	bne.n	8003b5c <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2b1e      	cmp	r3, #30
 8003b30:	d803      	bhi.n	8003b3a <RTC_DateUpdate+0x6a>
      {
        day++;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	3301      	adds	r3, #1
 8003b36:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8003b38:	e050      	b.n	8003bdc <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	2b0c      	cmp	r3, #12
 8003b3e:	d005      	beq.n	8003b4c <RTC_DateUpdate+0x7c>
        {
          month++;
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	3301      	adds	r3, #1
 8003b44:	613b      	str	r3, [r7, #16]
          day = 1U;
 8003b46:	2301      	movs	r3, #1
 8003b48:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8003b4a:	e047      	b.n	8003bdc <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	613b      	str	r3, [r7, #16]
          day = 1U;
 8003b50:	2301      	movs	r3, #1
 8003b52:	60fb      	str	r3, [r7, #12]
          year++;
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	3301      	adds	r3, #1
 8003b58:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8003b5a:	e03f      	b.n	8003bdc <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	2b04      	cmp	r3, #4
 8003b60:	d008      	beq.n	8003b74 <RTC_DateUpdate+0xa4>
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	2b06      	cmp	r3, #6
 8003b66:	d005      	beq.n	8003b74 <RTC_DateUpdate+0xa4>
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	2b09      	cmp	r3, #9
 8003b6c:	d002      	beq.n	8003b74 <RTC_DateUpdate+0xa4>
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	2b0b      	cmp	r3, #11
 8003b72:	d10c      	bne.n	8003b8e <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2b1d      	cmp	r3, #29
 8003b78:	d803      	bhi.n	8003b82 <RTC_DateUpdate+0xb2>
      {
        day++;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8003b80:	e02c      	b.n	8003bdc <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	3301      	adds	r3, #1
 8003b86:	613b      	str	r3, [r7, #16]
        day = 1U;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8003b8c:	e026      	b.n	8003bdc <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d123      	bne.n	8003bdc <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2b1b      	cmp	r3, #27
 8003b98:	d803      	bhi.n	8003ba2 <RTC_DateUpdate+0xd2>
      {
        day++;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	3301      	adds	r3, #1
 8003b9e:	60fb      	str	r3, [r7, #12]
 8003ba0:	e01c      	b.n	8003bdc <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2b1c      	cmp	r3, #28
 8003ba6:	d111      	bne.n	8003bcc <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	4618      	mov	r0, r3
 8003bae:	f000 f839 	bl	8003c24 <RTC_IsLeapYear>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d003      	beq.n	8003bc0 <RTC_DateUpdate+0xf0>
        {
          day++;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	3301      	adds	r3, #1
 8003bbc:	60fb      	str	r3, [r7, #12]
 8003bbe:	e00d      	b.n	8003bdc <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	613b      	str	r3, [r7, #16]
          day = 1U;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	60fb      	str	r3, [r7, #12]
 8003bca:	e007      	b.n	8003bdc <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2b1d      	cmp	r3, #29
 8003bd0:	d104      	bne.n	8003bdc <RTC_DateUpdate+0x10c>
      {
        month++;
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	3301      	adds	r3, #1
 8003bd6:	613b      	str	r3, [r7, #16]
        day = 1U;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	3301      	adds	r3, #1
 8003be0:	60bb      	str	r3, [r7, #8]
 8003be2:	68ba      	ldr	r2, [r7, #8]
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d38b      	bcc.n	8003b02 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	b2da      	uxtb	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	b2da      	uxtb	r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	b2da      	uxtb	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	68fa      	ldr	r2, [r7, #12]
 8003c08:	b2d2      	uxtb	r2, r2
 8003c0a:	4619      	mov	r1, r3
 8003c0c:	6978      	ldr	r0, [r7, #20]
 8003c0e:	f000 f83b 	bl	8003c88 <RTC_WeekDayNum>
 8003c12:	4603      	mov	r3, r0
 8003c14:	461a      	mov	r2, r3
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	731a      	strb	r2, [r3, #12]
}
 8003c1a:	bf00      	nop
 8003c1c:	3718      	adds	r7, #24
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
	...

08003c24 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b083      	sub	sp, #12
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8003c2e:	88fb      	ldrh	r3, [r7, #6]
 8003c30:	f003 0303 	and.w	r3, r3, #3
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d001      	beq.n	8003c3e <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	e01d      	b.n	8003c7a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8003c3e:	88fb      	ldrh	r3, [r7, #6]
 8003c40:	4a10      	ldr	r2, [pc, #64]	; (8003c84 <RTC_IsLeapYear+0x60>)
 8003c42:	fba2 1203 	umull	r1, r2, r2, r3
 8003c46:	0952      	lsrs	r2, r2, #5
 8003c48:	2164      	movs	r1, #100	; 0x64
 8003c4a:	fb01 f202 	mul.w	r2, r1, r2
 8003c4e:	1a9b      	subs	r3, r3, r2
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d001      	beq.n	8003c5a <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e00f      	b.n	8003c7a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8003c5a:	88fb      	ldrh	r3, [r7, #6]
 8003c5c:	4a09      	ldr	r2, [pc, #36]	; (8003c84 <RTC_IsLeapYear+0x60>)
 8003c5e:	fba2 1203 	umull	r1, r2, r2, r3
 8003c62:	09d2      	lsrs	r2, r2, #7
 8003c64:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8003c68:	fb01 f202 	mul.w	r2, r1, r2
 8003c6c:	1a9b      	subs	r3, r3, r2
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d101      	bne.n	8003c78 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e000      	b.n	8003c7a <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8003c78:	2300      	movs	r3, #0
  }
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	370c      	adds	r7, #12
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bc80      	pop	{r7}
 8003c82:	4770      	bx	lr
 8003c84:	51eb851f 	.word	0x51eb851f

08003c88 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b085      	sub	sp, #20
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	460b      	mov	r3, r1
 8003c92:	70fb      	strb	r3, [r7, #3]
 8003c94:	4613      	mov	r3, r2
 8003c96:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	60bb      	str	r3, [r7, #8]
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8003ca6:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8003ca8:	78fb      	ldrb	r3, [r7, #3]
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d82d      	bhi.n	8003d0a <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8003cae:	78fa      	ldrb	r2, [r7, #3]
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	005b      	lsls	r3, r3, #1
 8003cb4:	4413      	add	r3, r2
 8003cb6:	00db      	lsls	r3, r3, #3
 8003cb8:	1a9b      	subs	r3, r3, r2
 8003cba:	4a2c      	ldr	r2, [pc, #176]	; (8003d6c <RTC_WeekDayNum+0xe4>)
 8003cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8003cc0:	085a      	lsrs	r2, r3, #1
 8003cc2:	78bb      	ldrb	r3, [r7, #2]
 8003cc4:	441a      	add	r2, r3
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	441a      	add	r2, r3
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	3b01      	subs	r3, #1
 8003cce:	089b      	lsrs	r3, r3, #2
 8003cd0:	441a      	add	r2, r3
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	3b01      	subs	r3, #1
 8003cd6:	4926      	ldr	r1, [pc, #152]	; (8003d70 <RTC_WeekDayNum+0xe8>)
 8003cd8:	fba1 1303 	umull	r1, r3, r1, r3
 8003cdc:	095b      	lsrs	r3, r3, #5
 8003cde:	1ad2      	subs	r2, r2, r3
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	3b01      	subs	r3, #1
 8003ce4:	4922      	ldr	r1, [pc, #136]	; (8003d70 <RTC_WeekDayNum+0xe8>)
 8003ce6:	fba1 1303 	umull	r1, r3, r1, r3
 8003cea:	09db      	lsrs	r3, r3, #7
 8003cec:	4413      	add	r3, r2
 8003cee:	1d1a      	adds	r2, r3, #4
 8003cf0:	4b20      	ldr	r3, [pc, #128]	; (8003d74 <RTC_WeekDayNum+0xec>)
 8003cf2:	fba3 1302 	umull	r1, r3, r3, r2
 8003cf6:	1ad1      	subs	r1, r2, r3
 8003cf8:	0849      	lsrs	r1, r1, #1
 8003cfa:	440b      	add	r3, r1
 8003cfc:	0899      	lsrs	r1, r3, #2
 8003cfe:	460b      	mov	r3, r1
 8003d00:	00db      	lsls	r3, r3, #3
 8003d02:	1a5b      	subs	r3, r3, r1
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	60fb      	str	r3, [r7, #12]
 8003d08:	e029      	b.n	8003d5e <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8003d0a:	78fa      	ldrb	r2, [r7, #3]
 8003d0c:	4613      	mov	r3, r2
 8003d0e:	005b      	lsls	r3, r3, #1
 8003d10:	4413      	add	r3, r2
 8003d12:	00db      	lsls	r3, r3, #3
 8003d14:	1a9b      	subs	r3, r3, r2
 8003d16:	4a15      	ldr	r2, [pc, #84]	; (8003d6c <RTC_WeekDayNum+0xe4>)
 8003d18:	fba2 2303 	umull	r2, r3, r2, r3
 8003d1c:	085a      	lsrs	r2, r3, #1
 8003d1e:	78bb      	ldrb	r3, [r7, #2]
 8003d20:	441a      	add	r2, r3
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	441a      	add	r2, r3
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	089b      	lsrs	r3, r3, #2
 8003d2a:	441a      	add	r2, r3
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	4910      	ldr	r1, [pc, #64]	; (8003d70 <RTC_WeekDayNum+0xe8>)
 8003d30:	fba1 1303 	umull	r1, r3, r1, r3
 8003d34:	095b      	lsrs	r3, r3, #5
 8003d36:	1ad2      	subs	r2, r2, r3
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	490d      	ldr	r1, [pc, #52]	; (8003d70 <RTC_WeekDayNum+0xe8>)
 8003d3c:	fba1 1303 	umull	r1, r3, r1, r3
 8003d40:	09db      	lsrs	r3, r3, #7
 8003d42:	4413      	add	r3, r2
 8003d44:	1c9a      	adds	r2, r3, #2
 8003d46:	4b0b      	ldr	r3, [pc, #44]	; (8003d74 <RTC_WeekDayNum+0xec>)
 8003d48:	fba3 1302 	umull	r1, r3, r3, r2
 8003d4c:	1ad1      	subs	r1, r2, r3
 8003d4e:	0849      	lsrs	r1, r1, #1
 8003d50:	440b      	add	r3, r1
 8003d52:	0899      	lsrs	r1, r3, #2
 8003d54:	460b      	mov	r3, r1
 8003d56:	00db      	lsls	r3, r3, #3
 8003d58:	1a5b      	subs	r3, r3, r1
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	b2db      	uxtb	r3, r3
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3714      	adds	r7, #20
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bc80      	pop	{r7}
 8003d6a:	4770      	bx	lr
 8003d6c:	38e38e39 	.word	0x38e38e39
 8003d70:	51eb851f 	.word	0x51eb851f
 8003d74:	24924925 	.word	0x24924925

08003d78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d101      	bne.n	8003d8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e04c      	b.n	8003e24 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d111      	bne.n	8003dba <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 fffa 	bl	8004d98 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d102      	bne.n	8003db2 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	4a1f      	ldr	r2, [pc, #124]	; (8003e2c <HAL_TIM_Base_Init+0xb4>)
 8003db0:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2202      	movs	r2, #2
 8003dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	3304      	adds	r3, #4
 8003dca:	4619      	mov	r1, r3
 8003dcc:	4610      	mov	r0, r2
 8003dce:	f000 fd03 	bl	80047d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2201      	movs	r2, #1
 8003dde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2201      	movs	r2, #1
 8003de6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2201      	movs	r2, #1
 8003dee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2201      	movs	r2, #1
 8003df6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2201      	movs	r2, #1
 8003e16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3708      	adds	r7, #8
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	08001099 	.word	0x08001099

08003e30 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b085      	sub	sp, #20
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d001      	beq.n	8003e48 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e03c      	b.n	8003ec2 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a1d      	ldr	r2, [pc, #116]	; (8003ecc <HAL_TIM_Base_Start+0x9c>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d018      	beq.n	8003e8c <HAL_TIM_Base_Start+0x5c>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a1c      	ldr	r2, [pc, #112]	; (8003ed0 <HAL_TIM_Base_Start+0xa0>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d013      	beq.n	8003e8c <HAL_TIM_Base_Start+0x5c>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e6c:	d00e      	beq.n	8003e8c <HAL_TIM_Base_Start+0x5c>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a18      	ldr	r2, [pc, #96]	; (8003ed4 <HAL_TIM_Base_Start+0xa4>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d009      	beq.n	8003e8c <HAL_TIM_Base_Start+0x5c>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a16      	ldr	r2, [pc, #88]	; (8003ed8 <HAL_TIM_Base_Start+0xa8>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d004      	beq.n	8003e8c <HAL_TIM_Base_Start+0x5c>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a15      	ldr	r2, [pc, #84]	; (8003edc <HAL_TIM_Base_Start+0xac>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d111      	bne.n	8003eb0 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	f003 0307 	and.w	r3, r3, #7
 8003e96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2b06      	cmp	r3, #6
 8003e9c:	d010      	beq.n	8003ec0 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f042 0201 	orr.w	r2, r2, #1
 8003eac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eae:	e007      	b.n	8003ec0 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f042 0201 	orr.w	r2, r2, #1
 8003ebe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3714      	adds	r7, #20
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bc80      	pop	{r7}
 8003eca:	4770      	bx	lr
 8003ecc:	40012c00 	.word	0x40012c00
 8003ed0:	40013400 	.word	0x40013400
 8003ed4:	40000400 	.word	0x40000400
 8003ed8:	40000800 	.word	0x40000800
 8003edc:	40000c00 	.word	0x40000c00

08003ee0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b085      	sub	sp, #20
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d001      	beq.n	8003ef8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e044      	b.n	8003f82 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2202      	movs	r2, #2
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	68da      	ldr	r2, [r3, #12]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f042 0201 	orr.w	r2, r2, #1
 8003f0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a1d      	ldr	r2, [pc, #116]	; (8003f8c <HAL_TIM_Base_Start_IT+0xac>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d018      	beq.n	8003f4c <HAL_TIM_Base_Start_IT+0x6c>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a1c      	ldr	r2, [pc, #112]	; (8003f90 <HAL_TIM_Base_Start_IT+0xb0>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d013      	beq.n	8003f4c <HAL_TIM_Base_Start_IT+0x6c>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f2c:	d00e      	beq.n	8003f4c <HAL_TIM_Base_Start_IT+0x6c>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a18      	ldr	r2, [pc, #96]	; (8003f94 <HAL_TIM_Base_Start_IT+0xb4>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d009      	beq.n	8003f4c <HAL_TIM_Base_Start_IT+0x6c>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a16      	ldr	r2, [pc, #88]	; (8003f98 <HAL_TIM_Base_Start_IT+0xb8>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d004      	beq.n	8003f4c <HAL_TIM_Base_Start_IT+0x6c>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a15      	ldr	r2, [pc, #84]	; (8003f9c <HAL_TIM_Base_Start_IT+0xbc>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d111      	bne.n	8003f70 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f003 0307 	and.w	r3, r3, #7
 8003f56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2b06      	cmp	r3, #6
 8003f5c:	d010      	beq.n	8003f80 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f042 0201 	orr.w	r2, r2, #1
 8003f6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f6e:	e007      	b.n	8003f80 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f042 0201 	orr.w	r2, r2, #1
 8003f7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3714      	adds	r7, #20
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bc80      	pop	{r7}
 8003f8a:	4770      	bx	lr
 8003f8c:	40012c00 	.word	0x40012c00
 8003f90:	40013400 	.word	0x40013400
 8003f94:	40000400 	.word	0x40000400
 8003f98:	40000800 	.word	0x40000800
 8003f9c:	40000c00 	.word	0x40000c00

08003fa0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d101      	bne.n	8003fb2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e04c      	b.n	800404c <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d111      	bne.n	8003fe2 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 fee6 	bl	8004d98 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d102      	bne.n	8003fda <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	4a1f      	ldr	r2, [pc, #124]	; (8004054 <HAL_TIM_PWM_Init+0xb4>)
 8003fd8:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2202      	movs	r2, #2
 8003fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	3304      	adds	r3, #4
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	4610      	mov	r0, r2
 8003ff6:	f000 fbef 	bl	80047d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2201      	movs	r2, #1
 800400e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2201      	movs	r2, #1
 8004016:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2201      	movs	r2, #1
 800401e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2201      	movs	r2, #1
 800402e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2201      	movs	r2, #1
 8004036:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2201      	movs	r2, #1
 800403e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2201      	movs	r2, #1
 8004046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3708      	adds	r7, #8
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	08004059 	.word	0x08004059

08004058 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004058:	b480      	push	{r7}
 800405a:	b083      	sub	sp, #12
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004060:	bf00      	nop
 8004062:	370c      	adds	r7, #12
 8004064:	46bd      	mov	sp, r7
 8004066:	bc80      	pop	{r7}
 8004068:	4770      	bx	lr
	...

0800406c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d109      	bne.n	8004090 <HAL_TIM_PWM_Start+0x24>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004082:	b2db      	uxtb	r3, r3
 8004084:	2b01      	cmp	r3, #1
 8004086:	bf14      	ite	ne
 8004088:	2301      	movne	r3, #1
 800408a:	2300      	moveq	r3, #0
 800408c:	b2db      	uxtb	r3, r3
 800408e:	e022      	b.n	80040d6 <HAL_TIM_PWM_Start+0x6a>
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	2b04      	cmp	r3, #4
 8004094:	d109      	bne.n	80040aa <HAL_TIM_PWM_Start+0x3e>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b01      	cmp	r3, #1
 80040a0:	bf14      	ite	ne
 80040a2:	2301      	movne	r3, #1
 80040a4:	2300      	moveq	r3, #0
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	e015      	b.n	80040d6 <HAL_TIM_PWM_Start+0x6a>
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	2b08      	cmp	r3, #8
 80040ae:	d109      	bne.n	80040c4 <HAL_TIM_PWM_Start+0x58>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	bf14      	ite	ne
 80040bc:	2301      	movne	r3, #1
 80040be:	2300      	moveq	r3, #0
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	e008      	b.n	80040d6 <HAL_TIM_PWM_Start+0x6a>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	bf14      	ite	ne
 80040d0:	2301      	movne	r3, #1
 80040d2:	2300      	moveq	r3, #0
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d001      	beq.n	80040de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e072      	b.n	80041c4 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d104      	bne.n	80040ee <HAL_TIM_PWM_Start+0x82>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2202      	movs	r2, #2
 80040e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040ec:	e013      	b.n	8004116 <HAL_TIM_PWM_Start+0xaa>
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	2b04      	cmp	r3, #4
 80040f2:	d104      	bne.n	80040fe <HAL_TIM_PWM_Start+0x92>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2202      	movs	r2, #2
 80040f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040fc:	e00b      	b.n	8004116 <HAL_TIM_PWM_Start+0xaa>
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	2b08      	cmp	r3, #8
 8004102:	d104      	bne.n	800410e <HAL_TIM_PWM_Start+0xa2>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2202      	movs	r2, #2
 8004108:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800410c:	e003      	b.n	8004116 <HAL_TIM_PWM_Start+0xaa>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2202      	movs	r2, #2
 8004112:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	2201      	movs	r2, #1
 800411c:	6839      	ldr	r1, [r7, #0]
 800411e:	4618      	mov	r0, r3
 8004120:	f000 fe16 	bl	8004d50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a28      	ldr	r2, [pc, #160]	; (80041cc <HAL_TIM_PWM_Start+0x160>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d004      	beq.n	8004138 <HAL_TIM_PWM_Start+0xcc>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a27      	ldr	r2, [pc, #156]	; (80041d0 <HAL_TIM_PWM_Start+0x164>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d101      	bne.n	800413c <HAL_TIM_PWM_Start+0xd0>
 8004138:	2301      	movs	r3, #1
 800413a:	e000      	b.n	800413e <HAL_TIM_PWM_Start+0xd2>
 800413c:	2300      	movs	r3, #0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d007      	beq.n	8004152 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004150:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a1d      	ldr	r2, [pc, #116]	; (80041cc <HAL_TIM_PWM_Start+0x160>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d018      	beq.n	800418e <HAL_TIM_PWM_Start+0x122>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a1b      	ldr	r2, [pc, #108]	; (80041d0 <HAL_TIM_PWM_Start+0x164>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d013      	beq.n	800418e <HAL_TIM_PWM_Start+0x122>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800416e:	d00e      	beq.n	800418e <HAL_TIM_PWM_Start+0x122>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a17      	ldr	r2, [pc, #92]	; (80041d4 <HAL_TIM_PWM_Start+0x168>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d009      	beq.n	800418e <HAL_TIM_PWM_Start+0x122>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a16      	ldr	r2, [pc, #88]	; (80041d8 <HAL_TIM_PWM_Start+0x16c>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d004      	beq.n	800418e <HAL_TIM_PWM_Start+0x122>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a14      	ldr	r2, [pc, #80]	; (80041dc <HAL_TIM_PWM_Start+0x170>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d111      	bne.n	80041b2 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f003 0307 	and.w	r3, r3, #7
 8004198:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2b06      	cmp	r3, #6
 800419e:	d010      	beq.n	80041c2 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f042 0201 	orr.w	r2, r2, #1
 80041ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041b0:	e007      	b.n	80041c2 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f042 0201 	orr.w	r2, r2, #1
 80041c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041c2:	2300      	movs	r3, #0
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	3710      	adds	r7, #16
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	40012c00 	.word	0x40012c00
 80041d0:	40013400 	.word	0x40013400
 80041d4:	40000400 	.word	0x40000400
 80041d8:	40000800 	.word	0x40000800
 80041dc:	40000c00 	.word	0x40000c00

080041e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d128      	bne.n	8004248 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	f003 0302 	and.w	r3, r3, #2
 8004200:	2b02      	cmp	r3, #2
 8004202:	d121      	bne.n	8004248 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f06f 0202 	mvn.w	r2, #2
 800420c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2201      	movs	r2, #1
 8004212:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	699b      	ldr	r3, [r3, #24]
 800421a:	f003 0303 	and.w	r3, r3, #3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d005      	beq.n	800422e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	4798      	blx	r3
 800422c:	e009      	b.n	8004242 <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	691b      	ldr	r3, [r3, #16]
 800424e:	f003 0304 	and.w	r3, r3, #4
 8004252:	2b04      	cmp	r3, #4
 8004254:	d128      	bne.n	80042a8 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	f003 0304 	and.w	r3, r3, #4
 8004260:	2b04      	cmp	r3, #4
 8004262:	d121      	bne.n	80042a8 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f06f 0204 	mvn.w	r2, #4
 800426c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2202      	movs	r2, #2
 8004272:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	699b      	ldr	r3, [r3, #24]
 800427a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800427e:	2b00      	cmp	r3, #0
 8004280:	d005      	beq.n	800428e <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	4798      	blx	r3
 800428c:	e009      	b.n	80042a2 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	f003 0308 	and.w	r3, r3, #8
 80042b2:	2b08      	cmp	r3, #8
 80042b4:	d128      	bne.n	8004308 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	f003 0308 	and.w	r3, r3, #8
 80042c0:	2b08      	cmp	r3, #8
 80042c2:	d121      	bne.n	8004308 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f06f 0208 	mvn.w	r2, #8
 80042cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2204      	movs	r2, #4
 80042d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	69db      	ldr	r3, [r3, #28]
 80042da:	f003 0303 	and.w	r3, r3, #3
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d005      	beq.n	80042ee <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	4798      	blx	r3
 80042ec:	e009      	b.n	8004302 <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	f003 0310 	and.w	r3, r3, #16
 8004312:	2b10      	cmp	r3, #16
 8004314:	d128      	bne.n	8004368 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	f003 0310 	and.w	r3, r3, #16
 8004320:	2b10      	cmp	r3, #16
 8004322:	d121      	bne.n	8004368 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f06f 0210 	mvn.w	r2, #16
 800432c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2208      	movs	r2, #8
 8004332:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	69db      	ldr	r3, [r3, #28]
 800433a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800433e:	2b00      	cmp	r3, #0
 8004340:	d005      	beq.n	800434e <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	4798      	blx	r3
 800434c:	e009      	b.n	8004362 <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	691b      	ldr	r3, [r3, #16]
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	2b01      	cmp	r3, #1
 8004374:	d110      	bne.n	8004398 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	f003 0301 	and.w	r3, r3, #1
 8004380:	2b01      	cmp	r3, #1
 8004382:	d109      	bne.n	8004398 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f06f 0201 	mvn.w	r2, #1
 800438c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	691b      	ldr	r3, [r3, #16]
 800439e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043a2:	2b80      	cmp	r3, #128	; 0x80
 80043a4:	d110      	bne.n	80043c8 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043b0:	2b80      	cmp	r3, #128	; 0x80
 80043b2:	d109      	bne.n	80043c8 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80043bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	691b      	ldr	r3, [r3, #16]
 80043ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043d2:	2b40      	cmp	r3, #64	; 0x40
 80043d4:	d110      	bne.n	80043f8 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043e0:	2b40      	cmp	r3, #64	; 0x40
 80043e2:	d109      	bne.n	80043f8 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80043ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	691b      	ldr	r3, [r3, #16]
 80043fe:	f003 0320 	and.w	r3, r3, #32
 8004402:	2b20      	cmp	r3, #32
 8004404:	d110      	bne.n	8004428 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	f003 0320 	and.w	r3, r3, #32
 8004410:	2b20      	cmp	r3, #32
 8004412:	d109      	bne.n	8004428 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f06f 0220 	mvn.w	r2, #32
 800441c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004428:	bf00      	nop
 800442a:	3708      	adds	r7, #8
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	60f8      	str	r0, [r7, #12]
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004442:	2b01      	cmp	r3, #1
 8004444:	d101      	bne.n	800444a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004446:	2302      	movs	r3, #2
 8004448:	e0ac      	b.n	80045a4 <HAL_TIM_PWM_ConfigChannel+0x174>
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2201      	movs	r2, #1
 800444e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2b0c      	cmp	r3, #12
 8004456:	f200 809f 	bhi.w	8004598 <HAL_TIM_PWM_ConfigChannel+0x168>
 800445a:	a201      	add	r2, pc, #4	; (adr r2, 8004460 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800445c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004460:	08004495 	.word	0x08004495
 8004464:	08004599 	.word	0x08004599
 8004468:	08004599 	.word	0x08004599
 800446c:	08004599 	.word	0x08004599
 8004470:	080044d5 	.word	0x080044d5
 8004474:	08004599 	.word	0x08004599
 8004478:	08004599 	.word	0x08004599
 800447c:	08004599 	.word	0x08004599
 8004480:	08004517 	.word	0x08004517
 8004484:	08004599 	.word	0x08004599
 8004488:	08004599 	.word	0x08004599
 800448c:	08004599 	.word	0x08004599
 8004490:	08004557 	.word	0x08004557
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	68b9      	ldr	r1, [r7, #8]
 800449a:	4618      	mov	r0, r3
 800449c:	f000 fa16 	bl	80048cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	699a      	ldr	r2, [r3, #24]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f042 0208 	orr.w	r2, r2, #8
 80044ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	699a      	ldr	r2, [r3, #24]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f022 0204 	bic.w	r2, r2, #4
 80044be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	6999      	ldr	r1, [r3, #24]
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	691a      	ldr	r2, [r3, #16]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	430a      	orrs	r2, r1
 80044d0:	619a      	str	r2, [r3, #24]
      break;
 80044d2:	e062      	b.n	800459a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	68b9      	ldr	r1, [r7, #8]
 80044da:	4618      	mov	r0, r3
 80044dc:	f000 fa66 	bl	80049ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	699a      	ldr	r2, [r3, #24]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	699a      	ldr	r2, [r3, #24]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	6999      	ldr	r1, [r3, #24]
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	021a      	lsls	r2, r3, #8
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	430a      	orrs	r2, r1
 8004512:	619a      	str	r2, [r3, #24]
      break;
 8004514:	e041      	b.n	800459a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	68b9      	ldr	r1, [r7, #8]
 800451c:	4618      	mov	r0, r3
 800451e:	f000 fab9 	bl	8004a94 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	69da      	ldr	r2, [r3, #28]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f042 0208 	orr.w	r2, r2, #8
 8004530:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	69da      	ldr	r2, [r3, #28]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f022 0204 	bic.w	r2, r2, #4
 8004540:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	69d9      	ldr	r1, [r3, #28]
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	691a      	ldr	r2, [r3, #16]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	430a      	orrs	r2, r1
 8004552:	61da      	str	r2, [r3, #28]
      break;
 8004554:	e021      	b.n	800459a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68b9      	ldr	r1, [r7, #8]
 800455c:	4618      	mov	r0, r3
 800455e:	f000 fb0d 	bl	8004b7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	69da      	ldr	r2, [r3, #28]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004570:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	69da      	ldr	r2, [r3, #28]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004580:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	69d9      	ldr	r1, [r3, #28]
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	691b      	ldr	r3, [r3, #16]
 800458c:	021a      	lsls	r2, r3, #8
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	430a      	orrs	r2, r1
 8004594:	61da      	str	r2, [r3, #28]
      break;
 8004596:	e000      	b.n	800459a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004598:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045a2:	2300      	movs	r3, #0
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	3710      	adds	r7, #16
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}

080045ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d101      	bne.n	80045c4 <HAL_TIM_ConfigClockSource+0x18>
 80045c0:	2302      	movs	r3, #2
 80045c2:	e0b3      	b.n	800472c <HAL_TIM_ConfigClockSource+0x180>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2202      	movs	r2, #2
 80045d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80045e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045ea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	68fa      	ldr	r2, [r7, #12]
 80045f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045fc:	d03e      	beq.n	800467c <HAL_TIM_ConfigClockSource+0xd0>
 80045fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004602:	f200 8087 	bhi.w	8004714 <HAL_TIM_ConfigClockSource+0x168>
 8004606:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800460a:	f000 8085 	beq.w	8004718 <HAL_TIM_ConfigClockSource+0x16c>
 800460e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004612:	d87f      	bhi.n	8004714 <HAL_TIM_ConfigClockSource+0x168>
 8004614:	2b70      	cmp	r3, #112	; 0x70
 8004616:	d01a      	beq.n	800464e <HAL_TIM_ConfigClockSource+0xa2>
 8004618:	2b70      	cmp	r3, #112	; 0x70
 800461a:	d87b      	bhi.n	8004714 <HAL_TIM_ConfigClockSource+0x168>
 800461c:	2b60      	cmp	r3, #96	; 0x60
 800461e:	d050      	beq.n	80046c2 <HAL_TIM_ConfigClockSource+0x116>
 8004620:	2b60      	cmp	r3, #96	; 0x60
 8004622:	d877      	bhi.n	8004714 <HAL_TIM_ConfigClockSource+0x168>
 8004624:	2b50      	cmp	r3, #80	; 0x50
 8004626:	d03c      	beq.n	80046a2 <HAL_TIM_ConfigClockSource+0xf6>
 8004628:	2b50      	cmp	r3, #80	; 0x50
 800462a:	d873      	bhi.n	8004714 <HAL_TIM_ConfigClockSource+0x168>
 800462c:	2b40      	cmp	r3, #64	; 0x40
 800462e:	d058      	beq.n	80046e2 <HAL_TIM_ConfigClockSource+0x136>
 8004630:	2b40      	cmp	r3, #64	; 0x40
 8004632:	d86f      	bhi.n	8004714 <HAL_TIM_ConfigClockSource+0x168>
 8004634:	2b30      	cmp	r3, #48	; 0x30
 8004636:	d064      	beq.n	8004702 <HAL_TIM_ConfigClockSource+0x156>
 8004638:	2b30      	cmp	r3, #48	; 0x30
 800463a:	d86b      	bhi.n	8004714 <HAL_TIM_ConfigClockSource+0x168>
 800463c:	2b20      	cmp	r3, #32
 800463e:	d060      	beq.n	8004702 <HAL_TIM_ConfigClockSource+0x156>
 8004640:	2b20      	cmp	r3, #32
 8004642:	d867      	bhi.n	8004714 <HAL_TIM_ConfigClockSource+0x168>
 8004644:	2b00      	cmp	r3, #0
 8004646:	d05c      	beq.n	8004702 <HAL_TIM_ConfigClockSource+0x156>
 8004648:	2b10      	cmp	r3, #16
 800464a:	d05a      	beq.n	8004702 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800464c:	e062      	b.n	8004714 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6818      	ldr	r0, [r3, #0]
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	6899      	ldr	r1, [r3, #8]
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	f000 fb58 	bl	8004d12 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004670:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68fa      	ldr	r2, [r7, #12]
 8004678:	609a      	str	r2, [r3, #8]
      break;
 800467a:	e04e      	b.n	800471a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6818      	ldr	r0, [r3, #0]
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	6899      	ldr	r1, [r3, #8]
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	685a      	ldr	r2, [r3, #4]
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	68db      	ldr	r3, [r3, #12]
 800468c:	f000 fb41 	bl	8004d12 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	689a      	ldr	r2, [r3, #8]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800469e:	609a      	str	r2, [r3, #8]
      break;
 80046a0:	e03b      	b.n	800471a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6818      	ldr	r0, [r3, #0]
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	6859      	ldr	r1, [r3, #4]
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	461a      	mov	r2, r3
 80046b0:	f000 fab8 	bl	8004c24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	2150      	movs	r1, #80	; 0x50
 80046ba:	4618      	mov	r0, r3
 80046bc:	f000 fb0f 	bl	8004cde <TIM_ITRx_SetConfig>
      break;
 80046c0:	e02b      	b.n	800471a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6818      	ldr	r0, [r3, #0]
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	6859      	ldr	r1, [r3, #4]
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	461a      	mov	r2, r3
 80046d0:	f000 fad6 	bl	8004c80 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2160      	movs	r1, #96	; 0x60
 80046da:	4618      	mov	r0, r3
 80046dc:	f000 faff 	bl	8004cde <TIM_ITRx_SetConfig>
      break;
 80046e0:	e01b      	b.n	800471a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6818      	ldr	r0, [r3, #0]
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	6859      	ldr	r1, [r3, #4]
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	68db      	ldr	r3, [r3, #12]
 80046ee:	461a      	mov	r2, r3
 80046f0:	f000 fa98 	bl	8004c24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2140      	movs	r1, #64	; 0x40
 80046fa:	4618      	mov	r0, r3
 80046fc:	f000 faef 	bl	8004cde <TIM_ITRx_SetConfig>
      break;
 8004700:	e00b      	b.n	800471a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4619      	mov	r1, r3
 800470c:	4610      	mov	r0, r2
 800470e:	f000 fae6 	bl	8004cde <TIM_ITRx_SetConfig>
        break;
 8004712:	e002      	b.n	800471a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004714:	bf00      	nop
 8004716:	e000      	b.n	800471a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004718:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2201      	movs	r2, #1
 800471e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800472a:	2300      	movs	r3, #0
}
 800472c:	4618      	mov	r0, r3
 800472e:	3710      	adds	r7, #16
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}

08004734 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800473c:	bf00      	nop
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	bc80      	pop	{r7}
 8004744:	4770      	bx	lr

08004746 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004746:	b480      	push	{r7}
 8004748:	b083      	sub	sp, #12
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800474e:	bf00      	nop
 8004750:	370c      	adds	r7, #12
 8004752:	46bd      	mov	sp, r7
 8004754:	bc80      	pop	{r7}
 8004756:	4770      	bx	lr

08004758 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	bc80      	pop	{r7}
 8004768:	4770      	bx	lr

0800476a <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800476a:	b480      	push	{r7}
 800476c:	b083      	sub	sp, #12
 800476e:	af00      	add	r7, sp, #0
 8004770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8004772:	bf00      	nop
 8004774:	370c      	adds	r7, #12
 8004776:	46bd      	mov	sp, r7
 8004778:	bc80      	pop	{r7}
 800477a:	4770      	bx	lr

0800477c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004784:	bf00      	nop
 8004786:	370c      	adds	r7, #12
 8004788:	46bd      	mov	sp, r7
 800478a:	bc80      	pop	{r7}
 800478c:	4770      	bx	lr

0800478e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800478e:	b480      	push	{r7}
 8004790:	b083      	sub	sp, #12
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004796:	bf00      	nop
 8004798:	370c      	adds	r7, #12
 800479a:	46bd      	mov	sp, r7
 800479c:	bc80      	pop	{r7}
 800479e:	4770      	bx	lr

080047a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bc80      	pop	{r7}
 80047b0:	4770      	bx	lr

080047b2 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80047b2:	b480      	push	{r7}
 80047b4:	b083      	sub	sp, #12
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80047ba:	bf00      	nop
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	bc80      	pop	{r7}
 80047c2:	4770      	bx	lr

080047c4 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bc80      	pop	{r7}
 80047d4:	4770      	bx	lr
	...

080047d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a33      	ldr	r2, [pc, #204]	; (80048b8 <TIM_Base_SetConfig+0xe0>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d013      	beq.n	8004818 <TIM_Base_SetConfig+0x40>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a32      	ldr	r2, [pc, #200]	; (80048bc <TIM_Base_SetConfig+0xe4>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d00f      	beq.n	8004818 <TIM_Base_SetConfig+0x40>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047fe:	d00b      	beq.n	8004818 <TIM_Base_SetConfig+0x40>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a2f      	ldr	r2, [pc, #188]	; (80048c0 <TIM_Base_SetConfig+0xe8>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d007      	beq.n	8004818 <TIM_Base_SetConfig+0x40>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a2e      	ldr	r2, [pc, #184]	; (80048c4 <TIM_Base_SetConfig+0xec>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d003      	beq.n	8004818 <TIM_Base_SetConfig+0x40>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	4a2d      	ldr	r2, [pc, #180]	; (80048c8 <TIM_Base_SetConfig+0xf0>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d108      	bne.n	800482a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800481e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	68fa      	ldr	r2, [r7, #12]
 8004826:	4313      	orrs	r3, r2
 8004828:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a22      	ldr	r2, [pc, #136]	; (80048b8 <TIM_Base_SetConfig+0xe0>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d013      	beq.n	800485a <TIM_Base_SetConfig+0x82>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a21      	ldr	r2, [pc, #132]	; (80048bc <TIM_Base_SetConfig+0xe4>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d00f      	beq.n	800485a <TIM_Base_SetConfig+0x82>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004840:	d00b      	beq.n	800485a <TIM_Base_SetConfig+0x82>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a1e      	ldr	r2, [pc, #120]	; (80048c0 <TIM_Base_SetConfig+0xe8>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d007      	beq.n	800485a <TIM_Base_SetConfig+0x82>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a1d      	ldr	r2, [pc, #116]	; (80048c4 <TIM_Base_SetConfig+0xec>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d003      	beq.n	800485a <TIM_Base_SetConfig+0x82>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a1c      	ldr	r2, [pc, #112]	; (80048c8 <TIM_Base_SetConfig+0xf0>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d108      	bne.n	800486c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004860:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	68fa      	ldr	r2, [r7, #12]
 8004868:	4313      	orrs	r3, r2
 800486a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	695b      	ldr	r3, [r3, #20]
 8004876:	4313      	orrs	r3, r2
 8004878:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	68fa      	ldr	r2, [r7, #12]
 800487e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	689a      	ldr	r2, [r3, #8]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a09      	ldr	r2, [pc, #36]	; (80048b8 <TIM_Base_SetConfig+0xe0>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d003      	beq.n	80048a0 <TIM_Base_SetConfig+0xc8>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a08      	ldr	r2, [pc, #32]	; (80048bc <TIM_Base_SetConfig+0xe4>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d103      	bne.n	80048a8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	691a      	ldr	r2, [r3, #16]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	615a      	str	r2, [r3, #20]
}
 80048ae:	bf00      	nop
 80048b0:	3714      	adds	r7, #20
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bc80      	pop	{r7}
 80048b6:	4770      	bx	lr
 80048b8:	40012c00 	.word	0x40012c00
 80048bc:	40013400 	.word	0x40013400
 80048c0:	40000400 	.word	0x40000400
 80048c4:	40000800 	.word	0x40000800
 80048c8:	40000c00 	.word	0x40000c00

080048cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b087      	sub	sp, #28
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
 80048d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a1b      	ldr	r3, [r3, #32]
 80048da:	f023 0201 	bic.w	r2, r3, #1
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	699b      	ldr	r3, [r3, #24]
 80048f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f023 0303 	bic.w	r3, r3, #3
 8004902:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68fa      	ldr	r2, [r7, #12]
 800490a:	4313      	orrs	r3, r2
 800490c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	f023 0302 	bic.w	r3, r3, #2
 8004914:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	697a      	ldr	r2, [r7, #20]
 800491c:	4313      	orrs	r3, r2
 800491e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a20      	ldr	r2, [pc, #128]	; (80049a4 <TIM_OC1_SetConfig+0xd8>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d003      	beq.n	8004930 <TIM_OC1_SetConfig+0x64>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a1f      	ldr	r2, [pc, #124]	; (80049a8 <TIM_OC1_SetConfig+0xdc>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d10c      	bne.n	800494a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	f023 0308 	bic.w	r3, r3, #8
 8004936:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	697a      	ldr	r2, [r7, #20]
 800493e:	4313      	orrs	r3, r2
 8004940:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	f023 0304 	bic.w	r3, r3, #4
 8004948:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a15      	ldr	r2, [pc, #84]	; (80049a4 <TIM_OC1_SetConfig+0xd8>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d003      	beq.n	800495a <TIM_OC1_SetConfig+0x8e>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	4a14      	ldr	r2, [pc, #80]	; (80049a8 <TIM_OC1_SetConfig+0xdc>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d111      	bne.n	800497e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004960:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004968:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	695b      	ldr	r3, [r3, #20]
 800496e:	693a      	ldr	r2, [r7, #16]
 8004970:	4313      	orrs	r3, r2
 8004972:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	693a      	ldr	r2, [r7, #16]
 800497a:	4313      	orrs	r3, r2
 800497c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	693a      	ldr	r2, [r7, #16]
 8004982:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	68fa      	ldr	r2, [r7, #12]
 8004988:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	685a      	ldr	r2, [r3, #4]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	697a      	ldr	r2, [r7, #20]
 8004996:	621a      	str	r2, [r3, #32]
}
 8004998:	bf00      	nop
 800499a:	371c      	adds	r7, #28
 800499c:	46bd      	mov	sp, r7
 800499e:	bc80      	pop	{r7}
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop
 80049a4:	40012c00 	.word	0x40012c00
 80049a8:	40013400 	.word	0x40013400

080049ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b087      	sub	sp, #28
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6a1b      	ldr	r3, [r3, #32]
 80049ba:	f023 0210 	bic.w	r2, r3, #16
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6a1b      	ldr	r3, [r3, #32]
 80049c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	699b      	ldr	r3, [r3, #24]
 80049d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	021b      	lsls	r3, r3, #8
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	f023 0320 	bic.w	r3, r3, #32
 80049f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	011b      	lsls	r3, r3, #4
 80049fe:	697a      	ldr	r2, [r7, #20]
 8004a00:	4313      	orrs	r3, r2
 8004a02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	4a21      	ldr	r2, [pc, #132]	; (8004a8c <TIM_OC2_SetConfig+0xe0>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d003      	beq.n	8004a14 <TIM_OC2_SetConfig+0x68>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4a20      	ldr	r2, [pc, #128]	; (8004a90 <TIM_OC2_SetConfig+0xe4>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d10d      	bne.n	8004a30 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	011b      	lsls	r3, r3, #4
 8004a22:	697a      	ldr	r2, [r7, #20]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a2e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a16      	ldr	r2, [pc, #88]	; (8004a8c <TIM_OC2_SetConfig+0xe0>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d003      	beq.n	8004a40 <TIM_OC2_SetConfig+0x94>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4a15      	ldr	r2, [pc, #84]	; (8004a90 <TIM_OC2_SetConfig+0xe4>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d113      	bne.n	8004a68 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	695b      	ldr	r3, [r3, #20]
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	693a      	ldr	r2, [r7, #16]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	699b      	ldr	r3, [r3, #24]
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	693a      	ldr	r2, [r7, #16]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	693a      	ldr	r2, [r7, #16]
 8004a6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	68fa      	ldr	r2, [r7, #12]
 8004a72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	685a      	ldr	r2, [r3, #4]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	621a      	str	r2, [r3, #32]
}
 8004a82:	bf00      	nop
 8004a84:	371c      	adds	r7, #28
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bc80      	pop	{r7}
 8004a8a:	4770      	bx	lr
 8004a8c:	40012c00 	.word	0x40012c00
 8004a90:	40013400 	.word	0x40013400

08004a94 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b087      	sub	sp, #28
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a1b      	ldr	r3, [r3, #32]
 8004aa2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a1b      	ldr	r3, [r3, #32]
 8004aae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	69db      	ldr	r3, [r3, #28]
 8004aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ac2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f023 0303 	bic.w	r3, r3, #3
 8004aca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68fa      	ldr	r2, [r7, #12]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004adc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	021b      	lsls	r3, r3, #8
 8004ae4:	697a      	ldr	r2, [r7, #20]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a21      	ldr	r2, [pc, #132]	; (8004b74 <TIM_OC3_SetConfig+0xe0>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d003      	beq.n	8004afa <TIM_OC3_SetConfig+0x66>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a20      	ldr	r2, [pc, #128]	; (8004b78 <TIM_OC3_SetConfig+0xe4>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d10d      	bne.n	8004b16 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	021b      	lsls	r3, r3, #8
 8004b08:	697a      	ldr	r2, [r7, #20]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a16      	ldr	r2, [pc, #88]	; (8004b74 <TIM_OC3_SetConfig+0xe0>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d003      	beq.n	8004b26 <TIM_OC3_SetConfig+0x92>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4a15      	ldr	r2, [pc, #84]	; (8004b78 <TIM_OC3_SetConfig+0xe4>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d113      	bne.n	8004b4e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	695b      	ldr	r3, [r3, #20]
 8004b3a:	011b      	lsls	r3, r3, #4
 8004b3c:	693a      	ldr	r2, [r7, #16]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	699b      	ldr	r3, [r3, #24]
 8004b46:	011b      	lsls	r3, r3, #4
 8004b48:	693a      	ldr	r2, [r7, #16]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	693a      	ldr	r2, [r7, #16]
 8004b52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	685a      	ldr	r2, [r3, #4]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	697a      	ldr	r2, [r7, #20]
 8004b66:	621a      	str	r2, [r3, #32]
}
 8004b68:	bf00      	nop
 8004b6a:	371c      	adds	r7, #28
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bc80      	pop	{r7}
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	40012c00 	.word	0x40012c00
 8004b78:	40013400 	.word	0x40013400

08004b7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b087      	sub	sp, #28
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a1b      	ldr	r3, [r3, #32]
 8004b8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a1b      	ldr	r3, [r3, #32]
 8004b96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	69db      	ldr	r3, [r3, #28]
 8004ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	021b      	lsls	r3, r3, #8
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004bc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	031b      	lsls	r3, r3, #12
 8004bce:	693a      	ldr	r2, [r7, #16]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	4a11      	ldr	r2, [pc, #68]	; (8004c1c <TIM_OC4_SetConfig+0xa0>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d003      	beq.n	8004be4 <TIM_OC4_SetConfig+0x68>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4a10      	ldr	r2, [pc, #64]	; (8004c20 <TIM_OC4_SetConfig+0xa4>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d109      	bne.n	8004bf8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004bea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	695b      	ldr	r3, [r3, #20]
 8004bf0:	019b      	lsls	r3, r3, #6
 8004bf2:	697a      	ldr	r2, [r7, #20]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	697a      	ldr	r2, [r7, #20]
 8004bfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	68fa      	ldr	r2, [r7, #12]
 8004c02:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	685a      	ldr	r2, [r3, #4]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	693a      	ldr	r2, [r7, #16]
 8004c10:	621a      	str	r2, [r3, #32]
}
 8004c12:	bf00      	nop
 8004c14:	371c      	adds	r7, #28
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bc80      	pop	{r7}
 8004c1a:	4770      	bx	lr
 8004c1c:	40012c00 	.word	0x40012c00
 8004c20:	40013400 	.word	0x40013400

08004c24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b087      	sub	sp, #28
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6a1b      	ldr	r3, [r3, #32]
 8004c34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6a1b      	ldr	r3, [r3, #32]
 8004c3a:	f023 0201 	bic.w	r2, r3, #1
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	699b      	ldr	r3, [r3, #24]
 8004c46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	011b      	lsls	r3, r3, #4
 8004c54:	693a      	ldr	r2, [r7, #16]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	f023 030a 	bic.w	r3, r3, #10
 8004c60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	693a      	ldr	r2, [r7, #16]
 8004c6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	621a      	str	r2, [r3, #32]
}
 8004c76:	bf00      	nop
 8004c78:	371c      	adds	r7, #28
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bc80      	pop	{r7}
 8004c7e:	4770      	bx	lr

08004c80 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b087      	sub	sp, #28
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	60f8      	str	r0, [r7, #12]
 8004c88:	60b9      	str	r1, [r7, #8]
 8004c8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6a1b      	ldr	r3, [r3, #32]
 8004c90:	f023 0210 	bic.w	r2, r3, #16
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	699b      	ldr	r3, [r3, #24]
 8004c9c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	6a1b      	ldr	r3, [r3, #32]
 8004ca2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004caa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	031b      	lsls	r3, r3, #12
 8004cb0:	697a      	ldr	r2, [r7, #20]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004cbc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	011b      	lsls	r3, r3, #4
 8004cc2:	693a      	ldr	r2, [r7, #16]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	697a      	ldr	r2, [r7, #20]
 8004ccc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	693a      	ldr	r2, [r7, #16]
 8004cd2:	621a      	str	r2, [r3, #32]
}
 8004cd4:	bf00      	nop
 8004cd6:	371c      	adds	r7, #28
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bc80      	pop	{r7}
 8004cdc:	4770      	bx	lr

08004cde <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004cde:	b480      	push	{r7}
 8004ce0:	b085      	sub	sp, #20
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	6078      	str	r0, [r7, #4]
 8004ce6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cf4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004cf6:	683a      	ldr	r2, [r7, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	f043 0307 	orr.w	r3, r3, #7
 8004d00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	68fa      	ldr	r2, [r7, #12]
 8004d06:	609a      	str	r2, [r3, #8]
}
 8004d08:	bf00      	nop
 8004d0a:	3714      	adds	r7, #20
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bc80      	pop	{r7}
 8004d10:	4770      	bx	lr

08004d12 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b087      	sub	sp, #28
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	60f8      	str	r0, [r7, #12]
 8004d1a:	60b9      	str	r1, [r7, #8]
 8004d1c:	607a      	str	r2, [r7, #4]
 8004d1e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d2c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	021a      	lsls	r2, r3, #8
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	431a      	orrs	r2, r3
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	697a      	ldr	r2, [r7, #20]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	697a      	ldr	r2, [r7, #20]
 8004d44:	609a      	str	r2, [r3, #8]
}
 8004d46:	bf00      	nop
 8004d48:	371c      	adds	r7, #28
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bc80      	pop	{r7}
 8004d4e:	4770      	bx	lr

08004d50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b087      	sub	sp, #28
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	f003 031f 	and.w	r3, r3, #31
 8004d62:	2201      	movs	r2, #1
 8004d64:	fa02 f303 	lsl.w	r3, r2, r3
 8004d68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6a1a      	ldr	r2, [r3, #32]
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	43db      	mvns	r3, r3
 8004d72:	401a      	ands	r2, r3
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6a1a      	ldr	r2, [r3, #32]
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	f003 031f 	and.w	r3, r3, #31
 8004d82:	6879      	ldr	r1, [r7, #4]
 8004d84:	fa01 f303 	lsl.w	r3, r1, r3
 8004d88:	431a      	orrs	r2, r3
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	621a      	str	r2, [r3, #32]
}
 8004d8e:	bf00      	nop
 8004d90:	371c      	adds	r7, #28
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bc80      	pop	{r7}
 8004d96:	4770      	bx	lr

08004d98 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4a1c      	ldr	r2, [pc, #112]	; (8004e14 <TIM_ResetCallback+0x7c>)
 8004da4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a1b      	ldr	r2, [pc, #108]	; (8004e18 <TIM_ResetCallback+0x80>)
 8004dac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a1a      	ldr	r2, [pc, #104]	; (8004e1c <TIM_ResetCallback+0x84>)
 8004db4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a19      	ldr	r2, [pc, #100]	; (8004e20 <TIM_ResetCallback+0x88>)
 8004dbc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a18      	ldr	r2, [pc, #96]	; (8004e24 <TIM_ResetCallback+0x8c>)
 8004dc4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a17      	ldr	r2, [pc, #92]	; (8004e28 <TIM_ResetCallback+0x90>)
 8004dcc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a16      	ldr	r2, [pc, #88]	; (8004e2c <TIM_ResetCallback+0x94>)
 8004dd4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4a15      	ldr	r2, [pc, #84]	; (8004e30 <TIM_ResetCallback+0x98>)
 8004ddc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a14      	ldr	r2, [pc, #80]	; (8004e34 <TIM_ResetCallback+0x9c>)
 8004de4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	4a13      	ldr	r2, [pc, #76]	; (8004e38 <TIM_ResetCallback+0xa0>)
 8004dec:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	4a12      	ldr	r2, [pc, #72]	; (8004e3c <TIM_ResetCallback+0xa4>)
 8004df4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	4a11      	ldr	r2, [pc, #68]	; (8004e40 <TIM_ResetCallback+0xa8>)
 8004dfc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	4a10      	ldr	r2, [pc, #64]	; (8004e44 <TIM_ResetCallback+0xac>)
 8004e04:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8004e08:	bf00      	nop
 8004e0a:	370c      	adds	r7, #12
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bc80      	pop	{r7}
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop
 8004e14:	08000f11 	.word	0x08000f11
 8004e18:	08004735 	.word	0x08004735
 8004e1c:	080047a1 	.word	0x080047a1
 8004e20:	080047b3 	.word	0x080047b3
 8004e24:	08004759 	.word	0x08004759
 8004e28:	0800476b 	.word	0x0800476b
 8004e2c:	08004747 	.word	0x08004747
 8004e30:	0800477d 	.word	0x0800477d
 8004e34:	0800478f 	.word	0x0800478f
 8004e38:	080047c5 	.word	0x080047c5
 8004e3c:	08004fc3 	.word	0x08004fc3
 8004e40:	08004fd5 	.word	0x08004fd5
 8004e44:	08004fe7 	.word	0x08004fe7

08004e48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b085      	sub	sp, #20
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
 8004e50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d101      	bne.n	8004e60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e5c:	2302      	movs	r3, #2
 8004e5e:	e050      	b.n	8004f02 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2202      	movs	r2, #2
 8004e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	68fa      	ldr	r2, [r7, #12]
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	68fa      	ldr	r2, [r7, #12]
 8004e98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a1b      	ldr	r2, [pc, #108]	; (8004f0c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d018      	beq.n	8004ed6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a19      	ldr	r2, [pc, #100]	; (8004f10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d013      	beq.n	8004ed6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eb6:	d00e      	beq.n	8004ed6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a15      	ldr	r2, [pc, #84]	; (8004f14 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d009      	beq.n	8004ed6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a14      	ldr	r2, [pc, #80]	; (8004f18 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d004      	beq.n	8004ed6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a12      	ldr	r2, [pc, #72]	; (8004f1c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d10c      	bne.n	8004ef0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004edc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	68ba      	ldr	r2, [r7, #8]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68ba      	ldr	r2, [r7, #8]
 8004eee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3714      	adds	r7, #20
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bc80      	pop	{r7}
 8004f0a:	4770      	bx	lr
 8004f0c:	40012c00 	.word	0x40012c00
 8004f10:	40013400 	.word	0x40013400
 8004f14:	40000400 	.word	0x40000400
 8004f18:	40000800 	.word	0x40000800
 8004f1c:	40000c00 	.word	0x40000c00

08004f20 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b085      	sub	sp, #20
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d101      	bne.n	8004f3c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004f38:	2302      	movs	r3, #2
 8004f3a:	e03d      	b.n	8004fb8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	68db      	ldr	r3, [r3, #12]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	691b      	ldr	r3, [r3, #16]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	695b      	ldr	r3, [r3, #20]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	69db      	ldr	r3, [r3, #28]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	68fa      	ldr	r2, [r7, #12]
 8004fac:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fb6:	2300      	movs	r3, #0
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3714      	adds	r7, #20
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bc80      	pop	{r7}
 8004fc0:	4770      	bx	lr

08004fc2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004fc2:	b480      	push	{r7}
 8004fc4:	b083      	sub	sp, #12
 8004fc6:	af00      	add	r7, sp, #0
 8004fc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004fca:	bf00      	nop
 8004fcc:	370c      	adds	r7, #12
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bc80      	pop	{r7}
 8004fd2:	4770      	bx	lr

08004fd4 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8004fdc:	bf00      	nop
 8004fde:	370c      	adds	r7, #12
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bc80      	pop	{r7}
 8004fe4:	4770      	bx	lr

08004fe6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004fe6:	b480      	push	{r7}
 8004fe8:	b083      	sub	sp, #12
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004fee:	bf00      	nop
 8004ff0:	370c      	adds	r7, #12
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bc80      	pop	{r7}
 8004ff6:	4770      	bx	lr

08004ff8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d101      	bne.n	800500a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e04a      	b.n	80050a0 <HAL_UART_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005010:	b2db      	uxtb	r3, r3
 8005012:	2b00      	cmp	r3, #0
 8005014:	d111      	bne.n	800503a <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 fb00 	bl	8005624 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005028:	2b00      	cmp	r3, #0
 800502a:	d102      	bne.n	8005032 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4a1e      	ldr	r2, [pc, #120]	; (80050a8 <HAL_UART_Init+0xb0>)
 8005030:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2224      	movs	r2, #36	; 0x24
 800503e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68da      	ldr	r2, [r3, #12]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005050:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f000 fcf4 	bl	8005a40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	691a      	ldr	r2, [r3, #16]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005066:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	695a      	ldr	r2, [r3, #20]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005076:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	68da      	ldr	r2, [r3, #12]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005086:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2220      	movs	r2, #32
 8005092:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2220      	movs	r2, #32
 800509a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3708      	adds	r7, #8
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}
 80050a8:	080011a9 	.word	0x080011a9

080050ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b08a      	sub	sp, #40	; 0x28
 80050b0:	af02      	add	r7, sp, #8
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	603b      	str	r3, [r7, #0]
 80050b8:	4613      	mov	r3, r2
 80050ba:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80050bc:	2300      	movs	r3, #0
 80050be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	2b20      	cmp	r3, #32
 80050ca:	d17c      	bne.n	80051c6 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d002      	beq.n	80050d8 <HAL_UART_Transmit+0x2c>
 80050d2:	88fb      	ldrh	r3, [r7, #6]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d101      	bne.n	80050dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	e075      	b.n	80051c8 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d101      	bne.n	80050ea <HAL_UART_Transmit+0x3e>
 80050e6:	2302      	movs	r3, #2
 80050e8:	e06e      	b.n	80051c8 <HAL_UART_Transmit+0x11c>
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2201      	movs	r2, #1
 80050ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2200      	movs	r2, #0
 80050f6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2221      	movs	r2, #33	; 0x21
 80050fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005100:	f7fc fa68 	bl	80015d4 <HAL_GetTick>
 8005104:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	88fa      	ldrh	r2, [r7, #6]
 800510a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	88fa      	ldrh	r2, [r7, #6]
 8005110:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800511a:	d108      	bne.n	800512e <HAL_UART_Transmit+0x82>
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	691b      	ldr	r3, [r3, #16]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d104      	bne.n	800512e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005124:	2300      	movs	r3, #0
 8005126:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	61bb      	str	r3, [r7, #24]
 800512c:	e003      	b.n	8005136 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005132:	2300      	movs	r3, #0
 8005134:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2200      	movs	r2, #0
 800513a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800513e:	e02a      	b.n	8005196 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	9300      	str	r3, [sp, #0]
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	2200      	movs	r2, #0
 8005148:	2180      	movs	r1, #128	; 0x80
 800514a:	68f8      	ldr	r0, [r7, #12]
 800514c:	f000 faa0 	bl	8005690 <UART_WaitOnFlagUntilTimeout>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d001      	beq.n	800515a <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005156:	2303      	movs	r3, #3
 8005158:	e036      	b.n	80051c8 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d10b      	bne.n	8005178 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005160:	69bb      	ldr	r3, [r7, #24]
 8005162:	881b      	ldrh	r3, [r3, #0]
 8005164:	461a      	mov	r2, r3
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800516e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	3302      	adds	r3, #2
 8005174:	61bb      	str	r3, [r7, #24]
 8005176:	e007      	b.n	8005188 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005178:	69fb      	ldr	r3, [r7, #28]
 800517a:	781a      	ldrb	r2, [r3, #0]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	3301      	adds	r3, #1
 8005186:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800518c:	b29b      	uxth	r3, r3
 800518e:	3b01      	subs	r3, #1
 8005190:	b29a      	uxth	r2, r3
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800519a:	b29b      	uxth	r3, r3
 800519c:	2b00      	cmp	r3, #0
 800519e:	d1cf      	bne.n	8005140 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	9300      	str	r3, [sp, #0]
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	2200      	movs	r2, #0
 80051a8:	2140      	movs	r1, #64	; 0x40
 80051aa:	68f8      	ldr	r0, [r7, #12]
 80051ac:	f000 fa70 	bl	8005690 <UART_WaitOnFlagUntilTimeout>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d001      	beq.n	80051ba <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e006      	b.n	80051c8 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2220      	movs	r2, #32
 80051be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80051c2:	2300      	movs	r3, #0
 80051c4:	e000      	b.n	80051c8 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80051c6:	2302      	movs	r3, #2
  }
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3720      	adds	r7, #32
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}

080051d0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b084      	sub	sp, #16
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	60f8      	str	r0, [r7, #12]
 80051d8:	60b9      	str	r1, [r7, #8]
 80051da:	4613      	mov	r3, r2
 80051dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	2b20      	cmp	r3, #32
 80051e8:	d11d      	bne.n	8005226 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d002      	beq.n	80051f6 <HAL_UART_Receive_IT+0x26>
 80051f0:	88fb      	ldrh	r3, [r7, #6]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d101      	bne.n	80051fa <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e016      	b.n	8005228 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005200:	2b01      	cmp	r3, #1
 8005202:	d101      	bne.n	8005208 <HAL_UART_Receive_IT+0x38>
 8005204:	2302      	movs	r3, #2
 8005206:	e00f      	b.n	8005228 <HAL_UART_Receive_IT+0x58>
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2200      	movs	r2, #0
 8005214:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8005216:	88fb      	ldrh	r3, [r7, #6]
 8005218:	461a      	mov	r2, r3
 800521a:	68b9      	ldr	r1, [r7, #8]
 800521c:	68f8      	ldr	r0, [r7, #12]
 800521e:	f000 fa81 	bl	8005724 <UART_Start_Receive_IT>
 8005222:	4603      	mov	r3, r0
 8005224:	e000      	b.n	8005228 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005226:	2302      	movs	r3, #2
  }
}
 8005228:	4618      	mov	r0, r3
 800522a:	3710      	adds	r7, #16
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}

08005230 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b08a      	sub	sp, #40	; 0x28
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005250:	2300      	movs	r3, #0
 8005252:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005254:	2300      	movs	r3, #0
 8005256:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525a:	f003 030f 	and.w	r3, r3, #15
 800525e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005260:	69bb      	ldr	r3, [r7, #24]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d10d      	bne.n	8005282 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005268:	f003 0320 	and.w	r3, r3, #32
 800526c:	2b00      	cmp	r3, #0
 800526e:	d008      	beq.n	8005282 <HAL_UART_IRQHandler+0x52>
 8005270:	6a3b      	ldr	r3, [r7, #32]
 8005272:	f003 0320 	and.w	r3, r3, #32
 8005276:	2b00      	cmp	r3, #0
 8005278:	d003      	beq.n	8005282 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f000 fb34 	bl	80058e8 <UART_Receive_IT>
      return;
 8005280:	e180      	b.n	8005584 <HAL_UART_IRQHandler+0x354>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005282:	69bb      	ldr	r3, [r7, #24]
 8005284:	2b00      	cmp	r3, #0
 8005286:	f000 80b4 	beq.w	80053f2 <HAL_UART_IRQHandler+0x1c2>
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	f003 0301 	and.w	r3, r3, #1
 8005290:	2b00      	cmp	r3, #0
 8005292:	d105      	bne.n	80052a0 <HAL_UART_IRQHandler+0x70>
 8005294:	6a3b      	ldr	r3, [r7, #32]
 8005296:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800529a:	2b00      	cmp	r3, #0
 800529c:	f000 80a9 	beq.w	80053f2 <HAL_UART_IRQHandler+0x1c2>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80052a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a2:	f003 0301 	and.w	r3, r3, #1
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d00a      	beq.n	80052c0 <HAL_UART_IRQHandler+0x90>
 80052aa:	6a3b      	ldr	r3, [r7, #32]
 80052ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d005      	beq.n	80052c0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b8:	f043 0201 	orr.w	r2, r3, #1
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c2:	f003 0304 	and.w	r3, r3, #4
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d00a      	beq.n	80052e0 <HAL_UART_IRQHandler+0xb0>
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	f003 0301 	and.w	r3, r3, #1
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d005      	beq.n	80052e0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d8:	f043 0202 	orr.w	r2, r3, #2
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e2:	f003 0302 	and.w	r3, r3, #2
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d00a      	beq.n	8005300 <HAL_UART_IRQHandler+0xd0>
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	f003 0301 	and.w	r3, r3, #1
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d005      	beq.n	8005300 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f8:	f043 0204 	orr.w	r2, r3, #4
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005302:	f003 0308 	and.w	r3, r3, #8
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00f      	beq.n	800532a <HAL_UART_IRQHandler+0xfa>
 800530a:	6a3b      	ldr	r3, [r7, #32]
 800530c:	f003 0320 	and.w	r3, r3, #32
 8005310:	2b00      	cmp	r3, #0
 8005312:	d104      	bne.n	800531e <HAL_UART_IRQHandler+0xee>
 8005314:	69fb      	ldr	r3, [r7, #28]
 8005316:	f003 0301 	and.w	r3, r3, #1
 800531a:	2b00      	cmp	r3, #0
 800531c:	d005      	beq.n	800532a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005322:	f043 0208 	orr.w	r2, r3, #8
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532e:	2b00      	cmp	r3, #0
 8005330:	f000 8123 	beq.w	800557a <HAL_UART_IRQHandler+0x34a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005336:	f003 0320 	and.w	r3, r3, #32
 800533a:	2b00      	cmp	r3, #0
 800533c:	d007      	beq.n	800534e <HAL_UART_IRQHandler+0x11e>
 800533e:	6a3b      	ldr	r3, [r7, #32]
 8005340:	f003 0320 	and.w	r3, r3, #32
 8005344:	2b00      	cmp	r3, #0
 8005346:	d002      	beq.n	800534e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f000 facd 	bl	80058e8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	695b      	ldr	r3, [r3, #20]
 8005354:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005358:	2b00      	cmp	r3, #0
 800535a:	bf14      	ite	ne
 800535c:	2301      	movne	r3, #1
 800535e:	2300      	moveq	r3, #0
 8005360:	b2db      	uxtb	r3, r3
 8005362:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005368:	f003 0308 	and.w	r3, r3, #8
 800536c:	2b00      	cmp	r3, #0
 800536e:	d102      	bne.n	8005376 <HAL_UART_IRQHandler+0x146>
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d033      	beq.n	80053de <HAL_UART_IRQHandler+0x1ae>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f000 fa0d 	bl	8005796 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	695b      	ldr	r3, [r3, #20]
 8005382:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005386:	2b00      	cmp	r3, #0
 8005388:	d024      	beq.n	80053d4 <HAL_UART_IRQHandler+0x1a4>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	695a      	ldr	r2, [r3, #20]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005398:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d013      	beq.n	80053ca <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053a6:	4a79      	ldr	r2, [pc, #484]	; (800558c <HAL_UART_IRQHandler+0x35c>)
 80053a8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ae:	4618      	mov	r0, r3
 80053b0:	f7fc fea0 	bl	80020f4 <HAL_DMA_Abort_IT>
 80053b4:	4603      	mov	r3, r0
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d019      	beq.n	80053ee <HAL_UART_IRQHandler+0x1be>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80053c4:	4610      	mov	r0, r2
 80053c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053c8:	e011      	b.n	80053ee <HAL_UART_IRQHandler+0x1be>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053d2:	e00c      	b.n	80053ee <HAL_UART_IRQHandler+0x1be>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053dc:	e007      	b.n	80053ee <HAL_UART_IRQHandler+0x1be>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80053ec:	e0c5      	b.n	800557a <HAL_UART_IRQHandler+0x34a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053ee:	bf00      	nop
    return;
 80053f0:	e0c3      	b.n	800557a <HAL_UART_IRQHandler+0x34a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	f040 80a3 	bne.w	8005542 <HAL_UART_IRQHandler+0x312>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80053fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053fe:	f003 0310 	and.w	r3, r3, #16
 8005402:	2b00      	cmp	r3, #0
 8005404:	f000 809d 	beq.w	8005542 <HAL_UART_IRQHandler+0x312>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005408:	6a3b      	ldr	r3, [r7, #32]
 800540a:	f003 0310 	and.w	r3, r3, #16
 800540e:	2b00      	cmp	r3, #0
 8005410:	f000 8097 	beq.w	8005542 <HAL_UART_IRQHandler+0x312>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005414:	2300      	movs	r3, #0
 8005416:	60fb      	str	r3, [r7, #12]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	60fb      	str	r3, [r7, #12]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	60fb      	str	r3, [r7, #12]
 8005428:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	695b      	ldr	r3, [r3, #20]
 8005430:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005434:	2b00      	cmp	r3, #0
 8005436:	d04f      	beq.n	80054d8 <HAL_UART_IRQHandler+0x2a8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005442:	8a3b      	ldrh	r3, [r7, #16]
 8005444:	2b00      	cmp	r3, #0
 8005446:	f000 809a 	beq.w	800557e <HAL_UART_IRQHandler+0x34e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800544e:	8a3a      	ldrh	r2, [r7, #16]
 8005450:	429a      	cmp	r2, r3
 8005452:	f080 8094 	bcs.w	800557e <HAL_UART_IRQHandler+0x34e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	8a3a      	ldrh	r2, [r7, #16]
 800545a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005460:	699b      	ldr	r3, [r3, #24]
 8005462:	2b20      	cmp	r3, #32
 8005464:	d02b      	beq.n	80054be <HAL_UART_IRQHandler+0x28e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68da      	ldr	r2, [r3, #12]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005474:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	695a      	ldr	r2, [r3, #20]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f022 0201 	bic.w	r2, r2, #1
 8005484:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	695a      	ldr	r2, [r3, #20]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005494:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2220      	movs	r2, #32
 800549a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2200      	movs	r2, #0
 80054a2:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	68da      	ldr	r2, [r3, #12]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f022 0210 	bic.w	r2, r2, #16
 80054b2:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b8:	4618      	mov	r0, r3
 80054ba:	f7fc fde0 	bl	800207e <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 80054ca:	b292      	uxth	r2, r2
 80054cc:	1a8a      	subs	r2, r1, r2
 80054ce:	b292      	uxth	r2, r2
 80054d0:	4611      	mov	r1, r2
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif
      }
      return;
 80054d6:	e052      	b.n	800557e <HAL_UART_IRQHandler+0x34e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d048      	beq.n	8005582 <HAL_UART_IRQHandler+0x352>
          &&(nb_rx_data > 0U) )
 80054f0:	8a7b      	ldrh	r3, [r7, #18]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d045      	beq.n	8005582 <HAL_UART_IRQHandler+0x352>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	68da      	ldr	r2, [r3, #12]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005504:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	695a      	ldr	r2, [r3, #20]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f022 0201 	bic.w	r2, r2, #1
 8005514:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2220      	movs	r2, #32
 800551a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68da      	ldr	r2, [r3, #12]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f022 0210 	bic.w	r2, r2, #16
 8005532:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005538:	8a7a      	ldrh	r2, [r7, #18]
 800553a:	4611      	mov	r1, r2
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif
      }
      return;
 8005540:	e01f      	b.n	8005582 <HAL_UART_IRQHandler+0x352>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005544:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005548:	2b00      	cmp	r3, #0
 800554a:	d008      	beq.n	800555e <HAL_UART_IRQHandler+0x32e>
 800554c:	6a3b      	ldr	r3, [r7, #32]
 800554e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005552:	2b00      	cmp	r3, #0
 8005554:	d003      	beq.n	800555e <HAL_UART_IRQHandler+0x32e>
  {
    UART_Transmit_IT(huart);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f95e 	bl	8005818 <UART_Transmit_IT>
    return;
 800555c:	e012      	b.n	8005584 <HAL_UART_IRQHandler+0x354>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800555e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005564:	2b00      	cmp	r3, #0
 8005566:	d00d      	beq.n	8005584 <HAL_UART_IRQHandler+0x354>
 8005568:	6a3b      	ldr	r3, [r7, #32]
 800556a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800556e:	2b00      	cmp	r3, #0
 8005570:	d008      	beq.n	8005584 <HAL_UART_IRQHandler+0x354>
  {
    UART_EndTransmit_IT(huart);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 f99f 	bl	80058b6 <UART_EndTransmit_IT>
    return;
 8005578:	e004      	b.n	8005584 <HAL_UART_IRQHandler+0x354>
    return;
 800557a:	bf00      	nop
 800557c:	e002      	b.n	8005584 <HAL_UART_IRQHandler+0x354>
      return;
 800557e:	bf00      	nop
 8005580:	e000      	b.n	8005584 <HAL_UART_IRQHandler+0x354>
      return;
 8005582:	bf00      	nop
  }
}
 8005584:	3728      	adds	r7, #40	; 0x28
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	080057ef 	.word	0x080057ef

08005590 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005598:	bf00      	nop
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	bc80      	pop	{r7}
 80055a0:	4770      	bx	lr

080055a2 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80055a2:	b480      	push	{r7}
 80055a4:	b083      	sub	sp, #12
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80055aa:	bf00      	nop
 80055ac:	370c      	adds	r7, #12
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bc80      	pop	{r7}
 80055b2:	4770      	bx	lr

080055b4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b083      	sub	sp, #12
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80055bc:	bf00      	nop
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bc80      	pop	{r7}
 80055c4:	4770      	bx	lr

080055c6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80055c6:	b480      	push	{r7}
 80055c8:	b083      	sub	sp, #12
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80055ce:	bf00      	nop
 80055d0:	370c      	adds	r7, #12
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bc80      	pop	{r7}
 80055d6:	4770      	bx	lr

080055d8 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80055d8:	b480      	push	{r7}
 80055da:	b083      	sub	sp, #12
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80055e0:	bf00      	nop
 80055e2:	370c      	adds	r7, #12
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bc80      	pop	{r7}
 80055e8:	4770      	bx	lr

080055ea <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80055ea:	b480      	push	{r7}
 80055ec:	b083      	sub	sp, #12
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80055f2:	bf00      	nop
 80055f4:	370c      	adds	r7, #12
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bc80      	pop	{r7}
 80055fa:	4770      	bx	lr

080055fc <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8005604:	bf00      	nop
 8005606:	370c      	adds	r7, #12
 8005608:	46bd      	mov	sp, r7
 800560a:	bc80      	pop	{r7}
 800560c:	4770      	bx	lr

0800560e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800560e:	b480      	push	{r7}
 8005610:	b083      	sub	sp, #12
 8005612:	af00      	add	r7, sp, #0
 8005614:	6078      	str	r0, [r7, #4]
 8005616:	460b      	mov	r3, r1
 8005618:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800561a:	bf00      	nop
 800561c:	370c      	adds	r7, #12
 800561e:	46bd      	mov	sp, r7
 8005620:	bc80      	pop	{r7}
 8005622:	4770      	bx	lr

08005624 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	4a0f      	ldr	r2, [pc, #60]	; (800566c <UART_InitCallbacksToDefault+0x48>)
 8005630:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a0e      	ldr	r2, [pc, #56]	; (8005670 <UART_InitCallbacksToDefault+0x4c>)
 8005636:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a0e      	ldr	r2, [pc, #56]	; (8005674 <UART_InitCallbacksToDefault+0x50>)
 800563c:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	4a0d      	ldr	r2, [pc, #52]	; (8005678 <UART_InitCallbacksToDefault+0x54>)
 8005642:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4a0d      	ldr	r2, [pc, #52]	; (800567c <UART_InitCallbacksToDefault+0x58>)
 8005648:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a0c      	ldr	r2, [pc, #48]	; (8005680 <UART_InitCallbacksToDefault+0x5c>)
 800564e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	4a0c      	ldr	r2, [pc, #48]	; (8005684 <UART_InitCallbacksToDefault+0x60>)
 8005654:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4a0b      	ldr	r2, [pc, #44]	; (8005688 <UART_InitCallbacksToDefault+0x64>)
 800565a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a0b      	ldr	r2, [pc, #44]	; (800568c <UART_InitCallbacksToDefault+0x68>)
 8005660:	669a      	str	r2, [r3, #104]	; 0x68

}
 8005662:	bf00      	nop
 8005664:	370c      	adds	r7, #12
 8005666:	46bd      	mov	sp, r7
 8005668:	bc80      	pop	{r7}
 800566a:	4770      	bx	lr
 800566c:	080055a3 	.word	0x080055a3
 8005670:	08005591 	.word	0x08005591
 8005674:	080055b5 	.word	0x080055b5
 8005678:	08000f31 	.word	0x08000f31
 800567c:	080055c7 	.word	0x080055c7
 8005680:	080055d9 	.word	0x080055d9
 8005684:	080055eb 	.word	0x080055eb
 8005688:	080055fd 	.word	0x080055fd
 800568c:	0800560f 	.word	0x0800560f

08005690 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b084      	sub	sp, #16
 8005694:	af00      	add	r7, sp, #0
 8005696:	60f8      	str	r0, [r7, #12]
 8005698:	60b9      	str	r1, [r7, #8]
 800569a:	603b      	str	r3, [r7, #0]
 800569c:	4613      	mov	r3, r2
 800569e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056a0:	e02c      	b.n	80056fc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a8:	d028      	beq.n	80056fc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80056aa:	69bb      	ldr	r3, [r7, #24]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d007      	beq.n	80056c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80056b0:	f7fb ff90 	bl	80015d4 <HAL_GetTick>
 80056b4:	4602      	mov	r2, r0
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	69ba      	ldr	r2, [r7, #24]
 80056bc:	429a      	cmp	r2, r3
 80056be:	d21d      	bcs.n	80056fc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68da      	ldr	r2, [r3, #12]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80056ce:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	695a      	ldr	r2, [r3, #20]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f022 0201 	bic.w	r2, r2, #1
 80056de:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2220      	movs	r2, #32
 80056e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80056f8:	2303      	movs	r3, #3
 80056fa:	e00f      	b.n	800571c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	4013      	ands	r3, r2
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	429a      	cmp	r2, r3
 800570a:	bf0c      	ite	eq
 800570c:	2301      	moveq	r3, #1
 800570e:	2300      	movne	r3, #0
 8005710:	b2db      	uxtb	r3, r3
 8005712:	461a      	mov	r2, r3
 8005714:	79fb      	ldrb	r3, [r7, #7]
 8005716:	429a      	cmp	r2, r3
 8005718:	d0c3      	beq.n	80056a2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800571a:	2300      	movs	r3, #0
}
 800571c:	4618      	mov	r0, r3
 800571e:	3710      	adds	r7, #16
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005724:	b480      	push	{r7}
 8005726:	b085      	sub	sp, #20
 8005728:	af00      	add	r7, sp, #0
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	60b9      	str	r1, [r7, #8]
 800572e:	4613      	mov	r3, r2
 8005730:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	68ba      	ldr	r2, [r7, #8]
 8005736:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	88fa      	ldrh	r2, [r7, #6]
 800573c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	88fa      	ldrh	r2, [r7, #6]
 8005742:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2200      	movs	r2, #0
 8005748:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2222      	movs	r2, #34	; 0x22
 800574e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	68da      	ldr	r2, [r3, #12]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005768:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	695a      	ldr	r2, [r3, #20]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f042 0201 	orr.w	r2, r2, #1
 8005778:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	68da      	ldr	r2, [r3, #12]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f042 0220 	orr.w	r2, r2, #32
 8005788:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800578a:	2300      	movs	r3, #0
}
 800578c:	4618      	mov	r0, r3
 800578e:	3714      	adds	r7, #20
 8005790:	46bd      	mov	sp, r7
 8005792:	bc80      	pop	{r7}
 8005794:	4770      	bx	lr

08005796 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005796:	b480      	push	{r7}
 8005798:	b083      	sub	sp, #12
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	68da      	ldr	r2, [r3, #12]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80057ac:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	695a      	ldr	r2, [r3, #20]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f022 0201 	bic.w	r2, r2, #1
 80057bc:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d107      	bne.n	80057d6 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	68da      	ldr	r2, [r3, #12]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f022 0210 	bic.w	r2, r2, #16
 80057d4:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2220      	movs	r2, #32
 80057da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	631a      	str	r2, [r3, #48]	; 0x30
}
 80057e4:	bf00      	nop
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bc80      	pop	{r7}
 80057ec:	4770      	bx	lr

080057ee <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057ee:	b580      	push	{r7, lr}
 80057f0:	b084      	sub	sp, #16
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057fa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2200      	movs	r2, #0
 8005806:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800580c:	68f8      	ldr	r0, [r7, #12]
 800580e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005810:	bf00      	nop
 8005812:	3710      	adds	r7, #16
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005818:	b480      	push	{r7}
 800581a:	b085      	sub	sp, #20
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005826:	b2db      	uxtb	r3, r3
 8005828:	2b21      	cmp	r3, #33	; 0x21
 800582a:	d13e      	bne.n	80058aa <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005834:	d114      	bne.n	8005860 <UART_Transmit_IT+0x48>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d110      	bne.n	8005860 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a1b      	ldr	r3, [r3, #32]
 8005842:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	881b      	ldrh	r3, [r3, #0]
 8005848:	461a      	mov	r2, r3
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005852:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6a1b      	ldr	r3, [r3, #32]
 8005858:	1c9a      	adds	r2, r3, #2
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	621a      	str	r2, [r3, #32]
 800585e:	e008      	b.n	8005872 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6a1b      	ldr	r3, [r3, #32]
 8005864:	1c59      	adds	r1, r3, #1
 8005866:	687a      	ldr	r2, [r7, #4]
 8005868:	6211      	str	r1, [r2, #32]
 800586a:	781a      	ldrb	r2, [r3, #0]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005876:	b29b      	uxth	r3, r3
 8005878:	3b01      	subs	r3, #1
 800587a:	b29b      	uxth	r3, r3
 800587c:	687a      	ldr	r2, [r7, #4]
 800587e:	4619      	mov	r1, r3
 8005880:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005882:	2b00      	cmp	r3, #0
 8005884:	d10f      	bne.n	80058a6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	68da      	ldr	r2, [r3, #12]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005894:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	68da      	ldr	r2, [r3, #12]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058a4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80058a6:	2300      	movs	r3, #0
 80058a8:	e000      	b.n	80058ac <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80058aa:	2302      	movs	r3, #2
  }
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3714      	adds	r7, #20
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bc80      	pop	{r7}
 80058b4:	4770      	bx	lr

080058b6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80058b6:	b580      	push	{r7, lr}
 80058b8:	b082      	sub	sp, #8
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68da      	ldr	r2, [r3, #12]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058cc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2220      	movs	r2, #32
 80058d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80058de:	2300      	movs	r3, #0
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3708      	adds	r7, #8
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}

080058e8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b086      	sub	sp, #24
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	2b22      	cmp	r3, #34	; 0x22
 80058fa:	f040 809b 	bne.w	8005a34 <UART_Receive_IT+0x14c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005906:	d117      	bne.n	8005938 <UART_Receive_IT+0x50>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	691b      	ldr	r3, [r3, #16]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d113      	bne.n	8005938 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005910:	2300      	movs	r3, #0
 8005912:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005918:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	b29b      	uxth	r3, r3
 8005922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005926:	b29a      	uxth	r2, r3
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005930:	1c9a      	adds	r2, r3, #2
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	629a      	str	r2, [r3, #40]	; 0x28
 8005936:	e026      	b.n	8005986 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800593c:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800593e:	2300      	movs	r3, #0
 8005940:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800594a:	d007      	beq.n	800595c <UART_Receive_IT+0x74>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d10a      	bne.n	800596a <UART_Receive_IT+0x82>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	691b      	ldr	r3, [r3, #16]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d106      	bne.n	800596a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	b2da      	uxtb	r2, r3
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	701a      	strb	r2, [r3, #0]
 8005968:	e008      	b.n	800597c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	b2db      	uxtb	r3, r3
 8005972:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005976:	b2da      	uxtb	r2, r3
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005980:	1c5a      	adds	r2, r3, #1
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800598a:	b29b      	uxth	r3, r3
 800598c:	3b01      	subs	r3, #1
 800598e:	b29b      	uxth	r3, r3
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	4619      	mov	r1, r3
 8005994:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005996:	2b00      	cmp	r3, #0
 8005998:	d14a      	bne.n	8005a30 <UART_Receive_IT+0x148>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	68da      	ldr	r2, [r3, #12]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f022 0220 	bic.w	r2, r2, #32
 80059a8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68da      	ldr	r2, [r3, #12]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80059b8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	695a      	ldr	r2, [r3, #20]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f022 0201 	bic.w	r2, r2, #1
 80059c8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2220      	movs	r2, #32
 80059ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d124      	bne.n	8005a24 <UART_Receive_IT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	68da      	ldr	r2, [r3, #12]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f022 0210 	bic.w	r2, r2, #16
 80059ee:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 0310 	and.w	r3, r3, #16
 80059fa:	2b10      	cmp	r3, #16
 80059fc:	d10a      	bne.n	8005a14 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059fe:	2300      	movs	r3, #0
 8005a00:	60fb      	str	r3, [r7, #12]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	60fb      	str	r3, [r7, #12]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	60fb      	str	r3, [r7, #12]
 8005a12:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a18:	687a      	ldr	r2, [r7, #4]
 8005a1a:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8005a1c:	4611      	mov	r1, r2
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	4798      	blx	r3
 8005a22:	e003      	b.n	8005a2c <UART_Receive_IT+0x144>
      else
      {
       /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	4798      	blx	r3
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	e002      	b.n	8005a36 <UART_Receive_IT+0x14e>
    }
    return HAL_OK;
 8005a30:	2300      	movs	r3, #0
 8005a32:	e000      	b.n	8005a36 <UART_Receive_IT+0x14e>
  }
  else
  {
    return HAL_BUSY;
 8005a34:	2302      	movs	r3, #2
  }
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3718      	adds	r7, #24
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
	...

08005a40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	68da      	ldr	r2, [r3, #12]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	430a      	orrs	r2, r1
 8005a5c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	689a      	ldr	r2, [r3, #8]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	431a      	orrs	r2, r3
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	695b      	ldr	r3, [r3, #20]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	68db      	ldr	r3, [r3, #12]
 8005a76:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005a7a:	f023 030c 	bic.w	r3, r3, #12
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	6812      	ldr	r2, [r2, #0]
 8005a82:	68b9      	ldr	r1, [r7, #8]
 8005a84:	430b      	orrs	r3, r1
 8005a86:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	695b      	ldr	r3, [r3, #20]
 8005a8e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	699a      	ldr	r2, [r3, #24]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	430a      	orrs	r2, r1
 8005a9c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a2c      	ldr	r2, [pc, #176]	; (8005b54 <UART_SetConfig+0x114>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d103      	bne.n	8005ab0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005aa8:	f7fd f9e6 	bl	8002e78 <HAL_RCC_GetPCLK2Freq>
 8005aac:	60f8      	str	r0, [r7, #12]
 8005aae:	e002      	b.n	8005ab6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005ab0:	f7fd f9ce 	bl	8002e50 <HAL_RCC_GetPCLK1Freq>
 8005ab4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	4613      	mov	r3, r2
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	4413      	add	r3, r2
 8005abe:	009a      	lsls	r2, r3, #2
 8005ac0:	441a      	add	r2, r3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	009b      	lsls	r3, r3, #2
 8005ac8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005acc:	4a22      	ldr	r2, [pc, #136]	; (8005b58 <UART_SetConfig+0x118>)
 8005ace:	fba2 2303 	umull	r2, r3, r2, r3
 8005ad2:	095b      	lsrs	r3, r3, #5
 8005ad4:	0119      	lsls	r1, r3, #4
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	4613      	mov	r3, r2
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	4413      	add	r3, r2
 8005ade:	009a      	lsls	r2, r3, #2
 8005ae0:	441a      	add	r2, r3
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	009b      	lsls	r3, r3, #2
 8005ae8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005aec:	4b1a      	ldr	r3, [pc, #104]	; (8005b58 <UART_SetConfig+0x118>)
 8005aee:	fba3 0302 	umull	r0, r3, r3, r2
 8005af2:	095b      	lsrs	r3, r3, #5
 8005af4:	2064      	movs	r0, #100	; 0x64
 8005af6:	fb00 f303 	mul.w	r3, r0, r3
 8005afa:	1ad3      	subs	r3, r2, r3
 8005afc:	011b      	lsls	r3, r3, #4
 8005afe:	3332      	adds	r3, #50	; 0x32
 8005b00:	4a15      	ldr	r2, [pc, #84]	; (8005b58 <UART_SetConfig+0x118>)
 8005b02:	fba2 2303 	umull	r2, r3, r2, r3
 8005b06:	095b      	lsrs	r3, r3, #5
 8005b08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b0c:	4419      	add	r1, r3
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	4613      	mov	r3, r2
 8005b12:	009b      	lsls	r3, r3, #2
 8005b14:	4413      	add	r3, r2
 8005b16:	009a      	lsls	r2, r3, #2
 8005b18:	441a      	add	r2, r3
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b24:	4b0c      	ldr	r3, [pc, #48]	; (8005b58 <UART_SetConfig+0x118>)
 8005b26:	fba3 0302 	umull	r0, r3, r3, r2
 8005b2a:	095b      	lsrs	r3, r3, #5
 8005b2c:	2064      	movs	r0, #100	; 0x64
 8005b2e:	fb00 f303 	mul.w	r3, r0, r3
 8005b32:	1ad3      	subs	r3, r2, r3
 8005b34:	011b      	lsls	r3, r3, #4
 8005b36:	3332      	adds	r3, #50	; 0x32
 8005b38:	4a07      	ldr	r2, [pc, #28]	; (8005b58 <UART_SetConfig+0x118>)
 8005b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b3e:	095b      	lsrs	r3, r3, #5
 8005b40:	f003 020f 	and.w	r2, r3, #15
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	440a      	add	r2, r1
 8005b4a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005b4c:	bf00      	nop
 8005b4e:	3710      	adds	r7, #16
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	40013800 	.word	0x40013800
 8005b58:	51eb851f 	.word	0x51eb851f

08005b5c <BLUETOOTH_CONTROL_sendCommand>:
static uint8_t BLUETOOTH_CONTROL_getButtonData(void);
static void    BLUETOOTH_CONTROL_clearData(void);
static int32_t BLUETOOTH_CONTROL_normalizeData(uint32_t rawData, bool isInversionNeeded);

static void BLUETOOTH_CONTROL_sendCommand(uint8_t command)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b084      	sub	sp, #16
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	4603      	mov	r3, r0
 8005b64:	71fb      	strb	r3, [r7, #7]
  volatile uint16_t ref=0x01;
 8005b66:	2301      	movs	r3, #1
 8005b68:	81fb      	strh	r3, [r7, #14]
  BLUETOOTH_CONTROL_buffer[1] = 0;
 8005b6a:	4b20      	ldr	r3, [pc, #128]	; (8005bec <BLUETOOTH_CONTROL_sendCommand+0x90>)
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	705a      	strb	r2, [r3, #1]
  for(ref=0x01;ref<0x0100;ref<<=1)
 8005b70:	2301      	movs	r3, #1
 8005b72:	81fb      	strh	r3, [r7, #14]
 8005b74:	e02e      	b.n	8005bd4 <BLUETOOTH_CONTROL_sendCommand+0x78>
  {
    if(ref&command)
 8005b76:	89fb      	ldrh	r3, [r7, #14]
 8005b78:	b29b      	uxth	r3, r3
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	79fb      	ldrb	r3, [r7, #7]
 8005b7e:	4013      	ands	r3, r2
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d003      	beq.n	8005b8c <BLUETOOTH_CONTROL_sendCommand+0x30>
    {
      DO_H;
 8005b84:	4b1a      	ldr	r3, [pc, #104]	; (8005bf0 <BLUETOOTH_CONTROL_sendCommand+0x94>)
 8005b86:	2201      	movs	r2, #1
 8005b88:	601a      	str	r2, [r3, #0]
 8005b8a:	e002      	b.n	8005b92 <BLUETOOTH_CONTROL_sendCommand+0x36>
    }
    else DO_L;
 8005b8c:	4b18      	ldr	r3, [pc, #96]	; (8005bf0 <BLUETOOTH_CONTROL_sendCommand+0x94>)
 8005b8e:	2200      	movs	r2, #0
 8005b90:	601a      	str	r2, [r3, #0]

    CLK_H;
 8005b92:	4b18      	ldr	r3, [pc, #96]	; (8005bf4 <BLUETOOTH_CONTROL_sendCommand+0x98>)
 8005b94:	2201      	movs	r2, #1
 8005b96:	601a      	str	r2, [r3, #0]
    UTILS_delayUs(5);
 8005b98:	2005      	movs	r0, #5
 8005b9a:	f001 f8c3 	bl	8006d24 <UTILS_delayUs>
    CLK_L;
 8005b9e:	4b15      	ldr	r3, [pc, #84]	; (8005bf4 <BLUETOOTH_CONTROL_sendCommand+0x98>)
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	601a      	str	r2, [r3, #0]
    UTILS_delayUs(5);
 8005ba4:	2005      	movs	r0, #5
 8005ba6:	f001 f8bd 	bl	8006d24 <UTILS_delayUs>
    CLK_H;
 8005baa:	4b12      	ldr	r3, [pc, #72]	; (8005bf4 <BLUETOOTH_CONTROL_sendCommand+0x98>)
 8005bac:	2201      	movs	r2, #1
 8005bae:	601a      	str	r2, [r3, #0]
    if(DI)
 8005bb0:	4b11      	ldr	r3, [pc, #68]	; (8005bf8 <BLUETOOTH_CONTROL_sendCommand+0x9c>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d008      	beq.n	8005bca <BLUETOOTH_CONTROL_sendCommand+0x6e>
      BLUETOOTH_CONTROL_buffer[1] = ref|BLUETOOTH_CONTROL_buffer[1];
 8005bb8:	89fb      	ldrh	r3, [r7, #14]
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	b2da      	uxtb	r2, r3
 8005bbe:	4b0b      	ldr	r3, [pc, #44]	; (8005bec <BLUETOOTH_CONTROL_sendCommand+0x90>)
 8005bc0:	785b      	ldrb	r3, [r3, #1]
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	b2da      	uxtb	r2, r3
 8005bc6:	4b09      	ldr	r3, [pc, #36]	; (8005bec <BLUETOOTH_CONTROL_sendCommand+0x90>)
 8005bc8:	705a      	strb	r2, [r3, #1]
  for(ref=0x01;ref<0x0100;ref<<=1)
 8005bca:	89fb      	ldrh	r3, [r7, #14]
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	005b      	lsls	r3, r3, #1
 8005bd0:	b29b      	uxth	r3, r3
 8005bd2:	81fb      	strh	r3, [r7, #14]
 8005bd4:	89fb      	ldrh	r3, [r7, #14]
 8005bd6:	b29b      	uxth	r3, r3
 8005bd8:	2bff      	cmp	r3, #255	; 0xff
 8005bda:	d9cc      	bls.n	8005b76 <BLUETOOTH_CONTROL_sendCommand+0x1a>
  }
  UTILS_delayUs(16);
 8005bdc:	2010      	movs	r0, #16
 8005bde:	f001 f8a1 	bl	8006d24 <UTILS_delayUs>

  return;
 8005be2:	bf00      	nop
}
 8005be4:	3710      	adds	r7, #16
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	200000d8 	.word	0x200000d8
 8005bf0:	42220184 	.word	0x42220184
 8005bf4:	42210190 	.word	0x42210190
 8005bf8:	42220108 	.word	0x42220108

08005bfc <BLUETOOTH_CONTROL_readData>:

static void BLUETOOTH_CONTROL_readData(void)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b082      	sub	sp, #8
 8005c00:	af00      	add	r7, sp, #0
  volatile uint8_t byte=0;
 8005c02:	2300      	movs	r3, #0
 8005c04:	71fb      	strb	r3, [r7, #7]
  volatile uint16_t ref=0x01;
 8005c06:	2301      	movs	r3, #1
 8005c08:	80bb      	strh	r3, [r7, #4]
  CS_L;
 8005c0a:	4b26      	ldr	r3, [pc, #152]	; (8005ca4 <BLUETOOTH_CONTROL_readData+0xa8>)
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	601a      	str	r2, [r3, #0]
  BLUETOOTH_CONTROL_sendCommand(0x01);
 8005c10:	2001      	movs	r0, #1
 8005c12:	f7ff ffa3 	bl	8005b5c <BLUETOOTH_CONTROL_sendCommand>
  BLUETOOTH_CONTROL_sendCommand(0x42);
 8005c16:	2042      	movs	r0, #66	; 0x42
 8005c18:	f7ff ffa0 	bl	8005b5c <BLUETOOTH_CONTROL_sendCommand>
  for(byte=2;byte<9;byte++)
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	71fb      	strb	r3, [r7, #7]
 8005c20:	e034      	b.n	8005c8c <BLUETOOTH_CONTROL_readData+0x90>
  {
    for(ref=0x01;ref<0x100;ref<<=1)
 8005c22:	2301      	movs	r3, #1
 8005c24:	80bb      	strh	r3, [r7, #4]
 8005c26:	e025      	b.n	8005c74 <BLUETOOTH_CONTROL_readData+0x78>
    {
      CLK_H;
 8005c28:	4b1f      	ldr	r3, [pc, #124]	; (8005ca8 <BLUETOOTH_CONTROL_readData+0xac>)
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	601a      	str	r2, [r3, #0]
      UTILS_delayUs(5);
 8005c2e:	2005      	movs	r0, #5
 8005c30:	f001 f878 	bl	8006d24 <UTILS_delayUs>
      CLK_L;
 8005c34:	4b1c      	ldr	r3, [pc, #112]	; (8005ca8 <BLUETOOTH_CONTROL_readData+0xac>)
 8005c36:	2200      	movs	r2, #0
 8005c38:	601a      	str	r2, [r3, #0]
      UTILS_delayUs(5);
 8005c3a:	2005      	movs	r0, #5
 8005c3c:	f001 f872 	bl	8006d24 <UTILS_delayUs>
      CLK_H;
 8005c40:	4b19      	ldr	r3, [pc, #100]	; (8005ca8 <BLUETOOTH_CONTROL_readData+0xac>)
 8005c42:	2201      	movs	r2, #1
 8005c44:	601a      	str	r2, [r3, #0]
          if(DI)
 8005c46:	4b19      	ldr	r3, [pc, #100]	; (8005cac <BLUETOOTH_CONTROL_readData+0xb0>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d00d      	beq.n	8005c6a <BLUETOOTH_CONTROL_readData+0x6e>
          BLUETOOTH_CONTROL_buffer[byte] = ref|BLUETOOTH_CONTROL_buffer[byte];
 8005c4e:	88bb      	ldrh	r3, [r7, #4]
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	b2da      	uxtb	r2, r3
 8005c54:	79fb      	ldrb	r3, [r7, #7]
 8005c56:	b2db      	uxtb	r3, r3
 8005c58:	4619      	mov	r1, r3
 8005c5a:	4b15      	ldr	r3, [pc, #84]	; (8005cb0 <BLUETOOTH_CONTROL_readData+0xb4>)
 8005c5c:	5c5b      	ldrb	r3, [r3, r1]
 8005c5e:	79f9      	ldrb	r1, [r7, #7]
 8005c60:	b2c9      	uxtb	r1, r1
 8005c62:	4313      	orrs	r3, r2
 8005c64:	b2da      	uxtb	r2, r3
 8005c66:	4b12      	ldr	r3, [pc, #72]	; (8005cb0 <BLUETOOTH_CONTROL_readData+0xb4>)
 8005c68:	545a      	strb	r2, [r3, r1]
    for(ref=0x01;ref<0x100;ref<<=1)
 8005c6a:	88bb      	ldrh	r3, [r7, #4]
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	005b      	lsls	r3, r3, #1
 8005c70:	b29b      	uxth	r3, r3
 8005c72:	80bb      	strh	r3, [r7, #4]
 8005c74:	88bb      	ldrh	r3, [r7, #4]
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	2bff      	cmp	r3, #255	; 0xff
 8005c7a:	d9d5      	bls.n	8005c28 <BLUETOOTH_CONTROL_readData+0x2c>
    }
        UTILS_delayUs(16);
 8005c7c:	2010      	movs	r0, #16
 8005c7e:	f001 f851 	bl	8006d24 <UTILS_delayUs>
  for(byte=2;byte<9;byte++)
 8005c82:	79fb      	ldrb	r3, [r7, #7]
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	3301      	adds	r3, #1
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	71fb      	strb	r3, [r7, #7]
 8005c8c:	79fb      	ldrb	r3, [r7, #7]
 8005c8e:	b2db      	uxtb	r3, r3
 8005c90:	2b08      	cmp	r3, #8
 8005c92:	d9c6      	bls.n	8005c22 <BLUETOOTH_CONTROL_readData+0x26>
  }
  CS_H;
 8005c94:	4b03      	ldr	r3, [pc, #12]	; (8005ca4 <BLUETOOTH_CONTROL_readData+0xa8>)
 8005c96:	2201      	movs	r2, #1
 8005c98:	601a      	str	r2, [r3, #0]

  return;
 8005c9a:	bf00      	nop
}
 8005c9c:	3708      	adds	r7, #8
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	4222018c 	.word	0x4222018c
 8005ca8:	42210190 	.word	0x42210190
 8005cac:	42220108 	.word	0x42220108
 8005cb0:	200000d8 	.word	0x200000d8

08005cb4 <BLUETOOTH_CONTROL_getButtonData>:

static uint8_t BLUETOOTH_CONTROL_getButtonData()
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b082      	sub	sp, #8
 8005cb8:	af00      	add	r7, sp, #0
  uint8_t index;
  uint16_t button;

  BLUETOOTH_CONTROL_clearData();
 8005cba:	f000 f82f 	bl	8005d1c <BLUETOOTH_CONTROL_clearData>
  BLUETOOTH_CONTROL_readData();
 8005cbe:	f7ff ff9d 	bl	8005bfc <BLUETOOTH_CONTROL_readData>
  button=(BLUETOOTH_CONTROL_buffer[4]<<8)|BLUETOOTH_CONTROL_buffer[3];
 8005cc2:	4b14      	ldr	r3, [pc, #80]	; (8005d14 <BLUETOOTH_CONTROL_getButtonData+0x60>)
 8005cc4:	791b      	ldrb	r3, [r3, #4]
 8005cc6:	021b      	lsls	r3, r3, #8
 8005cc8:	b21a      	sxth	r2, r3
 8005cca:	4b12      	ldr	r3, [pc, #72]	; (8005d14 <BLUETOOTH_CONTROL_getButtonData+0x60>)
 8005ccc:	78db      	ldrb	r3, [r3, #3]
 8005cce:	b21b      	sxth	r3, r3
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	b21b      	sxth	r3, r3
 8005cd4:	80bb      	strh	r3, [r7, #4]
  for(index=0;index<16;index++)
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	71fb      	strb	r3, [r7, #7]
 8005cda:	e012      	b.n	8005d02 <BLUETOOTH_CONTROL_getButtonData+0x4e>
  {
    if((button&(1<<(BLUETOOTH_CONTROL_mask[index]-1)))==0)
 8005cdc:	88ba      	ldrh	r2, [r7, #4]
 8005cde:	79fb      	ldrb	r3, [r7, #7]
 8005ce0:	490d      	ldr	r1, [pc, #52]	; (8005d18 <BLUETOOTH_CONTROL_getButtonData+0x64>)
 8005ce2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005ce6:	3b01      	subs	r3, #1
 8005ce8:	fa42 f303 	asr.w	r3, r2, r3
 8005cec:	f003 0301 	and.w	r3, r3, #1
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d103      	bne.n	8005cfc <BLUETOOTH_CONTROL_getButtonData+0x48>
    return index+1;
 8005cf4:	79fb      	ldrb	r3, [r7, #7]
 8005cf6:	3301      	adds	r3, #1
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	e006      	b.n	8005d0a <BLUETOOTH_CONTROL_getButtonData+0x56>
  for(index=0;index<16;index++)
 8005cfc:	79fb      	ldrb	r3, [r7, #7]
 8005cfe:	3301      	adds	r3, #1
 8005d00:	71fb      	strb	r3, [r7, #7]
 8005d02:	79fb      	ldrb	r3, [r7, #7]
 8005d04:	2b0f      	cmp	r3, #15
 8005d06:	d9e9      	bls.n	8005cdc <BLUETOOTH_CONTROL_getButtonData+0x28>
  }

  return 0;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3708      	adds	r7, #8
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	200000d8 	.word	0x200000d8
 8005d18:	2000000c 	.word	0x2000000c

08005d1c <BLUETOOTH_CONTROL_clearData>:

static void BLUETOOTH_CONTROL_clearData()
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b083      	sub	sp, #12
 8005d20:	af00      	add	r7, sp, #0
  uint8_t a;
  for(a=0;a<9;a++)
 8005d22:	2300      	movs	r3, #0
 8005d24:	71fb      	strb	r3, [r7, #7]
 8005d26:	e006      	b.n	8005d36 <BLUETOOTH_CONTROL_clearData+0x1a>
    BLUETOOTH_CONTROL_buffer[a]=0x00;
 8005d28:	79fb      	ldrb	r3, [r7, #7]
 8005d2a:	4a07      	ldr	r2, [pc, #28]	; (8005d48 <BLUETOOTH_CONTROL_clearData+0x2c>)
 8005d2c:	2100      	movs	r1, #0
 8005d2e:	54d1      	strb	r1, [r2, r3]
  for(a=0;a<9;a++)
 8005d30:	79fb      	ldrb	r3, [r7, #7]
 8005d32:	3301      	adds	r3, #1
 8005d34:	71fb      	strb	r3, [r7, #7]
 8005d36:	79fb      	ldrb	r3, [r7, #7]
 8005d38:	2b08      	cmp	r3, #8
 8005d3a:	d9f5      	bls.n	8005d28 <BLUETOOTH_CONTROL_clearData+0xc>

  return;
 8005d3c:	bf00      	nop
}
 8005d3e:	370c      	adds	r7, #12
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bc80      	pop	{r7}
 8005d44:	4770      	bx	lr
 8005d46:	bf00      	nop
 8005d48:	200000d8 	.word	0x200000d8

08005d4c <BLUETOOTH_CONTROL_normalizeData>:

static int32_t BLUETOOTH_CONTROL_normalizeData(uint32_t rawData, bool isInversionNeeded)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
 8005d54:	460b      	mov	r3, r1
 8005d56:	70fb      	strb	r3, [r7, #3]
  float normalizedData;

  normalizedData = rawData - 128.0f;
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f7fa fbcd 	bl	80004f8 <__aeabi_ui2f>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
 8005d64:	4618      	mov	r0, r3
 8005d66:	f7fa fb15 	bl	8000394 <__aeabi_fsub>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	60fb      	str	r3, [r7, #12]

  if (normalizedData > 0.0f)
 8005d6e:	f04f 0100 	mov.w	r1, #0
 8005d72:	68f8      	ldr	r0, [r7, #12]
 8005d74:	f7fa fc84 	bl	8000680 <__aeabi_fcmpgt>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d006      	beq.n	8005d8c <BLUETOOTH_CONTROL_normalizeData+0x40>
  {
    normalizedData *= 100.0f / 127.0f;
 8005d7e:	490e      	ldr	r1, [pc, #56]	; (8005db8 <BLUETOOTH_CONTROL_normalizeData+0x6c>)
 8005d80:	68f8      	ldr	r0, [r7, #12]
 8005d82:	f7fa fa4f 	bl	8000224 <__aeabi_fmul>
 8005d86:	4603      	mov	r3, r0
 8005d88:	60fb      	str	r3, [r7, #12]
 8005d8a:	e005      	b.n	8005d98 <BLUETOOTH_CONTROL_normalizeData+0x4c>
  }
  else
  {
    normalizedData *= 100.0f / 128.0f;
 8005d8c:	490b      	ldr	r1, [pc, #44]	; (8005dbc <BLUETOOTH_CONTROL_normalizeData+0x70>)
 8005d8e:	68f8      	ldr	r0, [r7, #12]
 8005d90:	f7fa fa48 	bl	8000224 <__aeabi_fmul>
 8005d94:	4603      	mov	r3, r0
 8005d96:	60fb      	str	r3, [r7, #12]
  }

  if (isInversionNeeded == true)
 8005d98:	78fb      	ldrb	r3, [r7, #3]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d003      	beq.n	8005da6 <BLUETOOTH_CONTROL_normalizeData+0x5a>
  {
    normalizedData *= -1.0f;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8005da4:	60fb      	str	r3, [r7, #12]
  }

  return (int32_t)normalizedData;
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f7fa fc74 	bl	8000694 <__aeabi_f2iz>
 8005dac:	4603      	mov	r3, r0
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3710      	adds	r7, #16
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}
 8005db6:	bf00      	nop
 8005db8:	3f499326 	.word	0x3f499326
 8005dbc:	3f480000 	.word	0x3f480000

08005dc0 <BLUETOOTH_CONTROL_receiveData>:

void BLUETOOTH_CONTROL_receiveData(BLUETOOTH_CONTROL_DATA *data)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b088      	sub	sp, #32
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  uint32_t button;

  // LOG_info("Receiving Bluetooth data");

  /* Read raw data */
  leftX  = BLUETOOTH_CONTROL_buffer[BLUETOOTH_CONTROL_LEFT_X_OFFSET ];
 8005dc8:	4b3e      	ldr	r3, [pc, #248]	; (8005ec4 <BLUETOOTH_CONTROL_receiveData+0x104>)
 8005dca:	79db      	ldrb	r3, [r3, #7]
 8005dcc:	61fb      	str	r3, [r7, #28]
  leftY  = BLUETOOTH_CONTROL_buffer[BLUETOOTH_CONTROL_LEFT_Y_OFFSET ];
 8005dce:	4b3d      	ldr	r3, [pc, #244]	; (8005ec4 <BLUETOOTH_CONTROL_receiveData+0x104>)
 8005dd0:	7a1b      	ldrb	r3, [r3, #8]
 8005dd2:	61bb      	str	r3, [r7, #24]
  rightX = BLUETOOTH_CONTROL_buffer[BLUETOOTH_CONTROL_RIGHT_X_OFFSET];
 8005dd4:	4b3b      	ldr	r3, [pc, #236]	; (8005ec4 <BLUETOOTH_CONTROL_receiveData+0x104>)
 8005dd6:	795b      	ldrb	r3, [r3, #5]
 8005dd8:	617b      	str	r3, [r7, #20]
  rightY = BLUETOOTH_CONTROL_buffer[BLUETOOTH_CONTROL_RIGHT_Y_OFFSET];
 8005dda:	4b3a      	ldr	r3, [pc, #232]	; (8005ec4 <BLUETOOTH_CONTROL_receiveData+0x104>)
 8005ddc:	799b      	ldrb	r3, [r3, #6]
 8005dde:	613b      	str	r3, [r7, #16]
  button = BLUETOOTH_CONTROL_getButtonData();
 8005de0:	f7ff ff68 	bl	8005cb4 <BLUETOOTH_CONTROL_getButtonData>
 8005de4:	4603      	mov	r3, r0
 8005de6:	60fb      	str	r3, [r7, #12]

  /* Deal with startup condition, while read data is not valid yet */
  if  ((leftX == 255 && leftY == 255 && rightX == 255 && rightY ==255)
 8005de8:	69fb      	ldr	r3, [r7, #28]
 8005dea:	2bff      	cmp	r3, #255	; 0xff
 8005dec:	d108      	bne.n	8005e00 <BLUETOOTH_CONTROL_receiveData+0x40>
 8005dee:	69bb      	ldr	r3, [r7, #24]
 8005df0:	2bff      	cmp	r3, #255	; 0xff
 8005df2:	d105      	bne.n	8005e00 <BLUETOOTH_CONTROL_receiveData+0x40>
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	2bff      	cmp	r3, #255	; 0xff
 8005df8:	d102      	bne.n	8005e00 <BLUETOOTH_CONTROL_receiveData+0x40>
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	2bff      	cmp	r3, #255	; 0xff
 8005dfe:	d00b      	beq.n	8005e18 <BLUETOOTH_CONTROL_receiveData+0x58>
    || (leftX ==   0 && leftY ==   0 && rightX ==   0 && rightY ==  0))
 8005e00:	69fb      	ldr	r3, [r7, #28]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d113      	bne.n	8005e2e <BLUETOOTH_CONTROL_receiveData+0x6e>
 8005e06:	69bb      	ldr	r3, [r7, #24]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d110      	bne.n	8005e2e <BLUETOOTH_CONTROL_receiveData+0x6e>
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d10d      	bne.n	8005e2e <BLUETOOTH_CONTROL_receiveData+0x6e>
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d10a      	bne.n	8005e2e <BLUETOOTH_CONTROL_receiveData+0x6e>
  {
    leftX  = 128;
 8005e18:	2380      	movs	r3, #128	; 0x80
 8005e1a:	61fb      	str	r3, [r7, #28]
    leftY  = 128;
 8005e1c:	2380      	movs	r3, #128	; 0x80
 8005e1e:	61bb      	str	r3, [r7, #24]
    rightX = 128;
 8005e20:	2380      	movs	r3, #128	; 0x80
 8005e22:	617b      	str	r3, [r7, #20]
    rightY = 128;
 8005e24:	2380      	movs	r3, #128	; 0x80
 8005e26:	613b      	str	r3, [r7, #16]
    button = BUTTON_NONE;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	60fb      	str	r3, [r7, #12]
 8005e2c:	e037      	b.n	8005e9e <BLUETOOTH_CONTROL_receiveData+0xde>
  }
  /* Use a confirmation mechanism, on 2 cycles, as glitches are observed */
  else if ((leftX  == BLUETOOTH_CONTROL_DATA_lastData.leftX) &&
 8005e2e:	4b26      	ldr	r3, [pc, #152]	; (8005ec8 <BLUETOOTH_CONTROL_receiveData+0x108>)
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d132      	bne.n	8005e9e <BLUETOOTH_CONTROL_receiveData+0xde>
           (leftY  == BLUETOOTH_CONTROL_DATA_lastData.leftY) &&
 8005e38:	4b23      	ldr	r3, [pc, #140]	; (8005ec8 <BLUETOOTH_CONTROL_receiveData+0x108>)
 8005e3a:	685a      	ldr	r2, [r3, #4]
 8005e3c:	69bb      	ldr	r3, [r7, #24]
  else if ((leftX  == BLUETOOTH_CONTROL_DATA_lastData.leftX) &&
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d12d      	bne.n	8005e9e <BLUETOOTH_CONTROL_receiveData+0xde>
           (rightX == BLUETOOTH_CONTROL_DATA_lastData.rightX) &&
 8005e42:	4b21      	ldr	r3, [pc, #132]	; (8005ec8 <BLUETOOTH_CONTROL_receiveData+0x108>)
 8005e44:	689a      	ldr	r2, [r3, #8]
 8005e46:	697b      	ldr	r3, [r7, #20]
           (leftY  == BLUETOOTH_CONTROL_DATA_lastData.leftY) &&
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d128      	bne.n	8005e9e <BLUETOOTH_CONTROL_receiveData+0xde>
           (rightY == BLUETOOTH_CONTROL_DATA_lastData.rightY) &&
 8005e4c:	4b1e      	ldr	r3, [pc, #120]	; (8005ec8 <BLUETOOTH_CONTROL_receiveData+0x108>)
 8005e4e:	68da      	ldr	r2, [r3, #12]
 8005e50:	693b      	ldr	r3, [r7, #16]
           (rightX == BLUETOOTH_CONTROL_DATA_lastData.rightX) &&
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d123      	bne.n	8005e9e <BLUETOOTH_CONTROL_receiveData+0xde>
           (button == BLUETOOTH_CONTROL_DATA_lastData.button))
 8005e56:	4b1c      	ldr	r3, [pc, #112]	; (8005ec8 <BLUETOOTH_CONTROL_receiveData+0x108>)
 8005e58:	691b      	ldr	r3, [r3, #16]
           (rightY == BLUETOOTH_CONTROL_DATA_lastData.rightY) &&
 8005e5a:	68fa      	ldr	r2, [r7, #12]
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d11e      	bne.n	8005e9e <BLUETOOTH_CONTROL_receiveData+0xde>
  {
    /* Normalize directions data in range [-100..100] */
    data->leftX  = BLUETOOTH_CONTROL_normalizeData(leftX , false);
 8005e60:	2100      	movs	r1, #0
 8005e62:	69f8      	ldr	r0, [r7, #28]
 8005e64:	f7ff ff72 	bl	8005d4c <BLUETOOTH_CONTROL_normalizeData>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	601a      	str	r2, [r3, #0]
    data->leftY  = BLUETOOTH_CONTROL_normalizeData(leftY , true );
 8005e6e:	2101      	movs	r1, #1
 8005e70:	69b8      	ldr	r0, [r7, #24]
 8005e72:	f7ff ff6b 	bl	8005d4c <BLUETOOTH_CONTROL_normalizeData>
 8005e76:	4602      	mov	r2, r0
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	605a      	str	r2, [r3, #4]
    data->rightX = BLUETOOTH_CONTROL_normalizeData(rightX, false);
 8005e7c:	2100      	movs	r1, #0
 8005e7e:	6978      	ldr	r0, [r7, #20]
 8005e80:	f7ff ff64 	bl	8005d4c <BLUETOOTH_CONTROL_normalizeData>
 8005e84:	4602      	mov	r2, r0
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	609a      	str	r2, [r3, #8]
    data->rightY = BLUETOOTH_CONTROL_normalizeData(rightY, true );
 8005e8a:	2101      	movs	r1, #1
 8005e8c:	6938      	ldr	r0, [r7, #16]
 8005e8e:	f7ff ff5d 	bl	8005d4c <BLUETOOTH_CONTROL_normalizeData>
 8005e92:	4602      	mov	r2, r0
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	60da      	str	r2, [r3, #12]
    data->button = button;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	68fa      	ldr	r2, [r7, #12]
 8005e9c:	611a      	str	r2, [r3, #16]
  {
    ; /* Nothing to do */
  }

  /* Saved received data for later use in confirmation mechanism */
  BLUETOOTH_CONTROL_DATA_lastData.leftX  = leftX;
 8005e9e:	69fb      	ldr	r3, [r7, #28]
 8005ea0:	4a09      	ldr	r2, [pc, #36]	; (8005ec8 <BLUETOOTH_CONTROL_receiveData+0x108>)
 8005ea2:	6013      	str	r3, [r2, #0]
  BLUETOOTH_CONTROL_DATA_lastData.leftY  = leftY;
 8005ea4:	69bb      	ldr	r3, [r7, #24]
 8005ea6:	4a08      	ldr	r2, [pc, #32]	; (8005ec8 <BLUETOOTH_CONTROL_receiveData+0x108>)
 8005ea8:	6053      	str	r3, [r2, #4]
  BLUETOOTH_CONTROL_DATA_lastData.rightX = rightX;
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	4a06      	ldr	r2, [pc, #24]	; (8005ec8 <BLUETOOTH_CONTROL_receiveData+0x108>)
 8005eae:	6093      	str	r3, [r2, #8]
  BLUETOOTH_CONTROL_DATA_lastData.rightY = rightY;
 8005eb0:	693b      	ldr	r3, [r7, #16]
 8005eb2:	4a05      	ldr	r2, [pc, #20]	; (8005ec8 <BLUETOOTH_CONTROL_receiveData+0x108>)
 8005eb4:	60d3      	str	r3, [r2, #12]
  BLUETOOTH_CONTROL_DATA_lastData.button = button;
 8005eb6:	4a04      	ldr	r2, [pc, #16]	; (8005ec8 <BLUETOOTH_CONTROL_receiveData+0x108>)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6113      	str	r3, [r2, #16]

  return;
 8005ebc:	bf00      	nop
}
 8005ebe:	3720      	adds	r7, #32
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}
 8005ec4:	200000d8 	.word	0x200000d8
 8005ec8:	2000002c 	.word	0x2000002c

08005ecc <CONSOLE_uartInit>:

static UART_HandleTypeDef *CONSOLE_uartHandle;
static uint8_t CONSOLE_rxBuffer[12] = {0};

void CONSOLE_uartInit(UART_HandleTypeDef *huart)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b083      	sub	sp, #12
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  CONSOLE_uartHandle = huart;
 8005ed4:	4a03      	ldr	r2, [pc, #12]	; (8005ee4 <CONSOLE_uartInit+0x18>)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6013      	str	r3, [r2, #0]

  return;
 8005eda:	bf00      	nop
}
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bc80      	pop	{r7}
 8005ee2:	4770      	bx	lr
 8005ee4:	200000e4 	.word	0x200000e4

08005ee8 <CONSOLE_receiveData>:

void CONSOLE_receiveData()
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	af00      	add	r7, sp, #0
  HAL_UART_Receive_IT(CONSOLE_uartHandle, CONSOLE_rxBuffer, 12);
 8005eec:	4b04      	ldr	r3, [pc, #16]	; (8005f00 <CONSOLE_receiveData+0x18>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	220c      	movs	r2, #12
 8005ef2:	4904      	ldr	r1, [pc, #16]	; (8005f04 <CONSOLE_receiveData+0x1c>)
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f7ff f96b 	bl	80051d0 <HAL_UART_Receive_IT>

  /* Resend received data (echo) */
//  HAL_UART_Transmit(CONSOLE_uartHandle, CONSOLE_rxBuffer, 12, 100);

  return;
 8005efa:	bf00      	nop
}
 8005efc:	bd80      	pop	{r7, pc}
 8005efe:	bf00      	nop
 8005f00:	200000e4 	.word	0x200000e4
 8005f04:	200000e8 	.word	0x200000e8

08005f08 <DRIVE_init>:
static void DRIVE_turnRight        (uint32_t  p_speed);
static void DRIVE_translateLeft    (uint32_t  p_speed);
static void DRIVE_translateRight   (uint32_t  p_speed);

void DRIVE_init(TIM_HandleTypeDef *htim)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b082      	sub	sp, #8
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing Drive module");
 8005f10:	4b3b      	ldr	r3, [pc, #236]	; (8006000 <DRIVE_init+0xf8>)
 8005f12:	222b      	movs	r2, #43	; 0x2b
 8005f14:	493b      	ldr	r1, [pc, #236]	; (8006004 <DRIVE_init+0xfc>)
 8005f16:	2001      	movs	r0, #1
 8005f18:	f000 fdb0 	bl	8006a7c <LOG_log>

  motorFrontRight.dirPin1Port    = MOTOR_FRONT_RIGHT_IN_1_GPIO_Port;
 8005f1c:	4b3a      	ldr	r3, [pc, #232]	; (8006008 <DRIVE_init+0x100>)
 8005f1e:	4a3b      	ldr	r2, [pc, #236]	; (800600c <DRIVE_init+0x104>)
 8005f20:	60da      	str	r2, [r3, #12]
  motorFrontRight.dirPin1        = MOTOR_FRONT_RIGHT_IN_1_Pin;
 8005f22:	4b39      	ldr	r3, [pc, #228]	; (8006008 <DRIVE_init+0x100>)
 8005f24:	2210      	movs	r2, #16
 8005f26:	615a      	str	r2, [r3, #20]
  motorFrontRight.dirPin2Port    = MOTOR_FRONT_RIGHT_IN_2_GPIO_Port;
 8005f28:	4b37      	ldr	r3, [pc, #220]	; (8006008 <DRIVE_init+0x100>)
 8005f2a:	4a38      	ldr	r2, [pc, #224]	; (800600c <DRIVE_init+0x104>)
 8005f2c:	611a      	str	r2, [r3, #16]
  motorFrontRight.dirPin2        = MOTOR_FRONT_RIGHT_IN_2_Pin;
 8005f2e:	4b36      	ldr	r3, [pc, #216]	; (8006008 <DRIVE_init+0x100>)
 8005f30:	2220      	movs	r2, #32
 8005f32:	619a      	str	r2, [r3, #24]
  motorFrontRight.pwmTimerHandle = htim;
 8005f34:	4a34      	ldr	r2, [pc, #208]	; (8006008 <DRIVE_init+0x100>)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6253      	str	r3, [r2, #36]	; 0x24
  motorFrontRight.pwmChannel     = TIM_CHANNEL_2;
 8005f3a:	4b33      	ldr	r3, [pc, #204]	; (8006008 <DRIVE_init+0x100>)
 8005f3c:	2204      	movs	r2, #4
 8005f3e:	629a      	str	r2, [r3, #40]	; 0x28

  motorFrontLeft.dirPin1Port    = MOTOR_FRONT_LEFT_IN_1_GPIO_Port;
 8005f40:	4b33      	ldr	r3, [pc, #204]	; (8006010 <DRIVE_init+0x108>)
 8005f42:	4a34      	ldr	r2, [pc, #208]	; (8006014 <DRIVE_init+0x10c>)
 8005f44:	60da      	str	r2, [r3, #12]
  motorFrontLeft.dirPin1        = MOTOR_FRONT_LEFT_IN_1_Pin;
 8005f46:	4b32      	ldr	r3, [pc, #200]	; (8006010 <DRIVE_init+0x108>)
 8005f48:	2201      	movs	r2, #1
 8005f4a:	615a      	str	r2, [r3, #20]
  motorFrontLeft.dirPin2Port    = MOTOR_FRONT_LEFT_IN_2_GPIO_Port;
 8005f4c:	4b30      	ldr	r3, [pc, #192]	; (8006010 <DRIVE_init+0x108>)
 8005f4e:	4a31      	ldr	r2, [pc, #196]	; (8006014 <DRIVE_init+0x10c>)
 8005f50:	611a      	str	r2, [r3, #16]
  motorFrontLeft.dirPin2        = MOTOR_FRONT_LEFT_IN_2_Pin;
 8005f52:	4b2f      	ldr	r3, [pc, #188]	; (8006010 <DRIVE_init+0x108>)
 8005f54:	2202      	movs	r2, #2
 8005f56:	619a      	str	r2, [r3, #24]
  motorFrontLeft.pwmTimerHandle = htim;
 8005f58:	4a2d      	ldr	r2, [pc, #180]	; (8006010 <DRIVE_init+0x108>)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6253      	str	r3, [r2, #36]	; 0x24
  motorFrontLeft.pwmChannel     = TIM_CHANNEL_1;
 8005f5e:	4b2c      	ldr	r3, [pc, #176]	; (8006010 <DRIVE_init+0x108>)
 8005f60:	2200      	movs	r2, #0
 8005f62:	629a      	str	r2, [r3, #40]	; 0x28

  motorRearLeft.dirPin1Port    = MOTOR_REAR_LEFT_IN_1_GPIO_Port;
 8005f64:	4b2c      	ldr	r3, [pc, #176]	; (8006018 <DRIVE_init+0x110>)
 8005f66:	4a2d      	ldr	r2, [pc, #180]	; (800601c <DRIVE_init+0x114>)
 8005f68:	60da      	str	r2, [r3, #12]
  motorRearLeft.dirPin1        = MOTOR_REAR_LEFT_IN_1_Pin;
 8005f6a:	4b2b      	ldr	r3, [pc, #172]	; (8006018 <DRIVE_init+0x110>)
 8005f6c:	2204      	movs	r2, #4
 8005f6e:	615a      	str	r2, [r3, #20]
  motorRearLeft.dirPin2Port    = MOTOR_REAR_LEFT_IN_2_GPIO_Port;
 8005f70:	4b29      	ldr	r3, [pc, #164]	; (8006018 <DRIVE_init+0x110>)
 8005f72:	4a26      	ldr	r2, [pc, #152]	; (800600c <DRIVE_init+0x104>)
 8005f74:	611a      	str	r2, [r3, #16]
  motorRearLeft.dirPin2        = MOTOR_REAR_LEFT_IN_2_Pin;
 8005f76:	4b28      	ldr	r3, [pc, #160]	; (8006018 <DRIVE_init+0x110>)
 8005f78:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005f7c:	619a      	str	r2, [r3, #24]
  motorRearLeft.pwmTimerHandle = htim;
 8005f7e:	4a26      	ldr	r2, [pc, #152]	; (8006018 <DRIVE_init+0x110>)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6253      	str	r3, [r2, #36]	; 0x24
  motorRearLeft.pwmChannel     = TIM_CHANNEL_4;
 8005f84:	4b24      	ldr	r3, [pc, #144]	; (8006018 <DRIVE_init+0x110>)
 8005f86:	220c      	movs	r2, #12
 8005f88:	629a      	str	r2, [r3, #40]	; 0x28

  motorRearRight.dirPin1Port    = MOTOR_REAR_RIGHT_IN_1_GPIO_Port;
 8005f8a:	4b25      	ldr	r3, [pc, #148]	; (8006020 <DRIVE_init+0x118>)
 8005f8c:	4a21      	ldr	r2, [pc, #132]	; (8006014 <DRIVE_init+0x10c>)
 8005f8e:	60da      	str	r2, [r3, #12]
  motorRearRight.dirPin1        = MOTOR_REAR_RIGHT_IN_1_Pin;
 8005f90:	4b23      	ldr	r3, [pc, #140]	; (8006020 <DRIVE_init+0x118>)
 8005f92:	2220      	movs	r2, #32
 8005f94:	615a      	str	r2, [r3, #20]
  motorRearRight.dirPin2Port    = MOTOR_REAR_RIGHT_IN_2_GPIO_Port;
 8005f96:	4b22      	ldr	r3, [pc, #136]	; (8006020 <DRIVE_init+0x118>)
 8005f98:	4a1e      	ldr	r2, [pc, #120]	; (8006014 <DRIVE_init+0x10c>)
 8005f9a:	611a      	str	r2, [r3, #16]
  motorRearRight.dirPin2        = MOTOR_REAR_RIGHT_IN_2_Pin;
 8005f9c:	4b20      	ldr	r3, [pc, #128]	; (8006020 <DRIVE_init+0x118>)
 8005f9e:	2210      	movs	r2, #16
 8005fa0:	619a      	str	r2, [r3, #24]
  motorRearRight.pwmTimerHandle = htim;
 8005fa2:	4a1f      	ldr	r2, [pc, #124]	; (8006020 <DRIVE_init+0x118>)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6253      	str	r3, [r2, #36]	; 0x24
  motorRearRight.pwmChannel     = TIM_CHANNEL_3;
 8005fa8:	4b1d      	ldr	r3, [pc, #116]	; (8006020 <DRIVE_init+0x118>)
 8005faa:	2208      	movs	r2, #8
 8005fac:	629a      	str	r2, [r3, #40]	; 0x28

  MOTOR_init(&motorFrontRight, "FRONT_RIGHT");
 8005fae:	491d      	ldr	r1, [pc, #116]	; (8006024 <DRIVE_init+0x11c>)
 8005fb0:	4815      	ldr	r0, [pc, #84]	; (8006008 <DRIVE_init+0x100>)
 8005fb2:	f000 fdc7 	bl	8006b44 <MOTOR_init>
  MOTOR_init(&motorFrontLeft , "FRONT_LEFT" );
 8005fb6:	491c      	ldr	r1, [pc, #112]	; (8006028 <DRIVE_init+0x120>)
 8005fb8:	4815      	ldr	r0, [pc, #84]	; (8006010 <DRIVE_init+0x108>)
 8005fba:	f000 fdc3 	bl	8006b44 <MOTOR_init>
  MOTOR_init(&motorRearLeft  , "REAR_LEFT"  );
 8005fbe:	491b      	ldr	r1, [pc, #108]	; (800602c <DRIVE_init+0x124>)
 8005fc0:	4815      	ldr	r0, [pc, #84]	; (8006018 <DRIVE_init+0x110>)
 8005fc2:	f000 fdbf 	bl	8006b44 <MOTOR_init>
  MOTOR_init(&motorRearRight , "REAR_RIGHT" );
 8005fc6:	491a      	ldr	r1, [pc, #104]	; (8006030 <DRIVE_init+0x128>)
 8005fc8:	4815      	ldr	r0, [pc, #84]	; (8006020 <DRIVE_init+0x118>)
 8005fca:	f000 fdbb 	bl	8006b44 <MOTOR_init>

  /* Start motors (but with a 0 speed at this point) */
  MOTOR_start(&motorFrontRight);
 8005fce:	480e      	ldr	r0, [pc, #56]	; (8006008 <DRIVE_init+0x100>)
 8005fd0:	f000 fe5a 	bl	8006c88 <MOTOR_start>
  MOTOR_start(&motorFrontLeft );
 8005fd4:	480e      	ldr	r0, [pc, #56]	; (8006010 <DRIVE_init+0x108>)
 8005fd6:	f000 fe57 	bl	8006c88 <MOTOR_start>
  MOTOR_start(&motorRearRight );
 8005fda:	4811      	ldr	r0, [pc, #68]	; (8006020 <DRIVE_init+0x118>)
 8005fdc:	f000 fe54 	bl	8006c88 <MOTOR_start>
  MOTOR_start(&motorRearLeft  );
 8005fe0:	480d      	ldr	r0, [pc, #52]	; (8006018 <DRIVE_init+0x110>)
 8005fe2:	f000 fe51 	bl	8006c88 <MOTOR_start>

  /* De-activate debug mode: motors will make the car move */
  DRIVE_isDebugOn = false;
 8005fe6:	4b13      	ldr	r3, [pc, #76]	; (8006034 <DRIVE_init+0x12c>)
 8005fe8:	2200      	movs	r2, #0
 8005fea:	701a      	strb	r2, [r3, #0]

  /* Considered that drive is stopped we the code starts */
  DRIVE_isStarted = false;
 8005fec:	4b12      	ldr	r3, [pc, #72]	; (8006038 <DRIVE_init+0x130>)
 8005fee:	2200      	movs	r2, #0
 8005ff0:	701a      	strb	r2, [r3, #0]

  /* Start with master board control mode */
  DRIVE_Mode = MASTER_BOARD_CONTROLLED_SPEED;
 8005ff2:	4b12      	ldr	r3, [pc, #72]	; (800603c <DRIVE_init+0x134>)
 8005ff4:	2203      	movs	r2, #3
 8005ff6:	701a      	strb	r2, [r3, #0]

  return;
 8005ff8:	bf00      	nop
}
 8005ffa:	3708      	adds	r7, #8
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}
 8006000:	08008230 	.word	0x08008230
 8006004:	0800824c 	.word	0x0800824c
 8006008:	200000f8 	.word	0x200000f8
 800600c:	40011000 	.word	0x40011000
 8006010:	20000124 	.word	0x20000124
 8006014:	40010c00 	.word	0x40010c00
 8006018:	20000150 	.word	0x20000150
 800601c:	40011400 	.word	0x40011400
 8006020:	2000017c 	.word	0x2000017c
 8006024:	08008260 	.word	0x08008260
 8006028:	0800826c 	.word	0x0800826c
 800602c:	08008278 	.word	0x08008278
 8006030:	08008284 	.word	0x08008284
 8006034:	200000f4 	.word	0x200000f4
 8006038:	200000f5 	.word	0x200000f5
 800603c:	200000f6 	.word	0x200000f6

08006040 <DRIVE_update>:

void DRIVE_update(BLUETOOTH_CONTROL_DATA *data)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  uint32_t l_speed;

  // LOG_debug("Updating Drive module");

  /* Check possible requested mode change */
  switch (data->button)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	691b      	ldr	r3, [r3, #16]
 800604c:	3b01      	subs	r3, #1
 800604e:	2b0f      	cmp	r3, #15
 8006050:	d869      	bhi.n	8006126 <DRIVE_update+0xe6>
 8006052:	a201      	add	r2, pc, #4	; (adr r2, 8006058 <DRIVE_update+0x18>)
 8006054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006058:	080060e9 	.word	0x080060e9
 800605c:	08006127 	.word	0x08006127
 8006060:	08006127 	.word	0x08006127
 8006064:	0800610b 	.word	0x0800610b
 8006068:	08006127 	.word	0x08006127
 800606c:	08006127 	.word	0x08006127
 8006070:	08006127 	.word	0x08006127
 8006074:	08006127 	.word	0x08006127
 8006078:	08006127 	.word	0x08006127
 800607c:	08006127 	.word	0x08006127
 8006080:	08006127 	.word	0x08006127
 8006084:	08006127 	.word	0x08006127
 8006088:	080060d5 	.word	0x080060d5
 800608c:	080060c1 	.word	0x080060c1
 8006090:	080060ad 	.word	0x080060ad
 8006094:	08006099 	.word	0x08006099
  {
    case BUTTON_PINK_SQUARE:
      LOG_info("Drive mode now MANUAL_FIXED_SPEED");
 8006098:	4b83      	ldr	r3, [pc, #524]	; (80062a8 <DRIVE_update+0x268>)
 800609a:	226a      	movs	r2, #106	; 0x6a
 800609c:	4983      	ldr	r1, [pc, #524]	; (80062ac <DRIVE_update+0x26c>)
 800609e:	2001      	movs	r0, #1
 80060a0:	f000 fcec 	bl	8006a7c <LOG_log>
      DRIVE_Mode = MANUAL_FIXED_SPEED;
 80060a4:	4b82      	ldr	r3, [pc, #520]	; (80062b0 <DRIVE_update+0x270>)
 80060a6:	2200      	movs	r2, #0
 80060a8:	701a      	strb	r2, [r3, #0]
      break;
 80060aa:	e041      	b.n	8006130 <DRIVE_update+0xf0>

    case BUTTON_BLUE_CROSS:
      LOG_info("Drive mode now MANUAL_VARIABLE_SPEED");
 80060ac:	4b81      	ldr	r3, [pc, #516]	; (80062b4 <DRIVE_update+0x274>)
 80060ae:	226f      	movs	r2, #111	; 0x6f
 80060b0:	497e      	ldr	r1, [pc, #504]	; (80062ac <DRIVE_update+0x26c>)
 80060b2:	2001      	movs	r0, #1
 80060b4:	f000 fce2 	bl	8006a7c <LOG_log>
      DRIVE_Mode = MANUAL_VARIABLE_SPEED;
 80060b8:	4b7d      	ldr	r3, [pc, #500]	; (80062b0 <DRIVE_update+0x270>)
 80060ba:	2201      	movs	r2, #1
 80060bc:	701a      	strb	r2, [r3, #0]
      break;
 80060be:	e037      	b.n	8006130 <DRIVE_update+0xf0>

    case BUTTON_RED_CIRCLE:
      LOG_info("Drive mode now MANUAL_CONTROLLED_SPEED");
 80060c0:	4b7d      	ldr	r3, [pc, #500]	; (80062b8 <DRIVE_update+0x278>)
 80060c2:	2274      	movs	r2, #116	; 0x74
 80060c4:	4979      	ldr	r1, [pc, #484]	; (80062ac <DRIVE_update+0x26c>)
 80060c6:	2001      	movs	r0, #1
 80060c8:	f000 fcd8 	bl	8006a7c <LOG_log>
      DRIVE_Mode = MANUAL_CONTROLLED_SPEED;
 80060cc:	4b78      	ldr	r3, [pc, #480]	; (80062b0 <DRIVE_update+0x270>)
 80060ce:	2202      	movs	r2, #2
 80060d0:	701a      	strb	r2, [r3, #0]
      break;
 80060d2:	e02d      	b.n	8006130 <DRIVE_update+0xf0>

    case BUTTON_GREEN_TRIANGLE:
      LOG_info("Drive mode now MASTER_BOARD_CONTROLLED_SPEED");
 80060d4:	4b79      	ldr	r3, [pc, #484]	; (80062bc <DRIVE_update+0x27c>)
 80060d6:	2279      	movs	r2, #121	; 0x79
 80060d8:	4974      	ldr	r1, [pc, #464]	; (80062ac <DRIVE_update+0x26c>)
 80060da:	2001      	movs	r0, #1
 80060dc:	f000 fcce 	bl	8006a7c <LOG_log>
      DRIVE_Mode = MASTER_BOARD_CONTROLLED_SPEED;
 80060e0:	4b73      	ldr	r3, [pc, #460]	; (80062b0 <DRIVE_update+0x270>)
 80060e2:	2203      	movs	r2, #3
 80060e4:	701a      	strb	r2, [r3, #0]
      break;
 80060e6:	e023      	b.n	8006130 <DRIVE_update+0xf0>

    case BUTTON_SELECT:
      if (DRIVE_isDebugOn == false)
 80060e8:	4b75      	ldr	r3, [pc, #468]	; (80062c0 <DRIVE_update+0x280>)
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	f083 0301 	eor.w	r3, r3, #1
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d019      	beq.n	800612a <DRIVE_update+0xea>
      {
        LOG_info("Drive debug mode turned ON - Motors now OFF");
 80060f6:	4b73      	ldr	r3, [pc, #460]	; (80062c4 <DRIVE_update+0x284>)
 80060f8:	2280      	movs	r2, #128	; 0x80
 80060fa:	496c      	ldr	r1, [pc, #432]	; (80062ac <DRIVE_update+0x26c>)
 80060fc:	2001      	movs	r0, #1
 80060fe:	f000 fcbd 	bl	8006a7c <LOG_log>
        DRIVE_isDebugOn = true;
 8006102:	4b6f      	ldr	r3, [pc, #444]	; (80062c0 <DRIVE_update+0x280>)
 8006104:	2201      	movs	r2, #1
 8006106:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8006108:	e00f      	b.n	800612a <DRIVE_update+0xea>

    case BUTTON_START:
      if (DRIVE_isDebugOn == true)
 800610a:	4b6d      	ldr	r3, [pc, #436]	; (80062c0 <DRIVE_update+0x280>)
 800610c:	781b      	ldrb	r3, [r3, #0]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d00d      	beq.n	800612e <DRIVE_update+0xee>
      {
        LOG_info("Drive debug mode turned OFF - Motors now ON");
 8006112:	4b6d      	ldr	r3, [pc, #436]	; (80062c8 <DRIVE_update+0x288>)
 8006114:	228c      	movs	r2, #140	; 0x8c
 8006116:	4965      	ldr	r1, [pc, #404]	; (80062ac <DRIVE_update+0x26c>)
 8006118:	2001      	movs	r0, #1
 800611a:	f000 fcaf 	bl	8006a7c <LOG_log>
        DRIVE_isDebugOn = false;
 800611e:	4b68      	ldr	r3, [pc, #416]	; (80062c0 <DRIVE_update+0x280>)
 8006120:	2200      	movs	r2, #0
 8006122:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8006124:	e003      	b.n	800612e <DRIVE_update+0xee>

    default:
      ; /* Nothing to do */
      break;
 8006126:	bf00      	nop
 8006128:	e002      	b.n	8006130 <DRIVE_update+0xf0>
      break;
 800612a:	bf00      	nop
 800612c:	e000      	b.n	8006130 <DRIVE_update+0xf0>
      break;
 800612e:	bf00      	nop
  }

  /* Automated mode, ignoring directions received by bluetooth */
  if (DRIVE_Mode == MASTER_BOARD_CONTROLLED_SPEED)
 8006130:	4b5f      	ldr	r3, [pc, #380]	; (80062b0 <DRIVE_update+0x270>)
 8006132:	781b      	ldrb	r3, [r3, #0]
 8006134:	2b03      	cmp	r3, #3
 8006136:	f000 80b3 	beq.w	80062a0 <DRIVE_update+0x260>
    ; /* Nothing to do */
  }
  /* Manual mode, applying directions received by bluetooth */
  else
  {
    if (data->leftY > DRIVE_JOYSTICKS_THRESHOLD)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	2b0a      	cmp	r3, #10
 8006140:	dd0c      	ble.n	800615c <DRIVE_update+0x11c>
    {
      l_speed = DRIVE_Mode == MANUAL_FIXED_SPEED ? DRIVE_JOYSTICKS_FIXED_SPEED : data->leftY;
 8006142:	4b5b      	ldr	r3, [pc, #364]	; (80062b0 <DRIVE_update+0x270>)
 8006144:	781b      	ldrb	r3, [r3, #0]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d002      	beq.n	8006150 <DRIVE_update+0x110>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	e000      	b.n	8006152 <DRIVE_update+0x112>
 8006150:	2319      	movs	r3, #25
 8006152:	60fb      	str	r3, [r7, #12]

      DRIVE_moveForward(l_speed);
 8006154:	68f8      	ldr	r0, [r7, #12]
 8006156:	f000 f8fb 	bl	8006350 <DRIVE_moveForward>
    {
      DRIVE_stop();
    }
  }

  return;
 800615a:	e0a1      	b.n	80062a0 <DRIVE_update+0x260>
    else if (data->rightY > DRIVE_JOYSTICKS_THRESHOLD)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	2b0a      	cmp	r3, #10
 8006162:	dd0c      	ble.n	800617e <DRIVE_update+0x13e>
      l_speed = DRIVE_Mode == MANUAL_FIXED_SPEED ? DRIVE_JOYSTICKS_FIXED_SPEED : data->rightY;
 8006164:	4b52      	ldr	r3, [pc, #328]	; (80062b0 <DRIVE_update+0x270>)
 8006166:	781b      	ldrb	r3, [r3, #0]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d002      	beq.n	8006172 <DRIVE_update+0x132>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	e000      	b.n	8006174 <DRIVE_update+0x134>
 8006172:	2319      	movs	r3, #25
 8006174:	60fb      	str	r3, [r7, #12]
      DRIVE_moveForward(l_speed);
 8006176:	68f8      	ldr	r0, [r7, #12]
 8006178:	f000 f8ea 	bl	8006350 <DRIVE_moveForward>
  return;
 800617c:	e090      	b.n	80062a0 <DRIVE_update+0x260>
    else if (data->leftY < -DRIVE_JOYSTICKS_THRESHOLD)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	f113 0f0a 	cmn.w	r3, #10
 8006186:	da0d      	bge.n	80061a4 <DRIVE_update+0x164>
      l_speed = DRIVE_Mode == MANUAL_FIXED_SPEED ? DRIVE_JOYSTICKS_FIXED_SPEED : -data->leftY;
 8006188:	4b49      	ldr	r3, [pc, #292]	; (80062b0 <DRIVE_update+0x270>)
 800618a:	781b      	ldrb	r3, [r3, #0]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d003      	beq.n	8006198 <DRIVE_update+0x158>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	425b      	negs	r3, r3
 8006196:	e000      	b.n	800619a <DRIVE_update+0x15a>
 8006198:	2319      	movs	r3, #25
 800619a:	60fb      	str	r3, [r7, #12]
      DRIVE_moveBackward(l_speed);
 800619c:	68f8      	ldr	r0, [r7, #12]
 800619e:	f000 f92b 	bl	80063f8 <DRIVE_moveBackward>
  return;
 80061a2:	e07d      	b.n	80062a0 <DRIVE_update+0x260>
    else if (data->rightY < -DRIVE_JOYSTICKS_THRESHOLD)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	68db      	ldr	r3, [r3, #12]
 80061a8:	f113 0f0a 	cmn.w	r3, #10
 80061ac:	da0d      	bge.n	80061ca <DRIVE_update+0x18a>
      l_speed = DRIVE_Mode == MANUAL_FIXED_SPEED ? DRIVE_JOYSTICKS_FIXED_SPEED : -data->rightY;
 80061ae:	4b40      	ldr	r3, [pc, #256]	; (80062b0 <DRIVE_update+0x270>)
 80061b0:	781b      	ldrb	r3, [r3, #0]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d003      	beq.n	80061be <DRIVE_update+0x17e>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	425b      	negs	r3, r3
 80061bc:	e000      	b.n	80061c0 <DRIVE_update+0x180>
 80061be:	2319      	movs	r3, #25
 80061c0:	60fb      	str	r3, [r7, #12]
      DRIVE_moveBackward(l_speed);
 80061c2:	68f8      	ldr	r0, [r7, #12]
 80061c4:	f000 f918 	bl	80063f8 <DRIVE_moveBackward>
  return;
 80061c8:	e06a      	b.n	80062a0 <DRIVE_update+0x260>
    else if (data->leftX < -DRIVE_JOYSTICKS_THRESHOLD)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f113 0f0a 	cmn.w	r3, #10
 80061d2:	da0d      	bge.n	80061f0 <DRIVE_update+0x1b0>
      l_speed = DRIVE_Mode == MANUAL_FIXED_SPEED ? DRIVE_JOYSTICKS_FIXED_SPEED : -data->leftX;
 80061d4:	4b36      	ldr	r3, [pc, #216]	; (80062b0 <DRIVE_update+0x270>)
 80061d6:	781b      	ldrb	r3, [r3, #0]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d003      	beq.n	80061e4 <DRIVE_update+0x1a4>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	425b      	negs	r3, r3
 80061e2:	e000      	b.n	80061e6 <DRIVE_update+0x1a6>
 80061e4:	2319      	movs	r3, #25
 80061e6:	60fb      	str	r3, [r7, #12]
      DRIVE_turnLeft(l_speed);
 80061e8:	68f8      	ldr	r0, [r7, #12]
 80061ea:	f000 fa81 	bl	80066f0 <DRIVE_turnLeft>
  return;
 80061ee:	e057      	b.n	80062a0 <DRIVE_update+0x260>
    else if (data->leftX > DRIVE_JOYSTICKS_THRESHOLD)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	2b0a      	cmp	r3, #10
 80061f6:	dd0c      	ble.n	8006212 <DRIVE_update+0x1d2>
      l_speed = DRIVE_Mode == MANUAL_FIXED_SPEED ? DRIVE_JOYSTICKS_FIXED_SPEED : data->leftX;
 80061f8:	4b2d      	ldr	r3, [pc, #180]	; (80062b0 <DRIVE_update+0x270>)
 80061fa:	781b      	ldrb	r3, [r3, #0]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d002      	beq.n	8006206 <DRIVE_update+0x1c6>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	e000      	b.n	8006208 <DRIVE_update+0x1c8>
 8006206:	2319      	movs	r3, #25
 8006208:	60fb      	str	r3, [r7, #12]
      DRIVE_turnRight(l_speed);
 800620a:	68f8      	ldr	r0, [r7, #12]
 800620c:	f000 fac4 	bl	8006798 <DRIVE_turnRight>
  return;
 8006210:	e046      	b.n	80062a0 <DRIVE_update+0x260>
    else if (data->rightX < -DRIVE_JOYSTICKS_THRESHOLD)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	f113 0f0a 	cmn.w	r3, #10
 800621a:	da0d      	bge.n	8006238 <DRIVE_update+0x1f8>
      l_speed = DRIVE_Mode == MANUAL_FIXED_SPEED ? DRIVE_JOYSTICKS_FIXED_SPEED : -data->rightX;
 800621c:	4b24      	ldr	r3, [pc, #144]	; (80062b0 <DRIVE_update+0x270>)
 800621e:	781b      	ldrb	r3, [r3, #0]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d003      	beq.n	800622c <DRIVE_update+0x1ec>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	425b      	negs	r3, r3
 800622a:	e000      	b.n	800622e <DRIVE_update+0x1ee>
 800622c:	2319      	movs	r3, #25
 800622e:	60fb      	str	r3, [r7, #12]
      DRIVE_translateLeft(l_speed);
 8006230:	68f8      	ldr	r0, [r7, #12]
 8006232:	f000 fb05 	bl	8006840 <DRIVE_translateLeft>
  return;
 8006236:	e033      	b.n	80062a0 <DRIVE_update+0x260>
    else if (data->rightX > DRIVE_JOYSTICKS_THRESHOLD)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	689b      	ldr	r3, [r3, #8]
 800623c:	2b0a      	cmp	r3, #10
 800623e:	dd0c      	ble.n	800625a <DRIVE_update+0x21a>
      l_speed = DRIVE_Mode == MANUAL_FIXED_SPEED ? DRIVE_JOYSTICKS_FIXED_SPEED : data->rightX;
 8006240:	4b1b      	ldr	r3, [pc, #108]	; (80062b0 <DRIVE_update+0x270>)
 8006242:	781b      	ldrb	r3, [r3, #0]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d002      	beq.n	800624e <DRIVE_update+0x20e>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	e000      	b.n	8006250 <DRIVE_update+0x210>
 800624e:	2319      	movs	r3, #25
 8006250:	60fb      	str	r3, [r7, #12]
      DRIVE_translateRight(l_speed);
 8006252:	68f8      	ldr	r0, [r7, #12]
 8006254:	f000 fb48 	bl	80068e8 <DRIVE_translateRight>
  return;
 8006258:	e022      	b.n	80062a0 <DRIVE_update+0x260>
    else if (data->button == BUTTON_L1)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	691b      	ldr	r3, [r3, #16]
 800625e:	2b0b      	cmp	r3, #11
 8006260:	d103      	bne.n	800626a <DRIVE_update+0x22a>
      DRIVE_moveForwardLeft(DRIVE_BUTTONS_FIXED_SPEED);
 8006262:	2019      	movs	r0, #25
 8006264:	f000 f966 	bl	8006534 <DRIVE_moveForwardLeft>
  return;
 8006268:	e01a      	b.n	80062a0 <DRIVE_update+0x260>
    else if (data->button == BUTTON_L2)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	2b09      	cmp	r3, #9
 8006270:	d103      	bne.n	800627a <DRIVE_update+0x23a>
      DRIVE_moveBackwardRight(DRIVE_BUTTONS_FIXED_SPEED);
 8006272:	2019      	movs	r0, #25
 8006274:	f000 f9a8 	bl	80065c8 <DRIVE_moveBackwardRight>
  return;
 8006278:	e012      	b.n	80062a0 <DRIVE_update+0x260>
    else if (data->button == BUTTON_R1)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	691b      	ldr	r3, [r3, #16]
 800627e:	2b0c      	cmp	r3, #12
 8006280:	d103      	bne.n	800628a <DRIVE_update+0x24a>
      DRIVE_moveForwardRight(DRIVE_BUTTONS_FIXED_SPEED);
 8006282:	2019      	movs	r0, #25
 8006284:	f000 f90c 	bl	80064a0 <DRIVE_moveForwardRight>
  return;
 8006288:	e00a      	b.n	80062a0 <DRIVE_update+0x260>
    else if (data->button == BUTTON_R2)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	691b      	ldr	r3, [r3, #16]
 800628e:	2b0a      	cmp	r3, #10
 8006290:	d103      	bne.n	800629a <DRIVE_update+0x25a>
      DRIVE_moveBackwardLeft(DRIVE_BUTTONS_FIXED_SPEED);
 8006292:	2019      	movs	r0, #25
 8006294:	f000 f9e2 	bl	800665c <DRIVE_moveBackwardLeft>
  return;
 8006298:	e002      	b.n	80062a0 <DRIVE_update+0x260>
      DRIVE_stop();
 800629a:	f000 f817 	bl	80062cc <DRIVE_stop>
  return;
 800629e:	bf00      	nop
 80062a0:	bf00      	nop
}
 80062a2:	3710      	adds	r7, #16
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}
 80062a8:	08008290 	.word	0x08008290
 80062ac:	0800824c 	.word	0x0800824c
 80062b0:	200000f6 	.word	0x200000f6
 80062b4:	080082b4 	.word	0x080082b4
 80062b8:	080082dc 	.word	0x080082dc
 80062bc:	08008304 	.word	0x08008304
 80062c0:	200000f4 	.word	0x200000f4
 80062c4:	08008334 	.word	0x08008334
 80062c8:	08008360 	.word	0x08008360

080062cc <DRIVE_stop>:

static void DRIVE_stop(void)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	af00      	add	r7, sp, #0
  if (DRIVE_isStarted == true)
 80062d0:	4b0f      	ldr	r3, [pc, #60]	; (8006310 <DRIVE_stop+0x44>)
 80062d2:	781b      	ldrb	r3, [r3, #0]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d019      	beq.n	800630c <DRIVE_stop+0x40>
  {
    LOG_info("Stopping drive");
 80062d8:	4b0e      	ldr	r3, [pc, #56]	; (8006314 <DRIVE_stop+0x48>)
 80062da:	22ef      	movs	r2, #239	; 0xef
 80062dc:	490e      	ldr	r1, [pc, #56]	; (8006318 <DRIVE_stop+0x4c>)
 80062de:	2001      	movs	r0, #1
 80062e0:	f000 fbcc 	bl	8006a7c <LOG_log>

    MOTOR_setSpeed(&motorFrontRight, 0);
 80062e4:	2100      	movs	r1, #0
 80062e6:	480d      	ldr	r0, [pc, #52]	; (800631c <DRIVE_stop+0x50>)
 80062e8:	f000 fc90 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorFrontLeft , 0);
 80062ec:	2100      	movs	r1, #0
 80062ee:	480c      	ldr	r0, [pc, #48]	; (8006320 <DRIVE_stop+0x54>)
 80062f0:	f000 fc8c 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearRight , 0);
 80062f4:	2100      	movs	r1, #0
 80062f6:	480b      	ldr	r0, [pc, #44]	; (8006324 <DRIVE_stop+0x58>)
 80062f8:	f000 fc88 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearLeft  , 0);
 80062fc:	2100      	movs	r1, #0
 80062fe:	480a      	ldr	r0, [pc, #40]	; (8006328 <DRIVE_stop+0x5c>)
 8006300:	f000 fc84 	bl	8006c0c <MOTOR_setSpeed>

    DRIVE_isStarted = false;
 8006304:	4b02      	ldr	r3, [pc, #8]	; (8006310 <DRIVE_stop+0x44>)
 8006306:	2200      	movs	r2, #0
 8006308:	701a      	strb	r2, [r3, #0]
  else
  {
    ; /* Nothing to do */
  }

  return;
 800630a:	bf00      	nop
 800630c:	bf00      	nop
}
 800630e:	bd80      	pop	{r7, pc}
 8006310:	200000f5 	.word	0x200000f5
 8006314:	0800838c 	.word	0x0800838c
 8006318:	0800824c 	.word	0x0800824c
 800631c:	200000f8 	.word	0x200000f8
 8006320:	20000124 	.word	0x20000124
 8006324:	2000017c 	.word	0x2000017c
 8006328:	20000150 	.word	0x20000150

0800632c <DRIVE_clampSpeed>:

static void DRIVE_clampSpeed(uint32_t *p_speed)
{
 800632c:	b480      	push	{r7}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  if (*p_speed > DRIVE_MAXIMUM_SPEED)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	2b32      	cmp	r3, #50	; 0x32
 800633a:	d903      	bls.n	8006344 <DRIVE_clampSpeed+0x18>
  {
    *p_speed = DRIVE_MAXIMUM_SPEED;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2232      	movs	r2, #50	; 0x32
 8006340:	601a      	str	r2, [r3, #0]
  else
  {
    ; /* Nothing to do */
  }

  return;
 8006342:	bf00      	nop
 8006344:	bf00      	nop
}
 8006346:	370c      	adds	r7, #12
 8006348:	46bd      	mov	sp, r7
 800634a:	bc80      	pop	{r7}
 800634c:	4770      	bx	lr
	...

08006350 <DRIVE_moveForward>:

static void DRIVE_moveForward(uint32_t p_speed)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b086      	sub	sp, #24
 8006354:	af02      	add	r7, sp, #8
 8006356:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving forward @%u", l_speed);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	9300      	str	r3, [sp, #0]
 8006360:	4b1d      	ldr	r3, [pc, #116]	; (80063d8 <DRIVE_moveForward+0x88>)
 8006362:	f44f 7289 	mov.w	r2, #274	; 0x112
 8006366:	491d      	ldr	r1, [pc, #116]	; (80063dc <DRIVE_moveForward+0x8c>)
 8006368:	2001      	movs	r0, #1
 800636a:	f000 fb87 	bl	8006a7c <LOG_log>

  DRIVE_isStarted = true;
 800636e:	4b1c      	ldr	r3, [pc, #112]	; (80063e0 <DRIVE_moveForward+0x90>)
 8006370:	2201      	movs	r2, #1
 8006372:	701a      	strb	r2, [r3, #0]

  DRIVE_clampSpeed(&l_speed);
 8006374:	f107 030c 	add.w	r3, r7, #12
 8006378:	4618      	mov	r0, r3
 800637a:	f7ff ffd7 	bl	800632c <DRIVE_clampSpeed>

  MOTOR_setDirection(&motorFrontRight, MOTOR_DIRECTION_FORWARD);
 800637e:	2100      	movs	r1, #0
 8006380:	4818      	ldr	r0, [pc, #96]	; (80063e4 <DRIVE_moveForward+0x94>)
 8006382:	f000 fc01 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorFrontLeft , MOTOR_DIRECTION_FORWARD);
 8006386:	2100      	movs	r1, #0
 8006388:	4817      	ldr	r0, [pc, #92]	; (80063e8 <DRIVE_moveForward+0x98>)
 800638a:	f000 fbfd 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorRearRight , MOTOR_DIRECTION_FORWARD);
 800638e:	2100      	movs	r1, #0
 8006390:	4816      	ldr	r0, [pc, #88]	; (80063ec <DRIVE_moveForward+0x9c>)
 8006392:	f000 fbf9 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorRearLeft  , MOTOR_DIRECTION_FORWARD);
 8006396:	2100      	movs	r1, #0
 8006398:	4815      	ldr	r0, [pc, #84]	; (80063f0 <DRIVE_moveForward+0xa0>)
 800639a:	f000 fbf5 	bl	8006b88 <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 800639e:	4b15      	ldr	r3, [pc, #84]	; (80063f4 <DRIVE_moveForward+0xa4>)
 80063a0:	781b      	ldrb	r3, [r3, #0]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d114      	bne.n	80063d0 <DRIVE_moveForward+0x80>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&motorFrontRight, l_speed);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	4619      	mov	r1, r3
 80063aa:	480e      	ldr	r0, [pc, #56]	; (80063e4 <DRIVE_moveForward+0x94>)
 80063ac:	f000 fc2e 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorFrontLeft , l_speed);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	4619      	mov	r1, r3
 80063b4:	480c      	ldr	r0, [pc, #48]	; (80063e8 <DRIVE_moveForward+0x98>)
 80063b6:	f000 fc29 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearRight , l_speed);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	4619      	mov	r1, r3
 80063be:	480b      	ldr	r0, [pc, #44]	; (80063ec <DRIVE_moveForward+0x9c>)
 80063c0:	f000 fc24 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearLeft  , l_speed);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	4619      	mov	r1, r3
 80063c8:	4809      	ldr	r0, [pc, #36]	; (80063f0 <DRIVE_moveForward+0xa0>)
 80063ca:	f000 fc1f 	bl	8006c0c <MOTOR_setSpeed>
  }

  return;
 80063ce:	bf00      	nop
 80063d0:	bf00      	nop
}
 80063d2:	3710      	adds	r7, #16
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	0800839c 	.word	0x0800839c
 80063dc:	0800824c 	.word	0x0800824c
 80063e0:	200000f5 	.word	0x200000f5
 80063e4:	200000f8 	.word	0x200000f8
 80063e8:	20000124 	.word	0x20000124
 80063ec:	2000017c 	.word	0x2000017c
 80063f0:	20000150 	.word	0x20000150
 80063f4:	200000f4 	.word	0x200000f4

080063f8 <DRIVE_moveBackward>:

static void DRIVE_moveBackward(uint32_t p_speed)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b086      	sub	sp, #24
 80063fc:	af02      	add	r7, sp, #8
 80063fe:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving backward @%u", l_speed);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	9300      	str	r3, [sp, #0]
 8006408:	4b1d      	ldr	r3, [pc, #116]	; (8006480 <DRIVE_moveBackward+0x88>)
 800640a:	f44f 7298 	mov.w	r2, #304	; 0x130
 800640e:	491d      	ldr	r1, [pc, #116]	; (8006484 <DRIVE_moveBackward+0x8c>)
 8006410:	2001      	movs	r0, #1
 8006412:	f000 fb33 	bl	8006a7c <LOG_log>

  DRIVE_isStarted = true;
 8006416:	4b1c      	ldr	r3, [pc, #112]	; (8006488 <DRIVE_moveBackward+0x90>)
 8006418:	2201      	movs	r2, #1
 800641a:	701a      	strb	r2, [r3, #0]

  DRIVE_clampSpeed(&l_speed);
 800641c:	f107 030c 	add.w	r3, r7, #12
 8006420:	4618      	mov	r0, r3
 8006422:	f7ff ff83 	bl	800632c <DRIVE_clampSpeed>

  MOTOR_setDirection(&motorFrontRight, MOTOR_DIRECTION_BACKWARD);
 8006426:	2101      	movs	r1, #1
 8006428:	4818      	ldr	r0, [pc, #96]	; (800648c <DRIVE_moveBackward+0x94>)
 800642a:	f000 fbad 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorFrontLeft , MOTOR_DIRECTION_BACKWARD);
 800642e:	2101      	movs	r1, #1
 8006430:	4817      	ldr	r0, [pc, #92]	; (8006490 <DRIVE_moveBackward+0x98>)
 8006432:	f000 fba9 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorRearRight , MOTOR_DIRECTION_BACKWARD);
 8006436:	2101      	movs	r1, #1
 8006438:	4816      	ldr	r0, [pc, #88]	; (8006494 <DRIVE_moveBackward+0x9c>)
 800643a:	f000 fba5 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorRearLeft  , MOTOR_DIRECTION_BACKWARD);
 800643e:	2101      	movs	r1, #1
 8006440:	4815      	ldr	r0, [pc, #84]	; (8006498 <DRIVE_moveBackward+0xa0>)
 8006442:	f000 fba1 	bl	8006b88 <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 8006446:	4b15      	ldr	r3, [pc, #84]	; (800649c <DRIVE_moveBackward+0xa4>)
 8006448:	781b      	ldrb	r3, [r3, #0]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d114      	bne.n	8006478 <DRIVE_moveBackward+0x80>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&motorFrontRight, l_speed);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	4619      	mov	r1, r3
 8006452:	480e      	ldr	r0, [pc, #56]	; (800648c <DRIVE_moveBackward+0x94>)
 8006454:	f000 fbda 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorFrontLeft , l_speed);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	4619      	mov	r1, r3
 800645c:	480c      	ldr	r0, [pc, #48]	; (8006490 <DRIVE_moveBackward+0x98>)
 800645e:	f000 fbd5 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearRight , l_speed);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	4619      	mov	r1, r3
 8006466:	480b      	ldr	r0, [pc, #44]	; (8006494 <DRIVE_moveBackward+0x9c>)
 8006468:	f000 fbd0 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearLeft  , l_speed);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	4619      	mov	r1, r3
 8006470:	4809      	ldr	r0, [pc, #36]	; (8006498 <DRIVE_moveBackward+0xa0>)
 8006472:	f000 fbcb 	bl	8006c0c <MOTOR_setSpeed>
  }

  return;
 8006476:	bf00      	nop
 8006478:	bf00      	nop
}
 800647a:	3710      	adds	r7, #16
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}
 8006480:	080083b0 	.word	0x080083b0
 8006484:	0800824c 	.word	0x0800824c
 8006488:	200000f5 	.word	0x200000f5
 800648c:	200000f8 	.word	0x200000f8
 8006490:	20000124 	.word	0x20000124
 8006494:	2000017c 	.word	0x2000017c
 8006498:	20000150 	.word	0x20000150
 800649c:	200000f4 	.word	0x200000f4

080064a0 <DRIVE_moveForwardRight>:

static void DRIVE_moveForwardRight (uint32_t p_speed)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b086      	sub	sp, #24
 80064a4:	af02      	add	r7, sp, #8
 80064a6:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving forward-right @%u", l_speed);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	9300      	str	r3, [sp, #0]
 80064b0:	4b18      	ldr	r3, [pc, #96]	; (8006514 <DRIVE_moveForwardRight+0x74>)
 80064b2:	f44f 72a7 	mov.w	r2, #334	; 0x14e
 80064b6:	4918      	ldr	r1, [pc, #96]	; (8006518 <DRIVE_moveForwardRight+0x78>)
 80064b8:	2001      	movs	r0, #1
 80064ba:	f000 fadf 	bl	8006a7c <LOG_log>

  DRIVE_isStarted = true;
 80064be:	4b17      	ldr	r3, [pc, #92]	; (800651c <DRIVE_moveForwardRight+0x7c>)
 80064c0:	2201      	movs	r2, #1
 80064c2:	701a      	strb	r2, [r3, #0]

  DRIVE_clampSpeed(&l_speed);
 80064c4:	f107 030c 	add.w	r3, r7, #12
 80064c8:	4618      	mov	r0, r3
 80064ca:	f7ff ff2f 	bl	800632c <DRIVE_clampSpeed>

  MOTOR_setDirection(&motorFrontLeft, MOTOR_DIRECTION_FORWARD);
 80064ce:	2100      	movs	r1, #0
 80064d0:	4813      	ldr	r0, [pc, #76]	; (8006520 <DRIVE_moveForwardRight+0x80>)
 80064d2:	f000 fb59 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorRearRight, MOTOR_DIRECTION_FORWARD);
 80064d6:	2100      	movs	r1, #0
 80064d8:	4812      	ldr	r0, [pc, #72]	; (8006524 <DRIVE_moveForwardRight+0x84>)
 80064da:	f000 fb55 	bl	8006b88 <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 80064de:	4b12      	ldr	r3, [pc, #72]	; (8006528 <DRIVE_moveForwardRight+0x88>)
 80064e0:	781b      	ldrb	r3, [r3, #0]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d112      	bne.n	800650c <DRIVE_moveForwardRight+0x6c>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&motorFrontRight,       0);
 80064e6:	2100      	movs	r1, #0
 80064e8:	4810      	ldr	r0, [pc, #64]	; (800652c <DRIVE_moveForwardRight+0x8c>)
 80064ea:	f000 fb8f 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorFrontLeft , l_speed);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	4619      	mov	r1, r3
 80064f2:	480b      	ldr	r0, [pc, #44]	; (8006520 <DRIVE_moveForwardRight+0x80>)
 80064f4:	f000 fb8a 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearRight , l_speed);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	4619      	mov	r1, r3
 80064fc:	4809      	ldr	r0, [pc, #36]	; (8006524 <DRIVE_moveForwardRight+0x84>)
 80064fe:	f000 fb85 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearLeft  ,       0);
 8006502:	2100      	movs	r1, #0
 8006504:	480a      	ldr	r0, [pc, #40]	; (8006530 <DRIVE_moveForwardRight+0x90>)
 8006506:	f000 fb81 	bl	8006c0c <MOTOR_setSpeed>
  }

  return;
 800650a:	bf00      	nop
 800650c:	bf00      	nop
}
 800650e:	3710      	adds	r7, #16
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}
 8006514:	080083c4 	.word	0x080083c4
 8006518:	0800824c 	.word	0x0800824c
 800651c:	200000f5 	.word	0x200000f5
 8006520:	20000124 	.word	0x20000124
 8006524:	2000017c 	.word	0x2000017c
 8006528:	200000f4 	.word	0x200000f4
 800652c:	200000f8 	.word	0x200000f8
 8006530:	20000150 	.word	0x20000150

08006534 <DRIVE_moveForwardLeft>:

static void DRIVE_moveForwardLeft  (uint32_t p_speed)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b086      	sub	sp, #24
 8006538:	af02      	add	r7, sp, #8
 800653a:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving forward-left @%u", l_speed);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	9300      	str	r3, [sp, #0]
 8006544:	4b18      	ldr	r3, [pc, #96]	; (80065a8 <DRIVE_moveForwardLeft+0x74>)
 8006546:	f44f 72b5 	mov.w	r2, #362	; 0x16a
 800654a:	4918      	ldr	r1, [pc, #96]	; (80065ac <DRIVE_moveForwardLeft+0x78>)
 800654c:	2001      	movs	r0, #1
 800654e:	f000 fa95 	bl	8006a7c <LOG_log>

  DRIVE_isStarted = true;
 8006552:	4b17      	ldr	r3, [pc, #92]	; (80065b0 <DRIVE_moveForwardLeft+0x7c>)
 8006554:	2201      	movs	r2, #1
 8006556:	701a      	strb	r2, [r3, #0]

  DRIVE_clampSpeed(&l_speed);
 8006558:	f107 030c 	add.w	r3, r7, #12
 800655c:	4618      	mov	r0, r3
 800655e:	f7ff fee5 	bl	800632c <DRIVE_clampSpeed>

  MOTOR_setDirection(&motorFrontRight, MOTOR_DIRECTION_FORWARD);
 8006562:	2100      	movs	r1, #0
 8006564:	4813      	ldr	r0, [pc, #76]	; (80065b4 <DRIVE_moveForwardLeft+0x80>)
 8006566:	f000 fb0f 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorRearLeft  , MOTOR_DIRECTION_FORWARD);
 800656a:	2100      	movs	r1, #0
 800656c:	4812      	ldr	r0, [pc, #72]	; (80065b8 <DRIVE_moveForwardLeft+0x84>)
 800656e:	f000 fb0b 	bl	8006b88 <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 8006572:	4b12      	ldr	r3, [pc, #72]	; (80065bc <DRIVE_moveForwardLeft+0x88>)
 8006574:	781b      	ldrb	r3, [r3, #0]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d112      	bne.n	80065a0 <DRIVE_moveForwardLeft+0x6c>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&motorFrontRight, l_speed);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	4619      	mov	r1, r3
 800657e:	480d      	ldr	r0, [pc, #52]	; (80065b4 <DRIVE_moveForwardLeft+0x80>)
 8006580:	f000 fb44 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorFrontLeft ,       0);
 8006584:	2100      	movs	r1, #0
 8006586:	480e      	ldr	r0, [pc, #56]	; (80065c0 <DRIVE_moveForwardLeft+0x8c>)
 8006588:	f000 fb40 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearRight ,       0);
 800658c:	2100      	movs	r1, #0
 800658e:	480d      	ldr	r0, [pc, #52]	; (80065c4 <DRIVE_moveForwardLeft+0x90>)
 8006590:	f000 fb3c 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearLeft  , l_speed);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	4619      	mov	r1, r3
 8006598:	4807      	ldr	r0, [pc, #28]	; (80065b8 <DRIVE_moveForwardLeft+0x84>)
 800659a:	f000 fb37 	bl	8006c0c <MOTOR_setSpeed>
  }

  return;
 800659e:	bf00      	nop
 80065a0:	bf00      	nop
}
 80065a2:	3710      	adds	r7, #16
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}
 80065a8:	080083e0 	.word	0x080083e0
 80065ac:	0800824c 	.word	0x0800824c
 80065b0:	200000f5 	.word	0x200000f5
 80065b4:	200000f8 	.word	0x200000f8
 80065b8:	20000150 	.word	0x20000150
 80065bc:	200000f4 	.word	0x200000f4
 80065c0:	20000124 	.word	0x20000124
 80065c4:	2000017c 	.word	0x2000017c

080065c8 <DRIVE_moveBackwardRight>:

static void DRIVE_moveBackwardRight(uint32_t p_speed)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b086      	sub	sp, #24
 80065cc:	af02      	add	r7, sp, #8
 80065ce:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving backward-right @%u", l_speed);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	9300      	str	r3, [sp, #0]
 80065d8:	4b18      	ldr	r3, [pc, #96]	; (800663c <DRIVE_moveBackwardRight+0x74>)
 80065da:	f44f 72c3 	mov.w	r2, #390	; 0x186
 80065de:	4918      	ldr	r1, [pc, #96]	; (8006640 <DRIVE_moveBackwardRight+0x78>)
 80065e0:	2001      	movs	r0, #1
 80065e2:	f000 fa4b 	bl	8006a7c <LOG_log>

  DRIVE_isStarted = true;
 80065e6:	4b17      	ldr	r3, [pc, #92]	; (8006644 <DRIVE_moveBackwardRight+0x7c>)
 80065e8:	2201      	movs	r2, #1
 80065ea:	701a      	strb	r2, [r3, #0]

  DRIVE_clampSpeed(&l_speed);
 80065ec:	f107 030c 	add.w	r3, r7, #12
 80065f0:	4618      	mov	r0, r3
 80065f2:	f7ff fe9b 	bl	800632c <DRIVE_clampSpeed>

  MOTOR_setDirection(&motorFrontRight, MOTOR_DIRECTION_BACKWARD);
 80065f6:	2101      	movs	r1, #1
 80065f8:	4813      	ldr	r0, [pc, #76]	; (8006648 <DRIVE_moveBackwardRight+0x80>)
 80065fa:	f000 fac5 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorRearLeft  , MOTOR_DIRECTION_BACKWARD);
 80065fe:	2101      	movs	r1, #1
 8006600:	4812      	ldr	r0, [pc, #72]	; (800664c <DRIVE_moveBackwardRight+0x84>)
 8006602:	f000 fac1 	bl	8006b88 <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 8006606:	4b12      	ldr	r3, [pc, #72]	; (8006650 <DRIVE_moveBackwardRight+0x88>)
 8006608:	781b      	ldrb	r3, [r3, #0]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d112      	bne.n	8006634 <DRIVE_moveBackwardRight+0x6c>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&motorFrontRight, l_speed);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	4619      	mov	r1, r3
 8006612:	480d      	ldr	r0, [pc, #52]	; (8006648 <DRIVE_moveBackwardRight+0x80>)
 8006614:	f000 fafa 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorFrontLeft ,       0);
 8006618:	2100      	movs	r1, #0
 800661a:	480e      	ldr	r0, [pc, #56]	; (8006654 <DRIVE_moveBackwardRight+0x8c>)
 800661c:	f000 faf6 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearRight ,       0);
 8006620:	2100      	movs	r1, #0
 8006622:	480d      	ldr	r0, [pc, #52]	; (8006658 <DRIVE_moveBackwardRight+0x90>)
 8006624:	f000 faf2 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearLeft  , l_speed);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	4619      	mov	r1, r3
 800662c:	4807      	ldr	r0, [pc, #28]	; (800664c <DRIVE_moveBackwardRight+0x84>)
 800662e:	f000 faed 	bl	8006c0c <MOTOR_setSpeed>
  }

  return;
 8006632:	bf00      	nop
 8006634:	bf00      	nop
}
 8006636:	3710      	adds	r7, #16
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}
 800663c:	080083f8 	.word	0x080083f8
 8006640:	0800824c 	.word	0x0800824c
 8006644:	200000f5 	.word	0x200000f5
 8006648:	200000f8 	.word	0x200000f8
 800664c:	20000150 	.word	0x20000150
 8006650:	200000f4 	.word	0x200000f4
 8006654:	20000124 	.word	0x20000124
 8006658:	2000017c 	.word	0x2000017c

0800665c <DRIVE_moveBackwardLeft>:

static void DRIVE_moveBackwardLeft (uint32_t p_speed)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b086      	sub	sp, #24
 8006660:	af02      	add	r7, sp, #8
 8006662:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving backward-left @%u", l_speed);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	9300      	str	r3, [sp, #0]
 800666c:	4b18      	ldr	r3, [pc, #96]	; (80066d0 <DRIVE_moveBackwardLeft+0x74>)
 800666e:	f44f 72d1 	mov.w	r2, #418	; 0x1a2
 8006672:	4918      	ldr	r1, [pc, #96]	; (80066d4 <DRIVE_moveBackwardLeft+0x78>)
 8006674:	2001      	movs	r0, #1
 8006676:	f000 fa01 	bl	8006a7c <LOG_log>

  DRIVE_isStarted = true;
 800667a:	4b17      	ldr	r3, [pc, #92]	; (80066d8 <DRIVE_moveBackwardLeft+0x7c>)
 800667c:	2201      	movs	r2, #1
 800667e:	701a      	strb	r2, [r3, #0]

  DRIVE_clampSpeed(&l_speed);
 8006680:	f107 030c 	add.w	r3, r7, #12
 8006684:	4618      	mov	r0, r3
 8006686:	f7ff fe51 	bl	800632c <DRIVE_clampSpeed>

  MOTOR_setDirection(&motorFrontLeft, MOTOR_DIRECTION_BACKWARD);
 800668a:	2101      	movs	r1, #1
 800668c:	4813      	ldr	r0, [pc, #76]	; (80066dc <DRIVE_moveBackwardLeft+0x80>)
 800668e:	f000 fa7b 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorRearRight, MOTOR_DIRECTION_BACKWARD);
 8006692:	2101      	movs	r1, #1
 8006694:	4812      	ldr	r0, [pc, #72]	; (80066e0 <DRIVE_moveBackwardLeft+0x84>)
 8006696:	f000 fa77 	bl	8006b88 <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 800669a:	4b12      	ldr	r3, [pc, #72]	; (80066e4 <DRIVE_moveBackwardLeft+0x88>)
 800669c:	781b      	ldrb	r3, [r3, #0]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d112      	bne.n	80066c8 <DRIVE_moveBackwardLeft+0x6c>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&motorFrontRight,       0);
 80066a2:	2100      	movs	r1, #0
 80066a4:	4810      	ldr	r0, [pc, #64]	; (80066e8 <DRIVE_moveBackwardLeft+0x8c>)
 80066a6:	f000 fab1 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorFrontLeft , l_speed);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	4619      	mov	r1, r3
 80066ae:	480b      	ldr	r0, [pc, #44]	; (80066dc <DRIVE_moveBackwardLeft+0x80>)
 80066b0:	f000 faac 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearRight , l_speed);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	4619      	mov	r1, r3
 80066b8:	4809      	ldr	r0, [pc, #36]	; (80066e0 <DRIVE_moveBackwardLeft+0x84>)
 80066ba:	f000 faa7 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearLeft  ,       0);
 80066be:	2100      	movs	r1, #0
 80066c0:	480a      	ldr	r0, [pc, #40]	; (80066ec <DRIVE_moveBackwardLeft+0x90>)
 80066c2:	f000 faa3 	bl	8006c0c <MOTOR_setSpeed>
  }

  return;
 80066c6:	bf00      	nop
 80066c8:	bf00      	nop
}
 80066ca:	3710      	adds	r7, #16
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}
 80066d0:	08008414 	.word	0x08008414
 80066d4:	0800824c 	.word	0x0800824c
 80066d8:	200000f5 	.word	0x200000f5
 80066dc:	20000124 	.word	0x20000124
 80066e0:	2000017c 	.word	0x2000017c
 80066e4:	200000f4 	.word	0x200000f4
 80066e8:	200000f8 	.word	0x200000f8
 80066ec:	20000150 	.word	0x20000150

080066f0 <DRIVE_turnLeft>:

static void DRIVE_turnLeft(uint32_t p_speed)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b086      	sub	sp, #24
 80066f4:	af02      	add	r7, sp, #8
 80066f6:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	60fb      	str	r3, [r7, #12]

  LOG_info("Turning left @%u", l_speed);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	9300      	str	r3, [sp, #0]
 8006700:	4b1d      	ldr	r3, [pc, #116]	; (8006778 <DRIVE_turnLeft+0x88>)
 8006702:	f44f 72df 	mov.w	r2, #446	; 0x1be
 8006706:	491d      	ldr	r1, [pc, #116]	; (800677c <DRIVE_turnLeft+0x8c>)
 8006708:	2001      	movs	r0, #1
 800670a:	f000 f9b7 	bl	8006a7c <LOG_log>

  DRIVE_isStarted = true;
 800670e:	4b1c      	ldr	r3, [pc, #112]	; (8006780 <DRIVE_turnLeft+0x90>)
 8006710:	2201      	movs	r2, #1
 8006712:	701a      	strb	r2, [r3, #0]

  DRIVE_clampSpeed(&l_speed);
 8006714:	f107 030c 	add.w	r3, r7, #12
 8006718:	4618      	mov	r0, r3
 800671a:	f7ff fe07 	bl	800632c <DRIVE_clampSpeed>

  MOTOR_setDirection(&motorFrontRight, MOTOR_DIRECTION_FORWARD );
 800671e:	2100      	movs	r1, #0
 8006720:	4818      	ldr	r0, [pc, #96]	; (8006784 <DRIVE_turnLeft+0x94>)
 8006722:	f000 fa31 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorFrontLeft , MOTOR_DIRECTION_BACKWARD);
 8006726:	2101      	movs	r1, #1
 8006728:	4817      	ldr	r0, [pc, #92]	; (8006788 <DRIVE_turnLeft+0x98>)
 800672a:	f000 fa2d 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorRearRight , MOTOR_DIRECTION_FORWARD );
 800672e:	2100      	movs	r1, #0
 8006730:	4816      	ldr	r0, [pc, #88]	; (800678c <DRIVE_turnLeft+0x9c>)
 8006732:	f000 fa29 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorRearLeft  , MOTOR_DIRECTION_BACKWARD);
 8006736:	2101      	movs	r1, #1
 8006738:	4815      	ldr	r0, [pc, #84]	; (8006790 <DRIVE_turnLeft+0xa0>)
 800673a:	f000 fa25 	bl	8006b88 <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 800673e:	4b15      	ldr	r3, [pc, #84]	; (8006794 <DRIVE_turnLeft+0xa4>)
 8006740:	781b      	ldrb	r3, [r3, #0]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d114      	bne.n	8006770 <DRIVE_turnLeft+0x80>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&motorFrontRight, l_speed);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	4619      	mov	r1, r3
 800674a:	480e      	ldr	r0, [pc, #56]	; (8006784 <DRIVE_turnLeft+0x94>)
 800674c:	f000 fa5e 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorFrontLeft , l_speed);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	4619      	mov	r1, r3
 8006754:	480c      	ldr	r0, [pc, #48]	; (8006788 <DRIVE_turnLeft+0x98>)
 8006756:	f000 fa59 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearRight , l_speed);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	4619      	mov	r1, r3
 800675e:	480b      	ldr	r0, [pc, #44]	; (800678c <DRIVE_turnLeft+0x9c>)
 8006760:	f000 fa54 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearLeft  , l_speed);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	4619      	mov	r1, r3
 8006768:	4809      	ldr	r0, [pc, #36]	; (8006790 <DRIVE_turnLeft+0xa0>)
 800676a:	f000 fa4f 	bl	8006c0c <MOTOR_setSpeed>
  }

  return;
 800676e:	bf00      	nop
 8006770:	bf00      	nop
}
 8006772:	3710      	adds	r7, #16
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}
 8006778:	08008430 	.word	0x08008430
 800677c:	0800824c 	.word	0x0800824c
 8006780:	200000f5 	.word	0x200000f5
 8006784:	200000f8 	.word	0x200000f8
 8006788:	20000124 	.word	0x20000124
 800678c:	2000017c 	.word	0x2000017c
 8006790:	20000150 	.word	0x20000150
 8006794:	200000f4 	.word	0x200000f4

08006798 <DRIVE_turnRight>:

static void DRIVE_turnRight(uint32_t p_speed)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b086      	sub	sp, #24
 800679c:	af02      	add	r7, sp, #8
 800679e:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	60fb      	str	r3, [r7, #12]

  LOG_info("Turning right @%u", l_speed);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	9300      	str	r3, [sp, #0]
 80067a8:	4b1d      	ldr	r3, [pc, #116]	; (8006820 <DRIVE_turnRight+0x88>)
 80067aa:	f44f 72ee 	mov.w	r2, #476	; 0x1dc
 80067ae:	491d      	ldr	r1, [pc, #116]	; (8006824 <DRIVE_turnRight+0x8c>)
 80067b0:	2001      	movs	r0, #1
 80067b2:	f000 f963 	bl	8006a7c <LOG_log>

  DRIVE_isStarted = true;
 80067b6:	4b1c      	ldr	r3, [pc, #112]	; (8006828 <DRIVE_turnRight+0x90>)
 80067b8:	2201      	movs	r2, #1
 80067ba:	701a      	strb	r2, [r3, #0]

  DRIVE_clampSpeed(&l_speed);
 80067bc:	f107 030c 	add.w	r3, r7, #12
 80067c0:	4618      	mov	r0, r3
 80067c2:	f7ff fdb3 	bl	800632c <DRIVE_clampSpeed>

  MOTOR_setDirection(&motorFrontRight, MOTOR_DIRECTION_BACKWARD);
 80067c6:	2101      	movs	r1, #1
 80067c8:	4818      	ldr	r0, [pc, #96]	; (800682c <DRIVE_turnRight+0x94>)
 80067ca:	f000 f9dd 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorFrontLeft , MOTOR_DIRECTION_FORWARD );
 80067ce:	2100      	movs	r1, #0
 80067d0:	4817      	ldr	r0, [pc, #92]	; (8006830 <DRIVE_turnRight+0x98>)
 80067d2:	f000 f9d9 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorRearRight , MOTOR_DIRECTION_BACKWARD);
 80067d6:	2101      	movs	r1, #1
 80067d8:	4816      	ldr	r0, [pc, #88]	; (8006834 <DRIVE_turnRight+0x9c>)
 80067da:	f000 f9d5 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorRearLeft  , MOTOR_DIRECTION_FORWARD );
 80067de:	2100      	movs	r1, #0
 80067e0:	4815      	ldr	r0, [pc, #84]	; (8006838 <DRIVE_turnRight+0xa0>)
 80067e2:	f000 f9d1 	bl	8006b88 <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 80067e6:	4b15      	ldr	r3, [pc, #84]	; (800683c <DRIVE_turnRight+0xa4>)
 80067e8:	781b      	ldrb	r3, [r3, #0]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d114      	bne.n	8006818 <DRIVE_turnRight+0x80>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&motorFrontRight, l_speed);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	4619      	mov	r1, r3
 80067f2:	480e      	ldr	r0, [pc, #56]	; (800682c <DRIVE_turnRight+0x94>)
 80067f4:	f000 fa0a 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorFrontLeft , l_speed);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	4619      	mov	r1, r3
 80067fc:	480c      	ldr	r0, [pc, #48]	; (8006830 <DRIVE_turnRight+0x98>)
 80067fe:	f000 fa05 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearRight , l_speed);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	4619      	mov	r1, r3
 8006806:	480b      	ldr	r0, [pc, #44]	; (8006834 <DRIVE_turnRight+0x9c>)
 8006808:	f000 fa00 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearLeft  , l_speed);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	4619      	mov	r1, r3
 8006810:	4809      	ldr	r0, [pc, #36]	; (8006838 <DRIVE_turnRight+0xa0>)
 8006812:	f000 f9fb 	bl	8006c0c <MOTOR_setSpeed>
  }

  return;
 8006816:	bf00      	nop
 8006818:	bf00      	nop
}
 800681a:	3710      	adds	r7, #16
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}
 8006820:	08008444 	.word	0x08008444
 8006824:	0800824c 	.word	0x0800824c
 8006828:	200000f5 	.word	0x200000f5
 800682c:	200000f8 	.word	0x200000f8
 8006830:	20000124 	.word	0x20000124
 8006834:	2000017c 	.word	0x2000017c
 8006838:	20000150 	.word	0x20000150
 800683c:	200000f4 	.word	0x200000f4

08006840 <DRIVE_translateLeft>:

static void DRIVE_translateLeft(uint32_t p_speed)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b086      	sub	sp, #24
 8006844:	af02      	add	r7, sp, #8
 8006846:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	60fb      	str	r3, [r7, #12]

  LOG_info("Translating left @%u", l_speed);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	9300      	str	r3, [sp, #0]
 8006850:	4b1d      	ldr	r3, [pc, #116]	; (80068c8 <DRIVE_translateLeft+0x88>)
 8006852:	f44f 72fd 	mov.w	r2, #506	; 0x1fa
 8006856:	491d      	ldr	r1, [pc, #116]	; (80068cc <DRIVE_translateLeft+0x8c>)
 8006858:	2001      	movs	r0, #1
 800685a:	f000 f90f 	bl	8006a7c <LOG_log>

  DRIVE_isStarted = true;
 800685e:	4b1c      	ldr	r3, [pc, #112]	; (80068d0 <DRIVE_translateLeft+0x90>)
 8006860:	2201      	movs	r2, #1
 8006862:	701a      	strb	r2, [r3, #0]

  DRIVE_clampSpeed(&l_speed);
 8006864:	f107 030c 	add.w	r3, r7, #12
 8006868:	4618      	mov	r0, r3
 800686a:	f7ff fd5f 	bl	800632c <DRIVE_clampSpeed>

  MOTOR_setDirection(&motorFrontRight, MOTOR_DIRECTION_FORWARD );
 800686e:	2100      	movs	r1, #0
 8006870:	4818      	ldr	r0, [pc, #96]	; (80068d4 <DRIVE_translateLeft+0x94>)
 8006872:	f000 f989 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorFrontLeft , MOTOR_DIRECTION_BACKWARD);
 8006876:	2101      	movs	r1, #1
 8006878:	4817      	ldr	r0, [pc, #92]	; (80068d8 <DRIVE_translateLeft+0x98>)
 800687a:	f000 f985 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorRearRight , MOTOR_DIRECTION_BACKWARD);
 800687e:	2101      	movs	r1, #1
 8006880:	4816      	ldr	r0, [pc, #88]	; (80068dc <DRIVE_translateLeft+0x9c>)
 8006882:	f000 f981 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorRearLeft  , MOTOR_DIRECTION_FORWARD );
 8006886:	2100      	movs	r1, #0
 8006888:	4815      	ldr	r0, [pc, #84]	; (80068e0 <DRIVE_translateLeft+0xa0>)
 800688a:	f000 f97d 	bl	8006b88 <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 800688e:	4b15      	ldr	r3, [pc, #84]	; (80068e4 <DRIVE_translateLeft+0xa4>)
 8006890:	781b      	ldrb	r3, [r3, #0]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d114      	bne.n	80068c0 <DRIVE_translateLeft+0x80>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&motorFrontRight, l_speed);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	4619      	mov	r1, r3
 800689a:	480e      	ldr	r0, [pc, #56]	; (80068d4 <DRIVE_translateLeft+0x94>)
 800689c:	f000 f9b6 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorFrontLeft , l_speed);
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	4619      	mov	r1, r3
 80068a4:	480c      	ldr	r0, [pc, #48]	; (80068d8 <DRIVE_translateLeft+0x98>)
 80068a6:	f000 f9b1 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearRight , l_speed);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	4619      	mov	r1, r3
 80068ae:	480b      	ldr	r0, [pc, #44]	; (80068dc <DRIVE_translateLeft+0x9c>)
 80068b0:	f000 f9ac 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearLeft  , l_speed);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	4619      	mov	r1, r3
 80068b8:	4809      	ldr	r0, [pc, #36]	; (80068e0 <DRIVE_translateLeft+0xa0>)
 80068ba:	f000 f9a7 	bl	8006c0c <MOTOR_setSpeed>
  }

  return;
 80068be:	bf00      	nop
 80068c0:	bf00      	nop
}
 80068c2:	3710      	adds	r7, #16
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}
 80068c8:	08008458 	.word	0x08008458
 80068cc:	0800824c 	.word	0x0800824c
 80068d0:	200000f5 	.word	0x200000f5
 80068d4:	200000f8 	.word	0x200000f8
 80068d8:	20000124 	.word	0x20000124
 80068dc:	2000017c 	.word	0x2000017c
 80068e0:	20000150 	.word	0x20000150
 80068e4:	200000f4 	.word	0x200000f4

080068e8 <DRIVE_translateRight>:

static void DRIVE_translateRight(uint32_t p_speed)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b086      	sub	sp, #24
 80068ec:	af02      	add	r7, sp, #8
 80068ee:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	60fb      	str	r3, [r7, #12]

  LOG_info("Translating right @%u", l_speed);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	9300      	str	r3, [sp, #0]
 80068f8:	4b1d      	ldr	r3, [pc, #116]	; (8006970 <DRIVE_translateRight+0x88>)
 80068fa:	f44f 7206 	mov.w	r2, #536	; 0x218
 80068fe:	491d      	ldr	r1, [pc, #116]	; (8006974 <DRIVE_translateRight+0x8c>)
 8006900:	2001      	movs	r0, #1
 8006902:	f000 f8bb 	bl	8006a7c <LOG_log>

  DRIVE_isStarted = true;
 8006906:	4b1c      	ldr	r3, [pc, #112]	; (8006978 <DRIVE_translateRight+0x90>)
 8006908:	2201      	movs	r2, #1
 800690a:	701a      	strb	r2, [r3, #0]

  DRIVE_clampSpeed(&l_speed);
 800690c:	f107 030c 	add.w	r3, r7, #12
 8006910:	4618      	mov	r0, r3
 8006912:	f7ff fd0b 	bl	800632c <DRIVE_clampSpeed>

  MOTOR_setDirection(&motorFrontRight, MOTOR_DIRECTION_BACKWARD);
 8006916:	2101      	movs	r1, #1
 8006918:	4818      	ldr	r0, [pc, #96]	; (800697c <DRIVE_translateRight+0x94>)
 800691a:	f000 f935 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorFrontLeft , MOTOR_DIRECTION_FORWARD );
 800691e:	2100      	movs	r1, #0
 8006920:	4817      	ldr	r0, [pc, #92]	; (8006980 <DRIVE_translateRight+0x98>)
 8006922:	f000 f931 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorRearRight , MOTOR_DIRECTION_FORWARD );
 8006926:	2100      	movs	r1, #0
 8006928:	4816      	ldr	r0, [pc, #88]	; (8006984 <DRIVE_translateRight+0x9c>)
 800692a:	f000 f92d 	bl	8006b88 <MOTOR_setDirection>
  MOTOR_setDirection(&motorRearLeft  , MOTOR_DIRECTION_BACKWARD);
 800692e:	2101      	movs	r1, #1
 8006930:	4815      	ldr	r0, [pc, #84]	; (8006988 <DRIVE_translateRight+0xa0>)
 8006932:	f000 f929 	bl	8006b88 <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 8006936:	4b15      	ldr	r3, [pc, #84]	; (800698c <DRIVE_translateRight+0xa4>)
 8006938:	781b      	ldrb	r3, [r3, #0]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d114      	bne.n	8006968 <DRIVE_translateRight+0x80>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&motorFrontRight, l_speed);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	4619      	mov	r1, r3
 8006942:	480e      	ldr	r0, [pc, #56]	; (800697c <DRIVE_translateRight+0x94>)
 8006944:	f000 f962 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorFrontLeft , l_speed);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	4619      	mov	r1, r3
 800694c:	480c      	ldr	r0, [pc, #48]	; (8006980 <DRIVE_translateRight+0x98>)
 800694e:	f000 f95d 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearRight , l_speed);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	4619      	mov	r1, r3
 8006956:	480b      	ldr	r0, [pc, #44]	; (8006984 <DRIVE_translateRight+0x9c>)
 8006958:	f000 f958 	bl	8006c0c <MOTOR_setSpeed>
    MOTOR_setSpeed(&motorRearLeft  , l_speed);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	4619      	mov	r1, r3
 8006960:	4809      	ldr	r0, [pc, #36]	; (8006988 <DRIVE_translateRight+0xa0>)
 8006962:	f000 f953 	bl	8006c0c <MOTOR_setSpeed>
  }

  return;
 8006966:	bf00      	nop
 8006968:	bf00      	nop
}
 800696a:	3710      	adds	r7, #16
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}
 8006970:	08008470 	.word	0x08008470
 8006974:	0800824c 	.word	0x0800824c
 8006978:	200000f5 	.word	0x200000f5
 800697c:	200000f8 	.word	0x200000f8
 8006980:	20000124 	.word	0x20000124
 8006984:	2000017c 	.word	0x2000017c
 8006988:	20000150 	.word	0x20000150
 800698c:	200000f4 	.word	0x200000f4

08006990 <LED_setMode>:
#include "log.h"

static LED_MODE LED_mode = LED_MODE_BLINK_SLOW;

void LED_setMode(LED_MODE mode)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b084      	sub	sp, #16
 8006994:	af02      	add	r7, sp, #8
 8006996:	4603      	mov	r3, r0
 8006998:	71fb      	strb	r3, [r7, #7]
  LOG_info("Setting LED mode to %u", mode);
 800699a:	79fb      	ldrb	r3, [r7, #7]
 800699c:	9300      	str	r3, [sp, #0]
 800699e:	4b06      	ldr	r3, [pc, #24]	; (80069b8 <LED_setMode+0x28>)
 80069a0:	220b      	movs	r2, #11
 80069a2:	4906      	ldr	r1, [pc, #24]	; (80069bc <LED_setMode+0x2c>)
 80069a4:	2001      	movs	r0, #1
 80069a6:	f000 f869 	bl	8006a7c <LOG_log>

  LED_mode = mode;
 80069aa:	4a05      	ldr	r2, [pc, #20]	; (80069c0 <LED_setMode+0x30>)
 80069ac:	79fb      	ldrb	r3, [r7, #7]
 80069ae:	7013      	strb	r3, [r2, #0]

  return;
 80069b0:	bf00      	nop
}
 80069b2:	3708      	adds	r7, #8
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}
 80069b8:	08008488 	.word	0x08008488
 80069bc:	080084a0 	.word	0x080084a0
 80069c0:	20000040 	.word	0x20000040

080069c4 <LED_getMode>:

LED_MODE LED_getMode(void)
{
 80069c4:	b480      	push	{r7}
 80069c6:	af00      	add	r7, sp, #0
  return LED_mode;
 80069c8:	4b02      	ldr	r3, [pc, #8]	; (80069d4 <LED_getMode+0x10>)
 80069ca:	781b      	ldrb	r3, [r3, #0]
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bc80      	pop	{r7}
 80069d2:	4770      	bx	lr
 80069d4:	20000040 	.word	0x20000040

080069d8 <LED_update>:

void LED_update(void)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	af00      	add	r7, sp, #0
  static uint32_t slowBlinkCounter = 0;

  // LOG_debug("Updating LED");

  switch (LED_mode)
 80069dc:	4b1c      	ldr	r3, [pc, #112]	; (8006a50 <LED_update+0x78>)
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	2b03      	cmp	r3, #3
 80069e2:	d830      	bhi.n	8006a46 <LED_update+0x6e>
 80069e4:	a201      	add	r2, pc, #4	; (adr r2, 80069ec <LED_update+0x14>)
 80069e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ea:	bf00      	nop
 80069ec:	080069fd 	.word	0x080069fd
 80069f0:	08006a0b 	.word	0x08006a0b
 80069f4:	08006a19 	.word	0x08006a19
 80069f8:	08006a3b 	.word	0x08006a3b
  {
    case LED_MODE_FORCED_OFF:
      HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);
 80069fc:	2201      	movs	r2, #1
 80069fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006a02:	4814      	ldr	r0, [pc, #80]	; (8006a54 <LED_update+0x7c>)
 8006a04:	f7fb fe12 	bl	800262c <HAL_GPIO_WritePin>
      break;
 8006a08:	e020      	b.n	8006a4c <LED_update+0x74>

    case LED_MODE_FORCED_ON:
      HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006a10:	4810      	ldr	r0, [pc, #64]	; (8006a54 <LED_update+0x7c>)
 8006a12:	f7fb fe0b 	bl	800262c <HAL_GPIO_WritePin>
      break;
 8006a16:	e019      	b.n	8006a4c <LED_update+0x74>

    case LED_MODE_BLINK_SLOW:
      slowBlinkCounter++;
 8006a18:	4b0f      	ldr	r3, [pc, #60]	; (8006a58 <LED_update+0x80>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	3301      	adds	r3, #1
 8006a1e:	4a0e      	ldr	r2, [pc, #56]	; (8006a58 <LED_update+0x80>)
 8006a20:	6013      	str	r3, [r2, #0]
      if (slowBlinkCounter % 4 == 0)
 8006a22:	4b0d      	ldr	r3, [pc, #52]	; (8006a58 <LED_update+0x80>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f003 0303 	and.w	r3, r3, #3
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d10d      	bne.n	8006a4a <LED_update+0x72>
      {
        HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 8006a2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006a32:	4808      	ldr	r0, [pc, #32]	; (8006a54 <LED_update+0x7c>)
 8006a34:	f7fb fe12 	bl	800265c <HAL_GPIO_TogglePin>
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8006a38:	e007      	b.n	8006a4a <LED_update+0x72>

    case LED_MODE_BLINK_FAST:
      HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 8006a3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006a3e:	4805      	ldr	r0, [pc, #20]	; (8006a54 <LED_update+0x7c>)
 8006a40:	f7fb fe0c 	bl	800265c <HAL_GPIO_TogglePin>
      break;
 8006a44:	e002      	b.n	8006a4c <LED_update+0x74>

    default:
      ; /* Nothing to do */
      break;
 8006a46:	bf00      	nop
 8006a48:	e000      	b.n	8006a4c <LED_update+0x74>
      break;
 8006a4a:	bf00      	nop
  }

  return;
 8006a4c:	bf00      	nop
}
 8006a4e:	bd80      	pop	{r7, pc}
 8006a50:	20000040 	.word	0x20000040
 8006a54:	40011000 	.word	0x40011000
 8006a58:	200001a8 	.word	0x200001a8

08006a5c <LOG_setLevel>:
{
  "DEBUG", "INFO", "WARN", "ERROR"
};

void LOG_setLevel(LOG_LEVEL level)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b083      	sub	sp, #12
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	4603      	mov	r3, r0
 8006a64:	71fb      	strb	r3, [r7, #7]
  LOG_level = level;
 8006a66:	79fb      	ldrb	r3, [r7, #7]
 8006a68:	4a03      	ldr	r2, [pc, #12]	; (8006a78 <LOG_setLevel+0x1c>)
 8006a6a:	6013      	str	r3, [r2, #0]

  return;
 8006a6c:	bf00      	nop
}
 8006a6e:	370c      	adds	r7, #12
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bc80      	pop	{r7}
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop
 8006a78:	200001ac 	.word	0x200001ac

08006a7c <LOG_log>:

void LOG_log(LOG_LEVEL level, const char *file, int line, const char *format, ...)
{
 8006a7c:	b408      	push	{r3}
 8006a7e:	b590      	push	{r4, r7, lr}
 8006a80:	b08c      	sub	sp, #48	; 0x30
 8006a82:	af04      	add	r7, sp, #16
 8006a84:	4603      	mov	r3, r0
 8006a86:	60b9      	str	r1, [r7, #8]
 8006a88:	607a      	str	r2, [r7, #4]
 8006a8a:	73fb      	strb	r3, [r7, #15]
  va_list         argumentsList;
  RTC_TimeTypeDef time;
  RTC_DateTypeDef date;

  if (level >= LOG_level)
 8006a8c:	7bfa      	ldrb	r2, [r7, #15]
 8006a8e:	4b1f      	ldr	r3, [pc, #124]	; (8006b0c <LOG_log+0x90>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	429a      	cmp	r2, r3
 8006a94:	d332      	bcc.n	8006afc <LOG_log+0x80>
  {
    HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BCD);
 8006a96:	f107 0318 	add.w	r3, r7, #24
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	4619      	mov	r1, r3
 8006a9e:	481c      	ldr	r0, [pc, #112]	; (8006b10 <LOG_log+0x94>)
 8006aa0:	f7fc fce6 	bl	8003470 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BCD);
 8006aa4:	f107 0314 	add.w	r3, r7, #20
 8006aa8:	2201      	movs	r2, #1
 8006aaa:	4619      	mov	r1, r3
 8006aac:	4818      	ldr	r0, [pc, #96]	; (8006b10 <LOG_log+0x94>)
 8006aae:	f7fc fe6d 	bl	800378c <HAL_RTC_GetDate>

    va_start(argumentsList, format);
 8006ab2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006ab6:	61fb      	str	r3, [r7, #28]

    printf("%02x:%02x:%02x %-5s %s:%d: ", time.Hours, time.Minutes, time.Seconds, LOG_levelStrings[level], file, line);
 8006ab8:	7e3b      	ldrb	r3, [r7, #24]
 8006aba:	4619      	mov	r1, r3
 8006abc:	7e7b      	ldrb	r3, [r7, #25]
 8006abe:	4618      	mov	r0, r3
 8006ac0:	7ebb      	ldrb	r3, [r7, #26]
 8006ac2:	461c      	mov	r4, r3
 8006ac4:	7bfb      	ldrb	r3, [r7, #15]
 8006ac6:	4a13      	ldr	r2, [pc, #76]	; (8006b14 <LOG_log+0x98>)
 8006ac8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	9202      	str	r2, [sp, #8]
 8006ad0:	68ba      	ldr	r2, [r7, #8]
 8006ad2:	9201      	str	r2, [sp, #4]
 8006ad4:	9300      	str	r3, [sp, #0]
 8006ad6:	4623      	mov	r3, r4
 8006ad8:	4602      	mov	r2, r0
 8006ada:	480f      	ldr	r0, [pc, #60]	; (8006b18 <LOG_log+0x9c>)
 8006adc:	f000 fbe2 	bl	80072a4 <iprintf>
    vprintf(format, argumentsList);
 8006ae0:	69f9      	ldr	r1, [r7, #28]
 8006ae2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006ae4:	f000 fcf2 	bl	80074cc <viprintf>
    printf("\r\n");
 8006ae8:	480c      	ldr	r0, [pc, #48]	; (8006b1c <LOG_log+0xa0>)
 8006aea:	f000 fc61 	bl	80073b0 <puts>
    fflush(stdout);
 8006aee:	4b0c      	ldr	r3, [pc, #48]	; (8006b20 <LOG_log+0xa4>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	4618      	mov	r0, r3
 8006af6:	f000 f9f7 	bl	8006ee8 <fflush>
  else
  {
    ; /* Nothing to do */
  }

  return;
 8006afa:	bf00      	nop
 8006afc:	bf00      	nop
}
 8006afe:	3720      	adds	r7, #32
 8006b00:	46bd      	mov	sp, r7
 8006b02:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8006b06:	b001      	add	sp, #4
 8006b08:	4770      	bx	lr
 8006b0a:	bf00      	nop
 8006b0c:	200001ac 	.word	0x200001ac
 8006b10:	20000320 	.word	0x20000320
 8006b14:	20000044 	.word	0x20000044
 8006b18:	080084d4 	.word	0x080084d4
 8006b1c:	080084f0 	.word	0x080084f0
 8006b20:	20000054 	.word	0x20000054

08006b24 <MASTER_CONTROL_receiveData>:
#include "stm32f1xx_hal.h"

static uint8_t MASTER_CONTROL_rxBuffer[12] = {0};

void MASTER_CONTROL_receiveData(UART_HandleTypeDef *huart)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b082      	sub	sp, #8
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  HAL_UART_Receive_IT(huart, MASTER_CONTROL_rxBuffer, 1);
 8006b2c:	2201      	movs	r2, #1
 8006b2e:	4904      	ldr	r1, [pc, #16]	; (8006b40 <MASTER_CONTROL_receiveData+0x1c>)
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f7fe fb4d 	bl	80051d0 <HAL_UART_Receive_IT>

  return;
 8006b36:	bf00      	nop
}
 8006b38:	3708      	adds	r7, #8
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
 8006b3e:	bf00      	nop
 8006b40:	200001b0 	.word	0x200001b0

08006b44 <MOTOR_init>:

#include "stm32f1xx_hal.h"
#include "log.h"

void MOTOR_init(MOTOR_Handle *handle, char *name)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b084      	sub	sp, #16
 8006b48:	af02      	add	r7, sp, #8
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	6039      	str	r1, [r7, #0]
  LOG_info("Initializing Motor module for %s", name);
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	9300      	str	r3, [sp, #0]
 8006b52:	4b0b      	ldr	r3, [pc, #44]	; (8006b80 <MOTOR_init+0x3c>)
 8006b54:	220a      	movs	r2, #10
 8006b56:	490b      	ldr	r1, [pc, #44]	; (8006b84 <MOTOR_init+0x40>)
 8006b58:	2001      	movs	r0, #1
 8006b5a:	f7ff ff8f 	bl	8006a7c <LOG_log>

  (void)strncpy((char *)handle->name, name, MOTOR_NAME_MAX_LENGTH);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	220c      	movs	r2, #12
 8006b62:	6839      	ldr	r1, [r7, #0]
 8006b64:	4618      	mov	r0, r3
 8006b66:	f000 fc9e 	bl	80074a6 <strncpy>

  MOTOR_setSpeed(handle, 0);
 8006b6a:	2100      	movs	r1, #0
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f000 f84d 	bl	8006c0c <MOTOR_setSpeed>
  MOTOR_stop    (handle   );
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f000 f8a2 	bl	8006cbc <MOTOR_stop>

  return;
 8006b78:	bf00      	nop
}
 8006b7a:	3708      	adds	r7, #8
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}
 8006b80:	080084f4 	.word	0x080084f4
 8006b84:	08008518 	.word	0x08008518

08006b88 <MOTOR_setDirection>:

void MOTOR_setDirection(MOTOR_Handle *handle, uint32_t direction)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af02      	add	r7, sp, #8
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	6039      	str	r1, [r7, #0]
  LOG_debug("Setting %s motor direction to %u", handle->name, direction);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	683a      	ldr	r2, [r7, #0]
 8006b96:	9201      	str	r2, [sp, #4]
 8006b98:	9300      	str	r3, [sp, #0]
 8006b9a:	4b1a      	ldr	r3, [pc, #104]	; (8006c04 <MOTOR_setDirection+0x7c>)
 8006b9c:	2216      	movs	r2, #22
 8006b9e:	491a      	ldr	r1, [pc, #104]	; (8006c08 <MOTOR_setDirection+0x80>)
 8006ba0:	2000      	movs	r0, #0
 8006ba2:	f7ff ff6b 	bl	8006a7c <LOG_log>

  if (direction == MOTOR_DIRECTION_FORWARD)
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d112      	bne.n	8006bd2 <MOTOR_setDirection+0x4a>
  {
    HAL_GPIO_WritePin(handle->dirPin1Port, handle->dirPin1, GPIO_PIN_RESET);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	68d8      	ldr	r0, [r3, #12]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	695b      	ldr	r3, [r3, #20]
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	4619      	mov	r1, r3
 8006bba:	f7fb fd37 	bl	800262c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(handle->dirPin2Port, handle->dirPin2, GPIO_PIN_SET  );
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6918      	ldr	r0, [r3, #16]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	699b      	ldr	r3, [r3, #24]
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	2201      	movs	r2, #1
 8006bca:	4619      	mov	r1, r3
 8006bcc:	f7fb fd2e 	bl	800262c <HAL_GPIO_WritePin>
 8006bd0:	e011      	b.n	8006bf6 <MOTOR_setDirection+0x6e>
  }
  else
  {
    HAL_GPIO_WritePin(handle->dirPin1Port, handle->dirPin1, GPIO_PIN_SET  );
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	68d8      	ldr	r0, [r3, #12]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	695b      	ldr	r3, [r3, #20]
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	2201      	movs	r2, #1
 8006bde:	4619      	mov	r1, r3
 8006be0:	f7fb fd24 	bl	800262c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(handle->dirPin2Port, handle->dirPin2, GPIO_PIN_RESET);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6918      	ldr	r0, [r3, #16]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	699b      	ldr	r3, [r3, #24]
 8006bec:	b29b      	uxth	r3, r3
 8006bee:	2200      	movs	r2, #0
 8006bf0:	4619      	mov	r1, r3
 8006bf2:	f7fb fd1b 	bl	800262c <HAL_GPIO_WritePin>
  }

  handle->direction = direction;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	683a      	ldr	r2, [r7, #0]
 8006bfa:	61da      	str	r2, [r3, #28]

  return;
 8006bfc:	bf00      	nop
}
 8006bfe:	3708      	adds	r7, #8
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}
 8006c04:	0800852c 	.word	0x0800852c
 8006c08:	08008518 	.word	0x08008518

08006c0c <MOTOR_setSpeed>:

void MOTOR_setSpeed(MOTOR_Handle *handle, uint32_t speed)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b084      	sub	sp, #16
 8006c10:	af02      	add	r7, sp, #8
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
  LOG_debug("Setting %s motor speed to %u", handle->name, speed);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	683a      	ldr	r2, [r7, #0]
 8006c1a:	9201      	str	r2, [sp, #4]
 8006c1c:	9300      	str	r3, [sp, #0]
 8006c1e:	4b18      	ldr	r3, [pc, #96]	; (8006c80 <MOTOR_setSpeed+0x74>)
 8006c20:	222a      	movs	r2, #42	; 0x2a
 8006c22:	4918      	ldr	r1, [pc, #96]	; (8006c84 <MOTOR_setSpeed+0x78>)
 8006c24:	2000      	movs	r0, #0
 8006c26:	f7ff ff29 	bl	8006a7c <LOG_log>

  __HAL_TIM_SET_COMPARE(handle->pwmTimerHandle, handle->pwmChannel, speed);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d105      	bne.n	8006c3e <MOTOR_setSpeed+0x32>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	683a      	ldr	r2, [r7, #0]
 8006c3a:	635a      	str	r2, [r3, #52]	; 0x34
 8006c3c:	e018      	b.n	8006c70 <MOTOR_setSpeed+0x64>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c42:	2b04      	cmp	r3, #4
 8006c44:	d105      	bne.n	8006c52 <MOTOR_setSpeed+0x46>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	6393      	str	r3, [r2, #56]	; 0x38
 8006c50:	e00e      	b.n	8006c70 <MOTOR_setSpeed+0x64>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c56:	2b08      	cmp	r3, #8
 8006c58:	d105      	bne.n	8006c66 <MOTOR_setSpeed+0x5a>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	63d3      	str	r3, [r2, #60]	; 0x3c
 8006c64:	e004      	b.n	8006c70 <MOTOR_setSpeed+0x64>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	6413      	str	r3, [r2, #64]	; 0x40

  handle->speed = speed;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	683a      	ldr	r2, [r7, #0]
 8006c74:	621a      	str	r2, [r3, #32]

  return;
 8006c76:	bf00      	nop
}
 8006c78:	3708      	adds	r7, #8
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
 8006c7e:	bf00      	nop
 8006c80:	08008550 	.word	0x08008550
 8006c84:	08008518 	.word	0x08008518

08006c88 <MOTOR_start>:

void MOTOR_start(MOTOR_Handle *handle)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b084      	sub	sp, #16
 8006c8c:	af02      	add	r7, sp, #8
 8006c8e:	6078      	str	r0, [r7, #4]
  LOG_info("Starting %s motor", handle->name);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	9300      	str	r3, [sp, #0]
 8006c94:	4b07      	ldr	r3, [pc, #28]	; (8006cb4 <MOTOR_start+0x2c>)
 8006c96:	2235      	movs	r2, #53	; 0x35
 8006c98:	4907      	ldr	r1, [pc, #28]	; (8006cb8 <MOTOR_start+0x30>)
 8006c9a:	2001      	movs	r0, #1
 8006c9c:	f7ff feee 	bl	8006a7c <LOG_log>

  MOTOR_setDirection(handle, handle->direction);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	69db      	ldr	r3, [r3, #28]
 8006ca4:	4619      	mov	r1, r3
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f7ff ff6e 	bl	8006b88 <MOTOR_setDirection>

  return;
 8006cac:	bf00      	nop
}
 8006cae:	3708      	adds	r7, #8
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	08008570 	.word	0x08008570
 8006cb8:	08008518 	.word	0x08008518

08006cbc <MOTOR_stop>:

void MOTOR_stop(MOTOR_Handle *handle)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b084      	sub	sp, #16
 8006cc0:	af02      	add	r7, sp, #8
 8006cc2:	6078      	str	r0, [r7, #4]
  LOG_info("Stopping %s", handle->name);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	9300      	str	r3, [sp, #0]
 8006cc8:	4b0d      	ldr	r3, [pc, #52]	; (8006d00 <MOTOR_stop+0x44>)
 8006cca:	223e      	movs	r2, #62	; 0x3e
 8006ccc:	490d      	ldr	r1, [pc, #52]	; (8006d04 <MOTOR_stop+0x48>)
 8006cce:	2001      	movs	r0, #1
 8006cd0:	f7ff fed4 	bl	8006a7c <LOG_log>

  HAL_GPIO_WritePin(handle->dirPin1Port, handle->dirPin1, GPIO_PIN_RESET);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	68d8      	ldr	r0, [r3, #12]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	695b      	ldr	r3, [r3, #20]
 8006cdc:	b29b      	uxth	r3, r3
 8006cde:	2200      	movs	r2, #0
 8006ce0:	4619      	mov	r1, r3
 8006ce2:	f7fb fca3 	bl	800262c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(handle->dirPin2Port, handle->dirPin2, GPIO_PIN_RESET);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6918      	ldr	r0, [r3, #16]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	699b      	ldr	r3, [r3, #24]
 8006cee:	b29b      	uxth	r3, r3
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	f7fb fc9a 	bl	800262c <HAL_GPIO_WritePin>

  return;
 8006cf8:	bf00      	nop
}
 8006cfa:	3708      	adds	r7, #8
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}
 8006d00:	08008584 	.word	0x08008584
 8006d04:	08008518 	.word	0x08008518

08006d08 <UTILS_delayUsInit>:
#include "stm32f1xx_hal.h"

static TIM_HandleTypeDef *UTILS_delayTimerHandle;

void UTILS_delayUsInit(TIM_HandleTypeDef *p_htim)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b083      	sub	sp, #12
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  UTILS_delayTimerHandle = p_htim;
 8006d10:	4a03      	ldr	r2, [pc, #12]	; (8006d20 <UTILS_delayUsInit+0x18>)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6013      	str	r3, [r2, #0]

  return;
 8006d16:	bf00      	nop
}
 8006d18:	370c      	adds	r7, #12
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bc80      	pop	{r7}
 8006d1e:	4770      	bx	lr
 8006d20:	200001bc 	.word	0x200001bc

08006d24 <UTILS_delayUs>:

void UTILS_delayUs(uint16_t p_delay)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	80fb      	strh	r3, [r7, #6]
  /* Reset the micro-seconds counter */
  __HAL_TIM_SET_COUNTER(UTILS_delayTimerHandle,0);
 8006d2e:	4b09      	ldr	r3, [pc, #36]	; (8006d54 <UTILS_delayUs+0x30>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	2200      	movs	r2, #0
 8006d36:	625a      	str	r2, [r3, #36]	; 0x24

  /* Wait for the counter to reach the input micro-seconds number */
  while (__HAL_TIM_GET_COUNTER(UTILS_delayTimerHandle) < p_delay)
 8006d38:	bf00      	nop
 8006d3a:	4b06      	ldr	r3, [pc, #24]	; (8006d54 <UTILS_delayUs+0x30>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006d42:	88fb      	ldrh	r3, [r7, #6]
 8006d44:	429a      	cmp	r2, r3
 8006d46:	d3f8      	bcc.n	8006d3a <UTILS_delayUs+0x16>
  {
    ; /* Nothing to do */
  }

  return;
 8006d48:	bf00      	nop
}
 8006d4a:	370c      	adds	r7, #12
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bc80      	pop	{r7}
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop
 8006d54:	200001bc 	.word	0x200001bc

08006d58 <__errno>:
 8006d58:	4b01      	ldr	r3, [pc, #4]	; (8006d60 <__errno+0x8>)
 8006d5a:	6818      	ldr	r0, [r3, #0]
 8006d5c:	4770      	bx	lr
 8006d5e:	bf00      	nop
 8006d60:	20000054 	.word	0x20000054

08006d64 <__sflush_r>:
 8006d64:	898a      	ldrh	r2, [r1, #12]
 8006d66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d6a:	4605      	mov	r5, r0
 8006d6c:	0710      	lsls	r0, r2, #28
 8006d6e:	460c      	mov	r4, r1
 8006d70:	d458      	bmi.n	8006e24 <__sflush_r+0xc0>
 8006d72:	684b      	ldr	r3, [r1, #4]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	dc05      	bgt.n	8006d84 <__sflush_r+0x20>
 8006d78:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	dc02      	bgt.n	8006d84 <__sflush_r+0x20>
 8006d7e:	2000      	movs	r0, #0
 8006d80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006d86:	2e00      	cmp	r6, #0
 8006d88:	d0f9      	beq.n	8006d7e <__sflush_r+0x1a>
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006d90:	682f      	ldr	r7, [r5, #0]
 8006d92:	602b      	str	r3, [r5, #0]
 8006d94:	d032      	beq.n	8006dfc <__sflush_r+0x98>
 8006d96:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006d98:	89a3      	ldrh	r3, [r4, #12]
 8006d9a:	075a      	lsls	r2, r3, #29
 8006d9c:	d505      	bpl.n	8006daa <__sflush_r+0x46>
 8006d9e:	6863      	ldr	r3, [r4, #4]
 8006da0:	1ac0      	subs	r0, r0, r3
 8006da2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006da4:	b10b      	cbz	r3, 8006daa <__sflush_r+0x46>
 8006da6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006da8:	1ac0      	subs	r0, r0, r3
 8006daa:	2300      	movs	r3, #0
 8006dac:	4602      	mov	r2, r0
 8006dae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006db0:	4628      	mov	r0, r5
 8006db2:	6a21      	ldr	r1, [r4, #32]
 8006db4:	47b0      	blx	r6
 8006db6:	1c43      	adds	r3, r0, #1
 8006db8:	89a3      	ldrh	r3, [r4, #12]
 8006dba:	d106      	bne.n	8006dca <__sflush_r+0x66>
 8006dbc:	6829      	ldr	r1, [r5, #0]
 8006dbe:	291d      	cmp	r1, #29
 8006dc0:	d82c      	bhi.n	8006e1c <__sflush_r+0xb8>
 8006dc2:	4a2a      	ldr	r2, [pc, #168]	; (8006e6c <__sflush_r+0x108>)
 8006dc4:	40ca      	lsrs	r2, r1
 8006dc6:	07d6      	lsls	r6, r2, #31
 8006dc8:	d528      	bpl.n	8006e1c <__sflush_r+0xb8>
 8006dca:	2200      	movs	r2, #0
 8006dcc:	6062      	str	r2, [r4, #4]
 8006dce:	6922      	ldr	r2, [r4, #16]
 8006dd0:	04d9      	lsls	r1, r3, #19
 8006dd2:	6022      	str	r2, [r4, #0]
 8006dd4:	d504      	bpl.n	8006de0 <__sflush_r+0x7c>
 8006dd6:	1c42      	adds	r2, r0, #1
 8006dd8:	d101      	bne.n	8006dde <__sflush_r+0x7a>
 8006dda:	682b      	ldr	r3, [r5, #0]
 8006ddc:	b903      	cbnz	r3, 8006de0 <__sflush_r+0x7c>
 8006dde:	6560      	str	r0, [r4, #84]	; 0x54
 8006de0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006de2:	602f      	str	r7, [r5, #0]
 8006de4:	2900      	cmp	r1, #0
 8006de6:	d0ca      	beq.n	8006d7e <__sflush_r+0x1a>
 8006de8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006dec:	4299      	cmp	r1, r3
 8006dee:	d002      	beq.n	8006df6 <__sflush_r+0x92>
 8006df0:	4628      	mov	r0, r5
 8006df2:	f000 f9b1 	bl	8007158 <_free_r>
 8006df6:	2000      	movs	r0, #0
 8006df8:	6360      	str	r0, [r4, #52]	; 0x34
 8006dfa:	e7c1      	b.n	8006d80 <__sflush_r+0x1c>
 8006dfc:	6a21      	ldr	r1, [r4, #32]
 8006dfe:	2301      	movs	r3, #1
 8006e00:	4628      	mov	r0, r5
 8006e02:	47b0      	blx	r6
 8006e04:	1c41      	adds	r1, r0, #1
 8006e06:	d1c7      	bne.n	8006d98 <__sflush_r+0x34>
 8006e08:	682b      	ldr	r3, [r5, #0]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d0c4      	beq.n	8006d98 <__sflush_r+0x34>
 8006e0e:	2b1d      	cmp	r3, #29
 8006e10:	d001      	beq.n	8006e16 <__sflush_r+0xb2>
 8006e12:	2b16      	cmp	r3, #22
 8006e14:	d101      	bne.n	8006e1a <__sflush_r+0xb6>
 8006e16:	602f      	str	r7, [r5, #0]
 8006e18:	e7b1      	b.n	8006d7e <__sflush_r+0x1a>
 8006e1a:	89a3      	ldrh	r3, [r4, #12]
 8006e1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e20:	81a3      	strh	r3, [r4, #12]
 8006e22:	e7ad      	b.n	8006d80 <__sflush_r+0x1c>
 8006e24:	690f      	ldr	r7, [r1, #16]
 8006e26:	2f00      	cmp	r7, #0
 8006e28:	d0a9      	beq.n	8006d7e <__sflush_r+0x1a>
 8006e2a:	0793      	lsls	r3, r2, #30
 8006e2c:	bf18      	it	ne
 8006e2e:	2300      	movne	r3, #0
 8006e30:	680e      	ldr	r6, [r1, #0]
 8006e32:	bf08      	it	eq
 8006e34:	694b      	ldreq	r3, [r1, #20]
 8006e36:	eba6 0807 	sub.w	r8, r6, r7
 8006e3a:	600f      	str	r7, [r1, #0]
 8006e3c:	608b      	str	r3, [r1, #8]
 8006e3e:	f1b8 0f00 	cmp.w	r8, #0
 8006e42:	dd9c      	ble.n	8006d7e <__sflush_r+0x1a>
 8006e44:	4643      	mov	r3, r8
 8006e46:	463a      	mov	r2, r7
 8006e48:	4628      	mov	r0, r5
 8006e4a:	6a21      	ldr	r1, [r4, #32]
 8006e4c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006e4e:	47b0      	blx	r6
 8006e50:	2800      	cmp	r0, #0
 8006e52:	dc06      	bgt.n	8006e62 <__sflush_r+0xfe>
 8006e54:	89a3      	ldrh	r3, [r4, #12]
 8006e56:	f04f 30ff 	mov.w	r0, #4294967295
 8006e5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e5e:	81a3      	strh	r3, [r4, #12]
 8006e60:	e78e      	b.n	8006d80 <__sflush_r+0x1c>
 8006e62:	4407      	add	r7, r0
 8006e64:	eba8 0800 	sub.w	r8, r8, r0
 8006e68:	e7e9      	b.n	8006e3e <__sflush_r+0xda>
 8006e6a:	bf00      	nop
 8006e6c:	20400001 	.word	0x20400001

08006e70 <_fflush_r>:
 8006e70:	b538      	push	{r3, r4, r5, lr}
 8006e72:	690b      	ldr	r3, [r1, #16]
 8006e74:	4605      	mov	r5, r0
 8006e76:	460c      	mov	r4, r1
 8006e78:	b913      	cbnz	r3, 8006e80 <_fflush_r+0x10>
 8006e7a:	2500      	movs	r5, #0
 8006e7c:	4628      	mov	r0, r5
 8006e7e:	bd38      	pop	{r3, r4, r5, pc}
 8006e80:	b118      	cbz	r0, 8006e8a <_fflush_r+0x1a>
 8006e82:	6983      	ldr	r3, [r0, #24]
 8006e84:	b90b      	cbnz	r3, 8006e8a <_fflush_r+0x1a>
 8006e86:	f000 f899 	bl	8006fbc <__sinit>
 8006e8a:	4b14      	ldr	r3, [pc, #80]	; (8006edc <_fflush_r+0x6c>)
 8006e8c:	429c      	cmp	r4, r3
 8006e8e:	d11b      	bne.n	8006ec8 <_fflush_r+0x58>
 8006e90:	686c      	ldr	r4, [r5, #4]
 8006e92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d0ef      	beq.n	8006e7a <_fflush_r+0xa>
 8006e9a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006e9c:	07d0      	lsls	r0, r2, #31
 8006e9e:	d404      	bmi.n	8006eaa <_fflush_r+0x3a>
 8006ea0:	0599      	lsls	r1, r3, #22
 8006ea2:	d402      	bmi.n	8006eaa <_fflush_r+0x3a>
 8006ea4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ea6:	f000 f94c 	bl	8007142 <__retarget_lock_acquire_recursive>
 8006eaa:	4628      	mov	r0, r5
 8006eac:	4621      	mov	r1, r4
 8006eae:	f7ff ff59 	bl	8006d64 <__sflush_r>
 8006eb2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006eb4:	4605      	mov	r5, r0
 8006eb6:	07da      	lsls	r2, r3, #31
 8006eb8:	d4e0      	bmi.n	8006e7c <_fflush_r+0xc>
 8006eba:	89a3      	ldrh	r3, [r4, #12]
 8006ebc:	059b      	lsls	r3, r3, #22
 8006ebe:	d4dd      	bmi.n	8006e7c <_fflush_r+0xc>
 8006ec0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ec2:	f000 f93f 	bl	8007144 <__retarget_lock_release_recursive>
 8006ec6:	e7d9      	b.n	8006e7c <_fflush_r+0xc>
 8006ec8:	4b05      	ldr	r3, [pc, #20]	; (8006ee0 <_fflush_r+0x70>)
 8006eca:	429c      	cmp	r4, r3
 8006ecc:	d101      	bne.n	8006ed2 <_fflush_r+0x62>
 8006ece:	68ac      	ldr	r4, [r5, #8]
 8006ed0:	e7df      	b.n	8006e92 <_fflush_r+0x22>
 8006ed2:	4b04      	ldr	r3, [pc, #16]	; (8006ee4 <_fflush_r+0x74>)
 8006ed4:	429c      	cmp	r4, r3
 8006ed6:	bf08      	it	eq
 8006ed8:	68ec      	ldreq	r4, [r5, #12]
 8006eda:	e7da      	b.n	8006e92 <_fflush_r+0x22>
 8006edc:	080085c8 	.word	0x080085c8
 8006ee0:	080085e8 	.word	0x080085e8
 8006ee4:	080085a8 	.word	0x080085a8

08006ee8 <fflush>:
 8006ee8:	4601      	mov	r1, r0
 8006eea:	b920      	cbnz	r0, 8006ef6 <fflush+0xe>
 8006eec:	4b04      	ldr	r3, [pc, #16]	; (8006f00 <fflush+0x18>)
 8006eee:	4905      	ldr	r1, [pc, #20]	; (8006f04 <fflush+0x1c>)
 8006ef0:	6818      	ldr	r0, [r3, #0]
 8006ef2:	f000 b8e1 	b.w	80070b8 <_fwalk_reent>
 8006ef6:	4b04      	ldr	r3, [pc, #16]	; (8006f08 <fflush+0x20>)
 8006ef8:	6818      	ldr	r0, [r3, #0]
 8006efa:	f7ff bfb9 	b.w	8006e70 <_fflush_r>
 8006efe:	bf00      	nop
 8006f00:	08008608 	.word	0x08008608
 8006f04:	08006e71 	.word	0x08006e71
 8006f08:	20000054 	.word	0x20000054

08006f0c <std>:
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	b510      	push	{r4, lr}
 8006f10:	4604      	mov	r4, r0
 8006f12:	e9c0 3300 	strd	r3, r3, [r0]
 8006f16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f1a:	6083      	str	r3, [r0, #8]
 8006f1c:	8181      	strh	r1, [r0, #12]
 8006f1e:	6643      	str	r3, [r0, #100]	; 0x64
 8006f20:	81c2      	strh	r2, [r0, #14]
 8006f22:	6183      	str	r3, [r0, #24]
 8006f24:	4619      	mov	r1, r3
 8006f26:	2208      	movs	r2, #8
 8006f28:	305c      	adds	r0, #92	; 0x5c
 8006f2a:	f000 f90c 	bl	8007146 <memset>
 8006f2e:	4b05      	ldr	r3, [pc, #20]	; (8006f44 <std+0x38>)
 8006f30:	6224      	str	r4, [r4, #32]
 8006f32:	6263      	str	r3, [r4, #36]	; 0x24
 8006f34:	4b04      	ldr	r3, [pc, #16]	; (8006f48 <std+0x3c>)
 8006f36:	62a3      	str	r3, [r4, #40]	; 0x28
 8006f38:	4b04      	ldr	r3, [pc, #16]	; (8006f4c <std+0x40>)
 8006f3a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006f3c:	4b04      	ldr	r3, [pc, #16]	; (8006f50 <std+0x44>)
 8006f3e:	6323      	str	r3, [r4, #48]	; 0x30
 8006f40:	bd10      	pop	{r4, pc}
 8006f42:	bf00      	nop
 8006f44:	08007421 	.word	0x08007421
 8006f48:	08007443 	.word	0x08007443
 8006f4c:	0800747b 	.word	0x0800747b
 8006f50:	0800749f 	.word	0x0800749f

08006f54 <_cleanup_r>:
 8006f54:	4901      	ldr	r1, [pc, #4]	; (8006f5c <_cleanup_r+0x8>)
 8006f56:	f000 b8af 	b.w	80070b8 <_fwalk_reent>
 8006f5a:	bf00      	nop
 8006f5c:	08006e71 	.word	0x08006e71

08006f60 <__sfmoreglue>:
 8006f60:	b570      	push	{r4, r5, r6, lr}
 8006f62:	2568      	movs	r5, #104	; 0x68
 8006f64:	1e4a      	subs	r2, r1, #1
 8006f66:	4355      	muls	r5, r2
 8006f68:	460e      	mov	r6, r1
 8006f6a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006f6e:	f000 f93f 	bl	80071f0 <_malloc_r>
 8006f72:	4604      	mov	r4, r0
 8006f74:	b140      	cbz	r0, 8006f88 <__sfmoreglue+0x28>
 8006f76:	2100      	movs	r1, #0
 8006f78:	e9c0 1600 	strd	r1, r6, [r0]
 8006f7c:	300c      	adds	r0, #12
 8006f7e:	60a0      	str	r0, [r4, #8]
 8006f80:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006f84:	f000 f8df 	bl	8007146 <memset>
 8006f88:	4620      	mov	r0, r4
 8006f8a:	bd70      	pop	{r4, r5, r6, pc}

08006f8c <__sfp_lock_acquire>:
 8006f8c:	4801      	ldr	r0, [pc, #4]	; (8006f94 <__sfp_lock_acquire+0x8>)
 8006f8e:	f000 b8d8 	b.w	8007142 <__retarget_lock_acquire_recursive>
 8006f92:	bf00      	nop
 8006f94:	2000051c 	.word	0x2000051c

08006f98 <__sfp_lock_release>:
 8006f98:	4801      	ldr	r0, [pc, #4]	; (8006fa0 <__sfp_lock_release+0x8>)
 8006f9a:	f000 b8d3 	b.w	8007144 <__retarget_lock_release_recursive>
 8006f9e:	bf00      	nop
 8006fa0:	2000051c 	.word	0x2000051c

08006fa4 <__sinit_lock_acquire>:
 8006fa4:	4801      	ldr	r0, [pc, #4]	; (8006fac <__sinit_lock_acquire+0x8>)
 8006fa6:	f000 b8cc 	b.w	8007142 <__retarget_lock_acquire_recursive>
 8006faa:	bf00      	nop
 8006fac:	20000517 	.word	0x20000517

08006fb0 <__sinit_lock_release>:
 8006fb0:	4801      	ldr	r0, [pc, #4]	; (8006fb8 <__sinit_lock_release+0x8>)
 8006fb2:	f000 b8c7 	b.w	8007144 <__retarget_lock_release_recursive>
 8006fb6:	bf00      	nop
 8006fb8:	20000517 	.word	0x20000517

08006fbc <__sinit>:
 8006fbc:	b510      	push	{r4, lr}
 8006fbe:	4604      	mov	r4, r0
 8006fc0:	f7ff fff0 	bl	8006fa4 <__sinit_lock_acquire>
 8006fc4:	69a3      	ldr	r3, [r4, #24]
 8006fc6:	b11b      	cbz	r3, 8006fd0 <__sinit+0x14>
 8006fc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fcc:	f7ff bff0 	b.w	8006fb0 <__sinit_lock_release>
 8006fd0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006fd4:	6523      	str	r3, [r4, #80]	; 0x50
 8006fd6:	4b13      	ldr	r3, [pc, #76]	; (8007024 <__sinit+0x68>)
 8006fd8:	4a13      	ldr	r2, [pc, #76]	; (8007028 <__sinit+0x6c>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	62a2      	str	r2, [r4, #40]	; 0x28
 8006fde:	42a3      	cmp	r3, r4
 8006fe0:	bf08      	it	eq
 8006fe2:	2301      	moveq	r3, #1
 8006fe4:	4620      	mov	r0, r4
 8006fe6:	bf08      	it	eq
 8006fe8:	61a3      	streq	r3, [r4, #24]
 8006fea:	f000 f81f 	bl	800702c <__sfp>
 8006fee:	6060      	str	r0, [r4, #4]
 8006ff0:	4620      	mov	r0, r4
 8006ff2:	f000 f81b 	bl	800702c <__sfp>
 8006ff6:	60a0      	str	r0, [r4, #8]
 8006ff8:	4620      	mov	r0, r4
 8006ffa:	f000 f817 	bl	800702c <__sfp>
 8006ffe:	2200      	movs	r2, #0
 8007000:	2104      	movs	r1, #4
 8007002:	60e0      	str	r0, [r4, #12]
 8007004:	6860      	ldr	r0, [r4, #4]
 8007006:	f7ff ff81 	bl	8006f0c <std>
 800700a:	2201      	movs	r2, #1
 800700c:	2109      	movs	r1, #9
 800700e:	68a0      	ldr	r0, [r4, #8]
 8007010:	f7ff ff7c 	bl	8006f0c <std>
 8007014:	2202      	movs	r2, #2
 8007016:	2112      	movs	r1, #18
 8007018:	68e0      	ldr	r0, [r4, #12]
 800701a:	f7ff ff77 	bl	8006f0c <std>
 800701e:	2301      	movs	r3, #1
 8007020:	61a3      	str	r3, [r4, #24]
 8007022:	e7d1      	b.n	8006fc8 <__sinit+0xc>
 8007024:	08008608 	.word	0x08008608
 8007028:	08006f55 	.word	0x08006f55

0800702c <__sfp>:
 800702c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800702e:	4607      	mov	r7, r0
 8007030:	f7ff ffac 	bl	8006f8c <__sfp_lock_acquire>
 8007034:	4b1e      	ldr	r3, [pc, #120]	; (80070b0 <__sfp+0x84>)
 8007036:	681e      	ldr	r6, [r3, #0]
 8007038:	69b3      	ldr	r3, [r6, #24]
 800703a:	b913      	cbnz	r3, 8007042 <__sfp+0x16>
 800703c:	4630      	mov	r0, r6
 800703e:	f7ff ffbd 	bl	8006fbc <__sinit>
 8007042:	3648      	adds	r6, #72	; 0x48
 8007044:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007048:	3b01      	subs	r3, #1
 800704a:	d503      	bpl.n	8007054 <__sfp+0x28>
 800704c:	6833      	ldr	r3, [r6, #0]
 800704e:	b30b      	cbz	r3, 8007094 <__sfp+0x68>
 8007050:	6836      	ldr	r6, [r6, #0]
 8007052:	e7f7      	b.n	8007044 <__sfp+0x18>
 8007054:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007058:	b9d5      	cbnz	r5, 8007090 <__sfp+0x64>
 800705a:	4b16      	ldr	r3, [pc, #88]	; (80070b4 <__sfp+0x88>)
 800705c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007060:	60e3      	str	r3, [r4, #12]
 8007062:	6665      	str	r5, [r4, #100]	; 0x64
 8007064:	f000 f86c 	bl	8007140 <__retarget_lock_init_recursive>
 8007068:	f7ff ff96 	bl	8006f98 <__sfp_lock_release>
 800706c:	2208      	movs	r2, #8
 800706e:	4629      	mov	r1, r5
 8007070:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007074:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007078:	6025      	str	r5, [r4, #0]
 800707a:	61a5      	str	r5, [r4, #24]
 800707c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007080:	f000 f861 	bl	8007146 <memset>
 8007084:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007088:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800708c:	4620      	mov	r0, r4
 800708e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007090:	3468      	adds	r4, #104	; 0x68
 8007092:	e7d9      	b.n	8007048 <__sfp+0x1c>
 8007094:	2104      	movs	r1, #4
 8007096:	4638      	mov	r0, r7
 8007098:	f7ff ff62 	bl	8006f60 <__sfmoreglue>
 800709c:	4604      	mov	r4, r0
 800709e:	6030      	str	r0, [r6, #0]
 80070a0:	2800      	cmp	r0, #0
 80070a2:	d1d5      	bne.n	8007050 <__sfp+0x24>
 80070a4:	f7ff ff78 	bl	8006f98 <__sfp_lock_release>
 80070a8:	230c      	movs	r3, #12
 80070aa:	603b      	str	r3, [r7, #0]
 80070ac:	e7ee      	b.n	800708c <__sfp+0x60>
 80070ae:	bf00      	nop
 80070b0:	08008608 	.word	0x08008608
 80070b4:	ffff0001 	.word	0xffff0001

080070b8 <_fwalk_reent>:
 80070b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070bc:	4606      	mov	r6, r0
 80070be:	4688      	mov	r8, r1
 80070c0:	2700      	movs	r7, #0
 80070c2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80070c6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80070ca:	f1b9 0901 	subs.w	r9, r9, #1
 80070ce:	d505      	bpl.n	80070dc <_fwalk_reent+0x24>
 80070d0:	6824      	ldr	r4, [r4, #0]
 80070d2:	2c00      	cmp	r4, #0
 80070d4:	d1f7      	bne.n	80070c6 <_fwalk_reent+0xe>
 80070d6:	4638      	mov	r0, r7
 80070d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070dc:	89ab      	ldrh	r3, [r5, #12]
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d907      	bls.n	80070f2 <_fwalk_reent+0x3a>
 80070e2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80070e6:	3301      	adds	r3, #1
 80070e8:	d003      	beq.n	80070f2 <_fwalk_reent+0x3a>
 80070ea:	4629      	mov	r1, r5
 80070ec:	4630      	mov	r0, r6
 80070ee:	47c0      	blx	r8
 80070f0:	4307      	orrs	r7, r0
 80070f2:	3568      	adds	r5, #104	; 0x68
 80070f4:	e7e9      	b.n	80070ca <_fwalk_reent+0x12>
	...

080070f8 <__libc_init_array>:
 80070f8:	b570      	push	{r4, r5, r6, lr}
 80070fa:	2600      	movs	r6, #0
 80070fc:	4d0c      	ldr	r5, [pc, #48]	; (8007130 <__libc_init_array+0x38>)
 80070fe:	4c0d      	ldr	r4, [pc, #52]	; (8007134 <__libc_init_array+0x3c>)
 8007100:	1b64      	subs	r4, r4, r5
 8007102:	10a4      	asrs	r4, r4, #2
 8007104:	42a6      	cmp	r6, r4
 8007106:	d109      	bne.n	800711c <__libc_init_array+0x24>
 8007108:	f001 f83c 	bl	8008184 <_init>
 800710c:	2600      	movs	r6, #0
 800710e:	4d0a      	ldr	r5, [pc, #40]	; (8007138 <__libc_init_array+0x40>)
 8007110:	4c0a      	ldr	r4, [pc, #40]	; (800713c <__libc_init_array+0x44>)
 8007112:	1b64      	subs	r4, r4, r5
 8007114:	10a4      	asrs	r4, r4, #2
 8007116:	42a6      	cmp	r6, r4
 8007118:	d105      	bne.n	8007126 <__libc_init_array+0x2e>
 800711a:	bd70      	pop	{r4, r5, r6, pc}
 800711c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007120:	4798      	blx	r3
 8007122:	3601      	adds	r6, #1
 8007124:	e7ee      	b.n	8007104 <__libc_init_array+0xc>
 8007126:	f855 3b04 	ldr.w	r3, [r5], #4
 800712a:	4798      	blx	r3
 800712c:	3601      	adds	r6, #1
 800712e:	e7f2      	b.n	8007116 <__libc_init_array+0x1e>
 8007130:	08008640 	.word	0x08008640
 8007134:	08008640 	.word	0x08008640
 8007138:	08008640 	.word	0x08008640
 800713c:	08008644 	.word	0x08008644

08007140 <__retarget_lock_init_recursive>:
 8007140:	4770      	bx	lr

08007142 <__retarget_lock_acquire_recursive>:
 8007142:	4770      	bx	lr

08007144 <__retarget_lock_release_recursive>:
 8007144:	4770      	bx	lr

08007146 <memset>:
 8007146:	4603      	mov	r3, r0
 8007148:	4402      	add	r2, r0
 800714a:	4293      	cmp	r3, r2
 800714c:	d100      	bne.n	8007150 <memset+0xa>
 800714e:	4770      	bx	lr
 8007150:	f803 1b01 	strb.w	r1, [r3], #1
 8007154:	e7f9      	b.n	800714a <memset+0x4>
	...

08007158 <_free_r>:
 8007158:	b538      	push	{r3, r4, r5, lr}
 800715a:	4605      	mov	r5, r0
 800715c:	2900      	cmp	r1, #0
 800715e:	d043      	beq.n	80071e8 <_free_r+0x90>
 8007160:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007164:	1f0c      	subs	r4, r1, #4
 8007166:	2b00      	cmp	r3, #0
 8007168:	bfb8      	it	lt
 800716a:	18e4      	addlt	r4, r4, r3
 800716c:	f000 fb1c 	bl	80077a8 <__malloc_lock>
 8007170:	4a1e      	ldr	r2, [pc, #120]	; (80071ec <_free_r+0x94>)
 8007172:	6813      	ldr	r3, [r2, #0]
 8007174:	4610      	mov	r0, r2
 8007176:	b933      	cbnz	r3, 8007186 <_free_r+0x2e>
 8007178:	6063      	str	r3, [r4, #4]
 800717a:	6014      	str	r4, [r2, #0]
 800717c:	4628      	mov	r0, r5
 800717e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007182:	f000 bb17 	b.w	80077b4 <__malloc_unlock>
 8007186:	42a3      	cmp	r3, r4
 8007188:	d90a      	bls.n	80071a0 <_free_r+0x48>
 800718a:	6821      	ldr	r1, [r4, #0]
 800718c:	1862      	adds	r2, r4, r1
 800718e:	4293      	cmp	r3, r2
 8007190:	bf01      	itttt	eq
 8007192:	681a      	ldreq	r2, [r3, #0]
 8007194:	685b      	ldreq	r3, [r3, #4]
 8007196:	1852      	addeq	r2, r2, r1
 8007198:	6022      	streq	r2, [r4, #0]
 800719a:	6063      	str	r3, [r4, #4]
 800719c:	6004      	str	r4, [r0, #0]
 800719e:	e7ed      	b.n	800717c <_free_r+0x24>
 80071a0:	461a      	mov	r2, r3
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	b10b      	cbz	r3, 80071aa <_free_r+0x52>
 80071a6:	42a3      	cmp	r3, r4
 80071a8:	d9fa      	bls.n	80071a0 <_free_r+0x48>
 80071aa:	6811      	ldr	r1, [r2, #0]
 80071ac:	1850      	adds	r0, r2, r1
 80071ae:	42a0      	cmp	r0, r4
 80071b0:	d10b      	bne.n	80071ca <_free_r+0x72>
 80071b2:	6820      	ldr	r0, [r4, #0]
 80071b4:	4401      	add	r1, r0
 80071b6:	1850      	adds	r0, r2, r1
 80071b8:	4283      	cmp	r3, r0
 80071ba:	6011      	str	r1, [r2, #0]
 80071bc:	d1de      	bne.n	800717c <_free_r+0x24>
 80071be:	6818      	ldr	r0, [r3, #0]
 80071c0:	685b      	ldr	r3, [r3, #4]
 80071c2:	4401      	add	r1, r0
 80071c4:	6011      	str	r1, [r2, #0]
 80071c6:	6053      	str	r3, [r2, #4]
 80071c8:	e7d8      	b.n	800717c <_free_r+0x24>
 80071ca:	d902      	bls.n	80071d2 <_free_r+0x7a>
 80071cc:	230c      	movs	r3, #12
 80071ce:	602b      	str	r3, [r5, #0]
 80071d0:	e7d4      	b.n	800717c <_free_r+0x24>
 80071d2:	6820      	ldr	r0, [r4, #0]
 80071d4:	1821      	adds	r1, r4, r0
 80071d6:	428b      	cmp	r3, r1
 80071d8:	bf01      	itttt	eq
 80071da:	6819      	ldreq	r1, [r3, #0]
 80071dc:	685b      	ldreq	r3, [r3, #4]
 80071de:	1809      	addeq	r1, r1, r0
 80071e0:	6021      	streq	r1, [r4, #0]
 80071e2:	6063      	str	r3, [r4, #4]
 80071e4:	6054      	str	r4, [r2, #4]
 80071e6:	e7c9      	b.n	800717c <_free_r+0x24>
 80071e8:	bd38      	pop	{r3, r4, r5, pc}
 80071ea:	bf00      	nop
 80071ec:	200001c0 	.word	0x200001c0

080071f0 <_malloc_r>:
 80071f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071f2:	1ccd      	adds	r5, r1, #3
 80071f4:	f025 0503 	bic.w	r5, r5, #3
 80071f8:	3508      	adds	r5, #8
 80071fa:	2d0c      	cmp	r5, #12
 80071fc:	bf38      	it	cc
 80071fe:	250c      	movcc	r5, #12
 8007200:	2d00      	cmp	r5, #0
 8007202:	4606      	mov	r6, r0
 8007204:	db01      	blt.n	800720a <_malloc_r+0x1a>
 8007206:	42a9      	cmp	r1, r5
 8007208:	d903      	bls.n	8007212 <_malloc_r+0x22>
 800720a:	230c      	movs	r3, #12
 800720c:	6033      	str	r3, [r6, #0]
 800720e:	2000      	movs	r0, #0
 8007210:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007212:	f000 fac9 	bl	80077a8 <__malloc_lock>
 8007216:	4921      	ldr	r1, [pc, #132]	; (800729c <_malloc_r+0xac>)
 8007218:	680a      	ldr	r2, [r1, #0]
 800721a:	4614      	mov	r4, r2
 800721c:	b99c      	cbnz	r4, 8007246 <_malloc_r+0x56>
 800721e:	4f20      	ldr	r7, [pc, #128]	; (80072a0 <_malloc_r+0xb0>)
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	b923      	cbnz	r3, 800722e <_malloc_r+0x3e>
 8007224:	4621      	mov	r1, r4
 8007226:	4630      	mov	r0, r6
 8007228:	f000 f8ca 	bl	80073c0 <_sbrk_r>
 800722c:	6038      	str	r0, [r7, #0]
 800722e:	4629      	mov	r1, r5
 8007230:	4630      	mov	r0, r6
 8007232:	f000 f8c5 	bl	80073c0 <_sbrk_r>
 8007236:	1c43      	adds	r3, r0, #1
 8007238:	d123      	bne.n	8007282 <_malloc_r+0x92>
 800723a:	230c      	movs	r3, #12
 800723c:	4630      	mov	r0, r6
 800723e:	6033      	str	r3, [r6, #0]
 8007240:	f000 fab8 	bl	80077b4 <__malloc_unlock>
 8007244:	e7e3      	b.n	800720e <_malloc_r+0x1e>
 8007246:	6823      	ldr	r3, [r4, #0]
 8007248:	1b5b      	subs	r3, r3, r5
 800724a:	d417      	bmi.n	800727c <_malloc_r+0x8c>
 800724c:	2b0b      	cmp	r3, #11
 800724e:	d903      	bls.n	8007258 <_malloc_r+0x68>
 8007250:	6023      	str	r3, [r4, #0]
 8007252:	441c      	add	r4, r3
 8007254:	6025      	str	r5, [r4, #0]
 8007256:	e004      	b.n	8007262 <_malloc_r+0x72>
 8007258:	6863      	ldr	r3, [r4, #4]
 800725a:	42a2      	cmp	r2, r4
 800725c:	bf0c      	ite	eq
 800725e:	600b      	streq	r3, [r1, #0]
 8007260:	6053      	strne	r3, [r2, #4]
 8007262:	4630      	mov	r0, r6
 8007264:	f000 faa6 	bl	80077b4 <__malloc_unlock>
 8007268:	f104 000b 	add.w	r0, r4, #11
 800726c:	1d23      	adds	r3, r4, #4
 800726e:	f020 0007 	bic.w	r0, r0, #7
 8007272:	1ac2      	subs	r2, r0, r3
 8007274:	d0cc      	beq.n	8007210 <_malloc_r+0x20>
 8007276:	1a1b      	subs	r3, r3, r0
 8007278:	50a3      	str	r3, [r4, r2]
 800727a:	e7c9      	b.n	8007210 <_malloc_r+0x20>
 800727c:	4622      	mov	r2, r4
 800727e:	6864      	ldr	r4, [r4, #4]
 8007280:	e7cc      	b.n	800721c <_malloc_r+0x2c>
 8007282:	1cc4      	adds	r4, r0, #3
 8007284:	f024 0403 	bic.w	r4, r4, #3
 8007288:	42a0      	cmp	r0, r4
 800728a:	d0e3      	beq.n	8007254 <_malloc_r+0x64>
 800728c:	1a21      	subs	r1, r4, r0
 800728e:	4630      	mov	r0, r6
 8007290:	f000 f896 	bl	80073c0 <_sbrk_r>
 8007294:	3001      	adds	r0, #1
 8007296:	d1dd      	bne.n	8007254 <_malloc_r+0x64>
 8007298:	e7cf      	b.n	800723a <_malloc_r+0x4a>
 800729a:	bf00      	nop
 800729c:	200001c0 	.word	0x200001c0
 80072a0:	200001c4 	.word	0x200001c4

080072a4 <iprintf>:
 80072a4:	b40f      	push	{r0, r1, r2, r3}
 80072a6:	4b0a      	ldr	r3, [pc, #40]	; (80072d0 <iprintf+0x2c>)
 80072a8:	b513      	push	{r0, r1, r4, lr}
 80072aa:	681c      	ldr	r4, [r3, #0]
 80072ac:	b124      	cbz	r4, 80072b8 <iprintf+0x14>
 80072ae:	69a3      	ldr	r3, [r4, #24]
 80072b0:	b913      	cbnz	r3, 80072b8 <iprintf+0x14>
 80072b2:	4620      	mov	r0, r4
 80072b4:	f7ff fe82 	bl	8006fbc <__sinit>
 80072b8:	ab05      	add	r3, sp, #20
 80072ba:	4620      	mov	r0, r4
 80072bc:	9a04      	ldr	r2, [sp, #16]
 80072be:	68a1      	ldr	r1, [r4, #8]
 80072c0:	9301      	str	r3, [sp, #4]
 80072c2:	f000 fc01 	bl	8007ac8 <_vfiprintf_r>
 80072c6:	b002      	add	sp, #8
 80072c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072cc:	b004      	add	sp, #16
 80072ce:	4770      	bx	lr
 80072d0:	20000054 	.word	0x20000054

080072d4 <_puts_r>:
 80072d4:	b570      	push	{r4, r5, r6, lr}
 80072d6:	460e      	mov	r6, r1
 80072d8:	4605      	mov	r5, r0
 80072da:	b118      	cbz	r0, 80072e4 <_puts_r+0x10>
 80072dc:	6983      	ldr	r3, [r0, #24]
 80072de:	b90b      	cbnz	r3, 80072e4 <_puts_r+0x10>
 80072e0:	f7ff fe6c 	bl	8006fbc <__sinit>
 80072e4:	69ab      	ldr	r3, [r5, #24]
 80072e6:	68ac      	ldr	r4, [r5, #8]
 80072e8:	b913      	cbnz	r3, 80072f0 <_puts_r+0x1c>
 80072ea:	4628      	mov	r0, r5
 80072ec:	f7ff fe66 	bl	8006fbc <__sinit>
 80072f0:	4b2c      	ldr	r3, [pc, #176]	; (80073a4 <_puts_r+0xd0>)
 80072f2:	429c      	cmp	r4, r3
 80072f4:	d120      	bne.n	8007338 <_puts_r+0x64>
 80072f6:	686c      	ldr	r4, [r5, #4]
 80072f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80072fa:	07db      	lsls	r3, r3, #31
 80072fc:	d405      	bmi.n	800730a <_puts_r+0x36>
 80072fe:	89a3      	ldrh	r3, [r4, #12]
 8007300:	0598      	lsls	r0, r3, #22
 8007302:	d402      	bmi.n	800730a <_puts_r+0x36>
 8007304:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007306:	f7ff ff1c 	bl	8007142 <__retarget_lock_acquire_recursive>
 800730a:	89a3      	ldrh	r3, [r4, #12]
 800730c:	0719      	lsls	r1, r3, #28
 800730e:	d51d      	bpl.n	800734c <_puts_r+0x78>
 8007310:	6923      	ldr	r3, [r4, #16]
 8007312:	b1db      	cbz	r3, 800734c <_puts_r+0x78>
 8007314:	3e01      	subs	r6, #1
 8007316:	68a3      	ldr	r3, [r4, #8]
 8007318:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800731c:	3b01      	subs	r3, #1
 800731e:	60a3      	str	r3, [r4, #8]
 8007320:	bb39      	cbnz	r1, 8007372 <_puts_r+0x9e>
 8007322:	2b00      	cmp	r3, #0
 8007324:	da38      	bge.n	8007398 <_puts_r+0xc4>
 8007326:	4622      	mov	r2, r4
 8007328:	210a      	movs	r1, #10
 800732a:	4628      	mov	r0, r5
 800732c:	f000 f8e4 	bl	80074f8 <__swbuf_r>
 8007330:	3001      	adds	r0, #1
 8007332:	d011      	beq.n	8007358 <_puts_r+0x84>
 8007334:	250a      	movs	r5, #10
 8007336:	e011      	b.n	800735c <_puts_r+0x88>
 8007338:	4b1b      	ldr	r3, [pc, #108]	; (80073a8 <_puts_r+0xd4>)
 800733a:	429c      	cmp	r4, r3
 800733c:	d101      	bne.n	8007342 <_puts_r+0x6e>
 800733e:	68ac      	ldr	r4, [r5, #8]
 8007340:	e7da      	b.n	80072f8 <_puts_r+0x24>
 8007342:	4b1a      	ldr	r3, [pc, #104]	; (80073ac <_puts_r+0xd8>)
 8007344:	429c      	cmp	r4, r3
 8007346:	bf08      	it	eq
 8007348:	68ec      	ldreq	r4, [r5, #12]
 800734a:	e7d5      	b.n	80072f8 <_puts_r+0x24>
 800734c:	4621      	mov	r1, r4
 800734e:	4628      	mov	r0, r5
 8007350:	f000 f936 	bl	80075c0 <__swsetup_r>
 8007354:	2800      	cmp	r0, #0
 8007356:	d0dd      	beq.n	8007314 <_puts_r+0x40>
 8007358:	f04f 35ff 	mov.w	r5, #4294967295
 800735c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800735e:	07da      	lsls	r2, r3, #31
 8007360:	d405      	bmi.n	800736e <_puts_r+0x9a>
 8007362:	89a3      	ldrh	r3, [r4, #12]
 8007364:	059b      	lsls	r3, r3, #22
 8007366:	d402      	bmi.n	800736e <_puts_r+0x9a>
 8007368:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800736a:	f7ff feeb 	bl	8007144 <__retarget_lock_release_recursive>
 800736e:	4628      	mov	r0, r5
 8007370:	bd70      	pop	{r4, r5, r6, pc}
 8007372:	2b00      	cmp	r3, #0
 8007374:	da04      	bge.n	8007380 <_puts_r+0xac>
 8007376:	69a2      	ldr	r2, [r4, #24]
 8007378:	429a      	cmp	r2, r3
 800737a:	dc06      	bgt.n	800738a <_puts_r+0xb6>
 800737c:	290a      	cmp	r1, #10
 800737e:	d004      	beq.n	800738a <_puts_r+0xb6>
 8007380:	6823      	ldr	r3, [r4, #0]
 8007382:	1c5a      	adds	r2, r3, #1
 8007384:	6022      	str	r2, [r4, #0]
 8007386:	7019      	strb	r1, [r3, #0]
 8007388:	e7c5      	b.n	8007316 <_puts_r+0x42>
 800738a:	4622      	mov	r2, r4
 800738c:	4628      	mov	r0, r5
 800738e:	f000 f8b3 	bl	80074f8 <__swbuf_r>
 8007392:	3001      	adds	r0, #1
 8007394:	d1bf      	bne.n	8007316 <_puts_r+0x42>
 8007396:	e7df      	b.n	8007358 <_puts_r+0x84>
 8007398:	250a      	movs	r5, #10
 800739a:	6823      	ldr	r3, [r4, #0]
 800739c:	1c5a      	adds	r2, r3, #1
 800739e:	6022      	str	r2, [r4, #0]
 80073a0:	701d      	strb	r5, [r3, #0]
 80073a2:	e7db      	b.n	800735c <_puts_r+0x88>
 80073a4:	080085c8 	.word	0x080085c8
 80073a8:	080085e8 	.word	0x080085e8
 80073ac:	080085a8 	.word	0x080085a8

080073b0 <puts>:
 80073b0:	4b02      	ldr	r3, [pc, #8]	; (80073bc <puts+0xc>)
 80073b2:	4601      	mov	r1, r0
 80073b4:	6818      	ldr	r0, [r3, #0]
 80073b6:	f7ff bf8d 	b.w	80072d4 <_puts_r>
 80073ba:	bf00      	nop
 80073bc:	20000054 	.word	0x20000054

080073c0 <_sbrk_r>:
 80073c0:	b538      	push	{r3, r4, r5, lr}
 80073c2:	2300      	movs	r3, #0
 80073c4:	4d05      	ldr	r5, [pc, #20]	; (80073dc <_sbrk_r+0x1c>)
 80073c6:	4604      	mov	r4, r0
 80073c8:	4608      	mov	r0, r1
 80073ca:	602b      	str	r3, [r5, #0]
 80073cc:	f7fa f848 	bl	8001460 <_sbrk>
 80073d0:	1c43      	adds	r3, r0, #1
 80073d2:	d102      	bne.n	80073da <_sbrk_r+0x1a>
 80073d4:	682b      	ldr	r3, [r5, #0]
 80073d6:	b103      	cbz	r3, 80073da <_sbrk_r+0x1a>
 80073d8:	6023      	str	r3, [r4, #0]
 80073da:	bd38      	pop	{r3, r4, r5, pc}
 80073dc:	20000520 	.word	0x20000520

080073e0 <siprintf>:
 80073e0:	b40e      	push	{r1, r2, r3}
 80073e2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80073e6:	b500      	push	{lr}
 80073e8:	b09c      	sub	sp, #112	; 0x70
 80073ea:	ab1d      	add	r3, sp, #116	; 0x74
 80073ec:	9002      	str	r0, [sp, #8]
 80073ee:	9006      	str	r0, [sp, #24]
 80073f0:	9107      	str	r1, [sp, #28]
 80073f2:	9104      	str	r1, [sp, #16]
 80073f4:	4808      	ldr	r0, [pc, #32]	; (8007418 <siprintf+0x38>)
 80073f6:	4909      	ldr	r1, [pc, #36]	; (800741c <siprintf+0x3c>)
 80073f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80073fc:	9105      	str	r1, [sp, #20]
 80073fe:	6800      	ldr	r0, [r0, #0]
 8007400:	a902      	add	r1, sp, #8
 8007402:	9301      	str	r3, [sp, #4]
 8007404:	f000 fa38 	bl	8007878 <_svfiprintf_r>
 8007408:	2200      	movs	r2, #0
 800740a:	9b02      	ldr	r3, [sp, #8]
 800740c:	701a      	strb	r2, [r3, #0]
 800740e:	b01c      	add	sp, #112	; 0x70
 8007410:	f85d eb04 	ldr.w	lr, [sp], #4
 8007414:	b003      	add	sp, #12
 8007416:	4770      	bx	lr
 8007418:	20000054 	.word	0x20000054
 800741c:	ffff0208 	.word	0xffff0208

08007420 <__sread>:
 8007420:	b510      	push	{r4, lr}
 8007422:	460c      	mov	r4, r1
 8007424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007428:	f000 fe14 	bl	8008054 <_read_r>
 800742c:	2800      	cmp	r0, #0
 800742e:	bfab      	itete	ge
 8007430:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007432:	89a3      	ldrhlt	r3, [r4, #12]
 8007434:	181b      	addge	r3, r3, r0
 8007436:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800743a:	bfac      	ite	ge
 800743c:	6563      	strge	r3, [r4, #84]	; 0x54
 800743e:	81a3      	strhlt	r3, [r4, #12]
 8007440:	bd10      	pop	{r4, pc}

08007442 <__swrite>:
 8007442:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007446:	461f      	mov	r7, r3
 8007448:	898b      	ldrh	r3, [r1, #12]
 800744a:	4605      	mov	r5, r0
 800744c:	05db      	lsls	r3, r3, #23
 800744e:	460c      	mov	r4, r1
 8007450:	4616      	mov	r6, r2
 8007452:	d505      	bpl.n	8007460 <__swrite+0x1e>
 8007454:	2302      	movs	r3, #2
 8007456:	2200      	movs	r2, #0
 8007458:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800745c:	f000 f92e 	bl	80076bc <_lseek_r>
 8007460:	89a3      	ldrh	r3, [r4, #12]
 8007462:	4632      	mov	r2, r6
 8007464:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007468:	81a3      	strh	r3, [r4, #12]
 800746a:	4628      	mov	r0, r5
 800746c:	463b      	mov	r3, r7
 800746e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007472:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007476:	f000 b891 	b.w	800759c <_write_r>

0800747a <__sseek>:
 800747a:	b510      	push	{r4, lr}
 800747c:	460c      	mov	r4, r1
 800747e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007482:	f000 f91b 	bl	80076bc <_lseek_r>
 8007486:	1c43      	adds	r3, r0, #1
 8007488:	89a3      	ldrh	r3, [r4, #12]
 800748a:	bf15      	itete	ne
 800748c:	6560      	strne	r0, [r4, #84]	; 0x54
 800748e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007492:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007496:	81a3      	strheq	r3, [r4, #12]
 8007498:	bf18      	it	ne
 800749a:	81a3      	strhne	r3, [r4, #12]
 800749c:	bd10      	pop	{r4, pc}

0800749e <__sclose>:
 800749e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074a2:	f000 b8fb 	b.w	800769c <_close_r>

080074a6 <strncpy>:
 80074a6:	4603      	mov	r3, r0
 80074a8:	b510      	push	{r4, lr}
 80074aa:	3901      	subs	r1, #1
 80074ac:	b132      	cbz	r2, 80074bc <strncpy+0x16>
 80074ae:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80074b2:	3a01      	subs	r2, #1
 80074b4:	f803 4b01 	strb.w	r4, [r3], #1
 80074b8:	2c00      	cmp	r4, #0
 80074ba:	d1f7      	bne.n	80074ac <strncpy+0x6>
 80074bc:	2100      	movs	r1, #0
 80074be:	441a      	add	r2, r3
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d100      	bne.n	80074c6 <strncpy+0x20>
 80074c4:	bd10      	pop	{r4, pc}
 80074c6:	f803 1b01 	strb.w	r1, [r3], #1
 80074ca:	e7f9      	b.n	80074c0 <strncpy+0x1a>

080074cc <viprintf>:
 80074cc:	4b09      	ldr	r3, [pc, #36]	; (80074f4 <viprintf+0x28>)
 80074ce:	b570      	push	{r4, r5, r6, lr}
 80074d0:	681c      	ldr	r4, [r3, #0]
 80074d2:	4605      	mov	r5, r0
 80074d4:	460e      	mov	r6, r1
 80074d6:	b124      	cbz	r4, 80074e2 <viprintf+0x16>
 80074d8:	69a3      	ldr	r3, [r4, #24]
 80074da:	b913      	cbnz	r3, 80074e2 <viprintf+0x16>
 80074dc:	4620      	mov	r0, r4
 80074de:	f7ff fd6d 	bl	8006fbc <__sinit>
 80074e2:	4633      	mov	r3, r6
 80074e4:	462a      	mov	r2, r5
 80074e6:	4620      	mov	r0, r4
 80074e8:	68a1      	ldr	r1, [r4, #8]
 80074ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80074ee:	f000 baeb 	b.w	8007ac8 <_vfiprintf_r>
 80074f2:	bf00      	nop
 80074f4:	20000054 	.word	0x20000054

080074f8 <__swbuf_r>:
 80074f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074fa:	460e      	mov	r6, r1
 80074fc:	4614      	mov	r4, r2
 80074fe:	4605      	mov	r5, r0
 8007500:	b118      	cbz	r0, 800750a <__swbuf_r+0x12>
 8007502:	6983      	ldr	r3, [r0, #24]
 8007504:	b90b      	cbnz	r3, 800750a <__swbuf_r+0x12>
 8007506:	f7ff fd59 	bl	8006fbc <__sinit>
 800750a:	4b21      	ldr	r3, [pc, #132]	; (8007590 <__swbuf_r+0x98>)
 800750c:	429c      	cmp	r4, r3
 800750e:	d12b      	bne.n	8007568 <__swbuf_r+0x70>
 8007510:	686c      	ldr	r4, [r5, #4]
 8007512:	69a3      	ldr	r3, [r4, #24]
 8007514:	60a3      	str	r3, [r4, #8]
 8007516:	89a3      	ldrh	r3, [r4, #12]
 8007518:	071a      	lsls	r2, r3, #28
 800751a:	d52f      	bpl.n	800757c <__swbuf_r+0x84>
 800751c:	6923      	ldr	r3, [r4, #16]
 800751e:	b36b      	cbz	r3, 800757c <__swbuf_r+0x84>
 8007520:	6923      	ldr	r3, [r4, #16]
 8007522:	6820      	ldr	r0, [r4, #0]
 8007524:	b2f6      	uxtb	r6, r6
 8007526:	1ac0      	subs	r0, r0, r3
 8007528:	6963      	ldr	r3, [r4, #20]
 800752a:	4637      	mov	r7, r6
 800752c:	4283      	cmp	r3, r0
 800752e:	dc04      	bgt.n	800753a <__swbuf_r+0x42>
 8007530:	4621      	mov	r1, r4
 8007532:	4628      	mov	r0, r5
 8007534:	f7ff fc9c 	bl	8006e70 <_fflush_r>
 8007538:	bb30      	cbnz	r0, 8007588 <__swbuf_r+0x90>
 800753a:	68a3      	ldr	r3, [r4, #8]
 800753c:	3001      	adds	r0, #1
 800753e:	3b01      	subs	r3, #1
 8007540:	60a3      	str	r3, [r4, #8]
 8007542:	6823      	ldr	r3, [r4, #0]
 8007544:	1c5a      	adds	r2, r3, #1
 8007546:	6022      	str	r2, [r4, #0]
 8007548:	701e      	strb	r6, [r3, #0]
 800754a:	6963      	ldr	r3, [r4, #20]
 800754c:	4283      	cmp	r3, r0
 800754e:	d004      	beq.n	800755a <__swbuf_r+0x62>
 8007550:	89a3      	ldrh	r3, [r4, #12]
 8007552:	07db      	lsls	r3, r3, #31
 8007554:	d506      	bpl.n	8007564 <__swbuf_r+0x6c>
 8007556:	2e0a      	cmp	r6, #10
 8007558:	d104      	bne.n	8007564 <__swbuf_r+0x6c>
 800755a:	4621      	mov	r1, r4
 800755c:	4628      	mov	r0, r5
 800755e:	f7ff fc87 	bl	8006e70 <_fflush_r>
 8007562:	b988      	cbnz	r0, 8007588 <__swbuf_r+0x90>
 8007564:	4638      	mov	r0, r7
 8007566:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007568:	4b0a      	ldr	r3, [pc, #40]	; (8007594 <__swbuf_r+0x9c>)
 800756a:	429c      	cmp	r4, r3
 800756c:	d101      	bne.n	8007572 <__swbuf_r+0x7a>
 800756e:	68ac      	ldr	r4, [r5, #8]
 8007570:	e7cf      	b.n	8007512 <__swbuf_r+0x1a>
 8007572:	4b09      	ldr	r3, [pc, #36]	; (8007598 <__swbuf_r+0xa0>)
 8007574:	429c      	cmp	r4, r3
 8007576:	bf08      	it	eq
 8007578:	68ec      	ldreq	r4, [r5, #12]
 800757a:	e7ca      	b.n	8007512 <__swbuf_r+0x1a>
 800757c:	4621      	mov	r1, r4
 800757e:	4628      	mov	r0, r5
 8007580:	f000 f81e 	bl	80075c0 <__swsetup_r>
 8007584:	2800      	cmp	r0, #0
 8007586:	d0cb      	beq.n	8007520 <__swbuf_r+0x28>
 8007588:	f04f 37ff 	mov.w	r7, #4294967295
 800758c:	e7ea      	b.n	8007564 <__swbuf_r+0x6c>
 800758e:	bf00      	nop
 8007590:	080085c8 	.word	0x080085c8
 8007594:	080085e8 	.word	0x080085e8
 8007598:	080085a8 	.word	0x080085a8

0800759c <_write_r>:
 800759c:	b538      	push	{r3, r4, r5, lr}
 800759e:	4604      	mov	r4, r0
 80075a0:	4608      	mov	r0, r1
 80075a2:	4611      	mov	r1, r2
 80075a4:	2200      	movs	r2, #0
 80075a6:	4d05      	ldr	r5, [pc, #20]	; (80075bc <_write_r+0x20>)
 80075a8:	602a      	str	r2, [r5, #0]
 80075aa:	461a      	mov	r2, r3
 80075ac:	f7f9 fefe 	bl	80013ac <_write>
 80075b0:	1c43      	adds	r3, r0, #1
 80075b2:	d102      	bne.n	80075ba <_write_r+0x1e>
 80075b4:	682b      	ldr	r3, [r5, #0]
 80075b6:	b103      	cbz	r3, 80075ba <_write_r+0x1e>
 80075b8:	6023      	str	r3, [r4, #0]
 80075ba:	bd38      	pop	{r3, r4, r5, pc}
 80075bc:	20000520 	.word	0x20000520

080075c0 <__swsetup_r>:
 80075c0:	4b32      	ldr	r3, [pc, #200]	; (800768c <__swsetup_r+0xcc>)
 80075c2:	b570      	push	{r4, r5, r6, lr}
 80075c4:	681d      	ldr	r5, [r3, #0]
 80075c6:	4606      	mov	r6, r0
 80075c8:	460c      	mov	r4, r1
 80075ca:	b125      	cbz	r5, 80075d6 <__swsetup_r+0x16>
 80075cc:	69ab      	ldr	r3, [r5, #24]
 80075ce:	b913      	cbnz	r3, 80075d6 <__swsetup_r+0x16>
 80075d0:	4628      	mov	r0, r5
 80075d2:	f7ff fcf3 	bl	8006fbc <__sinit>
 80075d6:	4b2e      	ldr	r3, [pc, #184]	; (8007690 <__swsetup_r+0xd0>)
 80075d8:	429c      	cmp	r4, r3
 80075da:	d10f      	bne.n	80075fc <__swsetup_r+0x3c>
 80075dc:	686c      	ldr	r4, [r5, #4]
 80075de:	89a3      	ldrh	r3, [r4, #12]
 80075e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80075e4:	0719      	lsls	r1, r3, #28
 80075e6:	d42c      	bmi.n	8007642 <__swsetup_r+0x82>
 80075e8:	06dd      	lsls	r5, r3, #27
 80075ea:	d411      	bmi.n	8007610 <__swsetup_r+0x50>
 80075ec:	2309      	movs	r3, #9
 80075ee:	6033      	str	r3, [r6, #0]
 80075f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80075f4:	f04f 30ff 	mov.w	r0, #4294967295
 80075f8:	81a3      	strh	r3, [r4, #12]
 80075fa:	e03e      	b.n	800767a <__swsetup_r+0xba>
 80075fc:	4b25      	ldr	r3, [pc, #148]	; (8007694 <__swsetup_r+0xd4>)
 80075fe:	429c      	cmp	r4, r3
 8007600:	d101      	bne.n	8007606 <__swsetup_r+0x46>
 8007602:	68ac      	ldr	r4, [r5, #8]
 8007604:	e7eb      	b.n	80075de <__swsetup_r+0x1e>
 8007606:	4b24      	ldr	r3, [pc, #144]	; (8007698 <__swsetup_r+0xd8>)
 8007608:	429c      	cmp	r4, r3
 800760a:	bf08      	it	eq
 800760c:	68ec      	ldreq	r4, [r5, #12]
 800760e:	e7e6      	b.n	80075de <__swsetup_r+0x1e>
 8007610:	0758      	lsls	r0, r3, #29
 8007612:	d512      	bpl.n	800763a <__swsetup_r+0x7a>
 8007614:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007616:	b141      	cbz	r1, 800762a <__swsetup_r+0x6a>
 8007618:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800761c:	4299      	cmp	r1, r3
 800761e:	d002      	beq.n	8007626 <__swsetup_r+0x66>
 8007620:	4630      	mov	r0, r6
 8007622:	f7ff fd99 	bl	8007158 <_free_r>
 8007626:	2300      	movs	r3, #0
 8007628:	6363      	str	r3, [r4, #52]	; 0x34
 800762a:	89a3      	ldrh	r3, [r4, #12]
 800762c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007630:	81a3      	strh	r3, [r4, #12]
 8007632:	2300      	movs	r3, #0
 8007634:	6063      	str	r3, [r4, #4]
 8007636:	6923      	ldr	r3, [r4, #16]
 8007638:	6023      	str	r3, [r4, #0]
 800763a:	89a3      	ldrh	r3, [r4, #12]
 800763c:	f043 0308 	orr.w	r3, r3, #8
 8007640:	81a3      	strh	r3, [r4, #12]
 8007642:	6923      	ldr	r3, [r4, #16]
 8007644:	b94b      	cbnz	r3, 800765a <__swsetup_r+0x9a>
 8007646:	89a3      	ldrh	r3, [r4, #12]
 8007648:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800764c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007650:	d003      	beq.n	800765a <__swsetup_r+0x9a>
 8007652:	4621      	mov	r1, r4
 8007654:	4630      	mov	r0, r6
 8007656:	f000 f867 	bl	8007728 <__smakebuf_r>
 800765a:	89a0      	ldrh	r0, [r4, #12]
 800765c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007660:	f010 0301 	ands.w	r3, r0, #1
 8007664:	d00a      	beq.n	800767c <__swsetup_r+0xbc>
 8007666:	2300      	movs	r3, #0
 8007668:	60a3      	str	r3, [r4, #8]
 800766a:	6963      	ldr	r3, [r4, #20]
 800766c:	425b      	negs	r3, r3
 800766e:	61a3      	str	r3, [r4, #24]
 8007670:	6923      	ldr	r3, [r4, #16]
 8007672:	b943      	cbnz	r3, 8007686 <__swsetup_r+0xc6>
 8007674:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007678:	d1ba      	bne.n	80075f0 <__swsetup_r+0x30>
 800767a:	bd70      	pop	{r4, r5, r6, pc}
 800767c:	0781      	lsls	r1, r0, #30
 800767e:	bf58      	it	pl
 8007680:	6963      	ldrpl	r3, [r4, #20]
 8007682:	60a3      	str	r3, [r4, #8]
 8007684:	e7f4      	b.n	8007670 <__swsetup_r+0xb0>
 8007686:	2000      	movs	r0, #0
 8007688:	e7f7      	b.n	800767a <__swsetup_r+0xba>
 800768a:	bf00      	nop
 800768c:	20000054 	.word	0x20000054
 8007690:	080085c8 	.word	0x080085c8
 8007694:	080085e8 	.word	0x080085e8
 8007698:	080085a8 	.word	0x080085a8

0800769c <_close_r>:
 800769c:	b538      	push	{r3, r4, r5, lr}
 800769e:	2300      	movs	r3, #0
 80076a0:	4d05      	ldr	r5, [pc, #20]	; (80076b8 <_close_r+0x1c>)
 80076a2:	4604      	mov	r4, r0
 80076a4:	4608      	mov	r0, r1
 80076a6:	602b      	str	r3, [r5, #0]
 80076a8:	f7f9 feaa 	bl	8001400 <_close>
 80076ac:	1c43      	adds	r3, r0, #1
 80076ae:	d102      	bne.n	80076b6 <_close_r+0x1a>
 80076b0:	682b      	ldr	r3, [r5, #0]
 80076b2:	b103      	cbz	r3, 80076b6 <_close_r+0x1a>
 80076b4:	6023      	str	r3, [r4, #0]
 80076b6:	bd38      	pop	{r3, r4, r5, pc}
 80076b8:	20000520 	.word	0x20000520

080076bc <_lseek_r>:
 80076bc:	b538      	push	{r3, r4, r5, lr}
 80076be:	4604      	mov	r4, r0
 80076c0:	4608      	mov	r0, r1
 80076c2:	4611      	mov	r1, r2
 80076c4:	2200      	movs	r2, #0
 80076c6:	4d05      	ldr	r5, [pc, #20]	; (80076dc <_lseek_r+0x20>)
 80076c8:	602a      	str	r2, [r5, #0]
 80076ca:	461a      	mov	r2, r3
 80076cc:	f7f9 febc 	bl	8001448 <_lseek>
 80076d0:	1c43      	adds	r3, r0, #1
 80076d2:	d102      	bne.n	80076da <_lseek_r+0x1e>
 80076d4:	682b      	ldr	r3, [r5, #0]
 80076d6:	b103      	cbz	r3, 80076da <_lseek_r+0x1e>
 80076d8:	6023      	str	r3, [r4, #0]
 80076da:	bd38      	pop	{r3, r4, r5, pc}
 80076dc:	20000520 	.word	0x20000520

080076e0 <__swhatbuf_r>:
 80076e0:	b570      	push	{r4, r5, r6, lr}
 80076e2:	460e      	mov	r6, r1
 80076e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076e8:	4614      	mov	r4, r2
 80076ea:	2900      	cmp	r1, #0
 80076ec:	461d      	mov	r5, r3
 80076ee:	b096      	sub	sp, #88	; 0x58
 80076f0:	da07      	bge.n	8007702 <__swhatbuf_r+0x22>
 80076f2:	2300      	movs	r3, #0
 80076f4:	602b      	str	r3, [r5, #0]
 80076f6:	89b3      	ldrh	r3, [r6, #12]
 80076f8:	061a      	lsls	r2, r3, #24
 80076fa:	d410      	bmi.n	800771e <__swhatbuf_r+0x3e>
 80076fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007700:	e00e      	b.n	8007720 <__swhatbuf_r+0x40>
 8007702:	466a      	mov	r2, sp
 8007704:	f000 fcb8 	bl	8008078 <_fstat_r>
 8007708:	2800      	cmp	r0, #0
 800770a:	dbf2      	blt.n	80076f2 <__swhatbuf_r+0x12>
 800770c:	9a01      	ldr	r2, [sp, #4]
 800770e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007712:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007716:	425a      	negs	r2, r3
 8007718:	415a      	adcs	r2, r3
 800771a:	602a      	str	r2, [r5, #0]
 800771c:	e7ee      	b.n	80076fc <__swhatbuf_r+0x1c>
 800771e:	2340      	movs	r3, #64	; 0x40
 8007720:	2000      	movs	r0, #0
 8007722:	6023      	str	r3, [r4, #0]
 8007724:	b016      	add	sp, #88	; 0x58
 8007726:	bd70      	pop	{r4, r5, r6, pc}

08007728 <__smakebuf_r>:
 8007728:	898b      	ldrh	r3, [r1, #12]
 800772a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800772c:	079d      	lsls	r5, r3, #30
 800772e:	4606      	mov	r6, r0
 8007730:	460c      	mov	r4, r1
 8007732:	d507      	bpl.n	8007744 <__smakebuf_r+0x1c>
 8007734:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007738:	6023      	str	r3, [r4, #0]
 800773a:	6123      	str	r3, [r4, #16]
 800773c:	2301      	movs	r3, #1
 800773e:	6163      	str	r3, [r4, #20]
 8007740:	b002      	add	sp, #8
 8007742:	bd70      	pop	{r4, r5, r6, pc}
 8007744:	466a      	mov	r2, sp
 8007746:	ab01      	add	r3, sp, #4
 8007748:	f7ff ffca 	bl	80076e0 <__swhatbuf_r>
 800774c:	9900      	ldr	r1, [sp, #0]
 800774e:	4605      	mov	r5, r0
 8007750:	4630      	mov	r0, r6
 8007752:	f7ff fd4d 	bl	80071f0 <_malloc_r>
 8007756:	b948      	cbnz	r0, 800776c <__smakebuf_r+0x44>
 8007758:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800775c:	059a      	lsls	r2, r3, #22
 800775e:	d4ef      	bmi.n	8007740 <__smakebuf_r+0x18>
 8007760:	f023 0303 	bic.w	r3, r3, #3
 8007764:	f043 0302 	orr.w	r3, r3, #2
 8007768:	81a3      	strh	r3, [r4, #12]
 800776a:	e7e3      	b.n	8007734 <__smakebuf_r+0xc>
 800776c:	4b0d      	ldr	r3, [pc, #52]	; (80077a4 <__smakebuf_r+0x7c>)
 800776e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007770:	89a3      	ldrh	r3, [r4, #12]
 8007772:	6020      	str	r0, [r4, #0]
 8007774:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007778:	81a3      	strh	r3, [r4, #12]
 800777a:	9b00      	ldr	r3, [sp, #0]
 800777c:	6120      	str	r0, [r4, #16]
 800777e:	6163      	str	r3, [r4, #20]
 8007780:	9b01      	ldr	r3, [sp, #4]
 8007782:	b15b      	cbz	r3, 800779c <__smakebuf_r+0x74>
 8007784:	4630      	mov	r0, r6
 8007786:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800778a:	f000 fc87 	bl	800809c <_isatty_r>
 800778e:	b128      	cbz	r0, 800779c <__smakebuf_r+0x74>
 8007790:	89a3      	ldrh	r3, [r4, #12]
 8007792:	f023 0303 	bic.w	r3, r3, #3
 8007796:	f043 0301 	orr.w	r3, r3, #1
 800779a:	81a3      	strh	r3, [r4, #12]
 800779c:	89a0      	ldrh	r0, [r4, #12]
 800779e:	4305      	orrs	r5, r0
 80077a0:	81a5      	strh	r5, [r4, #12]
 80077a2:	e7cd      	b.n	8007740 <__smakebuf_r+0x18>
 80077a4:	08006f55 	.word	0x08006f55

080077a8 <__malloc_lock>:
 80077a8:	4801      	ldr	r0, [pc, #4]	; (80077b0 <__malloc_lock+0x8>)
 80077aa:	f7ff bcca 	b.w	8007142 <__retarget_lock_acquire_recursive>
 80077ae:	bf00      	nop
 80077b0:	20000518 	.word	0x20000518

080077b4 <__malloc_unlock>:
 80077b4:	4801      	ldr	r0, [pc, #4]	; (80077bc <__malloc_unlock+0x8>)
 80077b6:	f7ff bcc5 	b.w	8007144 <__retarget_lock_release_recursive>
 80077ba:	bf00      	nop
 80077bc:	20000518 	.word	0x20000518

080077c0 <__ssputs_r>:
 80077c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077c4:	688e      	ldr	r6, [r1, #8]
 80077c6:	4682      	mov	sl, r0
 80077c8:	429e      	cmp	r6, r3
 80077ca:	460c      	mov	r4, r1
 80077cc:	4690      	mov	r8, r2
 80077ce:	461f      	mov	r7, r3
 80077d0:	d838      	bhi.n	8007844 <__ssputs_r+0x84>
 80077d2:	898a      	ldrh	r2, [r1, #12]
 80077d4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80077d8:	d032      	beq.n	8007840 <__ssputs_r+0x80>
 80077da:	6825      	ldr	r5, [r4, #0]
 80077dc:	6909      	ldr	r1, [r1, #16]
 80077de:	3301      	adds	r3, #1
 80077e0:	eba5 0901 	sub.w	r9, r5, r1
 80077e4:	6965      	ldr	r5, [r4, #20]
 80077e6:	444b      	add	r3, r9
 80077e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80077f0:	106d      	asrs	r5, r5, #1
 80077f2:	429d      	cmp	r5, r3
 80077f4:	bf38      	it	cc
 80077f6:	461d      	movcc	r5, r3
 80077f8:	0553      	lsls	r3, r2, #21
 80077fa:	d531      	bpl.n	8007860 <__ssputs_r+0xa0>
 80077fc:	4629      	mov	r1, r5
 80077fe:	f7ff fcf7 	bl	80071f0 <_malloc_r>
 8007802:	4606      	mov	r6, r0
 8007804:	b950      	cbnz	r0, 800781c <__ssputs_r+0x5c>
 8007806:	230c      	movs	r3, #12
 8007808:	f04f 30ff 	mov.w	r0, #4294967295
 800780c:	f8ca 3000 	str.w	r3, [sl]
 8007810:	89a3      	ldrh	r3, [r4, #12]
 8007812:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007816:	81a3      	strh	r3, [r4, #12]
 8007818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800781c:	464a      	mov	r2, r9
 800781e:	6921      	ldr	r1, [r4, #16]
 8007820:	f000 fc5a 	bl	80080d8 <memcpy>
 8007824:	89a3      	ldrh	r3, [r4, #12]
 8007826:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800782a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800782e:	81a3      	strh	r3, [r4, #12]
 8007830:	6126      	str	r6, [r4, #16]
 8007832:	444e      	add	r6, r9
 8007834:	6026      	str	r6, [r4, #0]
 8007836:	463e      	mov	r6, r7
 8007838:	6165      	str	r5, [r4, #20]
 800783a:	eba5 0509 	sub.w	r5, r5, r9
 800783e:	60a5      	str	r5, [r4, #8]
 8007840:	42be      	cmp	r6, r7
 8007842:	d900      	bls.n	8007846 <__ssputs_r+0x86>
 8007844:	463e      	mov	r6, r7
 8007846:	4632      	mov	r2, r6
 8007848:	4641      	mov	r1, r8
 800784a:	6820      	ldr	r0, [r4, #0]
 800784c:	f000 fc52 	bl	80080f4 <memmove>
 8007850:	68a3      	ldr	r3, [r4, #8]
 8007852:	6822      	ldr	r2, [r4, #0]
 8007854:	1b9b      	subs	r3, r3, r6
 8007856:	4432      	add	r2, r6
 8007858:	2000      	movs	r0, #0
 800785a:	60a3      	str	r3, [r4, #8]
 800785c:	6022      	str	r2, [r4, #0]
 800785e:	e7db      	b.n	8007818 <__ssputs_r+0x58>
 8007860:	462a      	mov	r2, r5
 8007862:	f000 fc61 	bl	8008128 <_realloc_r>
 8007866:	4606      	mov	r6, r0
 8007868:	2800      	cmp	r0, #0
 800786a:	d1e1      	bne.n	8007830 <__ssputs_r+0x70>
 800786c:	4650      	mov	r0, sl
 800786e:	6921      	ldr	r1, [r4, #16]
 8007870:	f7ff fc72 	bl	8007158 <_free_r>
 8007874:	e7c7      	b.n	8007806 <__ssputs_r+0x46>
	...

08007878 <_svfiprintf_r>:
 8007878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800787c:	4698      	mov	r8, r3
 800787e:	898b      	ldrh	r3, [r1, #12]
 8007880:	4607      	mov	r7, r0
 8007882:	061b      	lsls	r3, r3, #24
 8007884:	460d      	mov	r5, r1
 8007886:	4614      	mov	r4, r2
 8007888:	b09d      	sub	sp, #116	; 0x74
 800788a:	d50e      	bpl.n	80078aa <_svfiprintf_r+0x32>
 800788c:	690b      	ldr	r3, [r1, #16]
 800788e:	b963      	cbnz	r3, 80078aa <_svfiprintf_r+0x32>
 8007890:	2140      	movs	r1, #64	; 0x40
 8007892:	f7ff fcad 	bl	80071f0 <_malloc_r>
 8007896:	6028      	str	r0, [r5, #0]
 8007898:	6128      	str	r0, [r5, #16]
 800789a:	b920      	cbnz	r0, 80078a6 <_svfiprintf_r+0x2e>
 800789c:	230c      	movs	r3, #12
 800789e:	603b      	str	r3, [r7, #0]
 80078a0:	f04f 30ff 	mov.w	r0, #4294967295
 80078a4:	e0d1      	b.n	8007a4a <_svfiprintf_r+0x1d2>
 80078a6:	2340      	movs	r3, #64	; 0x40
 80078a8:	616b      	str	r3, [r5, #20]
 80078aa:	2300      	movs	r3, #0
 80078ac:	9309      	str	r3, [sp, #36]	; 0x24
 80078ae:	2320      	movs	r3, #32
 80078b0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80078b4:	2330      	movs	r3, #48	; 0x30
 80078b6:	f04f 0901 	mov.w	r9, #1
 80078ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80078be:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007a64 <_svfiprintf_r+0x1ec>
 80078c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80078c6:	4623      	mov	r3, r4
 80078c8:	469a      	mov	sl, r3
 80078ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078ce:	b10a      	cbz	r2, 80078d4 <_svfiprintf_r+0x5c>
 80078d0:	2a25      	cmp	r2, #37	; 0x25
 80078d2:	d1f9      	bne.n	80078c8 <_svfiprintf_r+0x50>
 80078d4:	ebba 0b04 	subs.w	fp, sl, r4
 80078d8:	d00b      	beq.n	80078f2 <_svfiprintf_r+0x7a>
 80078da:	465b      	mov	r3, fp
 80078dc:	4622      	mov	r2, r4
 80078de:	4629      	mov	r1, r5
 80078e0:	4638      	mov	r0, r7
 80078e2:	f7ff ff6d 	bl	80077c0 <__ssputs_r>
 80078e6:	3001      	adds	r0, #1
 80078e8:	f000 80aa 	beq.w	8007a40 <_svfiprintf_r+0x1c8>
 80078ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078ee:	445a      	add	r2, fp
 80078f0:	9209      	str	r2, [sp, #36]	; 0x24
 80078f2:	f89a 3000 	ldrb.w	r3, [sl]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	f000 80a2 	beq.w	8007a40 <_svfiprintf_r+0x1c8>
 80078fc:	2300      	movs	r3, #0
 80078fe:	f04f 32ff 	mov.w	r2, #4294967295
 8007902:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007906:	f10a 0a01 	add.w	sl, sl, #1
 800790a:	9304      	str	r3, [sp, #16]
 800790c:	9307      	str	r3, [sp, #28]
 800790e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007912:	931a      	str	r3, [sp, #104]	; 0x68
 8007914:	4654      	mov	r4, sl
 8007916:	2205      	movs	r2, #5
 8007918:	f814 1b01 	ldrb.w	r1, [r4], #1
 800791c:	4851      	ldr	r0, [pc, #324]	; (8007a64 <_svfiprintf_r+0x1ec>)
 800791e:	f000 fbcd 	bl	80080bc <memchr>
 8007922:	9a04      	ldr	r2, [sp, #16]
 8007924:	b9d8      	cbnz	r0, 800795e <_svfiprintf_r+0xe6>
 8007926:	06d0      	lsls	r0, r2, #27
 8007928:	bf44      	itt	mi
 800792a:	2320      	movmi	r3, #32
 800792c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007930:	0711      	lsls	r1, r2, #28
 8007932:	bf44      	itt	mi
 8007934:	232b      	movmi	r3, #43	; 0x2b
 8007936:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800793a:	f89a 3000 	ldrb.w	r3, [sl]
 800793e:	2b2a      	cmp	r3, #42	; 0x2a
 8007940:	d015      	beq.n	800796e <_svfiprintf_r+0xf6>
 8007942:	4654      	mov	r4, sl
 8007944:	2000      	movs	r0, #0
 8007946:	f04f 0c0a 	mov.w	ip, #10
 800794a:	9a07      	ldr	r2, [sp, #28]
 800794c:	4621      	mov	r1, r4
 800794e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007952:	3b30      	subs	r3, #48	; 0x30
 8007954:	2b09      	cmp	r3, #9
 8007956:	d94e      	bls.n	80079f6 <_svfiprintf_r+0x17e>
 8007958:	b1b0      	cbz	r0, 8007988 <_svfiprintf_r+0x110>
 800795a:	9207      	str	r2, [sp, #28]
 800795c:	e014      	b.n	8007988 <_svfiprintf_r+0x110>
 800795e:	eba0 0308 	sub.w	r3, r0, r8
 8007962:	fa09 f303 	lsl.w	r3, r9, r3
 8007966:	4313      	orrs	r3, r2
 8007968:	46a2      	mov	sl, r4
 800796a:	9304      	str	r3, [sp, #16]
 800796c:	e7d2      	b.n	8007914 <_svfiprintf_r+0x9c>
 800796e:	9b03      	ldr	r3, [sp, #12]
 8007970:	1d19      	adds	r1, r3, #4
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	9103      	str	r1, [sp, #12]
 8007976:	2b00      	cmp	r3, #0
 8007978:	bfbb      	ittet	lt
 800797a:	425b      	neglt	r3, r3
 800797c:	f042 0202 	orrlt.w	r2, r2, #2
 8007980:	9307      	strge	r3, [sp, #28]
 8007982:	9307      	strlt	r3, [sp, #28]
 8007984:	bfb8      	it	lt
 8007986:	9204      	strlt	r2, [sp, #16]
 8007988:	7823      	ldrb	r3, [r4, #0]
 800798a:	2b2e      	cmp	r3, #46	; 0x2e
 800798c:	d10c      	bne.n	80079a8 <_svfiprintf_r+0x130>
 800798e:	7863      	ldrb	r3, [r4, #1]
 8007990:	2b2a      	cmp	r3, #42	; 0x2a
 8007992:	d135      	bne.n	8007a00 <_svfiprintf_r+0x188>
 8007994:	9b03      	ldr	r3, [sp, #12]
 8007996:	3402      	adds	r4, #2
 8007998:	1d1a      	adds	r2, r3, #4
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	9203      	str	r2, [sp, #12]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	bfb8      	it	lt
 80079a2:	f04f 33ff 	movlt.w	r3, #4294967295
 80079a6:	9305      	str	r3, [sp, #20]
 80079a8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007a74 <_svfiprintf_r+0x1fc>
 80079ac:	2203      	movs	r2, #3
 80079ae:	4650      	mov	r0, sl
 80079b0:	7821      	ldrb	r1, [r4, #0]
 80079b2:	f000 fb83 	bl	80080bc <memchr>
 80079b6:	b140      	cbz	r0, 80079ca <_svfiprintf_r+0x152>
 80079b8:	2340      	movs	r3, #64	; 0x40
 80079ba:	eba0 000a 	sub.w	r0, r0, sl
 80079be:	fa03 f000 	lsl.w	r0, r3, r0
 80079c2:	9b04      	ldr	r3, [sp, #16]
 80079c4:	3401      	adds	r4, #1
 80079c6:	4303      	orrs	r3, r0
 80079c8:	9304      	str	r3, [sp, #16]
 80079ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079ce:	2206      	movs	r2, #6
 80079d0:	4825      	ldr	r0, [pc, #148]	; (8007a68 <_svfiprintf_r+0x1f0>)
 80079d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80079d6:	f000 fb71 	bl	80080bc <memchr>
 80079da:	2800      	cmp	r0, #0
 80079dc:	d038      	beq.n	8007a50 <_svfiprintf_r+0x1d8>
 80079de:	4b23      	ldr	r3, [pc, #140]	; (8007a6c <_svfiprintf_r+0x1f4>)
 80079e0:	bb1b      	cbnz	r3, 8007a2a <_svfiprintf_r+0x1b2>
 80079e2:	9b03      	ldr	r3, [sp, #12]
 80079e4:	3307      	adds	r3, #7
 80079e6:	f023 0307 	bic.w	r3, r3, #7
 80079ea:	3308      	adds	r3, #8
 80079ec:	9303      	str	r3, [sp, #12]
 80079ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079f0:	4433      	add	r3, r6
 80079f2:	9309      	str	r3, [sp, #36]	; 0x24
 80079f4:	e767      	b.n	80078c6 <_svfiprintf_r+0x4e>
 80079f6:	460c      	mov	r4, r1
 80079f8:	2001      	movs	r0, #1
 80079fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80079fe:	e7a5      	b.n	800794c <_svfiprintf_r+0xd4>
 8007a00:	2300      	movs	r3, #0
 8007a02:	f04f 0c0a 	mov.w	ip, #10
 8007a06:	4619      	mov	r1, r3
 8007a08:	3401      	adds	r4, #1
 8007a0a:	9305      	str	r3, [sp, #20]
 8007a0c:	4620      	mov	r0, r4
 8007a0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a12:	3a30      	subs	r2, #48	; 0x30
 8007a14:	2a09      	cmp	r2, #9
 8007a16:	d903      	bls.n	8007a20 <_svfiprintf_r+0x1a8>
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d0c5      	beq.n	80079a8 <_svfiprintf_r+0x130>
 8007a1c:	9105      	str	r1, [sp, #20]
 8007a1e:	e7c3      	b.n	80079a8 <_svfiprintf_r+0x130>
 8007a20:	4604      	mov	r4, r0
 8007a22:	2301      	movs	r3, #1
 8007a24:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a28:	e7f0      	b.n	8007a0c <_svfiprintf_r+0x194>
 8007a2a:	ab03      	add	r3, sp, #12
 8007a2c:	9300      	str	r3, [sp, #0]
 8007a2e:	462a      	mov	r2, r5
 8007a30:	4638      	mov	r0, r7
 8007a32:	4b0f      	ldr	r3, [pc, #60]	; (8007a70 <_svfiprintf_r+0x1f8>)
 8007a34:	a904      	add	r1, sp, #16
 8007a36:	f3af 8000 	nop.w
 8007a3a:	1c42      	adds	r2, r0, #1
 8007a3c:	4606      	mov	r6, r0
 8007a3e:	d1d6      	bne.n	80079ee <_svfiprintf_r+0x176>
 8007a40:	89ab      	ldrh	r3, [r5, #12]
 8007a42:	065b      	lsls	r3, r3, #25
 8007a44:	f53f af2c 	bmi.w	80078a0 <_svfiprintf_r+0x28>
 8007a48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a4a:	b01d      	add	sp, #116	; 0x74
 8007a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a50:	ab03      	add	r3, sp, #12
 8007a52:	9300      	str	r3, [sp, #0]
 8007a54:	462a      	mov	r2, r5
 8007a56:	4638      	mov	r0, r7
 8007a58:	4b05      	ldr	r3, [pc, #20]	; (8007a70 <_svfiprintf_r+0x1f8>)
 8007a5a:	a904      	add	r1, sp, #16
 8007a5c:	f000 f9d4 	bl	8007e08 <_printf_i>
 8007a60:	e7eb      	b.n	8007a3a <_svfiprintf_r+0x1c2>
 8007a62:	bf00      	nop
 8007a64:	0800860c 	.word	0x0800860c
 8007a68:	08008616 	.word	0x08008616
 8007a6c:	00000000 	.word	0x00000000
 8007a70:	080077c1 	.word	0x080077c1
 8007a74:	08008612 	.word	0x08008612

08007a78 <__sfputc_r>:
 8007a78:	6893      	ldr	r3, [r2, #8]
 8007a7a:	b410      	push	{r4}
 8007a7c:	3b01      	subs	r3, #1
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	6093      	str	r3, [r2, #8]
 8007a82:	da07      	bge.n	8007a94 <__sfputc_r+0x1c>
 8007a84:	6994      	ldr	r4, [r2, #24]
 8007a86:	42a3      	cmp	r3, r4
 8007a88:	db01      	blt.n	8007a8e <__sfputc_r+0x16>
 8007a8a:	290a      	cmp	r1, #10
 8007a8c:	d102      	bne.n	8007a94 <__sfputc_r+0x1c>
 8007a8e:	bc10      	pop	{r4}
 8007a90:	f7ff bd32 	b.w	80074f8 <__swbuf_r>
 8007a94:	6813      	ldr	r3, [r2, #0]
 8007a96:	1c58      	adds	r0, r3, #1
 8007a98:	6010      	str	r0, [r2, #0]
 8007a9a:	7019      	strb	r1, [r3, #0]
 8007a9c:	4608      	mov	r0, r1
 8007a9e:	bc10      	pop	{r4}
 8007aa0:	4770      	bx	lr

08007aa2 <__sfputs_r>:
 8007aa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aa4:	4606      	mov	r6, r0
 8007aa6:	460f      	mov	r7, r1
 8007aa8:	4614      	mov	r4, r2
 8007aaa:	18d5      	adds	r5, r2, r3
 8007aac:	42ac      	cmp	r4, r5
 8007aae:	d101      	bne.n	8007ab4 <__sfputs_r+0x12>
 8007ab0:	2000      	movs	r0, #0
 8007ab2:	e007      	b.n	8007ac4 <__sfputs_r+0x22>
 8007ab4:	463a      	mov	r2, r7
 8007ab6:	4630      	mov	r0, r6
 8007ab8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007abc:	f7ff ffdc 	bl	8007a78 <__sfputc_r>
 8007ac0:	1c43      	adds	r3, r0, #1
 8007ac2:	d1f3      	bne.n	8007aac <__sfputs_r+0xa>
 8007ac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007ac8 <_vfiprintf_r>:
 8007ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007acc:	460d      	mov	r5, r1
 8007ace:	4614      	mov	r4, r2
 8007ad0:	4698      	mov	r8, r3
 8007ad2:	4606      	mov	r6, r0
 8007ad4:	b09d      	sub	sp, #116	; 0x74
 8007ad6:	b118      	cbz	r0, 8007ae0 <_vfiprintf_r+0x18>
 8007ad8:	6983      	ldr	r3, [r0, #24]
 8007ada:	b90b      	cbnz	r3, 8007ae0 <_vfiprintf_r+0x18>
 8007adc:	f7ff fa6e 	bl	8006fbc <__sinit>
 8007ae0:	4b89      	ldr	r3, [pc, #548]	; (8007d08 <_vfiprintf_r+0x240>)
 8007ae2:	429d      	cmp	r5, r3
 8007ae4:	d11b      	bne.n	8007b1e <_vfiprintf_r+0x56>
 8007ae6:	6875      	ldr	r5, [r6, #4]
 8007ae8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007aea:	07d9      	lsls	r1, r3, #31
 8007aec:	d405      	bmi.n	8007afa <_vfiprintf_r+0x32>
 8007aee:	89ab      	ldrh	r3, [r5, #12]
 8007af0:	059a      	lsls	r2, r3, #22
 8007af2:	d402      	bmi.n	8007afa <_vfiprintf_r+0x32>
 8007af4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007af6:	f7ff fb24 	bl	8007142 <__retarget_lock_acquire_recursive>
 8007afa:	89ab      	ldrh	r3, [r5, #12]
 8007afc:	071b      	lsls	r3, r3, #28
 8007afe:	d501      	bpl.n	8007b04 <_vfiprintf_r+0x3c>
 8007b00:	692b      	ldr	r3, [r5, #16]
 8007b02:	b9eb      	cbnz	r3, 8007b40 <_vfiprintf_r+0x78>
 8007b04:	4629      	mov	r1, r5
 8007b06:	4630      	mov	r0, r6
 8007b08:	f7ff fd5a 	bl	80075c0 <__swsetup_r>
 8007b0c:	b1c0      	cbz	r0, 8007b40 <_vfiprintf_r+0x78>
 8007b0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b10:	07dc      	lsls	r4, r3, #31
 8007b12:	d50e      	bpl.n	8007b32 <_vfiprintf_r+0x6a>
 8007b14:	f04f 30ff 	mov.w	r0, #4294967295
 8007b18:	b01d      	add	sp, #116	; 0x74
 8007b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b1e:	4b7b      	ldr	r3, [pc, #492]	; (8007d0c <_vfiprintf_r+0x244>)
 8007b20:	429d      	cmp	r5, r3
 8007b22:	d101      	bne.n	8007b28 <_vfiprintf_r+0x60>
 8007b24:	68b5      	ldr	r5, [r6, #8]
 8007b26:	e7df      	b.n	8007ae8 <_vfiprintf_r+0x20>
 8007b28:	4b79      	ldr	r3, [pc, #484]	; (8007d10 <_vfiprintf_r+0x248>)
 8007b2a:	429d      	cmp	r5, r3
 8007b2c:	bf08      	it	eq
 8007b2e:	68f5      	ldreq	r5, [r6, #12]
 8007b30:	e7da      	b.n	8007ae8 <_vfiprintf_r+0x20>
 8007b32:	89ab      	ldrh	r3, [r5, #12]
 8007b34:	0598      	lsls	r0, r3, #22
 8007b36:	d4ed      	bmi.n	8007b14 <_vfiprintf_r+0x4c>
 8007b38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b3a:	f7ff fb03 	bl	8007144 <__retarget_lock_release_recursive>
 8007b3e:	e7e9      	b.n	8007b14 <_vfiprintf_r+0x4c>
 8007b40:	2300      	movs	r3, #0
 8007b42:	9309      	str	r3, [sp, #36]	; 0x24
 8007b44:	2320      	movs	r3, #32
 8007b46:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007b4a:	2330      	movs	r3, #48	; 0x30
 8007b4c:	f04f 0901 	mov.w	r9, #1
 8007b50:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b54:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007d14 <_vfiprintf_r+0x24c>
 8007b58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007b5c:	4623      	mov	r3, r4
 8007b5e:	469a      	mov	sl, r3
 8007b60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b64:	b10a      	cbz	r2, 8007b6a <_vfiprintf_r+0xa2>
 8007b66:	2a25      	cmp	r2, #37	; 0x25
 8007b68:	d1f9      	bne.n	8007b5e <_vfiprintf_r+0x96>
 8007b6a:	ebba 0b04 	subs.w	fp, sl, r4
 8007b6e:	d00b      	beq.n	8007b88 <_vfiprintf_r+0xc0>
 8007b70:	465b      	mov	r3, fp
 8007b72:	4622      	mov	r2, r4
 8007b74:	4629      	mov	r1, r5
 8007b76:	4630      	mov	r0, r6
 8007b78:	f7ff ff93 	bl	8007aa2 <__sfputs_r>
 8007b7c:	3001      	adds	r0, #1
 8007b7e:	f000 80aa 	beq.w	8007cd6 <_vfiprintf_r+0x20e>
 8007b82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b84:	445a      	add	r2, fp
 8007b86:	9209      	str	r2, [sp, #36]	; 0x24
 8007b88:	f89a 3000 	ldrb.w	r3, [sl]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	f000 80a2 	beq.w	8007cd6 <_vfiprintf_r+0x20e>
 8007b92:	2300      	movs	r3, #0
 8007b94:	f04f 32ff 	mov.w	r2, #4294967295
 8007b98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b9c:	f10a 0a01 	add.w	sl, sl, #1
 8007ba0:	9304      	str	r3, [sp, #16]
 8007ba2:	9307      	str	r3, [sp, #28]
 8007ba4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ba8:	931a      	str	r3, [sp, #104]	; 0x68
 8007baa:	4654      	mov	r4, sl
 8007bac:	2205      	movs	r2, #5
 8007bae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bb2:	4858      	ldr	r0, [pc, #352]	; (8007d14 <_vfiprintf_r+0x24c>)
 8007bb4:	f000 fa82 	bl	80080bc <memchr>
 8007bb8:	9a04      	ldr	r2, [sp, #16]
 8007bba:	b9d8      	cbnz	r0, 8007bf4 <_vfiprintf_r+0x12c>
 8007bbc:	06d1      	lsls	r1, r2, #27
 8007bbe:	bf44      	itt	mi
 8007bc0:	2320      	movmi	r3, #32
 8007bc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007bc6:	0713      	lsls	r3, r2, #28
 8007bc8:	bf44      	itt	mi
 8007bca:	232b      	movmi	r3, #43	; 0x2b
 8007bcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007bd0:	f89a 3000 	ldrb.w	r3, [sl]
 8007bd4:	2b2a      	cmp	r3, #42	; 0x2a
 8007bd6:	d015      	beq.n	8007c04 <_vfiprintf_r+0x13c>
 8007bd8:	4654      	mov	r4, sl
 8007bda:	2000      	movs	r0, #0
 8007bdc:	f04f 0c0a 	mov.w	ip, #10
 8007be0:	9a07      	ldr	r2, [sp, #28]
 8007be2:	4621      	mov	r1, r4
 8007be4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007be8:	3b30      	subs	r3, #48	; 0x30
 8007bea:	2b09      	cmp	r3, #9
 8007bec:	d94e      	bls.n	8007c8c <_vfiprintf_r+0x1c4>
 8007bee:	b1b0      	cbz	r0, 8007c1e <_vfiprintf_r+0x156>
 8007bf0:	9207      	str	r2, [sp, #28]
 8007bf2:	e014      	b.n	8007c1e <_vfiprintf_r+0x156>
 8007bf4:	eba0 0308 	sub.w	r3, r0, r8
 8007bf8:	fa09 f303 	lsl.w	r3, r9, r3
 8007bfc:	4313      	orrs	r3, r2
 8007bfe:	46a2      	mov	sl, r4
 8007c00:	9304      	str	r3, [sp, #16]
 8007c02:	e7d2      	b.n	8007baa <_vfiprintf_r+0xe2>
 8007c04:	9b03      	ldr	r3, [sp, #12]
 8007c06:	1d19      	adds	r1, r3, #4
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	9103      	str	r1, [sp, #12]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	bfbb      	ittet	lt
 8007c10:	425b      	neglt	r3, r3
 8007c12:	f042 0202 	orrlt.w	r2, r2, #2
 8007c16:	9307      	strge	r3, [sp, #28]
 8007c18:	9307      	strlt	r3, [sp, #28]
 8007c1a:	bfb8      	it	lt
 8007c1c:	9204      	strlt	r2, [sp, #16]
 8007c1e:	7823      	ldrb	r3, [r4, #0]
 8007c20:	2b2e      	cmp	r3, #46	; 0x2e
 8007c22:	d10c      	bne.n	8007c3e <_vfiprintf_r+0x176>
 8007c24:	7863      	ldrb	r3, [r4, #1]
 8007c26:	2b2a      	cmp	r3, #42	; 0x2a
 8007c28:	d135      	bne.n	8007c96 <_vfiprintf_r+0x1ce>
 8007c2a:	9b03      	ldr	r3, [sp, #12]
 8007c2c:	3402      	adds	r4, #2
 8007c2e:	1d1a      	adds	r2, r3, #4
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	9203      	str	r2, [sp, #12]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	bfb8      	it	lt
 8007c38:	f04f 33ff 	movlt.w	r3, #4294967295
 8007c3c:	9305      	str	r3, [sp, #20]
 8007c3e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007d24 <_vfiprintf_r+0x25c>
 8007c42:	2203      	movs	r2, #3
 8007c44:	4650      	mov	r0, sl
 8007c46:	7821      	ldrb	r1, [r4, #0]
 8007c48:	f000 fa38 	bl	80080bc <memchr>
 8007c4c:	b140      	cbz	r0, 8007c60 <_vfiprintf_r+0x198>
 8007c4e:	2340      	movs	r3, #64	; 0x40
 8007c50:	eba0 000a 	sub.w	r0, r0, sl
 8007c54:	fa03 f000 	lsl.w	r0, r3, r0
 8007c58:	9b04      	ldr	r3, [sp, #16]
 8007c5a:	3401      	adds	r4, #1
 8007c5c:	4303      	orrs	r3, r0
 8007c5e:	9304      	str	r3, [sp, #16]
 8007c60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c64:	2206      	movs	r2, #6
 8007c66:	482c      	ldr	r0, [pc, #176]	; (8007d18 <_vfiprintf_r+0x250>)
 8007c68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c6c:	f000 fa26 	bl	80080bc <memchr>
 8007c70:	2800      	cmp	r0, #0
 8007c72:	d03f      	beq.n	8007cf4 <_vfiprintf_r+0x22c>
 8007c74:	4b29      	ldr	r3, [pc, #164]	; (8007d1c <_vfiprintf_r+0x254>)
 8007c76:	bb1b      	cbnz	r3, 8007cc0 <_vfiprintf_r+0x1f8>
 8007c78:	9b03      	ldr	r3, [sp, #12]
 8007c7a:	3307      	adds	r3, #7
 8007c7c:	f023 0307 	bic.w	r3, r3, #7
 8007c80:	3308      	adds	r3, #8
 8007c82:	9303      	str	r3, [sp, #12]
 8007c84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c86:	443b      	add	r3, r7
 8007c88:	9309      	str	r3, [sp, #36]	; 0x24
 8007c8a:	e767      	b.n	8007b5c <_vfiprintf_r+0x94>
 8007c8c:	460c      	mov	r4, r1
 8007c8e:	2001      	movs	r0, #1
 8007c90:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c94:	e7a5      	b.n	8007be2 <_vfiprintf_r+0x11a>
 8007c96:	2300      	movs	r3, #0
 8007c98:	f04f 0c0a 	mov.w	ip, #10
 8007c9c:	4619      	mov	r1, r3
 8007c9e:	3401      	adds	r4, #1
 8007ca0:	9305      	str	r3, [sp, #20]
 8007ca2:	4620      	mov	r0, r4
 8007ca4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ca8:	3a30      	subs	r2, #48	; 0x30
 8007caa:	2a09      	cmp	r2, #9
 8007cac:	d903      	bls.n	8007cb6 <_vfiprintf_r+0x1ee>
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d0c5      	beq.n	8007c3e <_vfiprintf_r+0x176>
 8007cb2:	9105      	str	r1, [sp, #20]
 8007cb4:	e7c3      	b.n	8007c3e <_vfiprintf_r+0x176>
 8007cb6:	4604      	mov	r4, r0
 8007cb8:	2301      	movs	r3, #1
 8007cba:	fb0c 2101 	mla	r1, ip, r1, r2
 8007cbe:	e7f0      	b.n	8007ca2 <_vfiprintf_r+0x1da>
 8007cc0:	ab03      	add	r3, sp, #12
 8007cc2:	9300      	str	r3, [sp, #0]
 8007cc4:	462a      	mov	r2, r5
 8007cc6:	4630      	mov	r0, r6
 8007cc8:	4b15      	ldr	r3, [pc, #84]	; (8007d20 <_vfiprintf_r+0x258>)
 8007cca:	a904      	add	r1, sp, #16
 8007ccc:	f3af 8000 	nop.w
 8007cd0:	4607      	mov	r7, r0
 8007cd2:	1c78      	adds	r0, r7, #1
 8007cd4:	d1d6      	bne.n	8007c84 <_vfiprintf_r+0x1bc>
 8007cd6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007cd8:	07d9      	lsls	r1, r3, #31
 8007cda:	d405      	bmi.n	8007ce8 <_vfiprintf_r+0x220>
 8007cdc:	89ab      	ldrh	r3, [r5, #12]
 8007cde:	059a      	lsls	r2, r3, #22
 8007ce0:	d402      	bmi.n	8007ce8 <_vfiprintf_r+0x220>
 8007ce2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ce4:	f7ff fa2e 	bl	8007144 <__retarget_lock_release_recursive>
 8007ce8:	89ab      	ldrh	r3, [r5, #12]
 8007cea:	065b      	lsls	r3, r3, #25
 8007cec:	f53f af12 	bmi.w	8007b14 <_vfiprintf_r+0x4c>
 8007cf0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007cf2:	e711      	b.n	8007b18 <_vfiprintf_r+0x50>
 8007cf4:	ab03      	add	r3, sp, #12
 8007cf6:	9300      	str	r3, [sp, #0]
 8007cf8:	462a      	mov	r2, r5
 8007cfa:	4630      	mov	r0, r6
 8007cfc:	4b08      	ldr	r3, [pc, #32]	; (8007d20 <_vfiprintf_r+0x258>)
 8007cfe:	a904      	add	r1, sp, #16
 8007d00:	f000 f882 	bl	8007e08 <_printf_i>
 8007d04:	e7e4      	b.n	8007cd0 <_vfiprintf_r+0x208>
 8007d06:	bf00      	nop
 8007d08:	080085c8 	.word	0x080085c8
 8007d0c:	080085e8 	.word	0x080085e8
 8007d10:	080085a8 	.word	0x080085a8
 8007d14:	0800860c 	.word	0x0800860c
 8007d18:	08008616 	.word	0x08008616
 8007d1c:	00000000 	.word	0x00000000
 8007d20:	08007aa3 	.word	0x08007aa3
 8007d24:	08008612 	.word	0x08008612

08007d28 <_printf_common>:
 8007d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d2c:	4616      	mov	r6, r2
 8007d2e:	4699      	mov	r9, r3
 8007d30:	688a      	ldr	r2, [r1, #8]
 8007d32:	690b      	ldr	r3, [r1, #16]
 8007d34:	4607      	mov	r7, r0
 8007d36:	4293      	cmp	r3, r2
 8007d38:	bfb8      	it	lt
 8007d3a:	4613      	movlt	r3, r2
 8007d3c:	6033      	str	r3, [r6, #0]
 8007d3e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007d42:	460c      	mov	r4, r1
 8007d44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007d48:	b10a      	cbz	r2, 8007d4e <_printf_common+0x26>
 8007d4a:	3301      	adds	r3, #1
 8007d4c:	6033      	str	r3, [r6, #0]
 8007d4e:	6823      	ldr	r3, [r4, #0]
 8007d50:	0699      	lsls	r1, r3, #26
 8007d52:	bf42      	ittt	mi
 8007d54:	6833      	ldrmi	r3, [r6, #0]
 8007d56:	3302      	addmi	r3, #2
 8007d58:	6033      	strmi	r3, [r6, #0]
 8007d5a:	6825      	ldr	r5, [r4, #0]
 8007d5c:	f015 0506 	ands.w	r5, r5, #6
 8007d60:	d106      	bne.n	8007d70 <_printf_common+0x48>
 8007d62:	f104 0a19 	add.w	sl, r4, #25
 8007d66:	68e3      	ldr	r3, [r4, #12]
 8007d68:	6832      	ldr	r2, [r6, #0]
 8007d6a:	1a9b      	subs	r3, r3, r2
 8007d6c:	42ab      	cmp	r3, r5
 8007d6e:	dc28      	bgt.n	8007dc2 <_printf_common+0x9a>
 8007d70:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007d74:	1e13      	subs	r3, r2, #0
 8007d76:	6822      	ldr	r2, [r4, #0]
 8007d78:	bf18      	it	ne
 8007d7a:	2301      	movne	r3, #1
 8007d7c:	0692      	lsls	r2, r2, #26
 8007d7e:	d42d      	bmi.n	8007ddc <_printf_common+0xb4>
 8007d80:	4649      	mov	r1, r9
 8007d82:	4638      	mov	r0, r7
 8007d84:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d88:	47c0      	blx	r8
 8007d8a:	3001      	adds	r0, #1
 8007d8c:	d020      	beq.n	8007dd0 <_printf_common+0xa8>
 8007d8e:	6823      	ldr	r3, [r4, #0]
 8007d90:	68e5      	ldr	r5, [r4, #12]
 8007d92:	f003 0306 	and.w	r3, r3, #6
 8007d96:	2b04      	cmp	r3, #4
 8007d98:	bf18      	it	ne
 8007d9a:	2500      	movne	r5, #0
 8007d9c:	6832      	ldr	r2, [r6, #0]
 8007d9e:	f04f 0600 	mov.w	r6, #0
 8007da2:	68a3      	ldr	r3, [r4, #8]
 8007da4:	bf08      	it	eq
 8007da6:	1aad      	subeq	r5, r5, r2
 8007da8:	6922      	ldr	r2, [r4, #16]
 8007daa:	bf08      	it	eq
 8007dac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007db0:	4293      	cmp	r3, r2
 8007db2:	bfc4      	itt	gt
 8007db4:	1a9b      	subgt	r3, r3, r2
 8007db6:	18ed      	addgt	r5, r5, r3
 8007db8:	341a      	adds	r4, #26
 8007dba:	42b5      	cmp	r5, r6
 8007dbc:	d11a      	bne.n	8007df4 <_printf_common+0xcc>
 8007dbe:	2000      	movs	r0, #0
 8007dc0:	e008      	b.n	8007dd4 <_printf_common+0xac>
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	4652      	mov	r2, sl
 8007dc6:	4649      	mov	r1, r9
 8007dc8:	4638      	mov	r0, r7
 8007dca:	47c0      	blx	r8
 8007dcc:	3001      	adds	r0, #1
 8007dce:	d103      	bne.n	8007dd8 <_printf_common+0xb0>
 8007dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8007dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dd8:	3501      	adds	r5, #1
 8007dda:	e7c4      	b.n	8007d66 <_printf_common+0x3e>
 8007ddc:	2030      	movs	r0, #48	; 0x30
 8007dde:	18e1      	adds	r1, r4, r3
 8007de0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007de4:	1c5a      	adds	r2, r3, #1
 8007de6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007dea:	4422      	add	r2, r4
 8007dec:	3302      	adds	r3, #2
 8007dee:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007df2:	e7c5      	b.n	8007d80 <_printf_common+0x58>
 8007df4:	2301      	movs	r3, #1
 8007df6:	4622      	mov	r2, r4
 8007df8:	4649      	mov	r1, r9
 8007dfa:	4638      	mov	r0, r7
 8007dfc:	47c0      	blx	r8
 8007dfe:	3001      	adds	r0, #1
 8007e00:	d0e6      	beq.n	8007dd0 <_printf_common+0xa8>
 8007e02:	3601      	adds	r6, #1
 8007e04:	e7d9      	b.n	8007dba <_printf_common+0x92>
	...

08007e08 <_printf_i>:
 8007e08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e0c:	460c      	mov	r4, r1
 8007e0e:	7e27      	ldrb	r7, [r4, #24]
 8007e10:	4691      	mov	r9, r2
 8007e12:	2f78      	cmp	r7, #120	; 0x78
 8007e14:	4680      	mov	r8, r0
 8007e16:	469a      	mov	sl, r3
 8007e18:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007e1a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007e1e:	d807      	bhi.n	8007e30 <_printf_i+0x28>
 8007e20:	2f62      	cmp	r7, #98	; 0x62
 8007e22:	d80a      	bhi.n	8007e3a <_printf_i+0x32>
 8007e24:	2f00      	cmp	r7, #0
 8007e26:	f000 80d9 	beq.w	8007fdc <_printf_i+0x1d4>
 8007e2a:	2f58      	cmp	r7, #88	; 0x58
 8007e2c:	f000 80a4 	beq.w	8007f78 <_printf_i+0x170>
 8007e30:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007e34:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007e38:	e03a      	b.n	8007eb0 <_printf_i+0xa8>
 8007e3a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007e3e:	2b15      	cmp	r3, #21
 8007e40:	d8f6      	bhi.n	8007e30 <_printf_i+0x28>
 8007e42:	a001      	add	r0, pc, #4	; (adr r0, 8007e48 <_printf_i+0x40>)
 8007e44:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007e48:	08007ea1 	.word	0x08007ea1
 8007e4c:	08007eb5 	.word	0x08007eb5
 8007e50:	08007e31 	.word	0x08007e31
 8007e54:	08007e31 	.word	0x08007e31
 8007e58:	08007e31 	.word	0x08007e31
 8007e5c:	08007e31 	.word	0x08007e31
 8007e60:	08007eb5 	.word	0x08007eb5
 8007e64:	08007e31 	.word	0x08007e31
 8007e68:	08007e31 	.word	0x08007e31
 8007e6c:	08007e31 	.word	0x08007e31
 8007e70:	08007e31 	.word	0x08007e31
 8007e74:	08007fc3 	.word	0x08007fc3
 8007e78:	08007ee5 	.word	0x08007ee5
 8007e7c:	08007fa5 	.word	0x08007fa5
 8007e80:	08007e31 	.word	0x08007e31
 8007e84:	08007e31 	.word	0x08007e31
 8007e88:	08007fe5 	.word	0x08007fe5
 8007e8c:	08007e31 	.word	0x08007e31
 8007e90:	08007ee5 	.word	0x08007ee5
 8007e94:	08007e31 	.word	0x08007e31
 8007e98:	08007e31 	.word	0x08007e31
 8007e9c:	08007fad 	.word	0x08007fad
 8007ea0:	680b      	ldr	r3, [r1, #0]
 8007ea2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007ea6:	1d1a      	adds	r2, r3, #4
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	600a      	str	r2, [r1, #0]
 8007eac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	e0a4      	b.n	8007ffe <_printf_i+0x1f6>
 8007eb4:	6825      	ldr	r5, [r4, #0]
 8007eb6:	6808      	ldr	r0, [r1, #0]
 8007eb8:	062e      	lsls	r6, r5, #24
 8007eba:	f100 0304 	add.w	r3, r0, #4
 8007ebe:	d50a      	bpl.n	8007ed6 <_printf_i+0xce>
 8007ec0:	6805      	ldr	r5, [r0, #0]
 8007ec2:	600b      	str	r3, [r1, #0]
 8007ec4:	2d00      	cmp	r5, #0
 8007ec6:	da03      	bge.n	8007ed0 <_printf_i+0xc8>
 8007ec8:	232d      	movs	r3, #45	; 0x2d
 8007eca:	426d      	negs	r5, r5
 8007ecc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ed0:	230a      	movs	r3, #10
 8007ed2:	485e      	ldr	r0, [pc, #376]	; (800804c <_printf_i+0x244>)
 8007ed4:	e019      	b.n	8007f0a <_printf_i+0x102>
 8007ed6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007eda:	6805      	ldr	r5, [r0, #0]
 8007edc:	600b      	str	r3, [r1, #0]
 8007ede:	bf18      	it	ne
 8007ee0:	b22d      	sxthne	r5, r5
 8007ee2:	e7ef      	b.n	8007ec4 <_printf_i+0xbc>
 8007ee4:	680b      	ldr	r3, [r1, #0]
 8007ee6:	6825      	ldr	r5, [r4, #0]
 8007ee8:	1d18      	adds	r0, r3, #4
 8007eea:	6008      	str	r0, [r1, #0]
 8007eec:	0628      	lsls	r0, r5, #24
 8007eee:	d501      	bpl.n	8007ef4 <_printf_i+0xec>
 8007ef0:	681d      	ldr	r5, [r3, #0]
 8007ef2:	e002      	b.n	8007efa <_printf_i+0xf2>
 8007ef4:	0669      	lsls	r1, r5, #25
 8007ef6:	d5fb      	bpl.n	8007ef0 <_printf_i+0xe8>
 8007ef8:	881d      	ldrh	r5, [r3, #0]
 8007efa:	2f6f      	cmp	r7, #111	; 0x6f
 8007efc:	bf0c      	ite	eq
 8007efe:	2308      	moveq	r3, #8
 8007f00:	230a      	movne	r3, #10
 8007f02:	4852      	ldr	r0, [pc, #328]	; (800804c <_printf_i+0x244>)
 8007f04:	2100      	movs	r1, #0
 8007f06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007f0a:	6866      	ldr	r6, [r4, #4]
 8007f0c:	2e00      	cmp	r6, #0
 8007f0e:	bfa8      	it	ge
 8007f10:	6821      	ldrge	r1, [r4, #0]
 8007f12:	60a6      	str	r6, [r4, #8]
 8007f14:	bfa4      	itt	ge
 8007f16:	f021 0104 	bicge.w	r1, r1, #4
 8007f1a:	6021      	strge	r1, [r4, #0]
 8007f1c:	b90d      	cbnz	r5, 8007f22 <_printf_i+0x11a>
 8007f1e:	2e00      	cmp	r6, #0
 8007f20:	d04d      	beq.n	8007fbe <_printf_i+0x1b6>
 8007f22:	4616      	mov	r6, r2
 8007f24:	fbb5 f1f3 	udiv	r1, r5, r3
 8007f28:	fb03 5711 	mls	r7, r3, r1, r5
 8007f2c:	5dc7      	ldrb	r7, [r0, r7]
 8007f2e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007f32:	462f      	mov	r7, r5
 8007f34:	42bb      	cmp	r3, r7
 8007f36:	460d      	mov	r5, r1
 8007f38:	d9f4      	bls.n	8007f24 <_printf_i+0x11c>
 8007f3a:	2b08      	cmp	r3, #8
 8007f3c:	d10b      	bne.n	8007f56 <_printf_i+0x14e>
 8007f3e:	6823      	ldr	r3, [r4, #0]
 8007f40:	07df      	lsls	r7, r3, #31
 8007f42:	d508      	bpl.n	8007f56 <_printf_i+0x14e>
 8007f44:	6923      	ldr	r3, [r4, #16]
 8007f46:	6861      	ldr	r1, [r4, #4]
 8007f48:	4299      	cmp	r1, r3
 8007f4a:	bfde      	ittt	le
 8007f4c:	2330      	movle	r3, #48	; 0x30
 8007f4e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007f52:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007f56:	1b92      	subs	r2, r2, r6
 8007f58:	6122      	str	r2, [r4, #16]
 8007f5a:	464b      	mov	r3, r9
 8007f5c:	4621      	mov	r1, r4
 8007f5e:	4640      	mov	r0, r8
 8007f60:	f8cd a000 	str.w	sl, [sp]
 8007f64:	aa03      	add	r2, sp, #12
 8007f66:	f7ff fedf 	bl	8007d28 <_printf_common>
 8007f6a:	3001      	adds	r0, #1
 8007f6c:	d14c      	bne.n	8008008 <_printf_i+0x200>
 8007f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8007f72:	b004      	add	sp, #16
 8007f74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f78:	4834      	ldr	r0, [pc, #208]	; (800804c <_printf_i+0x244>)
 8007f7a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007f7e:	680e      	ldr	r6, [r1, #0]
 8007f80:	6823      	ldr	r3, [r4, #0]
 8007f82:	f856 5b04 	ldr.w	r5, [r6], #4
 8007f86:	061f      	lsls	r7, r3, #24
 8007f88:	600e      	str	r6, [r1, #0]
 8007f8a:	d514      	bpl.n	8007fb6 <_printf_i+0x1ae>
 8007f8c:	07d9      	lsls	r1, r3, #31
 8007f8e:	bf44      	itt	mi
 8007f90:	f043 0320 	orrmi.w	r3, r3, #32
 8007f94:	6023      	strmi	r3, [r4, #0]
 8007f96:	b91d      	cbnz	r5, 8007fa0 <_printf_i+0x198>
 8007f98:	6823      	ldr	r3, [r4, #0]
 8007f9a:	f023 0320 	bic.w	r3, r3, #32
 8007f9e:	6023      	str	r3, [r4, #0]
 8007fa0:	2310      	movs	r3, #16
 8007fa2:	e7af      	b.n	8007f04 <_printf_i+0xfc>
 8007fa4:	6823      	ldr	r3, [r4, #0]
 8007fa6:	f043 0320 	orr.w	r3, r3, #32
 8007faa:	6023      	str	r3, [r4, #0]
 8007fac:	2378      	movs	r3, #120	; 0x78
 8007fae:	4828      	ldr	r0, [pc, #160]	; (8008050 <_printf_i+0x248>)
 8007fb0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007fb4:	e7e3      	b.n	8007f7e <_printf_i+0x176>
 8007fb6:	065e      	lsls	r6, r3, #25
 8007fb8:	bf48      	it	mi
 8007fba:	b2ad      	uxthmi	r5, r5
 8007fbc:	e7e6      	b.n	8007f8c <_printf_i+0x184>
 8007fbe:	4616      	mov	r6, r2
 8007fc0:	e7bb      	b.n	8007f3a <_printf_i+0x132>
 8007fc2:	680b      	ldr	r3, [r1, #0]
 8007fc4:	6826      	ldr	r6, [r4, #0]
 8007fc6:	1d1d      	adds	r5, r3, #4
 8007fc8:	6960      	ldr	r0, [r4, #20]
 8007fca:	600d      	str	r5, [r1, #0]
 8007fcc:	0635      	lsls	r5, r6, #24
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	d501      	bpl.n	8007fd6 <_printf_i+0x1ce>
 8007fd2:	6018      	str	r0, [r3, #0]
 8007fd4:	e002      	b.n	8007fdc <_printf_i+0x1d4>
 8007fd6:	0671      	lsls	r1, r6, #25
 8007fd8:	d5fb      	bpl.n	8007fd2 <_printf_i+0x1ca>
 8007fda:	8018      	strh	r0, [r3, #0]
 8007fdc:	2300      	movs	r3, #0
 8007fde:	4616      	mov	r6, r2
 8007fe0:	6123      	str	r3, [r4, #16]
 8007fe2:	e7ba      	b.n	8007f5a <_printf_i+0x152>
 8007fe4:	680b      	ldr	r3, [r1, #0]
 8007fe6:	1d1a      	adds	r2, r3, #4
 8007fe8:	600a      	str	r2, [r1, #0]
 8007fea:	681e      	ldr	r6, [r3, #0]
 8007fec:	2100      	movs	r1, #0
 8007fee:	4630      	mov	r0, r6
 8007ff0:	6862      	ldr	r2, [r4, #4]
 8007ff2:	f000 f863 	bl	80080bc <memchr>
 8007ff6:	b108      	cbz	r0, 8007ffc <_printf_i+0x1f4>
 8007ff8:	1b80      	subs	r0, r0, r6
 8007ffa:	6060      	str	r0, [r4, #4]
 8007ffc:	6863      	ldr	r3, [r4, #4]
 8007ffe:	6123      	str	r3, [r4, #16]
 8008000:	2300      	movs	r3, #0
 8008002:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008006:	e7a8      	b.n	8007f5a <_printf_i+0x152>
 8008008:	4632      	mov	r2, r6
 800800a:	4649      	mov	r1, r9
 800800c:	4640      	mov	r0, r8
 800800e:	6923      	ldr	r3, [r4, #16]
 8008010:	47d0      	blx	sl
 8008012:	3001      	adds	r0, #1
 8008014:	d0ab      	beq.n	8007f6e <_printf_i+0x166>
 8008016:	6823      	ldr	r3, [r4, #0]
 8008018:	079b      	lsls	r3, r3, #30
 800801a:	d413      	bmi.n	8008044 <_printf_i+0x23c>
 800801c:	68e0      	ldr	r0, [r4, #12]
 800801e:	9b03      	ldr	r3, [sp, #12]
 8008020:	4298      	cmp	r0, r3
 8008022:	bfb8      	it	lt
 8008024:	4618      	movlt	r0, r3
 8008026:	e7a4      	b.n	8007f72 <_printf_i+0x16a>
 8008028:	2301      	movs	r3, #1
 800802a:	4632      	mov	r2, r6
 800802c:	4649      	mov	r1, r9
 800802e:	4640      	mov	r0, r8
 8008030:	47d0      	blx	sl
 8008032:	3001      	adds	r0, #1
 8008034:	d09b      	beq.n	8007f6e <_printf_i+0x166>
 8008036:	3501      	adds	r5, #1
 8008038:	68e3      	ldr	r3, [r4, #12]
 800803a:	9903      	ldr	r1, [sp, #12]
 800803c:	1a5b      	subs	r3, r3, r1
 800803e:	42ab      	cmp	r3, r5
 8008040:	dcf2      	bgt.n	8008028 <_printf_i+0x220>
 8008042:	e7eb      	b.n	800801c <_printf_i+0x214>
 8008044:	2500      	movs	r5, #0
 8008046:	f104 0619 	add.w	r6, r4, #25
 800804a:	e7f5      	b.n	8008038 <_printf_i+0x230>
 800804c:	0800861d 	.word	0x0800861d
 8008050:	0800862e 	.word	0x0800862e

08008054 <_read_r>:
 8008054:	b538      	push	{r3, r4, r5, lr}
 8008056:	4604      	mov	r4, r0
 8008058:	4608      	mov	r0, r1
 800805a:	4611      	mov	r1, r2
 800805c:	2200      	movs	r2, #0
 800805e:	4d05      	ldr	r5, [pc, #20]	; (8008074 <_read_r+0x20>)
 8008060:	602a      	str	r2, [r5, #0]
 8008062:	461a      	mov	r2, r3
 8008064:	f7f9 f984 	bl	8001370 <_read>
 8008068:	1c43      	adds	r3, r0, #1
 800806a:	d102      	bne.n	8008072 <_read_r+0x1e>
 800806c:	682b      	ldr	r3, [r5, #0]
 800806e:	b103      	cbz	r3, 8008072 <_read_r+0x1e>
 8008070:	6023      	str	r3, [r4, #0]
 8008072:	bd38      	pop	{r3, r4, r5, pc}
 8008074:	20000520 	.word	0x20000520

08008078 <_fstat_r>:
 8008078:	b538      	push	{r3, r4, r5, lr}
 800807a:	2300      	movs	r3, #0
 800807c:	4d06      	ldr	r5, [pc, #24]	; (8008098 <_fstat_r+0x20>)
 800807e:	4604      	mov	r4, r0
 8008080:	4608      	mov	r0, r1
 8008082:	4611      	mov	r1, r2
 8008084:	602b      	str	r3, [r5, #0]
 8008086:	f7f9 f9c6 	bl	8001416 <_fstat>
 800808a:	1c43      	adds	r3, r0, #1
 800808c:	d102      	bne.n	8008094 <_fstat_r+0x1c>
 800808e:	682b      	ldr	r3, [r5, #0]
 8008090:	b103      	cbz	r3, 8008094 <_fstat_r+0x1c>
 8008092:	6023      	str	r3, [r4, #0]
 8008094:	bd38      	pop	{r3, r4, r5, pc}
 8008096:	bf00      	nop
 8008098:	20000520 	.word	0x20000520

0800809c <_isatty_r>:
 800809c:	b538      	push	{r3, r4, r5, lr}
 800809e:	2300      	movs	r3, #0
 80080a0:	4d05      	ldr	r5, [pc, #20]	; (80080b8 <_isatty_r+0x1c>)
 80080a2:	4604      	mov	r4, r0
 80080a4:	4608      	mov	r0, r1
 80080a6:	602b      	str	r3, [r5, #0]
 80080a8:	f7f9 f9c4 	bl	8001434 <_isatty>
 80080ac:	1c43      	adds	r3, r0, #1
 80080ae:	d102      	bne.n	80080b6 <_isatty_r+0x1a>
 80080b0:	682b      	ldr	r3, [r5, #0]
 80080b2:	b103      	cbz	r3, 80080b6 <_isatty_r+0x1a>
 80080b4:	6023      	str	r3, [r4, #0]
 80080b6:	bd38      	pop	{r3, r4, r5, pc}
 80080b8:	20000520 	.word	0x20000520

080080bc <memchr>:
 80080bc:	4603      	mov	r3, r0
 80080be:	b510      	push	{r4, lr}
 80080c0:	b2c9      	uxtb	r1, r1
 80080c2:	4402      	add	r2, r0
 80080c4:	4293      	cmp	r3, r2
 80080c6:	4618      	mov	r0, r3
 80080c8:	d101      	bne.n	80080ce <memchr+0x12>
 80080ca:	2000      	movs	r0, #0
 80080cc:	e003      	b.n	80080d6 <memchr+0x1a>
 80080ce:	7804      	ldrb	r4, [r0, #0]
 80080d0:	3301      	adds	r3, #1
 80080d2:	428c      	cmp	r4, r1
 80080d4:	d1f6      	bne.n	80080c4 <memchr+0x8>
 80080d6:	bd10      	pop	{r4, pc}

080080d8 <memcpy>:
 80080d8:	440a      	add	r2, r1
 80080da:	4291      	cmp	r1, r2
 80080dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80080e0:	d100      	bne.n	80080e4 <memcpy+0xc>
 80080e2:	4770      	bx	lr
 80080e4:	b510      	push	{r4, lr}
 80080e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080ea:	4291      	cmp	r1, r2
 80080ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080f0:	d1f9      	bne.n	80080e6 <memcpy+0xe>
 80080f2:	bd10      	pop	{r4, pc}

080080f4 <memmove>:
 80080f4:	4288      	cmp	r0, r1
 80080f6:	b510      	push	{r4, lr}
 80080f8:	eb01 0402 	add.w	r4, r1, r2
 80080fc:	d902      	bls.n	8008104 <memmove+0x10>
 80080fe:	4284      	cmp	r4, r0
 8008100:	4623      	mov	r3, r4
 8008102:	d807      	bhi.n	8008114 <memmove+0x20>
 8008104:	1e43      	subs	r3, r0, #1
 8008106:	42a1      	cmp	r1, r4
 8008108:	d008      	beq.n	800811c <memmove+0x28>
 800810a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800810e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008112:	e7f8      	b.n	8008106 <memmove+0x12>
 8008114:	4601      	mov	r1, r0
 8008116:	4402      	add	r2, r0
 8008118:	428a      	cmp	r2, r1
 800811a:	d100      	bne.n	800811e <memmove+0x2a>
 800811c:	bd10      	pop	{r4, pc}
 800811e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008122:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008126:	e7f7      	b.n	8008118 <memmove+0x24>

08008128 <_realloc_r>:
 8008128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800812a:	4607      	mov	r7, r0
 800812c:	4614      	mov	r4, r2
 800812e:	460e      	mov	r6, r1
 8008130:	b921      	cbnz	r1, 800813c <_realloc_r+0x14>
 8008132:	4611      	mov	r1, r2
 8008134:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008138:	f7ff b85a 	b.w	80071f0 <_malloc_r>
 800813c:	b922      	cbnz	r2, 8008148 <_realloc_r+0x20>
 800813e:	f7ff f80b 	bl	8007158 <_free_r>
 8008142:	4625      	mov	r5, r4
 8008144:	4628      	mov	r0, r5
 8008146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008148:	f000 f814 	bl	8008174 <_malloc_usable_size_r>
 800814c:	42a0      	cmp	r0, r4
 800814e:	d20f      	bcs.n	8008170 <_realloc_r+0x48>
 8008150:	4621      	mov	r1, r4
 8008152:	4638      	mov	r0, r7
 8008154:	f7ff f84c 	bl	80071f0 <_malloc_r>
 8008158:	4605      	mov	r5, r0
 800815a:	2800      	cmp	r0, #0
 800815c:	d0f2      	beq.n	8008144 <_realloc_r+0x1c>
 800815e:	4631      	mov	r1, r6
 8008160:	4622      	mov	r2, r4
 8008162:	f7ff ffb9 	bl	80080d8 <memcpy>
 8008166:	4631      	mov	r1, r6
 8008168:	4638      	mov	r0, r7
 800816a:	f7fe fff5 	bl	8007158 <_free_r>
 800816e:	e7e9      	b.n	8008144 <_realloc_r+0x1c>
 8008170:	4635      	mov	r5, r6
 8008172:	e7e7      	b.n	8008144 <_realloc_r+0x1c>

08008174 <_malloc_usable_size_r>:
 8008174:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008178:	1f18      	subs	r0, r3, #4
 800817a:	2b00      	cmp	r3, #0
 800817c:	bfbc      	itt	lt
 800817e:	580b      	ldrlt	r3, [r1, r0]
 8008180:	18c0      	addlt	r0, r0, r3
 8008182:	4770      	bx	lr

08008184 <_init>:
 8008184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008186:	bf00      	nop
 8008188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800818a:	bc08      	pop	{r3}
 800818c:	469e      	mov	lr, r3
 800818e:	4770      	bx	lr

08008190 <_fini>:
 8008190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008192:	bf00      	nop
 8008194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008196:	bc08      	pop	{r3}
 8008198:	469e      	mov	lr, r3
 800819a:	4770      	bx	lr
