POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,LOCK,ADD,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,SHL,TEST,CMPSB,PUSHF,TEST,CMPSB,PUSHF,TEST,CMPSB,PUSHF,TEST,CMPSD,PUSHF,MOV,CMPSB,PUSHF,CMPSD,CMPS,POPF,XCHG,CMPSB,PUSHF,CMPSD,MOVS,POPF,TEST,CMPSB,PUSHF,CMPSD,SCAS,POPF,TEST,CMPSB,PUSHF,CMPSD,CMPS,POPF,TEST,CMPSB,PUSHF,CMPSD,MOV,PUSHF,CMPSD,POP,PUSHF,TEST,CMPSB,PUSHF,CMPSD,MOVS,POPF,TEST,CMPSB,PUSHF,PUSH,IMUL,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,LOOPNZ,ADD,OR,DB,OR,OR,ADD,ADD,ADD,ADD,MOV,ADD,ADD,ADD,ADD,ADD,ADD,MOV,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JO,ADD,ADD,ADD,INS,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADC,ADD,XOR,ADD,ADD,ADD,ADD,ADD,ADD,PUSH,ADD,SBB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,ADD,TEST,ADD,DB,DB,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,ADD,CWDE,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JZ,JS,ADD,ADD,ADC,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,DB,DB,JZ,ADD,ADD,SBB,ADD,AND,ADD,SBB,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,IMUL,ADD,ADD,ADD,ADD,ADD,SUB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,JB,ADD,ADD,ADD,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,INS,OUTS,MOVSXD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD