
<html><head><title>Importing Libraries and ICs</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2020-09-20" />
<meta name="CreateTime" content="1600667218" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso RF solution that enables to create package layouts in Virtuoso." />
<meta name="DocTitle" content="Virtuoso RF Solution Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Importing Libraries and ICs" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vrf" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-20" />
<meta name="ModifiedTime" content="1600667218" />
<meta name="NextFile" content="chap3.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap1.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso RF Solution Guide -- Importing Libraries and ICs" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vrfICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vrfTOC.html">Contents</a></li><li><a class="prev" href="chap1.html" title="Packaging">Packaging </a></li><li style="float: right;"><a class="viewPrint" href="vrf.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap3.html" title="Creating a Package Schematic">Creating a Package Schematic</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso RF Solution Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>3
<a id="pgfId-857691"></a></h1>
<h1>
<a id="pgfId-878194"></a><hr />
<a id="73144"></a>Importing Libraries and ICs<hr />
</h1>

<p>
<a id="pgfId-944827"></a>The OA technology model has been enhanced to support package layouts. This technology data can either be imported directly from Allegro or loaded through the Virtuoso technology file. In addition, vendor and customer component libraries can be imported and used in Virtuoso RF while creating and verifying the package schematic and layout.</p>
<p>
<a id="pgfId-911543"></a>The chapter includes the following sections:</p>
<ul><li>
<a id="pgfId-737043"></a><a href="chap2.html#81145">Importing Technology Information</a></li><li>
<a id="pgfId-918486"></a><a href="chap2.html#42618">Importing Libraries</a></li><li>
<a id="pgfId-929073"></a><a href="chap2.html#90443">Die/TILP Instantiation</a></li></ul>



<h2>
<a id="pgfId-737151"></a><a id="81145"></a>Importing Technology Information</h2>

<p>
<a id="pgfId-893550"></a>This section includes the following topics:</p>
<ul><li>
<a id="pgfId-893129"></a><a href="chap2.html#59867">Creating Technology File</a></li><li>
<a id="pgfId-893183"></a><a href="chap2.html#15921">Importing Technology File</a></li><li>
<a id="pgfId-933363"></a><a href="chap2.html#21096">Updating the Technology File</a></li></ul>



<h3>
<a id="pgfId-902382"></a><a id="59867"></a>Creating Technology File</h3>

<p>
<a id="pgfId-939751"></a>The Virtuoso technology database is provided by the foundry (for IC fabrics) or the OSAT (Outsourced Semiconductor Assembly and Test) for package fabrics. Typically, the technology rules provided by OSAT houses are in the form of manuals that must be transcribed to Virtuoso technology file constructs that are subsequently loaded into Virtuoso. </p>
<p>
<a id="pgfId-939753"></a>The Virtuoso technology model has been extended and adapted to cover new constructs that are specific to the packaging world. Examples of the packaging concepts that are captured in the Virtuoso technology file are:</p>
<ul><li>
<a id="pgfId-939754"></a>An attribute stating that the corresponding technology represents a package fabric. This attribute is used heavily in Virtuoso to provide specialized operations for package layouts.</li><li>
<a id="pgfId-939755"></a>The layer cross section of the packaging substrate. Unlike IC fabrics, it is important for the cross section to include detailed electrical and physical information for both the conducting and dielectric layers. This information is used by the 3D extractor to accurately present the mesh that needs to be solved to create realistic S-Parameter models that can be integrated with the rest of the system for realistic simulation.</li><li>
<a id="pgfId-939756"></a>The physical constraints define the spacing, width, and clearance rules between different objects in the layout. Unlike IC fabrics where spacing rules are provided for a specific layer, in package fabrics different spacing rules might apply for different types of objects on the same layer. A mitigating factor is that unlike IC fabrics, where a constraint can be a complicated 3D table, a package fabric has scalar values.</li><li>
<a id="pgfId-939757"></a>The Boolean operations describing the relationship between voiding layers and conducting layers to create the effective conducting shapes. Unlike IC fabrics where a shape on a layer associated with a trim operation splits a single shape into different conducting sub-shapes, the package fabric uses the trim operation to etch away portions of a dynamic shape that could cause an electrical short with another shape.</li><li>
<a id="pgfId-939758"></a>Unlike IC fabrics where via definitions include metal shapes and cut shapes that represent the signal propagation from one layer to another, package fabric vias are typically represented with a mechanically drilled hole where there is an implicit assumption of conductivity through the range of layers covered by the via. </li><li>
<a id="pgfId-939759"></a>The specification of 3D bond wire profiles that are used in a bond wire-based attachment of dies. This is unique to package fabrics.</li></ul>





<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-946216"></a>The fabric type of the design has to be set to &quot;package&quot; or &quot;module&quot; in the technology file for the package design capabilities to be available. Following message is issued if the appropriate fabric type has not been specified:</div>
<p>
<a id="pgfId-946375"></a><code>*WARNING* (OA-37002): Cannot set SIP Design type, because fabric type &#39;unspecified&#39; of the attached technology database is not &#39;package&#39;, &#39;board&#39; or &#39;module&#39;.</code></p>
<p>
<a id="pgfId-939761"></a>The technology file must be created manually if the alternative (described in the next section) is not available. A sample technology file is provided in the appendix of the Interoperability document (to be provided).</p>

<h3>
<a id="pgfId-878514"></a><a id="15921"></a>Importing Technology File</h3>

<p>
<a id="pgfId-939850"></a>The simpler alternative to creating a technology database using a hand-written technology file is to import the technology from an existing Allegro <code>.sip</code> file that has been built using the same or a similar technology. For similar technologies, the technology file must be manually edited with the correct values for the target technology. After completing these edits, load the technology file into Virtuoso using the usual &quot;Technology Manager&quot; options.</p>
<p>
<a id="pgfId-919170"></a>You can import only technology information from Allegro using the translators by specifying the <code>Technology Information (sip/mcm/brd)</code> option in the <em>Import Mode</em> field. </p>

<p>
<a id="pgfId-926456"></a></p>
<div class="webflare-div-image">
<img width="668" height="284" src="images/chap2-2.gif" /></div>

<p>
<a id="pgfId-926322"></a>The import of technology file includes mapping the following:</p>
<ul><li>
<a id="pgfId-926571"></a>Padstack and symbol definitions of the SiP objects that map to OA cellviews including renaming to avoid same name cells in a library.</li><li>
<a id="pgfId-926578"></a>Variants for symbols and padstacks that were modified at the instance level.<ul><li>
<a id="pgfId-926580"></a>Translations, rotations, mirroring, and deletion of objects inside symbols</li><li>
<a id="pgfId-926581"></a>Padstack references (vertical offset in the layer stack), and unused pad suppression</li></ul></li><li>
<a id="pgfId-926582"></a>The symbols and padstacks with differing sets of parameters in SiP and OA<ul><li>
<a id="pgfId-926583"></a>Top-level vias in OA that do not have mirrored parameters</li></ul></li><li>
<a id="pgfId-926584"></a>Derivation of cell names using signatures</li><li>
<a id="pgfId-926820"></a>Layer mapping<ul><li>
<a id="pgfId-926821"></a>Cross-section layers are mapped to layers with functions metal, dielectric, diestack</li><li>
<a id="pgfId-926822"></a>Mapping of non-cross-section layers with correspondence in cdsDefTechLib</li><li>
<a id="pgfId-926827"></a>Mapping of non-cross-section layers without correspondence in cdsDefTechLib</li></ul></li></ul>











<h3>
<a id="pgfId-924707"></a><a id="21096"></a>Updating the Technology File</h3>

<p>
<a id="pgfId-927631"></a>When importing into a library where data exists, you have the following options for updating the technology database while importing information from an existing <code>.sip</code> file:</p>
<ul><li>
<a id="pgfId-927632"></a>Overwrite the top-level layout, import new components, and technology objects.<br />
<a id="pgfId-940015"></a>The <em>Layout (.sip/.mcm/.brd)</em> is the default <em>Import Mode</em> while running <em>File</em> &#8211; <em>Import</em> &#8211; <em>From Allegro</em>. All the information present in the <code>.sip</code> file is imported into the target library. If the target library is already present, you can optionally overwrite existing components or skip existing components.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-927633"></a>When you make simple edits to the package layout, there is no need to recreate the techDB and all the components. Creating the techDB requires a lot of information and most of it is mapped to SiP. Therefore, recreating the techDB could result in loss of information.</div></li><li>
<a id="pgfId-940097"></a>Overwrite only the technology information in the target library.<br />
<a id="pgfId-940099"></a>In this mode, the <em>Import Mode</em> field is set to <code>Technology information (.sip/.mcm/.brd)</code>. The top-level layout is not modified, but the technology and component information is updated.</li><li>
<a id="pgfId-940146"></a>Import components represented as Allegro <code>.dra</code> files into the target library.<br />
<a id="pgfId-940148"></a>A directory containing DRA files can be imported into the target library. In this mode, the <em>Import Mode</em> field is set to <code>DRA files</code>. After import, the components are available as 5.X cellviews in the target library and can be referenced in the package layout.</li></ul>







<h4>
<a id="pgfId-927023"></a>Understanding Constructs in the Technology File</h4>

<p>
<a id="pgfId-940238"></a>The sections in the technology file that are relevant for packaging are best demonstrated through a sample technology file. Constructs that are relevant to packaging are explicitly described in the following section. Look at the sample technology file.</p>

<p>
<a id="pgfId-940336"></a></p>
<table class="webflareTable" id="#id940337">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-940580"></a>Controls section</p>
<p>
<a id="pgfId-940572"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-940576"></a>The new construct is <code>fabricType</code>. This indicates that the library in which this file is loaded contains package fabric cellviews. Note that it is important for libraries containing package cellviews to contain this construct. Many Virtuoso RF Solution features depend on this designation in the technology database.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-940343"></a><a id="layerdefinitions"></a><a id="53588"></a>layerDefinitions section</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-940347"></a>techLayers sub-section</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-940477"></a>There are two changes in this section. For every layer in the layer cross section, a VOID layer is added to allow the voiding of shapes on that layer. For details, refer to. Conceptually, it can be viewed as a Boolean operation that creates a hole in the layer it voids. This allows shapes on other nets to be created in the hole without creating an electrical short with the net on the layer that is being voided. See </p>
<p>
<a id="pgfId-940478"></a></p>
<p>
<a id="pgfId-940349"></a>The new built-in layers that are added for the Virtuoso RF Solution are highlighted in this section. These layers are used to build Technology Independent Layout Pcells (TILP) that are one of the&#160;&#160;foundations of the Virtuoso RF Solution. Technology independence allows components to be created without being aware of the target technology. When a technology independent Pcell is instantiated in a package layout (<code>parentCell</code>), the library containing the parent cell (<code>parentCellLibName</code>) is used to find the technology database associated with this instantiation. Shapes on generic layers (using the System-reserved layers highlighted in this section) are mapped to the appropriate layer in the package substrate described in the technology database. For example, shapes on the <code>beginGeneric</code> layer are mapped to either the top or the bottom of the package substrate depending on whether the component is connected to the top of the substrate or the bottom of the substrate.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-940351"></a>techLayerPurposePriorities sub-section</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-940353"></a>New layer purposes are provided for each layer and purpose combination within the layer cross section. A new built-in purpose dynamic allows the voiding of planes. In the below-mentioned <code>techDerivedLayers</code> section, a boolean operation is specified to select shapes on the dynamic purpose and remove (NOT operation) the corresponding VOID shapes to create the effective conducting plane for that net.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-940355"></a>techDerivedLayers sub-section</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-940710"></a>In this section, the boolean operations governing the behavior of voiding are provided. For example, in the operation below, M1_PLANE selects all the shapes on M1/dynamic and, M1_SHAPE subtracts the shapes on M1_VOID from M1_PLANE to generate the effective conducting shape.</p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-940712"></a>( M1_PLANE&#160;&#160;                549        ( M1         &#39;select  dynamic   ))</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-940713"></a>  ( M1_SHAPE                  550        ( M1_PLANE   &#39;not    M1_VOID   ))</pre>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-940747"></a>layerRules section</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-940359"></a>functions sub-section</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-940361"></a>The voiding layer purpose pairs are explicitly identified as containing a function of <code>trims()</code> indicating that they perform a negative operation on some other layer purpose pair. Dielectric layers are also designated a function of &quot;dielectric&quot; indicating that they are not conducting layers.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-940363"></a>analysisAttributes sub-section</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-940815"></a>The <code>analysisAttribute</code> section is used to describe each layer of the cross-section in sufficient detail to allow accurate 3D extraction. The new attributes that are available are:</p>

<ul><li>
<a id="pgfId-940816"></a><code>materialName</code></li><li>
<a id="pgfId-940817"></a><code>thickness</code></li><li>
<a id="pgfId-940818"></a><code>conductivity</code></li><li>
<a id="pgfId-940819"></a><code>permittivity</code></li><li>
<a id="pgfId-940820"></a><code>lossTangent</code></li></ul>





<p>
<a id="pgfId-940821"></a>For details, refer to <h-hot><a actuate="user" class="URL" href="../techfileuser/chap5.html#navigator" show="replace" xml:link="simple">Navigating through a Technology File</a></h-hot>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-940958"></a>constraintGroups section</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-940367"></a>constraintGroups section</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-940988"></a>The <code>constraintGroups</code> section has been enhanced to describe packaging constraints. Width, spacing, and hole spacing constraints can be defined for each layer. New parameters are provided on these constraints that allow the specification of spacing values. Spacing check is performed on these values based on the object types. For example, different spacing values can be provided between a </p>

<ul><li>
<a id="pgfId-940989"></a>M1 shape in a via and a M1 shape represented as a line (path).</li><li>
<a id="pgfId-940990"></a>M1 shape in a bond finger cell and M1 shape represented as a shape (polygon).</li></ul>


<p>
<a id="pgfId-940991"></a>The complete list of these types are: <code>line</code>, <code>pin</code>, <code>thruPin</code>, <code>smdPin</code>, <code>testPin</code>, <code>thruVia</code>, <code>bbVia</code>, <code>testVia</code>, <code>microVia</code>, <code>shape</code>, <code>bondFinger</code>, and <code>via</code>.</p>
</td>
</tr>
</tbody></table>
<h2>
<a id="pgfId-927191"></a><a id="42618"></a>Importing Libraries</h2>

<p>
<a id="pgfId-941144"></a>The table below shows how different components can be imported into the Virtuoso RF Solution.</p>
<p>
<a id="pgfId-936893"></a>The following types of libraries can be imported:</p>

<p>
<a id="pgfId-941329"></a></p>
<table class="webflareTable" id="#id941330">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-941332"></a>Components available in Allegro as .dra files.</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-941334"></a>Use <em>File</em> &#8211; <em>Import</em> &#8211; <em>From Allegro</em> and set the <em>Import Mode</em> to <em>DRA files</em>. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-941336"></a>SMD Components provided in a vendor library, such as Murata</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-941471"></a>These libraries are special Pcell/TILP components, bound to package technology layers. SMD jedecLib is imported from Allegro. It contains the physical layout with the Top and Bottom as generic layers, which inherits the top-most and bottom-most layer defined in the package layer stack-up.</p>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-946419"></a>When the SMD components are instantiated in the package schematic, you must specify the parameter property as JDEC_TYPE and other required part numbers to ensure that the TILP is created appropriately.</div>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-941340"></a>Die or IC</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-941535"></a>Use the Die Export feature to create an abstract and a symbol for the die that can be used in the package schematic and layout. </p>
<p>
<a id="pgfId-941536"></a>These components are available as TILP cells to allow generic shapes in the base cellview of the component to be mapped to the right layer depending on its orientation and whether it is connected to the top or bottom of the substrate. Die libraries are not limited to only one technology file. They can be reused for different types of packages and technology files. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-941344"></a>Embedded components to be used in the package layout</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-941641"></a>Draw the shapes in the embedded component using Virtuoso and create a component that is usable in the package layout. </p>
<p>
<a id="pgfId-941642"></a>These libraries are special Pcell/TILP components that are bound to the technology layers in such a way that the EM structures/coils are routed with the package metal layers. Embedded components cannot be technology independent because they are embedded into the package substrate and are aware of the specific layer cross-section where they are placed.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-941348"></a>Package connectors, such as BGA or LGA that are available as an Allegro file</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-941350"></a>Import the connector as a cellview using <em>File</em> &#8211; <em>Import</em> &#8211; <em>From Allegro</em> and set the <em>Import Mode</em> to <code>Layout (.sip/.mcm/.brd)</code>. The form allows you to also create a symbol for the connector that can be used in a schematic.</p>
</td>
</tr>
</tbody></table>

<p>
<a id="pgfId-941268"></a>To ease the transition from an Allegro-based flow to the Virtuoso RF Solution, <em>File</em> &#8211; <em>Import</em> &#8211; <em>From Allegro</em> is used to import a library of existing component footprints into a 5.X library. </p>
<p>
<a id="pgfId-927760"></a>To enable you to use the raw component data from vendors, such as simulation/packaging combinations and simulation models, it can be imported as libraries. </p>

<p>
<a id="pgfId-928091"></a></p>
<div class="webflare-div-image">
<img width="668" height="518" src="images/chap2-3.gif" /></div>

<p>
<a id="pgfId-927760"></a>Surface Mounted Device (SMD) components are resistor, capacitor, and inductor. SMD data includes the following:</p>
<ul><li>
<a id="pgfId-927973"></a>CSV File<ul><li>
<a id="pgfId-927974"></a>Packaging/Physical Data association</li><li>
<a id="pgfId-927975"></a>Simulation Data association<br />
<a id="pgfId-928116"></a><div class="webflare-div-image">
<img width="668" height="393" src="images/chap2-4.gif" /></div></li></ul></li><li>
<a id="pgfId-927976"></a>Model Files<ul><li>
<a id="pgfId-927977"></a>Spice (.ckt)</li><li>
<a id="pgfId-928017"></a>Sparam (.s2p)</li></ul></li></ul>









<p>
<a id="pgfId-928692"></a>When the SMDs are being translated, the CDF properties are generated from PTF. Once SMD components are imported into the schematic, they are translated as TILPs in the layout. </p>

<h2>
<a id="pgfId-928030"></a>Die/TILP <a id="90443"></a>Instantia<a id="tilp"></a>tion </h2>

<p>
<a id="pgfId-929754"></a>You can instantiate die footprints of ICs in the package layout from package library. IC/die footprint is the cellview in Virtuoso representing an IC design that includes the layout, schematic, and symbol. Exported die is the cellview that represents the footprint of the Die/IC/package, which will be instantiated in the package design. It contains an abstract, TILP, schematic, and symbol view. IO cell is also instantiated in the die/IC layout to represent its external connectivity.</p>
<p>
<a id="pgfId-930244"></a>The package layout cells that can be designed much before the layers are known by using the SMDs or exported dies. TILPs are created from the die symbols or package symbols and are added to the libraries as die TILP, SMD TILP, package TILP, and so on. The die or package symbols are created from a base layout cell that contains shapes or generic layers. Subsequently, the TILP is instantiated in a parent cell. It can be imported into the parent cell through an export die library. Before creating TILPs, ensure that the die abstract that is used at the package level is accurate. </p>

<p>
<a id="pgfId-930843"></a></p>
<div class="webflare-div-image">
<img width="668" height="244" src="images/chap2-5.gif" /></div>

<p>
<a id="pgfId-930936"></a>TILPs support rotation and mirroring. You can attach TILP on the package layer in various positions. It could be unflipped, flipped, or mirrored. They can be added on the package substrate at an angle. </p>

<p>
<a id="pgfId-931141"></a></p>
<div class="webflare-div-image">
<img width="668" height="198" src="images/chap2-6.gif" /></div>

<p>
<a id="pgfId-931139"></a>There is also a possibility of applying a shrinking factor to reduce boundary and transform the padStack. Following are some terms associated with placing multiple dies on the package substrate:</p>
<ul><li>
<a id="pgfId-931364"></a>Die order- It is the order of a die in a die stack on the package substrate. It could be a stack of package too.</li><li>
<a id="pgfId-931416"></a>Die stack layer- It prevents 2D connectivity extractor to report false short between overlapping padStacks.</li><li>
<a id="pgfId-931371"></a>Die stack layer order- Based on the layer mask number, the diestack layer order is the position of the diestack layer from the metal layer. The diestack layer order is not saved in a techFile but automatically derived from the layer mask number.<br />
<a id="pgfId-931534"></a><div class="webflare-div-image">
<img width="668" height="354" src="images/chap2-7.gif" /></div></li></ul>






<p>
<a id="pgfId-929678"></a>Exporting the die is an essential step before creating TILPs to be used in the package layouts but you need to prepare the die data before die export. </p>
<p>
<a id="pgfId-946672"></a>This section includes the following topics:</p>
<ul><li>
<a id="pgfId-946676"></a><a href="chap2.html#27440">Preparing for Die Export</a></li><li>
<a id="pgfId-946688"></a><a href="chap2.html#41592">Exporting the Die</a></li><li>
<a id="pgfId-946694"></a><a href="chap2.html#15654">Creating TILP</a></li></ul>



<h3>
<a id="pgfId-943674"></a><a id="27440"></a>Preparing for Die Export</h3>

<p>
<a id="pgfId-943701"></a>To ensure that the die abstract is accurate before using it in the package, you need to prepare the die. There are three important requirements:</p>
<ul><li>
<a id="pgfId-944068"></a>Set the <em>cellType</em> to <code>coverBump</code> for the cells that contain the bump instances.<br />
<a id="pgfId-947540"></a><div class="webflare-div-image">
<img width="668" height="305" src="images/chap2-8.gif" /></div></li></ul>




<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-944394"></a>For level 1 bump instances, the attributes, parameters, and properties that can change the geometry or placement of the instance are disabled.</div>
<ul><li>
<a id="pgfId-944142"></a>Update the connectivity information for the bump cells.<br />
<a id="pgfId-944415"></a><div class="webflare-div-image">
<img width="668" height="308" src="images/chap2-9.gif" /></div></li><li>
<a id="pgfId-944269"></a>Define <code>prBoundary</code> at the top level of the design.</li></ul>





<p>
<a id="pgfId-944202"></a>Cells that are not defined as <code>coverBump</code> are not extracted while exporting the die.</p>

<h3>
<a id="pgfId-929604"></a><a id="vrfExportDieForm"></a><a id="41592"></a>Exporting the Die</h3>
<div class="webflare-information-macro webflare-macro-video">
<a id="pgfId-947597"></a>
To find out more about the process of creating TILPs and the various types of views that are generated, see the video Creating a TILP by Exporting the Die<a id="marker-947616"></a>.</div>
<div class="webflare-information-macro webflare-macro-video">
<a id="pgfId-950290"></a>
To find out more about the process of exporting a shape-based die, see the video <a actuate="user" class="URL" href="https://support.cadence.com/apex/ArticleAttachmentPortal?pageName=ArticleContent&amp;id=a1O3w000009bgaJEAQ" show="replace" xml:link="simple">Exporting the Shape-Based Die</a>.</div>

<p>
<a id="pgfId-930615"></a>This is the step in the flow where the IC/die footprint is handed over to the package designer. By exporting the die, you can create technology-independent abstraction, which enables Edit-in-Concert, layout versus abstract (LVA) checks, and cross-fabric simulation using die schematic and model-based simulation for dies.</p>
<p>
<a id="pgfId-930863"></a>To export the die, </p>
<ol><li>
<a id="pgfId-949602"></a>Open the IC/die layout.</li><li>
<a id="pgfId-949557"></a>Click <em>Module</em> &#8211; <em>Export Die</em>.</li><li>
<a id="pgfId-949551"></a>Set the options in the <a actuate="user" class="URL" href="../vrf/form_desc.html#exp_die" show="replace" xml:link="simple">Export Die</a> form. Alternatively, use <a href="VRF_SKILL.html#87524">vrfExportLayoutSkill</a>.<br />
<a id="pgfId-931831"></a><div class="webflare-div-image">
<img width="668" height="230" src="images/chap2-11.gif" /></div>
<a id="pgfId-931788"></a>You must specify the <em>Front Pin Layer</em> on the <em>Inputs</em> tab while defining the inputs for exporting the die. Most of the options are already set by default in the form.</li><li>
<a id="pgfId-932014"></a>On the <em>Outputs</em> tab, specify the options for the die abstract. </li></ol>








<p>
<a id="pgfId-929211"></a>After exporting the die, you can edit the die layouts and die abstract TILPs that are part of the same package by using the Edit-in-Concert feature.</p>
<p>
<a id="pgfId-948964"></a>Die export includes the following tasks when <code>IO cell</code> is chosen as the <em>Die Interface Type </em>in the Export Die form:</p>
<ul><li>
<a id="pgfId-929417"></a>Extracts the IO Cells (bump/pads) from a given die/IC layout hierarchy and ensures that any duplicate pin names are made unique. For example, if there are two pins named as <code>VSS&lt;1&gt;</code>, they are mapped as <code>VSS_EXTRA0&lt;1&gt;</code> and <code>VSS_EXTRA1&lt;1&gt;</code>. </li><li>
<a id="pgfId-929030"></a>Connects the front-end hierarchy of the exported die to the front end hierarchy of the other die. You can to access the IC schematic hierarchy when the die is instantiated in a package.</li></ul>

<p>
<a id="pgfId-948711"></a>The summary report generated after die export contains information about whether the IO Cells are connected, unconnected, or invalid based on the <em>Front Pin Layer</em> value. It also warns about any IO Cells that contain layers different from the <em>Front Pin Layer</em> value.</p>
<p>
<a id="pgfId-948214"></a>Die export includes the following tasks when <code>Shape with overlapping label </code>is chosen as the <em>Die Interface Type </em>in the Export Die form:</p>
<ul><li>
<a id="pgfId-948286"></a>Exports die for shape-based layouts. </li><li>
<a id="pgfId-948539"></a>Accepts pin layer purpose pair and label layer purpose pair only for the front and back side.</li><li>
<a id="pgfId-948350"></a>Extracts pins based on the shapes. In shape-based layouts, a shape is exported as a pin with a name the same as the text of the overlapping label. For a shape to be exported as a pin, <ul><li>
<a id="pgfId-948485"></a>It must be a rectangle, polygon, or ellipse. </li><li>
<a id="pgfId-948521"></a>The origin of the label must overlap with the shape to be exported. </li></ul></li></ul>




<p>
<a id="pgfId-948748"></a>After exporting the die, the summary report is printed, which describes the number of labels found with and without overlapping shapes for the front side and back side layers.</p>
<p>
<a id="pgfId-948753"></a><code>Labels with overlapping shapes:</code></p>
<p>
<a id="pgfId-948754"></a><code>                Front Side: 3</code></p>
<p>
<a id="pgfId-948755"></a><code>                Back Side: 2</code></p>
<p>
<a id="pgfId-948756"></a><code>Labels without overlapping shapes:</code></p>
<p>
<a id="pgfId-948757"></a><code>                Front Side: 1</code></p>
<p>
<a id="pgfId-948758"></a><code>                Back Side: 0</code></p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-947455"></a>LVA, Edit-in-Concert, and fixer do not work with die abstracts that have been exported using <em>Export Die</em> for the shape-based IC layout.</div>

<h3>
<a id="pgfId-945682"></a><a id="15654"></a>Crea<a id="_vrfTILPForm"></a>ting TILP</h3>

<p>
<a id="pgfId-946856"></a>You can create padstack vias, SMD pads, embedded components, package TILPS, or die TILPs from a package layout by using the GUI options in the Virtuoso RF Solution. The base cellview of a component in the layout is created and thereafter, the corresponding TILP view is created by using the <em>Module</em> menu as shown in the following steps. </p>
<ol><li>
<a id="pgfId-949693"></a>Click <em>Module</em> &#8211; <em>Create Component</em> to open the <a actuate="user" class="URL" href="../vrf/form_desc.html#_create_tilp" show="replace" xml:link="simple">Create TILP</a> form. If the TILP view already exists, it is overwritten.<br />
<a id="pgfId-947125"></a><div class="webflare-div-image">
<img width="668" height="506" src="images/chap2-12.gif" /></div></li><li>
<a id="pgfId-947065"></a>Place the resulting component in the package layout similar to a scenario when the component is being imported from Allegro. <br /><div class="webflare-information-macro webflare-macro-warning">
<a id="pgfId-946813"></a>
The TILPs created in the new version of the Virtuoso platform are not backward compatible, that is, they cannot be used in the older versions of the Virtuoso platform.</div></li></ol>







<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1.html" id="prev" title="Packaging">Packaging </a></em></b><b><em><a href="chap3.html" id="nex" title="Creating a Package Schematic">Creating a Package Schematic</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>