<profile>

<section name = "Vitis HLS Report for 'Axi2Mat'" level="0">
<item name = "Date">Thu Mar 25 14:57:21 2021
</item>
<item name = "Version">2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)</item>
<item name = "Project">cornerTracker</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 5.113 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">78, 2073677, 0.520 us, 13.825 ms, 8, 2073607, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="AxiStream2MatStream_U0">AxiStream2MatStream, 7, 2073606, 46.669 ns, 13.825 ms, 7, 2073606, none</column>
<column name="Axi2AxiStream_U0">Axi2AxiStream, 1, 518473, 6.667 ns, 3.457 ms, 1, 518473, none</column>
<column name="addrbound_U0">addrbound, 3, 3, 20.001 ns, 20.001 ns, 3, 3, none</column>
<column name="Axi2Mat_entry3_U0">Axi2Mat_entry3, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
<column name="Axi2Mat_entry44_U0">Axi2Mat_entry44, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
<column name="last_blk_pxl_width_U0">last_blk_pxl_width, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
<column name="Axi2Mat_Block_split15_proc_U0">Axi2Mat_Block_split15_proc, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 43, -</column>
<column name="FIFO">-, -, 1188, 805, -</column>
<column name="Instance">-, 2, 603, 2417, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 9, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Axi2AxiStream_U0">Axi2AxiStream, 0, 0, 195, 480, 0</column>
<column name="Axi2Mat_Block_split15_proc_U0">Axi2Mat_Block_split15_proc, 0, 0, 22, 20, 0</column>
<column name="Axi2Mat_entry3_U0">Axi2Mat_entry3, 0, 0, 3, 47, 0</column>
<column name="Axi2Mat_entry44_U0">Axi2Mat_entry44, 0, 0, 3, 74, 0</column>
<column name="AxiStream2MatStream_U0">AxiStream2MatStream, 0, 1, 352, 1652, 0</column>
<column name="addrbound_U0">addrbound, 0, 1, 25, 115, 0</column>
<column name="last_blk_pxl_width_U0">last_blk_pxl_width, 0, 0, 3, 29, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="axibound_V_U">0, 99, 0, -, 2, 20, 40</column>
<column name="cols_c14_U">0, 99, 0, -, 4, 11, 44</column>
<column name="cols_c3_U">0, 99, 0, -, 2, 11, 22</column>
<column name="cols_c_U">0, 99, 0, -, 2, 11, 22</column>
<column name="din_c1_U">0, 99, 0, -, 2, 64, 128</column>
<column name="din_c_U">0, 99, 0, -, 4, 64, 256</column>
<column name="last_blk_width_c_U">0, 99, 0, -, 6, 4, 24</column>
<column name="ldata_U">0, 99, 0, -, 2, 32, 64</column>
<column name="p_channel_U">0, 99, 0, -, 2, 20, 40</column>
<column name="rows_c13_U">0, 99, 0, -, 4, 11, 44</column>
<column name="rows_c2_U">0, 99, 0, -, 2, 11, 22</column>
<column name="rows_c_U">0, 99, 0, -, 2, 11, 22</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Axi2AxiStream_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="Axi2Mat_entry3_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="last_blk_pxl_width_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="Axi2AxiStream_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Axi2Mat_entry3_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="last_blk_pxl_width_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Axi2AxiStream_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Axi2Mat_entry3_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_last_blk_pxl_width_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Axi2AxiStream_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Axi2Mat_entry3_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_Axi2AxiStream_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Axi2Mat_entry3_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_last_blk_pxl_width_U0_ap_ready">9, 2, 1, 2</column>
<column name="last_blk_pxl_width_U0_ap_ready_count">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Axi2AxiStream_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Axi2Mat_entry3_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_sync_reg_Axi2AxiStream_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Axi2Mat_entry3_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_last_blk_pxl_width_U0_ap_ready">1, 0, 1, 0</column>
<column name="last_blk_pxl_width_U0_ap_ready_count">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="in_harris_mat_419_din">out, 8, ap_fifo, in_harris_mat_419, pointer</column>
<column name="in_harris_mat_419_full_n">in, 1, ap_fifo, in_harris_mat_419, pointer</column>
<column name="in_harris_mat_419_write">out, 1, ap_fifo, in_harris_mat_419, pointer</column>
<column name="din">in, 64, ap_none, din, scalar</column>
<column name="din_ap_vld">in, 1, ap_none, din, scalar</column>
<column name="rows">in, 11, ap_none, rows, scalar</column>
<column name="rows_ap_vld">in, 1, ap_none, rows, scalar</column>
<column name="cols">in, 11, ap_none, cols, scalar</column>
<column name="cols_ap_vld">in, 1, ap_none, cols, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Axi2Mat, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Axi2Mat, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Axi2Mat, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Axi2Mat, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Axi2Mat, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Axi2Mat, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Axi2Mat, return value</column>
</table>
</item>
</section>
</profile>
