<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.06.05.10:26:52"
 outputDirectory="/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_read_master/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX115N2F40E2LG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DATA_READ_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DATA_READ_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="Clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="Clock_reset" kind="reset" start="0">
   <property name="associatedClock" value="Clock" />
   <property name="synchronousEdges" value="BOTH" />
   <port name="reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="Data_Read_Master" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="Clock" />
   <property name="associatedReset" value="Clock_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="master_address" direction="output" role="address" width="50" />
   <port name="master_read" direction="output" role="read" width="1" />
   <port
       name="master_byteenable"
       direction="output"
       role="byteenable"
       width="64" />
   <port name="master_readdata" direction="input" role="readdata" width="512" />
   <port
       name="master_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="master_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="master_burstcount"
       direction="output"
       role="burstcount"
       width="3" />
  </interface>
  <interface name="Data_Source" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="Clock" />
   <property name="associatedReset" value="Clock_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="64" />
   <port name="src_data" direction="output" role="data" width="512" />
   <port name="src_valid" direction="output" role="valid" width="1" />
   <port name="src_ready" direction="input" role="ready" width="1" />
  </interface>
  <interface name="Command_Sink" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="Clock" />
   <property name="associatedReset" value="Clock_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="256" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="snk_command_data" direction="input" role="data" width="256" />
   <port name="snk_command_valid" direction="input" role="valid" width="1" />
   <port name="snk_command_ready" direction="output" role="ready" width="1" />
  </interface>
  <interface name="Response_Source" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="Clock" />
   <property name="associatedReset" value="Clock_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="256" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="src_response_data" direction="output" role="data" width="256" />
   <port name="src_response_valid" direction="output" role="valid" width="1" />
   <port name="src_response_ready" direction="input" role="ready" width="1" />
  </interface>
 </perimeter>
 <entity
   kind="dma_core_dma_read_master"
   version="1.0"
   name="dma_core_dma_read_master">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DATA_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_DATA_READ_MASTER_ADDRESS_WIDTH" value="-1" />
  <generatedFiles>
   <file
       path="/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_read_master/synth/dma_core_dma_read_master.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_read_master/synth/dma_core_dma_read_master.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_read_master.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="dma_core_dma_read_master">"Generating: dma_core_dma_read_master"</message>
   <message level="Info" culprit="dma_core_dma_read_master">"Generating: read_master"</message>
  </messages>
 </entity>
 <entity kind="dma_read_master" version="19.1" name="read_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="50" />
  <generatedFiles>
   <file
       path="/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_read_master/dma_read_master_191/synth/read_master.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_read_master/dma_read_master_191/synth/MM_to_ST_Adapter.v"
       attributes="" />
   <file
       path="/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_read_master/dma_read_master_191/synth/read_burst_control.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_read_master/dma_read_master_191/synth/read_master.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_read_master/dma_read_master_191/synth/MM_to_ST_Adapter.v"
       attributes="" />
   <file
       path="/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_read_master/dma_read_master_191/synth/read_burst_control.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dma_core_dma_read_master" as="dma_read_master" />
  <messages>
   <message level="Info" culprit="dma_core_dma_read_master">"Generating: read_master"</message>
  </messages>
 </entity>
</deploy>
