<%
# =====================================================================
# Project:       QuestaSim waves
# Title:         hwpe_ctrl.template_wave_do
# Description:   QuestaSim waves to simplify validation phase.
#
# $Date:        29.12.2021
#
# Generator:    generate_ov
# ===================================================================== */
#
# Copyright (C) 2021 University of Modena and Reggio Emilia.
#
# Author: Gianluca Bellocchi, University of Modena and Reggio Emilia.
%>

<%
# =====================================================================
# Title:        vsim_waves_hwpe_ctrl
# Type:         Template API
# Description:  HWPE controller
# =====================================================================
%>

<%def name="vsim_waves_hwpe_ctrl()">\

<%
# HWPE controller - Top
%>

add wave -noupdate -group {pulp_cluster[${extra_param_0}]} -group {accelerators} -group {wrapper[${extra_param_1}]} -group {ctrl} -group {top} {/overlay_tb/dut/gen_clusters[${extra_param_0}]/gen_cluster_sync/i_cluster/i_ooc/i_bound/lic_acc_region_gen/lic_acc_region_i/i_cl_${extra_param_0}_lic_intf_${extra_param_1}/i_top_wrap/i_${target}_top/i_ctrl/*}

<%
# HWPE controller - Slave
%>

add wave -noupdate -group {pulp_cluster[${extra_param_0}]} -group {accelerators} -group {wrapper[${extra_param_1}]} -group {ctrl} -group {slave} {/overlay_tb/dut/gen_clusters[${extra_param_0}]/gen_cluster_sync/i_cluster/i_ooc/i_bound/lic_acc_region_gen/lic_acc_region_i/i_cl_${extra_param_0}_lic_intf_${extra_param_1}/i_top_wrap/i_${target}_top/i_ctrl/i_slave/*}

<%
# Slave port of HWPE controller exposed on the peripheral interconnect
%>

add wave -noupdate -group {pulp_cluster[${extra_param_0}]} -group {accelerators} -group {wrapper[${extra_param_1}]} -group {ctrl} -group {slave_periph_port} {/overlay_tb/dut/gen_clusters[${extra_param_0}]/gen_cluster_sync/i_cluster/i_ooc/i_bound/lic_acc_region_gen/lic_acc_region_i/i_cl_${extra_param_0}_lic_intf_${extra_param_1}/i_top_wrap/i_${target}_top/i_ctrl/i_slave/cfg/*}

</%def>

<%
# =====================================================================
# Title:        vsim_waves_hwpe_ctrl_regfile
# Type:         Template API
# Description:  HWPE register file
# =====================================================================
%>

<%def name="vsim_waves_hwpe_ctrl_regfile()">\
add wave -noupdate -group {pulp_cluster[${extra_param_0}]} -group {accelerators} -group {wrapper[${extra_param_1}]} -group {ctrl} -group {regfile} {/overlay_tb/dut/gen_clusters[${extra_param_0}]/gen_cluster_sync/i_cluster/i_ooc/i_bound/lic_acc_region_gen/lic_acc_region_i/i_cl_${extra_param_0}_lic_intf_${extra_param_1}/i_top_wrap/i_${target}_top/i_ctrl/i_slave/i_regfile/*}
</%def>

<%
# =====================================================================
# Title:        vsim_waves_hwpe_ctrl_uloop
# Type:         Template API
# Description:  HWPE uloop
# =====================================================================
%>

<%def name="vsim_waves_hwpe_ctrl_uloop()">\

add wave -noupdate -group {pulp_cluster[${extra_param_0}]} -group {accelerators} -group {wrapper[${extra_param_1}]} -group {ctrl} -group {uloop} -group {top} {/overlay_tb/dut/gen_clusters[${extra_param_0}]/gen_cluster_sync/i_cluster/i_ooc/i_bound/lic_acc_region_gen/lic_acc_region_i/i_cl_${extra_param_0}_lic_intf_${extra_param_1}/i_top_wrap/i_${target}_top/i_ctrl/i_uloop/*}

</%def>