// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "03/21/2024 01:23:43"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module GPRs (
	clk,
	reg_write_en,
	reg_write_dest,
	reg_write_data,
	reg_read_addr_1,
	reg_read_data_1,
	reg_read_addr_2,
	reg_read_data_2);
input 	clk;
input 	reg_write_en;
input 	[2:0] reg_write_dest;
input 	[15:0] reg_write_data;
input 	[2:0] reg_read_addr_1;
output 	[15:0] reg_read_data_1;
input 	[2:0] reg_read_addr_2;
output 	[15:0] reg_read_data_2;

// Design Ports Information
// reg_read_data_1[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_1[1]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_1[2]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_1[3]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_1[4]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_1[5]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_1[6]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_1[7]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_1[8]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_1[9]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_1[10]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_1[11]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_1[12]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_1[13]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_1[14]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_1[15]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_2[0]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_2[1]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_2[2]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_2[3]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_2[4]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_2[5]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_2[6]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_2[7]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_2[8]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_2[9]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_2[10]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_2[11]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_2[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_2[13]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_2[14]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_data_2[15]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_addr_1[0]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_addr_1[1]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_addr_1[2]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_addr_2[0]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_addr_2[1]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_read_addr_2[2]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_data[0]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_en	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_dest[0]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_dest[2]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_dest[1]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_data[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_data[2]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_data[3]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_data[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_data[5]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_data[6]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_data[7]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_data[8]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_data[9]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_data[10]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_data[11]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_data[12]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_data[13]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_data[14]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_data[15]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("GPRs_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \reg_read_data_1[0]~output_o ;
wire \reg_read_data_1[1]~output_o ;
wire \reg_read_data_1[2]~output_o ;
wire \reg_read_data_1[3]~output_o ;
wire \reg_read_data_1[4]~output_o ;
wire \reg_read_data_1[5]~output_o ;
wire \reg_read_data_1[6]~output_o ;
wire \reg_read_data_1[7]~output_o ;
wire \reg_read_data_1[8]~output_o ;
wire \reg_read_data_1[9]~output_o ;
wire \reg_read_data_1[10]~output_o ;
wire \reg_read_data_1[11]~output_o ;
wire \reg_read_data_1[12]~output_o ;
wire \reg_read_data_1[13]~output_o ;
wire \reg_read_data_1[14]~output_o ;
wire \reg_read_data_1[15]~output_o ;
wire \reg_read_data_2[0]~output_o ;
wire \reg_read_data_2[1]~output_o ;
wire \reg_read_data_2[2]~output_o ;
wire \reg_read_data_2[3]~output_o ;
wire \reg_read_data_2[4]~output_o ;
wire \reg_read_data_2[5]~output_o ;
wire \reg_read_data_2[6]~output_o ;
wire \reg_read_data_2[7]~output_o ;
wire \reg_read_data_2[8]~output_o ;
wire \reg_read_data_2[9]~output_o ;
wire \reg_read_data_2[10]~output_o ;
wire \reg_read_data_2[11]~output_o ;
wire \reg_read_data_2[12]~output_o ;
wire \reg_read_data_2[13]~output_o ;
wire \reg_read_data_2[14]~output_o ;
wire \reg_read_data_2[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \reg_write_data[0]~input_o ;
wire \reg_write_dest[0]~input_o ;
wire \reg_write_dest[1]~input_o ;
wire \reg_write_dest[2]~input_o ;
wire \reg_write_en~input_o ;
wire \reg_array~291_combout ;
wire \reg_array~112_q ;
wire \reg_read_addr_1[0]~input_o ;
wire \reg_array~288_combout ;
wire \reg_array~80_q ;
wire \reg_array~290_combout ;
wire \reg_array~64_q ;
wire \reg_array~289_combout ;
wire \reg_array~96_q ;
wire \reg_read_addr_1[1]~input_o ;
wire \reg_array~128_combout ;
wire \reg_array~129_combout ;
wire \reg_read_addr_1[2]~input_o ;
wire \reg_array~293_combout ;
wire \reg_array~16_q ;
wire \reg_array~294_combout ;
wire \reg_array~0_q ;
wire \reg_array~130_combout ;
wire \reg_array~292_combout ;
wire \reg_array~32_q ;
wire \reg_array~295_combout ;
wire \reg_array~48_q ;
wire \reg_array~131_combout ;
wire \reg_array~132_combout ;
wire \reg_write_data[1]~input_o ;
wire \reg_array~65_q ;
wire \reg_array~97_q ;
wire \reg_array~133_combout ;
wire \reg_array~81_q ;
wire \reg_array~113_q ;
wire \reg_array~134_combout ;
wire \reg_array~1_q ;
wire \reg_array~17_q ;
wire \reg_array~135_combout ;
wire \reg_array~33_q ;
wire \reg_array~49_q ;
wire \reg_array~136_combout ;
wire \reg_array~137_combout ;
wire \reg_write_data[2]~input_o ;
wire \reg_array~50_q ;
wire \reg_array~34_q ;
wire \reg_array~18_q ;
wire \reg_array~2_q ;
wire \reg_array~140_combout ;
wire \reg_array~141_combout ;
wire \reg_array~114_q ;
wire \reg_array~66_q ;
wire \reg_array~98_q ;
wire \reg_array~138_combout ;
wire \reg_array~82_q ;
wire \reg_array~139_combout ;
wire \reg_array~142_combout ;
wire \reg_write_data[3]~input_o ;
wire \reg_array~67_q ;
wire \reg_array~99_q ;
wire \reg_array~143_combout ;
wire \reg_array~83_q ;
wire \reg_array~115_q ;
wire \reg_array~144_combout ;
wire \reg_array~51_q ;
wire \reg_array~35_q ;
wire \reg_array~3_q ;
wire \reg_array~19_q ;
wire \reg_array~145_combout ;
wire \reg_array~146_combout ;
wire \reg_array~147_combout ;
wire \reg_write_data[4]~input_o ;
wire \reg_array~4_q ;
wire \reg_array~20_q ;
wire \reg_array~150_combout ;
wire \reg_array~36_q ;
wire \reg_array~52_q ;
wire \reg_array~151_combout ;
wire \reg_array~116_q ;
wire \reg_array~100_q ;
wire \reg_array~68_q ;
wire \reg_array~148_combout ;
wire \reg_array~84_q ;
wire \reg_array~149_combout ;
wire \reg_array~152_combout ;
wire \reg_write_data[5]~input_o ;
wire \reg_array~53_q ;
wire \reg_array~37_q ;
wire \reg_array~5_q ;
wire \reg_array~21_q ;
wire \reg_array~155_combout ;
wire \reg_array~156_combout ;
wire \reg_array~69_q ;
wire \reg_array~101_q ;
wire \reg_array~153_combout ;
wire \reg_array~117_q ;
wire \reg_array~85_q ;
wire \reg_array~154_combout ;
wire \reg_array~157_combout ;
wire \reg_write_data[6]~input_o ;
wire \reg_array~54_q ;
wire \reg_array~22_q ;
wire \reg_array~6_q ;
wire \reg_array~160_combout ;
wire \reg_array~38_q ;
wire \reg_array~161_combout ;
wire \reg_array~70_q ;
wire \reg_array~102_q ;
wire \reg_array~158_combout ;
wire \reg_array~86_q ;
wire \reg_array~118_q ;
wire \reg_array~159_combout ;
wire \reg_array~162_combout ;
wire \reg_write_data[7]~input_o ;
wire \reg_array~71_q ;
wire \reg_array~103_q ;
wire \reg_array~163_combout ;
wire \reg_array~87_q ;
wire \reg_array~119_q ;
wire \reg_array~164_combout ;
wire \reg_array~55_q ;
wire \reg_array~7_q ;
wire \reg_array~23_q ;
wire \reg_array~165_combout ;
wire \reg_array~39_q ;
wire \reg_array~166_combout ;
wire \reg_array~167_combout ;
wire \reg_write_data[8]~input_o ;
wire \reg_array~104_q ;
wire \reg_array~72_q ;
wire \reg_array~168_combout ;
wire \reg_array~120_q ;
wire \reg_array~88_q ;
wire \reg_array~169_combout ;
wire \reg_array~24_q ;
wire \reg_array~8_q ;
wire \reg_array~170_combout ;
wire \reg_array~40_q ;
wire \reg_array~56_q ;
wire \reg_array~171_combout ;
wire \reg_array~172_combout ;
wire \reg_write_data[9]~input_o ;
wire \reg_array~105_q ;
wire \reg_array~73_q ;
wire \reg_array~173_combout ;
wire \reg_array~121_q ;
wire \reg_array~89_q ;
wire \reg_array~174_combout ;
wire \reg_array~9_q ;
wire \reg_array~25_q ;
wire \reg_array~175_combout ;
wire \reg_array~41_q ;
wire \reg_array~57_q ;
wire \reg_array~176_combout ;
wire \reg_array~177_combout ;
wire \reg_write_data[10]~input_o ;
wire \reg_array~106_q ;
wire \reg_array~74_q ;
wire \reg_array~178_combout ;
wire \reg_array~90_q ;
wire \reg_array~122_q ;
wire \reg_array~179_combout ;
wire \reg_array~10_q ;
wire \reg_array~26_q ;
wire \reg_array~180_combout ;
wire \reg_array~42_q ;
wire \reg_array~58_q ;
wire \reg_array~181_combout ;
wire \reg_array~182_combout ;
wire \reg_write_data[11]~input_o ;
wire \reg_array~123_q ;
wire \reg_array~75_q ;
wire \reg_array~107_q ;
wire \reg_array~183_combout ;
wire \reg_array~91_q ;
wire \reg_array~184_combout ;
wire \reg_array~59_q ;
wire \reg_array~43_q ;
wire \reg_array~11_q ;
wire \reg_array~27_q ;
wire \reg_array~185_combout ;
wire \reg_array~186_combout ;
wire \reg_array~187_combout ;
wire \reg_write_data[12]~input_o ;
wire \reg_array~108_q ;
wire \reg_array~76_q ;
wire \reg_array~188_combout ;
wire \reg_array~92_q ;
wire \reg_array~124_q ;
wire \reg_array~189_combout ;
wire \reg_array~12_q ;
wire \reg_array~28_q ;
wire \reg_array~190_combout ;
wire \reg_array~44_q ;
wire \reg_array~60_q ;
wire \reg_array~191_combout ;
wire \reg_array~192_combout ;
wire \reg_write_data[13]~input_o ;
wire \reg_array~61_q ;
wire \reg_array~45_q ;
wire \reg_array~13_q ;
wire \reg_array~29_q ;
wire \reg_array~195_combout ;
wire \reg_array~196_combout ;
wire \reg_array~125_q ;
wire \reg_array~77_q ;
wire \reg_array~109_q ;
wire \reg_array~193_combout ;
wire \reg_array~93_q ;
wire \reg_array~194_combout ;
wire \reg_array~197_combout ;
wire \reg_write_data[14]~input_o ;
wire \reg_array~62_q ;
wire \reg_array~46_q ;
wire \reg_array~30_q ;
wire \reg_array~14_q ;
wire \reg_array~200_combout ;
wire \reg_array~201_combout ;
wire \reg_array~110_q ;
wire \reg_array~78_q ;
wire \reg_array~198_combout ;
wire \reg_array~94_q ;
wire \reg_array~126_q ;
wire \reg_array~199_combout ;
wire \reg_array~202_combout ;
wire \reg_write_data[15]~input_o ;
wire \reg_array~63_q ;
wire \reg_array~47_q ;
wire \reg_array~31_q ;
wire \reg_array~15_q ;
wire \reg_array~205_combout ;
wire \reg_array~206_combout ;
wire \reg_array~79_q ;
wire \reg_array~111_q ;
wire \reg_array~203_combout ;
wire \reg_array~95_q ;
wire \reg_array~127_q ;
wire \reg_array~204_combout ;
wire \reg_array~207_combout ;
wire \reg_read_addr_2[1]~input_o ;
wire \reg_read_addr_2[0]~input_o ;
wire \reg_array~210_combout ;
wire \reg_array~211_combout ;
wire \reg_array~208_combout ;
wire \reg_array~209_combout ;
wire \reg_read_addr_2[2]~input_o ;
wire \reg_array~212_combout ;
wire \reg_array~215_combout ;
wire \reg_array~216_combout ;
wire \reg_array~213_combout ;
wire \reg_array~214_combout ;
wire \reg_array~217_combout ;
wire \reg_array~220_combout ;
wire \reg_array~221_combout ;
wire \reg_array~218_combout ;
wire \reg_array~219_combout ;
wire \reg_array~222_combout ;
wire \reg_array~223_combout ;
wire \reg_array~224_combout ;
wire \reg_array~225_combout ;
wire \reg_array~226_combout ;
wire \reg_array~227_combout ;
wire \reg_array~228_combout ;
wire \reg_array~229_combout ;
wire \reg_array~230_combout ;
wire \reg_array~231_combout ;
wire \reg_array~232_combout ;
wire \reg_array~233_combout ;
wire \reg_array~234_combout ;
wire \reg_array~235_combout ;
wire \reg_array~236_combout ;
wire \reg_array~237_combout ;
wire \reg_array~238_combout ;
wire \reg_array~239_combout ;
wire \reg_array~240_combout ;
wire \reg_array~241_combout ;
wire \reg_array~242_combout ;
wire \reg_array~245_combout ;
wire \reg_array~246_combout ;
wire \reg_array~243_combout ;
wire \reg_array~244_combout ;
wire \reg_array~247_combout ;
wire \reg_array~248_combout ;
wire \reg_array~249_combout ;
wire \reg_array~250_combout ;
wire \reg_array~251_combout ;
wire \reg_array~252_combout ;
wire \reg_array~253_combout ;
wire \reg_array~254_combout ;
wire \reg_array~255_combout ;
wire \reg_array~256_combout ;
wire \reg_array~257_combout ;
wire \reg_array~260_combout ;
wire \reg_array~261_combout ;
wire \reg_array~258_combout ;
wire \reg_array~259_combout ;
wire \reg_array~262_combout ;
wire \reg_array~263_combout ;
wire \reg_array~264_combout ;
wire \reg_array~265_combout ;
wire \reg_array~266_combout ;
wire \reg_array~267_combout ;
wire \reg_array~268_combout ;
wire \reg_array~269_combout ;
wire \reg_array~270_combout ;
wire \reg_array~271_combout ;
wire \reg_array~272_combout ;
wire \reg_array~275_combout ;
wire \reg_array~276_combout ;
wire \reg_array~273_combout ;
wire \reg_array~274_combout ;
wire \reg_array~277_combout ;
wire \reg_array~278_combout ;
wire \reg_array~279_combout ;
wire \reg_array~280_combout ;
wire \reg_array~281_combout ;
wire \reg_array~282_combout ;
wire \reg_array~283_combout ;
wire \reg_array~284_combout ;
wire \reg_array~285_combout ;
wire \reg_array~286_combout ;
wire \reg_array~287_combout ;


// Location: IOOBUF_X31_Y41_N16
cycloneiv_io_obuf \reg_read_data_1[0]~output (
	.i(\reg_array~132_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_1[0]~output .bus_hold = "false";
defparam \reg_read_data_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N9
cycloneiv_io_obuf \reg_read_data_1[1]~output (
	.i(\reg_array~137_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_1[1]~output .bus_hold = "false";
defparam \reg_read_data_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneiv_io_obuf \reg_read_data_1[2]~output (
	.i(\reg_array~142_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_1[2]~output .bus_hold = "false";
defparam \reg_read_data_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N2
cycloneiv_io_obuf \reg_read_data_1[3]~output (
	.i(\reg_array~147_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_1[3]~output .bus_hold = "false";
defparam \reg_read_data_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneiv_io_obuf \reg_read_data_1[4]~output (
	.i(\reg_array~152_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_1[4]~output .bus_hold = "false";
defparam \reg_read_data_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y12_N9
cycloneiv_io_obuf \reg_read_data_1[5]~output (
	.i(\reg_array~157_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_1[5]~output .bus_hold = "false";
defparam \reg_read_data_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N2
cycloneiv_io_obuf \reg_read_data_1[6]~output (
	.i(\reg_array~162_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_1[6]~output .bus_hold = "false";
defparam \reg_read_data_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cycloneiv_io_obuf \reg_read_data_1[7]~output (
	.i(\reg_array~167_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_1[7]~output .bus_hold = "false";
defparam \reg_read_data_1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N9
cycloneiv_io_obuf \reg_read_data_1[8]~output (
	.i(\reg_array~172_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_1[8]~output .bus_hold = "false";
defparam \reg_read_data_1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y11_N9
cycloneiv_io_obuf \reg_read_data_1[9]~output (
	.i(\reg_array~177_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_1[9]~output .bus_hold = "false";
defparam \reg_read_data_1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneiv_io_obuf \reg_read_data_1[10]~output (
	.i(\reg_array~182_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_1[10]~output .bus_hold = "false";
defparam \reg_read_data_1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y12_N2
cycloneiv_io_obuf \reg_read_data_1[11]~output (
	.i(\reg_array~187_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_1[11]~output .bus_hold = "false";
defparam \reg_read_data_1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N9
cycloneiv_io_obuf \reg_read_data_1[12]~output (
	.i(\reg_array~192_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_1[12]~output .bus_hold = "false";
defparam \reg_read_data_1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N9
cycloneiv_io_obuf \reg_read_data_1[13]~output (
	.i(\reg_array~197_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_1[13]~output .bus_hold = "false";
defparam \reg_read_data_1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
cycloneiv_io_obuf \reg_read_data_1[14]~output (
	.i(\reg_array~202_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_1[14]~output .bus_hold = "false";
defparam \reg_read_data_1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N2
cycloneiv_io_obuf \reg_read_data_1[15]~output (
	.i(\reg_array~207_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_1[15]~output .bus_hold = "false";
defparam \reg_read_data_1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneiv_io_obuf \reg_read_data_2[0]~output (
	.i(\reg_array~212_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_2[0]~output .bus_hold = "false";
defparam \reg_read_data_2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneiv_io_obuf \reg_read_data_2[1]~output (
	.i(\reg_array~217_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_2[1]~output .bus_hold = "false";
defparam \reg_read_data_2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneiv_io_obuf \reg_read_data_2[2]~output (
	.i(\reg_array~222_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_2[2]~output .bus_hold = "false";
defparam \reg_read_data_2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneiv_io_obuf \reg_read_data_2[3]~output (
	.i(\reg_array~227_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_2[3]~output .bus_hold = "false";
defparam \reg_read_data_2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N23
cycloneiv_io_obuf \reg_read_data_2[4]~output (
	.i(\reg_array~232_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_2[4]~output .bus_hold = "false";
defparam \reg_read_data_2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneiv_io_obuf \reg_read_data_2[5]~output (
	.i(\reg_array~237_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_2[5]~output .bus_hold = "false";
defparam \reg_read_data_2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneiv_io_obuf \reg_read_data_2[6]~output (
	.i(\reg_array~242_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_2[6]~output .bus_hold = "false";
defparam \reg_read_data_2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y9_N2
cycloneiv_io_obuf \reg_read_data_2[7]~output (
	.i(\reg_array~247_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_2[7]~output .bus_hold = "false";
defparam \reg_read_data_2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N9
cycloneiv_io_obuf \reg_read_data_2[8]~output (
	.i(\reg_array~252_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_2[8]~output .bus_hold = "false";
defparam \reg_read_data_2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneiv_io_obuf \reg_read_data_2[9]~output (
	.i(\reg_array~257_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_2[9]~output .bus_hold = "false";
defparam \reg_read_data_2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N9
cycloneiv_io_obuf \reg_read_data_2[10]~output (
	.i(\reg_array~262_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_2[10]~output .bus_hold = "false";
defparam \reg_read_data_2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneiv_io_obuf \reg_read_data_2[11]~output (
	.i(\reg_array~267_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_2[11]~output .bus_hold = "false";
defparam \reg_read_data_2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N2
cycloneiv_io_obuf \reg_read_data_2[12]~output (
	.i(\reg_array~272_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_2[12]~output .bus_hold = "false";
defparam \reg_read_data_2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N2
cycloneiv_io_obuf \reg_read_data_2[13]~output (
	.i(\reg_array~277_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_2[13]~output .bus_hold = "false";
defparam \reg_read_data_2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneiv_io_obuf \reg_read_data_2[14]~output (
	.i(\reg_array~282_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_2[14]~output .bus_hold = "false";
defparam \reg_read_data_2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N16
cycloneiv_io_obuf \reg_read_data_2[15]~output (
	.i(\reg_array~287_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_read_data_2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_read_data_2[15]~output .bus_hold = "false";
defparam \reg_read_data_2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N15
cycloneiv_io_ibuf \reg_write_data[0]~input (
	.i(reg_write_data[0]),
	.ibar(gnd),
	.o(\reg_write_data[0]~input_o ));
// synopsys translate_off
defparam \reg_write_data[0]~input .bus_hold = "false";
defparam \reg_write_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N1
cycloneiv_io_ibuf \reg_write_dest[0]~input (
	.i(reg_write_dest[0]),
	.ibar(gnd),
	.o(\reg_write_dest[0]~input_o ));
// synopsys translate_off
defparam \reg_write_dest[0]~input .bus_hold = "false";
defparam \reg_write_dest[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N8
cycloneiv_io_ibuf \reg_write_dest[1]~input (
	.i(reg_write_dest[1]),
	.ibar(gnd),
	.o(\reg_write_dest[1]~input_o ));
// synopsys translate_off
defparam \reg_write_dest[1]~input .bus_hold = "false";
defparam \reg_write_dest[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y23_N8
cycloneiv_io_ibuf \reg_write_dest[2]~input (
	.i(reg_write_dest[2]),
	.ibar(gnd),
	.o(\reg_write_dest[2]~input_o ));
// synopsys translate_off
defparam \reg_write_dest[2]~input .bus_hold = "false";
defparam \reg_write_dest[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y25_N8
cycloneiv_io_ibuf \reg_write_en~input (
	.i(reg_write_en),
	.ibar(gnd),
	.o(\reg_write_en~input_o ));
// synopsys translate_off
defparam \reg_write_en~input .bus_hold = "false";
defparam \reg_write_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N22
cycloneiv_lcell_comb \reg_array~291 (
// Equation(s):
// \reg_array~291_combout  = (\reg_write_dest[0]~input_o  & (\reg_write_dest[1]~input_o  & (\reg_write_dest[2]~input_o  & \reg_write_en~input_o )))

	.dataa(\reg_write_dest[0]~input_o ),
	.datab(\reg_write_dest[1]~input_o ),
	.datac(\reg_write_dest[2]~input_o ),
	.datad(\reg_write_en~input_o ),
	.cin(gnd),
	.combout(\reg_array~291_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~291 .lut_mask = 16'h8000;
defparam \reg_array~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N11
dffeas \reg_array~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~112 .is_wysiwyg = "true";
defparam \reg_array~112 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneiv_io_ibuf \reg_read_addr_1[0]~input (
	.i(reg_read_addr_1[0]),
	.ibar(gnd),
	.o(\reg_read_addr_1[0]~input_o ));
// synopsys translate_off
defparam \reg_read_addr_1[0]~input .bus_hold = "false";
defparam \reg_read_addr_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N16
cycloneiv_lcell_comb \reg_array~288 (
// Equation(s):
// \reg_array~288_combout  = (\reg_write_dest[0]~input_o  & (!\reg_write_dest[1]~input_o  & (\reg_write_dest[2]~input_o  & \reg_write_en~input_o )))

	.dataa(\reg_write_dest[0]~input_o ),
	.datab(\reg_write_dest[1]~input_o ),
	.datac(\reg_write_dest[2]~input_o ),
	.datad(\reg_write_en~input_o ),
	.cin(gnd),
	.combout(\reg_array~288_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~288 .lut_mask = 16'h2000;
defparam \reg_array~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N9
dffeas \reg_array~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~288_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~80 .is_wysiwyg = "true";
defparam \reg_array~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N20
cycloneiv_lcell_comb \reg_array~290 (
// Equation(s):
// \reg_array~290_combout  = (!\reg_write_dest[0]~input_o  & (!\reg_write_dest[1]~input_o  & (\reg_write_dest[2]~input_o  & \reg_write_en~input_o )))

	.dataa(\reg_write_dest[0]~input_o ),
	.datab(\reg_write_dest[1]~input_o ),
	.datac(\reg_write_dest[2]~input_o ),
	.datad(\reg_write_en~input_o ),
	.cin(gnd),
	.combout(\reg_array~290_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~290 .lut_mask = 16'h1000;
defparam \reg_array~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N27
dffeas \reg_array~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~290_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~64 .is_wysiwyg = "true";
defparam \reg_array~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N18
cycloneiv_lcell_comb \reg_array~289 (
// Equation(s):
// \reg_array~289_combout  = (!\reg_write_dest[0]~input_o  & (\reg_write_dest[1]~input_o  & (\reg_write_dest[2]~input_o  & \reg_write_en~input_o )))

	.dataa(\reg_write_dest[0]~input_o ),
	.datab(\reg_write_dest[1]~input_o ),
	.datac(\reg_write_dest[2]~input_o ),
	.datad(\reg_write_en~input_o ),
	.cin(gnd),
	.combout(\reg_array~289_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~289 .lut_mask = 16'h4000;
defparam \reg_array~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N1
dffeas \reg_array~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~289_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~96 .is_wysiwyg = "true";
defparam \reg_array~96 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneiv_io_ibuf \reg_read_addr_1[1]~input (
	.i(reg_read_addr_1[1]),
	.ibar(gnd),
	.o(\reg_read_addr_1[1]~input_o ));
// synopsys translate_off
defparam \reg_read_addr_1[1]~input .bus_hold = "false";
defparam \reg_read_addr_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N0
cycloneiv_lcell_comb \reg_array~128 (
// Equation(s):
// \reg_array~128_combout  = (\reg_read_addr_1[0]~input_o  & (((\reg_read_addr_1[1]~input_o )))) # (!\reg_read_addr_1[0]~input_o  & ((\reg_read_addr_1[1]~input_o  & ((\reg_array~96_q ))) # (!\reg_read_addr_1[1]~input_o  & (\reg_array~64_q ))))

	.dataa(\reg_array~64_q ),
	.datab(\reg_read_addr_1[0]~input_o ),
	.datac(\reg_array~96_q ),
	.datad(\reg_read_addr_1[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~128_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~128 .lut_mask = 16'hFC22;
defparam \reg_array~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N8
cycloneiv_lcell_comb \reg_array~129 (
// Equation(s):
// \reg_array~129_combout  = (\reg_read_addr_1[0]~input_o  & ((\reg_array~128_combout  & (\reg_array~112_q )) # (!\reg_array~128_combout  & ((\reg_array~80_q ))))) # (!\reg_read_addr_1[0]~input_o  & (((\reg_array~128_combout ))))

	.dataa(\reg_array~112_q ),
	.datab(\reg_read_addr_1[0]~input_o ),
	.datac(\reg_array~80_q ),
	.datad(\reg_array~128_combout ),
	.cin(gnd),
	.combout(\reg_array~129_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~129 .lut_mask = 16'hBBC0;
defparam \reg_array~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
cycloneiv_io_ibuf \reg_read_addr_1[2]~input (
	.i(reg_read_addr_1[2]),
	.ibar(gnd),
	.o(\reg_read_addr_1[2]~input_o ));
// synopsys translate_off
defparam \reg_read_addr_1[2]~input .bus_hold = "false";
defparam \reg_read_addr_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N26
cycloneiv_lcell_comb \reg_array~293 (
// Equation(s):
// \reg_array~293_combout  = (\reg_write_dest[0]~input_o  & (!\reg_write_dest[1]~input_o  & (!\reg_write_dest[2]~input_o  & \reg_write_en~input_o )))

	.dataa(\reg_write_dest[0]~input_o ),
	.datab(\reg_write_dest[1]~input_o ),
	.datac(\reg_write_dest[2]~input_o ),
	.datad(\reg_write_en~input_o ),
	.cin(gnd),
	.combout(\reg_array~293_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~293 .lut_mask = 16'h0200;
defparam \reg_array~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N9
dffeas \reg_array~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~16 .is_wysiwyg = "true";
defparam \reg_array~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N12
cycloneiv_lcell_comb \reg_array~294 (
// Equation(s):
// \reg_array~294_combout  = (!\reg_write_dest[0]~input_o  & (!\reg_write_dest[1]~input_o  & (!\reg_write_dest[2]~input_o  & \reg_write_en~input_o )))

	.dataa(\reg_write_dest[0]~input_o ),
	.datab(\reg_write_dest[1]~input_o ),
	.datac(\reg_write_dest[2]~input_o ),
	.datad(\reg_write_en~input_o ),
	.cin(gnd),
	.combout(\reg_array~294_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~294 .lut_mask = 16'h0100;
defparam \reg_array~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N11
dffeas \reg_array~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~294_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~0 .is_wysiwyg = "true";
defparam \reg_array~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N8
cycloneiv_lcell_comb \reg_array~130 (
// Equation(s):
// \reg_array~130_combout  = (\reg_read_addr_1[1]~input_o  & (\reg_read_addr_1[0]~input_o )) # (!\reg_read_addr_1[1]~input_o  & ((\reg_read_addr_1[0]~input_o  & (\reg_array~16_q )) # (!\reg_read_addr_1[0]~input_o  & ((\reg_array~0_q )))))

	.dataa(\reg_read_addr_1[1]~input_o ),
	.datab(\reg_read_addr_1[0]~input_o ),
	.datac(\reg_array~16_q ),
	.datad(\reg_array~0_q ),
	.cin(gnd),
	.combout(\reg_array~130_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~130 .lut_mask = 16'hD9C8;
defparam \reg_array~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N0
cycloneiv_lcell_comb \reg_array~292 (
// Equation(s):
// \reg_array~292_combout  = (!\reg_write_dest[0]~input_o  & (\reg_write_dest[1]~input_o  & (!\reg_write_dest[2]~input_o  & \reg_write_en~input_o )))

	.dataa(\reg_write_dest[0]~input_o ),
	.datab(\reg_write_dest[1]~input_o ),
	.datac(\reg_write_dest[2]~input_o ),
	.datad(\reg_write_en~input_o ),
	.cin(gnd),
	.combout(\reg_array~292_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~292 .lut_mask = 16'h0400;
defparam \reg_array~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N17
dffeas \reg_array~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~32 .is_wysiwyg = "true";
defparam \reg_array~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N30
cycloneiv_lcell_comb \reg_array~295 (
// Equation(s):
// \reg_array~295_combout  = (\reg_write_dest[0]~input_o  & (\reg_write_dest[1]~input_o  & (!\reg_write_dest[2]~input_o  & \reg_write_en~input_o )))

	.dataa(\reg_write_dest[0]~input_o ),
	.datab(\reg_write_dest[1]~input_o ),
	.datac(\reg_write_dest[2]~input_o ),
	.datad(\reg_write_en~input_o ),
	.cin(gnd),
	.combout(\reg_array~295_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~295 .lut_mask = 16'h0800;
defparam \reg_array~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N11
dffeas \reg_array~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~48 .is_wysiwyg = "true";
defparam \reg_array~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N16
cycloneiv_lcell_comb \reg_array~131 (
// Equation(s):
// \reg_array~131_combout  = (\reg_array~130_combout  & (((\reg_array~48_q )) # (!\reg_read_addr_1[1]~input_o ))) # (!\reg_array~130_combout  & (\reg_read_addr_1[1]~input_o  & (\reg_array~32_q )))

	.dataa(\reg_array~130_combout ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~32_q ),
	.datad(\reg_array~48_q ),
	.cin(gnd),
	.combout(\reg_array~131_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~131 .lut_mask = 16'hEA62;
defparam \reg_array~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N20
cycloneiv_lcell_comb \reg_array~132 (
// Equation(s):
// \reg_array~132_combout  = (\reg_read_addr_1[2]~input_o  & (\reg_array~129_combout )) # (!\reg_read_addr_1[2]~input_o  & ((\reg_array~131_combout )))

	.dataa(gnd),
	.datab(\reg_array~129_combout ),
	.datac(\reg_read_addr_1[2]~input_o ),
	.datad(\reg_array~131_combout ),
	.cin(gnd),
	.combout(\reg_array~132_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~132 .lut_mask = 16'hCFC0;
defparam \reg_array~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y27_N1
cycloneiv_io_ibuf \reg_write_data[1]~input (
	.i(reg_write_data[1]),
	.ibar(gnd),
	.o(\reg_write_data[1]~input_o ));
// synopsys translate_off
defparam \reg_write_data[1]~input .bus_hold = "false";
defparam \reg_write_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y11_N31
dffeas \reg_array~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~290_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~65 .is_wysiwyg = "true";
defparam \reg_array~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N21
dffeas \reg_array~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~289_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~97 .is_wysiwyg = "true";
defparam \reg_array~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N20
cycloneiv_lcell_comb \reg_array~133 (
// Equation(s):
// \reg_array~133_combout  = (\reg_read_addr_1[0]~input_o  & (((\reg_read_addr_1[1]~input_o )))) # (!\reg_read_addr_1[0]~input_o  & ((\reg_read_addr_1[1]~input_o  & ((\reg_array~97_q ))) # (!\reg_read_addr_1[1]~input_o  & (\reg_array~65_q ))))

	.dataa(\reg_array~65_q ),
	.datab(\reg_read_addr_1[0]~input_o ),
	.datac(\reg_array~97_q ),
	.datad(\reg_read_addr_1[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~133_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~133 .lut_mask = 16'hFC22;
defparam \reg_array~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N15
dffeas \reg_array~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~288_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~81 .is_wysiwyg = "true";
defparam \reg_array~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N1
dffeas \reg_array~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~113 .is_wysiwyg = "true";
defparam \reg_array~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N14
cycloneiv_lcell_comb \reg_array~134 (
// Equation(s):
// \reg_array~134_combout  = (\reg_array~133_combout  & (((\reg_array~113_q )) # (!\reg_read_addr_1[0]~input_o ))) # (!\reg_array~133_combout  & (\reg_read_addr_1[0]~input_o  & (\reg_array~81_q )))

	.dataa(\reg_array~133_combout ),
	.datab(\reg_read_addr_1[0]~input_o ),
	.datac(\reg_array~81_q ),
	.datad(\reg_array~113_q ),
	.cin(gnd),
	.combout(\reg_array~134_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~134 .lut_mask = 16'hEA62;
defparam \reg_array~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N7
dffeas \reg_array~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~294_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~1 .is_wysiwyg = "true";
defparam \reg_array~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N29
dffeas \reg_array~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~17 .is_wysiwyg = "true";
defparam \reg_array~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N28
cycloneiv_lcell_comb \reg_array~135 (
// Equation(s):
// \reg_array~135_combout  = (\reg_read_addr_1[0]~input_o  & (((\reg_array~17_q ) # (\reg_read_addr_1[1]~input_o )))) # (!\reg_read_addr_1[0]~input_o  & (\reg_array~1_q  & ((!\reg_read_addr_1[1]~input_o ))))

	.dataa(\reg_array~1_q ),
	.datab(\reg_read_addr_1[0]~input_o ),
	.datac(\reg_array~17_q ),
	.datad(\reg_read_addr_1[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~135_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~135 .lut_mask = 16'hCCE2;
defparam \reg_array~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N13
dffeas \reg_array~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~33 .is_wysiwyg = "true";
defparam \reg_array~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N7
dffeas \reg_array~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~49 .is_wysiwyg = "true";
defparam \reg_array~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N12
cycloneiv_lcell_comb \reg_array~136 (
// Equation(s):
// \reg_array~136_combout  = (\reg_array~135_combout  & (((\reg_array~49_q )) # (!\reg_read_addr_1[1]~input_o ))) # (!\reg_array~135_combout  & (\reg_read_addr_1[1]~input_o  & (\reg_array~33_q )))

	.dataa(\reg_array~135_combout ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~33_q ),
	.datad(\reg_array~49_q ),
	.cin(gnd),
	.combout(\reg_array~136_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~136 .lut_mask = 16'hEA62;
defparam \reg_array~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N26
cycloneiv_lcell_comb \reg_array~137 (
// Equation(s):
// \reg_array~137_combout  = (\reg_read_addr_1[2]~input_o  & (\reg_array~134_combout )) # (!\reg_read_addr_1[2]~input_o  & ((\reg_array~136_combout )))

	.dataa(gnd),
	.datab(\reg_read_addr_1[2]~input_o ),
	.datac(\reg_array~134_combout ),
	.datad(\reg_array~136_combout ),
	.cin(gnd),
	.combout(\reg_array~137_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~137 .lut_mask = 16'hF3C0;
defparam \reg_array~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneiv_io_ibuf \reg_write_data[2]~input (
	.i(reg_write_data[2]),
	.ibar(gnd),
	.o(\reg_write_data[2]~input_o ));
// synopsys translate_off
defparam \reg_write_data[2]~input .bus_hold = "false";
defparam \reg_write_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y7_N27
dffeas \reg_array~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~50 .is_wysiwyg = "true";
defparam \reg_array~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N1
dffeas \reg_array~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~34 .is_wysiwyg = "true";
defparam \reg_array~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N1
dffeas \reg_array~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~18 .is_wysiwyg = "true";
defparam \reg_array~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N3
dffeas \reg_array~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~294_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~2 .is_wysiwyg = "true";
defparam \reg_array~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N0
cycloneiv_lcell_comb \reg_array~140 (
// Equation(s):
// \reg_array~140_combout  = (\reg_read_addr_1[1]~input_o  & (\reg_read_addr_1[0]~input_o )) # (!\reg_read_addr_1[1]~input_o  & ((\reg_read_addr_1[0]~input_o  & (\reg_array~18_q )) # (!\reg_read_addr_1[0]~input_o  & ((\reg_array~2_q )))))

	.dataa(\reg_read_addr_1[1]~input_o ),
	.datab(\reg_read_addr_1[0]~input_o ),
	.datac(\reg_array~18_q ),
	.datad(\reg_array~2_q ),
	.cin(gnd),
	.combout(\reg_array~140_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~140 .lut_mask = 16'hD9C8;
defparam \reg_array~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N0
cycloneiv_lcell_comb \reg_array~141 (
// Equation(s):
// \reg_array~141_combout  = (\reg_read_addr_1[1]~input_o  & ((\reg_array~140_combout  & (\reg_array~50_q )) # (!\reg_array~140_combout  & ((\reg_array~34_q ))))) # (!\reg_read_addr_1[1]~input_o  & (((\reg_array~140_combout ))))

	.dataa(\reg_array~50_q ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~34_q ),
	.datad(\reg_array~140_combout ),
	.cin(gnd),
	.combout(\reg_array~141_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~141 .lut_mask = 16'hBBC0;
defparam \reg_array~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N23
dffeas \reg_array~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~114 .is_wysiwyg = "true";
defparam \reg_array~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N3
dffeas \reg_array~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~290_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~66 .is_wysiwyg = "true";
defparam \reg_array~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N25
dffeas \reg_array~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~289_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~98 .is_wysiwyg = "true";
defparam \reg_array~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N24
cycloneiv_lcell_comb \reg_array~138 (
// Equation(s):
// \reg_array~138_combout  = (\reg_read_addr_1[1]~input_o  & (((\reg_array~98_q ) # (\reg_read_addr_1[0]~input_o )))) # (!\reg_read_addr_1[1]~input_o  & (\reg_array~66_q  & ((!\reg_read_addr_1[0]~input_o ))))

	.dataa(\reg_read_addr_1[1]~input_o ),
	.datab(\reg_array~66_q ),
	.datac(\reg_array~98_q ),
	.datad(\reg_read_addr_1[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~138_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~138 .lut_mask = 16'hAAE4;
defparam \reg_array~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N5
dffeas \reg_array~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~288_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~82 .is_wysiwyg = "true";
defparam \reg_array~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N4
cycloneiv_lcell_comb \reg_array~139 (
// Equation(s):
// \reg_array~139_combout  = (\reg_array~138_combout  & ((\reg_array~114_q ) # ((!\reg_read_addr_1[0]~input_o )))) # (!\reg_array~138_combout  & (((\reg_array~82_q  & \reg_read_addr_1[0]~input_o ))))

	.dataa(\reg_array~114_q ),
	.datab(\reg_array~138_combout ),
	.datac(\reg_array~82_q ),
	.datad(\reg_read_addr_1[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~139_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~139 .lut_mask = 16'hB8CC;
defparam \reg_array~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N16
cycloneiv_lcell_comb \reg_array~142 (
// Equation(s):
// \reg_array~142_combout  = (\reg_read_addr_1[2]~input_o  & ((\reg_array~139_combout ))) # (!\reg_read_addr_1[2]~input_o  & (\reg_array~141_combout ))

	.dataa(\reg_array~141_combout ),
	.datab(\reg_array~139_combout ),
	.datac(\reg_read_addr_1[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_array~142_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~142 .lut_mask = 16'hCACA;
defparam \reg_array~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
cycloneiv_io_ibuf \reg_write_data[3]~input (
	.i(reg_write_data[3]),
	.ibar(gnd),
	.o(\reg_write_data[3]~input_o ));
// synopsys translate_off
defparam \reg_write_data[3]~input .bus_hold = "false";
defparam \reg_write_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y11_N7
dffeas \reg_array~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~290_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~67 .is_wysiwyg = "true";
defparam \reg_array~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N5
dffeas \reg_array~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~289_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~99 .is_wysiwyg = "true";
defparam \reg_array~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N4
cycloneiv_lcell_comb \reg_array~143 (
// Equation(s):
// \reg_array~143_combout  = (\reg_read_addr_1[0]~input_o  & (((\reg_read_addr_1[1]~input_o )))) # (!\reg_read_addr_1[0]~input_o  & ((\reg_read_addr_1[1]~input_o  & ((\reg_array~99_q ))) # (!\reg_read_addr_1[1]~input_o  & (\reg_array~67_q ))))

	.dataa(\reg_array~67_q ),
	.datab(\reg_read_addr_1[0]~input_o ),
	.datac(\reg_array~99_q ),
	.datad(\reg_read_addr_1[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~143_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~143 .lut_mask = 16'hFC22;
defparam \reg_array~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N3
dffeas \reg_array~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~288_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~83 .is_wysiwyg = "true";
defparam \reg_array~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N13
dffeas \reg_array~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~115 .is_wysiwyg = "true";
defparam \reg_array~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N2
cycloneiv_lcell_comb \reg_array~144 (
// Equation(s):
// \reg_array~144_combout  = (\reg_array~143_combout  & (((\reg_array~115_q )) # (!\reg_read_addr_1[0]~input_o ))) # (!\reg_array~143_combout  & (\reg_read_addr_1[0]~input_o  & (\reg_array~83_q )))

	.dataa(\reg_array~143_combout ),
	.datab(\reg_read_addr_1[0]~input_o ),
	.datac(\reg_array~83_q ),
	.datad(\reg_array~115_q ),
	.cin(gnd),
	.combout(\reg_array~144_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~144 .lut_mask = 16'hEA62;
defparam \reg_array~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N15
dffeas \reg_array~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~51 .is_wysiwyg = "true";
defparam \reg_array~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N21
dffeas \reg_array~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~35 .is_wysiwyg = "true";
defparam \reg_array~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N15
dffeas \reg_array~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~294_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~3 .is_wysiwyg = "true";
defparam \reg_array~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N5
dffeas \reg_array~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~19 .is_wysiwyg = "true";
defparam \reg_array~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N4
cycloneiv_lcell_comb \reg_array~145 (
// Equation(s):
// \reg_array~145_combout  = (\reg_read_addr_1[1]~input_o  & (((\reg_read_addr_1[0]~input_o )))) # (!\reg_read_addr_1[1]~input_o  & ((\reg_read_addr_1[0]~input_o  & ((\reg_array~19_q ))) # (!\reg_read_addr_1[0]~input_o  & (\reg_array~3_q ))))

	.dataa(\reg_read_addr_1[1]~input_o ),
	.datab(\reg_array~3_q ),
	.datac(\reg_array~19_q ),
	.datad(\reg_read_addr_1[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~145_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~145 .lut_mask = 16'hFA44;
defparam \reg_array~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N20
cycloneiv_lcell_comb \reg_array~146 (
// Equation(s):
// \reg_array~146_combout  = (\reg_read_addr_1[1]~input_o  & ((\reg_array~145_combout  & (\reg_array~51_q )) # (!\reg_array~145_combout  & ((\reg_array~35_q ))))) # (!\reg_read_addr_1[1]~input_o  & (((\reg_array~145_combout ))))

	.dataa(\reg_array~51_q ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~35_q ),
	.datad(\reg_array~145_combout ),
	.cin(gnd),
	.combout(\reg_array~146_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~146 .lut_mask = 16'hBBC0;
defparam \reg_array~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N30
cycloneiv_lcell_comb \reg_array~147 (
// Equation(s):
// \reg_array~147_combout  = (\reg_read_addr_1[2]~input_o  & (\reg_array~144_combout )) # (!\reg_read_addr_1[2]~input_o  & ((\reg_array~146_combout )))

	.dataa(\reg_array~144_combout ),
	.datab(\reg_array~146_combout ),
	.datac(\reg_read_addr_1[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_array~147_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~147 .lut_mask = 16'hACAC;
defparam \reg_array~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
cycloneiv_io_ibuf \reg_write_data[4]~input (
	.i(reg_write_data[4]),
	.ibar(gnd),
	.o(\reg_write_data[4]~input_o ));
// synopsys translate_off
defparam \reg_write_data[4]~input .bus_hold = "false";
defparam \reg_write_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y8_N27
dffeas \reg_array~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~294_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~4 .is_wysiwyg = "true";
defparam \reg_array~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N25
dffeas \reg_array~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~20 .is_wysiwyg = "true";
defparam \reg_array~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N24
cycloneiv_lcell_comb \reg_array~150 (
// Equation(s):
// \reg_array~150_combout  = (\reg_read_addr_1[0]~input_o  & (((\reg_array~20_q ) # (\reg_read_addr_1[1]~input_o )))) # (!\reg_read_addr_1[0]~input_o  & (\reg_array~4_q  & ((!\reg_read_addr_1[1]~input_o ))))

	.dataa(\reg_array~4_q ),
	.datab(\reg_read_addr_1[0]~input_o ),
	.datac(\reg_array~20_q ),
	.datad(\reg_read_addr_1[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~150_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~150 .lut_mask = 16'hCCE2;
defparam \reg_array~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N25
dffeas \reg_array~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~36 .is_wysiwyg = "true";
defparam \reg_array~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N3
dffeas \reg_array~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~52 .is_wysiwyg = "true";
defparam \reg_array~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N24
cycloneiv_lcell_comb \reg_array~151 (
// Equation(s):
// \reg_array~151_combout  = (\reg_array~150_combout  & (((\reg_array~52_q )) # (!\reg_read_addr_1[1]~input_o ))) # (!\reg_array~150_combout  & (\reg_read_addr_1[1]~input_o  & (\reg_array~36_q )))

	.dataa(\reg_array~150_combout ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~36_q ),
	.datad(\reg_array~52_q ),
	.cin(gnd),
	.combout(\reg_array~151_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~151 .lut_mask = 16'hEA62;
defparam \reg_array~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N3
dffeas \reg_array~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~116 .is_wysiwyg = "true";
defparam \reg_array~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N17
dffeas \reg_array~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~289_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~100 .is_wysiwyg = "true";
defparam \reg_array~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N11
dffeas \reg_array~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~290_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~68 .is_wysiwyg = "true";
defparam \reg_array~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N16
cycloneiv_lcell_comb \reg_array~148 (
// Equation(s):
// \reg_array~148_combout  = (\reg_read_addr_1[1]~input_o  & ((\reg_read_addr_1[0]~input_o ) # ((\reg_array~100_q )))) # (!\reg_read_addr_1[1]~input_o  & (!\reg_read_addr_1[0]~input_o  & ((\reg_array~68_q ))))

	.dataa(\reg_read_addr_1[1]~input_o ),
	.datab(\reg_read_addr_1[0]~input_o ),
	.datac(\reg_array~100_q ),
	.datad(\reg_array~68_q ),
	.cin(gnd),
	.combout(\reg_array~148_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~148 .lut_mask = 16'hB9A8;
defparam \reg_array~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N25
dffeas \reg_array~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~288_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~84 .is_wysiwyg = "true";
defparam \reg_array~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N24
cycloneiv_lcell_comb \reg_array~149 (
// Equation(s):
// \reg_array~149_combout  = (\reg_array~148_combout  & ((\reg_array~116_q ) # ((!\reg_read_addr_1[0]~input_o )))) # (!\reg_array~148_combout  & (((\reg_array~84_q  & \reg_read_addr_1[0]~input_o ))))

	.dataa(\reg_array~116_q ),
	.datab(\reg_array~148_combout ),
	.datac(\reg_array~84_q ),
	.datad(\reg_read_addr_1[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~149_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~149 .lut_mask = 16'hB8CC;
defparam \reg_array~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N28
cycloneiv_lcell_comb \reg_array~152 (
// Equation(s):
// \reg_array~152_combout  = (\reg_read_addr_1[2]~input_o  & ((\reg_array~149_combout ))) # (!\reg_read_addr_1[2]~input_o  & (\reg_array~151_combout ))

	.dataa(\reg_array~151_combout ),
	.datab(gnd),
	.datac(\reg_read_addr_1[2]~input_o ),
	.datad(\reg_array~149_combout ),
	.cin(gnd),
	.combout(\reg_array~152_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~152 .lut_mask = 16'hFA0A;
defparam \reg_array~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N22
cycloneiv_io_ibuf \reg_write_data[5]~input (
	.i(reg_write_data[5]),
	.ibar(gnd),
	.o(\reg_write_data[5]~input_o ));
// synopsys translate_off
defparam \reg_write_data[5]~input .bus_hold = "false";
defparam \reg_write_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y7_N9
dffeas \reg_array~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~53 .is_wysiwyg = "true";
defparam \reg_array~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N23
dffeas \reg_array~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~37 .is_wysiwyg = "true";
defparam \reg_array~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N31
dffeas \reg_array~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~294_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~5 .is_wysiwyg = "true";
defparam \reg_array~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N21
dffeas \reg_array~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~21 .is_wysiwyg = "true";
defparam \reg_array~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N20
cycloneiv_lcell_comb \reg_array~155 (
// Equation(s):
// \reg_array~155_combout  = (\reg_read_addr_1[0]~input_o  & (((\reg_array~21_q ) # (\reg_read_addr_1[1]~input_o )))) # (!\reg_read_addr_1[0]~input_o  & (\reg_array~5_q  & ((!\reg_read_addr_1[1]~input_o ))))

	.dataa(\reg_array~5_q ),
	.datab(\reg_read_addr_1[0]~input_o ),
	.datac(\reg_array~21_q ),
	.datad(\reg_read_addr_1[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~155_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~155 .lut_mask = 16'hCCE2;
defparam \reg_array~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N22
cycloneiv_lcell_comb \reg_array~156 (
// Equation(s):
// \reg_array~156_combout  = (\reg_read_addr_1[1]~input_o  & ((\reg_array~155_combout  & (\reg_array~53_q )) # (!\reg_array~155_combout  & ((\reg_array~37_q ))))) # (!\reg_read_addr_1[1]~input_o  & (((\reg_array~155_combout ))))

	.dataa(\reg_array~53_q ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~37_q ),
	.datad(\reg_array~155_combout ),
	.cin(gnd),
	.combout(\reg_array~156_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~156 .lut_mask = 16'hBBC0;
defparam \reg_array~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N23
dffeas \reg_array~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~290_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~69 .is_wysiwyg = "true";
defparam \reg_array~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N13
dffeas \reg_array~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~289_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~101 .is_wysiwyg = "true";
defparam \reg_array~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cycloneiv_lcell_comb \reg_array~153 (
// Equation(s):
// \reg_array~153_combout  = (\reg_read_addr_1[0]~input_o  & (((\reg_read_addr_1[1]~input_o )))) # (!\reg_read_addr_1[0]~input_o  & ((\reg_read_addr_1[1]~input_o  & ((\reg_array~101_q ))) # (!\reg_read_addr_1[1]~input_o  & (\reg_array~69_q ))))

	.dataa(\reg_array~69_q ),
	.datab(\reg_read_addr_1[0]~input_o ),
	.datac(\reg_array~101_q ),
	.datad(\reg_read_addr_1[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~153_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~153 .lut_mask = 16'hFC22;
defparam \reg_array~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N7
dffeas \reg_array~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~117 .is_wysiwyg = "true";
defparam \reg_array~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N5
dffeas \reg_array~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~288_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~85 .is_wysiwyg = "true";
defparam \reg_array~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N4
cycloneiv_lcell_comb \reg_array~154 (
// Equation(s):
// \reg_array~154_combout  = (\reg_array~153_combout  & ((\reg_array~117_q ) # ((!\reg_read_addr_1[0]~input_o )))) # (!\reg_array~153_combout  & (((\reg_array~85_q  & \reg_read_addr_1[0]~input_o ))))

	.dataa(\reg_array~153_combout ),
	.datab(\reg_array~117_q ),
	.datac(\reg_array~85_q ),
	.datad(\reg_read_addr_1[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~154_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~154 .lut_mask = 16'hD8AA;
defparam \reg_array~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N0
cycloneiv_lcell_comb \reg_array~157 (
// Equation(s):
// \reg_array~157_combout  = (\reg_read_addr_1[2]~input_o  & ((\reg_array~154_combout ))) # (!\reg_read_addr_1[2]~input_o  & (\reg_array~156_combout ))

	.dataa(gnd),
	.datab(\reg_array~156_combout ),
	.datac(\reg_array~154_combout ),
	.datad(\reg_read_addr_1[2]~input_o ),
	.cin(gnd),
	.combout(\reg_array~157_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~157 .lut_mask = 16'hF0CC;
defparam \reg_array~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y10_N8
cycloneiv_io_ibuf \reg_write_data[6]~input (
	.i(reg_write_data[6]),
	.ibar(gnd),
	.o(\reg_write_data[6]~input_o ));
// synopsys translate_off
defparam \reg_write_data[6]~input .bus_hold = "false";
defparam \reg_write_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y11_N19
dffeas \reg_array~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~54 .is_wysiwyg = "true";
defparam \reg_array~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N17
dffeas \reg_array~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~22 .is_wysiwyg = "true";
defparam \reg_array~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N19
dffeas \reg_array~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~294_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~6 .is_wysiwyg = "true";
defparam \reg_array~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N16
cycloneiv_lcell_comb \reg_array~160 (
// Equation(s):
// \reg_array~160_combout  = (\reg_read_addr_1[1]~input_o  & (\reg_read_addr_1[0]~input_o )) # (!\reg_read_addr_1[1]~input_o  & ((\reg_read_addr_1[0]~input_o  & (\reg_array~22_q )) # (!\reg_read_addr_1[0]~input_o  & ((\reg_array~6_q )))))

	.dataa(\reg_read_addr_1[1]~input_o ),
	.datab(\reg_read_addr_1[0]~input_o ),
	.datac(\reg_array~22_q ),
	.datad(\reg_array~6_q ),
	.cin(gnd),
	.combout(\reg_array~160_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~160 .lut_mask = 16'hD9C8;
defparam \reg_array~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N25
dffeas \reg_array~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~38 .is_wysiwyg = "true";
defparam \reg_array~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N24
cycloneiv_lcell_comb \reg_array~161 (
// Equation(s):
// \reg_array~161_combout  = (\reg_array~160_combout  & ((\reg_array~54_q ) # ((!\reg_read_addr_1[1]~input_o )))) # (!\reg_array~160_combout  & (((\reg_array~38_q  & \reg_read_addr_1[1]~input_o ))))

	.dataa(\reg_array~54_q ),
	.datab(\reg_array~160_combout ),
	.datac(\reg_array~38_q ),
	.datad(\reg_read_addr_1[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~161_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~161 .lut_mask = 16'hB8CC;
defparam \reg_array~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N19
dffeas \reg_array~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~290_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~70 .is_wysiwyg = "true";
defparam \reg_array~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N9
dffeas \reg_array~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~289_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~102 .is_wysiwyg = "true";
defparam \reg_array~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N8
cycloneiv_lcell_comb \reg_array~158 (
// Equation(s):
// \reg_array~158_combout  = (\reg_read_addr_1[1]~input_o  & (((\reg_array~102_q ) # (\reg_read_addr_1[0]~input_o )))) # (!\reg_read_addr_1[1]~input_o  & (\reg_array~70_q  & ((!\reg_read_addr_1[0]~input_o ))))

	.dataa(\reg_read_addr_1[1]~input_o ),
	.datab(\reg_array~70_q ),
	.datac(\reg_array~102_q ),
	.datad(\reg_read_addr_1[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~158_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~158 .lut_mask = 16'hAAE4;
defparam \reg_array~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N27
dffeas \reg_array~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~288_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~86 .is_wysiwyg = "true";
defparam \reg_array~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N21
dffeas \reg_array~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~118 .is_wysiwyg = "true";
defparam \reg_array~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N26
cycloneiv_lcell_comb \reg_array~159 (
// Equation(s):
// \reg_array~159_combout  = (\reg_read_addr_1[0]~input_o  & ((\reg_array~158_combout  & ((\reg_array~118_q ))) # (!\reg_array~158_combout  & (\reg_array~86_q )))) # (!\reg_read_addr_1[0]~input_o  & (\reg_array~158_combout ))

	.dataa(\reg_read_addr_1[0]~input_o ),
	.datab(\reg_array~158_combout ),
	.datac(\reg_array~86_q ),
	.datad(\reg_array~118_q ),
	.cin(gnd),
	.combout(\reg_array~159_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~159 .lut_mask = 16'hEC64;
defparam \reg_array~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N22
cycloneiv_lcell_comb \reg_array~162 (
// Equation(s):
// \reg_array~162_combout  = (\reg_read_addr_1[2]~input_o  & ((\reg_array~159_combout ))) # (!\reg_read_addr_1[2]~input_o  & (\reg_array~161_combout ))

	.dataa(gnd),
	.datab(\reg_array~161_combout ),
	.datac(\reg_array~159_combout ),
	.datad(\reg_read_addr_1[2]~input_o ),
	.cin(gnd),
	.combout(\reg_array~162_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~162 .lut_mask = 16'hF0CC;
defparam \reg_array~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
cycloneiv_io_ibuf \reg_write_data[7]~input (
	.i(reg_write_data[7]),
	.ibar(gnd),
	.o(\reg_write_data[7]~input_o ));
// synopsys translate_off
defparam \reg_write_data[7]~input .bus_hold = "false";
defparam \reg_write_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y11_N15
dffeas \reg_array~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~290_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~71 .is_wysiwyg = "true";
defparam \reg_array~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N29
dffeas \reg_array~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~289_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~103 .is_wysiwyg = "true";
defparam \reg_array~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N28
cycloneiv_lcell_comb \reg_array~163 (
// Equation(s):
// \reg_array~163_combout  = (\reg_read_addr_1[0]~input_o  & (((\reg_read_addr_1[1]~input_o )))) # (!\reg_read_addr_1[0]~input_o  & ((\reg_read_addr_1[1]~input_o  & ((\reg_array~103_q ))) # (!\reg_read_addr_1[1]~input_o  & (\reg_array~71_q ))))

	.dataa(\reg_read_addr_1[0]~input_o ),
	.datab(\reg_array~71_q ),
	.datac(\reg_array~103_q ),
	.datad(\reg_read_addr_1[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~163_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~163 .lut_mask = 16'hFA44;
defparam \reg_array~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N9
dffeas \reg_array~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~288_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~87 .is_wysiwyg = "true";
defparam \reg_array~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N19
dffeas \reg_array~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~119 .is_wysiwyg = "true";
defparam \reg_array~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N8
cycloneiv_lcell_comb \reg_array~164 (
// Equation(s):
// \reg_array~164_combout  = (\reg_read_addr_1[0]~input_o  & ((\reg_array~163_combout  & ((\reg_array~119_q ))) # (!\reg_array~163_combout  & (\reg_array~87_q )))) # (!\reg_read_addr_1[0]~input_o  & (\reg_array~163_combout ))

	.dataa(\reg_read_addr_1[0]~input_o ),
	.datab(\reg_array~163_combout ),
	.datac(\reg_array~87_q ),
	.datad(\reg_array~119_q ),
	.cin(gnd),
	.combout(\reg_array~164_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~164 .lut_mask = 16'hEC64;
defparam \reg_array~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N23
dffeas \reg_array~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~55 .is_wysiwyg = "true";
defparam \reg_array~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N23
dffeas \reg_array~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~294_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~7 .is_wysiwyg = "true";
defparam \reg_array~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N13
dffeas \reg_array~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~23 .is_wysiwyg = "true";
defparam \reg_array~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N12
cycloneiv_lcell_comb \reg_array~165 (
// Equation(s):
// \reg_array~165_combout  = (\reg_read_addr_1[0]~input_o  & (((\reg_array~23_q ) # (\reg_read_addr_1[1]~input_o )))) # (!\reg_read_addr_1[0]~input_o  & (\reg_array~7_q  & ((!\reg_read_addr_1[1]~input_o ))))

	.dataa(\reg_array~7_q ),
	.datab(\reg_read_addr_1[0]~input_o ),
	.datac(\reg_array~23_q ),
	.datad(\reg_read_addr_1[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~165_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~165 .lut_mask = 16'hCCE2;
defparam \reg_array~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N21
dffeas \reg_array~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~39 .is_wysiwyg = "true";
defparam \reg_array~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N20
cycloneiv_lcell_comb \reg_array~166 (
// Equation(s):
// \reg_array~166_combout  = (\reg_array~165_combout  & ((\reg_array~55_q ) # ((!\reg_read_addr_1[1]~input_o )))) # (!\reg_array~165_combout  & (((\reg_array~39_q  & \reg_read_addr_1[1]~input_o ))))

	.dataa(\reg_array~55_q ),
	.datab(\reg_array~165_combout ),
	.datac(\reg_array~39_q ),
	.datad(\reg_read_addr_1[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~166_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~166 .lut_mask = 16'hB8CC;
defparam \reg_array~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N8
cycloneiv_lcell_comb \reg_array~167 (
// Equation(s):
// \reg_array~167_combout  = (\reg_read_addr_1[2]~input_o  & (\reg_array~164_combout )) # (!\reg_read_addr_1[2]~input_o  & ((\reg_array~166_combout )))

	.dataa(\reg_array~164_combout ),
	.datab(gnd),
	.datac(\reg_read_addr_1[2]~input_o ),
	.datad(\reg_array~166_combout ),
	.cin(gnd),
	.combout(\reg_array~167_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~167 .lut_mask = 16'hAFA0;
defparam \reg_array~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N22
cycloneiv_io_ibuf \reg_write_data[8]~input (
	.i(reg_write_data[8]),
	.ibar(gnd),
	.o(\reg_write_data[8]~input_o ));
// synopsys translate_off
defparam \reg_write_data[8]~input .bus_hold = "false";
defparam \reg_write_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y12_N1
dffeas \reg_array~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~289_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~104 .is_wysiwyg = "true";
defparam \reg_array~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N19
dffeas \reg_array~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~290_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~72 .is_wysiwyg = "true";
defparam \reg_array~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneiv_lcell_comb \reg_array~168 (
// Equation(s):
// \reg_array~168_combout  = (\reg_read_addr_1[0]~input_o  & (\reg_read_addr_1[1]~input_o )) # (!\reg_read_addr_1[0]~input_o  & ((\reg_read_addr_1[1]~input_o  & (\reg_array~104_q )) # (!\reg_read_addr_1[1]~input_o  & ((\reg_array~72_q )))))

	.dataa(\reg_read_addr_1[0]~input_o ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~104_q ),
	.datad(\reg_array~72_q ),
	.cin(gnd),
	.combout(\reg_array~168_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~168 .lut_mask = 16'hD9C8;
defparam \reg_array~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N15
dffeas \reg_array~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~120 .is_wysiwyg = "true";
defparam \reg_array~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N13
dffeas \reg_array~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~288_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~88 .is_wysiwyg = "true";
defparam \reg_array~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N12
cycloneiv_lcell_comb \reg_array~169 (
// Equation(s):
// \reg_array~169_combout  = (\reg_array~168_combout  & ((\reg_array~120_q ) # ((!\reg_read_addr_1[0]~input_o )))) # (!\reg_array~168_combout  & (((\reg_array~88_q  & \reg_read_addr_1[0]~input_o ))))

	.dataa(\reg_array~168_combout ),
	.datab(\reg_array~120_q ),
	.datac(\reg_array~88_q ),
	.datad(\reg_read_addr_1[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~169_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~169 .lut_mask = 16'hD8AA;
defparam \reg_array~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N1
dffeas \reg_array~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~24 .is_wysiwyg = "true";
defparam \reg_array~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N19
dffeas \reg_array~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~294_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~8 .is_wysiwyg = "true";
defparam \reg_array~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N0
cycloneiv_lcell_comb \reg_array~170 (
// Equation(s):
// \reg_array~170_combout  = (\reg_read_addr_1[0]~input_o  & ((\reg_read_addr_1[1]~input_o ) # ((\reg_array~24_q )))) # (!\reg_read_addr_1[0]~input_o  & (!\reg_read_addr_1[1]~input_o  & ((\reg_array~8_q ))))

	.dataa(\reg_read_addr_1[0]~input_o ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~24_q ),
	.datad(\reg_array~8_q ),
	.cin(gnd),
	.combout(\reg_array~170_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~170 .lut_mask = 16'hB9A8;
defparam \reg_array~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N11
dffeas \reg_array~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~40 .is_wysiwyg = "true";
defparam \reg_array~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N29
dffeas \reg_array~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~56 .is_wysiwyg = "true";
defparam \reg_array~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N10
cycloneiv_lcell_comb \reg_array~171 (
// Equation(s):
// \reg_array~171_combout  = (\reg_read_addr_1[1]~input_o  & ((\reg_array~170_combout  & ((\reg_array~56_q ))) # (!\reg_array~170_combout  & (\reg_array~40_q )))) # (!\reg_read_addr_1[1]~input_o  & (\reg_array~170_combout ))

	.dataa(\reg_read_addr_1[1]~input_o ),
	.datab(\reg_array~170_combout ),
	.datac(\reg_array~40_q ),
	.datad(\reg_array~56_q ),
	.cin(gnd),
	.combout(\reg_array~171_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~171 .lut_mask = 16'hEC64;
defparam \reg_array~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N30
cycloneiv_lcell_comb \reg_array~172 (
// Equation(s):
// \reg_array~172_combout  = (\reg_read_addr_1[2]~input_o  & (\reg_array~169_combout )) # (!\reg_read_addr_1[2]~input_o  & ((\reg_array~171_combout )))

	.dataa(\reg_array~169_combout ),
	.datab(gnd),
	.datac(\reg_read_addr_1[2]~input_o ),
	.datad(\reg_array~171_combout ),
	.cin(gnd),
	.combout(\reg_array~172_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~172 .lut_mask = 16'hAFA0;
defparam \reg_array~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N1
cycloneiv_io_ibuf \reg_write_data[9]~input (
	.i(reg_write_data[9]),
	.ibar(gnd),
	.o(\reg_write_data[9]~input_o ));
// synopsys translate_off
defparam \reg_write_data[9]~input .bus_hold = "false";
defparam \reg_write_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y12_N13
dffeas \reg_array~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~289_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~105 .is_wysiwyg = "true";
defparam \reg_array~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N7
dffeas \reg_array~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~290_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~73 .is_wysiwyg = "true";
defparam \reg_array~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneiv_lcell_comb \reg_array~173 (
// Equation(s):
// \reg_array~173_combout  = (\reg_read_addr_1[0]~input_o  & (\reg_read_addr_1[1]~input_o )) # (!\reg_read_addr_1[0]~input_o  & ((\reg_read_addr_1[1]~input_o  & (\reg_array~105_q )) # (!\reg_read_addr_1[1]~input_o  & ((\reg_array~73_q )))))

	.dataa(\reg_read_addr_1[0]~input_o ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~105_q ),
	.datad(\reg_array~73_q ),
	.cin(gnd),
	.combout(\reg_array~173_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~173 .lut_mask = 16'hD9C8;
defparam \reg_array~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N3
dffeas \reg_array~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~121 .is_wysiwyg = "true";
defparam \reg_array~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N17
dffeas \reg_array~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~288_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~89 .is_wysiwyg = "true";
defparam \reg_array~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N16
cycloneiv_lcell_comb \reg_array~174 (
// Equation(s):
// \reg_array~174_combout  = (\reg_array~173_combout  & ((\reg_array~121_q ) # ((!\reg_read_addr_1[0]~input_o )))) # (!\reg_array~173_combout  & (((\reg_array~89_q  & \reg_read_addr_1[0]~input_o ))))

	.dataa(\reg_array~173_combout ),
	.datab(\reg_array~121_q ),
	.datac(\reg_array~89_q ),
	.datad(\reg_read_addr_1[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~174_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~174 .lut_mask = 16'hD8AA;
defparam \reg_array~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N23
dffeas \reg_array~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~294_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~9 .is_wysiwyg = "true";
defparam \reg_array~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N29
dffeas \reg_array~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~25 .is_wysiwyg = "true";
defparam \reg_array~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N28
cycloneiv_lcell_comb \reg_array~175 (
// Equation(s):
// \reg_array~175_combout  = (\reg_read_addr_1[1]~input_o  & (((\reg_read_addr_1[0]~input_o )))) # (!\reg_read_addr_1[1]~input_o  & ((\reg_read_addr_1[0]~input_o  & ((\reg_array~25_q ))) # (!\reg_read_addr_1[0]~input_o  & (\reg_array~9_q ))))

	.dataa(\reg_array~9_q ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~25_q ),
	.datad(\reg_read_addr_1[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~175_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~175 .lut_mask = 16'hFC22;
defparam \reg_array~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N1
dffeas \reg_array~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~41 .is_wysiwyg = "true";
defparam \reg_array~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N27
dffeas \reg_array~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~57 .is_wysiwyg = "true";
defparam \reg_array~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N0
cycloneiv_lcell_comb \reg_array~176 (
// Equation(s):
// \reg_array~176_combout  = (\reg_read_addr_1[1]~input_o  & ((\reg_array~175_combout  & ((\reg_array~57_q ))) # (!\reg_array~175_combout  & (\reg_array~41_q )))) # (!\reg_read_addr_1[1]~input_o  & (\reg_array~175_combout ))

	.dataa(\reg_read_addr_1[1]~input_o ),
	.datab(\reg_array~175_combout ),
	.datac(\reg_array~41_q ),
	.datad(\reg_array~57_q ),
	.cin(gnd),
	.combout(\reg_array~176_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~176 .lut_mask = 16'hEC64;
defparam \reg_array~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N12
cycloneiv_lcell_comb \reg_array~177 (
// Equation(s):
// \reg_array~177_combout  = (\reg_read_addr_1[2]~input_o  & (\reg_array~174_combout )) # (!\reg_read_addr_1[2]~input_o  & ((\reg_array~176_combout )))

	.dataa(\reg_array~174_combout ),
	.datab(\reg_read_addr_1[2]~input_o ),
	.datac(\reg_array~176_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_array~177_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~177 .lut_mask = 16'hB8B8;
defparam \reg_array~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y11_N1
cycloneiv_io_ibuf \reg_write_data[10]~input (
	.i(reg_write_data[10]),
	.ibar(gnd),
	.o(\reg_write_data[10]~input_o ));
// synopsys translate_off
defparam \reg_write_data[10]~input .bus_hold = "false";
defparam \reg_write_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y12_N9
dffeas \reg_array~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~289_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~106 .is_wysiwyg = "true";
defparam \reg_array~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N27
dffeas \reg_array~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~290_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~74 .is_wysiwyg = "true";
defparam \reg_array~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cycloneiv_lcell_comb \reg_array~178 (
// Equation(s):
// \reg_array~178_combout  = (\reg_read_addr_1[0]~input_o  & (\reg_read_addr_1[1]~input_o )) # (!\reg_read_addr_1[0]~input_o  & ((\reg_read_addr_1[1]~input_o  & (\reg_array~106_q )) # (!\reg_read_addr_1[1]~input_o  & ((\reg_array~74_q )))))

	.dataa(\reg_read_addr_1[0]~input_o ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~106_q ),
	.datad(\reg_array~74_q ),
	.cin(gnd),
	.combout(\reg_array~178_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~178 .lut_mask = 16'hD9C8;
defparam \reg_array~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N17
dffeas \reg_array~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~288_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~90 .is_wysiwyg = "true";
defparam \reg_array~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N11
dffeas \reg_array~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~122 .is_wysiwyg = "true";
defparam \reg_array~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N16
cycloneiv_lcell_comb \reg_array~179 (
// Equation(s):
// \reg_array~179_combout  = (\reg_read_addr_1[0]~input_o  & ((\reg_array~178_combout  & ((\reg_array~122_q ))) # (!\reg_array~178_combout  & (\reg_array~90_q )))) # (!\reg_read_addr_1[0]~input_o  & (\reg_array~178_combout ))

	.dataa(\reg_read_addr_1[0]~input_o ),
	.datab(\reg_array~178_combout ),
	.datac(\reg_array~90_q ),
	.datad(\reg_array~122_q ),
	.cin(gnd),
	.combout(\reg_array~179_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~179 .lut_mask = 16'hEC64;
defparam \reg_array~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N11
dffeas \reg_array~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~294_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~10 .is_wysiwyg = "true";
defparam \reg_array~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N9
dffeas \reg_array~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~26 .is_wysiwyg = "true";
defparam \reg_array~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N8
cycloneiv_lcell_comb \reg_array~180 (
// Equation(s):
// \reg_array~180_combout  = (\reg_read_addr_1[1]~input_o  & (((\reg_read_addr_1[0]~input_o )))) # (!\reg_read_addr_1[1]~input_o  & ((\reg_read_addr_1[0]~input_o  & ((\reg_array~26_q ))) # (!\reg_read_addr_1[0]~input_o  & (\reg_array~10_q ))))

	.dataa(\reg_array~10_q ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~26_q ),
	.datad(\reg_read_addr_1[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~180_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~180 .lut_mask = 16'hFC22;
defparam \reg_array~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y12_N1
dffeas \reg_array~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~42 .is_wysiwyg = "true";
defparam \reg_array~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N19
dffeas \reg_array~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~58 .is_wysiwyg = "true";
defparam \reg_array~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N0
cycloneiv_lcell_comb \reg_array~181 (
// Equation(s):
// \reg_array~181_combout  = (\reg_array~180_combout  & (((\reg_array~58_q )) # (!\reg_read_addr_1[1]~input_o ))) # (!\reg_array~180_combout  & (\reg_read_addr_1[1]~input_o  & (\reg_array~42_q )))

	.dataa(\reg_array~180_combout ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~42_q ),
	.datad(\reg_array~58_q ),
	.cin(gnd),
	.combout(\reg_array~181_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~181 .lut_mask = 16'hEA62;
defparam \reg_array~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N28
cycloneiv_lcell_comb \reg_array~182 (
// Equation(s):
// \reg_array~182_combout  = (\reg_read_addr_1[2]~input_o  & (\reg_array~179_combout )) # (!\reg_read_addr_1[2]~input_o  & ((\reg_array~181_combout )))

	.dataa(gnd),
	.datab(\reg_array~179_combout ),
	.datac(\reg_array~181_combout ),
	.datad(\reg_read_addr_1[2]~input_o ),
	.cin(gnd),
	.combout(\reg_array~182_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~182 .lut_mask = 16'hCCF0;
defparam \reg_array~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N1
cycloneiv_io_ibuf \reg_write_data[11]~input (
	.i(reg_write_data[11]),
	.ibar(gnd),
	.o(\reg_write_data[11]~input_o ));
// synopsys translate_off
defparam \reg_write_data[11]~input .bus_hold = "false";
defparam \reg_write_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y12_N23
dffeas \reg_array~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~123 .is_wysiwyg = "true";
defparam \reg_array~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N15
dffeas \reg_array~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~290_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~75 .is_wysiwyg = "true";
defparam \reg_array~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N5
dffeas \reg_array~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~289_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~107 .is_wysiwyg = "true";
defparam \reg_array~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneiv_lcell_comb \reg_array~183 (
// Equation(s):
// \reg_array~183_combout  = (\reg_read_addr_1[0]~input_o  & (((\reg_read_addr_1[1]~input_o )))) # (!\reg_read_addr_1[0]~input_o  & ((\reg_read_addr_1[1]~input_o  & ((\reg_array~107_q ))) # (!\reg_read_addr_1[1]~input_o  & (\reg_array~75_q ))))

	.dataa(\reg_read_addr_1[0]~input_o ),
	.datab(\reg_array~75_q ),
	.datac(\reg_array~107_q ),
	.datad(\reg_read_addr_1[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~183_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~183 .lut_mask = 16'hFA44;
defparam \reg_array~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N5
dffeas \reg_array~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~288_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~91 .is_wysiwyg = "true";
defparam \reg_array~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N4
cycloneiv_lcell_comb \reg_array~184 (
// Equation(s):
// \reg_array~184_combout  = (\reg_array~183_combout  & ((\reg_array~123_q ) # ((!\reg_read_addr_1[0]~input_o )))) # (!\reg_array~183_combout  & (((\reg_array~91_q  & \reg_read_addr_1[0]~input_o ))))

	.dataa(\reg_array~123_q ),
	.datab(\reg_array~183_combout ),
	.datac(\reg_array~91_q ),
	.datad(\reg_read_addr_1[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~184_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~184 .lut_mask = 16'hB8CC;
defparam \reg_array~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y12_N31
dffeas \reg_array~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~59 .is_wysiwyg = "true";
defparam \reg_array~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N29
dffeas \reg_array~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~43 .is_wysiwyg = "true";
defparam \reg_array~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N15
dffeas \reg_array~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~294_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~11 .is_wysiwyg = "true";
defparam \reg_array~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N21
dffeas \reg_array~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~27 .is_wysiwyg = "true";
defparam \reg_array~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N20
cycloneiv_lcell_comb \reg_array~185 (
// Equation(s):
// \reg_array~185_combout  = (\reg_read_addr_1[0]~input_o  & (((\reg_array~27_q ) # (\reg_read_addr_1[1]~input_o )))) # (!\reg_read_addr_1[0]~input_o  & (\reg_array~11_q  & ((!\reg_read_addr_1[1]~input_o ))))

	.dataa(\reg_read_addr_1[0]~input_o ),
	.datab(\reg_array~11_q ),
	.datac(\reg_array~27_q ),
	.datad(\reg_read_addr_1[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~185_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~185 .lut_mask = 16'hAAE4;
defparam \reg_array~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N28
cycloneiv_lcell_comb \reg_array~186 (
// Equation(s):
// \reg_array~186_combout  = (\reg_read_addr_1[1]~input_o  & ((\reg_array~185_combout  & (\reg_array~59_q )) # (!\reg_array~185_combout  & ((\reg_array~43_q ))))) # (!\reg_read_addr_1[1]~input_o  & (((\reg_array~185_combout ))))

	.dataa(\reg_array~59_q ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~43_q ),
	.datad(\reg_array~185_combout ),
	.cin(gnd),
	.combout(\reg_array~186_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~186 .lut_mask = 16'hBBC0;
defparam \reg_array~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N24
cycloneiv_lcell_comb \reg_array~187 (
// Equation(s):
// \reg_array~187_combout  = (\reg_read_addr_1[2]~input_o  & (\reg_array~184_combout )) # (!\reg_read_addr_1[2]~input_o  & ((\reg_array~186_combout )))

	.dataa(\reg_array~184_combout ),
	.datab(gnd),
	.datac(\reg_array~186_combout ),
	.datad(\reg_read_addr_1[2]~input_o ),
	.cin(gnd),
	.combout(\reg_array~187_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~187 .lut_mask = 16'hAAF0;
defparam \reg_array~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y19_N1
cycloneiv_io_ibuf \reg_write_data[12]~input (
	.i(reg_write_data[12]),
	.ibar(gnd),
	.o(\reg_write_data[12]~input_o ));
// synopsys translate_off
defparam \reg_write_data[12]~input .bus_hold = "false";
defparam \reg_write_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y12_N25
dffeas \reg_array~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~289_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~108 .is_wysiwyg = "true";
defparam \reg_array~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N3
dffeas \reg_array~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~290_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~76 .is_wysiwyg = "true";
defparam \reg_array~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneiv_lcell_comb \reg_array~188 (
// Equation(s):
// \reg_array~188_combout  = (\reg_read_addr_1[0]~input_o  & (\reg_read_addr_1[1]~input_o )) # (!\reg_read_addr_1[0]~input_o  & ((\reg_read_addr_1[1]~input_o  & (\reg_array~108_q )) # (!\reg_read_addr_1[1]~input_o  & ((\reg_array~76_q )))))

	.dataa(\reg_read_addr_1[0]~input_o ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~108_q ),
	.datad(\reg_array~76_q ),
	.cin(gnd),
	.combout(\reg_array~188_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~188 .lut_mask = 16'hD9C8;
defparam \reg_array~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N25
dffeas \reg_array~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~288_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~92 .is_wysiwyg = "true";
defparam \reg_array~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N19
dffeas \reg_array~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~124 .is_wysiwyg = "true";
defparam \reg_array~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N24
cycloneiv_lcell_comb \reg_array~189 (
// Equation(s):
// \reg_array~189_combout  = (\reg_read_addr_1[0]~input_o  & ((\reg_array~188_combout  & ((\reg_array~124_q ))) # (!\reg_array~188_combout  & (\reg_array~92_q )))) # (!\reg_read_addr_1[0]~input_o  & (\reg_array~188_combout ))

	.dataa(\reg_read_addr_1[0]~input_o ),
	.datab(\reg_array~188_combout ),
	.datac(\reg_array~92_q ),
	.datad(\reg_array~124_q ),
	.cin(gnd),
	.combout(\reg_array~189_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~189 .lut_mask = 16'hEC64;
defparam \reg_array~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N27
dffeas \reg_array~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~294_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~12 .is_wysiwyg = "true";
defparam \reg_array~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N17
dffeas \reg_array~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~28 .is_wysiwyg = "true";
defparam \reg_array~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N16
cycloneiv_lcell_comb \reg_array~190 (
// Equation(s):
// \reg_array~190_combout  = (\reg_read_addr_1[1]~input_o  & (((\reg_read_addr_1[0]~input_o )))) # (!\reg_read_addr_1[1]~input_o  & ((\reg_read_addr_1[0]~input_o  & ((\reg_array~28_q ))) # (!\reg_read_addr_1[0]~input_o  & (\reg_array~12_q ))))

	.dataa(\reg_array~12_q ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~28_q ),
	.datad(\reg_read_addr_1[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~190_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~190 .lut_mask = 16'hFC22;
defparam \reg_array~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y12_N3
dffeas \reg_array~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~44 .is_wysiwyg = "true";
defparam \reg_array~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N21
dffeas \reg_array~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~60 .is_wysiwyg = "true";
defparam \reg_array~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N2
cycloneiv_lcell_comb \reg_array~191 (
// Equation(s):
// \reg_array~191_combout  = (\reg_array~190_combout  & (((\reg_array~60_q )) # (!\reg_read_addr_1[1]~input_o ))) # (!\reg_array~190_combout  & (\reg_read_addr_1[1]~input_o  & (\reg_array~44_q )))

	.dataa(\reg_array~190_combout ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~44_q ),
	.datad(\reg_array~60_q ),
	.cin(gnd),
	.combout(\reg_array~191_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~191 .lut_mask = 16'hEA62;
defparam \reg_array~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N22
cycloneiv_lcell_comb \reg_array~192 (
// Equation(s):
// \reg_array~192_combout  = (\reg_read_addr_1[2]~input_o  & (\reg_array~189_combout )) # (!\reg_read_addr_1[2]~input_o  & ((\reg_array~191_combout )))

	.dataa(\reg_array~189_combout ),
	.datab(\reg_array~191_combout ),
	.datac(gnd),
	.datad(\reg_read_addr_1[2]~input_o ),
	.cin(gnd),
	.combout(\reg_array~192_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~192 .lut_mask = 16'hAACC;
defparam \reg_array~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y9_N8
cycloneiv_io_ibuf \reg_write_data[13]~input (
	.i(reg_write_data[13]),
	.ibar(gnd),
	.o(\reg_write_data[13]~input_o ));
// synopsys translate_off
defparam \reg_write_data[13]~input .bus_hold = "false";
defparam \reg_write_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y12_N11
dffeas \reg_array~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~61 .is_wysiwyg = "true";
defparam \reg_array~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N17
dffeas \reg_array~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~45 .is_wysiwyg = "true";
defparam \reg_array~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N31
dffeas \reg_array~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~294_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~13 .is_wysiwyg = "true";
defparam \reg_array~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N13
dffeas \reg_array~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~29 .is_wysiwyg = "true";
defparam \reg_array~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N12
cycloneiv_lcell_comb \reg_array~195 (
// Equation(s):
// \reg_array~195_combout  = (\reg_read_addr_1[1]~input_o  & (((\reg_read_addr_1[0]~input_o )))) # (!\reg_read_addr_1[1]~input_o  & ((\reg_read_addr_1[0]~input_o  & ((\reg_array~29_q ))) # (!\reg_read_addr_1[0]~input_o  & (\reg_array~13_q ))))

	.dataa(\reg_array~13_q ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~29_q ),
	.datad(\reg_read_addr_1[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~195_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~195 .lut_mask = 16'hFC22;
defparam \reg_array~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N16
cycloneiv_lcell_comb \reg_array~196 (
// Equation(s):
// \reg_array~196_combout  = (\reg_read_addr_1[1]~input_o  & ((\reg_array~195_combout  & (\reg_array~61_q )) # (!\reg_array~195_combout  & ((\reg_array~45_q ))))) # (!\reg_read_addr_1[1]~input_o  & (((\reg_array~195_combout ))))

	.dataa(\reg_array~61_q ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~45_q ),
	.datad(\reg_array~195_combout ),
	.cin(gnd),
	.combout(\reg_array~196_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~196 .lut_mask = 16'hBBC0;
defparam \reg_array~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N31
dffeas \reg_array~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~125 .is_wysiwyg = "true";
defparam \reg_array~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N23
dffeas \reg_array~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~290_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~77 .is_wysiwyg = "true";
defparam \reg_array~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N21
dffeas \reg_array~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~289_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~109 .is_wysiwyg = "true";
defparam \reg_array~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneiv_lcell_comb \reg_array~193 (
// Equation(s):
// \reg_array~193_combout  = (\reg_read_addr_1[1]~input_o  & (((\reg_array~109_q ) # (\reg_read_addr_1[0]~input_o )))) # (!\reg_read_addr_1[1]~input_o  & (\reg_array~77_q  & ((!\reg_read_addr_1[0]~input_o ))))

	.dataa(\reg_array~77_q ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~109_q ),
	.datad(\reg_read_addr_1[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~193_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~193 .lut_mask = 16'hCCE2;
defparam \reg_array~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N13
dffeas \reg_array~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~288_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~93 .is_wysiwyg = "true";
defparam \reg_array~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N12
cycloneiv_lcell_comb \reg_array~194 (
// Equation(s):
// \reg_array~194_combout  = (\reg_array~193_combout  & ((\reg_array~125_q ) # ((!\reg_read_addr_1[0]~input_o )))) # (!\reg_array~193_combout  & (((\reg_array~93_q  & \reg_read_addr_1[0]~input_o ))))

	.dataa(\reg_array~125_q ),
	.datab(\reg_array~193_combout ),
	.datac(\reg_array~93_q ),
	.datad(\reg_read_addr_1[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~194_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~194 .lut_mask = 16'hB8CC;
defparam \reg_array~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N12
cycloneiv_lcell_comb \reg_array~197 (
// Equation(s):
// \reg_array~197_combout  = (\reg_read_addr_1[2]~input_o  & ((\reg_array~194_combout ))) # (!\reg_read_addr_1[2]~input_o  & (\reg_array~196_combout ))

	.dataa(gnd),
	.datab(\reg_array~196_combout ),
	.datac(\reg_array~194_combout ),
	.datad(\reg_read_addr_1[2]~input_o ),
	.cin(gnd),
	.combout(\reg_array~197_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~197 .lut_mask = 16'hF0CC;
defparam \reg_array~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y13_N8
cycloneiv_io_ibuf \reg_write_data[14]~input (
	.i(reg_write_data[14]),
	.ibar(gnd),
	.o(\reg_write_data[14]~input_o ));
// synopsys translate_off
defparam \reg_write_data[14]~input .bus_hold = "false";
defparam \reg_write_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y12_N11
dffeas \reg_array~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~62 .is_wysiwyg = "true";
defparam \reg_array~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N25
dffeas \reg_array~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~46 .is_wysiwyg = "true";
defparam \reg_array~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N25
dffeas \reg_array~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~30 .is_wysiwyg = "true";
defparam \reg_array~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N3
dffeas \reg_array~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~294_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~14 .is_wysiwyg = "true";
defparam \reg_array~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N24
cycloneiv_lcell_comb \reg_array~200 (
// Equation(s):
// \reg_array~200_combout  = (\reg_read_addr_1[0]~input_o  & ((\reg_read_addr_1[1]~input_o ) # ((\reg_array~30_q )))) # (!\reg_read_addr_1[0]~input_o  & (!\reg_read_addr_1[1]~input_o  & ((\reg_array~14_q ))))

	.dataa(\reg_read_addr_1[0]~input_o ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~30_q ),
	.datad(\reg_array~14_q ),
	.cin(gnd),
	.combout(\reg_array~200_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~200 .lut_mask = 16'hB9A8;
defparam \reg_array~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N24
cycloneiv_lcell_comb \reg_array~201 (
// Equation(s):
// \reg_array~201_combout  = (\reg_read_addr_1[1]~input_o  & ((\reg_array~200_combout  & (\reg_array~62_q )) # (!\reg_array~200_combout  & ((\reg_array~46_q ))))) # (!\reg_read_addr_1[1]~input_o  & (((\reg_array~200_combout ))))

	.dataa(\reg_array~62_q ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~46_q ),
	.datad(\reg_array~200_combout ),
	.cin(gnd),
	.combout(\reg_array~201_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~201 .lut_mask = 16'hBBC0;
defparam \reg_array~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N17
dffeas \reg_array~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~289_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~110 .is_wysiwyg = "true";
defparam \reg_array~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N11
dffeas \reg_array~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~290_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~78 .is_wysiwyg = "true";
defparam \reg_array~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cycloneiv_lcell_comb \reg_array~198 (
// Equation(s):
// \reg_array~198_combout  = (\reg_read_addr_1[0]~input_o  & (\reg_read_addr_1[1]~input_o )) # (!\reg_read_addr_1[0]~input_o  & ((\reg_read_addr_1[1]~input_o  & (\reg_array~110_q )) # (!\reg_read_addr_1[1]~input_o  & ((\reg_array~78_q )))))

	.dataa(\reg_read_addr_1[0]~input_o ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~110_q ),
	.datad(\reg_array~78_q ),
	.cin(gnd),
	.combout(\reg_array~198_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~198 .lut_mask = 16'hD9C8;
defparam \reg_array~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N9
dffeas \reg_array~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~288_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~94 .is_wysiwyg = "true";
defparam \reg_array~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N27
dffeas \reg_array~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~126 .is_wysiwyg = "true";
defparam \reg_array~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N8
cycloneiv_lcell_comb \reg_array~199 (
// Equation(s):
// \reg_array~199_combout  = (\reg_read_addr_1[0]~input_o  & ((\reg_array~198_combout  & ((\reg_array~126_q ))) # (!\reg_array~198_combout  & (\reg_array~94_q )))) # (!\reg_read_addr_1[0]~input_o  & (\reg_array~198_combout ))

	.dataa(\reg_read_addr_1[0]~input_o ),
	.datab(\reg_array~198_combout ),
	.datac(\reg_array~94_q ),
	.datad(\reg_array~126_q ),
	.cin(gnd),
	.combout(\reg_array~199_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~199 .lut_mask = 16'hEC64;
defparam \reg_array~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N28
cycloneiv_lcell_comb \reg_array~202 (
// Equation(s):
// \reg_array~202_combout  = (\reg_read_addr_1[2]~input_o  & ((\reg_array~199_combout ))) # (!\reg_read_addr_1[2]~input_o  & (\reg_array~201_combout ))

	.dataa(gnd),
	.datab(\reg_array~201_combout ),
	.datac(\reg_array~199_combout ),
	.datad(\reg_read_addr_1[2]~input_o ),
	.cin(gnd),
	.combout(\reg_array~202_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~202 .lut_mask = 16'hF0CC;
defparam \reg_array~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneiv_io_ibuf \reg_write_data[15]~input (
	.i(reg_write_data[15]),
	.ibar(gnd),
	.o(\reg_write_data[15]~input_o ));
// synopsys translate_off
defparam \reg_write_data[15]~input .bus_hold = "false";
defparam \reg_write_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y12_N7
dffeas \reg_array~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~63 .is_wysiwyg = "true";
defparam \reg_array~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N5
dffeas \reg_array~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~292_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~47 .is_wysiwyg = "true";
defparam \reg_array~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N5
dffeas \reg_array~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~293_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~31 .is_wysiwyg = "true";
defparam \reg_array~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N7
dffeas \reg_array~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~294_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~15 .is_wysiwyg = "true";
defparam \reg_array~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N4
cycloneiv_lcell_comb \reg_array~205 (
// Equation(s):
// \reg_array~205_combout  = (\reg_read_addr_1[0]~input_o  & ((\reg_read_addr_1[1]~input_o ) # ((\reg_array~31_q )))) # (!\reg_read_addr_1[0]~input_o  & (!\reg_read_addr_1[1]~input_o  & ((\reg_array~15_q ))))

	.dataa(\reg_read_addr_1[0]~input_o ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~31_q ),
	.datad(\reg_array~15_q ),
	.cin(gnd),
	.combout(\reg_array~205_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~205 .lut_mask = 16'hB9A8;
defparam \reg_array~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N4
cycloneiv_lcell_comb \reg_array~206 (
// Equation(s):
// \reg_array~206_combout  = (\reg_read_addr_1[1]~input_o  & ((\reg_array~205_combout  & (\reg_array~63_q )) # (!\reg_array~205_combout  & ((\reg_array~47_q ))))) # (!\reg_read_addr_1[1]~input_o  & (((\reg_array~205_combout ))))

	.dataa(\reg_array~63_q ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~47_q ),
	.datad(\reg_array~205_combout ),
	.cin(gnd),
	.combout(\reg_array~206_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~206 .lut_mask = 16'hBBC0;
defparam \reg_array~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N31
dffeas \reg_array~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~290_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~79 .is_wysiwyg = "true";
defparam \reg_array~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N29
dffeas \reg_array~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~289_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~111 .is_wysiwyg = "true";
defparam \reg_array~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneiv_lcell_comb \reg_array~203 (
// Equation(s):
// \reg_array~203_combout  = (\reg_read_addr_1[1]~input_o  & (((\reg_array~111_q ) # (\reg_read_addr_1[0]~input_o )))) # (!\reg_read_addr_1[1]~input_o  & (\reg_array~79_q  & ((!\reg_read_addr_1[0]~input_o ))))

	.dataa(\reg_array~79_q ),
	.datab(\reg_read_addr_1[1]~input_o ),
	.datac(\reg_array~111_q ),
	.datad(\reg_read_addr_1[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~203_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~203 .lut_mask = 16'hCCE2;
defparam \reg_array~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N7
dffeas \reg_array~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~288_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~95 .is_wysiwyg = "true";
defparam \reg_array~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N1
dffeas \reg_array~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_array~291_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_array~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_array~127 .is_wysiwyg = "true";
defparam \reg_array~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N6
cycloneiv_lcell_comb \reg_array~204 (
// Equation(s):
// \reg_array~204_combout  = (\reg_read_addr_1[0]~input_o  & ((\reg_array~203_combout  & ((\reg_array~127_q ))) # (!\reg_array~203_combout  & (\reg_array~95_q )))) # (!\reg_read_addr_1[0]~input_o  & (\reg_array~203_combout ))

	.dataa(\reg_read_addr_1[0]~input_o ),
	.datab(\reg_array~203_combout ),
	.datac(\reg_array~95_q ),
	.datad(\reg_array~127_q ),
	.cin(gnd),
	.combout(\reg_array~204_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~204 .lut_mask = 16'hEC64;
defparam \reg_array~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N10
cycloneiv_lcell_comb \reg_array~207 (
// Equation(s):
// \reg_array~207_combout  = (\reg_read_addr_1[2]~input_o  & ((\reg_array~204_combout ))) # (!\reg_read_addr_1[2]~input_o  & (\reg_array~206_combout ))

	.dataa(\reg_array~206_combout ),
	.datab(gnd),
	.datac(\reg_array~204_combout ),
	.datad(\reg_read_addr_1[2]~input_o ),
	.cin(gnd),
	.combout(\reg_array~207_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~207 .lut_mask = 16'hF0AA;
defparam \reg_array~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y41_N1
cycloneiv_io_ibuf \reg_read_addr_2[1]~input (
	.i(reg_read_addr_2[1]),
	.ibar(gnd),
	.o(\reg_read_addr_2[1]~input_o ));
// synopsys translate_off
defparam \reg_read_addr_2[1]~input .bus_hold = "false";
defparam \reg_read_addr_2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneiv_io_ibuf \reg_read_addr_2[0]~input (
	.i(reg_read_addr_2[0]),
	.ibar(gnd),
	.o(\reg_read_addr_2[0]~input_o ));
// synopsys translate_off
defparam \reg_read_addr_2[0]~input .bus_hold = "false";
defparam \reg_read_addr_2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N10
cycloneiv_lcell_comb \reg_array~210 (
// Equation(s):
// \reg_array~210_combout  = (\reg_read_addr_2[1]~input_o  & (((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & ((\reg_read_addr_2[0]~input_o  & (\reg_array~16_q )) # (!\reg_read_addr_2[0]~input_o  & ((\reg_array~0_q )))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~16_q ),
	.datac(\reg_array~0_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~210_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~210 .lut_mask = 16'hEE50;
defparam \reg_array~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N10
cycloneiv_lcell_comb \reg_array~211 (
// Equation(s):
// \reg_array~211_combout  = (\reg_array~210_combout  & (((\reg_array~48_q ) # (!\reg_read_addr_2[1]~input_o )))) # (!\reg_array~210_combout  & (\reg_array~32_q  & ((\reg_read_addr_2[1]~input_o ))))

	.dataa(\reg_array~210_combout ),
	.datab(\reg_array~32_q ),
	.datac(\reg_array~48_q ),
	.datad(\reg_read_addr_2[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~211_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~211 .lut_mask = 16'hE4AA;
defparam \reg_array~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
cycloneiv_lcell_comb \reg_array~208 (
// Equation(s):
// \reg_array~208_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~96_q ) # ((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~64_q  & !\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~96_q ),
	.datac(\reg_array~64_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~208_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~208 .lut_mask = 16'hAAD8;
defparam \reg_array~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N10
cycloneiv_lcell_comb \reg_array~209 (
// Equation(s):
// \reg_array~209_combout  = (\reg_array~208_combout  & (((\reg_array~112_q ) # (!\reg_read_addr_2[0]~input_o )))) # (!\reg_array~208_combout  & (\reg_array~80_q  & ((\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_array~80_q ),
	.datab(\reg_array~208_combout ),
	.datac(\reg_array~112_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~209_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~209 .lut_mask = 16'hE2CC;
defparam \reg_array~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N8
cycloneiv_io_ibuf \reg_read_addr_2[2]~input (
	.i(reg_read_addr_2[2]),
	.ibar(gnd),
	.o(\reg_read_addr_2[2]~input_o ));
// synopsys translate_off
defparam \reg_read_addr_2[2]~input .bus_hold = "false";
defparam \reg_read_addr_2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N24
cycloneiv_lcell_comb \reg_array~212 (
// Equation(s):
// \reg_array~212_combout  = (\reg_read_addr_2[2]~input_o  & ((\reg_array~209_combout ))) # (!\reg_read_addr_2[2]~input_o  & (\reg_array~211_combout ))

	.dataa(\reg_array~211_combout ),
	.datab(gnd),
	.datac(\reg_array~209_combout ),
	.datad(\reg_read_addr_2[2]~input_o ),
	.cin(gnd),
	.combout(\reg_array~212_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~212 .lut_mask = 16'hF0AA;
defparam \reg_array~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N6
cycloneiv_lcell_comb \reg_array~215 (
// Equation(s):
// \reg_array~215_combout  = (\reg_read_addr_2[1]~input_o  & (((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & ((\reg_read_addr_2[0]~input_o  & (\reg_array~17_q )) # (!\reg_read_addr_2[0]~input_o  & ((\reg_array~1_q )))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~17_q ),
	.datac(\reg_array~1_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~215_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~215 .lut_mask = 16'hEE50;
defparam \reg_array~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N6
cycloneiv_lcell_comb \reg_array~216 (
// Equation(s):
// \reg_array~216_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~215_combout  & ((\reg_array~49_q ))) # (!\reg_array~215_combout  & (\reg_array~33_q )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~215_combout ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~33_q ),
	.datac(\reg_array~49_q ),
	.datad(\reg_array~215_combout ),
	.cin(gnd),
	.combout(\reg_array~216_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~216 .lut_mask = 16'hF588;
defparam \reg_array~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N30
cycloneiv_lcell_comb \reg_array~213 (
// Equation(s):
// \reg_array~213_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~97_q ) # ((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~65_q  & !\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~97_q ),
	.datac(\reg_array~65_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~213_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~213 .lut_mask = 16'hAAD8;
defparam \reg_array~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N0
cycloneiv_lcell_comb \reg_array~214 (
// Equation(s):
// \reg_array~214_combout  = (\reg_array~213_combout  & (((\reg_array~113_q ) # (!\reg_read_addr_2[0]~input_o )))) # (!\reg_array~213_combout  & (\reg_array~81_q  & ((\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_array~213_combout ),
	.datab(\reg_array~81_q ),
	.datac(\reg_array~113_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~214_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~214 .lut_mask = 16'hE4AA;
defparam \reg_array~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N18
cycloneiv_lcell_comb \reg_array~217 (
// Equation(s):
// \reg_array~217_combout  = (\reg_read_addr_2[2]~input_o  & ((\reg_array~214_combout ))) # (!\reg_read_addr_2[2]~input_o  & (\reg_array~216_combout ))

	.dataa(\reg_array~216_combout ),
	.datab(gnd),
	.datac(\reg_array~214_combout ),
	.datad(\reg_read_addr_2[2]~input_o ),
	.cin(gnd),
	.combout(\reg_array~217_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~217 .lut_mask = 16'hF0AA;
defparam \reg_array~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N2
cycloneiv_lcell_comb \reg_array~220 (
// Equation(s):
// \reg_array~220_combout  = (\reg_read_addr_2[1]~input_o  & (((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & ((\reg_read_addr_2[0]~input_o  & (\reg_array~18_q )) # (!\reg_read_addr_2[0]~input_o  & ((\reg_array~2_q )))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~18_q ),
	.datac(\reg_array~2_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~220_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~220 .lut_mask = 16'hEE50;
defparam \reg_array~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N26
cycloneiv_lcell_comb \reg_array~221 (
// Equation(s):
// \reg_array~221_combout  = (\reg_array~220_combout  & (((\reg_array~50_q ) # (!\reg_read_addr_2[1]~input_o )))) # (!\reg_array~220_combout  & (\reg_array~34_q  & ((\reg_read_addr_2[1]~input_o ))))

	.dataa(\reg_array~220_combout ),
	.datab(\reg_array~34_q ),
	.datac(\reg_array~50_q ),
	.datad(\reg_read_addr_2[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~221_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~221 .lut_mask = 16'hE4AA;
defparam \reg_array~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N2
cycloneiv_lcell_comb \reg_array~218 (
// Equation(s):
// \reg_array~218_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~98_q ) # ((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~66_q  & !\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~98_q ),
	.datac(\reg_array~66_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~218_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~218 .lut_mask = 16'hAAD8;
defparam \reg_array~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N22
cycloneiv_lcell_comb \reg_array~219 (
// Equation(s):
// \reg_array~219_combout  = (\reg_array~218_combout  & (((\reg_array~114_q ) # (!\reg_read_addr_2[0]~input_o )))) # (!\reg_array~218_combout  & (\reg_array~82_q  & ((\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_array~82_q ),
	.datab(\reg_array~218_combout ),
	.datac(\reg_array~114_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~219_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~219 .lut_mask = 16'hE2CC;
defparam \reg_array~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N28
cycloneiv_lcell_comb \reg_array~222 (
// Equation(s):
// \reg_array~222_combout  = (\reg_read_addr_2[2]~input_o  & ((\reg_array~219_combout ))) # (!\reg_read_addr_2[2]~input_o  & (\reg_array~221_combout ))

	.dataa(gnd),
	.datab(\reg_array~221_combout ),
	.datac(\reg_array~219_combout ),
	.datad(\reg_read_addr_2[2]~input_o ),
	.cin(gnd),
	.combout(\reg_array~222_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~222 .lut_mask = 16'hF0CC;
defparam \reg_array~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N6
cycloneiv_lcell_comb \reg_array~223 (
// Equation(s):
// \reg_array~223_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~99_q ) # ((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~67_q  & !\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~99_q ),
	.datac(\reg_array~67_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~223_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~223 .lut_mask = 16'hAAD8;
defparam \reg_array~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N12
cycloneiv_lcell_comb \reg_array~224 (
// Equation(s):
// \reg_array~224_combout  = (\reg_read_addr_2[0]~input_o  & ((\reg_array~223_combout  & ((\reg_array~115_q ))) # (!\reg_array~223_combout  & (\reg_array~83_q )))) # (!\reg_read_addr_2[0]~input_o  & (((\reg_array~223_combout ))))

	.dataa(\reg_read_addr_2[0]~input_o ),
	.datab(\reg_array~83_q ),
	.datac(\reg_array~115_q ),
	.datad(\reg_array~223_combout ),
	.cin(gnd),
	.combout(\reg_array~224_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~224 .lut_mask = 16'hF588;
defparam \reg_array~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N14
cycloneiv_lcell_comb \reg_array~225 (
// Equation(s):
// \reg_array~225_combout  = (\reg_read_addr_2[1]~input_o  & (((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & ((\reg_read_addr_2[0]~input_o  & (\reg_array~19_q )) # (!\reg_read_addr_2[0]~input_o  & ((\reg_array~3_q )))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~19_q ),
	.datac(\reg_array~3_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~225_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~225 .lut_mask = 16'hEE50;
defparam \reg_array~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N14
cycloneiv_lcell_comb \reg_array~226 (
// Equation(s):
// \reg_array~226_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~225_combout  & ((\reg_array~51_q ))) # (!\reg_array~225_combout  & (\reg_array~35_q )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~225_combout ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~35_q ),
	.datac(\reg_array~51_q ),
	.datad(\reg_array~225_combout ),
	.cin(gnd),
	.combout(\reg_array~226_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~226 .lut_mask = 16'hF588;
defparam \reg_array~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N18
cycloneiv_lcell_comb \reg_array~227 (
// Equation(s):
// \reg_array~227_combout  = (\reg_read_addr_2[2]~input_o  & (\reg_array~224_combout )) # (!\reg_read_addr_2[2]~input_o  & ((\reg_array~226_combout )))

	.dataa(gnd),
	.datab(\reg_array~224_combout ),
	.datac(\reg_array~226_combout ),
	.datad(\reg_read_addr_2[2]~input_o ),
	.cin(gnd),
	.combout(\reg_array~227_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~227 .lut_mask = 16'hCCF0;
defparam \reg_array~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N10
cycloneiv_lcell_comb \reg_array~228 (
// Equation(s):
// \reg_array~228_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~100_q ) # ((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~68_q  & !\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~100_q ),
	.datac(\reg_array~68_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~228_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~228 .lut_mask = 16'hAAD8;
defparam \reg_array~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N2
cycloneiv_lcell_comb \reg_array~229 (
// Equation(s):
// \reg_array~229_combout  = (\reg_read_addr_2[0]~input_o  & ((\reg_array~228_combout  & (\reg_array~116_q )) # (!\reg_array~228_combout  & ((\reg_array~84_q ))))) # (!\reg_read_addr_2[0]~input_o  & (\reg_array~228_combout ))

	.dataa(\reg_read_addr_2[0]~input_o ),
	.datab(\reg_array~228_combout ),
	.datac(\reg_array~116_q ),
	.datad(\reg_array~84_q ),
	.cin(gnd),
	.combout(\reg_array~229_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~229 .lut_mask = 16'hE6C4;
defparam \reg_array~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N26
cycloneiv_lcell_comb \reg_array~230 (
// Equation(s):
// \reg_array~230_combout  = (\reg_read_addr_2[1]~input_o  & (((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & ((\reg_read_addr_2[0]~input_o  & (\reg_array~20_q )) # (!\reg_read_addr_2[0]~input_o  & ((\reg_array~4_q )))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~20_q ),
	.datac(\reg_array~4_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~230_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~230 .lut_mask = 16'hEE50;
defparam \reg_array~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N2
cycloneiv_lcell_comb \reg_array~231 (
// Equation(s):
// \reg_array~231_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~230_combout  & ((\reg_array~52_q ))) # (!\reg_array~230_combout  & (\reg_array~36_q )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~230_combout ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~36_q ),
	.datac(\reg_array~52_q ),
	.datad(\reg_array~230_combout ),
	.cin(gnd),
	.combout(\reg_array~231_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~231 .lut_mask = 16'hF588;
defparam \reg_array~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N4
cycloneiv_lcell_comb \reg_array~232 (
// Equation(s):
// \reg_array~232_combout  = (\reg_read_addr_2[2]~input_o  & (\reg_array~229_combout )) # (!\reg_read_addr_2[2]~input_o  & ((\reg_array~231_combout )))

	.dataa(\reg_array~229_combout ),
	.datab(gnd),
	.datac(\reg_array~231_combout ),
	.datad(\reg_read_addr_2[2]~input_o ),
	.cin(gnd),
	.combout(\reg_array~232_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~232 .lut_mask = 16'hAAF0;
defparam \reg_array~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N22
cycloneiv_lcell_comb \reg_array~233 (
// Equation(s):
// \reg_array~233_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_read_addr_2[0]~input_o ) # ((\reg_array~101_q )))) # (!\reg_read_addr_2[1]~input_o  & (!\reg_read_addr_2[0]~input_o  & (\reg_array~69_q )))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_read_addr_2[0]~input_o ),
	.datac(\reg_array~69_q ),
	.datad(\reg_array~101_q ),
	.cin(gnd),
	.combout(\reg_array~233_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~233 .lut_mask = 16'hBA98;
defparam \reg_array~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N6
cycloneiv_lcell_comb \reg_array~234 (
// Equation(s):
// \reg_array~234_combout  = (\reg_array~233_combout  & (((\reg_array~117_q ) # (!\reg_read_addr_2[0]~input_o )))) # (!\reg_array~233_combout  & (\reg_array~85_q  & ((\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_array~85_q ),
	.datab(\reg_array~233_combout ),
	.datac(\reg_array~117_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~234_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~234 .lut_mask = 16'hE2CC;
defparam \reg_array~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N30
cycloneiv_lcell_comb \reg_array~235 (
// Equation(s):
// \reg_array~235_combout  = (\reg_read_addr_2[1]~input_o  & (((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & ((\reg_read_addr_2[0]~input_o  & (\reg_array~21_q )) # (!\reg_read_addr_2[0]~input_o  & ((\reg_array~5_q )))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~21_q ),
	.datac(\reg_array~5_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~235_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~235 .lut_mask = 16'hEE50;
defparam \reg_array~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N8
cycloneiv_lcell_comb \reg_array~236 (
// Equation(s):
// \reg_array~236_combout  = (\reg_array~235_combout  & (((\reg_array~53_q ) # (!\reg_read_addr_2[1]~input_o )))) # (!\reg_array~235_combout  & (\reg_array~37_q  & ((\reg_read_addr_2[1]~input_o ))))

	.dataa(\reg_array~37_q ),
	.datab(\reg_array~235_combout ),
	.datac(\reg_array~53_q ),
	.datad(\reg_read_addr_2[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~236_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~236 .lut_mask = 16'hE2CC;
defparam \reg_array~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N30
cycloneiv_lcell_comb \reg_array~237 (
// Equation(s):
// \reg_array~237_combout  = (\reg_read_addr_2[2]~input_o  & (\reg_array~234_combout )) # (!\reg_read_addr_2[2]~input_o  & ((\reg_array~236_combout )))

	.dataa(\reg_array~234_combout ),
	.datab(gnd),
	.datac(\reg_array~236_combout ),
	.datad(\reg_read_addr_2[2]~input_o ),
	.cin(gnd),
	.combout(\reg_array~237_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~237 .lut_mask = 16'hAAF0;
defparam \reg_array~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
cycloneiv_lcell_comb \reg_array~238 (
// Equation(s):
// \reg_array~238_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~102_q ) # ((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~70_q  & !\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~102_q ),
	.datac(\reg_array~70_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~238_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~238 .lut_mask = 16'hAAD8;
defparam \reg_array~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N20
cycloneiv_lcell_comb \reg_array~239 (
// Equation(s):
// \reg_array~239_combout  = (\reg_array~238_combout  & (((\reg_array~118_q ) # (!\reg_read_addr_2[0]~input_o )))) # (!\reg_array~238_combout  & (\reg_array~86_q  & ((\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_array~86_q ),
	.datab(\reg_array~238_combout ),
	.datac(\reg_array~118_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~239_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~239 .lut_mask = 16'hE2CC;
defparam \reg_array~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N18
cycloneiv_lcell_comb \reg_array~240 (
// Equation(s):
// \reg_array~240_combout  = (\reg_read_addr_2[1]~input_o  & (((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & ((\reg_read_addr_2[0]~input_o  & (\reg_array~22_q )) # (!\reg_read_addr_2[0]~input_o  & ((\reg_array~6_q )))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~22_q ),
	.datac(\reg_array~6_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~240_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~240 .lut_mask = 16'hEE50;
defparam \reg_array~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N18
cycloneiv_lcell_comb \reg_array~241 (
// Equation(s):
// \reg_array~241_combout  = (\reg_array~240_combout  & (((\reg_array~54_q )) # (!\reg_read_addr_2[1]~input_o ))) # (!\reg_array~240_combout  & (\reg_read_addr_2[1]~input_o  & ((\reg_array~38_q ))))

	.dataa(\reg_array~240_combout ),
	.datab(\reg_read_addr_2[1]~input_o ),
	.datac(\reg_array~54_q ),
	.datad(\reg_array~38_q ),
	.cin(gnd),
	.combout(\reg_array~241_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~241 .lut_mask = 16'hE6A2;
defparam \reg_array~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N14
cycloneiv_lcell_comb \reg_array~242 (
// Equation(s):
// \reg_array~242_combout  = (\reg_read_addr_2[2]~input_o  & (\reg_array~239_combout )) # (!\reg_read_addr_2[2]~input_o  & ((\reg_array~241_combout )))

	.dataa(gnd),
	.datab(\reg_array~239_combout ),
	.datac(\reg_read_addr_2[2]~input_o ),
	.datad(\reg_array~241_combout ),
	.cin(gnd),
	.combout(\reg_array~242_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~242 .lut_mask = 16'hCFC0;
defparam \reg_array~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N22
cycloneiv_lcell_comb \reg_array~245 (
// Equation(s):
// \reg_array~245_combout  = (\reg_read_addr_2[1]~input_o  & (((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & ((\reg_read_addr_2[0]~input_o  & (\reg_array~23_q )) # (!\reg_read_addr_2[0]~input_o  & ((\reg_array~7_q )))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~23_q ),
	.datac(\reg_array~7_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~245_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~245 .lut_mask = 16'hEE50;
defparam \reg_array~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N22
cycloneiv_lcell_comb \reg_array~246 (
// Equation(s):
// \reg_array~246_combout  = (\reg_array~245_combout  & (((\reg_array~55_q ) # (!\reg_read_addr_2[1]~input_o )))) # (!\reg_array~245_combout  & (\reg_array~39_q  & ((\reg_read_addr_2[1]~input_o ))))

	.dataa(\reg_array~39_q ),
	.datab(\reg_array~245_combout ),
	.datac(\reg_array~55_q ),
	.datad(\reg_read_addr_2[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~246_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~246 .lut_mask = 16'hE2CC;
defparam \reg_array~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N14
cycloneiv_lcell_comb \reg_array~243 (
// Equation(s):
// \reg_array~243_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~103_q ) # ((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~71_q  & !\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~103_q ),
	.datac(\reg_array~71_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~243_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~243 .lut_mask = 16'hAAD8;
defparam \reg_array~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N18
cycloneiv_lcell_comb \reg_array~244 (
// Equation(s):
// \reg_array~244_combout  = (\reg_array~243_combout  & (((\reg_array~119_q ) # (!\reg_read_addr_2[0]~input_o )))) # (!\reg_array~243_combout  & (\reg_array~87_q  & ((\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_array~243_combout ),
	.datab(\reg_array~87_q ),
	.datac(\reg_array~119_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~244_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~244 .lut_mask = 16'hE4AA;
defparam \reg_array~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N16
cycloneiv_lcell_comb \reg_array~247 (
// Equation(s):
// \reg_array~247_combout  = (\reg_read_addr_2[2]~input_o  & ((\reg_array~244_combout ))) # (!\reg_read_addr_2[2]~input_o  & (\reg_array~246_combout ))

	.dataa(\reg_array~246_combout ),
	.datab(gnd),
	.datac(\reg_read_addr_2[2]~input_o ),
	.datad(\reg_array~244_combout ),
	.cin(gnd),
	.combout(\reg_array~247_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~247 .lut_mask = 16'hFA0A;
defparam \reg_array~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneiv_lcell_comb \reg_array~248 (
// Equation(s):
// \reg_array~248_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~104_q ) # ((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~72_q  & !\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~104_q ),
	.datac(\reg_array~72_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~248_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~248 .lut_mask = 16'hAAD8;
defparam \reg_array~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N14
cycloneiv_lcell_comb \reg_array~249 (
// Equation(s):
// \reg_array~249_combout  = (\reg_array~248_combout  & (((\reg_array~120_q ) # (!\reg_read_addr_2[0]~input_o )))) # (!\reg_array~248_combout  & (\reg_array~88_q  & ((\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_array~88_q ),
	.datab(\reg_array~248_combout ),
	.datac(\reg_array~120_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~249_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~249 .lut_mask = 16'hE2CC;
defparam \reg_array~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N18
cycloneiv_lcell_comb \reg_array~250 (
// Equation(s):
// \reg_array~250_combout  = (\reg_read_addr_2[0]~input_o  & ((\reg_read_addr_2[1]~input_o ) # ((\reg_array~24_q )))) # (!\reg_read_addr_2[0]~input_o  & (!\reg_read_addr_2[1]~input_o  & (\reg_array~8_q )))

	.dataa(\reg_read_addr_2[0]~input_o ),
	.datab(\reg_read_addr_2[1]~input_o ),
	.datac(\reg_array~8_q ),
	.datad(\reg_array~24_q ),
	.cin(gnd),
	.combout(\reg_array~250_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~250 .lut_mask = 16'hBA98;
defparam \reg_array~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N28
cycloneiv_lcell_comb \reg_array~251 (
// Equation(s):
// \reg_array~251_combout  = (\reg_array~250_combout  & (((\reg_array~56_q ) # (!\reg_read_addr_2[1]~input_o )))) # (!\reg_array~250_combout  & (\reg_array~40_q  & ((\reg_read_addr_2[1]~input_o ))))

	.dataa(\reg_array~250_combout ),
	.datab(\reg_array~40_q ),
	.datac(\reg_array~56_q ),
	.datad(\reg_read_addr_2[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~251_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~251 .lut_mask = 16'hE4AA;
defparam \reg_array~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N2
cycloneiv_lcell_comb \reg_array~252 (
// Equation(s):
// \reg_array~252_combout  = (\reg_read_addr_2[2]~input_o  & (\reg_array~249_combout )) # (!\reg_read_addr_2[2]~input_o  & ((\reg_array~251_combout )))

	.dataa(\reg_array~249_combout ),
	.datab(gnd),
	.datac(\reg_read_addr_2[2]~input_o ),
	.datad(\reg_array~251_combout ),
	.cin(gnd),
	.combout(\reg_array~252_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~252 .lut_mask = 16'hAFA0;
defparam \reg_array~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneiv_lcell_comb \reg_array~253 (
// Equation(s):
// \reg_array~253_combout  = (\reg_read_addr_2[0]~input_o  & (((\reg_read_addr_2[1]~input_o )))) # (!\reg_read_addr_2[0]~input_o  & ((\reg_read_addr_2[1]~input_o  & (\reg_array~105_q )) # (!\reg_read_addr_2[1]~input_o  & ((\reg_array~73_q )))))

	.dataa(\reg_array~105_q ),
	.datab(\reg_read_addr_2[0]~input_o ),
	.datac(\reg_array~73_q ),
	.datad(\reg_read_addr_2[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~253_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~253 .lut_mask = 16'hEE30;
defparam \reg_array~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N2
cycloneiv_lcell_comb \reg_array~254 (
// Equation(s):
// \reg_array~254_combout  = (\reg_read_addr_2[0]~input_o  & ((\reg_array~253_combout  & (\reg_array~121_q )) # (!\reg_array~253_combout  & ((\reg_array~89_q ))))) # (!\reg_read_addr_2[0]~input_o  & (\reg_array~253_combout ))

	.dataa(\reg_read_addr_2[0]~input_o ),
	.datab(\reg_array~253_combout ),
	.datac(\reg_array~121_q ),
	.datad(\reg_array~89_q ),
	.cin(gnd),
	.combout(\reg_array~254_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~254 .lut_mask = 16'hE6C4;
defparam \reg_array~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N22
cycloneiv_lcell_comb \reg_array~255 (
// Equation(s):
// \reg_array~255_combout  = (\reg_read_addr_2[0]~input_o  & ((\reg_read_addr_2[1]~input_o ) # ((\reg_array~25_q )))) # (!\reg_read_addr_2[0]~input_o  & (!\reg_read_addr_2[1]~input_o  & (\reg_array~9_q )))

	.dataa(\reg_read_addr_2[0]~input_o ),
	.datab(\reg_read_addr_2[1]~input_o ),
	.datac(\reg_array~9_q ),
	.datad(\reg_array~25_q ),
	.cin(gnd),
	.combout(\reg_array~255_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~255 .lut_mask = 16'hBA98;
defparam \reg_array~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N26
cycloneiv_lcell_comb \reg_array~256 (
// Equation(s):
// \reg_array~256_combout  = (\reg_array~255_combout  & (((\reg_array~57_q ) # (!\reg_read_addr_2[1]~input_o )))) # (!\reg_array~255_combout  & (\reg_array~41_q  & ((\reg_read_addr_2[1]~input_o ))))

	.dataa(\reg_array~255_combout ),
	.datab(\reg_array~41_q ),
	.datac(\reg_array~57_q ),
	.datad(\reg_read_addr_2[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~256_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~256 .lut_mask = 16'hE4AA;
defparam \reg_array~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N4
cycloneiv_lcell_comb \reg_array~257 (
// Equation(s):
// \reg_array~257_combout  = (\reg_read_addr_2[2]~input_o  & (\reg_array~254_combout )) # (!\reg_read_addr_2[2]~input_o  & ((\reg_array~256_combout )))

	.dataa(\reg_array~254_combout ),
	.datab(\reg_read_addr_2[2]~input_o ),
	.datac(\reg_array~256_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_array~257_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~257 .lut_mask = 16'hB8B8;
defparam \reg_array~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N10
cycloneiv_lcell_comb \reg_array~260 (
// Equation(s):
// \reg_array~260_combout  = (\reg_read_addr_2[0]~input_o  & ((\reg_array~26_q ) # ((\reg_read_addr_2[1]~input_o )))) # (!\reg_read_addr_2[0]~input_o  & (((\reg_array~10_q  & !\reg_read_addr_2[1]~input_o ))))

	.dataa(\reg_read_addr_2[0]~input_o ),
	.datab(\reg_array~26_q ),
	.datac(\reg_array~10_q ),
	.datad(\reg_read_addr_2[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~260_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~260 .lut_mask = 16'hAAD8;
defparam \reg_array~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N18
cycloneiv_lcell_comb \reg_array~261 (
// Equation(s):
// \reg_array~261_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~260_combout  & ((\reg_array~58_q ))) # (!\reg_array~260_combout  & (\reg_array~42_q )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~260_combout ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~42_q ),
	.datac(\reg_array~58_q ),
	.datad(\reg_array~260_combout ),
	.cin(gnd),
	.combout(\reg_array~261_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~261 .lut_mask = 16'hF588;
defparam \reg_array~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneiv_lcell_comb \reg_array~258 (
// Equation(s):
// \reg_array~258_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~106_q ) # ((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~74_q  & !\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~106_q ),
	.datac(\reg_array~74_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~258_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~258 .lut_mask = 16'hAAD8;
defparam \reg_array~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N10
cycloneiv_lcell_comb \reg_array~259 (
// Equation(s):
// \reg_array~259_combout  = (\reg_read_addr_2[0]~input_o  & ((\reg_array~258_combout  & ((\reg_array~122_q ))) # (!\reg_array~258_combout  & (\reg_array~90_q )))) # (!\reg_read_addr_2[0]~input_o  & (((\reg_array~258_combout ))))

	.dataa(\reg_read_addr_2[0]~input_o ),
	.datab(\reg_array~90_q ),
	.datac(\reg_array~122_q ),
	.datad(\reg_array~258_combout ),
	.cin(gnd),
	.combout(\reg_array~259_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~259 .lut_mask = 16'hF588;
defparam \reg_array~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N30
cycloneiv_lcell_comb \reg_array~262 (
// Equation(s):
// \reg_array~262_combout  = (\reg_read_addr_2[2]~input_o  & ((\reg_array~259_combout ))) # (!\reg_read_addr_2[2]~input_o  & (\reg_array~261_combout ))

	.dataa(\reg_array~261_combout ),
	.datab(gnd),
	.datac(\reg_read_addr_2[2]~input_o ),
	.datad(\reg_array~259_combout ),
	.cin(gnd),
	.combout(\reg_array~262_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~262 .lut_mask = 16'hFA0A;
defparam \reg_array~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
cycloneiv_lcell_comb \reg_array~263 (
// Equation(s):
// \reg_array~263_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~107_q ) # ((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~75_q  & !\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~107_q ),
	.datac(\reg_array~75_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~263_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~263 .lut_mask = 16'hAAD8;
defparam \reg_array~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N22
cycloneiv_lcell_comb \reg_array~264 (
// Equation(s):
// \reg_array~264_combout  = (\reg_array~263_combout  & (((\reg_array~123_q ) # (!\reg_read_addr_2[0]~input_o )))) # (!\reg_array~263_combout  & (\reg_array~91_q  & ((\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_array~263_combout ),
	.datab(\reg_array~91_q ),
	.datac(\reg_array~123_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~264_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~264 .lut_mask = 16'hE4AA;
defparam \reg_array~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N14
cycloneiv_lcell_comb \reg_array~265 (
// Equation(s):
// \reg_array~265_combout  = (\reg_read_addr_2[1]~input_o  & (((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & ((\reg_read_addr_2[0]~input_o  & (\reg_array~27_q )) # (!\reg_read_addr_2[0]~input_o  & ((\reg_array~11_q )))))

	.dataa(\reg_array~27_q ),
	.datab(\reg_read_addr_2[1]~input_o ),
	.datac(\reg_array~11_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~265_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~265 .lut_mask = 16'hEE30;
defparam \reg_array~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N30
cycloneiv_lcell_comb \reg_array~266 (
// Equation(s):
// \reg_array~266_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~265_combout  & ((\reg_array~59_q ))) # (!\reg_array~265_combout  & (\reg_array~43_q )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~265_combout ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~43_q ),
	.datac(\reg_array~59_q ),
	.datad(\reg_array~265_combout ),
	.cin(gnd),
	.combout(\reg_array~266_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~266 .lut_mask = 16'hF588;
defparam \reg_array~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N14
cycloneiv_lcell_comb \reg_array~267 (
// Equation(s):
// \reg_array~267_combout  = (\reg_read_addr_2[2]~input_o  & (\reg_array~264_combout )) # (!\reg_read_addr_2[2]~input_o  & ((\reg_array~266_combout )))

	.dataa(gnd),
	.datab(\reg_array~264_combout ),
	.datac(\reg_array~266_combout ),
	.datad(\reg_read_addr_2[2]~input_o ),
	.cin(gnd),
	.combout(\reg_array~267_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~267 .lut_mask = 16'hCCF0;
defparam \reg_array~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cycloneiv_lcell_comb \reg_array~268 (
// Equation(s):
// \reg_array~268_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~108_q ) # ((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~76_q  & !\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~108_q ),
	.datac(\reg_array~76_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~268_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~268 .lut_mask = 16'hAAD8;
defparam \reg_array~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N18
cycloneiv_lcell_comb \reg_array~269 (
// Equation(s):
// \reg_array~269_combout  = (\reg_read_addr_2[0]~input_o  & ((\reg_array~268_combout  & (\reg_array~124_q )) # (!\reg_array~268_combout  & ((\reg_array~92_q ))))) # (!\reg_read_addr_2[0]~input_o  & (\reg_array~268_combout ))

	.dataa(\reg_read_addr_2[0]~input_o ),
	.datab(\reg_array~268_combout ),
	.datac(\reg_array~124_q ),
	.datad(\reg_array~92_q ),
	.cin(gnd),
	.combout(\reg_array~269_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~269 .lut_mask = 16'hE6C4;
defparam \reg_array~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N26
cycloneiv_lcell_comb \reg_array~270 (
// Equation(s):
// \reg_array~270_combout  = (\reg_read_addr_2[0]~input_o  & ((\reg_read_addr_2[1]~input_o ) # ((\reg_array~28_q )))) # (!\reg_read_addr_2[0]~input_o  & (!\reg_read_addr_2[1]~input_o  & (\reg_array~12_q )))

	.dataa(\reg_read_addr_2[0]~input_o ),
	.datab(\reg_read_addr_2[1]~input_o ),
	.datac(\reg_array~12_q ),
	.datad(\reg_array~28_q ),
	.cin(gnd),
	.combout(\reg_array~270_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~270 .lut_mask = 16'hBA98;
defparam \reg_array~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N20
cycloneiv_lcell_comb \reg_array~271 (
// Equation(s):
// \reg_array~271_combout  = (\reg_array~270_combout  & (((\reg_array~60_q )) # (!\reg_read_addr_2[1]~input_o ))) # (!\reg_array~270_combout  & (\reg_read_addr_2[1]~input_o  & ((\reg_array~44_q ))))

	.dataa(\reg_array~270_combout ),
	.datab(\reg_read_addr_2[1]~input_o ),
	.datac(\reg_array~60_q ),
	.datad(\reg_array~44_q ),
	.cin(gnd),
	.combout(\reg_array~271_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~271 .lut_mask = 16'hE6A2;
defparam \reg_array~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N8
cycloneiv_lcell_comb \reg_array~272 (
// Equation(s):
// \reg_array~272_combout  = (\reg_read_addr_2[2]~input_o  & (\reg_array~269_combout )) # (!\reg_read_addr_2[2]~input_o  & ((\reg_array~271_combout )))

	.dataa(\reg_array~269_combout ),
	.datab(gnd),
	.datac(\reg_array~271_combout ),
	.datad(\reg_read_addr_2[2]~input_o ),
	.cin(gnd),
	.combout(\reg_array~272_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~272 .lut_mask = 16'hAAF0;
defparam \reg_array~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N30
cycloneiv_lcell_comb \reg_array~275 (
// Equation(s):
// \reg_array~275_combout  = (\reg_read_addr_2[0]~input_o  & ((\reg_read_addr_2[1]~input_o ) # ((\reg_array~29_q )))) # (!\reg_read_addr_2[0]~input_o  & (!\reg_read_addr_2[1]~input_o  & (\reg_array~13_q )))

	.dataa(\reg_read_addr_2[0]~input_o ),
	.datab(\reg_read_addr_2[1]~input_o ),
	.datac(\reg_array~13_q ),
	.datad(\reg_array~29_q ),
	.cin(gnd),
	.combout(\reg_array~275_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~275 .lut_mask = 16'hBA98;
defparam \reg_array~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N10
cycloneiv_lcell_comb \reg_array~276 (
// Equation(s):
// \reg_array~276_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~275_combout  & (\reg_array~61_q )) # (!\reg_array~275_combout  & ((\reg_array~45_q ))))) # (!\reg_read_addr_2[1]~input_o  & (\reg_array~275_combout ))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~275_combout ),
	.datac(\reg_array~61_q ),
	.datad(\reg_array~45_q ),
	.cin(gnd),
	.combout(\reg_array~276_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~276 .lut_mask = 16'hE6C4;
defparam \reg_array~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneiv_lcell_comb \reg_array~273 (
// Equation(s):
// \reg_array~273_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~109_q ) # ((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~77_q  & !\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~109_q ),
	.datac(\reg_array~77_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~273_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~273 .lut_mask = 16'hAAD8;
defparam \reg_array~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N30
cycloneiv_lcell_comb \reg_array~274 (
// Equation(s):
// \reg_array~274_combout  = (\reg_array~273_combout  & (((\reg_array~125_q ) # (!\reg_read_addr_2[0]~input_o )))) # (!\reg_array~273_combout  & (\reg_array~93_q  & ((\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_array~93_q ),
	.datab(\reg_array~273_combout ),
	.datac(\reg_array~125_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~274_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~274 .lut_mask = 16'hE2CC;
defparam \reg_array~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N26
cycloneiv_lcell_comb \reg_array~277 (
// Equation(s):
// \reg_array~277_combout  = (\reg_read_addr_2[2]~input_o  & ((\reg_array~274_combout ))) # (!\reg_read_addr_2[2]~input_o  & (\reg_array~276_combout ))

	.dataa(\reg_array~276_combout ),
	.datab(\reg_array~274_combout ),
	.datac(gnd),
	.datad(\reg_read_addr_2[2]~input_o ),
	.cin(gnd),
	.combout(\reg_array~277_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~277 .lut_mask = 16'hCCAA;
defparam \reg_array~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneiv_lcell_comb \reg_array~278 (
// Equation(s):
// \reg_array~278_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~110_q ) # ((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~78_q  & !\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~110_q ),
	.datac(\reg_array~78_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~278_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~278 .lut_mask = 16'hAAD8;
defparam \reg_array~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N26
cycloneiv_lcell_comb \reg_array~279 (
// Equation(s):
// \reg_array~279_combout  = (\reg_array~278_combout  & (((\reg_array~126_q ) # (!\reg_read_addr_2[0]~input_o )))) # (!\reg_array~278_combout  & (\reg_array~94_q  & ((\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_array~94_q ),
	.datab(\reg_array~278_combout ),
	.datac(\reg_array~126_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~279_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~279 .lut_mask = 16'hE2CC;
defparam \reg_array~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N2
cycloneiv_lcell_comb \reg_array~280 (
// Equation(s):
// \reg_array~280_combout  = (\reg_read_addr_2[0]~input_o  & ((\reg_read_addr_2[1]~input_o ) # ((\reg_array~30_q )))) # (!\reg_read_addr_2[0]~input_o  & (!\reg_read_addr_2[1]~input_o  & (\reg_array~14_q )))

	.dataa(\reg_read_addr_2[0]~input_o ),
	.datab(\reg_read_addr_2[1]~input_o ),
	.datac(\reg_array~14_q ),
	.datad(\reg_array~30_q ),
	.cin(gnd),
	.combout(\reg_array~280_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~280 .lut_mask = 16'hBA98;
defparam \reg_array~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N10
cycloneiv_lcell_comb \reg_array~281 (
// Equation(s):
// \reg_array~281_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~280_combout  & ((\reg_array~62_q ))) # (!\reg_array~280_combout  & (\reg_array~46_q )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~280_combout ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~46_q ),
	.datac(\reg_array~62_q ),
	.datad(\reg_array~280_combout ),
	.cin(gnd),
	.combout(\reg_array~281_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~281 .lut_mask = 16'hF588;
defparam \reg_array~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N20
cycloneiv_lcell_comb \reg_array~282 (
// Equation(s):
// \reg_array~282_combout  = (\reg_read_addr_2[2]~input_o  & (\reg_array~279_combout )) # (!\reg_read_addr_2[2]~input_o  & ((\reg_array~281_combout )))

	.dataa(\reg_array~279_combout ),
	.datab(\reg_array~281_combout ),
	.datac(\reg_read_addr_2[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_array~282_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~282 .lut_mask = 16'hACAC;
defparam \reg_array~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cycloneiv_lcell_comb \reg_array~283 (
// Equation(s):
// \reg_array~283_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~111_q ) # ((\reg_read_addr_2[0]~input_o )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~79_q  & !\reg_read_addr_2[0]~input_o ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~111_q ),
	.datac(\reg_array~79_q ),
	.datad(\reg_read_addr_2[0]~input_o ),
	.cin(gnd),
	.combout(\reg_array~283_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~283 .lut_mask = 16'hAAD8;
defparam \reg_array~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N0
cycloneiv_lcell_comb \reg_array~284 (
// Equation(s):
// \reg_array~284_combout  = (\reg_array~283_combout  & (((\reg_array~127_q )) # (!\reg_read_addr_2[0]~input_o ))) # (!\reg_array~283_combout  & (\reg_read_addr_2[0]~input_o  & ((\reg_array~95_q ))))

	.dataa(\reg_array~283_combout ),
	.datab(\reg_read_addr_2[0]~input_o ),
	.datac(\reg_array~127_q ),
	.datad(\reg_array~95_q ),
	.cin(gnd),
	.combout(\reg_array~284_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~284 .lut_mask = 16'hE6A2;
defparam \reg_array~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N6
cycloneiv_lcell_comb \reg_array~285 (
// Equation(s):
// \reg_array~285_combout  = (\reg_read_addr_2[0]~input_o  & ((\reg_array~31_q ) # ((\reg_read_addr_2[1]~input_o )))) # (!\reg_read_addr_2[0]~input_o  & (((\reg_array~15_q  & !\reg_read_addr_2[1]~input_o ))))

	.dataa(\reg_read_addr_2[0]~input_o ),
	.datab(\reg_array~31_q ),
	.datac(\reg_array~15_q ),
	.datad(\reg_read_addr_2[1]~input_o ),
	.cin(gnd),
	.combout(\reg_array~285_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~285 .lut_mask = 16'hAAD8;
defparam \reg_array~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N6
cycloneiv_lcell_comb \reg_array~286 (
// Equation(s):
// \reg_array~286_combout  = (\reg_read_addr_2[1]~input_o  & ((\reg_array~285_combout  & ((\reg_array~63_q ))) # (!\reg_array~285_combout  & (\reg_array~47_q )))) # (!\reg_read_addr_2[1]~input_o  & (((\reg_array~285_combout ))))

	.dataa(\reg_read_addr_2[1]~input_o ),
	.datab(\reg_array~47_q ),
	.datac(\reg_array~63_q ),
	.datad(\reg_array~285_combout ),
	.cin(gnd),
	.combout(\reg_array~286_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~286 .lut_mask = 16'hF588;
defparam \reg_array~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N14
cycloneiv_lcell_comb \reg_array~287 (
// Equation(s):
// \reg_array~287_combout  = (\reg_read_addr_2[2]~input_o  & (\reg_array~284_combout )) # (!\reg_read_addr_2[2]~input_o  & ((\reg_array~286_combout )))

	.dataa(\reg_array~284_combout ),
	.datab(gnd),
	.datac(\reg_read_addr_2[2]~input_o ),
	.datad(\reg_array~286_combout ),
	.cin(gnd),
	.combout(\reg_array~287_combout ),
	.cout());
// synopsys translate_off
defparam \reg_array~287 .lut_mask = 16'hAFA0;
defparam \reg_array~287 .sum_lutc_input = "datac";
// synopsys translate_on

assign reg_read_data_1[0] = \reg_read_data_1[0]~output_o ;

assign reg_read_data_1[1] = \reg_read_data_1[1]~output_o ;

assign reg_read_data_1[2] = \reg_read_data_1[2]~output_o ;

assign reg_read_data_1[3] = \reg_read_data_1[3]~output_o ;

assign reg_read_data_1[4] = \reg_read_data_1[4]~output_o ;

assign reg_read_data_1[5] = \reg_read_data_1[5]~output_o ;

assign reg_read_data_1[6] = \reg_read_data_1[6]~output_o ;

assign reg_read_data_1[7] = \reg_read_data_1[7]~output_o ;

assign reg_read_data_1[8] = \reg_read_data_1[8]~output_o ;

assign reg_read_data_1[9] = \reg_read_data_1[9]~output_o ;

assign reg_read_data_1[10] = \reg_read_data_1[10]~output_o ;

assign reg_read_data_1[11] = \reg_read_data_1[11]~output_o ;

assign reg_read_data_1[12] = \reg_read_data_1[12]~output_o ;

assign reg_read_data_1[13] = \reg_read_data_1[13]~output_o ;

assign reg_read_data_1[14] = \reg_read_data_1[14]~output_o ;

assign reg_read_data_1[15] = \reg_read_data_1[15]~output_o ;

assign reg_read_data_2[0] = \reg_read_data_2[0]~output_o ;

assign reg_read_data_2[1] = \reg_read_data_2[1]~output_o ;

assign reg_read_data_2[2] = \reg_read_data_2[2]~output_o ;

assign reg_read_data_2[3] = \reg_read_data_2[3]~output_o ;

assign reg_read_data_2[4] = \reg_read_data_2[4]~output_o ;

assign reg_read_data_2[5] = \reg_read_data_2[5]~output_o ;

assign reg_read_data_2[6] = \reg_read_data_2[6]~output_o ;

assign reg_read_data_2[7] = \reg_read_data_2[7]~output_o ;

assign reg_read_data_2[8] = \reg_read_data_2[8]~output_o ;

assign reg_read_data_2[9] = \reg_read_data_2[9]~output_o ;

assign reg_read_data_2[10] = \reg_read_data_2[10]~output_o ;

assign reg_read_data_2[11] = \reg_read_data_2[11]~output_o ;

assign reg_read_data_2[12] = \reg_read_data_2[12]~output_o ;

assign reg_read_data_2[13] = \reg_read_data_2[13]~output_o ;

assign reg_read_data_2[14] = \reg_read_data_2[14]~output_o ;

assign reg_read_data_2[15] = \reg_read_data_2[15]~output_o ;

endmodule
