Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Feb 17 10:19:51 2017
| Host         : 2002-09 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file knight_rider_timing_summary_routed.rpt -rpx knight_rider_timing_summary_routed.rpx
| Design       : knight_rider
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.145        0.000                      0                  205        0.214        0.000                      0                  205        4.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.145        0.000                      0                  205        0.214        0.000                      0                  205        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 rate_counter/count_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_counter/count_temp_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.492ns (34.198%)  route 2.871ns (65.802%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.730     5.333    rate_counter/clock_BUFG
    SLICE_X87Y60         FDRE                                         r  rate_counter/count_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  rate_counter/count_temp_reg[5]/Q
                         net (fo=2, routed)           1.004     6.793    rate_counter/count_temp_reg[5]
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.917 r  rate_counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.300     7.217    rate_counter/eqOp_carry_i_7_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.341 r  rate_counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.341    rate_counter/eqOp_carry_i_3_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.891 r  rate_counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    rate_counter/eqOp_carry_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  rate_counter/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.614     8.618    rate_counter/eqOp
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.742 r  rate_counter/count_temp[0]_i_1__0/O
                         net (fo=25, routed)          0.953     9.696    rate_counter/count_temp[0]_i_1__0_n_0
    SLICE_X87Y64         FDRE                                         r  rate_counter/count_temp_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.607    15.030    rate_counter/clock_BUFG
    SLICE_X87Y64         FDRE                                         r  rate_counter/count_temp_reg[20]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y64         FDRE (Setup_fdre_C_R)       -0.429    14.840    rate_counter/count_temp_reg[20]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 rate_counter/count_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_counter/count_temp_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.492ns (34.198%)  route 2.871ns (65.802%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.730     5.333    rate_counter/clock_BUFG
    SLICE_X87Y60         FDRE                                         r  rate_counter/count_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  rate_counter/count_temp_reg[5]/Q
                         net (fo=2, routed)           1.004     6.793    rate_counter/count_temp_reg[5]
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.917 r  rate_counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.300     7.217    rate_counter/eqOp_carry_i_7_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.341 r  rate_counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.341    rate_counter/eqOp_carry_i_3_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.891 r  rate_counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    rate_counter/eqOp_carry_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  rate_counter/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.614     8.618    rate_counter/eqOp
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.742 r  rate_counter/count_temp[0]_i_1__0/O
                         net (fo=25, routed)          0.953     9.696    rate_counter/count_temp[0]_i_1__0_n_0
    SLICE_X87Y64         FDRE                                         r  rate_counter/count_temp_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.607    15.030    rate_counter/clock_BUFG
    SLICE_X87Y64         FDRE                                         r  rate_counter/count_temp_reg[21]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y64         FDRE (Setup_fdre_C_R)       -0.429    14.840    rate_counter/count_temp_reg[21]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 rate_counter/count_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_counter/count_temp_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.492ns (34.198%)  route 2.871ns (65.802%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.730     5.333    rate_counter/clock_BUFG
    SLICE_X87Y60         FDRE                                         r  rate_counter/count_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  rate_counter/count_temp_reg[5]/Q
                         net (fo=2, routed)           1.004     6.793    rate_counter/count_temp_reg[5]
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.917 r  rate_counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.300     7.217    rate_counter/eqOp_carry_i_7_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.341 r  rate_counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.341    rate_counter/eqOp_carry_i_3_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.891 r  rate_counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    rate_counter/eqOp_carry_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  rate_counter/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.614     8.618    rate_counter/eqOp
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.742 r  rate_counter/count_temp[0]_i_1__0/O
                         net (fo=25, routed)          0.953     9.696    rate_counter/count_temp[0]_i_1__0_n_0
    SLICE_X87Y64         FDRE                                         r  rate_counter/count_temp_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.607    15.030    rate_counter/clock_BUFG
    SLICE_X87Y64         FDRE                                         r  rate_counter/count_temp_reg[22]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y64         FDRE (Setup_fdre_C_R)       -0.429    14.840    rate_counter/count_temp_reg[22]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 rate_counter/count_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_counter/count_temp_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.492ns (34.198%)  route 2.871ns (65.802%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.730     5.333    rate_counter/clock_BUFG
    SLICE_X87Y60         FDRE                                         r  rate_counter/count_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  rate_counter/count_temp_reg[5]/Q
                         net (fo=2, routed)           1.004     6.793    rate_counter/count_temp_reg[5]
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.917 r  rate_counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.300     7.217    rate_counter/eqOp_carry_i_7_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.341 r  rate_counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.341    rate_counter/eqOp_carry_i_3_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.891 r  rate_counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    rate_counter/eqOp_carry_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  rate_counter/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.614     8.618    rate_counter/eqOp
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.742 r  rate_counter/count_temp[0]_i_1__0/O
                         net (fo=25, routed)          0.953     9.696    rate_counter/count_temp[0]_i_1__0_n_0
    SLICE_X87Y64         FDRE                                         r  rate_counter/count_temp_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.607    15.030    rate_counter/clock_BUFG
    SLICE_X87Y64         FDRE                                         r  rate_counter/count_temp_reg[23]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y64         FDRE (Setup_fdre_C_R)       -0.429    14.840    rate_counter/count_temp_reg[23]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 rate_counter/count_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_counter/count_temp_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.492ns (35.318%)  route 2.732ns (64.682%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.730     5.333    rate_counter/clock_BUFG
    SLICE_X87Y60         FDRE                                         r  rate_counter/count_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  rate_counter/count_temp_reg[5]/Q
                         net (fo=2, routed)           1.004     6.793    rate_counter/count_temp_reg[5]
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.917 r  rate_counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.300     7.217    rate_counter/eqOp_carry_i_7_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.341 r  rate_counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.341    rate_counter/eqOp_carry_i_3_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.891 r  rate_counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    rate_counter/eqOp_carry_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  rate_counter/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.614     8.618    rate_counter/eqOp
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.742 r  rate_counter/count_temp[0]_i_1__0/O
                         net (fo=25, routed)          0.815     9.557    rate_counter/count_temp[0]_i_1__0_n_0
    SLICE_X87Y63         FDRE                                         r  rate_counter/count_temp_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.607    15.030    rate_counter/clock_BUFG
    SLICE_X87Y63         FDRE                                         r  rate_counter/count_temp_reg[16]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y63         FDRE (Setup_fdre_C_R)       -0.429    14.840    rate_counter/count_temp_reg[16]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 rate_counter/count_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_counter/count_temp_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.492ns (35.318%)  route 2.732ns (64.682%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.730     5.333    rate_counter/clock_BUFG
    SLICE_X87Y60         FDRE                                         r  rate_counter/count_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  rate_counter/count_temp_reg[5]/Q
                         net (fo=2, routed)           1.004     6.793    rate_counter/count_temp_reg[5]
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.917 r  rate_counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.300     7.217    rate_counter/eqOp_carry_i_7_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.341 r  rate_counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.341    rate_counter/eqOp_carry_i_3_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.891 r  rate_counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    rate_counter/eqOp_carry_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  rate_counter/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.614     8.618    rate_counter/eqOp
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.742 r  rate_counter/count_temp[0]_i_1__0/O
                         net (fo=25, routed)          0.815     9.557    rate_counter/count_temp[0]_i_1__0_n_0
    SLICE_X87Y63         FDRE                                         r  rate_counter/count_temp_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.607    15.030    rate_counter/clock_BUFG
    SLICE_X87Y63         FDRE                                         r  rate_counter/count_temp_reg[17]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y63         FDRE (Setup_fdre_C_R)       -0.429    14.840    rate_counter/count_temp_reg[17]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 rate_counter/count_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_counter/count_temp_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.492ns (35.318%)  route 2.732ns (64.682%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.730     5.333    rate_counter/clock_BUFG
    SLICE_X87Y60         FDRE                                         r  rate_counter/count_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  rate_counter/count_temp_reg[5]/Q
                         net (fo=2, routed)           1.004     6.793    rate_counter/count_temp_reg[5]
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.917 r  rate_counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.300     7.217    rate_counter/eqOp_carry_i_7_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.341 r  rate_counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.341    rate_counter/eqOp_carry_i_3_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.891 r  rate_counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    rate_counter/eqOp_carry_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  rate_counter/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.614     8.618    rate_counter/eqOp
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.742 r  rate_counter/count_temp[0]_i_1__0/O
                         net (fo=25, routed)          0.815     9.557    rate_counter/count_temp[0]_i_1__0_n_0
    SLICE_X87Y63         FDRE                                         r  rate_counter/count_temp_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.607    15.030    rate_counter/clock_BUFG
    SLICE_X87Y63         FDRE                                         r  rate_counter/count_temp_reg[18]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y63         FDRE (Setup_fdre_C_R)       -0.429    14.840    rate_counter/count_temp_reg[18]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 rate_counter/count_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_counter/count_temp_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.492ns (35.318%)  route 2.732ns (64.682%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.730     5.333    rate_counter/clock_BUFG
    SLICE_X87Y60         FDRE                                         r  rate_counter/count_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  rate_counter/count_temp_reg[5]/Q
                         net (fo=2, routed)           1.004     6.793    rate_counter/count_temp_reg[5]
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.917 r  rate_counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.300     7.217    rate_counter/eqOp_carry_i_7_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.341 r  rate_counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.341    rate_counter/eqOp_carry_i_3_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.891 r  rate_counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    rate_counter/eqOp_carry_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  rate_counter/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.614     8.618    rate_counter/eqOp
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.742 r  rate_counter/count_temp[0]_i_1__0/O
                         net (fo=25, routed)          0.815     9.557    rate_counter/count_temp[0]_i_1__0_n_0
    SLICE_X87Y63         FDRE                                         r  rate_counter/count_temp_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.607    15.030    rate_counter/clock_BUFG
    SLICE_X87Y63         FDRE                                         r  rate_counter/count_temp_reg[19]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y63         FDRE (Setup_fdre_C_R)       -0.429    14.840    rate_counter/count_temp_reg[19]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 rate_counter/count_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_counter/count_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 1.492ns (35.451%)  route 2.717ns (64.549%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.730     5.333    rate_counter/clock_BUFG
    SLICE_X87Y60         FDRE                                         r  rate_counter/count_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  rate_counter/count_temp_reg[5]/Q
                         net (fo=2, routed)           1.004     6.793    rate_counter/count_temp_reg[5]
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.917 r  rate_counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.300     7.217    rate_counter/eqOp_carry_i_7_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.341 r  rate_counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.341    rate_counter/eqOp_carry_i_3_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.891 r  rate_counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    rate_counter/eqOp_carry_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  rate_counter/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.614     8.618    rate_counter/eqOp
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.742 r  rate_counter/count_temp[0]_i_1__0/O
                         net (fo=25, routed)          0.799     9.541    rate_counter/count_temp[0]_i_1__0_n_0
    SLICE_X87Y59         FDRE                                         r  rate_counter/count_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.610    15.033    rate_counter/clock_BUFG
    SLICE_X87Y59         FDRE                                         r  rate_counter/count_temp_reg[0]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X87Y59         FDRE (Setup_fdre_C_R)       -0.429    14.843    rate_counter/count_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 rate_counter/count_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_counter/count_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 1.492ns (35.451%)  route 2.717ns (64.549%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.730     5.333    rate_counter/clock_BUFG
    SLICE_X87Y60         FDRE                                         r  rate_counter/count_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  rate_counter/count_temp_reg[5]/Q
                         net (fo=2, routed)           1.004     6.793    rate_counter/count_temp_reg[5]
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.917 r  rate_counter/eqOp_carry_i_7/O
                         net (fo=1, routed)           0.300     7.217    rate_counter/eqOp_carry_i_7_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.341 r  rate_counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.341    rate_counter/eqOp_carry_i_3_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.891 r  rate_counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    rate_counter/eqOp_carry_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  rate_counter/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.614     8.618    rate_counter/eqOp
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.742 r  rate_counter/count_temp[0]_i_1__0/O
                         net (fo=25, routed)          0.799     9.541    rate_counter/count_temp[0]_i_1__0_n_0
    SLICE_X87Y59         FDRE                                         r  rate_counter/count_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_BUFG_inst/O
                         net (fo=96, routed)          1.610    15.033    rate_counter/clock_BUFG
    SLICE_X87Y59         FDRE                                         r  rate_counter/count_temp_reg[1]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X87Y59         FDRE (Setup_fdre_C_R)       -0.429    14.843    rate_counter/count_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  5.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 addr_counter/wrap_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_stat/busy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.519%)  route 0.078ns (25.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.603     1.522    addr_counter/clock_BUFG
    SLICE_X86Y64         FDRE                                         r  addr_counter/wrap_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  addr_counter/wrap_reg/Q
                         net (fo=2, routed)           0.078     1.728    uart_stat/send
    SLICE_X86Y64         LUT3 (Prop_lut3_I1_O)        0.099     1.827 r  uart_stat/busy_i_1/O
                         net (fo=1, routed)           0.000     1.827    uart_stat/n_0_busy_i_1
    SLICE_X86Y64         FDRE                                         r  uart_stat/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.874     2.039    uart_stat/clock
    SLICE_X86Y64         FDRE                                         r  uart_stat/busy_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X86Y64         FDRE (Hold_fdre_C_D)         0.091     1.613    uart_stat/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uart_stat/parallel_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_stat/parallel_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.561%)  route 0.136ns (39.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.602     1.521    uart_stat/clock
    SLICE_X84Y65         FDRE                                         r  uart_stat/parallel_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y65         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  uart_stat/parallel_data_reg[7]/Q
                         net (fo=1, routed)           0.136     1.821    uart_stat/parallel_data[7]
    SLICE_X85Y65         LUT2 (Prop_lut2_I1_O)        0.045     1.866 r  uart_stat/parallel_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.866    uart_stat/p_1_in[6]
    SLICE_X85Y65         FDRE                                         r  uart_stat/parallel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.872     2.037    uart_stat/clock
    SLICE_X85Y65         FDRE                                         r  uart_stat/parallel_data_reg[6]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X85Y65         FDRE (Hold_fdre_C_D)         0.092     1.626    uart_stat/parallel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 uart_stat/bit_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_stat/bit_number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.602     1.521    uart_stat/clock
    SLICE_X85Y64         FDRE                                         r  uart_stat/bit_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  uart_stat/bit_number_reg[1]/Q
                         net (fo=4, routed)           0.167     1.829    uart_stat/bit_number_reg__0[1]
    SLICE_X85Y64         LUT3 (Prop_lut3_I0_O)        0.042     1.871 r  uart_stat/bit_number[2]_i_1/O
                         net (fo=1, routed)           0.000     1.871    uart_stat/p_0_in[2]
    SLICE_X85Y64         FDRE                                         r  uart_stat/bit_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.873     2.038    uart_stat/clock
    SLICE_X85Y64         FDRE                                         r  uart_stat/bit_number_reg[2]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X85Y64         FDRE (Hold_fdre_C_D)         0.107     1.628    uart_stat/bit_number_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 rate_counter/count_temp_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_counter/count_temp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.603     1.522    rate_counter/clock_BUFG
    SLICE_X87Y63         FDRE                                         r  rate_counter/count_temp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rate_counter/count_temp_reg[19]/Q
                         net (fo=2, routed)           0.117     1.781    rate_counter/count_temp_reg[19]
    SLICE_X87Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  rate_counter/count_temp_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    rate_counter/count_temp_reg[16]_i_1_n_4
    SLICE_X87Y63         FDRE                                         r  rate_counter/count_temp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.874     2.039    rate_counter/clock_BUFG
    SLICE_X87Y63         FDRE                                         r  rate_counter/count_temp_reg[19]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y63         FDRE (Hold_fdre_C_D)         0.105     1.627    rate_counter/count_temp_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uart_stat/bit_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_stat/bit_number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.602     1.521    uart_stat/clock
    SLICE_X85Y64         FDRE                                         r  uart_stat/bit_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  uart_stat/bit_number_reg[1]/Q
                         net (fo=4, routed)           0.167     1.829    uart_stat/bit_number_reg__0[1]
    SLICE_X85Y64         LUT2 (Prop_lut2_I1_O)        0.045     1.874 r  uart_stat/bit_number[1]_i_1/O
                         net (fo=1, routed)           0.000     1.874    uart_stat/p_0_in[1]
    SLICE_X85Y64         FDRE                                         r  uart_stat/bit_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.873     2.038    uart_stat/clock
    SLICE_X85Y64         FDRE                                         r  uart_stat/bit_number_reg[1]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X85Y64         FDRE (Hold_fdre_C_D)         0.091     1.612    uart_stat/bit_number_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rate_counter/count_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_counter/count_temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.605     1.524    rate_counter/clock_BUFG
    SLICE_X87Y61         FDRE                                         r  rate_counter/count_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  rate_counter/count_temp_reg[11]/Q
                         net (fo=2, routed)           0.118     1.783    rate_counter/count_temp_reg[11]
    SLICE_X87Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  rate_counter/count_temp_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    rate_counter/count_temp_reg[8]_i_1_n_4
    SLICE_X87Y61         FDRE                                         r  rate_counter/count_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.877     2.042    rate_counter/clock_BUFG
    SLICE_X87Y61         FDRE                                         r  rate_counter/count_temp_reg[11]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y61         FDRE (Hold_fdre_C_D)         0.105     1.629    rate_counter/count_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rate_counter/count_temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_counter/count_temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.603     1.522    rate_counter/clock_BUFG
    SLICE_X87Y64         FDRE                                         r  rate_counter/count_temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y64         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rate_counter/count_temp_reg[23]/Q
                         net (fo=2, routed)           0.118     1.781    rate_counter/count_temp_reg[23]
    SLICE_X87Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  rate_counter/count_temp_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    rate_counter/count_temp_reg[20]_i_1_n_4
    SLICE_X87Y64         FDRE                                         r  rate_counter/count_temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.874     2.039    rate_counter/clock_BUFG
    SLICE_X87Y64         FDRE                                         r  rate_counter/count_temp_reg[23]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y64         FDRE (Hold_fdre_C_D)         0.105     1.627    rate_counter/count_temp_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rate_counter/count_temp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_counter/count_temp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.604     1.523    rate_counter/clock_BUFG
    SLICE_X87Y62         FDRE                                         r  rate_counter/count_temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  rate_counter/count_temp_reg[15]/Q
                         net (fo=2, routed)           0.119     1.784    rate_counter/count_temp_reg[15]
    SLICE_X87Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  rate_counter/count_temp_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    rate_counter/count_temp_reg[12]_i_1_n_4
    SLICE_X87Y62         FDRE                                         r  rate_counter/count_temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.875     2.040    rate_counter/clock_BUFG
    SLICE_X87Y62         FDRE                                         r  rate_counter/count_temp_reg[15]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X87Y62         FDRE (Hold_fdre_C_D)         0.105     1.628    rate_counter/count_temp_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rate_counter/count_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_counter/count_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.605     1.524    rate_counter/clock_BUFG
    SLICE_X87Y60         FDRE                                         r  rate_counter/count_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  rate_counter/count_temp_reg[7]/Q
                         net (fo=2, routed)           0.119     1.785    rate_counter/count_temp_reg[7]
    SLICE_X87Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  rate_counter/count_temp_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    rate_counter/count_temp_reg[4]_i_1_n_4
    SLICE_X87Y60         FDRE                                         r  rate_counter/count_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.877     2.042    rate_counter/clock_BUFG
    SLICE_X87Y60         FDRE                                         r  rate_counter/count_temp_reg[7]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y60         FDRE (Hold_fdre_C_D)         0.105     1.629    rate_counter/count_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rate_counter/count_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_counter/count_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.606     1.525    rate_counter/clock_BUFG
    SLICE_X87Y59         FDRE                                         r  rate_counter/count_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  rate_counter/count_temp_reg[3]/Q
                         net (fo=2, routed)           0.120     1.787    rate_counter/count_temp_reg[3]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  rate_counter/count_temp_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.895    rate_counter/count_temp_reg[0]_i_2_n_4
    SLICE_X87Y59         FDRE                                         r  rate_counter/count_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_BUFG_inst/O
                         net (fo=96, routed)          0.878     2.043    rate_counter/clock_BUFG
    SLICE_X87Y59         FDRE                                         r  rate_counter/count_temp_reg[3]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y59         FDRE (Hold_fdre_C_D)         0.105     1.630    rate_counter/count_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y60    addr_counter/count_temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y62    addr_counter/count_temp_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y62    addr_counter/count_temp_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y63    addr_counter/count_temp_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y63    addr_counter/count_temp_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y63    addr_counter/count_temp_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y63    addr_counter/count_temp_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y64    addr_counter/count_temp_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y64    addr_counter/count_temp_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    addr_counter/count_temp_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    addr_counter/count_temp_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    addr_counter/count_temp_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    addr_counter/count_temp_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    addr_counter/count_temp_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    addr_counter/count_temp_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    addr_counter/count_temp_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    addr_counter/count_temp_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y64    addr_counter/wrap_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y63    rate_counter/count_temp_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    addr_counter/count_temp_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    addr_counter/count_temp_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    addr_counter/count_temp_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    addr_counter/count_temp_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    rate_counter/count_temp_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    rate_counter/count_temp_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    rate_counter/count_temp_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    rate_counter/count_temp_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    rate_counter/wrap_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y60    addr_counter/count_temp_reg[0]/C



