;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <0, #6
	SPL <0, #6
	SPL <0, #6
	SPL <0, #6
	SUB 12, @10
	DJN -201, @-20
	CMP @0, @6
	MOV -7, <-20
	MOV -7, <-20
	JMN 12, #10
	MOV -7, <-20
	MOV -7, <-20
	JMN 12, #10
	SPL 0, <-32
	SPL 0, <-32
	ADD -21, <-20
	SUB @121, 103
	SLT <130, 9
	SPL 71, <30
	ADD <130, 9
	SLT <130, 9
	SUB @127, 106
	SLT 300, @-0
	MOV 10, 20
	SUB @127, 106
	CMP -207, <-122
	SPL 12, #10
	SUB @127, 106
	SPL 12, #10
	SUB @127, 106
	CMP 31, 200
	SUB @121, 103
	JMZ 12, #20
	CMP -207, <-122
	ADD 3, @321
	SUB 12, @10
	SUB @0, @6
	ADD 3, @321
	SUB 12, @10
	SUB @0, @6
	SUB @0, @6
	SPL 0, <-32
	SPL 0, <-32
	CMP #12, @204
	CMP -207, <-122
	MOV -1, <-20
	MOV 0, -32
	MOV 0, -32
