{
  "module_name": "mmcc-msm8974.c",
  "hash_id": "07862d87a82da280258c887732ee3245288b972b73f78626500c32b08b6eadbb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/mmcc-msm8974.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/bitops.h>\n#include <linux/err.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,mmcc-msm8974.h>\n#include <dt-bindings/reset/qcom,mmcc-msm8974.h>\n\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\nenum {\n\tP_XO,\n\tP_MMPLL0,\n\tP_EDPLINK,\n\tP_MMPLL1,\n\tP_HDMIPLL,\n\tP_GPLL0,\n\tP_EDPVCO,\n\tP_GPLL1,\n\tP_DSI0PLL,\n\tP_DSI0PLL_BYTE,\n\tP_MMPLL2,\n\tP_MMPLL3,\n\tP_DSI1PLL,\n\tP_DSI1PLL_BYTE,\n};\n\nstatic struct clk_pll mmpll0 = {\n\t.l_reg = 0x0004,\n\t.m_reg = 0x0008,\n\t.n_reg = 0x000c,\n\t.config_reg = 0x0014,\n\t.mode_reg = 0x0000,\n\t.status_reg = 0x001c,\n\t.status_bit = 17,\n        .clkr.hw.init = &(struct clk_init_data){\n                .name = \"mmpll0\",\n                .parent_data = (const struct clk_parent_data[]){\n\t\t\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t\t},\n                .num_parents = 1,\n                .ops = &clk_pll_ops,\n        },\n};\n\nstatic struct clk_regmap mmpll0_vote = {\n\t.enable_reg = 0x0100,\n\t.enable_mask = BIT(0),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll0_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&mmpll0.clkr.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic struct clk_pll mmpll1 = {\n\t.l_reg = 0x0044,\n\t.m_reg = 0x0048,\n\t.n_reg = 0x004c,\n\t.config_reg = 0x0050,\n\t.mode_reg = 0x0040,\n\t.status_reg = 0x005c,\n\t.status_bit = 17,\n        .clkr.hw.init = &(struct clk_init_data){\n                .name = \"mmpll1\",\n                .parent_data = (const struct clk_parent_data[]){\n\t\t\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t\t},\n                .num_parents = 1,\n                .ops = &clk_pll_ops,\n        },\n};\n\nstatic struct clk_regmap mmpll1_vote = {\n\t.enable_reg = 0x0100,\n\t.enable_mask = BIT(1),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll1_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&mmpll1.clkr.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic struct clk_pll mmpll2 = {\n\t.l_reg = 0x4104,\n\t.m_reg = 0x4108,\n\t.n_reg = 0x410c,\n\t.config_reg = 0x4110,\n\t.mode_reg = 0x4100,\n\t.status_reg = 0x411c,\n        .clkr.hw.init = &(struct clk_init_data){\n                .name = \"mmpll2\",\n                .parent_data = (const struct clk_parent_data[]){\n\t\t\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t\t},\n                .num_parents = 1,\n                .ops = &clk_pll_ops,\n        },\n};\n\nstatic struct clk_pll mmpll3 = {\n\t.l_reg = 0x0084,\n\t.m_reg = 0x0088,\n\t.n_reg = 0x008c,\n\t.config_reg = 0x0090,\n\t.mode_reg = 0x0080,\n\t.status_reg = 0x009c,\n\t.status_bit = 17,\n        .clkr.hw.init = &(struct clk_init_data){\n                .name = \"mmpll3\",\n                .parent_data = (const struct clk_parent_data[]){\n\t\t\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t\t},\n                .num_parents = 1,\n                .ops = &clk_pll_ops,\n        },\n};\n\nstatic const struct parent_map mmcc_xo_mmpll0_mmpll1_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL1, 2 },\n\t{ P_GPLL0, 5 }\n};\n\nstatic const struct clk_parent_data mmcc_xo_mmpll0_mmpll1_gpll0[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .hw = &mmpll0_vote.hw },\n\t{ .hw = &mmpll1_vote.hw },\n\t{ .fw_name = \"mmss_gpll0_vote\", .name = \"mmss_gpll0_vote\" },\n};\n\nstatic const struct parent_map mmcc_xo_mmpll0_dsi_hdmi_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_HDMIPLL, 4 },\n\t{ P_GPLL0, 5 },\n\t{ P_DSI0PLL, 2 },\n\t{ P_DSI1PLL, 3 }\n};\n\nstatic const struct clk_parent_data mmcc_xo_mmpll0_dsi_hdmi_gpll0[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .hw = &mmpll0_vote.hw },\n\t{ .fw_name = \"hdmipll\", .name = \"hdmipll\" },\n\t{ .fw_name = \"mmss_gpll0_vote\", .name = \"mmss_gpll0_vote\" },\n\t{ .fw_name = \"dsi0pll\", .name = \"dsi0pll\" },\n\t{ .fw_name = \"dsi1pll\", .name = \"dsi1pll\" },\n};\n\nstatic const struct parent_map mmcc_xo_mmpll0_1_3_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL1, 2 },\n\t{ P_GPLL0, 5 },\n\t{ P_MMPLL3, 3 }\n};\n\nstatic const struct clk_parent_data mmcc_xo_mmpll0_1_3_gpll0[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .hw = &mmpll0_vote.hw },\n\t{ .hw = &mmpll1_vote.hw },\n\t{ .fw_name = \"mmss_gpll0_vote\", .name = \"mmss_gpll0_vote\" },\n\t{ .hw = &mmpll3.clkr.hw },\n};\n\nstatic const struct parent_map mmcc_xo_mmpll0_1_gpll1_0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL1, 2 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL1, 4 }\n};\n\nstatic const struct clk_parent_data mmcc_xo_mmpll0_1_gpll1_0[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .hw = &mmpll0_vote.hw },\n\t{ .hw = &mmpll1_vote.hw },\n\t{ .fw_name = \"mmss_gpll0_vote\", .name = \"mmss_gpll0_vote\" },\n\t{ .fw_name = \"gpll1_vote\", .name = \"gpll1_vote\" },\n};\n\nstatic const struct parent_map mmcc_xo_dsi_hdmi_edp_map[] = {\n\t{ P_XO, 0 },\n\t{ P_EDPLINK, 4 },\n\t{ P_HDMIPLL, 3 },\n\t{ P_EDPVCO, 5 },\n\t{ P_DSI0PLL, 1 },\n\t{ P_DSI1PLL, 2 }\n};\n\nstatic const struct clk_parent_data mmcc_xo_dsi_hdmi_edp[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .fw_name = \"edp_link_clk\", .name = \"edp_link_clk\" },\n\t{ .fw_name = \"hdmipll\", .name = \"hdmipll\" },\n\t{ .fw_name = \"edp_vco_div\", .name = \"edp_vco_div\" },\n\t{ .fw_name = \"dsi0pll\", .name = \"dsi0pll\" },\n\t{ .fw_name = \"dsi1pll\", .name = \"dsi1pll\" },\n};\n\nstatic const struct parent_map mmcc_xo_dsi_hdmi_edp_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_EDPLINK, 4 },\n\t{ P_HDMIPLL, 3 },\n\t{ P_GPLL0, 5 },\n\t{ P_DSI0PLL, 1 },\n\t{ P_DSI1PLL, 2 }\n};\n\nstatic const struct clk_parent_data mmcc_xo_dsi_hdmi_edp_gpll0[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .fw_name = \"edp_link_clk\", .name = \"edp_link_clk\" },\n\t{ .fw_name = \"hdmipll\", .name = \"hdmipll\" },\n\t{ .fw_name = \"gpll0_vote\", .name = \"gpll0_vote\" },\n\t{ .fw_name = \"dsi0pll\", .name = \"dsi0pll\" },\n\t{ .fw_name = \"dsi1pll\", .name = \"dsi1pll\" },\n};\n\nstatic const struct parent_map mmcc_xo_dsibyte_hdmi_edp_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_EDPLINK, 4 },\n\t{ P_HDMIPLL, 3 },\n\t{ P_GPLL0, 5 },\n\t{ P_DSI0PLL_BYTE, 1 },\n\t{ P_DSI1PLL_BYTE, 2 }\n};\n\nstatic const struct clk_parent_data mmcc_xo_dsibyte_hdmi_edp_gpll0[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .fw_name = \"edp_link_clk\", .name = \"edp_link_clk\" },\n\t{ .fw_name = \"hdmipll\", .name = \"hdmipll\" },\n\t{ .fw_name = \"gpll0_vote\", .name = \"gpll0_vote\" },\n\t{ .fw_name = \"dsi0pllbyte\", .name = \"dsi0pllbyte\" },\n\t{ .fw_name = \"dsi1pllbyte\", .name = \"dsi1pllbyte\" },\n};\n\nstatic struct clk_rcg2 mmss_ahb_clk_src = {\n\t.cmd_rcgr = 0x5000,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmss_ahb_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_mmss_axi_clk_msm8226[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(37500000, P_GPLL0, 16, 0, 0),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(75000000, P_GPLL0, 8, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(200000000, P_MMPLL0, 4, 0, 0),\n\tF(266666666, P_MMPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct freq_tbl ftbl_mmss_axi_clk[] = {\n\tF( 19200000, P_XO, 1, 0, 0),\n\tF( 37500000, P_GPLL0, 16, 0, 0),\n\tF( 50000000, P_GPLL0, 12, 0, 0),\n\tF( 75000000, P_GPLL0, 8, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(291750000, P_MMPLL1, 4, 0, 0),\n\tF(400000000, P_MMPLL0, 2, 0, 0),\n\tF(466800000, P_MMPLL1, 2.5, 0, 0),\n};\n\nstatic struct clk_rcg2 mmss_axi_clk_src = {\n\t.cmd_rcgr = 0x5040,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_mmss_axi_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmss_axi_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_ocmemnoc_clk[] = {\n\tF( 19200000, P_XO, 1, 0, 0),\n\tF( 37500000, P_GPLL0, 16, 0, 0),\n\tF( 50000000, P_GPLL0, 12, 0, 0),\n\tF( 75000000, P_GPLL0, 8, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(291750000, P_MMPLL1, 4, 0, 0),\n\tF(400000000, P_MMPLL0, 2, 0, 0),\n};\n\nstatic struct clk_rcg2 ocmemnoc_clk_src = {\n\t.cmd_rcgr = 0x5090,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_ocmemnoc_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ocmemnoc_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_camss_csi0_3_clk[] = {\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_MMPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi0_clk_src = {\n\t.cmd_rcgr = 0x3090,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_csi0_3_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi0_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi1_clk_src = {\n\t.cmd_rcgr = 0x3100,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_csi0_3_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi1_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi2_clk_src = {\n\t.cmd_rcgr = 0x3160,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_csi0_3_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi2_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi3_clk_src = {\n\t.cmd_rcgr = 0x31c0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_csi0_3_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi3_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_camss_vfe_vfe0_clk_msm8226[] = {\n\tF(37500000, P_GPLL0, 16, 0, 0),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\tF(80000000, P_GPLL0, 7.5, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(109090000, P_GPLL0, 5.5, 0, 0),\n\tF(133330000, P_GPLL0, 4.5, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(228570000, P_MMPLL0, 3.5, 0, 0),\n\tF(266670000, P_MMPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(400000000, P_MMPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct freq_tbl ftbl_camss_vfe_vfe0_1_clk[] = {\n\tF(37500000, P_GPLL0, 16, 0, 0),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\tF(80000000, P_GPLL0, 7.5, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(109090000, P_GPLL0, 5.5, 0, 0),\n\tF(133330000, P_GPLL0, 4.5, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(228570000, P_MMPLL0, 3.5, 0, 0),\n\tF(266670000, P_MMPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(400000000, P_MMPLL0, 2, 0, 0),\n\tF(465000000, P_MMPLL3, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vfe0_clk_src = {\n\t.cmd_rcgr = 0x3600,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_vfe_vfe0_1_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vfe0_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 vfe1_clk_src = {\n\t.cmd_rcgr = 0x3620,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_vfe_vfe0_1_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vfe1_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_mdss_mdp_clk_msm8226[] = {\n\tF(37500000, P_GPLL0, 16, 0, 0),\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\tF(75000000, P_GPLL0, 8, 0, 0),\n\tF(92310000, P_GPLL0, 6.5, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(133330000, P_MMPLL0, 6, 0, 0),\n\tF(177780000, P_MMPLL0, 4.5, 0, 0),\n\tF(200000000, P_MMPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic struct freq_tbl ftbl_mdss_mdp_clk[] = {\n\tF(37500000, P_GPLL0, 16, 0, 0),\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\tF(75000000, P_GPLL0, 8, 0, 0),\n\tF(85710000, P_GPLL0, 7, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(133330000, P_MMPLL0, 6, 0, 0),\n\tF(160000000, P_MMPLL0, 5, 0, 0),\n\tF(200000000, P_MMPLL0, 4, 0, 0),\n\tF(228570000, P_MMPLL0, 3.5, 0, 0),\n\tF(240000000, P_GPLL0, 2.5, 0, 0),\n\tF(266670000, P_MMPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 mdp_clk_src = {\n\t.cmd_rcgr = 0x2040,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_dsi_hdmi_gpll0_map,\n\t.freq_tbl = ftbl_mdss_mdp_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mdp_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_dsi_hdmi_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_dsi_hdmi_gpll0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_camss_jpeg_jpeg0_2_clk[] = {\n\tF(75000000, P_GPLL0, 8, 0, 0),\n\tF(133330000, P_GPLL0, 4.5, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(228570000, P_MMPLL0, 3.5, 0, 0),\n\tF(266670000, P_MMPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 jpeg0_clk_src = {\n\t.cmd_rcgr = 0x3500,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_jpeg_jpeg0_2_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"jpeg0_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 jpeg1_clk_src = {\n\t.cmd_rcgr = 0x3520,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_jpeg_jpeg0_2_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"jpeg1_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 jpeg2_clk_src = {\n\t.cmd_rcgr = 0x3540,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_jpeg_jpeg0_2_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"jpeg2_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 pclk0_clk_src = {\n\t.cmd_rcgr = 0x2000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsi_hdmi_edp_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pclk0_clk_src\",\n\t\t.parent_data = mmcc_xo_dsi_hdmi_edp_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsi_hdmi_edp_gpll0),\n\t\t.ops = &clk_pixel_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_rcg2 pclk1_clk_src = {\n\t.cmd_rcgr = 0x2020,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsi_hdmi_edp_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pclk1_clk_src\",\n\t\t.parent_data = mmcc_xo_dsi_hdmi_edp_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsi_hdmi_edp_gpll0),\n\t\t.ops = &clk_pixel_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct freq_tbl ftbl_venus0_vcodec0_clk_msm8226[] = {\n\tF(66700000, P_GPLL0, 9, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(133330000, P_MMPLL0, 6, 0, 0),\n\tF(160000000, P_MMPLL0, 5, 0, 0),\n\t{ }\n};\n\nstatic struct freq_tbl ftbl_venus0_vcodec0_clk[] = {\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(133330000, P_MMPLL0, 6, 0, 0),\n\tF(200000000, P_MMPLL0, 4, 0, 0),\n\tF(266670000, P_MMPLL0, 3, 0, 0),\n\tF(465000000, P_MMPLL3, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vcodec0_clk_src = {\n\t.cmd_rcgr = 0x1000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_1_3_gpll0_map,\n\t.freq_tbl = ftbl_venus0_vcodec0_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vcodec0_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_1_3_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_1_3_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_camss_cci_cci_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cci_clk_src = {\n\t.cmd_rcgr = 0x3300,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_cci_cci_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cci_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_camss_gp0_1_clk[] = {\n\tF(10000, P_XO, 16, 1, 120),\n\tF(24000, P_XO, 16, 1, 50),\n\tF(6000000, P_GPLL0, 10, 1, 10),\n\tF(12000000, P_GPLL0, 10, 1, 5),\n\tF(13000000, P_GPLL0, 4, 13, 150),\n\tF(24000000, P_GPLL0, 5, 1, 5),\n\t{ }\n};\n\nstatic struct clk_rcg2 camss_gp0_clk_src = {\n\t.cmd_rcgr = 0x3420,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_1_gpll1_0_map,\n\t.freq_tbl = ftbl_camss_gp0_1_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camss_gp0_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_1_gpll1_0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_1_gpll1_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camss_gp1_clk_src = {\n\t.cmd_rcgr = 0x3450,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_1_gpll1_0_map,\n\t.freq_tbl = ftbl_camss_gp0_1_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camss_gp1_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_1_gpll1_0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_1_gpll1_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_camss_mclk0_3_clk_msm8226[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 5, 1, 5),\n\tF(66670000, P_GPLL0, 9, 0, 0),\n\t{ }\n};\n\nstatic struct freq_tbl ftbl_camss_mclk0_3_clk[] = {\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(6000000, P_GPLL0, 10, 1, 10),\n\tF(8000000, P_GPLL0, 15, 1, 5),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(16000000, P_GPLL0, 12.5, 1, 3),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 5, 1, 5),\n\tF(32000000, P_MMPLL0, 5, 1, 5),\n\tF(48000000, P_GPLL0, 12.5, 0, 0),\n\tF(64000000, P_MMPLL0, 12.5, 0, 0),\n\tF(66670000, P_GPLL0, 9, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 mclk0_clk_src = {\n\t.cmd_rcgr = 0x3360,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_mclk0_3_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk0_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 mclk1_clk_src = {\n\t.cmd_rcgr = 0x3390,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_mclk0_3_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk1_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 mclk2_clk_src = {\n\t.cmd_rcgr = 0x33c0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_mclk0_3_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk2_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 mclk3_clk_src = {\n\t.cmd_rcgr = 0x33f0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_mclk0_3_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk3_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_camss_phy0_2_csi0_2phytimer_clk[] = {\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_MMPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi0phytimer_clk_src = {\n\t.cmd_rcgr = 0x3000,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_phy0_2_csi0_2phytimer_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi0phytimer_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi1phytimer_clk_src = {\n\t.cmd_rcgr = 0x3030,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_phy0_2_csi0_2phytimer_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi1phytimer_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi2phytimer_clk_src = {\n\t.cmd_rcgr = 0x3060,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_phy0_2_csi0_2phytimer_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi2phytimer_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_camss_vfe_cpp_clk_msm8226[] = {\n\tF(133330000, P_GPLL0, 4.5, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(266670000, P_MMPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(400000000, P_MMPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct freq_tbl ftbl_camss_vfe_cpp_clk[] = {\n\tF(133330000, P_GPLL0, 4.5, 0, 0),\n\tF(266670000, P_MMPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(400000000, P_MMPLL0, 2, 0, 0),\n\tF(465000000, P_MMPLL3, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cpp_clk_src = {\n\t.cmd_rcgr = 0x3640,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_camss_vfe_cpp_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpp_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl byte_freq_tbl[] = {\n\t{ .src = P_DSI0PLL_BYTE },\n\t{ }\n};\n\nstatic struct clk_rcg2 byte0_clk_src = {\n\t.cmd_rcgr = 0x2120,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsibyte_hdmi_edp_gpll0_map,\n\t.freq_tbl = byte_freq_tbl,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"byte0_clk_src\",\n\t\t.parent_data = mmcc_xo_dsibyte_hdmi_edp_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsibyte_hdmi_edp_gpll0),\n\t\t.ops = &clk_byte2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_rcg2 byte1_clk_src = {\n\t.cmd_rcgr = 0x2140,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsibyte_hdmi_edp_gpll0_map,\n\t.freq_tbl = byte_freq_tbl,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"byte1_clk_src\",\n\t\t.parent_data = mmcc_xo_dsibyte_hdmi_edp_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsibyte_hdmi_edp_gpll0),\n\t\t.ops = &clk_byte2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct freq_tbl ftbl_mdss_edpaux_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 edpaux_clk_src = {\n\t.cmd_rcgr = 0x20e0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_mdss_edpaux_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"edpaux_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_mdss_edplink_clk[] = {\n\tF(135000000, P_EDPLINK, 2, 0, 0),\n\tF(270000000, P_EDPLINK, 11, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 edplink_clk_src = {\n\t.cmd_rcgr = 0x20c0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsi_hdmi_edp_gpll0_map,\n\t.freq_tbl = ftbl_mdss_edplink_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"edplink_clk_src\",\n\t\t.parent_data = mmcc_xo_dsi_hdmi_edp_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsi_hdmi_edp_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct freq_tbl edp_pixel_freq_tbl[] = {\n\t{ .src = P_EDPVCO },\n\t{ }\n};\n\nstatic struct clk_rcg2 edppixel_clk_src = {\n\t.cmd_rcgr = 0x20a0,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsi_hdmi_edp_map,\n\t.freq_tbl = edp_pixel_freq_tbl,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"edppixel_clk_src\",\n\t\t.parent_data = mmcc_xo_dsi_hdmi_edp,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsi_hdmi_edp),\n\t\t.ops = &clk_edp_pixel_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_mdss_esc0_1_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 esc0_clk_src = {\n\t.cmd_rcgr = 0x2160,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsibyte_hdmi_edp_gpll0_map,\n\t.freq_tbl = ftbl_mdss_esc0_1_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"esc0_clk_src\",\n\t\t.parent_data = mmcc_xo_dsibyte_hdmi_edp_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsibyte_hdmi_edp_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 esc1_clk_src = {\n\t.cmd_rcgr = 0x2180,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsibyte_hdmi_edp_gpll0_map,\n\t.freq_tbl = ftbl_mdss_esc0_1_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"esc1_clk_src\",\n\t\t.parent_data = mmcc_xo_dsibyte_hdmi_edp_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsibyte_hdmi_edp_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl extpclk_freq_tbl[] = {\n\t{ .src = P_HDMIPLL },\n\t{ }\n};\n\nstatic struct clk_rcg2 extpclk_clk_src = {\n\t.cmd_rcgr = 0x2060,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsi_hdmi_edp_gpll0_map,\n\t.freq_tbl = extpclk_freq_tbl,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"extpclk_clk_src\",\n\t\t.parent_data = mmcc_xo_dsi_hdmi_edp_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsi_hdmi_edp_gpll0),\n\t\t.ops = &clk_byte_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct freq_tbl ftbl_mdss_hdmi_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 hdmi_clk_src = {\n\t.cmd_rcgr = 0x2100,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_mdss_hdmi_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_mdss_vsync_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vsync_clk_src = {\n\t.cmd_rcgr = 0x2080,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_mmpll0_mmpll1_gpll0_map,\n\t.freq_tbl = ftbl_mdss_vsync_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vsync_clk_src\",\n\t\t.parent_data = mmcc_xo_mmpll0_mmpll1_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_mmpll0_mmpll1_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch camss_cci_cci_ahb_clk = {\n\t.halt_reg = 0x3348,\n\t.clkr = {\n\t\t.enable_reg = 0x3348,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cci_cci_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cci_cci_clk = {\n\t.halt_reg = 0x3344,\n\t.clkr = {\n\t\t.enable_reg = 0x3344,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cci_cci_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cci_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0_ahb_clk = {\n\t.halt_reg = 0x30bc,\n\t.clkr = {\n\t\t.enable_reg = 0x30bc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0_clk = {\n\t.halt_reg = 0x30b4,\n\t.clkr = {\n\t\t.enable_reg = 0x30b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0phy_clk = {\n\t.halt_reg = 0x30c4,\n\t.clkr = {\n\t\t.enable_reg = 0x30c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0pix_clk = {\n\t.halt_reg = 0x30e4,\n\t.clkr = {\n\t\t.enable_reg = 0x30e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0rdi_clk = {\n\t.halt_reg = 0x30d4,\n\t.clkr = {\n\t\t.enable_reg = 0x30d4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1_ahb_clk = {\n\t.halt_reg = 0x3128,\n\t.clkr = {\n\t\t.enable_reg = 0x3128,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1_clk = {\n\t.halt_reg = 0x3124,\n\t.clkr = {\n\t\t.enable_reg = 0x3124,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1phy_clk = {\n\t.halt_reg = 0x3134,\n\t.clkr = {\n\t\t.enable_reg = 0x3134,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1pix_clk = {\n\t.halt_reg = 0x3154,\n\t.clkr = {\n\t\t.enable_reg = 0x3154,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1rdi_clk = {\n\t.halt_reg = 0x3144,\n\t.clkr = {\n\t\t.enable_reg = 0x3144,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2_ahb_clk = {\n\t.halt_reg = 0x3188,\n\t.clkr = {\n\t\t.enable_reg = 0x3188,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2_clk = {\n\t.halt_reg = 0x3184,\n\t.clkr = {\n\t\t.enable_reg = 0x3184,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2phy_clk = {\n\t.halt_reg = 0x3194,\n\t.clkr = {\n\t\t.enable_reg = 0x3194,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2pix_clk = {\n\t.halt_reg = 0x31b4,\n\t.clkr = {\n\t\t.enable_reg = 0x31b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2rdi_clk = {\n\t.halt_reg = 0x31a4,\n\t.clkr = {\n\t\t.enable_reg = 0x31a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3_ahb_clk = {\n\t.halt_reg = 0x31e8,\n\t.clkr = {\n\t\t.enable_reg = 0x31e8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3_clk = {\n\t.halt_reg = 0x31e4,\n\t.clkr = {\n\t\t.enable_reg = 0x31e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi3_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3phy_clk = {\n\t.halt_reg = 0x31f4,\n\t.clkr = {\n\t\t.enable_reg = 0x31f4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi3_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3pix_clk = {\n\t.halt_reg = 0x3214,\n\t.clkr = {\n\t\t.enable_reg = 0x3214,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi3_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3rdi_clk = {\n\t.halt_reg = 0x3204,\n\t.clkr = {\n\t\t.enable_reg = 0x3204,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi3_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi_vfe0_clk = {\n\t.halt_reg = 0x3704,\n\t.clkr = {\n\t\t.enable_reg = 0x3704,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi_vfe0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vfe0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi_vfe1_clk = {\n\t.halt_reg = 0x3714,\n\t.clkr = {\n\t\t.enable_reg = 0x3714,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi_vfe1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vfe1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_gp0_clk = {\n\t.halt_reg = 0x3444,\n\t.clkr = {\n\t\t.enable_reg = 0x3444,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_gp0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_gp0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_gp1_clk = {\n\t.halt_reg = 0x3474,\n\t.clkr = {\n\t\t.enable_reg = 0x3474,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_gp1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_ispif_ahb_clk = {\n\t.halt_reg = 0x3224,\n\t.clkr = {\n\t\t.enable_reg = 0x3224,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_ispif_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_jpeg0_clk = {\n\t.halt_reg = 0x35a8,\n\t.clkr = {\n\t\t.enable_reg = 0x35a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_jpeg0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&jpeg0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_jpeg1_clk = {\n\t.halt_reg = 0x35ac,\n\t.clkr = {\n\t\t.enable_reg = 0x35ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_jpeg1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&jpeg1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_jpeg2_clk = {\n\t.halt_reg = 0x35b0,\n\t.clkr = {\n\t\t.enable_reg = 0x35b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_jpeg2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&jpeg2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_jpeg_ahb_clk = {\n\t.halt_reg = 0x35b4,\n\t.clkr = {\n\t\t.enable_reg = 0x35b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_jpeg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_jpeg_axi_clk = {\n\t.halt_reg = 0x35b8,\n\t.clkr = {\n\t\t.enable_reg = 0x35b8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_jpeg_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_jpeg_ocmemnoc_clk = {\n\t.halt_reg = 0x35bc,\n\t.clkr = {\n\t\t.enable_reg = 0x35bc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_jpeg_ocmemnoc_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ocmemnoc_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk0_clk = {\n\t.halt_reg = 0x3384,\n\t.clkr = {\n\t\t.enable_reg = 0x3384,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mclk0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk1_clk = {\n\t.halt_reg = 0x33b4,\n\t.clkr = {\n\t\t.enable_reg = 0x33b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mclk1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk2_clk = {\n\t.halt_reg = 0x33e4,\n\t.clkr = {\n\t\t.enable_reg = 0x33e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mclk2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk3_clk = {\n\t.halt_reg = 0x3414,\n\t.clkr = {\n\t\t.enable_reg = 0x3414,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mclk3_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_micro_ahb_clk = {\n\t.halt_reg = 0x3494,\n\t.clkr = {\n\t\t.enable_reg = 0x3494,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_micro_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_phy0_csi0phytimer_clk = {\n\t.halt_reg = 0x3024,\n\t.clkr = {\n\t\t.enable_reg = 0x3024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_phy0_csi0phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0phytimer_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_phy1_csi1phytimer_clk = {\n\t.halt_reg = 0x3054,\n\t.clkr = {\n\t\t.enable_reg = 0x3054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_phy1_csi1phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1phytimer_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_phy2_csi2phytimer_clk = {\n\t.halt_reg = 0x3084,\n\t.clkr = {\n\t\t.enable_reg = 0x3084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_phy2_csi2phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi2phytimer_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_top_ahb_clk = {\n\t.halt_reg = 0x3484,\n\t.clkr = {\n\t\t.enable_reg = 0x3484,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_top_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_cpp_ahb_clk = {\n\t.halt_reg = 0x36b4,\n\t.clkr = {\n\t\t.enable_reg = 0x36b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_cpp_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_cpp_clk = {\n\t.halt_reg = 0x36b0,\n\t.clkr = {\n\t\t.enable_reg = 0x36b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_cpp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cpp_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_vfe0_clk = {\n\t.halt_reg = 0x36a8,\n\t.clkr = {\n\t\t.enable_reg = 0x36a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_vfe0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vfe0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_vfe1_clk = {\n\t.halt_reg = 0x36ac,\n\t.clkr = {\n\t\t.enable_reg = 0x36ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_vfe1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vfe1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_vfe_ahb_clk = {\n\t.halt_reg = 0x36b8,\n\t.clkr = {\n\t\t.enable_reg = 0x36b8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_vfe_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_vfe_axi_clk = {\n\t.halt_reg = 0x36bc,\n\t.clkr = {\n\t\t.enable_reg = 0x36bc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_vfe_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_vfe_ocmemnoc_clk = {\n\t.halt_reg = 0x36c0,\n\t.clkr = {\n\t\t.enable_reg = 0x36c0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_vfe_ocmemnoc_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ocmemnoc_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_ahb_clk = {\n\t.halt_reg = 0x2308,\n\t.clkr = {\n\t\t.enable_reg = 0x2308,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_axi_clk = {\n\t.halt_reg = 0x2310,\n\t.clkr = {\n\t\t.enable_reg = 0x2310,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_byte0_clk = {\n\t.halt_reg = 0x233c,\n\t.clkr = {\n\t\t.enable_reg = 0x233c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_byte0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&byte0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_byte1_clk = {\n\t.halt_reg = 0x2340,\n\t.clkr = {\n\t\t.enable_reg = 0x2340,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_byte1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&byte1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_edpaux_clk = {\n\t.halt_reg = 0x2334,\n\t.clkr = {\n\t\t.enable_reg = 0x2334,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_edpaux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&edpaux_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_edplink_clk = {\n\t.halt_reg = 0x2330,\n\t.clkr = {\n\t\t.enable_reg = 0x2330,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_edplink_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&edplink_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_edppixel_clk = {\n\t.halt_reg = 0x232c,\n\t.clkr = {\n\t\t.enable_reg = 0x232c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_edppixel_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&edppixel_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_esc0_clk = {\n\t.halt_reg = 0x2344,\n\t.clkr = {\n\t\t.enable_reg = 0x2344,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_esc0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&esc0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_esc1_clk = {\n\t.halt_reg = 0x2348,\n\t.clkr = {\n\t\t.enable_reg = 0x2348,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_esc1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&esc1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_extpclk_clk = {\n\t.halt_reg = 0x2324,\n\t.clkr = {\n\t\t.enable_reg = 0x2324,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_extpclk_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&extpclk_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_hdmi_ahb_clk = {\n\t.halt_reg = 0x230c,\n\t.clkr = {\n\t\t.enable_reg = 0x230c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_hdmi_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_hdmi_clk = {\n\t.halt_reg = 0x2338,\n\t.clkr = {\n\t\t.enable_reg = 0x2338,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_hdmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&hdmi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_mdp_clk = {\n\t.halt_reg = 0x231c,\n\t.clkr = {\n\t\t.enable_reg = 0x231c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_mdp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mdp_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_mdp_lut_clk = {\n\t.halt_reg = 0x2320,\n\t.clkr = {\n\t\t.enable_reg = 0x2320,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_mdp_lut_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mdp_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_pclk0_clk = {\n\t.halt_reg = 0x2314,\n\t.clkr = {\n\t\t.enable_reg = 0x2314,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_pclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pclk0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_pclk1_clk = {\n\t.halt_reg = 0x2318,\n\t.clkr = {\n\t\t.enable_reg = 0x2318,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_pclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pclk1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_vsync_clk = {\n\t.halt_reg = 0x2328,\n\t.clkr = {\n\t\t.enable_reg = 0x2328,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vsync_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmss_misc_ahb_clk = {\n\t.halt_reg = 0x502c,\n\t.clkr = {\n\t\t.enable_reg = 0x502c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmss_misc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmss_mmssnoc_ahb_clk = {\n\t.halt_reg = 0x5024,\n\t.clkr = {\n\t\t.enable_reg = 0x5024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmss_mmssnoc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_IGNORE_UNUSED,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmss_mmssnoc_bto_ahb_clk = {\n\t.halt_reg = 0x5028,\n\t.clkr = {\n\t\t.enable_reg = 0x5028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmss_mmssnoc_bto_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_IGNORE_UNUSED,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmss_mmssnoc_axi_clk = {\n\t.halt_reg = 0x506c,\n\t.clkr = {\n\t\t.enable_reg = 0x506c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmss_mmssnoc_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmss_s0_axi_clk = {\n\t.halt_reg = 0x5064,\n\t.clkr = {\n\t\t.enable_reg = 0x5064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmss_s0_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_IGNORE_UNUSED,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch ocmemcx_ahb_clk = {\n\t.halt_reg = 0x405c,\n\t.clkr = {\n\t\t.enable_reg = 0x405c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ocmemcx_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch ocmemcx_ocmemnoc_clk = {\n\t.halt_reg = 0x4058,\n\t.clkr = {\n\t\t.enable_reg = 0x4058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ocmemcx_ocmemnoc_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ocmemnoc_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch ocmemnoc_clk = {\n\t.halt_reg = 0x50b4,\n\t.clkr = {\n\t\t.enable_reg = 0x50b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ocmemnoc_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ocmemnoc_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch oxili_gfx3d_clk = {\n\t.halt_reg = 0x4028,\n\t.clkr = {\n\t\t.enable_reg = 0x4028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"oxili_gfx3d_clk\",\n\t\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t\t{ .fw_name = \"gfx3d_clk_src\", .name = \"gfx3d_clk_src\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch oxilicx_ahb_clk = {\n\t.halt_reg = 0x403c,\n\t.clkr = {\n\t\t.enable_reg = 0x403c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"oxilicx_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch oxilicx_axi_clk = {\n\t.halt_reg = 0x4038,\n\t.clkr = {\n\t\t.enable_reg = 0x4038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"oxilicx_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch venus0_ahb_clk = {\n\t.halt_reg = 0x1030,\n\t.clkr = {\n\t\t.enable_reg = 0x1030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"venus0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch venus0_axi_clk = {\n\t.halt_reg = 0x1034,\n\t.clkr = {\n\t\t.enable_reg = 0x1034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"venus0_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mmss_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch venus0_ocmemnoc_clk = {\n\t.halt_reg = 0x1038,\n\t.clkr = {\n\t\t.enable_reg = 0x1038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"venus0_ocmemnoc_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ocmemnoc_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch venus0_vcodec0_clk = {\n\t.halt_reg = 0x1028,\n\t.clkr = {\n\t\t.enable_reg = 0x1028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"venus0_vcodec0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vcodec0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic const struct pll_config mmpll1_config = {\n\t.l = 60,\n\t.m = 25,\n\t.n = 32,\n\t.vco_val = 0x0,\n\t.vco_mask = 0x3 << 20,\n\t.pre_div_val = 0x0,\n\t.pre_div_mask = 0x7 << 12,\n\t.post_div_val = 0x0,\n\t.post_div_mask = 0x3 << 8,\n\t.mn_ena_mask = BIT(24),\n\t.main_output_mask = BIT(0),\n};\n\nstatic struct pll_config mmpll3_config = {\n\t.l = 48,\n\t.m = 7,\n\t.n = 16,\n\t.vco_val = 0x0,\n\t.vco_mask = 0x3 << 20,\n\t.pre_div_val = 0x0,\n\t.pre_div_mask = 0x7 << 12,\n\t.post_div_val = 0x0,\n\t.post_div_mask = 0x3 << 8,\n\t.mn_ena_mask = BIT(24),\n\t.main_output_mask = BIT(0),\n\t.aux_output_mask = BIT(1),\n};\n\nstatic struct gdsc venus0_gdsc = {\n\t.gdscr = 0x1024,\n\t.cxcs = (unsigned int []){ 0x1028 },\n\t.cxc_count = 1,\n\t.resets = (unsigned int []){ VENUS0_RESET },\n\t.reset_count = 1,\n\t.pd = {\n\t\t.name = \"venus0\",\n\t},\n\t.pwrsts = PWRSTS_ON,\n};\n\nstatic struct gdsc mdss_gdsc = {\n\t.gdscr = 0x2304,\n\t.cxcs = (unsigned int []){ 0x231c, 0x2320 },\n\t.cxc_count = 2,\n\t.pd = {\n\t\t.name = \"mdss\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc camss_jpeg_gdsc = {\n\t.gdscr = 0x35a4,\n\t.cxcs = (unsigned int []){ 0x35a8, 0x35ac, 0x35b0 },\n\t.cxc_count = 3,\n\t.pd = {\n\t\t.name = \"camss_jpeg\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc camss_vfe_gdsc = {\n\t.gdscr = 0x36a4,\n\t.cxcs = (unsigned int []){ 0x36a8, 0x36ac, 0x3704, 0x3714, 0x36b0 },\n\t.cxc_count = 5,\n\t.pd = {\n\t\t.name = \"camss_vfe\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc oxili_gdsc = {\n\t.gdscr = 0x4024,\n\t.cxcs = (unsigned int []){ 0x4028 },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"oxili\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc oxilicx_gdsc = {\n\t.gdscr = 0x4034,\n\t.pd = {\n\t\t.name = \"oxilicx\",\n\t},\n\t.parent = &oxili_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc oxili_cx_gdsc_msm8226 = {\n\t.gdscr = 0x4034,\n\t.cxcs = (unsigned int []){ 0x4028 },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"oxili_cx\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct clk_regmap *mmcc_msm8226_clocks[] = {\n\t[MMSS_AHB_CLK_SRC] = &mmss_ahb_clk_src.clkr,\n\t[MMSS_AXI_CLK_SRC] = &mmss_axi_clk_src.clkr,\n\t[MMPLL0] = &mmpll0.clkr,\n\t[MMPLL0_VOTE] = &mmpll0_vote,\n\t[MMPLL1] = &mmpll1.clkr,\n\t[MMPLL1_VOTE] = &mmpll1_vote,\n\t[CSI0_CLK_SRC] = &csi0_clk_src.clkr,\n\t[CSI1_CLK_SRC] = &csi1_clk_src.clkr,\n\t[VFE0_CLK_SRC] = &vfe0_clk_src.clkr,\n\t[MDP_CLK_SRC] = &mdp_clk_src.clkr,\n\t[JPEG0_CLK_SRC] = &jpeg0_clk_src.clkr,\n\t[PCLK0_CLK_SRC] = &pclk0_clk_src.clkr,\n\t[VCODEC0_CLK_SRC] = &vcodec0_clk_src.clkr,\n\t[CCI_CLK_SRC] = &cci_clk_src.clkr,\n\t[CAMSS_GP0_CLK_SRC] = &camss_gp0_clk_src.clkr,\n\t[CAMSS_GP1_CLK_SRC] = &camss_gp1_clk_src.clkr,\n\t[MCLK0_CLK_SRC] = &mclk0_clk_src.clkr,\n\t[MCLK1_CLK_SRC] = &mclk1_clk_src.clkr,\n\t[CSI0PHYTIMER_CLK_SRC] = &csi0phytimer_clk_src.clkr,\n\t[CSI1PHYTIMER_CLK_SRC] = &csi1phytimer_clk_src.clkr,\n\t[CPP_CLK_SRC] = &cpp_clk_src.clkr,\n\t[BYTE0_CLK_SRC] = &byte0_clk_src.clkr,\n\t[ESC0_CLK_SRC] = &esc0_clk_src.clkr,\n\t[VSYNC_CLK_SRC] = &vsync_clk_src.clkr,\n\t[CAMSS_CCI_CCI_AHB_CLK] = &camss_cci_cci_ahb_clk.clkr,\n\t[CAMSS_CCI_CCI_CLK] = &camss_cci_cci_clk.clkr,\n\t[CAMSS_CSI0_AHB_CLK] = &camss_csi0_ahb_clk.clkr,\n\t[CAMSS_CSI0_CLK] = &camss_csi0_clk.clkr,\n\t[CAMSS_CSI0PHY_CLK] = &camss_csi0phy_clk.clkr,\n\t[CAMSS_CSI0PIX_CLK] = &camss_csi0pix_clk.clkr,\n\t[CAMSS_CSI0RDI_CLK] = &camss_csi0rdi_clk.clkr,\n\t[CAMSS_CSI1_AHB_CLK] = &camss_csi1_ahb_clk.clkr,\n\t[CAMSS_CSI1_CLK] = &camss_csi1_clk.clkr,\n\t[CAMSS_CSI1PHY_CLK] = &camss_csi1phy_clk.clkr,\n\t[CAMSS_CSI1PIX_CLK] = &camss_csi1pix_clk.clkr,\n\t[CAMSS_CSI1RDI_CLK] = &camss_csi1rdi_clk.clkr,\n\t[CAMSS_CSI_VFE0_CLK] = &camss_csi_vfe0_clk.clkr,\n\t[CAMSS_GP0_CLK] = &camss_gp0_clk.clkr,\n\t[CAMSS_GP1_CLK] = &camss_gp1_clk.clkr,\n\t[CAMSS_ISPIF_AHB_CLK] = &camss_ispif_ahb_clk.clkr,\n\t[CAMSS_JPEG_JPEG0_CLK] = &camss_jpeg_jpeg0_clk.clkr,\n\t[CAMSS_JPEG_JPEG_AHB_CLK] = &camss_jpeg_jpeg_ahb_clk.clkr,\n\t[CAMSS_JPEG_JPEG_AXI_CLK] = &camss_jpeg_jpeg_axi_clk.clkr,\n\t[CAMSS_MCLK0_CLK] = &camss_mclk0_clk.clkr,\n\t[CAMSS_MCLK1_CLK] = &camss_mclk1_clk.clkr,\n\t[CAMSS_MICRO_AHB_CLK] = &camss_micro_ahb_clk.clkr,\n\t[CAMSS_PHY0_CSI0PHYTIMER_CLK] = &camss_phy0_csi0phytimer_clk.clkr,\n\t[CAMSS_PHY1_CSI1PHYTIMER_CLK] = &camss_phy1_csi1phytimer_clk.clkr,\n\t[CAMSS_TOP_AHB_CLK] = &camss_top_ahb_clk.clkr,\n\t[CAMSS_VFE_CPP_AHB_CLK] = &camss_vfe_cpp_ahb_clk.clkr,\n\t[CAMSS_VFE_CPP_CLK] = &camss_vfe_cpp_clk.clkr,\n\t[CAMSS_VFE_VFE0_CLK] = &camss_vfe_vfe0_clk.clkr,\n\t[CAMSS_VFE_VFE_AHB_CLK] = &camss_vfe_vfe_ahb_clk.clkr,\n\t[CAMSS_VFE_VFE_AXI_CLK] = &camss_vfe_vfe_axi_clk.clkr,\n\t[MDSS_AHB_CLK] = &mdss_ahb_clk.clkr,\n\t[MDSS_AXI_CLK] = &mdss_axi_clk.clkr,\n\t[MDSS_BYTE0_CLK] = &mdss_byte0_clk.clkr,\n\t[MDSS_ESC0_CLK] = &mdss_esc0_clk.clkr,\n\t[MDSS_MDP_CLK] = &mdss_mdp_clk.clkr,\n\t[MDSS_MDP_LUT_CLK] = &mdss_mdp_lut_clk.clkr,\n\t[MDSS_PCLK0_CLK] = &mdss_pclk0_clk.clkr,\n\t[MDSS_VSYNC_CLK] = &mdss_vsync_clk.clkr,\n\t[MMSS_MISC_AHB_CLK] = &mmss_misc_ahb_clk.clkr,\n\t[MMSS_MMSSNOC_AHB_CLK] = &mmss_mmssnoc_ahb_clk.clkr,\n\t[MMSS_MMSSNOC_BTO_AHB_CLK] = &mmss_mmssnoc_bto_ahb_clk.clkr,\n\t[MMSS_MMSSNOC_AXI_CLK] = &mmss_mmssnoc_axi_clk.clkr,\n\t[MMSS_S0_AXI_CLK] = &mmss_s0_axi_clk.clkr,\n\t[OCMEMCX_AHB_CLK] = &ocmemcx_ahb_clk.clkr,\n\t[OXILI_GFX3D_CLK] = &oxili_gfx3d_clk.clkr,\n\t[OXILICX_AHB_CLK] = &oxilicx_ahb_clk.clkr,\n\t[OXILICX_AXI_CLK] = &oxilicx_axi_clk.clkr,\n\t[VENUS0_AHB_CLK] = &venus0_ahb_clk.clkr,\n\t[VENUS0_AXI_CLK] = &venus0_axi_clk.clkr,\n\t[VENUS0_VCODEC0_CLK] = &venus0_vcodec0_clk.clkr,\n};\n\nstatic const struct qcom_reset_map mmcc_msm8226_resets[] = {\n\t[SPDM_RESET] = { 0x0200 },\n\t[SPDM_RM_RESET] = { 0x0300 },\n\t[VENUS0_RESET] = { 0x1020 },\n\t[MDSS_RESET] = { 0x2300 },\n};\n\nstatic struct gdsc *mmcc_msm8226_gdscs[] = {\n\t[VENUS0_GDSC] = &venus0_gdsc,\n\t[MDSS_GDSC] = &mdss_gdsc,\n\t[CAMSS_JPEG_GDSC] = &camss_jpeg_gdsc,\n\t[CAMSS_VFE_GDSC] = &camss_vfe_gdsc,\n\t[OXILICX_GDSC] = &oxili_cx_gdsc_msm8226,\n};\n\nstatic const struct regmap_config mmcc_msm8226_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x5104,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc mmcc_msm8226_desc = {\n\t.config = &mmcc_msm8226_regmap_config,\n\t.clks = mmcc_msm8226_clocks,\n\t.num_clks = ARRAY_SIZE(mmcc_msm8226_clocks),\n\t.resets = mmcc_msm8226_resets,\n\t.num_resets = ARRAY_SIZE(mmcc_msm8226_resets),\n\t.gdscs = mmcc_msm8226_gdscs,\n\t.num_gdscs = ARRAY_SIZE(mmcc_msm8226_gdscs),\n};\n\nstatic struct clk_regmap *mmcc_msm8974_clocks[] = {\n\t[MMSS_AHB_CLK_SRC] = &mmss_ahb_clk_src.clkr,\n\t[MMSS_AXI_CLK_SRC] = &mmss_axi_clk_src.clkr,\n\t[OCMEMNOC_CLK_SRC] = &ocmemnoc_clk_src.clkr,\n\t[MMPLL0] = &mmpll0.clkr,\n\t[MMPLL0_VOTE] = &mmpll0_vote,\n\t[MMPLL1] = &mmpll1.clkr,\n\t[MMPLL1_VOTE] = &mmpll1_vote,\n\t[MMPLL2] = &mmpll2.clkr,\n\t[MMPLL3] = &mmpll3.clkr,\n\t[CSI0_CLK_SRC] = &csi0_clk_src.clkr,\n\t[CSI1_CLK_SRC] = &csi1_clk_src.clkr,\n\t[CSI2_CLK_SRC] = &csi2_clk_src.clkr,\n\t[CSI3_CLK_SRC] = &csi3_clk_src.clkr,\n\t[VFE0_CLK_SRC] = &vfe0_clk_src.clkr,\n\t[VFE1_CLK_SRC] = &vfe1_clk_src.clkr,\n\t[MDP_CLK_SRC] = &mdp_clk_src.clkr,\n\t[JPEG0_CLK_SRC] = &jpeg0_clk_src.clkr,\n\t[JPEG1_CLK_SRC] = &jpeg1_clk_src.clkr,\n\t[JPEG2_CLK_SRC] = &jpeg2_clk_src.clkr,\n\t[PCLK0_CLK_SRC] = &pclk0_clk_src.clkr,\n\t[PCLK1_CLK_SRC] = &pclk1_clk_src.clkr,\n\t[VCODEC0_CLK_SRC] = &vcodec0_clk_src.clkr,\n\t[CCI_CLK_SRC] = &cci_clk_src.clkr,\n\t[CAMSS_GP0_CLK_SRC] = &camss_gp0_clk_src.clkr,\n\t[CAMSS_GP1_CLK_SRC] = &camss_gp1_clk_src.clkr,\n\t[MCLK0_CLK_SRC] = &mclk0_clk_src.clkr,\n\t[MCLK1_CLK_SRC] = &mclk1_clk_src.clkr,\n\t[MCLK2_CLK_SRC] = &mclk2_clk_src.clkr,\n\t[MCLK3_CLK_SRC] = &mclk3_clk_src.clkr,\n\t[CSI0PHYTIMER_CLK_SRC] = &csi0phytimer_clk_src.clkr,\n\t[CSI1PHYTIMER_CLK_SRC] = &csi1phytimer_clk_src.clkr,\n\t[CSI2PHYTIMER_CLK_SRC] = &csi2phytimer_clk_src.clkr,\n\t[CPP_CLK_SRC] = &cpp_clk_src.clkr,\n\t[BYTE0_CLK_SRC] = &byte0_clk_src.clkr,\n\t[BYTE1_CLK_SRC] = &byte1_clk_src.clkr,\n\t[EDPAUX_CLK_SRC] = &edpaux_clk_src.clkr,\n\t[EDPLINK_CLK_SRC] = &edplink_clk_src.clkr,\n\t[EDPPIXEL_CLK_SRC] = &edppixel_clk_src.clkr,\n\t[ESC0_CLK_SRC] = &esc0_clk_src.clkr,\n\t[ESC1_CLK_SRC] = &esc1_clk_src.clkr,\n\t[EXTPCLK_CLK_SRC] = &extpclk_clk_src.clkr,\n\t[HDMI_CLK_SRC] = &hdmi_clk_src.clkr,\n\t[VSYNC_CLK_SRC] = &vsync_clk_src.clkr,\n\t[CAMSS_CCI_CCI_AHB_CLK] = &camss_cci_cci_ahb_clk.clkr,\n\t[CAMSS_CCI_CCI_CLK] = &camss_cci_cci_clk.clkr,\n\t[CAMSS_CSI0_AHB_CLK] = &camss_csi0_ahb_clk.clkr,\n\t[CAMSS_CSI0_CLK] = &camss_csi0_clk.clkr,\n\t[CAMSS_CSI0PHY_CLK] = &camss_csi0phy_clk.clkr,\n\t[CAMSS_CSI0PIX_CLK] = &camss_csi0pix_clk.clkr,\n\t[CAMSS_CSI0RDI_CLK] = &camss_csi0rdi_clk.clkr,\n\t[CAMSS_CSI1_AHB_CLK] = &camss_csi1_ahb_clk.clkr,\n\t[CAMSS_CSI1_CLK] = &camss_csi1_clk.clkr,\n\t[CAMSS_CSI1PHY_CLK] = &camss_csi1phy_clk.clkr,\n\t[CAMSS_CSI1PIX_CLK] = &camss_csi1pix_clk.clkr,\n\t[CAMSS_CSI1RDI_CLK] = &camss_csi1rdi_clk.clkr,\n\t[CAMSS_CSI2_AHB_CLK] = &camss_csi2_ahb_clk.clkr,\n\t[CAMSS_CSI2_CLK] = &camss_csi2_clk.clkr,\n\t[CAMSS_CSI2PHY_CLK] = &camss_csi2phy_clk.clkr,\n\t[CAMSS_CSI2PIX_CLK] = &camss_csi2pix_clk.clkr,\n\t[CAMSS_CSI2RDI_CLK] = &camss_csi2rdi_clk.clkr,\n\t[CAMSS_CSI3_AHB_CLK] = &camss_csi3_ahb_clk.clkr,\n\t[CAMSS_CSI3_CLK] = &camss_csi3_clk.clkr,\n\t[CAMSS_CSI3PHY_CLK] = &camss_csi3phy_clk.clkr,\n\t[CAMSS_CSI3PIX_CLK] = &camss_csi3pix_clk.clkr,\n\t[CAMSS_CSI3RDI_CLK] = &camss_csi3rdi_clk.clkr,\n\t[CAMSS_CSI_VFE0_CLK] = &camss_csi_vfe0_clk.clkr,\n\t[CAMSS_CSI_VFE1_CLK] = &camss_csi_vfe1_clk.clkr,\n\t[CAMSS_GP0_CLK] = &camss_gp0_clk.clkr,\n\t[CAMSS_GP1_CLK] = &camss_gp1_clk.clkr,\n\t[CAMSS_ISPIF_AHB_CLK] = &camss_ispif_ahb_clk.clkr,\n\t[CAMSS_JPEG_JPEG0_CLK] = &camss_jpeg_jpeg0_clk.clkr,\n\t[CAMSS_JPEG_JPEG1_CLK] = &camss_jpeg_jpeg1_clk.clkr,\n\t[CAMSS_JPEG_JPEG2_CLK] = &camss_jpeg_jpeg2_clk.clkr,\n\t[CAMSS_JPEG_JPEG_AHB_CLK] = &camss_jpeg_jpeg_ahb_clk.clkr,\n\t[CAMSS_JPEG_JPEG_AXI_CLK] = &camss_jpeg_jpeg_axi_clk.clkr,\n\t[CAMSS_JPEG_JPEG_OCMEMNOC_CLK] = &camss_jpeg_jpeg_ocmemnoc_clk.clkr,\n\t[CAMSS_MCLK0_CLK] = &camss_mclk0_clk.clkr,\n\t[CAMSS_MCLK1_CLK] = &camss_mclk1_clk.clkr,\n\t[CAMSS_MCLK2_CLK] = &camss_mclk2_clk.clkr,\n\t[CAMSS_MCLK3_CLK] = &camss_mclk3_clk.clkr,\n\t[CAMSS_MICRO_AHB_CLK] = &camss_micro_ahb_clk.clkr,\n\t[CAMSS_PHY0_CSI0PHYTIMER_CLK] = &camss_phy0_csi0phytimer_clk.clkr,\n\t[CAMSS_PHY1_CSI1PHYTIMER_CLK] = &camss_phy1_csi1phytimer_clk.clkr,\n\t[CAMSS_PHY2_CSI2PHYTIMER_CLK] = &camss_phy2_csi2phytimer_clk.clkr,\n\t[CAMSS_TOP_AHB_CLK] = &camss_top_ahb_clk.clkr,\n\t[CAMSS_VFE_CPP_AHB_CLK] = &camss_vfe_cpp_ahb_clk.clkr,\n\t[CAMSS_VFE_CPP_CLK] = &camss_vfe_cpp_clk.clkr,\n\t[CAMSS_VFE_VFE0_CLK] = &camss_vfe_vfe0_clk.clkr,\n\t[CAMSS_VFE_VFE1_CLK] = &camss_vfe_vfe1_clk.clkr,\n\t[CAMSS_VFE_VFE_AHB_CLK] = &camss_vfe_vfe_ahb_clk.clkr,\n\t[CAMSS_VFE_VFE_AXI_CLK] = &camss_vfe_vfe_axi_clk.clkr,\n\t[CAMSS_VFE_VFE_OCMEMNOC_CLK] = &camss_vfe_vfe_ocmemnoc_clk.clkr,\n\t[MDSS_AHB_CLK] = &mdss_ahb_clk.clkr,\n\t[MDSS_AXI_CLK] = &mdss_axi_clk.clkr,\n\t[MDSS_BYTE0_CLK] = &mdss_byte0_clk.clkr,\n\t[MDSS_BYTE1_CLK] = &mdss_byte1_clk.clkr,\n\t[MDSS_EDPAUX_CLK] = &mdss_edpaux_clk.clkr,\n\t[MDSS_EDPLINK_CLK] = &mdss_edplink_clk.clkr,\n\t[MDSS_EDPPIXEL_CLK] = &mdss_edppixel_clk.clkr,\n\t[MDSS_ESC0_CLK] = &mdss_esc0_clk.clkr,\n\t[MDSS_ESC1_CLK] = &mdss_esc1_clk.clkr,\n\t[MDSS_EXTPCLK_CLK] = &mdss_extpclk_clk.clkr,\n\t[MDSS_HDMI_AHB_CLK] = &mdss_hdmi_ahb_clk.clkr,\n\t[MDSS_HDMI_CLK] = &mdss_hdmi_clk.clkr,\n\t[MDSS_MDP_CLK] = &mdss_mdp_clk.clkr,\n\t[MDSS_MDP_LUT_CLK] = &mdss_mdp_lut_clk.clkr,\n\t[MDSS_PCLK0_CLK] = &mdss_pclk0_clk.clkr,\n\t[MDSS_PCLK1_CLK] = &mdss_pclk1_clk.clkr,\n\t[MDSS_VSYNC_CLK] = &mdss_vsync_clk.clkr,\n\t[MMSS_MISC_AHB_CLK] = &mmss_misc_ahb_clk.clkr,\n\t[MMSS_MMSSNOC_AHB_CLK] = &mmss_mmssnoc_ahb_clk.clkr,\n\t[MMSS_MMSSNOC_BTO_AHB_CLK] = &mmss_mmssnoc_bto_ahb_clk.clkr,\n\t[MMSS_MMSSNOC_AXI_CLK] = &mmss_mmssnoc_axi_clk.clkr,\n\t[MMSS_S0_AXI_CLK] = &mmss_s0_axi_clk.clkr,\n\t[OCMEMCX_AHB_CLK] = &ocmemcx_ahb_clk.clkr,\n\t[OCMEMCX_OCMEMNOC_CLK] = &ocmemcx_ocmemnoc_clk.clkr,\n\t[OCMEMNOC_CLK] = &ocmemnoc_clk.clkr,\n\t[OXILI_GFX3D_CLK] = &oxili_gfx3d_clk.clkr,\n\t[OXILICX_AHB_CLK] = &oxilicx_ahb_clk.clkr,\n\t[OXILICX_AXI_CLK] = &oxilicx_axi_clk.clkr,\n\t[VENUS0_AHB_CLK] = &venus0_ahb_clk.clkr,\n\t[VENUS0_AXI_CLK] = &venus0_axi_clk.clkr,\n\t[VENUS0_OCMEMNOC_CLK] = &venus0_ocmemnoc_clk.clkr,\n\t[VENUS0_VCODEC0_CLK] = &venus0_vcodec0_clk.clkr,\n};\n\nstatic const struct qcom_reset_map mmcc_msm8974_resets[] = {\n\t[SPDM_RESET] = { 0x0200 },\n\t[SPDM_RM_RESET] = { 0x0300 },\n\t[VENUS0_RESET] = { 0x1020 },\n\t[MDSS_RESET] = { 0x2300 },\n\t[CAMSS_PHY0_RESET] = { 0x3020 },\n\t[CAMSS_PHY1_RESET] = { 0x3050 },\n\t[CAMSS_PHY2_RESET] = { 0x3080 },\n\t[CAMSS_CSI0_RESET] = { 0x30b0 },\n\t[CAMSS_CSI0PHY_RESET] = { 0x30c0 },\n\t[CAMSS_CSI0RDI_RESET] = { 0x30d0 },\n\t[CAMSS_CSI0PIX_RESET] = { 0x30e0 },\n\t[CAMSS_CSI1_RESET] = { 0x3120 },\n\t[CAMSS_CSI1PHY_RESET] = { 0x3130 },\n\t[CAMSS_CSI1RDI_RESET] = { 0x3140 },\n\t[CAMSS_CSI1PIX_RESET] = { 0x3150 },\n\t[CAMSS_CSI2_RESET] = { 0x3180 },\n\t[CAMSS_CSI2PHY_RESET] = { 0x3190 },\n\t[CAMSS_CSI2RDI_RESET] = { 0x31a0 },\n\t[CAMSS_CSI2PIX_RESET] = { 0x31b0 },\n\t[CAMSS_CSI3_RESET] = { 0x31e0 },\n\t[CAMSS_CSI3PHY_RESET] = { 0x31f0 },\n\t[CAMSS_CSI3RDI_RESET] = { 0x3200 },\n\t[CAMSS_CSI3PIX_RESET] = { 0x3210 },\n\t[CAMSS_ISPIF_RESET] = { 0x3220 },\n\t[CAMSS_CCI_RESET] = { 0x3340 },\n\t[CAMSS_MCLK0_RESET] = { 0x3380 },\n\t[CAMSS_MCLK1_RESET] = { 0x33b0 },\n\t[CAMSS_MCLK2_RESET] = { 0x33e0 },\n\t[CAMSS_MCLK3_RESET] = { 0x3410 },\n\t[CAMSS_GP0_RESET] = { 0x3440 },\n\t[CAMSS_GP1_RESET] = { 0x3470 },\n\t[CAMSS_TOP_RESET] = { 0x3480 },\n\t[CAMSS_MICRO_RESET] = { 0x3490 },\n\t[CAMSS_JPEG_RESET] = { 0x35a0 },\n\t[CAMSS_VFE_RESET] = { 0x36a0 },\n\t[CAMSS_CSI_VFE0_RESET] = { 0x3700 },\n\t[CAMSS_CSI_VFE1_RESET] = { 0x3710 },\n\t[OXILI_RESET] = { 0x4020 },\n\t[OXILICX_RESET] = { 0x4030 },\n\t[OCMEMCX_RESET] = { 0x4050 },\n\t[MMSS_RBCRP_RESET] = { 0x4080 },\n\t[MMSSNOCAHB_RESET] = { 0x5020 },\n\t[MMSSNOCAXI_RESET] = { 0x5060 },\n\t[OCMEMNOC_RESET] = { 0x50b0 },\n};\n\nstatic struct gdsc *mmcc_msm8974_gdscs[] = {\n\t[VENUS0_GDSC] = &venus0_gdsc,\n\t[MDSS_GDSC] = &mdss_gdsc,\n\t[CAMSS_JPEG_GDSC] = &camss_jpeg_gdsc,\n\t[CAMSS_VFE_GDSC] = &camss_vfe_gdsc,\n\t[OXILI_GDSC] = &oxili_gdsc,\n\t[OXILICX_GDSC] = &oxilicx_gdsc,\n};\n\nstatic const struct regmap_config mmcc_msm8974_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x5104,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc mmcc_msm8974_desc = {\n\t.config = &mmcc_msm8974_regmap_config,\n\t.clks = mmcc_msm8974_clocks,\n\t.num_clks = ARRAY_SIZE(mmcc_msm8974_clocks),\n\t.resets = mmcc_msm8974_resets,\n\t.num_resets = ARRAY_SIZE(mmcc_msm8974_resets),\n\t.gdscs = mmcc_msm8974_gdscs,\n\t.num_gdscs = ARRAY_SIZE(mmcc_msm8974_gdscs),\n};\n\nstatic const struct of_device_id mmcc_msm8974_match_table[] = {\n\t{ .compatible = \"qcom,mmcc-msm8226\", .data = &mmcc_msm8226_desc },\n\t{ .compatible = \"qcom,mmcc-msm8974\", .data = &mmcc_msm8974_desc },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, mmcc_msm8974_match_table);\n\nstatic void msm8226_clock_override(void)\n{\n\tmmss_axi_clk_src.freq_tbl = ftbl_mmss_axi_clk_msm8226;\n\tvfe0_clk_src.freq_tbl = ftbl_camss_vfe_vfe0_clk_msm8226;\n\tmdp_clk_src.freq_tbl = ftbl_mdss_mdp_clk_msm8226;\n\tvcodec0_clk_src.freq_tbl = ftbl_venus0_vcodec0_clk_msm8226;\n\tmclk0_clk_src.freq_tbl = ftbl_camss_mclk0_3_clk_msm8226;\n\tmclk1_clk_src.freq_tbl = ftbl_camss_mclk0_3_clk_msm8226;\n\tcpp_clk_src.freq_tbl = ftbl_camss_vfe_cpp_clk_msm8226;\n}\n\nstatic int mmcc_msm8974_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tconst struct qcom_cc_desc *desc;\n\n\tdesc = of_device_get_match_data(&pdev->dev);\n\tif (!desc)\n\t\treturn -EINVAL;\n\n\tregmap = qcom_cc_map(pdev, desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tif (desc == &mmcc_msm8974_desc) {\n\t\tclk_pll_configure_sr_hpm_lp(&mmpll1, regmap, &mmpll1_config, true);\n\t\tclk_pll_configure_sr_hpm_lp(&mmpll3, regmap, &mmpll3_config, false);\n\t} else {\n\t\tmsm8226_clock_override();\n\t}\n\n\treturn qcom_cc_really_probe(pdev, desc, regmap);\n}\n\nstatic struct platform_driver mmcc_msm8974_driver = {\n\t.probe\t\t= mmcc_msm8974_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"mmcc-msm8974\",\n\t\t.of_match_table = mmcc_msm8974_match_table,\n\t},\n};\nmodule_platform_driver(mmcc_msm8974_driver);\n\nMODULE_DESCRIPTION(\"QCOM MMCC MSM8974 Driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_ALIAS(\"platform:mmcc-msm8974\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}