{"version":3,"file":"78_interface_with_clock_reset.sv.map","sources":["../veryl/78_interface_with_clock_reset.veryl"],"names":["","interface","Interface78",";","logic","clk","rst_n","modport","slave","(","input",",","rst",")","endinterface","module","Module78","veryl_testcase_Interface78.slave","intf","x","always_ff",".","begin","if","=","0","end","else","1","endmodule"],"mappings":"AAAAA,AAAAC,yBAAUC,WAAYC;IACTC,MAALC,KAAUF;IACLC,MAALE,KAAUH;;IAEdI,QAAQC,MAAMC;QACLC,MAALL,GAAUM;QACLD,MAALE,GAAUZ;IACda;AACJC;;AAEAC,sBAAOC,SAASP;IACEQ,iCAAdC,IAAgClB;AACpCa,CAAEV;IACSC,MAAHe,CAAQhB;;IAEZiB,YAAUX,SAACS,IAAIG,CAAChB,GAAGM,UAAEO,IAAIG,CAACT,GAAGC,EAAES;QAC3BC,iBAASD;YACLH,GAAEK,EAAEC,CAACtB;QACTuB,IAAEC,KAAKL;YACHH,GAAEK,EAAFL,KAAKS,EAACzB;QACVuB;IACJA;AACJG"}