Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sat Feb 26 17:55:47 2022
| Host         : PC running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -file hardware_wrapper_utilization_placed.rpt -pb hardware_wrapper_utilization_placed.pb
| Design       : hardware_wrapper
| Device       : xck26sfvc784-2LV
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 25318 |     0 |          0 |    117120 | 21.62 |
|   LUT as Logic             | 23062 |     0 |          0 |    117120 | 19.69 |
|   LUT as Memory            |  2256 |     0 |          0 |     57600 |  3.92 |
|     LUT as Distributed RAM |  1420 |     0 |            |           |       |
|     LUT as Shift Register  |   836 |     0 |            |           |       |
| CLB Registers              | 40768 |     0 |          0 |    234240 | 17.40 |
|   Register as Flip Flop    | 40768 |     0 |          0 |    234240 | 17.40 |
|   Register as Latch        |     0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |   695 |     0 |          0 |     14640 |  4.75 |
| F7 Muxes                   |   298 |     0 |          0 |     58560 |  0.51 |
| F8 Muxes                   |    11 |     0 |          0 |     29280 |  0.04 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 2     |          Yes |           - |          Set |
| 161   |          Yes |           - |        Reset |
| 456   |          Yes |         Set |            - |
| 40149 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  6199 |     0 |          0 |     14640 | 42.34 |
|   CLBL                                     |  2977 |     0 |            |           |       |
|   CLBM                                     |  3222 |     0 |            |           |       |
| LUT as Logic                               | 23062 |     0 |          0 |    117120 | 19.69 |
|   using O5 output only                     |   325 |       |            |           |       |
|   using O6 output only                     | 15850 |       |            |           |       |
|   using O5 and O6                          |  6887 |       |            |           |       |
| LUT as Memory                              |  2256 |     0 |          0 |     57600 |  3.92 |
|   LUT as Distributed RAM                   |  1420 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   608 |       |            |           |       |
|     using O5 and O6                        |   812 |       |            |           |       |
|   LUT as Shift Register                    |   836 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   248 |       |            |           |       |
|     using O5 and O6                        |   588 |       |            |           |       |
| CLB Registers                              | 40768 |     0 |          0 |    234240 | 17.40 |
|   Register driven from within the CLB      | 19483 |       |            |           |       |
|   Register driven from outside the CLB     | 21285 |       |            |           |       |
|     LUT in front of the register is unused | 17269 |       |            |           |       |
|     LUT in front of the register is used   |  4016 |       |            |           |       |
| Unique Control Sets                        |  1294 |       |          0 |     29280 |  4.42 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 91.5 |     0 |          0 |       144 | 63.54 |
|   RAMB36/FIFO*    |   81 |     0 |          0 |       144 | 56.25 |
|     RAMB36E2 only |   81 |       |            |           |       |
|   RAMB18          |   21 |     0 |          0 |       288 |  7.29 |
|     RAMB18E2 only |   21 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  158 |     0 |          0 |      1248 | 12.66 |
|   DSP48E2 only |  158 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    6 |     6 |          0 |       186 |  3.23 |
| HPIOB_M          |    0 |     0 |          0 |        58 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        58 |  0.00 |
| HDIOB_M          |    3 |     3 |          0 |        35 |  8.57 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    3 |     3 |          0 |        35 |  8.57 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |          0 |       352 |  1.14 |
|   BUFGCE             |    3 |     0 |          0 |       112 |  2.68 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    1 |     1 |          0 |         1 | 100.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 40149 |            Register |
| LUT6       |  9944 |                 CLB |
| LUT3       |  8092 |                 CLB |
| LUT4       |  4143 |                 CLB |
| LUT2       |  4004 |                 CLB |
| LUT5       |  3077 |                 CLB |
| RAMD32     |  1416 |                 CLB |
| SRL16E     |  1319 |                 CLB |
| CARRY8     |   695 |                 CLB |
| LUT1       |   689 |                 CLB |
| RAMD64E    |   604 |                 CLB |
| FDSE       |   456 |            Register |
| MUXF7      |   298 |                 CLB |
| RAMS32     |   212 |                 CLB |
| FDCE       |   161 |            Register |
| DSP48E2    |   158 |          Arithmetic |
| SRLC32E    |   105 |                 CLB |
| RAMB36E2   |    81 |            BLOCKRAM |
| RAMB18E2   |    21 |            BLOCKRAM |
| MUXF8      |    11 |                 CLB |
| OBUF       |     4 |                 I/O |
| BUFGCE     |     3 |               Clock |
| INBUF      |     2 |                 I/O |
| IBUFCTRL   |     2 |              Others |
| FDPE       |     2 |            Register |
| SYSMONE4   |     1 |            Advanced |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| BUFG_PS    |     1 |               Clock |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| hardware_zynq_ultra_ps_e_0_0       |    1 |
| hardware_xbar_0                    |    1 |
| hardware_temp2pwm_0_0              |    1 |
| hardware_system_management_wiz_0_0 |    1 |
| hardware_stepper_0_0               |    1 |
| hardware_pwm_0_0                   |    1 |
| hardware_proc_sys_reset_1_0        |    1 |
| hardware_proc_sys_reset_0_0        |    1 |
| hardware_dpuczdx8g_0_0             |    1 |
| hardware_divider_0_1               |    1 |
| hardware_divider_0_0               |    1 |
| hardware_clk_wiz_0_0               |    1 |
| hardware_axi_intc_0_0              |    1 |
| hardware_axi_gpio_0_0              |    1 |
| hardware_auto_us_0                 |    1 |
| hardware_auto_pc_2                 |    1 |
| hardware_auto_pc_1                 |    1 |
| hardware_auto_pc_0                 |    1 |
| hardware_auto_cc_0                 |    1 |
+------------------------------------+------+


