// Seed: 744281704
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_22;
  integer id_23 (
      .id_0 (id_18),
      .id_1 (id_13),
      .id_2 ((1'b0 == id_24)),
      .id_3 (1),
      .id_4 (1),
      .id_5 (id_1),
      .id_6 (id_11),
      .id_7 (1),
      .id_8 (1),
      .id_9 (id_20),
      .id_10(1)
  );
  initial begin
    if (1) begin
      assign id_12 = 1;
    end
  end
  assign id_19 = id_19 + id_14;
  assign id_13 = 1 ? 1 : id_22;
  module_0(
      id_2, id_6, id_2, id_22, id_2, id_20, id_14, id_2, id_2, id_20, id_15
  );
  wire id_25;
  wor  id_26;
  assign id_12[1] = id_23;
  assign id_26 = 1;
  generate
    wire id_27;
  endgenerate
endmodule
