
Partition: AsyncMux_width64
Port: input0[63]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.174
Total delay(totDel): 0.000 + 0.174 = 0.174
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.174 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[63] /CLK 
Endpoint:   regText/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[63]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.127
= Slack Time                    0.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[63] ^ |        |       |   0.025 |    0.626 | 
     | mux_64/U120          | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |    0.659 | 
     | mux_64/U119          | A v -> Y ^      | INVX1  | 0.019 |   0.076 |    0.678 | 
     | regText/U250         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.108 |    0.710 | 
     | regText/U249         | A v -> Y ^      | INVX1  | 0.018 |   0.127 |    0.728 | 
     | regText/\reg_reg[63] | D ^             | DFFSR  | 0.000 |   0.127 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[63]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.188
Total delay(totDel): 0.000 + 0.188 = 0.188
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.188 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[63] /CLK 
Endpoint:   regText/\reg_reg[63] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[63]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.183
= Slack Time                    0.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[63] v |        |       |   0.016 |    0.612 | 
     | mux_64/U120          | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |    0.669 | 
     | mux_64/U119          | A ^ -> Y v      | INVX1  | 0.030 |   0.103 |    0.699 | 
     | regText/U250         | A v -> Y ^      | MUX2X1 | 0.050 |   0.153 |    0.749 | 
     | regText/U249         | A ^ -> Y v      | INVX1  | 0.030 |   0.183 |    0.779 | 
     | regText/\reg_reg[63] | D v             | DFFSR  | 0.000 |   0.183 |    0.779 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[62]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[62]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.146
= Slack Time                    0.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[62] ^ |        |       |   0.025 |    0.607 | 
     | mux_64/U118          | B ^ -> Y v      | MUX2X1 | 0.035 |   0.059 |    0.642 | 
     | mux_64/U117          | A v -> Y ^      | INVX1  | 0.036 |   0.096 |    0.678 | 
     | regText/U248         | A ^ -> Y v      | MUX2X1 | 0.030 |   0.126 |    0.708 | 
     | regText/U247         | A v -> Y ^      | INVX1  | 0.020 |   0.146 |    0.728 | 
     | regText/\reg_reg[62] | D ^             | DFFSR  | 0.000 |   0.146 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[62]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.000 + 0.190 = 0.190
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.190 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[62]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.184
= Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[62] v |        |       |   0.016 |    0.610 | 
     | mux_64/U118          | B v -> Y ^      | MUX2X1 | 0.061 |   0.076 |    0.671 | 
     | mux_64/U117          | A ^ -> Y v      | INVX1  | 0.030 |   0.107 |    0.701 | 
     | regText/U248         | A v -> Y ^      | MUX2X1 | 0.046 |   0.153 |    0.748 | 
     | regText/U247         | A ^ -> Y v      | INVX1  | 0.030 |   0.183 |    0.778 | 
     | regText/\reg_reg[62] | D v             | DFFSR  | 0.000 |   0.184 |    0.778 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[61]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.188
Total delay(totDel): 0.000 + 0.188 = 0.188
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.188 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[61] /CLK 
Endpoint:   regText/\reg_reg[61] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[61]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.141
= Slack Time                    0.587
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[61] ^ |        |       |   0.025 |    0.612 | 
     | mux_64/U116          | B ^ -> Y v      | MUX2X1 | 0.033 |   0.057 |    0.644 | 
     | mux_64/U115          | A v -> Y ^      | INVX1  | 0.033 |   0.091 |    0.678 | 
     | regText/U246         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.123 |    0.710 | 
     | regText/U245         | A v -> Y ^      | INVX1  | 0.018 |   0.141 |    0.728 | 
     | regText/\reg_reg[61] | D ^             | DFFSR  | 0.000 |   0.141 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[61]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.196
Total delay(totDel): 0.000 + 0.196 = 0.196
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.196 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[61] /CLK 
Endpoint:   regText/\reg_reg[61] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[61]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.191
= Slack Time                    0.588
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[61] v |        |       |   0.016 |    0.604 | 
     | mux_64/U116          | B v -> Y ^      | MUX2X1 | 0.057 |   0.072 |    0.661 | 
     | mux_64/U115          | A ^ -> Y v      | INVX1  | 0.039 |   0.111 |    0.700 | 
     | regText/U246         | A v -> Y ^      | MUX2X1 | 0.050 |   0.161 |    0.749 | 
     | regText/U245         | A ^ -> Y v      | INVX1  | 0.030 |   0.191 |    0.779 | 
     | regText/\reg_reg[61] | D v             | DFFSR  | 0.000 |   0.191 |    0.779 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[60]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.000 + 0.192 = 0.192
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.192 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[60] /CLK 
Endpoint:   regText/\reg_reg[60] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[60]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.145
= Slack Time                    0.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[60] ^ |        |       |   0.025 |    0.608 | 
     | mux_64/U114          | B ^ -> Y v      | MUX2X1 | 0.035 |   0.060 |    0.643 | 
     | mux_64/U113          | A v -> Y ^      | INVX1  | 0.021 |   0.080 |    0.663 | 
     | regText/U244         | A ^ -> Y v      | MUX2X1 | 0.034 |   0.114 |    0.697 | 
     | regText/U243         | A v -> Y ^      | INVX1  | 0.030 |   0.144 |    0.727 | 
     | regText/\reg_reg[60] | D ^             | DFFSR  | 0.001 |   0.145 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[60]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.210
Total delay(totDel): 0.000 + 0.210 = 0.210
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.210 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[60] /CLK 
Endpoint:   regText/\reg_reg[60] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[60]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.200
= Slack Time                    0.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[60] v |        |       |   0.016 |    0.590 | 
     | mux_64/U114          | B v -> Y ^      | MUX2X1 | 0.061 |   0.077 |    0.651 | 
     | mux_64/U113          | A ^ -> Y v      | INVX1  | 0.032 |   0.109 |    0.683 | 
     | regText/U244         | A v -> Y ^      | MUX2X1 | 0.053 |   0.162 |    0.736 | 
     | regText/U243         | A ^ -> Y v      | INVX1  | 0.038 |   0.199 |    0.773 | 
     | regText/\reg_reg[60] | D v             | DFFSR  | 0.001 |   0.200 |    0.774 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[59]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.202
Total delay(totDel): 0.000 + 0.202 = 0.202
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.202 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[59] /CLK 
Endpoint:   regText/\reg_reg[59] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[59]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.155
= Slack Time                    0.573
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[59] ^ |        |       |   0.025 |    0.598 | 
     | mux_64/U110          | B ^ -> Y v      | MUX2X1 | 0.034 |   0.059 |    0.632 | 
     | mux_64/U109          | A v -> Y ^      | INVX1  | 0.039 |   0.098 |    0.671 | 
     | regText/U240         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.130 |    0.703 | 
     | regText/U239         | A v -> Y ^      | INVX1  | 0.025 |   0.155 |    0.728 | 
     | regText/\reg_reg[59] | D ^             | DFFSR  | 0.000 |   0.155 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[59]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.210
Total delay(totDel): 0.000 + 0.210 = 0.210
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.210 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[59] /CLK 
Endpoint:   regText/\reg_reg[59] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[59]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.202
= Slack Time                    0.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[59] v |        |       |   0.016 |    0.590 | 
     | mux_64/U110          | B v -> Y ^      | MUX2X1 | 0.060 |   0.076 |    0.650 | 
     | mux_64/U109          | A ^ -> Y v      | INVX1  | 0.043 |   0.119 |    0.693 | 
     | regText/U240         | A v -> Y ^      | MUX2X1 | 0.049 |   0.168 |    0.742 | 
     | regText/U239         | A ^ -> Y v      | INVX1  | 0.034 |   0.202 |    0.776 | 
     | regText/\reg_reg[59] | D v             | DFFSR  | 0.000 |   0.202 |    0.776 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[58]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.179
Total delay(totDel): 0.000 + 0.179 = 0.179
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.179 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[58] /CLK 
Endpoint:   regText/\reg_reg[58] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[58]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.132
= Slack Time                    0.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[58] ^ |        |       |   0.025 |    0.621 | 
     | mux_64/U108          | B ^ -> Y v      | MUX2X1 | 0.032 |   0.056 |    0.652 | 
     | mux_64/U107          | A v -> Y ^      | INVX1  | 0.027 |   0.084 |    0.680 | 
     | regText/U238         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.116 |    0.712 | 
     | regText/U237         | A v -> Y ^      | INVX1  | 0.016 |   0.132 |    0.728 | 
     | regText/\reg_reg[58] | D ^             | DFFSR  | 0.000 |   0.132 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[58]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.000 + 0.185 = 0.185
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.185 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[58] /CLK 
Endpoint:   regText/\reg_reg[58] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[58]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.018
+ Phase Shift                   0.800
= Required Time                 0.782
- Arrival Time                  0.183
= Slack Time                    0.600
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[58] v |        |       |   0.016 |    0.615 | 
     | mux_64/U108          | B v -> Y ^      | MUX2X1 | 0.055 |   0.071 |    0.670 | 
     | mux_64/U107          | A ^ -> Y v      | INVX1  | 0.035 |   0.106 |    0.705 | 
     | regText/U238         | A v -> Y ^      | MUX2X1 | 0.049 |   0.155 |    0.754 | 
     | regText/U237         | A ^ -> Y v      | INVX1  | 0.028 |   0.183 |    0.782 | 
     | regText/\reg_reg[58] | D v             | DFFSR  | 0.000 |   0.183 |    0.782 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[57]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.174
Total delay(totDel): 0.000 + 0.174 = 0.174
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.174 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[57] /CLK 
Endpoint:   regText/\reg_reg[57] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[57]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.127
= Slack Time                    0.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[57] ^ |        |       |   0.025 |    0.626 | 
     | mux_64/U106          | B ^ -> Y v      | MUX2X1 | 0.035 |   0.059 |    0.660 | 
     | mux_64/U105          | A v -> Y ^      | INVX1  | 0.020 |   0.079 |    0.680 | 
     | regText/U236         | A ^ -> Y v      | MUX2X1 | 0.030 |   0.109 |    0.710 | 
     | regText/U235         | A v -> Y ^      | INVX1  | 0.018 |   0.127 |    0.728 | 
     | regText/\reg_reg[57] | D ^             | DFFSR  | 0.000 |   0.127 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[57]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.000 + 0.187 = 0.187
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.187 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[57] /CLK 
Endpoint:   regText/\reg_reg[57] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[57]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.182
= Slack Time                    0.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[57] v |        |       |   0.016 |    0.613 | 
     | mux_64/U106          | B v -> Y ^      | MUX2X1 | 0.060 |   0.076 |    0.674 | 
     | mux_64/U105          | A ^ -> Y v      | INVX1  | 0.030 |   0.107 |    0.704 | 
     | regText/U236         | A v -> Y ^      | MUX2X1 | 0.046 |   0.153 |    0.750 | 
     | regText/U235         | A ^ -> Y v      | INVX1  | 0.029 |   0.182 |    0.779 | 
     | regText/\reg_reg[57] | D v             | DFFSR  | 0.000 |   0.182 |    0.779 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[56]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.179
Total delay(totDel): 0.000 + 0.179 = 0.179
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.179 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[56] /CLK 
Endpoint:   regText/\reg_reg[56] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[56]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.132
= Slack Time                    0.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[56] ^ |        |       |   0.025 |    0.621 | 
     | mux_64/U104          | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |    0.654 | 
     | mux_64/U103          | A v -> Y ^      | INVX1  | 0.022 |   0.080 |    0.676 | 
     | regText/U234         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.112 |    0.708 | 
     | regText/U233         | A v -> Y ^      | INVX1  | 0.020 |   0.132 |    0.728 | 
     | regText/\reg_reg[56] | D ^             | DFFSR  | 0.000 |   0.132 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[56]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.000 + 0.192 = 0.192
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.192 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[56] /CLK 
Endpoint:   regText/\reg_reg[56] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[56]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.186
= Slack Time                    0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[56] v |        |       |   0.016 |    0.608 | 
     | mux_64/U104          | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |    0.665 | 
     | mux_64/U103          | A ^ -> Y v      | INVX1  | 0.032 |   0.105 |    0.697 | 
     | regText/U234         | A v -> Y ^      | MUX2X1 | 0.050 |   0.155 |    0.747 | 
     | regText/U233         | A ^ -> Y v      | INVX1  | 0.031 |   0.186 |    0.778 | 
     | regText/\reg_reg[56] | D v             | DFFSR  | 0.000 |   0.186 |    0.778 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[55]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.181
Total delay(totDel): 0.000 + 0.181 = 0.181
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.181 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[55] /CLK 
Endpoint:   regText/\reg_reg[55] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[55]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.134
= Slack Time                    0.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[55] ^ |        |       |   0.025 |    0.619 | 
     | mux_64/U102          | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |    0.652 | 
     | mux_64/U101          | A v -> Y ^      | INVX1  | 0.022 |   0.080 |    0.674 | 
     | regText/U232         | A ^ -> Y v      | MUX2X1 | 0.034 |   0.114 |    0.708 | 
     | regText/U231         | A v -> Y ^      | INVX1  | 0.020 |   0.134 |    0.728 | 
     | regText/\reg_reg[55] | D ^             | DFFSR  | 0.000 |   0.134 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[55]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.196
Total delay(totDel): 0.000 + 0.196 = 0.196
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.196 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[55] /CLK 
Endpoint:   regText/\reg_reg[55] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[55]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.190
= Slack Time                    0.588
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[55] v |        |       |   0.016 |    0.604 | 
     | mux_64/U102          | B v -> Y ^      | MUX2X1 | 0.058 |   0.074 |    0.662 | 
     | mux_64/U101          | A ^ -> Y v      | INVX1  | 0.031 |   0.104 |    0.693 | 
     | regText/U232         | A v -> Y ^      | MUX2X1 | 0.054 |   0.159 |    0.747 | 
     | regText/U231         | A ^ -> Y v      | INVX1  | 0.031 |   0.190 |    0.778 | 
     | regText/\reg_reg[55] | D v             | DFFSR  | 0.000 |   0.190 |    0.778 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[54]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.000 + 0.183 = 0.183
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.183 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[54] /CLK 
Endpoint:   regText/\reg_reg[54] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[54]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.136
= Slack Time                    0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[54] ^ |        |       |   0.025 |    0.617 | 
     | mux_64/U100          | B ^ -> Y v      | MUX2X1 | 0.034 |   0.059 |    0.651 | 
     | mux_64/U99           | A v -> Y ^      | INVX1  | 0.020 |   0.079 |    0.671 | 
     | regText/U230         | A ^ -> Y v      | MUX2X1 | 0.031 |   0.110 |    0.702 | 
     | regText/U229         | A v -> Y ^      | INVX1  | 0.026 |   0.136 |    0.728 | 
     | regText/\reg_reg[54] | D ^             | DFFSR  | 0.000 |   0.136 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[54]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.198
Total delay(totDel): 0.000 + 0.198 = 0.198
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.198 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[54] /CLK 
Endpoint:   regText/\reg_reg[54] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[54]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.189
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[54] v |        |       |   0.016 |    0.602 | 
     | mux_64/U100          | B v -> Y ^      | MUX2X1 | 0.060 |   0.075 |    0.662 | 
     | mux_64/U99           | A ^ -> Y v      | INVX1  | 0.031 |   0.106 |    0.693 | 
     | regText/U230         | A v -> Y ^      | MUX2X1 | 0.048 |   0.155 |    0.741 | 
     | regText/U229         | A ^ -> Y v      | INVX1  | 0.034 |   0.189 |    0.775 | 
     | regText/\reg_reg[54] | D v             | DFFSR  | 0.000 |   0.189 |    0.776 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[53]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.182
Total delay(totDel): 0.000 + 0.182 = 0.182
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.182 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[53] /CLK 
Endpoint:   regText/\reg_reg[53] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[53]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.135
= Slack Time                    0.593
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[53] ^ |        |       |   0.025 |    0.618 | 
     | mux_64/U98           | B ^ -> Y v      | MUX2X1 | 0.034 |   0.058 |    0.651 | 
     | mux_64/U97           | A v -> Y ^      | INVX1  | 0.024 |   0.082 |    0.675 | 
     | regText/U228         | A ^ -> Y v      | MUX2X1 | 0.031 |   0.113 |    0.706 | 
     | regText/U227         | A v -> Y ^      | INVX1  | 0.022 |   0.135 |    0.728 | 
     | regText/\reg_reg[53] | D ^             | DFFSR  | 0.000 |   0.135 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[53]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[53] /CLK 
Endpoint:   regText/\reg_reg[53] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[53]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.187
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[53] v |        |       |   0.016 |    0.607 | 
     | mux_64/U98           | B v -> Y ^      | MUX2X1 | 0.058 |   0.074 |    0.665 | 
     | mux_64/U97           | A ^ -> Y v      | INVX1  | 0.033 |   0.108 |    0.698 | 
     | regText/U228         | A v -> Y ^      | MUX2X1 | 0.047 |   0.155 |    0.745 | 
     | regText/U227         | A ^ -> Y v      | INVX1  | 0.032 |   0.186 |    0.777 | 
     | regText/\reg_reg[53] | D v             | DFFSR  | 0.000 |   0.187 |    0.777 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[52]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.000 + 0.183 = 0.183
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.183 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[52] /CLK 
Endpoint:   regText/\reg_reg[52] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[52]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.136
= Slack Time                    0.593
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[52] ^ |        |       |   0.025 |    0.617 | 
     | mux_64/U96           | B ^ -> Y v      | MUX2X1 | 0.034 |   0.058 |    0.651 | 
     | mux_64/U95           | A v -> Y ^      | INVX1  | 0.025 |   0.084 |    0.676 | 
     | regText/U226         | A ^ -> Y v      | MUX2X1 | 0.033 |   0.116 |    0.709 | 
     | regText/U225         | A v -> Y ^      | INVX1  | 0.020 |   0.136 |    0.728 | 
     | regText/\reg_reg[52] | D ^             | DFFSR  | 0.000 |   0.136 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[52]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.000 + 0.195 = 0.195
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.195 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[52] /CLK 
Endpoint:   regText/\reg_reg[52] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[52]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.190
= Slack Time                    0.589
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[52] v |        |       |   0.016 |    0.605 | 
     | mux_64/U96           | B v -> Y ^      | MUX2X1 | 0.059 |   0.075 |    0.664 | 
     | mux_64/U95           | A ^ -> Y v      | INVX1  | 0.034 |   0.108 |    0.697 | 
     | regText/U226         | A v -> Y ^      | MUX2X1 | 0.051 |   0.159 |    0.748 | 
     | regText/U225         | A ^ -> Y v      | INVX1  | 0.031 |   0.190 |    0.778 | 
     | regText/\reg_reg[52] | D v             | DFFSR  | 0.000 |   0.190 |    0.779 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[51]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.000 + 0.192 = 0.192
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.192 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[51] /CLK 
Endpoint:   regText/\reg_reg[51] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[51]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.144
= Slack Time                    0.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[51] ^ |        |       |   0.025 |    0.608 | 
     | mux_64/U94           | B ^ -> Y v      | MUX2X1 | 0.032 |   0.056 |    0.639 | 
     | mux_64/U93           | A v -> Y ^      | INVX1  | 0.023 |   0.080 |    0.663 | 
     | regText/U224         | A ^ -> Y v      | MUX2X1 | 0.031 |   0.111 |    0.694 | 
     | regText/U223         | A v -> Y ^      | INVX1  | 0.032 |   0.143 |    0.726 | 
     | regText/\reg_reg[51] | D ^             | DFFSR  | 0.001 |   0.144 |    0.727 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[51]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.201
Total delay(totDel): 0.000 + 0.201 = 0.201
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.201 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[51] /CLK 
Endpoint:   regText/\reg_reg[51] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[51]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.190
= Slack Time                    0.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[51] v |        |       |   0.016 |    0.599 | 
     | mux_64/U94           | B v -> Y ^      | MUX2X1 | 0.055 |   0.071 |    0.654 | 
     | mux_64/U93           | A ^ -> Y v      | INVX1  | 0.032 |   0.103 |    0.686 | 
     | regText/U224         | A v -> Y ^      | MUX2X1 | 0.048 |   0.152 |    0.734 | 
     | regText/U223         | A ^ -> Y v      | INVX1  | 0.038 |   0.190 |    0.773 | 
     | regText/\reg_reg[51] | D v             | DFFSR  | 0.001 |   0.190 |    0.773 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[50]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.000 + 0.178 = 0.178
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.178 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[50] /CLK 
Endpoint:   regText/\reg_reg[50] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[50]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.131
= Slack Time                    0.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[50] ^ |        |       |   0.025 |    0.623 | 
     | mux_64/U92           | B ^ -> Y v      | MUX2X1 | 0.032 |   0.057 |    0.655 | 
     | mux_64/U91           | A v -> Y ^      | INVX1  | 0.021 |   0.078 |    0.676 | 
     | regText/U222         | A ^ -> Y v      | MUX2X1 | 0.035 |   0.114 |    0.712 | 
     | regText/U221         | A v -> Y ^      | INVX1  | 0.017 |   0.131 |    0.728 | 
     | regText/\reg_reg[50] | D ^             | DFFSR  | 0.000 |   0.131 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[50]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[50] /CLK 
Endpoint:   regText/\reg_reg[50] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[50]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.188
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[50] v |        |       |   0.016 |    0.607 | 
     | mux_64/U92           | B v -> Y ^      | MUX2X1 | 0.056 |   0.072 |    0.663 | 
     | mux_64/U91           | A ^ -> Y v      | INVX1  | 0.032 |   0.103 |    0.695 | 
     | regText/U222         | A v -> Y ^      | MUX2X1 | 0.056 |   0.159 |    0.750 | 
     | regText/U221         | A ^ -> Y v      | INVX1  | 0.029 |   0.188 |    0.780 | 
     | regText/\reg_reg[50] | D v             | DFFSR  | 0.000 |   0.188 |    0.780 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[49]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.000 + 0.183 = 0.183
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.183 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[49] /CLK 
Endpoint:   regText/\reg_reg[49] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[49]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.136
= Slack Time                    0.593
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[49] ^ |        |       |   0.025 |    0.617 | 
     | mux_64/U88           | B ^ -> Y v      | MUX2X1 | 0.036 |   0.060 |    0.653 | 
     | mux_64/U87           | A v -> Y ^      | INVX1  | 0.021 |   0.081 |    0.674 | 
     | regText/U218         | A ^ -> Y v      | MUX2X1 | 0.031 |   0.112 |    0.705 | 
     | regText/U217         | A v -> Y ^      | INVX1  | 0.023 |   0.136 |    0.728 | 
     | regText/\reg_reg[49] | D ^             | DFFSR  | 0.000 |   0.136 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[49]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.197
Total delay(totDel): 0.000 + 0.197 = 0.197
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.197 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[49] /CLK 
Endpoint:   regText/\reg_reg[49] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[49]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.190
= Slack Time                    0.587
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[49] v |        |       |   0.016 |    0.603 | 
     | mux_64/U88           | B v -> Y ^      | MUX2X1 | 0.062 |   0.078 |    0.665 | 
     | mux_64/U87           | A ^ -> Y v      | INVX1  | 0.032 |   0.110 |    0.697 | 
     | regText/U218         | A v -> Y ^      | MUX2X1 | 0.048 |   0.158 |    0.745 | 
     | regText/U217         | A ^ -> Y v      | INVX1  | 0.032 |   0.190 |    0.777 | 
     | regText/\reg_reg[49] | D v             | DFFSR  | 0.000 |   0.190 |    0.777 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[48]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.000 + 0.194 = 0.194
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.194 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[48] /CLK 
Endpoint:   regText/\reg_reg[48] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[48]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.147
= Slack Time                    0.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[48] ^ |        |       |   0.025 |    0.606 | 
     | mux_64/U86           | B ^ -> Y v      | MUX2X1 | 0.038 |   0.063 |    0.644 | 
     | mux_64/U85           | A v -> Y ^      | INVX1  | 0.027 |   0.090 |    0.671 | 
     | regText/U216         | A ^ -> Y v      | MUX2X1 | 0.031 |   0.120 |    0.702 | 
     | regText/U215         | A v -> Y ^      | INVX1  | 0.026 |   0.146 |    0.728 | 
     | regText/\reg_reg[48] | D ^             | DFFSR  | 0.000 |   0.147 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[48]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.209
Total delay(totDel): 0.000 + 0.209 = 0.209
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.209 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[48] /CLK 
Endpoint:   regText/\reg_reg[48] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[48]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.200
= Slack Time                    0.576
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[48] v |        |       |   0.016 |    0.592 | 
     | mux_64/U86           | B v -> Y ^      | MUX2X1 | 0.066 |   0.082 |    0.658 | 
     | mux_64/U85           | A ^ -> Y v      | INVX1  | 0.036 |   0.118 |    0.694 | 
     | regText/U216         | A v -> Y ^      | MUX2X1 | 0.047 |   0.165 |    0.741 | 
     | regText/U215         | A ^ -> Y v      | INVX1  | 0.034 |   0.200 |    0.775 | 
     | regText/\reg_reg[48] | D v             | DFFSR  | 0.000 |   0.200 |    0.776 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[47]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.176
Total delay(totDel): 0.000 + 0.176 = 0.176
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.176 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[47] /CLK 
Endpoint:   regText/\reg_reg[47] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[47]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.129
= Slack Time                    0.600
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[47] ^ |        |       |   0.025 |    0.624 | 
     | mux_64/U84           | B ^ -> Y v      | MUX2X1 | 0.031 |   0.056 |    0.655 | 
     | mux_64/U83           | A v -> Y ^      | INVX1  | 0.024 |   0.080 |    0.680 | 
     | regText/U214         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.112 |    0.712 | 
     | regText/U213         | A v -> Y ^      | INVX1  | 0.017 |   0.129 |    0.728 | 
     | regText/\reg_reg[47] | D ^             | DFFSR  | 0.000 |   0.129 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[47]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.000 + 0.185 = 0.185
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.185 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[47] /CLK 
Endpoint:   regText/\reg_reg[47] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[47]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.181
= Slack Time                    0.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[47] v |        |       |   0.016 |    0.615 | 
     | mux_64/U84           | B v -> Y ^      | MUX2X1 | 0.054 |   0.070 |    0.669 | 
     | mux_64/U83           | A ^ -> Y v      | INVX1  | 0.033 |   0.103 |    0.701 | 
     | regText/U214         | A v -> Y ^      | MUX2X1 | 0.050 |   0.152 |    0.751 | 
     | regText/U213         | A ^ -> Y v      | INVX1  | 0.029 |   0.181 |    0.780 | 
     | regText/\reg_reg[47] | D v             | DFFSR  | 0.000 |   0.181 |    0.780 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[46]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.204
Total delay(totDel): 0.000 + 0.204 = 0.204
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.204 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[46] /CLK 
Endpoint:   regText/\reg_reg[46] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[46]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.157
= Slack Time                    0.571
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[46] ^ |        |       |   0.025 |    0.596 | 
     | mux_64/U82           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |    0.629 | 
     | mux_64/U81           | A v -> Y ^      | INVX1  | 0.035 |   0.093 |    0.664 | 
     | regText/U212         | A ^ -> Y v      | MUX2X1 | 0.036 |   0.129 |    0.700 | 
     | regText/U211         | A v -> Y ^      | INVX1  | 0.028 |   0.157 |    0.728 | 
     | regText/\reg_reg[46] | D ^             | DFFSR  | 0.001 |   0.157 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[46]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.216
Total delay(totDel): 0.000 + 0.216 = 0.216
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.216 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[46] /CLK 
Endpoint:   regText/\reg_reg[46] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[46]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.207
= Slack Time                    0.568
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[46] v |        |       |   0.016 |    0.584 | 
     | mux_64/U82           | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |    0.642 | 
     | mux_64/U81           | A ^ -> Y v      | INVX1  | 0.039 |   0.112 |    0.681 | 
     | regText/U212         | A v -> Y ^      | MUX2X1 | 0.057 |   0.169 |    0.738 | 
     | regText/U211         | A ^ -> Y v      | INVX1  | 0.037 |   0.206 |    0.775 | 
     | regText/\reg_reg[46] | D v             | DFFSR  | 0.000 |   0.207 |    0.775 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[45]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.000 + 0.189 = 0.189
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.189 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[45] /CLK 
Endpoint:   regText/\reg_reg[45] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[45]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.142
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[45] ^ |        |       |   0.025 |    0.611 | 
     | mux_64/U80           | B ^ -> Y v      | MUX2X1 | 0.037 |   0.062 |    0.648 | 
     | mux_64/U79           | A v -> Y ^      | INVX1  | 0.019 |   0.081 |    0.667 | 
     | regText/U210         | A ^ -> Y v      | MUX2X1 | 0.034 |   0.115 |    0.702 | 
     | regText/U209         | A v -> Y ^      | INVX1  | 0.026 |   0.142 |    0.728 | 
     | regText/\reg_reg[45] | D ^             | DFFSR  | 0.000 |   0.142 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[45]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.210
Total delay(totDel): 0.000 + 0.210 = 0.210
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.210 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[45] /CLK 
Endpoint:   regText/\reg_reg[45] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[45]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.202
= Slack Time                    0.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[45] v |        |       |   0.016 |    0.590 | 
     | mux_64/U80           | B v -> Y ^      | MUX2X1 | 0.065 |   0.081 |    0.655 | 
     | mux_64/U79           | A ^ -> Y v      | INVX1  | 0.031 |   0.112 |    0.686 | 
     | regText/U210         | A v -> Y ^      | MUX2X1 | 0.054 |   0.166 |    0.740 | 
     | regText/U209         | A ^ -> Y v      | INVX1  | 0.035 |   0.202 |    0.775 | 
     | regText/\reg_reg[45] | D v             | DFFSR  | 0.000 |   0.202 |    0.776 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[44]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.184
Total delay(totDel): 0.000 + 0.184 = 0.184
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.184 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[44] /CLK 
Endpoint:   regText/\reg_reg[44] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[44]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.137
= Slack Time                    0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[44] ^ |        |       |   0.025 |    0.616 | 
     | mux_64/U78           | B ^ -> Y v      | MUX2X1 | 0.034 |   0.058 |    0.650 | 
     | mux_64/U77           | A v -> Y ^      | INVX1  | 0.021 |   0.080 |    0.671 | 
     | regText/U208         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.112 |    0.704 | 
     | regText/U207         | A v -> Y ^      | INVX1  | 0.024 |   0.136 |    0.728 | 
     | regText/\reg_reg[44] | D ^             | DFFSR  | 0.000 |   0.137 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[44]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.198
Total delay(totDel): 0.000 + 0.198 = 0.198
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.198 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[44] /CLK 
Endpoint:   regText/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[44]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.190
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[44] v |        |       |   0.016 |    0.602 | 
     | mux_64/U78           | B v -> Y ^      | MUX2X1 | 0.058 |   0.074 |    0.661 | 
     | mux_64/U77           | A ^ -> Y v      | INVX1  | 0.032 |   0.106 |    0.692 | 
     | regText/U208         | A v -> Y ^      | MUX2X1 | 0.050 |   0.156 |    0.743 | 
     | regText/U207         | A ^ -> Y v      | INVX1  | 0.034 |   0.190 |    0.776 | 
     | regText/\reg_reg[44] | D v             | DFFSR  | 0.000 |   0.190 |    0.776 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[43]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.175
Total delay(totDel): 0.000 + 0.175 = 0.175
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.175 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[43] /CLK 
Endpoint:   regText/\reg_reg[43] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[43]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.127
= Slack Time                    0.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[43] ^ |        |       |   0.025 |    0.626 | 
     | mux_64/U76           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |    0.659 | 
     | mux_64/U75           | A v -> Y ^      | INVX1  | 0.019 |   0.076 |    0.677 | 
     | regText/U206         | A ^ -> Y v      | MUX2X1 | 0.031 |   0.107 |    0.708 | 
     | regText/U205         | A v -> Y ^      | INVX1  | 0.020 |   0.127 |    0.728 | 
     | regText/\reg_reg[43] | D ^             | DFFSR  | 0.000 |   0.127 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[43]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.000 + 0.187 = 0.187
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.187 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[43] /CLK 
Endpoint:   regText/\reg_reg[43] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[43]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.181
= Slack Time                    0.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[43] v |        |       |   0.016 |    0.613 | 
     | mux_64/U76           | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |    0.670 | 
     | mux_64/U75           | A ^ -> Y v      | INVX1  | 0.030 |   0.103 |    0.700 | 
     | regText/U206         | A v -> Y ^      | MUX2X1 | 0.047 |   0.150 |    0.747 | 
     | regText/U205         | A ^ -> Y v      | INVX1  | 0.031 |   0.181 |    0.778 | 
     | regText/\reg_reg[43] | D v             | DFFSR  | 0.000 |   0.181 |    0.778 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[42]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.191
Total delay(totDel): 0.000 + 0.191 = 0.191
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.191 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[42] /CLK 
Endpoint:   regText/\reg_reg[42] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[42]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.144
= Slack Time                    0.585
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[42] ^ |        |       |   0.025 |    0.609 | 
     | mux_64/U74           | B ^ -> Y v      | MUX2X1 | 0.032 |   0.057 |    0.641 | 
     | mux_64/U73           | A v -> Y ^      | INVX1  | 0.025 |   0.082 |    0.667 | 
     | regText/U204         | A ^ -> Y v      | MUX2X1 | 0.034 |   0.116 |    0.701 | 
     | regText/U203         | A v -> Y ^      | INVX1  | 0.027 |   0.143 |    0.728 | 
     | regText/\reg_reg[42] | D ^             | DFFSR  | 0.000 |   0.144 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[42]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.203
Total delay(totDel): 0.000 + 0.203 = 0.203
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.203 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[42] /CLK 
Endpoint:   regText/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[42]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.194
= Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[42] v |        |       |   0.016 |    0.597 | 
     | mux_64/U74           | B v -> Y ^      | MUX2X1 | 0.055 |   0.071 |    0.653 | 
     | mux_64/U73           | A ^ -> Y v      | INVX1  | 0.034 |   0.105 |    0.687 | 
     | regText/U204         | A v -> Y ^      | MUX2X1 | 0.053 |   0.158 |    0.739 | 
     | regText/U203         | A ^ -> Y v      | INVX1  | 0.036 |   0.194 |    0.775 | 
     | regText/\reg_reg[42] | D v             | DFFSR  | 0.000 |   0.194 |    0.775 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[41]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.000 + 0.194 = 0.194
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.194 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[41] /CLK 
Endpoint:   regText/\reg_reg[41] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[41]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.147
= Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[41] ^ |        |       |   0.025 |    0.606 | 
     | mux_64/U72           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |    0.639 | 
     | mux_64/U71           | A v -> Y ^      | INVX1  | 0.036 |   0.094 |    0.675 | 
     | regText/U202         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.127 |    0.708 | 
     | regText/U201         | A v -> Y ^      | INVX1  | 0.021 |   0.147 |    0.728 | 
     | regText/\reg_reg[41] | D ^             | DFFSR  | 0.000 |   0.147 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[41]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.201
Total delay(totDel): 0.000 + 0.201 = 0.201
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.201 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[41] /CLK 
Endpoint:   regText/\reg_reg[41] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[41]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.195
= Slack Time                    0.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[41] v |        |       |   0.016 |    0.599 | 
     | mux_64/U72           | B v -> Y ^      | MUX2X1 | 0.058 |   0.073 |    0.656 | 
     | mux_64/U71           | A ^ -> Y v      | INVX1  | 0.041 |   0.115 |    0.697 | 
     | regText/U202         | A v -> Y ^      | MUX2X1 | 0.050 |   0.164 |    0.747 | 
     | regText/U201         | A ^ -> Y v      | INVX1  | 0.031 |   0.195 |    0.778 | 
     | regText/\reg_reg[41] | D v             | DFFSR  | 0.000 |   0.195 |    0.778 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[40]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.173
Total delay(totDel): 0.000 + 0.173 = 0.173
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.173 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[40] /CLK 
Endpoint:   regText/\reg_reg[40] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[40]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.126
= Slack Time                    0.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[40] ^ |        |       |   0.025 |    0.627 | 
     | mux_64/U70           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |    0.660 | 
     | mux_64/U69           | A v -> Y ^      | INVX1  | 0.019 |   0.077 |    0.679 | 
     | regText/U200         | A ^ -> Y v      | MUX2X1 | 0.030 |   0.107 |    0.709 | 
     | regText/U199         | A v -> Y ^      | INVX1  | 0.019 |   0.126 |    0.728 | 
     | regText/\reg_reg[40] | D ^             | DFFSR  | 0.000 |   0.126 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[40]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.000 + 0.185 = 0.185
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.185 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[40] /CLK 
Endpoint:   regText/\reg_reg[40] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[40]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.180
= Slack Time                    0.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[40] v |        |       |   0.016 |    0.615 | 
     | mux_64/U70           | B v -> Y ^      | MUX2X1 | 0.058 |   0.073 |    0.672 | 
     | mux_64/U69           | A ^ -> Y v      | INVX1  | 0.030 |   0.103 |    0.702 | 
     | regText/U200         | A v -> Y ^      | MUX2X1 | 0.047 |   0.150 |    0.749 | 
     | regText/U199         | A ^ -> Y v      | INVX1  | 0.030 |   0.180 |    0.778 | 
     | regText/\reg_reg[40] | D v             | DFFSR  | 0.000 |   0.180 |    0.779 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[39]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.000 + 0.183 = 0.183
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.183 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[39] /CLK 
Endpoint:   regText/\reg_reg[39] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[39]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.136
= Slack Time                    0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[39] ^ |        |       |   0.025 |    0.617 | 
     | mux_64/U66           | B ^ -> Y v      | MUX2X1 | 0.032 |   0.057 |    0.649 | 
     | mux_64/U65           | A v -> Y ^      | INVX1  | 0.027 |   0.084 |    0.676 | 
     | regText/U196         | A ^ -> Y v      | MUX2X1 | 0.034 |   0.118 |    0.710 | 
     | regText/U131         | A v -> Y ^      | INVX1  | 0.018 |   0.136 |    0.728 | 
     | regText/\reg_reg[39] | D ^             | DFFSR  | 0.000 |   0.136 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[39]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.196
Total delay(totDel): 0.000 + 0.196 = 0.196
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.196 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[39] /CLK 
Endpoint:   regText/\reg_reg[39] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[39]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.191
= Slack Time                    0.589
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[39] v |        |       |   0.016 |    0.605 | 
     | mux_64/U66           | B v -> Y ^      | MUX2X1 | 0.056 |   0.072 |    0.661 | 
     | mux_64/U65           | A ^ -> Y v      | INVX1  | 0.035 |   0.107 |    0.696 | 
     | regText/U196         | A v -> Y ^      | MUX2X1 | 0.053 |   0.161 |    0.749 | 
     | regText/U131         | A ^ -> Y v      | INVX1  | 0.030 |   0.191 |    0.779 | 
     | regText/\reg_reg[39] | D v             | DFFSR  | 0.000 |   0.191 |    0.779 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[38]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.000 + 0.194 = 0.194
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.194 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[38] /CLK 
Endpoint:   regText/\reg_reg[38] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[38]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.147
= Slack Time                    0.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[38] ^ |        |       |   0.025 |    0.606 | 
     | mux_64/U64           | B ^ -> Y v      | MUX2X1 | 0.044 |   0.069 |    0.650 | 
     | mux_64/U63           | A v -> Y ^      | INVX1  | 0.021 |   0.090 |    0.672 | 
     | regText/U130         | A ^ -> Y v      | MUX2X1 | 0.031 |   0.121 |    0.703 | 
     | regText/U129         | A v -> Y ^      | INVX1  | 0.025 |   0.146 |    0.728 | 
     | regText/\reg_reg[38] | D ^             | DFFSR  | 0.000 |   0.147 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[38]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.220
Total delay(totDel): 0.000 + 0.220 = 0.220
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.220 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[38] /CLK 
Endpoint:   regText/\reg_reg[38] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[38]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.212
= Slack Time                    0.564
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[38] v |        |       |   0.016 |    0.580 | 
     | mux_64/U64           | B v -> Y ^      | MUX2X1 | 0.077 |   0.093 |    0.657 | 
     | mux_64/U63           | A ^ -> Y v      | INVX1  | 0.037 |   0.130 |    0.694 | 
     | regText/U130         | A v -> Y ^      | MUX2X1 | 0.048 |   0.178 |    0.742 | 
     | regText/U129         | A ^ -> Y v      | INVX1  | 0.034 |   0.211 |    0.776 | 
     | regText/\reg_reg[38] | D v             | DFFSR  | 0.000 |   0.212 |    0.776 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[37]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.173
Total delay(totDel): 0.000 + 0.173 = 0.173
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.173 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[37] /CLK 
Endpoint:   regText/\reg_reg[37] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[37]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.126
= Slack Time                    0.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[37] ^ |        |       |   0.025 |    0.627 | 
     | mux_64/U62           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |    0.660 | 
     | mux_64/U61           | A v -> Y ^      | INVX1  | 0.023 |   0.081 |    0.683 | 
     | regText/U128         | A ^ -> Y v      | MUX2X1 | 0.030 |   0.110 |    0.713 | 
     | regText/U127         | A v -> Y ^      | INVX1  | 0.016 |   0.126 |    0.728 | 
     | regText/\reg_reg[37] | D ^             | DFFSR  | 0.000 |   0.126 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[37]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.000 + 0.183 = 0.183
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.183 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[37] /CLK 
Endpoint:   regText/\reg_reg[37] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[37]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.179
= Slack Time                    0.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[37] v |        |       |   0.016 |    0.617 | 
     | mux_64/U62           | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |    0.674 | 
     | mux_64/U61           | A ^ -> Y v      | INVX1  | 0.032 |   0.106 |    0.707 | 
     | regText/U128         | A v -> Y ^      | MUX2X1 | 0.046 |   0.151 |    0.752 | 
     | regText/U127         | A ^ -> Y v      | INVX1  | 0.028 |   0.179 |    0.780 | 
     | regText/\reg_reg[37] | D v             | DFFSR  | 0.000 |   0.179 |    0.780 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[36]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.000 + 0.190 = 0.190
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.190 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[36]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.142
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[36] ^ |        |       |   0.025 |    0.611 | 
     | mux_64/U60           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |    0.643 | 
     | mux_64/U59           | A v -> Y ^      | INVX1  | 0.027 |   0.085 |    0.671 | 
     | regText/U126         | A ^ -> Y v      | MUX2X1 | 0.035 |   0.120 |    0.705 | 
     | regText/U125         | A v -> Y ^      | INVX1  | 0.023 |   0.142 |    0.728 | 
     | regText/\reg_reg[36] | D ^             | DFFSR  | 0.000 |   0.142 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[36]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.202
Total delay(totDel): 0.000 + 0.202 = 0.202
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.202 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[36]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.196
= Slack Time                    0.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[36] v |        |       |   0.016 |    0.598 | 
     | mux_64/U60           | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |    0.654 | 
     | mux_64/U59           | A ^ -> Y v      | INVX1  | 0.035 |   0.108 |    0.690 | 
     | regText/U126         | A v -> Y ^      | MUX2X1 | 0.054 |   0.162 |    0.744 | 
     | regText/U125         | A ^ -> Y v      | INVX1  | 0.033 |   0.195 |    0.777 | 
     | regText/\reg_reg[36] | D v             | DFFSR  | 0.000 |   0.196 |    0.777 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[35]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.184
Total delay(totDel): 0.000 + 0.184 = 0.184
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.184 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[35] /CLK 
Endpoint:   regText/\reg_reg[35] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[35]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.137
= Slack Time                    0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[35] ^ |        |       |   0.025 |    0.616 | 
     | mux_64/U58           | B ^ -> Y v      | MUX2X1 | 0.032 |   0.057 |    0.648 | 
     | mux_64/U57           | A v -> Y ^      | INVX1  | 0.025 |   0.082 |    0.674 | 
     | regText/U124         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.114 |    0.706 | 
     | regText/U123         | A v -> Y ^      | INVX1  | 0.023 |   0.136 |    0.728 | 
     | regText/\reg_reg[35] | D ^             | DFFSR  | 0.000 |   0.137 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[35]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[35] /CLK 
Endpoint:   regText/\reg_reg[35] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[35]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.186
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[35] v |        |       |   0.016 |    0.607 | 
     | mux_64/U58           | B v -> Y ^      | MUX2X1 | 0.055 |   0.071 |    0.663 | 
     | mux_64/U57           | A ^ -> Y v      | INVX1  | 0.033 |   0.104 |    0.696 | 
     | regText/U124         | A v -> Y ^      | MUX2X1 | 0.049 |   0.154 |    0.745 | 
     | regText/U123         | A ^ -> Y v      | INVX1  | 0.032 |   0.186 |    0.777 | 
     | regText/\reg_reg[35] | D v             | DFFSR  | 0.000 |   0.186 |    0.777 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[34]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.177
Total delay(totDel): 0.000 + 0.177 = 0.177
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.177 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[34] /CLK 
Endpoint:   regText/\reg_reg[34] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[34]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.130
= Slack Time                    0.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[34] ^ |        |       |   0.025 |    0.623 | 
     | mux_64/U56           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.057 |    0.655 | 
     | mux_64/U55           | A v -> Y ^      | INVX1  | 0.023 |   0.080 |    0.678 | 
     | regText/U122         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.112 |    0.710 | 
     | regText/U121         | A v -> Y ^      | INVX1  | 0.018 |   0.130 |    0.728 | 
     | regText/\reg_reg[34] | D ^             | DFFSR  | 0.000 |   0.130 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[34]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.000 + 0.187 = 0.187
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.187 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[34] /CLK 
Endpoint:   regText/\reg_reg[34] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[34]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.182
= Slack Time                    0.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[34] v |        |       |   0.016 |    0.613 | 
     | mux_64/U56           | B v -> Y ^      | MUX2X1 | 0.056 |   0.072 |    0.669 | 
     | mux_64/U55           | A ^ -> Y v      | INVX1  | 0.031 |   0.104 |    0.700 | 
     | regText/U122         | A v -> Y ^      | MUX2X1 | 0.049 |   0.153 |    0.750 | 
     | regText/U121         | A ^ -> Y v      | INVX1  | 0.029 |   0.182 |    0.779 | 
     | regText/\reg_reg[34] | D v             | DFFSR  | 0.000 |   0.182 |    0.779 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[33]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.175
Total delay(totDel): 0.000 + 0.175 = 0.175
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.175 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[33] /CLK 
Endpoint:   regText/\reg_reg[33] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[33]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.128
= Slack Time                    0.600
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[33] ^ |        |       |   0.025 |    0.625 | 
     | mux_64/U54           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |    0.658 | 
     | mux_64/U53           | A v -> Y ^      | INVX1  | 0.022 |   0.080 |    0.680 | 
     | regText/U120         | A ^ -> Y v      | MUX2X1 | 0.030 |   0.110 |    0.710 | 
     | regText/U119         | A v -> Y ^      | INVX1  | 0.018 |   0.128 |    0.728 | 
     | regText/\reg_reg[33] | D ^             | DFFSR  | 0.000 |   0.128 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[33]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.000 + 0.187 = 0.187
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.187 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[33] /CLK 
Endpoint:   regText/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[33]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.182
= Slack Time                    0.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[33] v |        |       |   0.016 |    0.613 | 
     | mux_64/U54           | B v -> Y ^      | MUX2X1 | 0.058 |   0.074 |    0.671 | 
     | mux_64/U53           | A ^ -> Y v      | INVX1  | 0.032 |   0.106 |    0.703 | 
     | regText/U120         | A v -> Y ^      | MUX2X1 | 0.047 |   0.152 |    0.750 | 
     | regText/U119         | A ^ -> Y v      | INVX1  | 0.029 |   0.182 |    0.779 | 
     | regText/\reg_reg[33] | D v             | DFFSR  | 0.000 |   0.182 |    0.779 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[32]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.000 + 0.194 = 0.194
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.194 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[32] /CLK 
Endpoint:   regText/\reg_reg[32] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[32]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.147
= Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[32] ^ |        |       |   0.025 |    0.606 | 
     | mux_64/U52           | B ^ -> Y v      | MUX2X1 | 0.039 |   0.063 |    0.645 | 
     | mux_64/U51           | A v -> Y ^      | INVX1  | 0.029 |   0.093 |    0.674 | 
     | regText/U118         | A ^ -> Y v      | MUX2X1 | 0.033 |   0.126 |    0.707 | 
     | regText/U117         | A v -> Y ^      | INVX1  | 0.021 |   0.147 |    0.728 | 
     | regText/\reg_reg[32] | D ^             | DFFSR  | 0.000 |   0.147 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[32]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.212
Total delay(totDel): 0.000 + 0.212 = 0.212
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.212 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[32] /CLK 
Endpoint:   regText/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[32]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.205
= Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[32] v |        |       |   0.016 |    0.588 | 
     | mux_64/U52           | B v -> Y ^      | MUX2X1 | 0.068 |   0.084 |    0.656 | 
     | mux_64/U51           | A ^ -> Y v      | INVX1  | 0.038 |   0.122 |    0.694 | 
     | regText/U118         | A v -> Y ^      | MUX2X1 | 0.052 |   0.173 |    0.746 | 
     | regText/U117         | A ^ -> Y v      | INVX1  | 0.032 |   0.205 |    0.777 | 
     | regText/\reg_reg[32] | D v             | DFFSR  | 0.000 |   0.205 |    0.778 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[31]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.207
Total delay(totDel): 0.000 + 0.207 = 0.207
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.207 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[31]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.160
= Slack Time                    0.568
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[31] ^ |        |       |   0.025 |    0.593 | 
     | mux_64/U50           | B ^ -> Y v      | MUX2X1 | 0.037 |   0.062 |    0.630 | 
     | mux_64/U49           | A v -> Y ^      | INVX1  | 0.039 |   0.100 |    0.669 | 
     | regText/U116         | A ^ -> Y v      | MUX2X1 | 0.035 |   0.136 |    0.704 | 
     | regText/U115         | A v -> Y ^      | INVX1  | 0.024 |   0.160 |    0.728 | 
     | regText/\reg_reg[31] | D ^             | DFFSR  | 0.000 |   0.160 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[31]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.221
Total delay(totDel): 0.000 + 0.221 = 0.221
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.221 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[31]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.214
= Slack Time                    0.563
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[31] v |        |       |   0.016 |    0.579 | 
     | mux_64/U50           | B v -> Y ^      | MUX2X1 | 0.065 |   0.081 |    0.644 | 
     | mux_64/U49           | A ^ -> Y v      | INVX1  | 0.044 |   0.124 |    0.687 | 
     | regText/U116         | A v -> Y ^      | MUX2X1 | 0.055 |   0.180 |    0.743 | 
     | regText/U115         | A ^ -> Y v      | INVX1  | 0.034 |   0.213 |    0.776 | 
     | regText/\reg_reg[31] | D v             | DFFSR  | 0.000 |   0.214 |    0.777 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[30]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.000 + 0.190 = 0.190
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.190 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[30]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.143
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[30] ^ |        |       |   0.025 |    0.610 | 
     | mux_64/U48           | B ^ -> Y v      | MUX2X1 | 0.035 |   0.060 |    0.645 | 
     | mux_64/U47           | A v -> Y ^      | INVX1  | 0.032 |   0.091 |    0.677 | 
     | regText/U114         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.123 |    0.709 | 
     | regText/U113         | A v -> Y ^      | INVX1  | 0.020 |   0.142 |    0.728 | 
     | regText/\reg_reg[30] | D ^             | DFFSR  | 0.000 |   0.143 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[30]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.000 + 0.200 = 0.200
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.200 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[30]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.194
= Slack Time                    0.584
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[30] v |        |       |   0.016 |    0.600 | 
     | mux_64/U48           | B v -> Y ^      | MUX2X1 | 0.061 |   0.077 |    0.661 | 
     | mux_64/U47           | A ^ -> Y v      | INVX1  | 0.039 |   0.115 |    0.700 | 
     | regText/U114         | A v -> Y ^      | MUX2X1 | 0.048 |   0.164 |    0.748 | 
     | regText/U113         | A ^ -> Y v      | INVX1  | 0.030 |   0.194 |    0.778 | 
     | regText/\reg_reg[30] | D v             | DFFSR  | 0.000 |   0.194 |    0.778 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[29]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.000 + 0.200 = 0.200
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.200 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[29]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.153
= Slack Time                    0.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[29] ^ |        |       |   0.025 |    0.600 | 
     | mux_64/U44           | B ^ -> Y v      | MUX2X1 | 0.034 |   0.059 |    0.634 | 
     | mux_64/U43           | A v -> Y ^      | INVX1  | 0.033 |   0.092 |    0.667 | 
     | regText/U110         | A ^ -> Y v      | MUX2X1 | 0.034 |   0.125 |    0.701 | 
     | regText/U109         | A v -> Y ^      | INVX1  | 0.027 |   0.153 |    0.728 | 
     | regText/\reg_reg[29] | D ^             | DFFSR  | 0.000 |   0.153 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[29]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.210
Total delay(totDel): 0.000 + 0.210 = 0.210
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.210 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[29]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.201
= Slack Time                    0.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[29] v |        |       |   0.016 |    0.590 | 
     | mux_64/U44           | B v -> Y ^      | MUX2X1 | 0.059 |   0.075 |    0.649 | 
     | mux_64/U43           | A ^ -> Y v      | INVX1  | 0.038 |   0.113 |    0.687 | 
     | regText/U110         | A v -> Y ^      | MUX2X1 | 0.052 |   0.165 |    0.739 | 
     | regText/U109         | A ^ -> Y v      | INVX1  | 0.036 |   0.201 |    0.775 | 
     | regText/\reg_reg[29] | D v             | DFFSR  | 0.000 |   0.201 |    0.775 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[28]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.182
Total delay(totDel): 0.000 + 0.182 = 0.182
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.182 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[28] /CLK 
Endpoint:   regText/\reg_reg[28] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[28]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.135
= Slack Time                    0.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[28] ^ |        |       |   0.025 |    0.618 | 
     | mux_64/U42           | B ^ -> Y v      | MUX2X1 | 0.036 |   0.061 |    0.654 | 
     | mux_64/U41           | A v -> Y ^      | INVX1  | 0.021 |   0.082 |    0.675 | 
     | regText/U108         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.114 |    0.708 | 
     | regText/U107         | A v -> Y ^      | INVX1  | 0.021 |   0.135 |    0.728 | 
     | regText/\reg_reg[28] | D ^             | DFFSR  | 0.000 |   0.135 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[28]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.198
Total delay(totDel): 0.000 + 0.198 = 0.198
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.198 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[28] /CLK 
Endpoint:   regText/\reg_reg[28] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[28]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.192
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[28] v |        |       |   0.016 |    0.602 | 
     | mux_64/U42           | B v -> Y ^      | MUX2X1 | 0.062 |   0.078 |    0.664 | 
     | mux_64/U41           | A ^ -> Y v      | INVX1  | 0.032 |   0.111 |    0.696 | 
     | regText/U108         | A v -> Y ^      | MUX2X1 | 0.050 |   0.161 |    0.747 | 
     | regText/U107         | A ^ -> Y v      | INVX1  | 0.031 |   0.192 |    0.778 | 
     | regText/\reg_reg[28] | D v             | DFFSR  | 0.000 |   0.192 |    0.778 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[27]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.000 + 0.186 = 0.186
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.186 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[27] /CLK 
Endpoint:   regText/\reg_reg[27] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[27]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.139
= Slack Time                    0.589
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[27] ^ |        |       |   0.025 |    0.614 | 
     | mux_64/U40           | B ^ -> Y v      | MUX2X1 | 0.035 |   0.059 |    0.649 | 
     | mux_64/U39           | A v -> Y ^      | INVX1  | 0.025 |   0.085 |    0.674 | 
     | regText/U106         | A ^ -> Y v      | MUX2X1 | 0.034 |   0.119 |    0.708 | 
     | regText/U105         | A v -> Y ^      | INVX1  | 0.020 |   0.139 |    0.728 | 
     | regText/\reg_reg[27] | D ^             | DFFSR  | 0.000 |   0.139 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[27]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.201
Total delay(totDel): 0.000 + 0.201 = 0.201
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.201 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[27] /CLK 
Endpoint:   regText/\reg_reg[27] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[27]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.196
= Slack Time                    0.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[27] v |        |       |   0.016 |    0.599 | 
     | mux_64/U40           | B v -> Y ^      | MUX2X1 | 0.060 |   0.076 |    0.659 | 
     | mux_64/U39           | A ^ -> Y v      | INVX1  | 0.035 |   0.111 |    0.694 | 
     | regText/U106         | A v -> Y ^      | MUX2X1 | 0.054 |   0.164 |    0.747 | 
     | regText/U105         | A ^ -> Y v      | INVX1  | 0.031 |   0.196 |    0.778 | 
     | regText/\reg_reg[27] | D v             | DFFSR  | 0.000 |   0.196 |    0.778 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[26]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.175
Total delay(totDel): 0.000 + 0.175 = 0.175
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.175 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[26] /CLK 
Endpoint:   regText/\reg_reg[26] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[26]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.128
= Slack Time                    0.600
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[26] ^ |        |       |   0.025 |    0.625 | 
     | mux_64/U38           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.057 |    0.658 | 
     | mux_64/U37           | A v -> Y ^      | INVX1  | 0.022 |   0.079 |    0.680 | 
     | regText/U104         | A ^ -> Y v      | MUX2X1 | 0.030 |   0.110 |    0.710 | 
     | regText/U103         | A v -> Y ^      | INVX1  | 0.018 |   0.128 |    0.728 | 
     | regText/\reg_reg[26] | D ^             | DFFSR  | 0.000 |   0.128 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[26]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.000 + 0.186 = 0.186
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.186 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[26] /CLK 
Endpoint:   regText/\reg_reg[26] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[26]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.181
= Slack Time                    0.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[26] v |        |       |   0.016 |    0.614 | 
     | mux_64/U38           | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |    0.671 | 
     | mux_64/U37           | A ^ -> Y v      | INVX1  | 0.032 |   0.104 |    0.703 | 
     | regText/U104         | A v -> Y ^      | MUX2X1 | 0.047 |   0.151 |    0.750 | 
     | regText/U103         | A ^ -> Y v      | INVX1  | 0.029 |   0.181 |    0.779 | 
     | regText/\reg_reg[26] | D v             | DFFSR  | 0.000 |   0.181 |    0.779 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[25]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.215
Total delay(totDel): 0.000 + 0.215 = 0.215
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.215 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[25]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                   0.800
= Required Time                 0.725
- Arrival Time                  0.164
= Slack Time                    0.561
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[25] ^ |        |       |   0.025 |    0.586 | 
     | mux_64/U36           | B ^ -> Y v      | MUX2X1 | 0.036 |   0.061 |    0.622 | 
     | mux_64/U35           | A v -> Y ^      | INVX1  | 0.035 |   0.096 |    0.656 | 
     | regText/U102         | A ^ -> Y v      | MUX2X1 | 0.033 |   0.128 |    0.689 | 
     | regText/U101         | A v -> Y ^      | INVX1  | 0.035 |   0.164 |    0.724 | 
     | regText/\reg_reg[25] | D ^             | DFFSR  | 0.001 |   0.164 |    0.725 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[25]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.224
Total delay(totDel): 0.000 + 0.224 = 0.224
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.224 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[25]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.211
= Slack Time                    0.561
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[25] v |        |       |   0.016 |    0.576 | 
     | mux_64/U36           | B v -> Y ^      | MUX2X1 | 0.063 |   0.079 |    0.639 | 
     | mux_64/U35           | A ^ -> Y v      | INVX1  | 0.041 |   0.119 |    0.680 | 
     | regText/U102         | A v -> Y ^      | MUX2X1 | 0.050 |   0.170 |    0.730 | 
     | regText/U101         | A ^ -> Y v      | INVX1  | 0.040 |   0.210 |    0.771 | 
     | regText/\reg_reg[25] | D v             | DFFSR  | 0.001 |   0.211 |    0.772 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[24]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.202
Total delay(totDel): 0.000 + 0.202 = 0.202
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.202 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[24] /CLK 
Endpoint:   regText/\reg_reg[24] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[24]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.154
= Slack Time                    0.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[24] ^ |        |       |   0.025 |    0.598 | 
     | mux_64/U34           | B ^ -> Y v      | MUX2X1 | 0.040 |   0.065 |    0.638 | 
     | mux_64/U33           | A v -> Y ^      | INVX1  | 0.025 |   0.089 |    0.663 | 
     | regText/U100         | A ^ -> Y v      | MUX2X1 | 0.034 |   0.124 |    0.697 | 
     | regText/U99          | A v -> Y ^      | INVX1  | 0.030 |   0.154 |    0.727 | 
     | regText/\reg_reg[24] | D ^             | DFFSR  | 0.001 |   0.154 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[24]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.211
Total delay(totDel): 0.000 + 0.211 = 0.211
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.211 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[24] /CLK 
Endpoint:   regText/\reg_reg[24] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[24]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.201
= Slack Time                    0.573
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[24] v |        |       |   0.016 |    0.589 | 
     | mux_64/U34           | B v -> Y ^      | MUX2X1 | 0.067 |   0.083 |    0.656 | 
     | mux_64/U33           | A ^ -> Y v      | INVX1  | 0.025 |   0.108 |    0.681 | 
     | regText/U100         | A v -> Y ^      | MUX2X1 | 0.055 |   0.163 |    0.736 | 
     | regText/U99          | A ^ -> Y v      | INVX1  | 0.038 |   0.200 |    0.773 | 
     | regText/\reg_reg[24] | D v             | DFFSR  | 0.001 |   0.201 |    0.774 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[23]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.224
Total delay(totDel): 0.000 + 0.224 = 0.224
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.224 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[23]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.177
= Slack Time                    0.552
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[23] ^ |        |       |   0.025 |    0.576 | 
     | mux_64/U32           | B ^ -> Y v      | MUX2X1 | 0.034 |   0.059 |    0.611 | 
     | mux_64/U31           | A v -> Y ^      | INVX1  | 0.040 |   0.099 |    0.650 | 
     | regText/U98          | A ^ -> Y v      | MUX2X1 | 0.036 |   0.135 |    0.687 | 
     | regText/U97          | A v -> Y ^      | INVX1  | 0.041 |   0.176 |    0.728 | 
     | regText/\reg_reg[23] | D ^             | DFFSR  | 0.000 |   0.177 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[23]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.217
Total delay(totDel): 0.000 + 0.217 = 0.217
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.217 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[23]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.209
= Slack Time                    0.567
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[23] v |        |       |   0.016 |    0.583 | 
     | mux_64/U32           | B v -> Y ^      | MUX2X1 | 0.059 |   0.075 |    0.642 | 
     | mux_64/U31           | A ^ -> Y v      | INVX1  | 0.042 |   0.118 |    0.684 | 
     | regText/U98          | A v -> Y ^      | MUX2X1 | 0.056 |   0.174 |    0.741 | 
     | regText/U97          | A ^ -> Y v      | INVX1  | 0.035 |   0.209 |    0.776 | 
     | regText/\reg_reg[23] | D v             | DFFSR  | 0.000 |   0.209 |    0.776 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[22]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.000 + 0.187 = 0.187
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.187 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[22] /CLK 
Endpoint:   regText/\reg_reg[22] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[22]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.140
= Slack Time                    0.588
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[22] ^ |        |       |   0.025 |    0.613 | 
     | mux_64/U30           | B ^ -> Y v      | MUX2X1 | 0.039 |   0.064 |    0.652 | 
     | mux_64/U29           | A v -> Y ^      | INVX1  | 0.023 |   0.086 |    0.674 | 
     | regText/U96          | A ^ -> Y v      | MUX2X1 | 0.033 |   0.119 |    0.707 | 
     | regText/U95          | A v -> Y ^      | INVX1  | 0.021 |   0.140 |    0.728 | 
     | regText/\reg_reg[22] | D ^             | DFFSR  | 0.000 |   0.140 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[22]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.207
Total delay(totDel): 0.000 + 0.207 = 0.207
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.207 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[22] /CLK 
Endpoint:   regText/\reg_reg[22] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[22]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.201
= Slack Time                    0.577
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[22] v |        |       |   0.016 |    0.593 | 
     | mux_64/U30           | B v -> Y ^      | MUX2X1 | 0.068 |   0.084 |    0.661 | 
     | mux_64/U29           | A ^ -> Y v      | INVX1  | 0.034 |   0.118 |    0.695 | 
     | regText/U96          | A v -> Y ^      | MUX2X1 | 0.051 |   0.169 |    0.746 | 
     | regText/U95          | A ^ -> Y v      | INVX1  | 0.031 |   0.200 |    0.777 | 
     | regText/\reg_reg[22] | D v             | DFFSR  | 0.000 |   0.201 |    0.778 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[21]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.000 + 0.183 = 0.183
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.183 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[21] /CLK 
Endpoint:   regText/\reg_reg[21] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[21]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.136
= Slack Time                    0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[21] ^ |        |       |   0.025 |    0.617 | 
     | mux_64/U28           | B ^ -> Y v      | MUX2X1 | 0.031 |   0.056 |    0.648 | 
     | mux_64/U27           | A v -> Y ^      | INVX1  | 0.019 |   0.075 |    0.666 | 
     | regText/U94          | A ^ -> Y v      | MUX2X1 | 0.035 |   0.110 |    0.702 | 
     | regText/U93          | A v -> Y ^      | INVX1  | 0.026 |   0.136 |    0.728 | 
     | regText/\reg_reg[21] | D ^             | DFFSR  | 0.000 |   0.136 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[21]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.000 + 0.200 = 0.200
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.200 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[21] /CLK 
Endpoint:   regText/\reg_reg[21] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[21]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.191
= Slack Time                    0.585
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[21] v |        |       |   0.016 |    0.600 | 
     | mux_64/U28           | B v -> Y ^      | MUX2X1 | 0.054 |   0.070 |    0.655 | 
     | mux_64/U27           | A ^ -> Y v      | INVX1  | 0.029 |   0.100 |    0.684 | 
     | regText/U94          | A v -> Y ^      | MUX2X1 | 0.056 |   0.155 |    0.740 | 
     | regText/U93          | A ^ -> Y v      | INVX1  | 0.035 |   0.191 |    0.775 | 
     | regText/\reg_reg[21] | D v             | DFFSR  | 0.000 |   0.191 |    0.776 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[20]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.000 + 0.185 = 0.185
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.185 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[20] /CLK 
Endpoint:   regText/\reg_reg[20] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[20]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.138
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[20] ^ |        |       |   0.025 |    0.615 | 
     | mux_64/U26           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |    0.648 | 
     | mux_64/U25           | A v -> Y ^      | INVX1  | 0.019 |   0.076 |    0.667 | 
     | regText/U92          | A ^ -> Y v      | MUX2X1 | 0.031 |   0.108 |    0.699 | 
     | regText/U91          | A v -> Y ^      | INVX1  | 0.029 |   0.137 |    0.728 | 
     | regText/\reg_reg[20] | D ^             | DFFSR  | 0.000 |   0.138 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[20]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.198
Total delay(totDel): 0.000 + 0.198 = 0.198
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.198 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[20] /CLK 
Endpoint:   regText/\reg_reg[20] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[20]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.188
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[20] v |        |       |   0.016 |    0.602 | 
     | mux_64/U26           | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |    0.659 | 
     | mux_64/U25           | A ^ -> Y v      | INVX1  | 0.030 |   0.103 |    0.689 | 
     | regText/U92          | A v -> Y ^      | MUX2X1 | 0.049 |   0.151 |    0.737 | 
     | regText/U91          | A ^ -> Y v      | INVX1  | 0.036 |   0.188 |    0.774 | 
     | regText/\reg_reg[20] | D v             | DFFSR  | 0.001 |   0.188 |    0.774 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[19]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[19] /CLK 
Endpoint:   regText/\reg_reg[19] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[19]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.146
= Slack Time                    0.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[19] ^ |        |       |   0.025 |    0.607 | 
     | mux_64/U22           | B ^ -> Y v      | MUX2X1 | 0.034 |   0.059 |    0.641 | 
     | mux_64/U21           | A v -> Y ^      | INVX1  | 0.034 |   0.093 |    0.675 | 
     | regText/U88          | A ^ -> Y v      | MUX2X1 | 0.033 |   0.126 |    0.708 | 
     | regText/U87          | A v -> Y ^      | INVX1  | 0.020 |   0.146 |    0.728 | 
     | regText/\reg_reg[19] | D ^             | DFFSR  | 0.000 |   0.146 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[19]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.203
Total delay(totDel): 0.000 + 0.203 = 0.203
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.203 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[19] /CLK 
Endpoint:   regText/\reg_reg[19] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[19]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.197
= Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[19] v |        |       |   0.016 |    0.597 | 
     | mux_64/U22           | B v -> Y ^      | MUX2X1 | 0.059 |   0.075 |    0.657 | 
     | mux_64/U21           | A ^ -> Y v      | INVX1  | 0.040 |   0.115 |    0.696 | 
     | regText/U88          | A v -> Y ^      | MUX2X1 | 0.051 |   0.166 |    0.747 | 
     | regText/U87          | A ^ -> Y v      | INVX1  | 0.031 |   0.197 |    0.778 | 
     | regText/\reg_reg[19] | D v             | DFFSR  | 0.000 |   0.197 |    0.778 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[18]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.198
Total delay(totDel): 0.000 + 0.198 = 0.198
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.198 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[18]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.800
= Required Time                 0.726
- Arrival Time                  0.149
= Slack Time                    0.577
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[18] ^ |        |       |   0.025 |    0.602 | 
     | mux_64/U20           | B ^ -> Y v      | MUX2X1 | 0.034 |   0.058 |    0.636 | 
     | mux_64/U19           | A v -> Y ^      | INVX1  | 0.023 |   0.082 |    0.659 | 
     | regText/U86          | A ^ -> Y v      | MUX2X1 | 0.034 |   0.115 |    0.692 | 
     | regText/U85          | A v -> Y ^      | INVX1  | 0.033 |   0.148 |    0.726 | 
     | regText/\reg_reg[18] | D ^             | DFFSR  | 0.001 |   0.149 |    0.726 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[18]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.212
Total delay(totDel): 0.000 + 0.212 = 0.212
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.212 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[18]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.200
= Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[18] v |        |       |   0.016 |    0.588 | 
     | mux_64/U20           | B v -> Y ^      | MUX2X1 | 0.059 |   0.075 |    0.647 | 
     | mux_64/U19           | A ^ -> Y v      | INVX1  | 0.033 |   0.108 |    0.680 | 
     | regText/U86          | A v -> Y ^      | MUX2X1 | 0.052 |   0.160 |    0.733 | 
     | regText/U85          | A ^ -> Y v      | INVX1  | 0.039 |   0.199 |    0.772 | 
     | regText/\reg_reg[18] | D v             | DFFSR  | 0.001 |   0.200 |    0.773 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[17]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.000 + 0.185 = 0.185
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.185 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[17] /CLK 
Endpoint:   regText/\reg_reg[17] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[17]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.138
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[17] ^ |        |       |   0.025 |    0.615 | 
     | mux_64/U18           | B ^ -> Y v      | MUX2X1 | 0.036 |   0.061 |    0.652 | 
     | mux_64/U17           | A v -> Y ^      | INVX1  | 0.021 |   0.082 |    0.673 | 
     | regText/U84          | A ^ -> Y v      | MUX2X1 | 0.033 |   0.116 |    0.707 | 
     | regText/U83          | A v -> Y ^      | INVX1  | 0.022 |   0.137 |    0.728 | 
     | regText/\reg_reg[17] | D ^             | DFFSR  | 0.000 |   0.138 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[17]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.203
Total delay(totDel): 0.000 + 0.203 = 0.203
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.203 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[17] /CLK 
Endpoint:   regText/\reg_reg[17] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[17]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.196
= Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[17] v |        |       |   0.016 |    0.597 | 
     | mux_64/U18           | B v -> Y ^      | MUX2X1 | 0.064 |   0.079 |    0.661 | 
     | mux_64/U17           | A ^ -> Y v      | INVX1  | 0.032 |   0.112 |    0.693 | 
     | regText/U84          | A v -> Y ^      | MUX2X1 | 0.052 |   0.164 |    0.745 | 
     | regText/U83          | A ^ -> Y v      | INVX1  | 0.032 |   0.196 |    0.778 | 
     | regText/\reg_reg[17] | D v             | DFFSR  | 0.000 |   0.196 |    0.778 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[16]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.176
Total delay(totDel): 0.000 + 0.176 = 0.176
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.176 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[16] /CLK 
Endpoint:   regText/\reg_reg[16] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[16]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.129
= Slack Time                    0.600
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[16] ^ |        |       |   0.025 |    0.624 | 
     | mux_64/U16           | B ^ -> Y v      | MUX2X1 | 0.032 |   0.057 |    0.657 | 
     | mux_64/U15           | A v -> Y ^      | INVX1  | 0.020 |   0.077 |    0.676 | 
     | regText/U82          | A ^ -> Y v      | MUX2X1 | 0.031 |   0.108 |    0.707 | 
     | regText/U81          | A v -> Y ^      | INVX1  | 0.021 |   0.128 |    0.728 | 
     | regText/\reg_reg[16] | D ^             | DFFSR  | 0.000 |   0.129 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[16]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.188
Total delay(totDel): 0.000 + 0.188 = 0.188
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.188 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[16] /CLK 
Endpoint:   regText/\reg_reg[16] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[16]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.181
= Slack Time                    0.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[16] v |        |       |   0.016 |    0.612 | 
     | mux_64/U16           | B v -> Y ^      | MUX2X1 | 0.056 |   0.072 |    0.669 | 
     | mux_64/U15           | A ^ -> Y v      | INVX1  | 0.030 |   0.102 |    0.699 | 
     | regText/U82          | A v -> Y ^      | MUX2X1 | 0.048 |   0.150 |    0.747 | 
     | regText/U81          | A ^ -> Y v      | INVX1  | 0.031 |   0.181 |    0.778 | 
     | regText/\reg_reg[16] | D v             | DFFSR  | 0.000 |   0.181 |    0.778 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[15]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[15] /CLK 
Endpoint:   regText/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[15]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.146
= Slack Time                    0.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[15] ^ |        |       |   0.025 |    0.607 | 
     | mux_64/U14           | B ^ -> Y v      | MUX2X1 | 0.035 |   0.060 |    0.642 | 
     | mux_64/U13           | A v -> Y ^      | INVX1  | 0.027 |   0.086 |    0.669 | 
     | regText/U80          | A ^ -> Y v      | MUX2X1 | 0.036 |   0.122 |    0.705 | 
     | regText/U79          | A v -> Y ^      | INVX1  | 0.023 |   0.145 |    0.728 | 
     | regText/\reg_reg[15] | D ^             | DFFSR  | 0.000 |   0.146 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[15]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.210
Total delay(totDel): 0.000 + 0.210 = 0.210
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.210 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[15] /CLK 
Endpoint:   regText/\reg_reg[15] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[15]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.203
= Slack Time                    0.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[15] v |        |       |   0.016 |    0.590 | 
     | mux_64/U14           | B v -> Y ^      | MUX2X1 | 0.061 |   0.077 |    0.651 | 
     | mux_64/U13           | A ^ -> Y v      | INVX1  | 0.035 |   0.112 |    0.686 | 
     | regText/U80          | A v -> Y ^      | MUX2X1 | 0.057 |   0.169 |    0.743 | 
     | regText/U79          | A ^ -> Y v      | INVX1  | 0.034 |   0.203 |    0.777 | 
     | regText/\reg_reg[15] | D v             | DFFSR  | 0.000 |   0.203 |    0.777 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[14]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.179
Total delay(totDel): 0.000 + 0.179 = 0.179
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.179 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[14] /CLK 
Endpoint:   regText/\reg_reg[14] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[14]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.132
= Slack Time                    0.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[14] ^ |        |       |   0.025 |    0.621 | 
     | mux_64/U12           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |    0.654 | 
     | mux_64/U11           | A v -> Y ^      | INVX1  | 0.022 |   0.080 |    0.676 | 
     | regText/U78          | A ^ -> Y v      | MUX2X1 | 0.031 |   0.110 |    0.707 | 
     | regText/U77          | A v -> Y ^      | INVX1  | 0.021 |   0.132 |    0.728 | 
     | regText/\reg_reg[14] | D ^             | DFFSR  | 0.000 |   0.132 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[14]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.000 + 0.190 = 0.190
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.190 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[14] /CLK 
Endpoint:   regText/\reg_reg[14] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[14]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.183
= Slack Time                    0.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[14] v |        |       |   0.016 |    0.610 | 
     | mux_64/U12           | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |    0.667 | 
     | mux_64/U11           | A ^ -> Y v      | INVX1  | 0.032 |   0.105 |    0.699 | 
     | regText/U78          | A v -> Y ^      | MUX2X1 | 0.047 |   0.152 |    0.746 | 
     | regText/U77          | A ^ -> Y v      | INVX1  | 0.031 |   0.183 |    0.778 | 
     | regText/\reg_reg[14] | D v             | DFFSR  | 0.000 |   0.183 |    0.778 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[13]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.000 + 0.183 = 0.183
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.183 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[13] /CLK 
Endpoint:   regText/\reg_reg[13] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[13]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.136
= Slack Time                    0.593
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[13] ^ |        |       |   0.025 |    0.617 | 
     | mux_64/U10           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |    0.650 | 
     | mux_64/U9            | A v -> Y ^      | INVX1  | 0.021 |   0.079 |    0.672 | 
     | regText/U76          | A ^ -> Y v      | MUX2X1 | 0.033 |   0.112 |    0.705 | 
     | regText/U75          | A v -> Y ^      | INVX1  | 0.023 |   0.135 |    0.728 | 
     | regText/\reg_reg[13] | D ^             | DFFSR  | 0.000 |   0.136 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[13]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.000 + 0.195 = 0.195
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.195 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[13] /CLK 
Endpoint:   regText/\reg_reg[13] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[13]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.188
= Slack Time                    0.589
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[13] v |        |       |   0.016 |    0.605 | 
     | mux_64/U10           | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |    0.662 | 
     | mux_64/U9            | A ^ -> Y v      | INVX1  | 0.030 |   0.103 |    0.692 | 
     | regText/U76          | A v -> Y ^      | MUX2X1 | 0.052 |   0.155 |    0.744 | 
     | regText/U75          | A ^ -> Y v      | INVX1  | 0.033 |   0.188 |    0.777 | 
     | regText/\reg_reg[13] | D v             | DFFSR  | 0.000 |   0.188 |    0.777 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[12]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.000 + 0.186 = 0.186
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.186 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[12] /CLK 
Endpoint:   regText/\reg_reg[12] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[12]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.139
= Slack Time                    0.589
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[12] ^ |        |       |   0.025 |    0.614 | 
     | mux_64/U8            | B ^ -> Y v      | MUX2X1 | 0.034 |   0.059 |    0.648 | 
     | mux_64/U7            | A v -> Y ^      | INVX1  | 0.023 |   0.081 |    0.671 | 
     | regText/U74          | A ^ -> Y v      | MUX2X1 | 0.032 |   0.113 |    0.702 | 
     | regText/U73          | A v -> Y ^      | INVX1  | 0.026 |   0.139 |    0.728 | 
     | regText/\reg_reg[12] | D ^             | DFFSR  | 0.000 |   0.139 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[12]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.199
Total delay(totDel): 0.000 + 0.199 = 0.199
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.199 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[12] /CLK 
Endpoint:   regText/\reg_reg[12] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[12]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.191
= Slack Time                    0.585
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[12] v |        |       |   0.016 |    0.601 | 
     | mux_64/U8            | B v -> Y ^      | MUX2X1 | 0.059 |   0.075 |    0.660 | 
     | mux_64/U7            | A ^ -> Y v      | INVX1  | 0.033 |   0.108 |    0.693 | 
     | regText/U74          | A v -> Y ^      | MUX2X1 | 0.049 |   0.157 |    0.742 | 
     | regText/U73          | A ^ -> Y v      | INVX1  | 0.034 |   0.191 |    0.776 | 
     | regText/\reg_reg[12] | D v             | DFFSR  | 0.000 |   0.191 |    0.776 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[11]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.174
Total delay(totDel): 0.000 + 0.174 = 0.174
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.174 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[11] /CLK 
Endpoint:   regText/\reg_reg[11] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[11]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.127
= Slack Time                    0.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[11] ^ |        |       |   0.025 |    0.626 | 
     | mux_64/U6            | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |    0.659 | 
     | mux_64/U5            | A v -> Y ^      | INVX1  | 0.022 |   0.080 |    0.681 | 
     | regText/U72          | A ^ -> Y v      | MUX2X1 | 0.032 |   0.111 |    0.713 | 
     | regText/U71          | A v -> Y ^      | INVX1  | 0.016 |   0.127 |    0.728 | 
     | regText/\reg_reg[11] | D ^             | DFFSR  | 0.000 |   0.127 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[11]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.000 + 0.186 = 0.186
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.186 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[11] /CLK 
Endpoint:   regText/\reg_reg[11] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[11]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.182
= Slack Time                    0.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[11] v |        |       |   0.016 |    0.614 | 
     | mux_64/U6            | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |    0.671 | 
     | mux_64/U5            | A ^ -> Y v      | INVX1  | 0.032 |   0.105 |    0.703 | 
     | regText/U72          | A v -> Y ^      | MUX2X1 | 0.049 |   0.154 |    0.752 | 
     | regText/U71          | A ^ -> Y v      | INVX1  | 0.028 |   0.182 |    0.780 | 
     | regText/\reg_reg[11] | D v             | DFFSR  | 0.000 |   0.182 |    0.780 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[10]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.000 + 0.192 = 0.192
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.192 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[10] /CLK 
Endpoint:   regText/\reg_reg[10] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[10]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.145
= Slack Time                    0.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[10] ^ |        |       |   0.025 |    0.608 | 
     | mux_64/U4            | B ^ -> Y v      | MUX2X1 | 0.043 |   0.068 |    0.651 | 
     | mux_64/U3            | A v -> Y ^      | INVX1  | 0.025 |   0.093 |    0.676 | 
     | regText/U70          | A ^ -> Y v      | MUX2X1 | 0.031 |   0.124 |    0.707 | 
     | regText/U69          | A v -> Y ^      | INVX1  | 0.021 |   0.145 |    0.728 | 
     | regText/\reg_reg[10] | D ^             | DFFSR  | 0.000 |   0.145 |    0.728 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[10]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.216
Total delay(totDel): 0.000 + 0.216 = 0.216
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.216 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[10] /CLK 
Endpoint:   regText/\reg_reg[10] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[10]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.210
= Slack Time                    0.568
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[10] v |        |       |   0.016 |    0.584 | 
     | mux_64/U4            | B v -> Y ^      | MUX2X1 | 0.076 |   0.092 |    0.660 | 
     | mux_64/U3            | A ^ -> Y v      | INVX1  | 0.039 |   0.131 |    0.698 | 
     | regText/U70          | A v -> Y ^      | MUX2X1 | 0.048 |   0.178 |    0.746 | 
     | regText/U69          | A ^ -> Y v      | INVX1  | 0.031 |   0.210 |    0.777 | 
     | regText/\reg_reg[10] | D v             | DFFSR  | 0.000 |   0.210 |    0.778 | 
     +------------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[9]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.000 + 0.194 = 0.194
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.194 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[9] /CLK 
Endpoint:   regText/\reg_reg[9] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[9]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.147
= Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[9] ^ |        |       |   0.025 |    0.606 | 
     | mux_64/U128         | B ^ -> Y v     | MUX2X1 | 0.032 |   0.057 |    0.638 | 
     | mux_64/U127         | A v -> Y ^     | INVX1  | 0.039 |   0.096 |    0.677 | 
     | regText/U258        | A ^ -> Y v     | MUX2X1 | 0.032 |   0.128 |    0.709 | 
     | regText/U257        | A v -> Y ^     | INVX1  | 0.019 |   0.147 |    0.728 | 
     | regText/\reg_reg[9] | D ^            | DFFSR  | 0.000 |   0.147 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[9]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.000 + 0.200 = 0.200
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.200 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[9] /CLK 
Endpoint:   regText/\reg_reg[9] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[9]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.194
= Slack Time                    0.585
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[9] v |        |       |   0.016 |    0.600 | 
     | mux_64/U128         | B v -> Y ^     | MUX2X1 | 0.056 |   0.072 |    0.657 | 
     | mux_64/U127         | A ^ -> Y v     | INVX1  | 0.042 |   0.114 |    0.699 | 
     | regText/U258        | A v -> Y ^     | MUX2X1 | 0.049 |   0.164 |    0.748 | 
     | regText/U257        | A ^ -> Y v     | INVX1  | 0.030 |   0.194 |    0.778 | 
     | regText/\reg_reg[9] | D v            | DFFSR  | 0.000 |   0.194 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[8]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.179
Total delay(totDel): 0.000 + 0.179 = 0.179
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.179 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[8] /CLK 
Endpoint:   regText/\reg_reg[8] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[8]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.132
= Slack Time                    0.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[8] ^ |        |       |   0.025 |    0.621 | 
     | mux_64/U126         | B ^ -> Y v     | MUX2X1 | 0.033 |   0.057 |    0.653 | 
     | mux_64/U125         | A v -> Y ^     | INVX1  | 0.023 |   0.080 |    0.676 | 
     | regText/U256        | A ^ -> Y v     | MUX2X1 | 0.035 |   0.115 |    0.711 | 
     | regText/U255        | A v -> Y ^     | INVX1  | 0.017 |   0.132 |    0.728 | 
     | regText/\reg_reg[8] | D ^            | DFFSR  | 0.000 |   0.132 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[8]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.000 + 0.193 = 0.193
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.193 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[8] /CLK 
Endpoint:   regText/\reg_reg[8] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[8]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.189
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[8] v |        |       |   0.016 |    0.607 | 
     | mux_64/U126         | B v -> Y ^     | MUX2X1 | 0.057 |   0.073 |    0.664 | 
     | mux_64/U125         | A ^ -> Y v     | INVX1  | 0.032 |   0.105 |    0.696 | 
     | regText/U256        | A v -> Y ^     | MUX2X1 | 0.055 |   0.160 |    0.751 | 
     | regText/U255        | A ^ -> Y v     | INVX1  | 0.029 |   0.189 |    0.780 | 
     | regText/\reg_reg[8] | D v            | DFFSR  | 0.000 |   0.189 |    0.780 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[7]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.000 + 0.178 = 0.178
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.178 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[7] /CLK 
Endpoint:   regText/\reg_reg[7] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[7]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.131
= Slack Time                    0.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[7] ^ |        |       |   0.025 |    0.622 | 
     | mux_64/U124         | B ^ -> Y v     | MUX2X1 | 0.033 |   0.058 |    0.655 | 
     | mux_64/U123         | A v -> Y ^     | INVX1  | 0.024 |   0.082 |    0.679 | 
     | regText/U254        | A ^ -> Y v     | MUX2X1 | 0.032 |   0.114 |    0.711 | 
     | regText/U253        | A v -> Y ^     | INVX1  | 0.017 |   0.131 |    0.728 | 
     | regText/\reg_reg[7] | D ^            | DFFSR  | 0.000 |   0.131 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[7]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.000 + 0.189 = 0.189
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.189 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[7] /CLK 
Endpoint:   regText/\reg_reg[7] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[7]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.185
= Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[7] v |        |       |   0.016 |    0.611 | 
     | mux_64/U124         | B v -> Y ^     | MUX2X1 | 0.057 |   0.073 |    0.668 | 
     | mux_64/U123         | A ^ -> Y v     | INVX1  | 0.033 |   0.107 |    0.701 | 
     | regText/U254        | A v -> Y ^     | MUX2X1 | 0.049 |   0.156 |    0.751 | 
     | regText/U253        | A ^ -> Y v     | INVX1  | 0.029 |   0.185 |    0.780 | 
     | regText/\reg_reg[7] | D v            | DFFSR  | 0.000 |   0.185 |    0.780 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[6]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.000 + 0.190 = 0.190
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.190 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[6] /CLK 
Endpoint:   regText/\reg_reg[6] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[6]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.143
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[6] ^ |        |       |   0.025 |    0.610 | 
     | mux_64/U122         | B ^ -> Y v     | MUX2X1 | 0.036 |   0.060 |    0.646 | 
     | mux_64/U121         | A v -> Y ^     | INVX1  | 0.026 |   0.086 |    0.672 | 
     | regText/U252        | A ^ -> Y v     | MUX2X1 | 0.031 |   0.117 |    0.703 | 
     | regText/U251        | A v -> Y ^     | INVX1  | 0.025 |   0.142 |    0.728 | 
     | regText/\reg_reg[6] | D ^            | DFFSR  | 0.000 |   0.143 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[6]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.203
Total delay(totDel): 0.000 + 0.203 = 0.203
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.203 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[6] /CLK 
Endpoint:   regText/\reg_reg[6] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[6]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.195
= Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[6] v |        |       |   0.016 |    0.597 | 
     | mux_64/U122         | B v -> Y ^     | MUX2X1 | 0.062 |   0.078 |    0.659 | 
     | mux_64/U121         | A ^ -> Y v     | INVX1  | 0.035 |   0.113 |    0.694 | 
     | regText/U252        | A v -> Y ^     | MUX2X1 | 0.047 |   0.161 |    0.742 | 
     | regText/U251        | A ^ -> Y v     | INVX1  | 0.034 |   0.194 |    0.776 | 
     | regText/\reg_reg[6] | D v            | DFFSR  | 0.000 |   0.195 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[5]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.197
Total delay(totDel): 0.000 + 0.197 = 0.197
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.197 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[5]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.150
= Slack Time                    0.578
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[5] ^ |        |       |   0.025 |    0.603 | 
     | mux_64/U112         | B ^ -> Y v     | MUX2X1 | 0.038 |   0.062 |    0.641 | 
     | mux_64/U111         | A v -> Y ^     | INVX1  | 0.029 |   0.091 |    0.669 | 
     | regText/U242        | A ^ -> Y v     | MUX2X1 | 0.032 |   0.123 |    0.701 | 
     | regText/U241        | A v -> Y ^     | INVX1  | 0.027 |   0.150 |    0.728 | 
     | regText/\reg_reg[5] | D ^            | DFFSR  | 0.000 |   0.150 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[5]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.212
Total delay(totDel): 0.000 + 0.212 = 0.212
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.212 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[5]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.203
= Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[5] v |        |       |   0.016 |    0.588 | 
     | mux_64/U112         | B v -> Y ^     | MUX2X1 | 0.066 |   0.082 |    0.654 | 
     | mux_64/U111         | A ^ -> Y v     | INVX1  | 0.037 |   0.119 |    0.691 | 
     | regText/U242        | A v -> Y ^     | MUX2X1 | 0.049 |   0.168 |    0.740 | 
     | regText/U241        | A ^ -> Y v     | INVX1  | 0.035 |   0.203 |    0.775 | 
     | regText/\reg_reg[5] | D v            | DFFSR  | 0.000 |   0.203 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[4]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.181
Total delay(totDel): 0.000 + 0.181 = 0.181
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.181 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[4] /CLK 
Endpoint:   regText/\reg_reg[4] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[4]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.134
= Slack Time                    0.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[4] ^ |        |       |   0.025 |    0.619 | 
     | mux_64/U90          | B ^ -> Y v     | MUX2X1 | 0.032 |   0.056 |    0.651 | 
     | mux_64/U89          | A v -> Y ^     | INVX1  | 0.023 |   0.080 |    0.674 | 
     | regText/U220        | A ^ -> Y v     | MUX2X1 | 0.033 |   0.113 |    0.707 | 
     | regText/U219        | A v -> Y ^     | INVX1  | 0.021 |   0.134 |    0.728 | 
     | regText/\reg_reg[4] | D ^            | DFFSR  | 0.000 |   0.134 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[4]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.000 + 0.192 = 0.192
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.192 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[4] /CLK 
Endpoint:   regText/\reg_reg[4] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[4]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.186
= Slack Time                    0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[4] v |        |       |   0.016 |    0.608 | 
     | mux_64/U90          | B v -> Y ^     | MUX2X1 | 0.055 |   0.071 |    0.663 | 
     | mux_64/U89          | A ^ -> Y v     | INVX1  | 0.032 |   0.103 |    0.695 | 
     | regText/U220        | A v -> Y ^     | MUX2X1 | 0.051 |   0.154 |    0.746 | 
     | regText/U219        | A ^ -> Y v     | INVX1  | 0.032 |   0.186 |    0.778 | 
     | regText/\reg_reg[4] | D v            | DFFSR  | 0.000 |   0.186 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[3]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.184
Total delay(totDel): 0.000 + 0.184 = 0.184
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.184 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[3]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.137
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[3] ^ |        |       |   0.025 |    0.616 | 
     | mux_64/U68          | B ^ -> Y v     | MUX2X1 | 0.032 |   0.057 |    0.648 | 
     | mux_64/U67          | A v -> Y ^     | INVX1  | 0.028 |   0.086 |    0.677 | 
     | regText/U198        | A ^ -> Y v     | MUX2X1 | 0.031 |   0.116 |    0.707 | 
     | regText/U197        | A v -> Y ^     | INVX1  | 0.021 |   0.137 |    0.728 | 
     | regText/\reg_reg[3] | D ^            | DFFSR  | 0.000 |   0.137 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[3]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.000 + 0.192 = 0.192
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.192 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[3]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.186
= Slack Time                    0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[3] v |        |       |   0.016 |    0.608 | 
     | mux_64/U68          | B v -> Y ^     | MUX2X1 | 0.056 |   0.072 |    0.664 | 
     | mux_64/U67          | A ^ -> Y v     | INVX1  | 0.036 |   0.108 |    0.700 | 
     | regText/U198        | A v -> Y ^     | MUX2X1 | 0.047 |   0.155 |    0.747 | 
     | regText/U197        | A ^ -> Y v     | INVX1  | 0.031 |   0.186 |    0.778 | 
     | regText/\reg_reg[3] | D v            | DFFSR  | 0.000 |   0.186 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[2]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.000 + 0.190 = 0.190
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.190 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[2] /CLK 
Endpoint:   regText/\reg_reg[2] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[2]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.143
= Slack Time                    0.585
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[2] ^ |        |       |   0.025 |    0.610 | 
     | mux_64/U46          | B ^ -> Y v     | MUX2X1 | 0.033 |   0.057 |    0.643 | 
     | mux_64/U45          | A v -> Y ^     | INVX1  | 0.031 |   0.089 |    0.674 | 
     | regText/U112        | A ^ -> Y v     | MUX2X1 | 0.031 |   0.120 |    0.705 | 
     | regText/U111        | A v -> Y ^     | INVX1  | 0.023 |   0.143 |    0.728 | 
     | regText/\reg_reg[2] | D ^            | DFFSR  | 0.000 |   0.143 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[2]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.197
Total delay(totDel): 0.000 + 0.197 = 0.197
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.197 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[2] /CLK 
Endpoint:   regText/\reg_reg[2] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[2]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.189
= Slack Time                    0.587
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[2] v |        |       |   0.016 |    0.603 | 
     | mux_64/U46          | B v -> Y ^     | MUX2X1 | 0.057 |   0.073 |    0.660 | 
     | mux_64/U45          | A ^ -> Y v     | INVX1  | 0.036 |   0.109 |    0.696 | 
     | regText/U112        | A v -> Y ^     | MUX2X1 | 0.048 |   0.157 |    0.744 | 
     | regText/U111        | A ^ -> Y v     | INVX1  | 0.033 |   0.189 |    0.777 | 
     | regText/\reg_reg[2] | D v            | DFFSR  | 0.000 |   0.189 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[1]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.175
Total delay(totDel): 0.000 + 0.175 = 0.175
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.175 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[1] /CLK 
Endpoint:   regText/\reg_reg[1] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[1]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.128
= Slack Time                    0.600
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[1] ^ |        |       |   0.025 |    0.625 | 
     | mux_64/U24          | B ^ -> Y v     | MUX2X1 | 0.033 |   0.058 |    0.658 | 
     | mux_64/U23          | A v -> Y ^     | INVX1  | 0.019 |   0.076 |    0.676 | 
     | regText/U90         | A ^ -> Y v     | MUX2X1 | 0.032 |   0.108 |    0.708 | 
     | regText/U89         | A v -> Y ^     | INVX1  | 0.020 |   0.128 |    0.728 | 
     | regText/\reg_reg[1] | D ^            | DFFSR  | 0.000 |   0.128 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[1]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.000 + 0.189 = 0.189
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.189 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[1] /CLK 
Endpoint:   regText/\reg_reg[1] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[1]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.183
= Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[1] v |        |       |   0.016 |    0.611 | 
     | mux_64/U24          | B v -> Y ^     | MUX2X1 | 0.057 |   0.073 |    0.668 | 
     | mux_64/U23          | A ^ -> Y v     | INVX1  | 0.030 |   0.103 |    0.698 | 
     | regText/U90         | A v -> Y ^     | MUX2X1 | 0.049 |   0.152 |    0.747 | 
     | regText/U89         | A ^ -> Y v     | INVX1  | 0.031 |   0.183 |    0.778 | 
     | regText/\reg_reg[1] | D v            | DFFSR  | 0.000 |   0.183 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[0]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.025
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.025 + 0.000) = 0.025
Fixed Delay Adjustment(fixDel) = 0.025
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.025 + 0.885) = -0.910
Available budget after adjustments(AvailTime) = (0.800 - 0.910) = -0.110

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.197
Total delay(totDel): 0.000 + 0.197 = 0.197
Available budget(AvailTime): -0.110
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.197 + 0.025 + 0.000 + 0.000 - 0.004 = 0.020
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[0] /CLK 
Endpoint:   regText/\reg_reg[0] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[0]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.149
= Slack Time                    0.578
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[0] ^ |        |       |   0.025 |    0.603 | 
     | mux_64/U2           | B ^ -> Y v     | MUX2X1 | 0.037 |   0.062 |    0.640 | 
     | mux_64/U1           | A v -> Y ^     | INVX1  | 0.021 |   0.083 |    0.661 | 
     | regText/U68         | A ^ -> Y v     | MUX2X1 | 0.035 |   0.118 |    0.696 | 
     | regText/U67         | A v -> Y ^     | INVX1  | 0.031 |   0.149 |    0.727 | 
     | regText/\reg_reg[0] | D ^            | DFFSR  | 0.001 |   0.149 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input0[0]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.016
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.016 + 0.000) = 0.016
Fixed Delay Adjustment(fixDel) = 0.016
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.016 + 0.885) = -0.901
Available budget after adjustments(AvailTime) = (0.800 - 0.901) = -0.101

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.217
Total delay(totDel): 0.000 + 0.217 = 0.217
Available budget(AvailTime): -0.101
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.000 / 0.217 + 0.016 + 0.000 + 0.000 - 0.003 = 0.013
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[0] /CLK 
Endpoint:   regText/\reg_reg[0] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[0]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.207
= Slack Time                    0.567
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[0] v |        |       |   0.016 |    0.582 | 
     | mux_64/U2           | B v -> Y ^     | MUX2X1 | 0.065 |   0.081 |    0.647 | 
     | mux_64/U1           | A ^ -> Y v     | INVX1  | 0.032 |   0.113 |    0.680 | 
     | regText/U68         | A v -> Y ^     | MUX2X1 | 0.055 |   0.168 |    0.735 | 
     | regText/U67         | A ^ -> Y v     | INVX1  | 0.038 |   0.206 |    0.773 | 
     | regText/\reg_reg[0] | D v            | DFFSR  | 0.001 |   0.207 |    0.774 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[63]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.569
This Block's Segment Delay(segDel): 0.174
Total delay(totDel): 0.569 + 0.174 = 0.743
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.569 / 0.743 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[63] /CLK 
Endpoint:   regText/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[76] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.671
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.058 | 
     | regKey/\reg_reg[76]  | CLK ^ -> Q ^ | DFFSR   | 0.209 |   0.209 |    0.267 | 
     | U222                 | B ^ -> Y ^   | XOR2X1  | 0.115 |   0.325 |    0.382 | 
     | s_x_15/U38           | A ^ -> Y v   | INVX1   | 0.079 |   0.404 |    0.461 | 
     | s_x_15/U30           | A v -> Y ^   | AOI21X1 | 0.050 |   0.454 |    0.511 | 
     | s_x_15/U29           | C ^ -> Y v   | NAND3X1 | 0.021 |   0.475 |    0.532 | 
     | s_x_15/U5            | A v -> Y v   | AND2X1  | 0.046 |   0.521 |    0.578 | 
     | s_x_15/U25           | C v -> Y ^   | NAND3X1 | 0.048 |   0.569 |    0.626 | 
     | mux_64/U120          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.602 |    0.659 | 
     | mux_64/U119          | A v -> Y ^   | INVX1   | 0.019 |   0.620 |    0.678 | 
     | regText/U250         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.652 |    0.710 | 
     | regText/U249         | A v -> Y ^   | INVX1   | 0.018 |   0.671 |    0.728 | 
     | regText/\reg_reg[63] | D ^          | DFFSR   | 0.000 |   0.671 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[63]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.535
This Block's Segment Delay(segDel): 0.180
Total delay(totDel): 0.535 + 0.180 = 0.715
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.535 / 0.715 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[63] /CLK 
Endpoint:   regText/\reg_reg[63] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[76] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.694
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.085 | 
     | regKey/\reg_reg[76]  | CLK ^ -> Q ^ | DFFSR   | 0.209 |   0.209 |    0.295 | 
     | U222                 | B ^ -> Y ^   | XOR2X1  | 0.115 |   0.325 |    0.410 | 
     | s_x_15/U21           | B ^ -> Y ^   | AND2X1  | 0.055 |   0.380 |    0.465 | 
     | s_x_15/U22           | A ^ -> Y v   | INVX1   | 0.037 |   0.417 |    0.502 | 
     | s_x_15/U29           | A v -> Y ^   | NAND3X1 | 0.051 |   0.468 |    0.553 | 
     | s_x_15/U5            | A ^ -> Y ^   | AND2X1  | 0.042 |   0.510 |    0.595 | 
     | s_x_15/U25           | C ^ -> Y v   | NAND3X1 | 0.025 |   0.535 |    0.620 | 
     | mux_64/U120          | A v -> Y ^   | MUX2X1  | 0.050 |   0.584 |    0.669 | 
     | mux_64/U119          | A ^ -> Y v   | INVX1   | 0.030 |   0.614 |    0.699 | 
     | regText/U250         | A v -> Y ^   | MUX2X1  | 0.050 |   0.664 |    0.749 | 
     | regText/U249         | A ^ -> Y v   | INVX1   | 0.030 |   0.694 |    0.779 | 
     | regText/\reg_reg[63] | D v          | DFFSR   | 0.000 |   0.694 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[62]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.782
This Block's Segment Delay(segDel): 0.300
Total delay(totDel): 0.782 + 0.300 = 1.082
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.782 / 1.082 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[72] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  1.010
= Slack Time                   -0.282
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.282 | 
     | regKey/\reg_reg[72]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.168 |   -0.113 | 
     | U227                 | B ^ -> Y ^   | XOR2X1  | 0.063 |   0.232 |   -0.050 | 
     | s_x_14/U38           | A ^ -> Y v   | INVX1   | 0.079 |   0.311 |    0.029 | 
     | s_x_14/U30           | A v -> Y ^   | AOI21X1 | 0.055 |   0.366 |    0.084 | 
     | s_x_14/U29           | C ^ -> Y v   | NAND3X1 | 0.023 |   0.389 |    0.107 | 
     | s_x_14/U5            | A v -> Y v   | AND2X1  | 0.051 |   0.440 |    0.158 | 
     | s_x_14/U25           | C v -> Y ^   | NAND3X1 | 0.343 |   0.782 |    0.500 | 
     | mux_64/U118          | A ^ -> Y v   | MUX2X1  | 0.142 |   0.924 |    0.642 | 
     | mux_64/U117          | A v -> Y ^   | INVX1   | 0.036 |   0.960 |    0.678 | 
     | regText/U248         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.990 |    0.708 | 
     | regText/U247         | A v -> Y ^   | INVX1   | 0.020 |   1.010 |    0.728 | 
     | regText/\reg_reg[62] | D ^          | DFFSR   | 0.000 |   1.010 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[62]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.665
This Block's Segment Delay(segDel): 0.229
Total delay(totDel): 0.665 + 0.229 = 0.894
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.665 / 0.894 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[72] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.872
= Slack Time                   -0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.094 | 
     | regKey/\reg_reg[72]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.169 |    0.074 | 
     | U227                 | B ^ -> Y ^   | XOR2X1  | 0.063 |   0.232 |    0.138 | 
     | s_x_14/U21           | B ^ -> Y ^   | AND2X1  | 0.106 |   0.338 |    0.244 | 
     | s_x_14/U22           | A ^ -> Y v   | INVX1   | 0.039 |   0.377 |    0.283 | 
     | s_x_14/U29           | A v -> Y ^   | NAND3X1 | 0.053 |   0.431 |    0.337 | 
     | s_x_14/U5            | A ^ -> Y ^   | AND2X1  | 0.049 |   0.479 |    0.385 | 
     | s_x_14/U25           | C ^ -> Y v   | NAND3X1 | 0.185 |   0.665 |    0.571 | 
     | mux_64/U118          | A v -> Y ^   | MUX2X1  | 0.100 |   0.765 |    0.671 | 
     | mux_64/U117          | A ^ -> Y v   | INVX1   | 0.030 |   0.795 |    0.701 | 
     | regText/U248         | A v -> Y ^   | MUX2X1  | 0.046 |   0.842 |    0.748 | 
     | regText/U247         | A ^ -> Y v   | INVX1   | 0.030 |   0.872 |    0.778 | 
     | regText/\reg_reg[62] | D v          | DFFSR   | 0.000 |   0.872 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[61]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.754
This Block's Segment Delay(segDel): 0.188
Total delay(totDel): 0.754 + 0.188 = 0.942
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.754 / 0.942 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[61] /CLK 
Endpoint:   regText/\reg_reg[61] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[70] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.871
= Slack Time                   -0.142
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.142 | 
     | regKey/\reg_reg[70]  | CLK ^ -> Q ^ | DFFSR   | 0.423 |   0.423 |    0.280 | 
     | U229                 | B ^ -> Y ^   | XOR2X1  | 0.139 |   0.562 |    0.419 | 
     | s_x_13/U31           | A ^ -> Y v   | INVX1   | 0.031 |   0.593 |    0.451 | 
     | s_x_13/U17           | B v -> Y v   | AND2X1  | 0.051 |   0.644 |    0.502 | 
     | s_x_13/U18           | A v -> Y ^   | INVX1   | 0.026 |   0.670 |    0.528 | 
     | s_x_13/U26           | C ^ -> Y v   | NAND3X1 | 0.028 |   0.699 |    0.556 | 
     | s_x_13/U25           | B v -> Y ^   | NAND3X1 | 0.055 |   0.754 |    0.612 | 
     | mux_64/U116          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.787 |    0.644 | 
     | mux_64/U115          | A v -> Y ^   | INVX1   | 0.033 |   0.820 |    0.678 | 
     | regText/U246         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.852 |    0.710 | 
     | regText/U245         | A v -> Y ^   | INVX1   | 0.018 |   0.871 |    0.728 | 
     | regText/\reg_reg[61] | D ^          | DFFSR   | 0.000 |   0.871 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[61]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.742
This Block's Segment Delay(segDel): 0.188
Total delay(totDel): 0.742 + 0.188 = 0.930
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.742 / 0.930 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[61] /CLK 
Endpoint:   regText/\reg_reg[61] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[71] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.909
= Slack Time                   -0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.130 | 
     | regKey/\reg_reg[71]  | CLK ^ -> Q ^ | DFFSR   | 0.422 |   0.422 |    0.292 | 
     | U228                 | B ^ -> Y ^   | XOR2X1  | 0.081 |   0.503 |    0.373 | 
     | s_x_13/U35           | A ^ -> Y v   | INVX1   | 0.091 |   0.595 |    0.464 | 
     | s_x_13/U34           | B v -> Y ^   | NAND3X1 | 0.072 |   0.667 |    0.537 | 
     | s_x_13/U5            | B ^ -> Y ^   | AND2X1  | 0.049 |   0.716 |    0.586 | 
     | s_x_13/U25           | C ^ -> Y v   | NAND3X1 | 0.026 |   0.742 |    0.612 | 
     | mux_64/U116          | A v -> Y ^   | MUX2X1  | 0.049 |   0.791 |    0.661 | 
     | mux_64/U115          | A ^ -> Y v   | INVX1   | 0.039 |   0.830 |    0.700 | 
     | regText/U246         | A v -> Y ^   | MUX2X1  | 0.050 |   0.879 |    0.749 | 
     | regText/U245         | A ^ -> Y v   | INVX1   | 0.030 |   0.909 |    0.779 | 
     | regText/\reg_reg[61] | D v          | DFFSR   | 0.000 |   0.909 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[60]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.545
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.545 + 0.193 = 0.738
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.545 / 0.738 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[60] /CLK 
Endpoint:   regText/\reg_reg[60] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[64] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.666
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.062 | 
     | regKey/\reg_reg[64]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.169 |    0.231 | 
     | U236                 | B ^ -> Y ^   | XOR2X1  | 0.113 |   0.282 |    0.344 | 
     | s_x_12/U38           | A ^ -> Y v   | INVX1   | 0.077 |   0.359 |    0.421 | 
     | s_x_12/U30           | A v -> Y ^   | AOI21X1 | 0.058 |   0.417 |    0.480 | 
     | s_x_12/U29           | C ^ -> Y v   | NAND3X1 | 0.029 |   0.446 |    0.508 | 
     | s_x_12/U5            | A v -> Y v   | AND2X1  | 0.051 |   0.497 |    0.559 | 
     | s_x_12/U25           | C v -> Y ^   | NAND3X1 | 0.049 |   0.545 |    0.608 | 
     | mux_64/U114          | A ^ -> Y v   | MUX2X1  | 0.035 |   0.581 |    0.643 | 
     | mux_64/U113          | A v -> Y ^   | INVX1   | 0.021 |   0.601 |    0.663 | 
     | regText/U244         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.635 |    0.697 | 
     | regText/U243         | A v -> Y ^   | INVX1   | 0.030 |   0.665 |    0.727 | 
     | regText/\reg_reg[60] | D ^          | DFFSR   | 0.001 |   0.666 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[60]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.513
This Block's Segment Delay(segDel): 0.202
Total delay(totDel): 0.513 + 0.202 = 0.716
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.513 / 0.716 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[60] /CLK 
Endpoint:   regText/\reg_reg[60] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[64] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.690
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.084 | 
     | regKey/\reg_reg[64]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.169 |    0.253 | 
     | U236                 | B ^ -> Y ^   | XOR2X1  | 0.113 |   0.282 |    0.366 | 
     | s_x_12/U21           | B ^ -> Y ^   | AND2X1  | 0.056 |   0.338 |    0.422 | 
     | s_x_12/U22           | A ^ -> Y v   | INVX1   | 0.038 |   0.376 |    0.460 | 
     | s_x_12/U29           | A v -> Y ^   | NAND3X1 | 0.063 |   0.439 |    0.523 | 
     | s_x_12/U5            | A ^ -> Y ^   | AND2X1  | 0.049 |   0.488 |    0.572 | 
     | s_x_12/U25           | C ^ -> Y v   | NAND3X1 | 0.026 |   0.513 |    0.598 | 
     | mux_64/U114          | A v -> Y ^   | MUX2X1  | 0.054 |   0.567 |    0.651 | 
     | mux_64/U113          | A ^ -> Y v   | INVX1   | 0.032 |   0.599 |    0.683 | 
     | regText/U244         | A v -> Y ^   | MUX2X1  | 0.053 |   0.651 |    0.736 | 
     | regText/U243         | A ^ -> Y v   | INVX1   | 0.038 |   0.689 |    0.773 | 
     | regText/\reg_reg[60] | D v          | DFFSR   | 0.001 |   0.690 |    0.774 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[59]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.534
This Block's Segment Delay(segDel): 0.203
Total delay(totDel): 0.534 + 0.203 = 0.737
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.534 / 0.737 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[59] /CLK 
Endpoint:   regText/\reg_reg[59] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[60] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.666
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.063 | 
     | regKey/\reg_reg[60]  | CLK ^ -> Q ^ | DFFSR   | 0.165 |   0.165 |    0.228 | 
     | U240                 | B ^ -> Y ^   | XOR2X1  | 0.114 |   0.279 |    0.341 | 
     | s_x_11/U38           | A ^ -> Y v   | INVX1   | 0.074 |   0.352 |    0.415 | 
     | s_x_11/U30           | A v -> Y ^   | AOI21X1 | 0.056 |   0.408 |    0.471 | 
     | s_x_11/U29           | C ^ -> Y v   | NAND3X1 | 0.024 |   0.432 |    0.495 | 
     | s_x_11/U5            | A v -> Y v   | AND2X1  | 0.048 |   0.480 |    0.543 | 
     | s_x_11/U25           | C v -> Y ^   | NAND3X1 | 0.054 |   0.534 |    0.597 | 
     | mux_64/U110          | A ^ -> Y v   | MUX2X1  | 0.035 |   0.569 |    0.632 | 
     | mux_64/U109          | A v -> Y ^   | INVX1   | 0.039 |   0.608 |    0.671 | 
     | regText/U240         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.640 |    0.703 | 
     | regText/U239         | A v -> Y ^   | INVX1   | 0.025 |   0.665 |    0.728 | 
     | regText/\reg_reg[59] | D ^          | DFFSR   | 0.000 |   0.666 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[59]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.500
This Block's Segment Delay(segDel): 0.203
Total delay(totDel): 0.500 + 0.203 = 0.703
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.500 / 0.703 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[59] /CLK 
Endpoint:   regText/\reg_reg[59] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[60] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.679
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.097 | 
     | regKey/\reg_reg[60]  | CLK ^ -> Q ^ | DFFSR   | 0.165 |   0.165 |    0.263 | 
     | U240                 | B ^ -> Y ^   | XOR2X1  | 0.114 |   0.279 |    0.376 | 
     | s_x_11/U21           | B ^ -> Y ^   | AND2X1  | 0.057 |   0.336 |    0.433 | 
     | s_x_11/U22           | A ^ -> Y v   | INVX1   | 0.037 |   0.373 |    0.470 | 
     | s_x_11/U29           | A v -> Y ^   | NAND3X1 | 0.055 |   0.428 |    0.525 | 
     | s_x_11/U5            | A ^ -> Y ^   | AND2X1  | 0.044 |   0.472 |    0.569 | 
     | s_x_11/U25           | C ^ -> Y v   | NAND3X1 | 0.028 |   0.500 |    0.597 | 
     | mux_64/U110          | A v -> Y ^   | MUX2X1  | 0.052 |   0.552 |    0.650 | 
     | mux_64/U109          | A ^ -> Y v   | INVX1   | 0.043 |   0.595 |    0.693 | 
     | regText/U240         | A v -> Y ^   | MUX2X1  | 0.049 |   0.645 |    0.742 | 
     | regText/U239         | A ^ -> Y v   | INVX1   | 0.034 |   0.678 |    0.776 | 
     | regText/\reg_reg[59] | D v          | DFFSR   | 0.000 |   0.679 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[58]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.543
This Block's Segment Delay(segDel): 0.182
Total delay(totDel): 0.543 + 0.182 = 0.725
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.543 / 0.725 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[58] /CLK 
Endpoint:   regText/\reg_reg[58] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[56] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.652
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.075 | 
     | regKey/\reg_reg[56]  | CLK ^ -> Q ^ | DFFSR   | 0.185 |   0.185 |    0.261 | 
     | U244                 | B ^ -> Y ^   | XOR2X1  | 0.066 |   0.251 |    0.327 | 
     | s_x_10/U38           | A ^ -> Y v   | INVX1   | 0.102 |   0.353 |    0.429 | 
     | s_x_10/U30           | A v -> Y ^   | AOI21X1 | 0.059 |   0.412 |    0.488 | 
     | s_x_10/U29           | C ^ -> Y v   | NAND3X1 | 0.022 |   0.435 |    0.510 | 
     | s_x_10/U5            | A v -> Y v   | AND2X1  | 0.050 |   0.484 |    0.560 | 
     | s_x_10/U25           | C v -> Y ^   | NAND3X1 | 0.059 |   0.543 |    0.618 | 
     | mux_64/U108          | A ^ -> Y v   | MUX2X1  | 0.034 |   0.577 |    0.652 | 
     | mux_64/U107          | A v -> Y ^   | INVX1   | 0.027 |   0.604 |    0.680 | 
     | regText/U238         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.636 |    0.712 | 
     | regText/U237         | A v -> Y ^   | INVX1   | 0.016 |   0.652 |    0.728 | 
     | regText/\reg_reg[58] | D ^          | DFFSR   | 0.000 |   0.652 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[58]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.526
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.526 + 0.178 = 0.704
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.526 / 0.704 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[58] /CLK 
Endpoint:   regText/\reg_reg[58] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[56] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.018
+ Phase Shift                   0.800
= Required Time                 0.782
- Arrival Time                  0.686
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.096 | 
     | regKey/\reg_reg[56]  | CLK ^ -> Q ^ | DFFSR   | 0.185 |   0.185 |    0.282 | 
     | U244                 | B ^ -> Y ^   | XOR2X1  | 0.066 |   0.251 |    0.348 | 
     | s_x_10/U21           | B ^ -> Y ^   | AND2X1  | 0.107 |   0.359 |    0.455 | 
     | s_x_10/U22           | A ^ -> Y v   | INVX1   | 0.038 |   0.397 |    0.493 | 
     | s_x_10/U29           | A v -> Y ^   | NAND3X1 | 0.051 |   0.448 |    0.544 | 
     | s_x_10/U5            | A ^ -> Y ^   | AND2X1  | 0.047 |   0.495 |    0.591 | 
     | s_x_10/U25           | C ^ -> Y v   | NAND3X1 | 0.031 |   0.526 |    0.623 | 
     | mux_64/U108          | A v -> Y ^   | MUX2X1  | 0.048 |   0.574 |    0.670 | 
     | mux_64/U107          | A ^ -> Y v   | INVX1   | 0.035 |   0.609 |    0.705 | 
     | regText/U238         | A v -> Y ^   | MUX2X1  | 0.049 |   0.658 |    0.754 | 
     | regText/U237         | A ^ -> Y v   | INVX1   | 0.028 |   0.686 |    0.782 | 
     | regText/\reg_reg[58] | D v          | DFFSR   | 0.000 |   0.686 |    0.782 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[57]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.534
This Block's Segment Delay(segDel): 0.175
Total delay(totDel): 0.534 + 0.175 = 0.709
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.534 / 0.709 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[57] /CLK 
Endpoint:   regText/\reg_reg[57] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[52] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.638
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.091 | 
     | regKey/\reg_reg[52]  | CLK ^ -> Q ^ | DFFSR   | 0.161 |   0.161 |    0.252 | 
     | U249                 | B ^ -> Y ^   | XOR2X1  | 0.117 |   0.278 |    0.368 | 
     | s_x_9/U38            | A ^ -> Y v   | INVX1   | 0.081 |   0.358 |    0.449 | 
     | s_x_9/U30            | A v -> Y ^   | AOI21X1 | 0.051 |   0.409 |    0.500 | 
     | s_x_9/U29            | C ^ -> Y v   | NAND3X1 | 0.021 |   0.430 |    0.520 | 
     | s_x_9/U5             | A v -> Y v   | AND2X1  | 0.051 |   0.481 |    0.571 | 
     | s_x_9/U25            | C v -> Y ^   | NAND3X1 | 0.053 |   0.534 |    0.625 | 
     | mux_64/U106          | A ^ -> Y v   | MUX2X1  | 0.036 |   0.570 |    0.660 | 
     | mux_64/U105          | A v -> Y ^   | INVX1   | 0.020 |   0.590 |    0.680 | 
     | regText/U236         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.620 |    0.710 | 
     | regText/U235         | A v -> Y ^   | INVX1   | 0.018 |   0.638 |    0.728 | 
     | regText/\reg_reg[57] | D ^          | DFFSR   | 0.000 |   0.638 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[57]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.497
This Block's Segment Delay(segDel): 0.179
Total delay(totDel): 0.497 + 0.179 = 0.676
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.497 / 0.676 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[57] /CLK 
Endpoint:   regText/\reg_reg[57] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[52] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.655
= Slack Time                    0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.124 | 
     | regKey/\reg_reg[52]  | CLK ^ -> Q ^ | DFFSR   | 0.161 |   0.161 |    0.285 | 
     | U249                 | B ^ -> Y ^   | XOR2X1  | 0.117 |   0.278 |    0.402 | 
     | s_x_9/U21            | B ^ -> Y ^   | AND2X1  | 0.056 |   0.333 |    0.457 | 
     | s_x_9/U22            | A ^ -> Y v   | INVX1   | 0.035 |   0.368 |    0.492 | 
     | s_x_9/U29            | A v -> Y ^   | NAND3X1 | 0.051 |   0.419 |    0.543 | 
     | s_x_9/U5             | A ^ -> Y ^   | AND2X1  | 0.049 |   0.468 |    0.592 | 
     | s_x_9/U25            | C ^ -> Y v   | NAND3X1 | 0.029 |   0.497 |    0.621 | 
     | mux_64/U106          | A v -> Y ^   | MUX2X1  | 0.053 |   0.550 |    0.674 | 
     | mux_64/U105          | A ^ -> Y v   | INVX1   | 0.030 |   0.580 |    0.704 | 
     | regText/U236         | A v -> Y ^   | MUX2X1  | 0.046 |   0.626 |    0.750 | 
     | regText/U235         | A ^ -> Y v   | INVX1   | 0.029 |   0.655 |    0.779 | 
     | regText/\reg_reg[57] | D v          | DFFSR   | 0.000 |   0.655 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[56]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.591
This Block's Segment Delay(segDel): 0.182
Total delay(totDel): 0.591 + 0.182 = 0.773
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.591 / 0.773 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[56] /CLK 
Endpoint:   regText/\reg_reg[56] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[49] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.701
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.027 | 
     | regKey/\reg_reg[49]  | CLK ^ -> Q ^ | DFFSR   | 0.231 |   0.231 |    0.258 | 
     | U252                 | B ^ -> Y ^   | XOR2X1  | 0.104 |   0.335 |    0.362 | 
     | s_x_8/U43            | A ^ -> Y v   | INVX1   | 0.071 |   0.406 |    0.433 | 
     | s_x_8/U30            | B v -> Y ^   | AOI21X1 | 0.051 |   0.457 |    0.484 | 
     | s_x_8/U29            | C ^ -> Y v   | NAND3X1 | 0.021 |   0.478 |    0.505 | 
     | s_x_8/U5             | A v -> Y v   | AND2X1  | 0.052 |   0.530 |    0.557 | 
     | s_x_8/U25            | C v -> Y ^   | NAND3X1 | 0.061 |   0.591 |    0.618 | 
     | mux_64/U104          | A ^ -> Y v   | MUX2X1  | 0.036 |   0.626 |    0.653 | 
     | mux_64/U103          | A v -> Y ^   | INVX1   | 0.022 |   0.649 |    0.676 | 
     | regText/U234         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.681 |    0.708 | 
     | regText/U233         | A v -> Y ^   | INVX1   | 0.020 |   0.701 |    0.728 | 
     | regText/\reg_reg[56] | D ^          | DFFSR   | 0.000 |   0.701 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[56]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.567
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.567 + 0.185 = 0.752
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.567 / 0.752 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[56] /CLK 
Endpoint:   regText/\reg_reg[56] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[49] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.730
= Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.049 | 
     | regKey/\reg_reg[49]  | CLK ^ -> Q ^ | DFFSR   | 0.231 |   0.231 |    0.280 | 
     | U252                 | B ^ -> Y ^   | XOR2X1  | 0.104 |   0.335 |    0.384 | 
     | s_x_8/U21            | A ^ -> Y ^   | AND2X1  | 0.059 |   0.394 |    0.443 | 
     | s_x_8/U22            | A ^ -> Y v   | INVX1   | 0.040 |   0.434 |    0.482 | 
     | s_x_8/U29            | A v -> Y ^   | NAND3X1 | 0.050 |   0.484 |    0.532 | 
     | s_x_8/U5             | A ^ -> Y ^   | AND2X1  | 0.050 |   0.534 |    0.583 | 
     | s_x_8/U25            | C ^ -> Y v   | NAND3X1 | 0.032 |   0.567 |    0.615 | 
     | mux_64/U104          | A v -> Y ^   | MUX2X1  | 0.050 |   0.617 |    0.665 | 
     | mux_64/U103          | A ^ -> Y v   | INVX1   | 0.032 |   0.649 |    0.697 | 
     | regText/U234         | A v -> Y ^   | MUX2X1  | 0.050 |   0.699 |    0.747 | 
     | regText/U233         | A ^ -> Y v   | INVX1   | 0.031 |   0.729 |    0.778 | 
     | regText/\reg_reg[56] | D v          | DFFSR   | 0.000 |   0.730 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[55]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.614
This Block's Segment Delay(segDel): 0.181
Total delay(totDel): 0.614 + 0.181 = 0.794
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.614 / 0.794 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[55] /CLK 
Endpoint:   regText/\reg_reg[55] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[44] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.723
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.006 | 
     | regKey/\reg_reg[44]  | CLK ^ -> Q ^ | DFFSR   | 0.212 |   0.212 |    0.217 | 
     | U258                 | B ^ -> Y ^   | XOR2X1  | 0.133 |   0.344 |    0.350 | 
     | s_x_7/U38            | A ^ -> Y v   | INVX1   | 0.093 |   0.437 |    0.443 | 
     | s_x_7/U30            | A v -> Y ^   | AOI21X1 | 0.055 |   0.492 |    0.497 | 
     | s_x_7/U29            | C ^ -> Y v   | NAND3X1 | 0.024 |   0.516 |    0.521 | 
     | s_x_7/U5             | A v -> Y v   | AND2X1  | 0.054 |   0.570 |    0.575 | 
     | s_x_7/U25            | C v -> Y ^   | NAND3X1 | 0.044 |   0.614 |    0.619 | 
     | mux_64/U102          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.647 |    0.652 | 
     | mux_64/U101          | A v -> Y ^   | INVX1   | 0.022 |   0.668 |    0.674 | 
     | regText/U232         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.703 |    0.708 | 
     | regText/U231         | A v -> Y ^   | INVX1   | 0.020 |   0.723 |    0.728 | 
     | regText/\reg_reg[55] | D ^          | DFFSR   | 0.000 |   0.723 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[55]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.579
This Block's Segment Delay(segDel): 0.188
Total delay(totDel): 0.579 + 0.188 = 0.767
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.579 / 0.767 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[55] /CLK 
Endpoint:   regText/\reg_reg[55] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[44] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.746
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.033 | 
     | regKey/\reg_reg[44]  | CLK ^ -> Q ^ | DFFSR   | 0.212 |   0.212 |    0.245 | 
     | U258                 | B ^ -> Y ^   | XOR2X1  | 0.133 |   0.344 |    0.377 | 
     | s_x_7/U21            | B ^ -> Y ^   | AND2X1  | 0.063 |   0.408 |    0.440 | 
     | s_x_7/U22            | A ^ -> Y v   | INVX1   | 0.037 |   0.445 |    0.478 | 
     | s_x_7/U29            | A v -> Y ^   | NAND3X1 | 0.056 |   0.502 |    0.534 | 
     | s_x_7/U5             | A ^ -> Y ^   | AND2X1  | 0.053 |   0.555 |    0.587 | 
     | s_x_7/U25            | C ^ -> Y v   | NAND3X1 | 0.025 |   0.579 |    0.612 | 
     | mux_64/U102          | A v -> Y ^   | MUX2X1  | 0.050 |   0.629 |    0.662 | 
     | mux_64/U101          | A ^ -> Y v   | INVX1   | 0.031 |   0.660 |    0.693 | 
     | regText/U232         | A v -> Y ^   | MUX2X1  | 0.054 |   0.714 |    0.747 | 
     | regText/U231         | A ^ -> Y v   | INVX1   | 0.031 |   0.745 |    0.778 | 
     | regText/\reg_reg[55] | D v          | DFFSR   | 0.000 |   0.746 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[54]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.513
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.513 + 0.183 = 0.696
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.513 / 0.696 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[54] /CLK 
Endpoint:   regText/\reg_reg[54] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[41] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.624
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.104 | 
     | regKey/\reg_reg[41]  | CLK ^ -> Q ^ | DFFSR   | 0.178 |   0.178 |    0.282 | 
     | U261                 | B ^ -> Y ^   | XOR2X1  | 0.104 |   0.282 |    0.386 | 
     | s_x_6/U43            | A ^ -> Y v   | INVX1   | 0.072 |   0.354 |    0.458 | 
     | s_x_6/U30            | B v -> Y ^   | AOI21X1 | 0.045 |   0.399 |    0.503 | 
     | s_x_6/U29            | C ^ -> Y v   | NAND3X1 | 0.019 |   0.418 |    0.522 | 
     | s_x_6/U5             | A v -> Y v   | AND2X1  | 0.047 |   0.465 |    0.569 | 
     | s_x_6/U25            | C v -> Y ^   | NAND3X1 | 0.048 |   0.513 |    0.617 | 
     | mux_64/U100          | A ^ -> Y v   | MUX2X1  | 0.034 |   0.547 |    0.651 | 
     | mux_64/U99           | A v -> Y ^   | INVX1   | 0.020 |   0.567 |    0.671 | 
     | regText/U230         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.598 |    0.702 | 
     | regText/U229         | A v -> Y ^   | INVX1   | 0.026 |   0.624 |    0.728 | 
     | regText/\reg_reg[54] | D ^          | DFFSR   | 0.000 |   0.624 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[54]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.497
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.497 + 0.190 = 0.688
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.497 / 0.688 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[54] /CLK 
Endpoint:   regText/\reg_reg[54] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[41] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.663
= Slack Time                    0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.112 | 
     | regKey/\reg_reg[41]  | CLK ^ -> Q ^ | DFFSR   | 0.178 |   0.178 |    0.290 | 
     | U261                 | B ^ -> Y ^   | XOR2X1  | 0.104 |   0.282 |    0.395 | 
     | s_x_6/U21            | A ^ -> Y ^   | AND2X1  | 0.053 |   0.335 |    0.448 | 
     | s_x_6/U22            | A ^ -> Y v   | INVX1   | 0.040 |   0.375 |    0.487 | 
     | s_x_6/U29            | A v -> Y ^   | NAND3X1 | 0.048 |   0.423 |    0.536 | 
     | s_x_6/U5             | A ^ -> Y ^   | AND2X1  | 0.049 |   0.473 |    0.585 | 
     | s_x_6/U25            | C ^ -> Y v   | NAND3X1 | 0.025 |   0.497 |    0.610 | 
     | mux_64/U100          | A v -> Y ^   | MUX2X1  | 0.052 |   0.549 |    0.662 | 
     | mux_64/U99           | A ^ -> Y v   | INVX1   | 0.031 |   0.580 |    0.693 | 
     | regText/U230         | A v -> Y ^   | MUX2X1  | 0.048 |   0.628 |    0.741 | 
     | regText/U229         | A ^ -> Y v   | INVX1   | 0.034 |   0.663 |    0.775 | 
     | regText/\reg_reg[54] | D v          | DFFSR   | 0.000 |   0.663 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[53]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.814
This Block's Segment Delay(segDel): 0.182
Total delay(totDel): 0.814 + 0.182 = 0.996
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.814 / 0.996 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[53] /CLK 
Endpoint:   regText/\reg_reg[53] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[23] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.924
= Slack Time                   -0.196
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.196 | 
     | regText/\reg_reg[23] | CLK ^ -> Q ^ | DFFSR   | 0.423 |   0.423 |    0.228 | 
     | U263                 | A ^ -> Y ^   | XOR2X1  | 0.101 |   0.524 |    0.328 | 
     | s_x_5/U35            | A ^ -> Y v   | INVX1   | 0.140 |   0.664 |    0.469 | 
     | s_x_5/U30            | C v -> Y ^   | AOI21X1 | 0.034 |   0.698 |    0.503 | 
     | s_x_5/U29            | C ^ -> Y v   | NAND3X1 | 0.021 |   0.720 |    0.524 | 
     | s_x_5/U5             | A v -> Y v   | AND2X1  | 0.048 |   0.768 |    0.572 | 
     | s_x_5/U25            | C v -> Y ^   | NAND3X1 | 0.046 |   0.814 |    0.618 | 
     | mux_64/U98           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.847 |    0.651 | 
     | mux_64/U97           | A v -> Y ^   | INVX1   | 0.024 |   0.871 |    0.675 | 
     | regText/U228         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.902 |    0.706 | 
     | regText/U227         | A v -> Y ^   | INVX1   | 0.022 |   0.924 |    0.728 | 
     | regText/\reg_reg[53] | D ^          | DFFSR   | 0.000 |   0.924 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[53]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.802
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.802 + 0.186 = 0.988
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.802 / 0.988 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[53] /CLK 
Endpoint:   regText/\reg_reg[53] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[23] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.965
= Slack Time                   -0.188
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.188 | 
     | regText/\reg_reg[23] | CLK ^ -> Q ^ | DFFSR   | 0.423 |   0.423 |    0.236 | 
     | U263                 | A ^ -> Y ^   | XOR2X1  | 0.101 |   0.524 |    0.336 | 
     | s_x_5/U35            | A ^ -> Y v   | INVX1   | 0.140 |   0.664 |    0.476 | 
     | s_x_5/U34            | B v -> Y ^   | NAND3X1 | 0.060 |   0.724 |    0.537 | 
     | s_x_5/U5             | B ^ -> Y ^   | AND2X1  | 0.054 |   0.778 |    0.590 | 
     | s_x_5/U25            | C ^ -> Y v   | NAND3X1 | 0.024 |   0.802 |    0.614 | 
     | mux_64/U98           | A v -> Y ^   | MUX2X1  | 0.051 |   0.853 |    0.665 | 
     | mux_64/U97           | A ^ -> Y v   | INVX1   | 0.033 |   0.886 |    0.698 | 
     | regText/U228         | A v -> Y ^   | MUX2X1  | 0.047 |   0.933 |    0.745 | 
     | regText/U227         | A ^ -> Y v   | INVX1   | 0.032 |   0.965 |    0.777 | 
     | regText/\reg_reg[53] | D v          | DFFSR   | 0.000 |   0.965 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[52]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.532
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.532 + 0.183 = 0.715
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.532 / 0.715 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[52] /CLK 
Endpoint:   regText/\reg_reg[52] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[35] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.643
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.085 | 
     | regKey/\reg_reg[35]  | CLK ^ -> Q ^ | DFFSR   | 0.186 |   0.187 |    0.272 | 
     | U268                 | B ^ -> Y ^   | XOR2X1  | 0.061 |   0.247 |    0.333 | 
     | s_x_4/U35            | A ^ -> Y v   | INVX1   | 0.127 |   0.374 |    0.459 | 
     | s_x_4/U30            | C v -> Y ^   | AOI21X1 | 0.034 |   0.408 |    0.493 | 
     | s_x_4/U29            | C ^ -> Y v   | NAND3X1 | 0.022 |   0.430 |    0.515 | 
     | s_x_4/U5             | A v -> Y v   | AND2X1  | 0.052 |   0.482 |    0.567 | 
     | s_x_4/U25            | C v -> Y ^   | NAND3X1 | 0.050 |   0.532 |    0.617 | 
     | mux_64/U96           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.566 |    0.651 | 
     | mux_64/U95           | A v -> Y ^   | INVX1   | 0.025 |   0.591 |    0.676 | 
     | regText/U226         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.623 |    0.709 | 
     | regText/U225         | A v -> Y ^   | INVX1   | 0.019 |   0.643 |    0.728 | 
     | regText/\reg_reg[52] | D ^          | DFFSR   | 0.000 |   0.643 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[52]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.528
This Block's Segment Delay(segDel): 0.188
Total delay(totDel): 0.528 + 0.188 = 0.716
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.528 / 0.716 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[52] /CLK 
Endpoint:   regText/\reg_reg[52] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[35] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.694
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.084 | 
     | regKey/\reg_reg[35]  | CLK ^ -> Q ^ | DFFSR   | 0.186 |   0.187 |    0.271 | 
     | U268                 | B ^ -> Y ^   | XOR2X1  | 0.061 |   0.247 |    0.332 | 
     | s_x_4/U35            | A ^ -> Y v   | INVX1   | 0.127 |   0.374 |    0.458 | 
     | s_x_4/U34            | B v -> Y ^   | NAND3X1 | 0.069 |   0.443 |    0.527 | 
     | s_x_4/U5             | B ^ -> Y ^   | AND2X1  | 0.058 |   0.501 |    0.586 | 
     | s_x_4/U25            | C ^ -> Y v   | NAND3X1 | 0.027 |   0.528 |    0.612 | 
     | mux_64/U96           | A v -> Y ^   | MUX2X1  | 0.051 |   0.579 |    0.664 | 
     | mux_64/U95           | A ^ -> Y v   | INVX1   | 0.033 |   0.613 |    0.697 | 
     | regText/U226         | A v -> Y ^   | MUX2X1  | 0.051 |   0.664 |    0.748 | 
     | regText/U225         | A ^ -> Y v   | INVX1   | 0.031 |   0.694 |    0.778 | 
     | regText/\reg_reg[52] | D v          | DFFSR   | 0.000 |   0.694 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[51]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.574
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.574 + 0.193 = 0.766
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.574 / 0.766 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[51] /CLK 
Endpoint:   regText/\reg_reg[51] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[28] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.693
= Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.034 | 
     | regKey/\reg_reg[28]  | CLK ^ -> Q ^ | DFFSR   | 0.193 |   0.193 |    0.227 | 
     | U275                 | B ^ -> Y ^   | XOR2X1  | 0.122 |   0.315 |    0.349 | 
     | s_x_3/U38            | A ^ -> Y v   | INVX1   | 0.086 |   0.401 |    0.435 | 
     | s_x_3/U30            | A v -> Y ^   | AOI21X1 | 0.053 |   0.454 |    0.488 | 
     | s_x_3/U29            | C ^ -> Y v   | NAND3X1 | 0.020 |   0.475 |    0.509 | 
     | s_x_3/U5             | A v -> Y v   | AND2X1  | 0.049 |   0.524 |    0.558 | 
     | s_x_3/U25            | C v -> Y ^   | NAND3X1 | 0.050 |   0.573 |    0.607 | 
     | mux_64/U94           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.605 |    0.639 | 
     | mux_64/U93           | A v -> Y ^   | INVX1   | 0.023 |   0.629 |    0.663 | 
     | regText/U224         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.660 |    0.694 | 
     | regText/U223         | A v -> Y ^   | INVX1   | 0.032 |   0.692 |    0.726 | 
     | regText/\reg_reg[51] | D ^          | DFFSR   | 0.001 |   0.693 |    0.727 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[51]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.529
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.529 + 0.194 = 0.723
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.529 / 0.723 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[51] /CLK 
Endpoint:   regText/\reg_reg[51] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[28] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.696
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.078 | 
     | regKey/\reg_reg[28]  | CLK ^ -> Q ^ | DFFSR   | 0.193 |   0.193 |    0.271 | 
     | U275                 | B ^ -> Y ^   | XOR2X1  | 0.122 |   0.315 |    0.392 | 
     | s_x_3/U21            | B ^ -> Y ^   | AND2X1  | 0.055 |   0.370 |    0.447 | 
     | s_x_3/U22            | A ^ -> Y v   | INVX1   | 0.037 |   0.407 |    0.485 | 
     | s_x_3/U29            | A v -> Y ^   | NAND3X1 | 0.049 |   0.456 |    0.534 | 
     | s_x_3/U5             | A ^ -> Y ^   | AND2X1  | 0.046 |   0.502 |    0.580 | 
     | s_x_3/U25            | C ^ -> Y v   | NAND3X1 | 0.026 |   0.529 |    0.606 | 
     | mux_64/U94           | A v -> Y ^   | MUX2X1  | 0.047 |   0.576 |    0.654 | 
     | mux_64/U93           | A ^ -> Y v   | INVX1   | 0.033 |   0.609 |    0.686 | 
     | regText/U224         | A v -> Y ^   | MUX2X1  | 0.048 |   0.657 |    0.735 | 
     | regText/U223         | A ^ -> Y v   | INVX1   | 0.038 |   0.695 |    0.773 | 
     | regText/\reg_reg[51] | D v          | DFFSR   | 0.001 |   0.696 |    0.773 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[50]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.517
This Block's Segment Delay(segDel): 0.177
Total delay(totDel): 0.517 + 0.177 = 0.694
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.517 / 0.694 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[50] /CLK 
Endpoint:   regText/\reg_reg[50] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[24] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.622
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.106 | 
     | regKey/\reg_reg[24]  | CLK ^ -> Q ^ | DFFSR   | 0.160 |   0.160 |    0.267 | 
     | U216                 | B ^ -> Y ^   | XOR2X1  | 0.111 |   0.271 |    0.378 | 
     | s_x_2/U38            | A ^ -> Y v   | INVX1   | 0.080 |   0.351 |    0.457 | 
     | s_x_2/U30            | A v -> Y ^   | AOI21X1 | 0.059 |   0.410 |    0.516 | 
     | s_x_2/U29            | C ^ -> Y v   | NAND3X1 | 0.019 |   0.429 |    0.536 | 
     | s_x_2/U5             | A v -> Y v   | AND2X1  | 0.044 |   0.473 |    0.580 | 
     | s_x_2/U25            | C v -> Y ^   | NAND3X1 | 0.044 |   0.517 |    0.623 | 
     | mux_64/U92           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.548 |    0.655 | 
     | mux_64/U91           | A v -> Y ^   | INVX1   | 0.021 |   0.570 |    0.676 | 
     | regText/U222         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.605 |    0.712 | 
     | regText/U221         | A v -> Y ^   | INVX1   | 0.017 |   0.622 |    0.728 | 
     | regText/\reg_reg[50] | D ^          | DFFSR   | 0.000 |   0.622 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[50]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.478
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.478 + 0.185 = 0.663
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.478 / 0.663 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[50] /CLK 
Endpoint:   regText/\reg_reg[50] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[24] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.643
= Slack Time                    0.137
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.137 | 
     | regKey/\reg_reg[24]  | CLK ^ -> Q ^ | DFFSR   | 0.160 |   0.160 |    0.298 | 
     | U216                 | B ^ -> Y ^   | XOR2X1  | 0.111 |   0.271 |    0.408 | 
     | s_x_2/U21            | B ^ -> Y ^   | AND2X1  | 0.053 |   0.324 |    0.462 | 
     | s_x_2/U22            | A ^ -> Y v   | INVX1   | 0.040 |   0.365 |    0.502 | 
     | s_x_2/U29            | A v -> Y ^   | NAND3X1 | 0.045 |   0.410 |    0.547 | 
     | s_x_2/U5             | A ^ -> Y ^   | AND2X1  | 0.046 |   0.456 |    0.593 | 
     | s_x_2/U25            | C ^ -> Y v   | NAND3X1 | 0.022 |   0.478 |    0.615 | 
     | mux_64/U92           | A v -> Y ^   | MUX2X1  | 0.048 |   0.526 |    0.663 | 
     | mux_64/U91           | A ^ -> Y v   | INVX1   | 0.032 |   0.558 |    0.695 | 
     | regText/U222         | A v -> Y ^   | MUX2X1  | 0.056 |   0.613 |    0.751 | 
     | regText/U221         | A ^ -> Y v   | INVX1   | 0.029 |   0.643 |    0.780 | 
     | regText/\reg_reg[50] | D v          | DFFSR   | 0.000 |   0.643 |    0.780 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[49]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.529
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.529 + 0.183 = 0.712
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.529 / 0.712 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[49] /CLK 
Endpoint:   regText/\reg_reg[49] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[20] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.640
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.088 | 
     | regKey/\reg_reg[20]  | CLK ^ -> Q ^ | DFFSR   | 0.175 |   0.174 |    0.262 | 
     | U234                 | B ^ -> Y ^   | XOR2X1  | 0.064 |   0.239 |    0.327 | 
     | s_x_1/U38            | A ^ -> Y v   | INVX1   | 0.108 |   0.347 |    0.435 | 
     | s_x_1/U30            | A v -> Y ^   | AOI21X1 | 0.056 |   0.403 |    0.491 | 
     | s_x_1/U29            | C ^ -> Y v   | NAND3X1 | 0.022 |   0.425 |    0.513 | 
     | s_x_1/U5             | A v -> Y v   | AND2X1  | 0.054 |   0.479 |    0.567 | 
     | s_x_1/U25            | C v -> Y ^   | NAND3X1 | 0.050 |   0.529 |    0.617 | 
     | mux_64/U88           | A ^ -> Y v   | MUX2X1  | 0.036 |   0.565 |    0.653 | 
     | mux_64/U87           | A v -> Y ^   | INVX1   | 0.021 |   0.586 |    0.674 | 
     | regText/U218         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.617 |    0.705 | 
     | regText/U217         | A v -> Y ^   | INVX1   | 0.023 |   0.640 |    0.728 | 
     | regText/\reg_reg[49] | D ^          | DFFSR   | 0.000 |   0.640 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[49]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.513
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.513 + 0.190 = 0.703
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.513 / 0.703 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[49] /CLK 
Endpoint:   regText/\reg_reg[49] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[20] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.680
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.098 | 
     | regKey/\reg_reg[20]  | CLK ^ -> Q ^ | DFFSR   | 0.175 |   0.174 |    0.272 | 
     | U234                 | B ^ -> Y ^   | XOR2X1  | 0.064 |   0.239 |    0.336 | 
     | s_x_1/U21            | B ^ -> Y ^   | AND2X1  | 0.102 |   0.341 |    0.438 | 
     | s_x_1/U22            | A ^ -> Y v   | INVX1   | 0.039 |   0.380 |    0.478 | 
     | s_x_1/U29            | A v -> Y ^   | NAND3X1 | 0.052 |   0.432 |    0.529 | 
     | s_x_1/U5             | A ^ -> Y ^   | AND2X1  | 0.053 |   0.485 |    0.583 | 
     | s_x_1/U25            | C ^ -> Y v   | NAND3X1 | 0.028 |   0.513 |    0.610 | 
     | mux_64/U88           | A v -> Y ^   | MUX2X1  | 0.055 |   0.567 |    0.665 | 
     | mux_64/U87           | A ^ -> Y v   | INVX1   | 0.032 |   0.599 |    0.697 | 
     | regText/U218         | A v -> Y ^   | MUX2X1  | 0.048 |   0.647 |    0.745 | 
     | regText/U217         | A ^ -> Y v   | INVX1   | 0.032 |   0.679 |    0.777 | 
     | regText/\reg_reg[49] | D v          | DFFSR   | 0.000 |   0.680 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[48]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.762
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.762 + 0.194 = 0.955
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.762 / 0.955 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[48] /CLK 
Endpoint:   regText/\reg_reg[48] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.883
= Slack Time                   -0.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.155 | 
     | regKey/\reg_reg[17]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.269 | 
     | U267                 | B ^ -> Y ^   | XOR2X1  | 0.099 |   0.523 |    0.368 | 
     | s_x_0/U43            | A ^ -> Y v   | INVX1   | 0.061 |   0.584 |    0.429 | 
     | s_x_0/U28            | B v -> Y ^   | AOI21X1 | 0.048 |   0.632 |    0.477 | 
     | s_x_0/U27            | C ^ -> Y v   | NAND3X1 | 0.028 |   0.661 |    0.506 | 
     | s_x_0/U3             | A v -> Y v   | AND2X1  | 0.053 |   0.714 |    0.559 | 
     | s_x_0/U23            | C v -> Y ^   | NAND3X1 | 0.048 |   0.762 |    0.607 | 
     | mux_64/U86           | A ^ -> Y v   | MUX2X1  | 0.038 |   0.799 |    0.644 | 
     | mux_64/U85           | A v -> Y ^   | INVX1   | 0.027 |   0.826 |    0.671 | 
     | regText/U216         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.857 |    0.702 | 
     | regText/U215         | A v -> Y ^   | INVX1   | 0.026 |   0.883 |    0.728 | 
     | regText/\reg_reg[48] | D ^          | DFFSR   | 0.000 |   0.883 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[48]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.756
This Block's Segment Delay(segDel): 0.201
Total delay(totDel): 0.756 + 0.201 = 0.957
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.756 / 0.957 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[48] /CLK 
Endpoint:   regText/\reg_reg[48] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.932
= Slack Time                   -0.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.156 | 
     | regKey/\reg_reg[17]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.268 | 
     | U267                 | B ^ -> Y ^   | XOR2X1  | 0.099 |   0.523 |    0.367 | 
     | s_x_0/U19            | A ^ -> Y ^   | AND2X1  | 0.052 |   0.575 |    0.419 | 
     | s_x_0/U20            | A ^ -> Y v   | INVX1   | 0.039 |   0.614 |    0.458 | 
     | s_x_0/U27            | A v -> Y ^   | NAND3X1 | 0.064 |   0.678 |    0.522 | 
     | s_x_0/U3             | A ^ -> Y ^   | AND2X1  | 0.052 |   0.730 |    0.573 | 
     | s_x_0/U23            | C ^ -> Y v   | NAND3X1 | 0.026 |   0.755 |    0.599 | 
     | mux_64/U86           | A v -> Y ^   | MUX2X1  | 0.059 |   0.814 |    0.658 | 
     | mux_64/U85           | A ^ -> Y v   | INVX1   | 0.036 |   0.851 |    0.694 | 
     | regText/U216         | A v -> Y ^   | MUX2X1  | 0.047 |   0.897 |    0.741 | 
     | regText/U215         | A ^ -> Y v   | INVX1   | 0.034 |   0.932 |    0.775 | 
     | regText/\reg_reg[48] | D v          | DFFSR   | 0.000 |   0.932 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[47]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.583
This Block's Segment Delay(segDel): 0.175
Total delay(totDel): 0.583 + 0.175 = 0.758
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.583 / 0.758 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[47] /CLK 
Endpoint:   regText/\reg_reg[47] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[76] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.686
= Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.042 | 
     | regKey/\reg_reg[76]  | CLK ^ -> Q ^ | DFFSR   | 0.209 |   0.209 |    0.251 | 
     | U222                 | B ^ -> Y ^   | XOR2X1  | 0.115 |   0.325 |    0.367 | 
     | s_x_15/U38           | A ^ -> Y v   | INVX1   | 0.079 |   0.404 |    0.446 | 
     | s_x_15/U30           | A v -> Y ^   | AOI21X1 | 0.050 |   0.454 |    0.496 | 
     | s_x_15/U29           | C ^ -> Y v   | NAND3X1 | 0.021 |   0.475 |    0.516 | 
     | s_x_15/U5            | A v -> Y v   | AND2X1  | 0.046 |   0.521 |    0.563 | 
     | s_x_15/U19           | A v -> Y ^   | INVX1   | 0.018 |   0.539 |    0.581 | 
     | s_x_15/U27           | A ^ -> Y ^   | OR2X1   | 0.045 |   0.583 |    0.625 | 
     | mux_64/U84           | A ^ -> Y v   | MUX2X1  | 0.030 |   0.613 |    0.655 | 
     | mux_64/U83           | A v -> Y ^   | INVX1   | 0.024 |   0.638 |    0.680 | 
     | regText/U214         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.670 |    0.712 | 
     | regText/U213         | A v -> Y ^   | INVX1   | 0.017 |   0.686 |    0.728 | 
     | regText/\reg_reg[47] | D ^          | DFFSR   | 0.000 |   0.686 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[47]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.586
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.586 + 0.178 = 0.764
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.586 / 0.764 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[47] /CLK 
Endpoint:   regText/\reg_reg[47] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[76] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.743
= Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.037 | 
     | regKey/\reg_reg[76]  | CLK ^ -> Q ^ | DFFSR   | 0.209 |   0.209 |    0.246 | 
     | U222                 | B ^ -> Y ^   | XOR2X1  | 0.115 |   0.325 |    0.361 | 
     | s_x_15/U21           | B ^ -> Y ^   | AND2X1  | 0.055 |   0.380 |    0.417 | 
     | s_x_15/U22           | A ^ -> Y v   | INVX1   | 0.037 |   0.417 |    0.453 | 
     | s_x_15/U29           | A v -> Y ^   | NAND3X1 | 0.051 |   0.468 |    0.504 | 
     | s_x_15/U5            | A ^ -> Y ^   | AND2X1  | 0.042 |   0.510 |    0.546 | 
     | s_x_15/U19           | A ^ -> Y v   | INVX1   | 0.030 |   0.539 |    0.576 | 
     | s_x_15/U27           | A v -> Y v   | OR2X1   | 0.047 |   0.586 |    0.623 | 
     | mux_64/U84           | A v -> Y ^   | MUX2X1  | 0.046 |   0.632 |    0.669 | 
     | mux_64/U83           | A ^ -> Y v   | INVX1   | 0.033 |   0.665 |    0.701 | 
     | regText/U214         | A v -> Y ^   | MUX2X1  | 0.050 |   0.715 |    0.751 | 
     | regText/U213         | A ^ -> Y v   | INVX1   | 0.029 |   0.743 |    0.780 | 
     | regText/\reg_reg[47] | D v          | DFFSR   | 0.000 |   0.743 |    0.780 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[46]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.531
This Block's Segment Delay(segDel): 0.205
Total delay(totDel): 0.531 + 0.205 = 0.736
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.531 / 0.736 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[46] /CLK 
Endpoint:   regText/\reg_reg[46] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[72] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.664
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |    0.064 | 
     | regKey/\reg_reg[72]  | CLK ^ -> Q ^ | DFFSR  | 0.169 |   0.169 |    0.233 | 
     | U227                 | B ^ -> Y v   | XOR2X1 | 0.043 |   0.212 |    0.276 | 
     | s_x_14/U21           | B v -> Y v   | AND2X1 | 0.101 |   0.313 |    0.377 | 
     | s_x_14/U22           | A v -> Y ^   | INVX1  | 0.031 |   0.344 |    0.408 | 
     | s_x_14/U10           | A ^ -> Y ^   | AND2X1 | 0.030 |   0.373 |    0.437 | 
     | s_x_14/U11           | A ^ -> Y v   | INVX1  | 0.031 |   0.404 |    0.468 | 
     | s_x_14/U28           | B v -> Y ^   | MUX2X1 | 0.059 |   0.463 |    0.527 | 
     | s_x_14/U27           | B ^ -> Y ^   | OR2X1  | 0.068 |   0.531 |    0.595 | 
     | mux_64/U82           | A ^ -> Y v   | MUX2X1 | 0.033 |   0.565 |    0.629 | 
     | mux_64/U81           | A v -> Y ^   | INVX1  | 0.035 |   0.600 |    0.664 | 
     | regText/U212         | A ^ -> Y v   | MUX2X1 | 0.036 |   0.636 |    0.700 | 
     | regText/U211         | A v -> Y ^   | INVX1  | 0.028 |   0.664 |    0.728 | 
     | regText/\reg_reg[46] | D ^          | DFFSR  | 0.001 |   0.664 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[46]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.564
This Block's Segment Delay(segDel): 0.208
Total delay(totDel): 0.564 + 0.208 = 0.773
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.564 / 0.773 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[46] /CLK 
Endpoint:   regText/\reg_reg[46] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[72] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.748
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.027 | 
     | regKey/\reg_reg[72]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.169 |    0.196 | 
     | U227                 | B ^ -> Y ^   | XOR2X1  | 0.063 |   0.232 |    0.259 | 
     | s_x_14/U21           | B ^ -> Y ^   | AND2X1  | 0.106 |   0.338 |    0.366 | 
     | s_x_14/U22           | A ^ -> Y v   | INVX1   | 0.039 |   0.377 |    0.405 | 
     | s_x_14/U29           | A v -> Y ^   | NAND3X1 | 0.053 |   0.431 |    0.458 | 
     | s_x_14/U5            | A ^ -> Y ^   | AND2X1  | 0.049 |   0.479 |    0.507 | 
     | s_x_14/U19           | A ^ -> Y v   | INVX1   | 0.031 |   0.510 |    0.537 | 
     | s_x_14/U27           | A v -> Y v   | OR2X1   | 0.054 |   0.564 |    0.592 | 
     | mux_64/U82           | A v -> Y ^   | MUX2X1  | 0.050 |   0.614 |    0.642 | 
     | mux_64/U81           | A ^ -> Y v   | INVX1   | 0.039 |   0.653 |    0.681 | 
     | regText/U212         | A v -> Y ^   | MUX2X1  | 0.057 |   0.711 |    0.738 | 
     | regText/U211         | A ^ -> Y v   | INVX1   | 0.037 |   0.747 |    0.775 | 
     | regText/\reg_reg[46] | D v          | DFFSR   | 0.000 |   0.748 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[45]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.773
This Block's Segment Delay(segDel): 0.188
Total delay(totDel): 0.773 + 0.188 = 0.961
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.773 / 0.961 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[45] /CLK 
Endpoint:   regText/\reg_reg[45] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[69] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.889
= Slack Time                   -0.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.161 | 
     | regKey/\reg_reg[69]  | CLK ^ -> Q ^ | DFFSR  | 0.424 |   0.424 |    0.263 | 
     | U230                 | B ^ -> Y v   | XOR2X1 | 0.077 |   0.501 |    0.340 | 
     | s_x_13/U21           | A v -> Y v   | AND2X1 | 0.061 |   0.562 |    0.401 | 
     | s_x_13/U22           | A v -> Y ^   | INVX1  | 0.030 |   0.591 |    0.431 | 
     | s_x_13/U10           | A ^ -> Y ^   | AND2X1 | 0.031 |   0.623 |    0.462 | 
     | s_x_13/U11           | A ^ -> Y v   | INVX1  | 0.030 |   0.653 |    0.492 | 
     | s_x_13/U28           | B v -> Y ^   | MUX2X1 | 0.065 |   0.718 |    0.557 | 
     | s_x_13/U27           | B ^ -> Y ^   | OR2X1  | 0.055 |   0.773 |    0.612 | 
     | mux_64/U80           | A ^ -> Y v   | MUX2X1 | 0.036 |   0.809 |    0.648 | 
     | mux_64/U79           | A v -> Y ^   | INVX1  | 0.019 |   0.828 |    0.667 | 
     | regText/U210         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.862 |    0.702 | 
     | regText/U209         | A v -> Y ^   | INVX1  | 0.026 |   0.889 |    0.728 | 
     | regText/\reg_reg[45] | D ^          | DFFSR  | 0.000 |   0.889 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[45]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.790
This Block's Segment Delay(segDel): 0.203
Total delay(totDel): 0.790 + 0.203 = 0.993
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.790 / 0.993 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[45] /CLK 
Endpoint:   regText/\reg_reg[45] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[71] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.969
= Slack Time                   -0.193
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.193 | 
     | regKey/\reg_reg[71]  | CLK ^ -> Q ^ | DFFSR   | 0.422 |   0.422 |    0.229 | 
     | U228                 | B ^ -> Y ^   | XOR2X1  | 0.081 |   0.503 |    0.310 | 
     | s_x_13/U35           | A ^ -> Y v   | INVX1   | 0.091 |   0.595 |    0.402 | 
     | s_x_13/U34           | B v -> Y ^   | NAND3X1 | 0.072 |   0.667 |    0.474 | 
     | s_x_13/U5            | B ^ -> Y ^   | AND2X1  | 0.049 |   0.716 |    0.523 | 
     | s_x_13/U19           | A ^ -> Y v   | INVX1   | 0.029 |   0.745 |    0.552 | 
     | s_x_13/U27           | A v -> Y v   | OR2X1   | 0.045 |   0.790 |    0.597 | 
     | mux_64/U80           | A v -> Y ^   | MUX2X1  | 0.057 |   0.848 |    0.655 | 
     | mux_64/U79           | A ^ -> Y v   | INVX1   | 0.031 |   0.879 |    0.686 | 
     | regText/U210         | A v -> Y ^   | MUX2X1  | 0.054 |   0.933 |    0.740 | 
     | regText/U209         | A ^ -> Y v   | INVX1   | 0.035 |   0.968 |    0.775 | 
     | regText/\reg_reg[45] | D v          | DFFSR   | 0.000 |   0.969 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[44]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.565
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.565 + 0.183 = 0.748
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.565 / 0.748 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[44] /CLK 
Endpoint:   regText/\reg_reg[44] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[64] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.676
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.052 | 
     | regKey/\reg_reg[64]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.169 |    0.221 | 
     | U236                 | B ^ -> Y ^   | XOR2X1  | 0.113 |   0.282 |    0.334 | 
     | s_x_12/U38           | A ^ -> Y v   | INVX1   | 0.077 |   0.359 |    0.411 | 
     | s_x_12/U30           | A v -> Y ^   | AOI21X1 | 0.058 |   0.417 |    0.470 | 
     | s_x_12/U29           | C ^ -> Y v   | NAND3X1 | 0.029 |   0.446 |    0.498 | 
     | s_x_12/U5            | A v -> Y v   | AND2X1  | 0.051 |   0.497 |    0.549 | 
     | s_x_12/U19           | A v -> Y ^   | INVX1   | 0.021 |   0.517 |    0.570 | 
     | s_x_12/U27           | A ^ -> Y ^   | OR2X1   | 0.048 |   0.565 |    0.617 | 
     | mux_64/U78           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.597 |    0.650 | 
     | mux_64/U77           | A v -> Y ^   | INVX1   | 0.021 |   0.619 |    0.671 | 
     | regText/U208         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.651 |    0.704 | 
     | regText/U207         | A v -> Y ^   | INVX1   | 0.024 |   0.676 |    0.728 | 
     | regText/\reg_reg[44] | D ^          | DFFSR   | 0.000 |   0.676 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[44]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.568
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.568 + 0.190 = 0.758
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.568 / 0.758 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[44] /CLK 
Endpoint:   regText/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[64] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.735
= Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.042 | 
     | regKey/\reg_reg[64]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.169 |    0.211 | 
     | U236                 | B ^ -> Y ^   | XOR2X1  | 0.113 |   0.282 |    0.324 | 
     | s_x_12/U21           | B ^ -> Y ^   | AND2X1  | 0.056 |   0.338 |    0.379 | 
     | s_x_12/U22           | A ^ -> Y v   | INVX1   | 0.038 |   0.376 |    0.418 | 
     | s_x_12/U29           | A v -> Y ^   | NAND3X1 | 0.063 |   0.439 |    0.481 | 
     | s_x_12/U5            | A ^ -> Y ^   | AND2X1  | 0.049 |   0.488 |    0.529 | 
     | s_x_12/U19           | A ^ -> Y v   | INVX1   | 0.032 |   0.519 |    0.561 | 
     | s_x_12/U27           | A v -> Y v   | OR2X1   | 0.049 |   0.568 |    0.610 | 
     | mux_64/U78           | A v -> Y ^   | MUX2X1  | 0.050 |   0.619 |    0.661 | 
     | mux_64/U77           | A ^ -> Y v   | INVX1   | 0.032 |   0.650 |    0.692 | 
     | regText/U208         | A v -> Y ^   | MUX2X1  | 0.050 |   0.701 |    0.743 | 
     | regText/U207         | A ^ -> Y v   | INVX1   | 0.034 |   0.734 |    0.776 | 
     | regText/\reg_reg[44] | D v          | DFFSR   | 0.000 |   0.735 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[43]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.542
This Block's Segment Delay(segDel): 0.173
Total delay(totDel): 0.542 + 0.173 = 0.715
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.542 / 0.715 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[43] /CLK 
Endpoint:   regText/\reg_reg[43] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[60] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.643
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.085 | 
     | regKey/\reg_reg[60]  | CLK ^ -> Q ^ | DFFSR   | 0.165 |   0.165 |    0.250 | 
     | U240                 | B ^ -> Y ^   | XOR2X1  | 0.114 |   0.279 |    0.364 | 
     | s_x_11/U38           | A ^ -> Y v   | INVX1   | 0.074 |   0.352 |    0.437 | 
     | s_x_11/U30           | A v -> Y ^   | AOI21X1 | 0.056 |   0.408 |    0.493 | 
     | s_x_11/U29           | C ^ -> Y v   | NAND3X1 | 0.024 |   0.432 |    0.517 | 
     | s_x_11/U5            | A v -> Y v   | AND2X1  | 0.048 |   0.480 |    0.565 | 
     | s_x_11/U19           | A v -> Y ^   | INVX1   | 0.020 |   0.499 |    0.585 | 
     | s_x_11/U27           | A ^ -> Y ^   | OR2X1   | 0.042 |   0.542 |    0.627 | 
     | mux_64/U76           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.573 |    0.659 | 
     | mux_64/U75           | A v -> Y ^   | INVX1   | 0.019 |   0.592 |    0.677 | 
     | regText/U206         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.623 |    0.708 | 
     | regText/U205         | A v -> Y ^   | INVX1   | 0.021 |   0.643 |    0.728 | 
     | regText/\reg_reg[43] | D ^          | DFFSR   | 0.000 |   0.643 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[43]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.548
This Block's Segment Delay(segDel): 0.179
Total delay(totDel): 0.548 + 0.179 = 0.727
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.548 / 0.727 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[43] /CLK 
Endpoint:   regText/\reg_reg[43] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[60] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.705
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.073 | 
     | regKey/\reg_reg[60]  | CLK ^ -> Q ^ | DFFSR   | 0.165 |   0.165 |    0.238 | 
     | U240                 | B ^ -> Y ^   | XOR2X1  | 0.114 |   0.279 |    0.352 | 
     | s_x_11/U21           | B ^ -> Y ^   | AND2X1  | 0.057 |   0.336 |    0.409 | 
     | s_x_11/U22           | A ^ -> Y v   | INVX1   | 0.037 |   0.373 |    0.446 | 
     | s_x_11/U29           | A v -> Y ^   | NAND3X1 | 0.055 |   0.428 |    0.501 | 
     | s_x_11/U5            | A ^ -> Y ^   | AND2X1  | 0.044 |   0.472 |    0.545 | 
     | s_x_11/U19           | A ^ -> Y v   | INVX1   | 0.031 |   0.502 |    0.576 | 
     | s_x_11/U27           | A v -> Y v   | OR2X1   | 0.045 |   0.548 |    0.621 | 
     | mux_64/U76           | A v -> Y ^   | MUX2X1  | 0.049 |   0.597 |    0.670 | 
     | mux_64/U75           | A ^ -> Y v   | INVX1   | 0.030 |   0.627 |    0.700 | 
     | regText/U206         | A v -> Y ^   | MUX2X1  | 0.047 |   0.674 |    0.747 | 
     | regText/U205         | A ^ -> Y v   | INVX1   | 0.031 |   0.705 |    0.778 | 
     | regText/\reg_reg[43] | D v          | DFFSR   | 0.000 |   0.705 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[42]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.556
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.556 + 0.190 = 0.745
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.556 / 0.745 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[42] /CLK 
Endpoint:   regText/\reg_reg[42] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[56] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.673
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |    0.055 | 
     | regKey/\reg_reg[56]  | CLK ^ -> Q ^ | DFFSR  | 0.185 |   0.185 |    0.240 | 
     | U244                 | B ^ -> Y v   | XOR2X1 | 0.047 |   0.232 |    0.287 | 
     | s_x_10/U21           | B v -> Y v   | AND2X1 | 0.102 |   0.334 |    0.389 | 
     | s_x_10/U22           | A v -> Y ^   | INVX1  | 0.031 |   0.366 |    0.420 | 
     | s_x_10/U10           | A ^ -> Y ^   | AND2X1 | 0.031 |   0.396 |    0.451 | 
     | s_x_10/U11           | A ^ -> Y v   | INVX1  | 0.032 |   0.428 |    0.483 | 
     | s_x_10/U28           | B v -> Y ^   | MUX2X1 | 0.068 |   0.496 |    0.551 | 
     | s_x_10/U27           | B ^ -> Y ^   | OR2X1  | 0.060 |   0.556 |    0.610 | 
     | mux_64/U74           | A ^ -> Y v   | MUX2X1 | 0.031 |   0.587 |    0.641 | 
     | mux_64/U73           | A v -> Y ^   | INVX1  | 0.025 |   0.612 |    0.667 | 
     | regText/U204         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.646 |    0.701 | 
     | regText/U203         | A v -> Y ^   | INVX1  | 0.027 |   0.673 |    0.728 | 
     | regText/\reg_reg[42] | D ^          | DFFSR  | 0.000 |   0.673 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[42]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.577
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.577 + 0.195 = 0.772
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.577 / 0.772 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[42] /CLK 
Endpoint:   regText/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[56] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.747
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.028 | 
     | regKey/\reg_reg[56]  | CLK ^ -> Q ^ | DFFSR   | 0.185 |   0.185 |    0.214 | 
     | U244                 | B ^ -> Y ^   | XOR2X1  | 0.066 |   0.251 |    0.280 | 
     | s_x_10/U21           | B ^ -> Y ^   | AND2X1  | 0.107 |   0.359 |    0.387 | 
     | s_x_10/U22           | A ^ -> Y v   | INVX1   | 0.038 |   0.397 |    0.425 | 
     | s_x_10/U29           | A v -> Y ^   | NAND3X1 | 0.051 |   0.448 |    0.476 | 
     | s_x_10/U5            | A ^ -> Y ^   | AND2X1  | 0.047 |   0.495 |    0.523 | 
     | s_x_10/U19           | A ^ -> Y v   | INVX1   | 0.033 |   0.528 |    0.556 | 
     | s_x_10/U27           | A v -> Y v   | OR2X1   | 0.048 |   0.576 |    0.605 | 
     | mux_64/U74           | A v -> Y ^   | MUX2X1  | 0.048 |   0.624 |    0.653 | 
     | mux_64/U73           | A ^ -> Y v   | INVX1   | 0.034 |   0.658 |    0.687 | 
     | regText/U204         | A v -> Y ^   | MUX2X1  | 0.053 |   0.711 |    0.739 | 
     | regText/U203         | A ^ -> Y v   | INVX1   | 0.036 |   0.747 |    0.775 | 
     | regText/\reg_reg[42] | D v          | DFFSR   | 0.000 |   0.747 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[41]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.550
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.550 + 0.194 = 0.744
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.550 / 0.744 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[41] /CLK 
Endpoint:   regText/\reg_reg[41] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[52] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.672
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.056 | 
     | regKey/\reg_reg[52]  | CLK ^ -> Q ^ | DFFSR   | 0.161 |   0.161 |    0.217 | 
     | U249                 | B ^ -> Y ^   | XOR2X1  | 0.117 |   0.278 |    0.334 | 
     | s_x_9/U38            | A ^ -> Y v   | INVX1   | 0.081 |   0.358 |    0.415 | 
     | s_x_9/U30            | A v -> Y ^   | AOI21X1 | 0.051 |   0.409 |    0.465 | 
     | s_x_9/U29            | C ^ -> Y v   | NAND3X1 | 0.021 |   0.430 |    0.486 | 
     | s_x_9/U5             | A v -> Y v   | AND2X1  | 0.051 |   0.481 |    0.537 | 
     | s_x_9/U19            | A v -> Y ^   | INVX1   | 0.020 |   0.501 |    0.557 | 
     | s_x_9/U27            | A ^ -> Y ^   | OR2X1   | 0.049 |   0.550 |    0.606 | 
     | mux_64/U72           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.583 |    0.639 | 
     | mux_64/U71           | A v -> Y ^   | INVX1   | 0.036 |   0.619 |    0.675 | 
     | regText/U202         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.651 |    0.708 | 
     | regText/U201         | A v -> Y ^   | INVX1   | 0.021 |   0.672 |    0.728 | 
     | regText/\reg_reg[41] | D ^          | DFFSR   | 0.000 |   0.672 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[41]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.550
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.550 + 0.194 = 0.744
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.550 / 0.744 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[41] /CLK 
Endpoint:   regText/\reg_reg[41] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[52] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.722
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.056 | 
     | regKey/\reg_reg[52]  | CLK ^ -> Q ^ | DFFSR   | 0.161 |   0.161 |    0.217 | 
     | U249                 | B ^ -> Y ^   | XOR2X1  | 0.117 |   0.278 |    0.334 | 
     | s_x_9/U21            | B ^ -> Y ^   | AND2X1  | 0.056 |   0.333 |    0.389 | 
     | s_x_9/U22            | A ^ -> Y v   | INVX1   | 0.035 |   0.368 |    0.425 | 
     | s_x_9/U29            | A v -> Y ^   | NAND3X1 | 0.051 |   0.419 |    0.476 | 
     | s_x_9/U5             | A ^ -> Y ^   | AND2X1  | 0.049 |   0.468 |    0.524 | 
     | s_x_9/U19            | A ^ -> Y v   | INVX1   | 0.032 |   0.500 |    0.556 | 
     | s_x_9/U27            | A v -> Y v   | OR2X1   | 0.050 |   0.550 |    0.606 | 
     | mux_64/U72           | A v -> Y ^   | MUX2X1  | 0.050 |   0.600 |    0.656 | 
     | mux_64/U71           | A ^ -> Y v   | INVX1   | 0.041 |   0.641 |    0.697 | 
     | regText/U202         | A v -> Y ^   | MUX2X1  | 0.050 |   0.691 |    0.747 | 
     | regText/U201         | A ^ -> Y v   | INVX1   | 0.031 |   0.722 |    0.778 | 
     | regText/\reg_reg[41] | D v          | DFFSR   | 0.000 |   0.722 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[40]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.603
This Block's Segment Delay(segDel): 0.172
Total delay(totDel): 0.603 + 0.172 = 0.775
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.603 / 0.775 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[40] /CLK 
Endpoint:   regText/\reg_reg[40] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[49] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.704
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.025 | 
     | regKey/\reg_reg[49]  | CLK ^ -> Q ^ | DFFSR   | 0.231 |   0.231 |    0.256 | 
     | U252                 | B ^ -> Y ^   | XOR2X1  | 0.104 |   0.335 |    0.360 | 
     | s_x_8/U43            | A ^ -> Y v   | INVX1   | 0.071 |   0.406 |    0.431 | 
     | s_x_8/U30            | B v -> Y ^   | AOI21X1 | 0.051 |   0.457 |    0.482 | 
     | s_x_8/U29            | C ^ -> Y v   | NAND3X1 | 0.021 |   0.478 |    0.503 | 
     | s_x_8/U5             | A v -> Y v   | AND2X1  | 0.052 |   0.530 |    0.555 | 
     | s_x_8/U19            | A v -> Y ^   | INVX1   | 0.026 |   0.556 |    0.581 | 
     | s_x_8/U27            | A ^ -> Y ^   | OR2X1   | 0.047 |   0.603 |    0.628 | 
     | mux_64/U70           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.635 |    0.660 | 
     | mux_64/U69           | A v -> Y ^   | INVX1   | 0.019 |   0.654 |    0.679 | 
     | regText/U200         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.685 |    0.709 | 
     | regText/U199         | A v -> Y ^   | INVX1   | 0.019 |   0.703 |    0.728 | 
     | regText/\reg_reg[40] | D ^          | DFFSR   | 0.000 |   0.704 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[40]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.618
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.618 + 0.178 = 0.796
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.618 / 0.796 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[40] /CLK 
Endpoint:   regText/\reg_reg[40] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[49] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.774
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.004 | 
     | regKey/\reg_reg[49]  | CLK ^ -> Q ^ | DFFSR   | 0.231 |   0.231 |    0.236 | 
     | U252                 | B ^ -> Y ^   | XOR2X1  | 0.104 |   0.335 |    0.340 | 
     | s_x_8/U21            | A ^ -> Y ^   | AND2X1  | 0.059 |   0.394 |    0.399 | 
     | s_x_8/U22            | A ^ -> Y v   | INVX1   | 0.040 |   0.434 |    0.438 | 
     | s_x_8/U29            | A v -> Y ^   | NAND3X1 | 0.050 |   0.484 |    0.488 | 
     | s_x_8/U5             | A ^ -> Y ^   | AND2X1  | 0.050 |   0.534 |    0.539 | 
     | s_x_8/U19            | A ^ -> Y v   | INVX1   | 0.035 |   0.570 |    0.574 | 
     | s_x_8/U27            | A v -> Y v   | OR2X1   | 0.048 |   0.618 |    0.623 | 
     | mux_64/U70           | A v -> Y ^   | MUX2X1  | 0.050 |   0.668 |    0.672 | 
     | mux_64/U69           | A ^ -> Y v   | INVX1   | 0.030 |   0.698 |    0.702 | 
     | regText/U200         | A v -> Y ^   | MUX2X1  | 0.047 |   0.744 |    0.749 | 
     | regText/U199         | A ^ -> Y v   | INVX1   | 0.030 |   0.774 |    0.779 | 
     | regText/\reg_reg[40] | D v          | DFFSR   | 0.000 |   0.774 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[39]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.644
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.644 + 0.183 = 0.828
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.644 / 0.828 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[39] /CLK 
Endpoint:   regText/\reg_reg[39] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[44] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.756
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.028 | 
     | regKey/\reg_reg[44]  | CLK ^ -> Q ^ | DFFSR   | 0.212 |   0.212 |    0.184 | 
     | U258                 | B ^ -> Y ^   | XOR2X1  | 0.133 |   0.344 |    0.316 | 
     | s_x_7/U38            | A ^ -> Y v   | INVX1   | 0.093 |   0.437 |    0.409 | 
     | s_x_7/U30            | A v -> Y ^   | AOI21X1 | 0.055 |   0.492 |    0.464 | 
     | s_x_7/U29            | C ^ -> Y v   | NAND3X1 | 0.024 |   0.516 |    0.488 | 
     | s_x_7/U5             | A v -> Y v   | AND2X1  | 0.054 |   0.570 |    0.542 | 
     | s_x_7/U19            | A v -> Y ^   | INVX1   | 0.020 |   0.590 |    0.562 | 
     | s_x_7/U27            | A ^ -> Y ^   | OR2X1   | 0.054 |   0.644 |    0.617 | 
     | mux_64/U66           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.677 |    0.649 | 
     | mux_64/U65           | A v -> Y ^   | INVX1   | 0.027 |   0.704 |    0.676 | 
     | regText/U196         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.738 |    0.710 | 
     | regText/U131         | A v -> Y ^   | INVX1   | 0.018 |   0.756 |    0.728 | 
     | regText/\reg_reg[39] | D ^          | DFFSR   | 0.000 |   0.756 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[39]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.641
This Block's Segment Delay(segDel): 0.188
Total delay(totDel): 0.641 + 0.188 = 0.829
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.641 / 0.829 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[39] /CLK 
Endpoint:   regText/\reg_reg[39] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[44] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.808
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.029 | 
     | regKey/\reg_reg[44]  | CLK ^ -> Q ^ | DFFSR   | 0.212 |   0.212 |    0.183 | 
     | U258                 | B ^ -> Y ^   | XOR2X1  | 0.133 |   0.344 |    0.315 | 
     | s_x_7/U21            | B ^ -> Y ^   | AND2X1  | 0.063 |   0.408 |    0.378 | 
     | s_x_7/U22            | A ^ -> Y v   | INVX1   | 0.037 |   0.445 |    0.416 | 
     | s_x_7/U29            | A v -> Y ^   | NAND3X1 | 0.056 |   0.502 |    0.472 | 
     | s_x_7/U5             | A ^ -> Y ^   | AND2X1  | 0.053 |   0.555 |    0.525 | 
     | s_x_7/U19            | A ^ -> Y v   | INVX1   | 0.033 |   0.588 |    0.559 | 
     | s_x_7/U27            | A v -> Y v   | OR2X1   | 0.053 |   0.641 |    0.612 | 
     | mux_64/U66           | A v -> Y ^   | MUX2X1  | 0.049 |   0.690 |    0.661 | 
     | mux_64/U65           | A ^ -> Y v   | INVX1   | 0.035 |   0.725 |    0.696 | 
     | regText/U196         | A v -> Y ^   | MUX2X1  | 0.053 |   0.778 |    0.749 | 
     | regText/U131         | A ^ -> Y v   | INVX1   | 0.030 |   0.808 |    0.779 | 
     | regText/\reg_reg[39] | D v          | DFFSR   | 0.000 |   0.808 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[38]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.526
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.526 + 0.193 = 0.719
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.526 / 0.719 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[38] /CLK 
Endpoint:   regText/\reg_reg[38] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[41] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.647
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.081 | 
     | regKey/\reg_reg[41]  | CLK ^ -> Q ^ | DFFSR   | 0.178 |   0.178 |    0.259 | 
     | U261                 | B ^ -> Y ^   | XOR2X1  | 0.104 |   0.282 |    0.363 | 
     | s_x_6/U43            | A ^ -> Y v   | INVX1   | 0.072 |   0.354 |    0.436 | 
     | s_x_6/U30            | B v -> Y ^   | AOI21X1 | 0.045 |   0.399 |    0.480 | 
     | s_x_6/U29            | C ^ -> Y v   | NAND3X1 | 0.019 |   0.418 |    0.499 | 
     | s_x_6/U5             | A v -> Y v   | AND2X1  | 0.047 |   0.465 |    0.546 | 
     | s_x_6/U19            | A v -> Y ^   | INVX1   | 0.017 |   0.482 |    0.563 | 
     | s_x_6/U27            | A ^ -> Y ^   | OR2X1   | 0.045 |   0.526 |    0.608 | 
     | mux_64/U64           | A ^ -> Y v   | MUX2X1  | 0.043 |   0.569 |    0.650 | 
     | mux_64/U63           | A v -> Y ^   | INVX1   | 0.021 |   0.591 |    0.672 | 
     | regText/U130         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.622 |    0.703 | 
     | regText/U129         | A v -> Y ^   | INVX1   | 0.025 |   0.647 |    0.728 | 
     | regText/\reg_reg[38] | D ^          | DFFSR   | 0.000 |   0.647 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[38]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.548
This Block's Segment Delay(segDel): 0.213
Total delay(totDel): 0.548 + 0.213 = 0.761
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.548 / 0.761 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[38] /CLK 
Endpoint:   regText/\reg_reg[38] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[41] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.737
= Slack Time                    0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.039 | 
     | regKey/\reg_reg[41]  | CLK ^ -> Q ^ | DFFSR   | 0.178 |   0.178 |    0.217 | 
     | U261                 | B ^ -> Y ^   | XOR2X1  | 0.104 |   0.282 |    0.321 | 
     | s_x_6/U21            | A ^ -> Y ^   | AND2X1  | 0.053 |   0.335 |    0.374 | 
     | s_x_6/U22            | A ^ -> Y v   | INVX1   | 0.040 |   0.375 |    0.414 | 
     | s_x_6/U29            | A v -> Y ^   | NAND3X1 | 0.048 |   0.423 |    0.462 | 
     | s_x_6/U5             | A ^ -> Y ^   | AND2X1  | 0.049 |   0.473 |    0.512 | 
     | s_x_6/U19            | A ^ -> Y v   | INVX1   | 0.029 |   0.501 |    0.541 | 
     | s_x_6/U27            | A v -> Y v   | OR2X1   | 0.047 |   0.548 |    0.587 | 
     | mux_64/U64           | A v -> Y ^   | MUX2X1  | 0.070 |   0.618 |    0.657 | 
     | mux_64/U63           | A ^ -> Y v   | INVX1   | 0.037 |   0.655 |    0.694 | 
     | regText/U130         | A v -> Y ^   | MUX2X1  | 0.048 |   0.703 |    0.742 | 
     | regText/U129         | A ^ -> Y v   | INVX1   | 0.034 |   0.736 |    0.776 | 
     | regText/\reg_reg[38] | D v          | DFFSR   | 0.000 |   0.737 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[37]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.828
This Block's Segment Delay(segDel): 0.172
Total delay(totDel): 0.828 + 0.172 = 1.000
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.828 / 1.000 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[37] /CLK 
Endpoint:   regText/\reg_reg[37] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[23] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.928
= Slack Time                   -0.200
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.200 | 
     | regText/\reg_reg[23] | CLK ^ -> Q ^ | DFFSR   | 0.423 |   0.423 |    0.224 | 
     | U263                 | A ^ -> Y ^   | XOR2X1  | 0.101 |   0.524 |    0.324 | 
     | s_x_5/U35            | A ^ -> Y v   | INVX1   | 0.140 |   0.664 |    0.464 | 
     | s_x_5/U30            | C v -> Y ^   | AOI21X1 | 0.034 |   0.698 |    0.499 | 
     | s_x_5/U29            | C ^ -> Y v   | NAND3X1 | 0.021 |   0.720 |    0.520 | 
     | s_x_5/U5             | A v -> Y v   | AND2X1  | 0.048 |   0.768 |    0.568 | 
     | s_x_5/U19            | A v -> Y ^   | INVX1   | 0.017 |   0.785 |    0.585 | 
     | s_x_5/U27            | A ^ -> Y ^   | OR2X1   | 0.043 |   0.828 |    0.628 | 
     | mux_64/U62           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.860 |    0.660 | 
     | mux_64/U61           | A v -> Y ^   | INVX1   | 0.023 |   0.883 |    0.683 | 
     | regText/U128         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.913 |    0.713 | 
     | regText/U127         | A v -> Y ^   | INVX1   | 0.016 |   0.928 |    0.728 | 
     | regText/\reg_reg[37] | D ^          | DFFSR   | 0.000 |   0.928 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[37]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.853
This Block's Segment Delay(segDel): 0.176
Total delay(totDel): 0.853 + 0.176 = 1.029
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.853 / 1.029 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[37] /CLK 
Endpoint:   regText/\reg_reg[37] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[23] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  1.009
= Slack Time                   -0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.229 | 
     | regText/\reg_reg[23] | CLK ^ -> Q ^ | DFFSR   | 0.423 |   0.423 |    0.195 | 
     | U263                 | A ^ -> Y ^   | XOR2X1  | 0.101 |   0.524 |    0.295 | 
     | s_x_5/U35            | A ^ -> Y v   | INVX1   | 0.140 |   0.664 |    0.435 | 
     | s_x_5/U34            | B v -> Y ^   | NAND3X1 | 0.060 |   0.724 |    0.496 | 
     | s_x_5/U5             | B ^ -> Y ^   | AND2X1  | 0.054 |   0.778 |    0.549 | 
     | s_x_5/U19            | A ^ -> Y v   | INVX1   | 0.030 |   0.808 |    0.579 | 
     | s_x_5/U27            | A v -> Y v   | OR2X1   | 0.046 |   0.853 |    0.624 | 
     | mux_64/U62           | A v -> Y ^   | MUX2X1  | 0.050 |   0.903 |    0.674 | 
     | mux_64/U61           | A ^ -> Y v   | INVX1   | 0.032 |   0.935 |    0.707 | 
     | regText/U128         | A v -> Y ^   | MUX2X1  | 0.046 |   0.981 |    0.752 | 
     | regText/U127         | A ^ -> Y v   | INVX1   | 0.028 |   1.009 |    0.780 | 
     | regText/\reg_reg[37] | D v          | DFFSR   | 0.000 |   1.009 |    0.780 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[36]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.544
This Block's Segment Delay(segDel): 0.188
Total delay(totDel): 0.544 + 0.188 = 0.733
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.544 / 0.733 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[35] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.661
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.067 | 
     | regKey/\reg_reg[35]  | CLK ^ -> Q ^ | DFFSR   | 0.186 |   0.187 |    0.254 | 
     | U268                 | B ^ -> Y ^   | XOR2X1  | 0.061 |   0.247 |    0.315 | 
     | s_x_4/U35            | A ^ -> Y v   | INVX1   | 0.127 |   0.374 |    0.441 | 
     | s_x_4/U30            | C v -> Y ^   | AOI21X1 | 0.034 |   0.408 |    0.475 | 
     | s_x_4/U29            | C ^ -> Y v   | NAND3X1 | 0.022 |   0.430 |    0.497 | 
     | s_x_4/U5             | A v -> Y v   | AND2X1  | 0.052 |   0.482 |    0.549 | 
     | s_x_4/U19            | A v -> Y ^   | INVX1   | 0.017 |   0.499 |    0.567 | 
     | s_x_4/U27            | A ^ -> Y ^   | OR2X1   | 0.045 |   0.544 |    0.612 | 
     | mux_64/U60           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.576 |    0.643 | 
     | mux_64/U59           | A v -> Y ^   | INVX1   | 0.028 |   0.604 |    0.671 | 
     | regText/U126         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.638 |    0.705 | 
     | regText/U125         | A v -> Y ^   | INVX1   | 0.023 |   0.661 |    0.728 | 
     | regText/\reg_reg[36] | D ^          | DFFSR   | 0.000 |   0.661 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[36]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.579
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.579 + 0.195 = 0.773
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.579 / 0.773 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[35] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.750
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.027 | 
     | regKey/\reg_reg[35]  | CLK ^ -> Q ^ | DFFSR   | 0.186 |   0.186 |    0.213 | 
     | U268                 | B ^ -> Y ^   | XOR2X1  | 0.061 |   0.247 |    0.274 | 
     | s_x_4/U35            | A ^ -> Y v   | INVX1   | 0.127 |   0.374 |    0.401 | 
     | s_x_4/U34            | B v -> Y ^   | NAND3X1 | 0.069 |   0.443 |    0.470 | 
     | s_x_4/U5             | B ^ -> Y ^   | AND2X1  | 0.058 |   0.501 |    0.528 | 
     | s_x_4/U19            | A ^ -> Y v   | INVX1   | 0.030 |   0.532 |    0.558 | 
     | s_x_4/U27            | A v -> Y v   | OR2X1   | 0.047 |   0.579 |    0.605 | 
     | mux_64/U60           | A v -> Y ^   | MUX2X1  | 0.049 |   0.628 |    0.654 | 
     | mux_64/U59           | A ^ -> Y v   | INVX1   | 0.035 |   0.663 |    0.690 | 
     | regText/U126         | A v -> Y ^   | MUX2X1  | 0.054 |   0.717 |    0.744 | 
     | regText/U125         | A ^ -> Y v   | INVX1   | 0.033 |   0.750 |    0.777 | 
     | regText/\reg_reg[36] | D v          | DFFSR   | 0.000 |   0.750 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[35]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.591
This Block's Segment Delay(segDel): 0.182
Total delay(totDel): 0.591 + 0.182 = 0.774
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.591 / 0.774 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[35] /CLK 
Endpoint:   regText/\reg_reg[35] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[28] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.702
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.026 | 
     | regKey/\reg_reg[28]  | CLK ^ -> Q ^ | DFFSR   | 0.193 |   0.193 |    0.219 | 
     | U275                 | B ^ -> Y ^   | XOR2X1  | 0.122 |   0.315 |    0.341 | 
     | s_x_3/U38            | A ^ -> Y v   | INVX1   | 0.086 |   0.401 |    0.427 | 
     | s_x_3/U30            | A v -> Y ^   | AOI21X1 | 0.053 |   0.454 |    0.481 | 
     | s_x_3/U29            | C ^ -> Y v   | NAND3X1 | 0.020 |   0.475 |    0.501 | 
     | s_x_3/U5             | A v -> Y v   | AND2X1  | 0.049 |   0.524 |    0.550 | 
     | s_x_3/U19            | A v -> Y ^   | INVX1   | 0.022 |   0.546 |    0.572 | 
     | s_x_3/U27            | A ^ -> Y ^   | OR2X1   | 0.045 |   0.591 |    0.618 | 
     | mux_64/U58           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.622 |    0.648 | 
     | mux_64/U57           | A v -> Y ^   | INVX1   | 0.025 |   0.647 |    0.674 | 
     | regText/U124         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.679 |    0.706 | 
     | regText/U123         | A v -> Y ^   | INVX1   | 0.023 |   0.702 |    0.728 | 
     | regText/\reg_reg[35] | D ^          | DFFSR   | 0.000 |   0.702 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[35]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.583
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.583 + 0.185 = 0.768
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.583 / 0.768 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[35] /CLK 
Endpoint:   regText/\reg_reg[35] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[28] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.745
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.033 | 
     | regKey/\reg_reg[28]  | CLK ^ -> Q ^ | DFFSR   | 0.193 |   0.193 |    0.226 | 
     | U275                 | B ^ -> Y ^   | XOR2X1  | 0.122 |   0.315 |    0.347 | 
     | s_x_3/U21            | B ^ -> Y ^   | AND2X1  | 0.055 |   0.370 |    0.402 | 
     | s_x_3/U22            | A ^ -> Y v   | INVX1   | 0.037 |   0.407 |    0.440 | 
     | s_x_3/U29            | A v -> Y ^   | NAND3X1 | 0.049 |   0.456 |    0.489 | 
     | s_x_3/U5             | A ^ -> Y ^   | AND2X1  | 0.046 |   0.502 |    0.535 | 
     | s_x_3/U19            | A ^ -> Y v   | INVX1   | 0.033 |   0.535 |    0.568 | 
     | s_x_3/U27            | A v -> Y v   | OR2X1   | 0.047 |   0.583 |    0.615 | 
     | mux_64/U58           | A v -> Y ^   | MUX2X1  | 0.048 |   0.630 |    0.663 | 
     | mux_64/U57           | A ^ -> Y v   | INVX1   | 0.033 |   0.663 |    0.696 | 
     | regText/U124         | A v -> Y ^   | MUX2X1  | 0.049 |   0.713 |    0.745 | 
     | regText/U123         | A ^ -> Y v   | INVX1   | 0.032 |   0.745 |    0.777 | 
     | regText/\reg_reg[35] | D v          | DFFSR   | 0.000 |   0.745 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[34]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.542
This Block's Segment Delay(segDel): 0.177
Total delay(totDel): 0.542 + 0.177 = 0.719
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.542 / 0.719 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[34] /CLK 
Endpoint:   regText/\reg_reg[34] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[24] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.648
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.081 | 
     | regKey/\reg_reg[24]  | CLK ^ -> Q ^ | DFFSR   | 0.160 |   0.160 |    0.241 | 
     | U216                 | B ^ -> Y ^   | XOR2X1  | 0.111 |   0.271 |    0.352 | 
     | s_x_2/U38            | A ^ -> Y v   | INVX1   | 0.080 |   0.351 |    0.431 | 
     | s_x_2/U30            | A v -> Y ^   | AOI21X1 | 0.059 |   0.410 |    0.491 | 
     | s_x_2/U29            | C ^ -> Y v   | NAND3X1 | 0.019 |   0.429 |    0.510 | 
     | s_x_2/U5             | A v -> Y v   | AND2X1  | 0.044 |   0.473 |    0.554 | 
     | s_x_2/U19            | A v -> Y ^   | INVX1   | 0.018 |   0.491 |    0.572 | 
     | s_x_2/U27            | A ^ -> Y ^   | OR2X1   | 0.051 |   0.542 |    0.623 | 
     | mux_64/U56           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.575 |    0.655 | 
     | mux_64/U55           | A v -> Y ^   | INVX1   | 0.023 |   0.597 |    0.678 | 
     | regText/U122         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.629 |    0.710 | 
     | regText/U121         | A v -> Y ^   | INVX1   | 0.019 |   0.648 |    0.728 | 
     | regText/\reg_reg[34] | D ^          | DFFSR   | 0.000 |   0.648 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[34]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.536
This Block's Segment Delay(segDel): 0.180
Total delay(totDel): 0.536 + 0.180 = 0.716
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.536 / 0.716 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[34] /CLK 
Endpoint:   regText/\reg_reg[34] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[24] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.695
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.084 | 
     | regKey/\reg_reg[24]  | CLK ^ -> Q ^ | DFFSR   | 0.160 |   0.160 |    0.244 | 
     | U216                 | B ^ -> Y ^   | XOR2X1  | 0.111 |   0.271 |    0.355 | 
     | s_x_2/U21            | B ^ -> Y ^   | AND2X1  | 0.053 |   0.324 |    0.409 | 
     | s_x_2/U22            | A ^ -> Y v   | INVX1   | 0.040 |   0.365 |    0.449 | 
     | s_x_2/U29            | A v -> Y ^   | NAND3X1 | 0.045 |   0.410 |    0.494 | 
     | s_x_2/U5             | A ^ -> Y ^   | AND2X1  | 0.046 |   0.456 |    0.540 | 
     | s_x_2/U19            | A ^ -> Y v   | INVX1   | 0.029 |   0.485 |    0.569 | 
     | s_x_2/U27            | A v -> Y v   | OR2X1   | 0.051 |   0.536 |    0.620 | 
     | mux_64/U56           | A v -> Y ^   | MUX2X1  | 0.049 |   0.585 |    0.669 | 
     | mux_64/U55           | A ^ -> Y v   | INVX1   | 0.031 |   0.616 |    0.700 | 
     | regText/U122         | A v -> Y ^   | MUX2X1  | 0.049 |   0.666 |    0.750 | 
     | regText/U121         | A ^ -> Y v   | INVX1   | 0.029 |   0.695 |    0.779 | 
     | regText/\reg_reg[34] | D v          | DFFSR   | 0.000 |   0.695 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[33]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.542
This Block's Segment Delay(segDel): 0.174
Total delay(totDel): 0.542 + 0.174 = 0.716
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.542 / 0.716 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[33] /CLK 
Endpoint:   regText/\reg_reg[33] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[20] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.645
= Slack Time                    0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.084 | 
     | regKey/\reg_reg[20]  | CLK ^ -> Q ^ | DFFSR   | 0.175 |   0.174 |    0.258 | 
     | U234                 | B ^ -> Y ^   | XOR2X1  | 0.064 |   0.239 |    0.322 | 
     | s_x_1/U38            | A ^ -> Y v   | INVX1   | 0.108 |   0.347 |    0.430 | 
     | s_x_1/U30            | A v -> Y ^   | AOI21X1 | 0.056 |   0.403 |    0.487 | 
     | s_x_1/U29            | C ^ -> Y v   | NAND3X1 | 0.022 |   0.425 |    0.509 | 
     | s_x_1/U5             | A v -> Y v   | AND2X1  | 0.054 |   0.479 |    0.563 | 
     | s_x_1/U19            | A v -> Y ^   | INVX1   | 0.020 |   0.499 |    0.583 | 
     | s_x_1/U27            | A ^ -> Y ^   | OR2X1   | 0.043 |   0.542 |    0.626 | 
     | mux_64/U54           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.574 |    0.658 | 
     | mux_64/U53           | A v -> Y ^   | INVX1   | 0.022 |   0.596 |    0.680 | 
     | regText/U120         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.627 |    0.710 | 
     | regText/U119         | A v -> Y ^   | INVX1   | 0.018 |   0.645 |    0.728 | 
     | regText/\reg_reg[33] | D ^          | DFFSR   | 0.000 |   0.645 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[33]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.563
This Block's Segment Delay(segDel): 0.179
Total delay(totDel): 0.563 + 0.179 = 0.742
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.563 / 0.742 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[33] /CLK 
Endpoint:   regText/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[20] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.721
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.058 | 
     | regKey/\reg_reg[20]  | CLK ^ -> Q ^ | DFFSR   | 0.175 |   0.175 |    0.232 | 
     | U234                 | B ^ -> Y ^   | XOR2X1  | 0.064 |   0.239 |    0.296 | 
     | s_x_1/U21            | B ^ -> Y ^   | AND2X1  | 0.102 |   0.341 |    0.398 | 
     | s_x_1/U22            | A ^ -> Y v   | INVX1   | 0.039 |   0.380 |    0.438 | 
     | s_x_1/U29            | A v -> Y ^   | NAND3X1 | 0.052 |   0.432 |    0.489 | 
     | s_x_1/U5             | A ^ -> Y ^   | AND2X1  | 0.053 |   0.485 |    0.543 | 
     | s_x_1/U19            | A ^ -> Y v   | INVX1   | 0.033 |   0.518 |    0.575 | 
     | s_x_1/U27            | A v -> Y v   | OR2X1   | 0.046 |   0.563 |    0.621 | 
     | mux_64/U54           | A v -> Y ^   | MUX2X1  | 0.050 |   0.613 |    0.671 | 
     | mux_64/U53           | A ^ -> Y v   | INVX1   | 0.032 |   0.645 |    0.703 | 
     | regText/U120         | A v -> Y ^   | MUX2X1  | 0.047 |   0.692 |    0.750 | 
     | regText/U119         | A ^ -> Y v   | INVX1   | 0.029 |   0.721 |    0.779 | 
     | regText/\reg_reg[33] | D v          | DFFSR   | 0.000 |   0.721 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[32]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.779
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.779 + 0.193 = 0.973
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.779 / 0.973 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[32] /CLK 
Endpoint:   regText/\reg_reg[32] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.901
= Slack Time                   -0.173
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.173 | 
     | regKey/\reg_reg[17]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.252 | 
     | U267                 | B ^ -> Y ^   | XOR2X1  | 0.099 |   0.523 |    0.351 | 
     | s_x_0/U43            | A ^ -> Y v   | INVX1   | 0.061 |   0.584 |    0.412 | 
     | s_x_0/U28            | B v -> Y ^   | AOI21X1 | 0.048 |   0.632 |    0.460 | 
     | s_x_0/U27            | C ^ -> Y v   | NAND3X1 | 0.028 |   0.661 |    0.488 | 
     | s_x_0/U3             | A v -> Y v   | AND2X1  | 0.053 |   0.714 |    0.541 | 
     | s_x_0/U17            | A v -> Y ^   | INVX1   | 0.021 |   0.734 |    0.562 | 
     | s_x_0/U25            | A ^ -> Y ^   | OR2X1   | 0.045 |   0.779 |    0.607 | 
     | mux_64/U52           | A ^ -> Y v   | MUX2X1  | 0.038 |   0.817 |    0.645 | 
     | mux_64/U51           | A v -> Y ^   | INVX1   | 0.029 |   0.846 |    0.674 | 
     | regText/U118         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.879 |    0.707 | 
     | regText/U117         | A v -> Y ^   | INVX1   | 0.021 |   0.901 |    0.728 | 
     | regText/\reg_reg[32] | D ^          | DFFSR   | 0.000 |   0.901 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[32]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.809
This Block's Segment Delay(segDel): 0.204
Total delay(totDel): 0.809 + 0.204 = 1.013
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.809 / 1.013 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[32] /CLK 
Endpoint:   regText/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.991
= Slack Time                   -0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.213 | 
     | regKey/\reg_reg[17]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.211 | 
     | U267                 | B ^ -> Y ^   | XOR2X1  | 0.099 |   0.523 |    0.310 | 
     | s_x_0/U19            | A ^ -> Y ^   | AND2X1  | 0.052 |   0.575 |    0.362 | 
     | s_x_0/U20            | A ^ -> Y v   | INVX1   | 0.039 |   0.614 |    0.401 | 
     | s_x_0/U27            | A v -> Y ^   | NAND3X1 | 0.064 |   0.678 |    0.465 | 
     | s_x_0/U3             | A ^ -> Y ^   | AND2X1  | 0.052 |   0.730 |    0.517 | 
     | s_x_0/U17            | A ^ -> Y v   | INVX1   | 0.032 |   0.762 |    0.549 | 
     | s_x_0/U25            | A v -> Y v   | OR2X1   | 0.047 |   0.809 |    0.596 | 
     | mux_64/U52           | A v -> Y ^   | MUX2X1  | 0.060 |   0.869 |    0.656 | 
     | mux_64/U51           | A ^ -> Y v   | INVX1   | 0.038 |   0.907 |    0.694 | 
     | regText/U118         | A v -> Y ^   | MUX2X1  | 0.052 |   0.959 |    0.746 | 
     | regText/U117         | A ^ -> Y v   | INVX1   | 0.032 |   0.991 |    0.778 | 
     | regText/\reg_reg[32] | D v          | DFFSR   | 0.000 |   0.991 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[31]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.570
This Block's Segment Delay(segDel): 0.206
Total delay(totDel): 0.570 + 0.206 = 0.776
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.570 / 0.776 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[76] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.704
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.024 | 
     | regKey/\reg_reg[76]  | CLK ^ -> Q ^ | DFFSR   | 0.209 |   0.209 |    0.233 | 
     | U222                 | B ^ -> Y ^   | XOR2X1  | 0.115 |   0.325 |    0.349 | 
     | s_x_15/U38           | A ^ -> Y v   | INVX1   | 0.079 |   0.404 |    0.428 | 
     | s_x_15/U13           | B v -> Y v   | AND2X1  | 0.049 |   0.453 |    0.477 | 
     | s_x_15/U14           | A v -> Y ^   | INVX1   | 0.021 |   0.474 |    0.498 | 
     | s_x_15/U37           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.505 |    0.529 | 
     | s_x_15/U36           | A v -> Y ^   | INVX1   | 0.018 |   0.523 |    0.547 | 
     | s_x_15/U33           | A ^ -> Y v   | NAND3X1 | 0.023 |   0.546 |    0.570 | 
     | s_x_15/U32           | A v -> Y ^   | INVX1   | 0.024 |   0.570 |    0.594 | 
     | mux_64/U50           | A ^ -> Y v   | MUX2X1  | 0.036 |   0.606 |    0.630 | 
     | mux_64/U49           | A v -> Y ^   | INVX1   | 0.039 |   0.645 |    0.669 | 
     | regText/U116         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.680 |    0.704 | 
     | regText/U115         | A v -> Y ^   | INVX1   | 0.024 |   0.704 |    0.728 | 
     | regText/\reg_reg[31] | D ^          | DFFSR   | 0.000 |   0.704 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[31]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.580
This Block's Segment Delay(segDel): 0.214
Total delay(totDel): 0.580 + 0.214 = 0.794
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.580 / 0.794 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[76] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.771
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.006 | 
     | regKey/\reg_reg[76]  | CLK ^ -> Q ^ | DFFSR   | 0.209 |   0.209 |    0.215 | 
     | U222                 | B ^ -> Y ^   | XOR2X1  | 0.115 |   0.325 |    0.331 | 
     | s_x_15/U21           | B ^ -> Y ^   | AND2X1  | 0.055 |   0.380 |    0.386 | 
     | s_x_15/U39           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.414 |    0.420 | 
     | s_x_15/U37           | B v -> Y ^   | MUX2X1  | 0.056 |   0.470 |    0.476 | 
     | s_x_15/U36           | A ^ -> Y v   | INVX1   | 0.029 |   0.499 |    0.506 | 
     | s_x_15/U33           | A v -> Y ^   | NAND3X1 | 0.048 |   0.548 |    0.554 | 
     | s_x_15/U32           | A ^ -> Y v   | INVX1   | 0.033 |   0.580 |    0.586 | 
     | mux_64/U50           | A v -> Y ^   | MUX2X1  | 0.057 |   0.638 |    0.644 | 
     | mux_64/U49           | A ^ -> Y v   | INVX1   | 0.044 |   0.681 |    0.687 | 
     | regText/U116         | A v -> Y ^   | MUX2X1  | 0.055 |   0.737 |    0.743 | 
     | regText/U115         | A ^ -> Y v   | INVX1   | 0.034 |   0.770 |    0.776 | 
     | regText/\reg_reg[31] | D v          | DFFSR   | 0.000 |   0.771 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[30]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.506
This Block's Segment Delay(segDel): 0.189
Total delay(totDel): 0.506 + 0.189 = 0.696
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.506 / 0.696 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[72] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.624
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.105 | 
     | regKey/\reg_reg[72]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.169 |    0.273 | 
     | U227                 | B ^ -> Y ^   | XOR2X1  | 0.063 |   0.232 |    0.336 | 
     | s_x_14/U38           | A ^ -> Y v   | INVX1   | 0.079 |   0.311 |    0.415 | 
     | s_x_14/U13           | B v -> Y v   | AND2X1  | 0.051 |   0.362 |    0.466 | 
     | s_x_14/U14           | A v -> Y ^   | INVX1   | 0.018 |   0.380 |    0.484 | 
     | s_x_14/U37           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.412 |    0.517 | 
     | s_x_14/U36           | A v -> Y ^   | INVX1   | 0.031 |   0.443 |    0.547 | 
     | s_x_14/U33           | A ^ -> Y v   | NAND3X1 | 0.025 |   0.468 |    0.572 | 
     | s_x_14/U32           | A v -> Y ^   | INVX1   | 0.038 |   0.506 |    0.611 | 
     | mux_64/U48           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.541 |    0.645 | 
     | mux_64/U47           | A v -> Y ^   | INVX1   | 0.032 |   0.573 |    0.677 | 
     | regText/U114         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.604 |    0.709 | 
     | regText/U113         | A v -> Y ^   | INVX1   | 0.020 |   0.624 |    0.728 | 
     | regText/\reg_reg[30] | D ^          | DFFSR   | 0.000 |   0.624 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[30]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.566
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.566 + 0.193 = 0.759
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.566 / 0.759 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[72] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.737
= Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.042 | 
     | regKey/\reg_reg[72]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.169 |    0.210 | 
     | U227                 | B ^ -> Y ^   | XOR2X1  | 0.063 |   0.232 |    0.273 | 
     | s_x_14/U21           | B ^ -> Y ^   | AND2X1  | 0.106 |   0.338 |    0.380 | 
     | s_x_14/U39           | A ^ -> Y v   | MUX2X1  | 0.038 |   0.376 |    0.417 | 
     | s_x_14/U37           | B v -> Y ^   | MUX2X1  | 0.059 |   0.434 |    0.476 | 
     | s_x_14/U36           | A ^ -> Y v   | INVX1   | 0.038 |   0.472 |    0.513 | 
     | s_x_14/U33           | A v -> Y ^   | NAND3X1 | 0.052 |   0.523 |    0.565 | 
     | s_x_14/U32           | A ^ -> Y v   | INVX1   | 0.042 |   0.565 |    0.607 | 
     | mux_64/U48           | A v -> Y ^   | MUX2X1  | 0.054 |   0.620 |    0.661 | 
     | mux_64/U47           | A ^ -> Y v   | INVX1   | 0.039 |   0.658 |    0.700 | 
     | regText/U114         | A v -> Y ^   | MUX2X1  | 0.048 |   0.707 |    0.748 | 
     | regText/U113         | A ^ -> Y v   | INVX1   | 0.030 |   0.737 |    0.778 | 
     | regText/\reg_reg[30] | D v          | DFFSR   | 0.000 |   0.737 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[29]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.785
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.785 + 0.200 = 0.985
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.785 / 0.985 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[69] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.913
= Slack Time                   -0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.185 | 
     | regKey/\reg_reg[69]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.239 | 
     | U230                 | B ^ -> Y ^   | XOR2X1  | 0.096 |   0.519 |    0.334 | 
     | s_x_13/U43           | A ^ -> Y v   | INVX1   | 0.063 |   0.582 |    0.397 | 
     | s_x_13/U23           | B v -> Y v   | AND2X1  | 0.057 |   0.640 |    0.455 | 
     | s_x_13/U24           | A v -> Y ^   | INVX1   | 0.029 |   0.669 |    0.484 | 
     | s_x_13/U3            | A ^ -> Y ^   | OR2X1   | 0.054 |   0.723 |    0.538 | 
     | s_x_13/U33           | C ^ -> Y v   | NAND3X1 | 0.023 |   0.746 |    0.561 | 
     | s_x_13/U32           | A v -> Y ^   | INVX1   | 0.039 |   0.785 |    0.600 | 
     | mux_64/U44           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.819 |    0.634 | 
     | mux_64/U43           | A v -> Y ^   | INVX1   | 0.033 |   0.852 |    0.667 | 
     | regText/U110         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.886 |    0.701 | 
     | regText/U109         | A v -> Y ^   | INVX1   | 0.027 |   0.913 |    0.728 | 
     | regText/\reg_reg[29] | D ^          | DFFSR   | 0.000 |   0.913 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[29]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.806
This Block's Segment Delay(segDel): 0.204
Total delay(totDel): 0.806 + 0.204 = 1.010
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.806 / 1.010 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[71] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.985
= Slack Time                   -0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.210 | 
     | regKey/\reg_reg[71]  | CLK ^ -> Q ^ | DFFSR   | 0.422 |   0.422 |    0.212 | 
     | U228                 | B ^ -> Y ^   | XOR2X1  | 0.081 |   0.503 |    0.293 | 
     | s_x_13/U13           | A ^ -> Y ^   | AND2X1  | 0.093 |   0.596 |    0.386 | 
     | s_x_13/U14           | A ^ -> Y v   | INVX1   | 0.032 |   0.628 |    0.418 | 
     | s_x_13/U37           | A v -> Y ^   | MUX2X1  | 0.049 |   0.677 |    0.467 | 
     | s_x_13/U36           | A ^ -> Y v   | INVX1   | 0.032 |   0.709 |    0.499 | 
     | s_x_13/U33           | A v -> Y ^   | NAND3X1 | 0.054 |   0.764 |    0.554 | 
     | s_x_13/U32           | A ^ -> Y v   | INVX1   | 0.043 |   0.806 |    0.596 | 
     | mux_64/U44           | A v -> Y ^   | MUX2X1  | 0.053 |   0.859 |    0.649 | 
     | mux_64/U43           | A ^ -> Y v   | INVX1   | 0.038 |   0.897 |    0.687 | 
     | regText/U110         | A v -> Y ^   | MUX2X1  | 0.052 |   0.949 |    0.739 | 
     | regText/U109         | A ^ -> Y v   | INVX1   | 0.036 |   0.985 |    0.775 | 
     | regText/\reg_reg[29] | D v          | DFFSR   | 0.000 |   0.985 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[28]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.546
This Block's Segment Delay(segDel): 0.181
Total delay(totDel): 0.546 + 0.181 = 0.727
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.546 / 0.727 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[28] /CLK 
Endpoint:   regText/\reg_reg[28] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[64] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.655
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.073 | 
     | regKey/\reg_reg[64]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.169 |    0.242 | 
     | U236                 | B ^ -> Y ^   | XOR2X1  | 0.113 |   0.282 |    0.355 | 
     | s_x_12/U38           | A ^ -> Y v   | INVX1   | 0.077 |   0.359 |    0.432 | 
     | s_x_12/U13           | B v -> Y v   | AND2X1  | 0.051 |   0.410 |    0.483 | 
     | s_x_12/U14           | A v -> Y ^   | INVX1   | 0.022 |   0.432 |    0.505 | 
     | s_x_12/U37           | A ^ -> Y v   | MUX2X1  | 0.039 |   0.471 |    0.544 | 
     | s_x_12/U36           | A v -> Y ^   | INVX1   | 0.018 |   0.489 |    0.562 | 
     | s_x_12/U33           | A ^ -> Y v   | NAND3X1 | 0.026 |   0.516 |    0.589 | 
     | s_x_12/U32           | A v -> Y ^   | INVX1   | 0.030 |   0.546 |    0.619 | 
     | mux_64/U42           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.581 |    0.654 | 
     | mux_64/U41           | A v -> Y ^   | INVX1   | 0.021 |   0.602 |    0.675 | 
     | regText/U108         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.635 |    0.708 | 
     | regText/U107         | A v -> Y ^   | INVX1   | 0.021 |   0.655 |    0.728 | 
     | regText/\reg_reg[28] | D ^          | DFFSR   | 0.000 |   0.655 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[28]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.576
This Block's Segment Delay(segDel): 0.191
Total delay(totDel): 0.576 + 0.191 = 0.767
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.576 / 0.767 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[28] /CLK 
Endpoint:   regText/\reg_reg[28] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[67] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.745
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.033 | 
     | regKey/\reg_reg[67]  | CLK ^ -> Q ^ | DFFSR   | 0.173 |   0.173 |    0.206 | 
     | U232                 | B ^ -> Y ^   | XOR2X1  | 0.061 |   0.234 |    0.267 | 
     | s_x_12/U13           | A ^ -> Y ^   | AND2X1  | 0.125 |   0.359 |    0.391 | 
     | s_x_12/U14           | A ^ -> Y v   | INVX1   | 0.031 |   0.390 |    0.423 | 
     | s_x_12/U37           | A v -> Y ^   | MUX2X1  | 0.062 |   0.452 |    0.485 | 
     | s_x_12/U36           | A ^ -> Y v   | INVX1   | 0.032 |   0.484 |    0.517 | 
     | s_x_12/U33           | A v -> Y ^   | NAND3X1 | 0.055 |   0.539 |    0.572 | 
     | s_x_12/U32           | A ^ -> Y v   | INVX1   | 0.037 |   0.576 |    0.609 | 
     | mux_64/U42           | A v -> Y ^   | MUX2X1  | 0.055 |   0.631 |    0.664 | 
     | mux_64/U41           | A ^ -> Y v   | INVX1   | 0.032 |   0.664 |    0.696 | 
     | regText/U108         | A v -> Y ^   | MUX2X1  | 0.050 |   0.714 |    0.747 | 
     | regText/U107         | A ^ -> Y v   | INVX1   | 0.031 |   0.745 |    0.778 | 
     | regText/\reg_reg[28] | D v          | DFFSR   | 0.000 |   0.745 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[27]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.520
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.520 + 0.185 = 0.705
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.520 / 0.705 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[27] /CLK 
Endpoint:   regText/\reg_reg[27] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[60] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.633
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.095 | 
     | regKey/\reg_reg[60]  | CLK ^ -> Q ^ | DFFSR   | 0.165 |   0.165 |    0.260 | 
     | U240                 | B ^ -> Y ^   | XOR2X1  | 0.114 |   0.279 |    0.374 | 
     | s_x_11/U38           | A ^ -> Y v   | INVX1   | 0.074 |   0.352 |    0.447 | 
     | s_x_11/U13           | B v -> Y v   | AND2X1  | 0.050 |   0.402 |    0.497 | 
     | s_x_11/U14           | A v -> Y ^   | INVX1   | 0.019 |   0.421 |    0.516 | 
     | s_x_11/U37           | A ^ -> Y v   | MUX2X1  | 0.030 |   0.452 |    0.547 | 
     | s_x_11/U36           | A v -> Y ^   | INVX1   | 0.020 |   0.471 |    0.566 | 
     | s_x_11/U33           | A ^ -> Y v   | NAND3X1 | 0.022 |   0.494 |    0.589 | 
     | s_x_11/U32           | A v -> Y ^   | INVX1   | 0.026 |   0.520 |    0.615 | 
     | mux_64/U40           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.554 |    0.649 | 
     | mux_64/U39           | A v -> Y ^   | INVX1   | 0.025 |   0.579 |    0.674 | 
     | regText/U106         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.614 |    0.708 | 
     | regText/U105         | A v -> Y ^   | INVX1   | 0.020 |   0.633 |    0.728 | 
     | regText/\reg_reg[27] | D ^          | DFFSR   | 0.000 |   0.633 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[27]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.536
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.536 + 0.194 = 0.730
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.536 / 0.730 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[27] /CLK 
Endpoint:   regText/\reg_reg[27] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[60] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.709
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.070 | 
     | regKey/\reg_reg[60]  | CLK ^ -> Q ^ | DFFSR   | 0.165 |   0.165 |    0.235 | 
     | U240                 | B ^ -> Y ^   | XOR2X1  | 0.114 |   0.279 |    0.349 | 
     | s_x_11/U21           | B ^ -> Y ^   | AND2X1  | 0.057 |   0.336 |    0.406 | 
     | s_x_11/U39           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.370 |    0.440 | 
     | s_x_11/U37           | B v -> Y ^   | MUX2X1  | 0.055 |   0.425 |    0.495 | 
     | s_x_11/U36           | A ^ -> Y v   | INVX1   | 0.030 |   0.455 |    0.525 | 
     | s_x_11/U33           | A v -> Y ^   | NAND3X1 | 0.047 |   0.502 |    0.572 | 
     | s_x_11/U32           | A ^ -> Y v   | INVX1   | 0.034 |   0.536 |    0.606 | 
     | mux_64/U40           | A v -> Y ^   | MUX2X1  | 0.053 |   0.589 |    0.659 | 
     | mux_64/U39           | A ^ -> Y v   | INVX1   | 0.035 |   0.624 |    0.694 | 
     | regText/U106         | A v -> Y ^   | MUX2X1  | 0.054 |   0.677 |    0.747 | 
     | regText/U105         | A ^ -> Y v   | INVX1   | 0.031 |   0.708 |    0.778 | 
     | regText/\reg_reg[27] | D v          | DFFSR   | 0.000 |   0.709 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[26]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.538
This Block's Segment Delay(segDel): 0.174
Total delay(totDel): 0.538 + 0.174 = 0.712
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.538 / 0.712 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[26] /CLK 
Endpoint:   regText/\reg_reg[26] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[56] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.640
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.088 | 
     | regKey/\reg_reg[56]  | CLK ^ -> Q ^ | DFFSR   | 0.185 |   0.185 |    0.273 | 
     | U244                 | B ^ -> Y ^   | XOR2X1  | 0.066 |   0.251 |    0.339 | 
     | s_x_10/U38           | A ^ -> Y v   | INVX1   | 0.102 |   0.353 |    0.441 | 
     | s_x_10/U13           | B v -> Y v   | AND2X1  | 0.048 |   0.401 |    0.489 | 
     | s_x_10/U14           | A v -> Y ^   | INVX1   | 0.030 |   0.431 |    0.519 | 
     | s_x_10/U37           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.465 |    0.553 | 
     | s_x_10/U36           | A v -> Y ^   | INVX1   | 0.029 |   0.494 |    0.582 | 
     | s_x_10/U33           | A ^ -> Y v   | NAND3X1 | 0.025 |   0.519 |    0.607 | 
     | s_x_10/U32           | A v -> Y ^   | INVX1   | 0.019 |   0.538 |    0.626 | 
     | mux_64/U38           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.570 |    0.658 | 
     | mux_64/U37           | A v -> Y ^   | INVX1   | 0.022 |   0.592 |    0.680 | 
     | regText/U104         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.622 |    0.710 | 
     | regText/U103         | A v -> Y ^   | INVX1   | 0.018 |   0.640 |    0.728 | 
     | regText/\reg_reg[26] | D ^          | DFFSR   | 0.000 |   0.640 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[26]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.581
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.581 + 0.178 = 0.759
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.581 / 0.759 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[26] /CLK 
Endpoint:   regText/\reg_reg[26] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[56] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.738
= Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.041 | 
     | regKey/\reg_reg[56]  | CLK ^ -> Q ^ | DFFSR   | 0.185 |   0.185 |    0.227 | 
     | U244                 | B ^ -> Y ^   | XOR2X1  | 0.066 |   0.251 |    0.293 | 
     | s_x_10/U21           | B ^ -> Y ^   | AND2X1  | 0.107 |   0.359 |    0.400 | 
     | s_x_10/U39           | A ^ -> Y v   | MUX2X1  | 0.043 |   0.402 |    0.443 | 
     | s_x_10/U37           | B v -> Y ^   | MUX2X1  | 0.061 |   0.462 |    0.504 | 
     | s_x_10/U36           | A ^ -> Y v   | INVX1   | 0.037 |   0.499 |    0.541 | 
     | s_x_10/U33           | A v -> Y ^   | NAND3X1 | 0.052 |   0.551 |    0.592 | 
     | s_x_10/U32           | A ^ -> Y v   | INVX1   | 0.030 |   0.581 |    0.622 | 
     | mux_64/U38           | A v -> Y ^   | MUX2X1  | 0.049 |   0.630 |    0.671 | 
     | mux_64/U37           | A ^ -> Y v   | INVX1   | 0.032 |   0.662 |    0.703 | 
     | regText/U104         | A v -> Y ^   | MUX2X1  | 0.047 |   0.708 |    0.750 | 
     | regText/U103         | A ^ -> Y v   | INVX1   | 0.029 |   0.738 |    0.779 | 
     | regText/\reg_reg[26] | D v          | DFFSR   | 0.000 |   0.738 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[25]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.517
This Block's Segment Delay(segDel): 0.213
Total delay(totDel): 0.517 + 0.213 = 0.731
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.517 / 0.731 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[52] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                   0.800
= Required Time                 0.725
- Arrival Time                  0.656
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.069 | 
     | regKey/\reg_reg[52]  | CLK ^ -> Q ^ | DFFSR   | 0.161 |   0.161 |    0.231 | 
     | U249                 | B ^ -> Y ^   | XOR2X1  | 0.117 |   0.278 |    0.347 | 
     | s_x_9/U38            | A ^ -> Y v   | INVX1   | 0.081 |   0.358 |    0.428 | 
     | s_x_9/U13            | B v -> Y v   | AND2X1  | 0.049 |   0.407 |    0.476 | 
     | s_x_9/U14            | A v -> Y ^   | INVX1   | 0.019 |   0.426 |    0.495 | 
     | s_x_9/U37            | A ^ -> Y v   | MUX2X1  | 0.030 |   0.456 |    0.526 | 
     | s_x_9/U36            | A v -> Y ^   | INVX1   | 0.017 |   0.473 |    0.543 | 
     | s_x_9/U33            | A ^ -> Y v   | NAND3X1 | 0.023 |   0.497 |    0.566 | 
     | s_x_9/U32            | A v -> Y ^   | INVX1   | 0.021 |   0.517 |    0.587 | 
     | mux_64/U36           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.552 |    0.622 | 
     | mux_64/U35           | A v -> Y ^   | INVX1   | 0.035 |   0.587 |    0.656 | 
     | regText/U102         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.620 |    0.689 | 
     | regText/U101         | A v -> Y ^   | INVX1   | 0.035 |   0.655 |    0.724 | 
     | regText/\reg_reg[25] | D ^          | DFFSR   | 0.001 |   0.656 |    0.725 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[25]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.531
This Block's Segment Delay(segDel): 0.216
Total delay(totDel): 0.531 + 0.216 = 0.747
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.531 / 0.747 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[52] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.719
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.053 | 
     | regKey/\reg_reg[52]  | CLK ^ -> Q ^ | DFFSR   | 0.161 |   0.161 |    0.214 | 
     | U249                 | B ^ -> Y ^   | XOR2X1  | 0.117 |   0.278 |    0.330 | 
     | s_x_9/U21            | B ^ -> Y ^   | AND2X1  | 0.056 |   0.333 |    0.386 | 
     | s_x_9/U39            | A ^ -> Y v   | MUX2X1  | 0.036 |   0.369 |    0.421 | 
     | s_x_9/U37            | B v -> Y ^   | MUX2X1  | 0.055 |   0.424 |    0.476 | 
     | s_x_9/U36            | A ^ -> Y v   | INVX1   | 0.028 |   0.452 |    0.505 | 
     | s_x_9/U33            | A v -> Y ^   | NAND3X1 | 0.049 |   0.501 |    0.554 | 
     | s_x_9/U32            | A ^ -> Y v   | INVX1   | 0.030 |   0.532 |    0.584 | 
     | mux_64/U36           | A v -> Y ^   | MUX2X1  | 0.055 |   0.587 |    0.639 | 
     | mux_64/U35           | A ^ -> Y v   | INVX1   | 0.041 |   0.627 |    0.680 | 
     | regText/U102         | A v -> Y ^   | MUX2X1  | 0.050 |   0.678 |    0.730 | 
     | regText/U101         | A ^ -> Y v   | INVX1   | 0.040 |   0.718 |    0.771 | 
     | regText/\reg_reg[25] | D v          | DFFSR   | 0.001 |   0.719 |    0.772 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[24]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.599
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.599 + 0.195 = 0.794
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.599 / 0.794 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[24] /CLK 
Endpoint:   regText/\reg_reg[24] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[49] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.722
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.006 | 
     | regKey/\reg_reg[49]  | CLK ^ -> Q ^ | DFFSR   | 0.231 |   0.231 |    0.237 | 
     | U252                 | B ^ -> Y ^   | XOR2X1  | 0.104 |   0.335 |    0.341 | 
     | s_x_8/U43            | A ^ -> Y v   | INVX1   | 0.071 |   0.406 |    0.412 | 
     | s_x_8/U23            | B v -> Y v   | AND2X1  | 0.051 |   0.458 |    0.463 | 
     | s_x_8/U24            | A v -> Y ^   | INVX1   | 0.028 |   0.485 |    0.491 | 
     | s_x_8/U3             | A ^ -> Y ^   | OR2X1   | 0.060 |   0.545 |    0.551 | 
     | s_x_8/U33            | C ^ -> Y v   | NAND3X1 | 0.021 |   0.567 |    0.572 | 
     | s_x_8/U32            | A v -> Y ^   | INVX1   | 0.032 |   0.599 |    0.605 | 
     | mux_64/U34           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.633 |    0.638 | 
     | mux_64/U33           | A v -> Y ^   | INVX1   | 0.025 |   0.657 |    0.663 | 
     | regText/U100         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.692 |    0.697 | 
     | regText/U99          | A v -> Y ^   | INVX1   | 0.030 |   0.722 |    0.727 | 
     | regText/\reg_reg[24] | D ^          | DFFSR   | 0.001 |   0.722 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[24]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.608
This Block's Segment Delay(segDel): 0.206
Total delay(totDel): 0.608 + 0.206 = 0.814
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.608 / 0.814 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[24] /CLK 
Endpoint:   regText/\reg_reg[24] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[49] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.788
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.014 | 
     | regKey/\reg_reg[49]  | CLK ^ -> Q ^ | DFFSR   | 0.231 |   0.231 |    0.218 | 
     | U252                 | B ^ -> Y ^   | XOR2X1  | 0.104 |   0.335 |    0.321 | 
     | s_x_8/U21            | A ^ -> Y ^   | AND2X1  | 0.059 |   0.394 |    0.380 | 
     | s_x_8/U39            | A ^ -> Y v   | MUX2X1  | 0.036 |   0.430 |    0.416 | 
     | s_x_8/U37            | B v -> Y ^   | MUX2X1  | 0.056 |   0.486 |    0.472 | 
     | s_x_8/U36            | A ^ -> Y v   | INVX1   | 0.035 |   0.520 |    0.507 | 
     | s_x_8/U33            | A v -> Y ^   | NAND3X1 | 0.049 |   0.570 |    0.556 | 
     | s_x_8/U32            | A ^ -> Y v   | INVX1   | 0.038 |   0.608 |    0.594 | 
     | mux_64/U34           | A v -> Y ^   | MUX2X1  | 0.063 |   0.670 |    0.656 | 
     | mux_64/U33           | A ^ -> Y v   | INVX1   | 0.025 |   0.695 |    0.681 | 
     | regText/U100         | A v -> Y ^   | MUX2X1  | 0.055 |   0.750 |    0.736 | 
     | regText/U99          | A ^ -> Y v   | INVX1   | 0.038 |   0.787 |    0.773 | 
     | regText/\reg_reg[24] | D v          | DFFSR   | 0.001 |   0.788 |    0.774 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[23]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.610
This Block's Segment Delay(segDel): 0.222
Total delay(totDel): 0.610 + 0.222 = 0.832
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.610 / 0.832 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[44] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.761
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.032 | 
     | regKey/\reg_reg[44]  | CLK ^ -> Q ^ | DFFSR   | 0.212 |   0.212 |    0.179 | 
     | U258                 | B ^ -> Y ^   | XOR2X1  | 0.133 |   0.344 |    0.312 | 
     | s_x_7/U38            | A ^ -> Y v   | INVX1   | 0.093 |   0.437 |    0.405 | 
     | s_x_7/U13            | B v -> Y v   | AND2X1  | 0.049 |   0.486 |    0.454 | 
     | s_x_7/U14            | A v -> Y ^   | INVX1   | 0.021 |   0.507 |    0.475 | 
     | s_x_7/U37            | A ^ -> Y v   | MUX2X1  | 0.032 |   0.539 |    0.507 | 
     | s_x_7/U36            | A v -> Y ^   | INVX1   | 0.017 |   0.556 |    0.524 | 
     | s_x_7/U33            | A ^ -> Y v   | NAND3X1 | 0.034 |   0.590 |    0.557 | 
     | s_x_7/U32            | A v -> Y ^   | INVX1   | 0.020 |   0.610 |    0.578 | 
     | mux_64/U32           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.643 |    0.611 | 
     | mux_64/U31           | A v -> Y ^   | INVX1   | 0.040 |   0.683 |    0.651 | 
     | regText/U98          | A ^ -> Y v   | MUX2X1  | 0.036 |   0.719 |    0.687 | 
     | regText/U97          | A v -> Y ^   | INVX1   | 0.041 |   0.760 |    0.728 | 
     | regText/\reg_reg[23] | D ^          | DFFSR   | 0.000 |   0.761 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[23]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.636
This Block's Segment Delay(segDel): 0.210
Total delay(totDel): 0.636 + 0.210 = 0.846
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.636 / 0.846 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[44] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.822
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.046 | 
     | regKey/\reg_reg[44]  | CLK ^ -> Q ^ | DFFSR   | 0.212 |   0.212 |    0.166 | 
     | U258                 | B ^ -> Y ^   | XOR2X1  | 0.133 |   0.344 |    0.299 | 
     | s_x_7/U21            | B ^ -> Y ^   | AND2X1  | 0.063 |   0.408 |    0.362 | 
     | s_x_7/U39            | A ^ -> Y v   | MUX2X1  | 0.039 |   0.447 |    0.401 | 
     | s_x_7/U37            | B v -> Y ^   | MUX2X1  | 0.057 |   0.504 |    0.459 | 
     | s_x_7/U36            | A ^ -> Y v   | INVX1   | 0.029 |   0.533 |    0.487 | 
     | s_x_7/U33            | A v -> Y ^   | NAND3X1 | 0.069 |   0.602 |    0.556 | 
     | s_x_7/U32            | A ^ -> Y v   | INVX1   | 0.034 |   0.636 |    0.590 | 
     | mux_64/U32           | A v -> Y ^   | MUX2X1  | 0.052 |   0.688 |    0.642 | 
     | mux_64/U31           | A ^ -> Y v   | INVX1   | 0.042 |   0.730 |    0.684 | 
     | regText/U98          | A v -> Y ^   | MUX2X1  | 0.056 |   0.786 |    0.741 | 
     | regText/U97          | A ^ -> Y v   | INVX1   | 0.035 |   0.821 |    0.776 | 
     | regText/\reg_reg[23] | D v          | DFFSR   | 0.000 |   0.822 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[22]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.527
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.527 + 0.186 = 0.713
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.527 / 0.713 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[22] /CLK 
Endpoint:   regText/\reg_reg[22] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[41] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.642
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.087 | 
     | regKey/\reg_reg[41]  | CLK ^ -> Q ^ | DFFSR   | 0.178 |   0.178 |    0.264 | 
     | U261                 | B ^ -> Y ^   | XOR2X1  | 0.104 |   0.282 |    0.369 | 
     | s_x_6/U43            | A ^ -> Y v   | INVX1   | 0.072 |   0.354 |    0.441 | 
     | s_x_6/U23            | B v -> Y v   | AND2X1  | 0.053 |   0.407 |    0.494 | 
     | s_x_6/U24            | A v -> Y ^   | INVX1   | 0.030 |   0.437 |    0.524 | 
     | s_x_6/U3             | A ^ -> Y ^   | OR2X1   | 0.051 |   0.488 |    0.574 | 
     | s_x_6/U33            | C ^ -> Y v   | NAND3X1 | 0.021 |   0.508 |    0.595 | 
     | s_x_6/U32            | A v -> Y ^   | INVX1   | 0.019 |   0.527 |    0.614 | 
     | mux_64/U30           | A ^ -> Y v   | MUX2X1  | 0.038 |   0.565 |    0.652 | 
     | mux_64/U29           | A v -> Y ^   | INVX1   | 0.023 |   0.588 |    0.674 | 
     | regText/U96          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.620 |    0.707 | 
     | regText/U95          | A v -> Y ^   | INVX1   | 0.021 |   0.641 |    0.728 | 
     | regText/\reg_reg[22] | D ^          | DFFSR   | 0.000 |   0.642 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[22]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.556
This Block's Segment Delay(segDel): 0.199
Total delay(totDel): 0.556 + 0.199 = 0.755
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.556 / 0.755 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[22] /CLK 
Endpoint:   regText/\reg_reg[22] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[43] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.733
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.045 | 
     | regKey/\reg_reg[43]  | CLK ^ -> Q ^ | DFFSR   | 0.197 |   0.197 |    0.242 | 
     | U259                 | B ^ -> Y ^   | XOR2X1  | 0.067 |   0.264 |    0.309 | 
     | s_x_6/U13            | A ^ -> Y ^   | AND2X1  | 0.099 |   0.363 |    0.408 | 
     | s_x_6/U14            | A ^ -> Y v   | INVX1   | 0.032 |   0.394 |    0.439 | 
     | s_x_6/U37            | A v -> Y ^   | MUX2X1  | 0.050 |   0.445 |    0.490 | 
     | s_x_6/U36            | A ^ -> Y v   | INVX1   | 0.032 |   0.476 |    0.521 | 
     | s_x_6/U33            | A v -> Y ^   | NAND3X1 | 0.050 |   0.526 |    0.571 | 
     | s_x_6/U32            | A ^ -> Y v   | INVX1   | 0.030 |   0.556 |    0.601 | 
     | mux_64/U30           | A v -> Y ^   | MUX2X1  | 0.061 |   0.617 |    0.661 | 
     | mux_64/U29           | A ^ -> Y v   | INVX1   | 0.034 |   0.650 |    0.695 | 
     | regText/U96          | A v -> Y ^   | MUX2X1  | 0.051 |   0.701 |    0.746 | 
     | regText/U95          | A ^ -> Y v   | INVX1   | 0.032 |   0.733 |    0.778 | 
     | regText/\reg_reg[22] | D v          | DFFSR   | 0.000 |   0.733 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[21]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.771
This Block's Segment Delay(segDel): 0.182
Total delay(totDel): 0.771 + 0.182 = 0.954
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.771 / 0.954 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[21] /CLK 
Endpoint:   regText/\reg_reg[21] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[23] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.882
= Slack Time                   -0.154
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.154 | 
     | regText/\reg_reg[23] | CLK ^ -> Q ^ | DFFSR   | 0.423 |   0.423 |    0.270 | 
     | U263                 | A ^ -> Y ^   | XOR2X1  | 0.101 |   0.524 |    0.371 | 
     | s_x_5/U35            | A ^ -> Y v   | INVX1   | 0.140 |   0.664 |    0.511 | 
     | s_x_5/U34            | B v -> Y ^   | NAND3X1 | 0.060 |   0.724 |    0.571 | 
     | s_x_5/U33            | B ^ -> Y v   | NAND3X1 | 0.025 |   0.749 |    0.596 | 
     | s_x_5/U32            | A v -> Y ^   | INVX1   | 0.022 |   0.771 |    0.618 | 
     | mux_64/U28           | A ^ -> Y v   | MUX2X1  | 0.030 |   0.802 |    0.648 | 
     | mux_64/U27           | A v -> Y ^   | INVX1   | 0.019 |   0.820 |    0.667 | 
     | regText/U94          | A ^ -> Y v   | MUX2X1  | 0.035 |   0.855 |    0.702 | 
     | regText/U93          | A v -> Y ^   | INVX1   | 0.026 |   0.881 |    0.728 | 
     | regText/\reg_reg[21] | D ^          | DFFSR   | 0.000 |   0.882 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[21]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.827
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.827 + 0.192 = 1.018
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.827 / 1.018 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[21] /CLK 
Endpoint:   regText/\reg_reg[21] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[23] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.994
= Slack Time                   -0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.218 | 
     | regText/\reg_reg[23] | CLK ^ -> Q ^ | DFFSR   | 0.423 |   0.423 |    0.205 | 
     | U263                 | A ^ -> Y ^   | XOR2X1  | 0.101 |   0.524 |    0.306 | 
     | s_x_5/U39            | S ^ -> Y v   | MUX2X1  | 0.135 |   0.660 |    0.441 | 
     | s_x_5/U37            | B v -> Y ^   | MUX2X1  | 0.054 |   0.713 |    0.495 | 
     | s_x_5/U36            | A ^ -> Y v   | INVX1   | 0.033 |   0.746 |    0.528 | 
     | s_x_5/U33            | A v -> Y ^   | NAND3X1 | 0.049 |   0.795 |    0.577 | 
     | s_x_5/U32            | A ^ -> Y v   | INVX1   | 0.031 |   0.826 |    0.608 | 
     | mux_64/U28           | A v -> Y ^   | MUX2X1  | 0.047 |   0.873 |    0.655 | 
     | mux_64/U27           | A ^ -> Y v   | INVX1   | 0.029 |   0.902 |    0.684 | 
     | regText/U94          | A v -> Y ^   | MUX2X1  | 0.056 |   0.958 |    0.740 | 
     | regText/U93          | A ^ -> Y v   | INVX1   | 0.035 |   0.994 |    0.775 | 
     | regText/\reg_reg[21] | D v          | DFFSR   | 0.000 |   0.994 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[20]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.508
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.508 + 0.183 = 0.692
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.508 / 0.692 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[20] /CLK 
Endpoint:   regText/\reg_reg[20] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[32] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.620
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.108 | 
     | regKey/\reg_reg[32]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.169 |    0.277 | 
     | U271                 | B ^ -> Y ^   | XOR2X1  | 0.064 |   0.233 |    0.341 | 
     | s_x_4/U38            | A ^ -> Y v   | INVX1   | 0.105 |   0.337 |    0.446 | 
     | s_x_4/U13            | B v -> Y v   | AND2X1  | 0.050 |   0.387 |    0.495 | 
     | s_x_4/U14            | A v -> Y ^   | INVX1   | 0.024 |   0.411 |    0.519 | 
     | s_x_4/U37            | A ^ -> Y v   | MUX2X1  | 0.034 |   0.444 |    0.553 | 
     | s_x_4/U36            | A v -> Y ^   | INVX1   | 0.017 |   0.461 |    0.570 | 
     | s_x_4/U33            | A ^ -> Y v   | NAND3X1 | 0.025 |   0.486 |    0.595 | 
     | s_x_4/U32            | A v -> Y ^   | INVX1   | 0.022 |   0.508 |    0.616 | 
     | mux_64/U26           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.540 |    0.648 | 
     | mux_64/U25           | A v -> Y ^   | INVX1   | 0.019 |   0.559 |    0.667 | 
     | regText/U92          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.590 |    0.699 | 
     | regText/U91          | A v -> Y ^   | INVX1   | 0.029 |   0.619 |    0.728 | 
     | regText/\reg_reg[20] | D ^          | DFFSR   | 0.001 |   0.620 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[20]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.552
This Block's Segment Delay(segDel): 0.191
Total delay(totDel): 0.552 + 0.191 = 0.742
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.552 / 0.742 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[20] /CLK 
Endpoint:   regText/\reg_reg[20] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[35] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.717
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.058 | 
     | regKey/\reg_reg[35]  | CLK ^ -> Q ^ | DFFSR   | 0.186 |   0.186 |    0.244 | 
     | U268                 | B ^ -> Y ^   | XOR2X1  | 0.061 |   0.247 |    0.305 | 
     | s_x_4/U13            | A ^ -> Y ^   | AND2X1  | 0.107 |   0.354 |    0.412 | 
     | s_x_4/U14            | A ^ -> Y v   | INVX1   | 0.032 |   0.386 |    0.444 | 
     | s_x_4/U37            | A v -> Y ^   | MUX2X1  | 0.052 |   0.439 |    0.496 | 
     | s_x_4/U36            | A ^ -> Y v   | INVX1   | 0.029 |   0.468 |    0.525 | 
     | s_x_4/U33            | A v -> Y ^   | NAND3X1 | 0.052 |   0.520 |    0.578 | 
     | s_x_4/U32            | A ^ -> Y v   | INVX1   | 0.032 |   0.552 |    0.609 | 
     | mux_64/U26           | A v -> Y ^   | MUX2X1  | 0.049 |   0.601 |    0.659 | 
     | mux_64/U25           | A ^ -> Y v   | INVX1   | 0.030 |   0.631 |    0.688 | 
     | regText/U92          | A v -> Y ^   | MUX2X1  | 0.049 |   0.680 |    0.737 | 
     | regText/U91          | A ^ -> Y v   | INVX1   | 0.036 |   0.716 |    0.774 | 
     | regText/\reg_reg[20] | D v          | DFFSR   | 0.001 |   0.717 |    0.774 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[19]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.567
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.567 + 0.192 = 0.759
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.567 / 0.759 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[19] /CLK 
Endpoint:   regText/\reg_reg[19] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[28] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.687
= Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.041 | 
     | regKey/\reg_reg[28]  | CLK ^ -> Q ^ | DFFSR   | 0.193 |   0.193 |    0.234 | 
     | U275                 | B ^ -> Y ^   | XOR2X1  | 0.122 |   0.315 |    0.356 | 
     | s_x_3/U38            | A ^ -> Y v   | INVX1   | 0.086 |   0.401 |    0.442 | 
     | s_x_3/U13            | B v -> Y v   | AND2X1  | 0.049 |   0.450 |    0.491 | 
     | s_x_3/U14            | A v -> Y ^   | INVX1   | 0.019 |   0.469 |    0.510 | 
     | s_x_3/U37            | A ^ -> Y v   | MUX2X1  | 0.032 |   0.502 |    0.543 | 
     | s_x_3/U36            | A v -> Y ^   | INVX1   | 0.021 |   0.522 |    0.563 | 
     | s_x_3/U33            | A ^ -> Y v   | NAND3X1 | 0.024 |   0.546 |    0.587 | 
     | s_x_3/U32            | A v -> Y ^   | INVX1   | 0.021 |   0.567 |    0.608 | 
     | mux_64/U22           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.600 |    0.641 | 
     | mux_64/U21           | A v -> Y ^   | INVX1   | 0.034 |   0.634 |    0.675 | 
     | regText/U88          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.667 |    0.708 | 
     | regText/U87          | A v -> Y ^   | INVX1   | 0.020 |   0.687 |    0.728 | 
     | regText/\reg_reg[19] | D ^          | DFFSR   | 0.000 |   0.687 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[19]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.579
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.579 + 0.195 = 0.774
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.579 / 0.774 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[19] /CLK 
Endpoint:   regText/\reg_reg[19] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[28] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.753
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.026 | 
     | regKey/\reg_reg[28]  | CLK ^ -> Q ^ | DFFSR   | 0.193 |   0.193 |    0.219 | 
     | U275                 | B ^ -> Y ^   | XOR2X1  | 0.122 |   0.315 |    0.340 | 
     | s_x_3/U21            | B ^ -> Y ^   | AND2X1  | 0.055 |   0.370 |    0.395 | 
     | s_x_3/U39            | A ^ -> Y v   | MUX2X1  | 0.039 |   0.409 |    0.434 | 
     | s_x_3/U37            | B v -> Y ^   | MUX2X1  | 0.059 |   0.467 |    0.493 | 
     | s_x_3/U36            | A ^ -> Y v   | INVX1   | 0.031 |   0.498 |    0.524 | 
     | s_x_3/U33            | A v -> Y ^   | NAND3X1 | 0.050 |   0.548 |    0.574 | 
     | s_x_3/U32            | A ^ -> Y v   | INVX1   | 0.031 |   0.579 |    0.605 | 
     | mux_64/U22           | A v -> Y ^   | MUX2X1  | 0.052 |   0.631 |    0.656 | 
     | mux_64/U21           | A ^ -> Y v   | INVX1   | 0.040 |   0.671 |    0.696 | 
     | regText/U88          | A v -> Y ^   | MUX2X1  | 0.051 |   0.722 |    0.747 | 
     | regText/U87          | A ^ -> Y v   | INVX1   | 0.031 |   0.752 |    0.778 | 
     | regText/\reg_reg[19] | D v          | DFFSR   | 0.000 |   0.753 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[18]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.528
This Block's Segment Delay(segDel): 0.197
Total delay(totDel): 0.528 + 0.197 = 0.726
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.528 / 0.726 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[24] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.800
= Required Time                 0.726
- Arrival Time                  0.652
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.074 | 
     | regKey/\reg_reg[24]  | CLK ^ -> Q ^ | DFFSR   | 0.160 |   0.160 |    0.235 | 
     | U216                 | B ^ -> Y ^   | XOR2X1  | 0.111 |   0.271 |    0.346 | 
     | s_x_2/U38            | A ^ -> Y v   | INVX1   | 0.080 |   0.351 |    0.425 | 
     | s_x_2/U13            | B v -> Y v   | AND2X1  | 0.051 |   0.402 |    0.477 | 
     | s_x_2/U14            | A v -> Y ^   | INVX1   | 0.022 |   0.425 |    0.499 | 
     | s_x_2/U37            | A ^ -> Y v   | MUX2X1  | 0.030 |   0.455 |    0.529 | 
     | s_x_2/U36            | A v -> Y ^   | INVX1   | 0.018 |   0.472 |    0.547 | 
     | s_x_2/U33            | A ^ -> Y v   | NAND3X1 | 0.025 |   0.498 |    0.572 | 
     | s_x_2/U32            | A v -> Y ^   | INVX1   | 0.031 |   0.528 |    0.603 | 
     | mux_64/U20           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.561 |    0.636 | 
     | mux_64/U19           | A v -> Y ^   | INVX1   | 0.023 |   0.585 |    0.659 | 
     | regText/U86          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.618 |    0.692 | 
     | regText/U85          | A v -> Y ^   | INVX1   | 0.033 |   0.651 |    0.726 | 
     | regText/\reg_reg[18] | D ^          | DFFSR   | 0.001 |   0.652 |    0.726 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[18]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.565
This Block's Segment Delay(segDel): 0.204
Total delay(totDel): 0.565 + 0.204 = 0.769
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.565 / 0.769 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[27] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.741
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.031 | 
     | regKey/\reg_reg[27]  | CLK ^ -> Q ^ | DFFSR   | 0.164 |   0.164 |    0.195 | 
     | U276                 | B ^ -> Y ^   | XOR2X1  | 0.153 |   0.317 |    0.348 | 
     | s_x_2/U39            | S ^ -> Y v   | MUX2X1  | 0.074 |   0.391 |    0.422 | 
     | s_x_2/U37            | B v -> Y ^   | MUX2X1  | 0.054 |   0.445 |    0.477 | 
     | s_x_2/U36            | A ^ -> Y v   | INVX1   | 0.029 |   0.474 |    0.505 | 
     | s_x_2/U33            | A v -> Y ^   | NAND3X1 | 0.053 |   0.527 |    0.558 | 
     | s_x_2/U32            | A ^ -> Y v   | INVX1   | 0.037 |   0.564 |    0.596 | 
     | mux_64/U20           | A v -> Y ^   | MUX2X1  | 0.052 |   0.616 |    0.647 | 
     | mux_64/U19           | A ^ -> Y v   | INVX1   | 0.033 |   0.649 |    0.680 | 
     | regText/U86          | A v -> Y ^   | MUX2X1  | 0.052 |   0.701 |    0.733 | 
     | regText/U85          | A ^ -> Y v   | INVX1   | 0.039 |   0.741 |    0.772 | 
     | regText/\reg_reg[18] | D v          | DFFSR   | 0.001 |   0.741 |    0.773 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[17]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.522
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.522 + 0.183 = 0.705
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.522 / 0.705 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[17] /CLK 
Endpoint:   regText/\reg_reg[17] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[20] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.634
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.095 | 
     | regKey/\reg_reg[20]  | CLK ^ -> Q ^ | DFFSR   | 0.175 |   0.174 |    0.269 | 
     | U234                 | B ^ -> Y ^   | XOR2X1  | 0.064 |   0.239 |    0.334 | 
     | s_x_1/U38            | A ^ -> Y v   | INVX1   | 0.108 |   0.347 |    0.442 | 
     | s_x_1/U13            | B v -> Y v   | AND2X1  | 0.052 |   0.398 |    0.493 | 
     | s_x_1/U14            | A v -> Y ^   | INVX1   | 0.023 |   0.421 |    0.516 | 
     | s_x_1/U37            | A ^ -> Y v   | MUX2X1  | 0.034 |   0.456 |    0.550 | 
     | s_x_1/U36            | A v -> Y ^   | INVX1   | 0.021 |   0.477 |    0.571 | 
     | s_x_1/U33            | A ^ -> Y v   | NAND3X1 | 0.018 |   0.495 |    0.589 | 
     | s_x_1/U32            | A v -> Y ^   | INVX1   | 0.027 |   0.522 |    0.617 | 
     | mux_64/U18           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.557 |    0.652 | 
     | mux_64/U17           | A v -> Y ^   | INVX1   | 0.021 |   0.578 |    0.673 | 
     | regText/U84          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.612 |    0.707 | 
     | regText/U83          | A v -> Y ^   | INVX1   | 0.022 |   0.633 |    0.728 | 
     | regText/\reg_reg[17] | D ^          | DFFSR   | 0.000 |   0.634 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[17]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.543
This Block's Segment Delay(segDel): 0.195
Total delay(totDel): 0.543 + 0.195 = 0.738
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.543 / 0.738 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[17] /CLK 
Endpoint:   regText/\reg_reg[17] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[20] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.716
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.062 | 
     | regKey/\reg_reg[20]  | CLK ^ -> Q ^ | DFFSR   | 0.175 |   0.175 |    0.236 | 
     | U234                 | B ^ -> Y v   | XOR2X1  | 0.044 |   0.219 |    0.281 | 
     | s_x_1/U38            | A v -> Y ^   | INVX1   | 0.095 |   0.314 |    0.376 | 
     | s_x_1/U13            | B ^ -> Y ^   | AND2X1  | 0.044 |   0.358 |    0.420 | 
     | s_x_1/U14            | A ^ -> Y v   | INVX1   | 0.032 |   0.390 |    0.452 | 
     | s_x_1/U37            | A v -> Y ^   | MUX2X1  | 0.054 |   0.444 |    0.506 | 
     | s_x_1/U36            | A ^ -> Y v   | INVX1   | 0.032 |   0.476 |    0.538 | 
     | s_x_1/U33            | A v -> Y ^   | NAND3X1 | 0.038 |   0.514 |    0.576 | 
     | s_x_1/U32            | A ^ -> Y v   | INVX1   | 0.029 |   0.543 |    0.605 | 
     | mux_64/U18           | A v -> Y ^   | MUX2X1  | 0.056 |   0.599 |    0.661 | 
     | mux_64/U17           | A ^ -> Y v   | INVX1   | 0.032 |   0.631 |    0.693 | 
     | regText/U84          | A v -> Y ^   | MUX2X1  | 0.052 |   0.683 |    0.745 | 
     | regText/U83          | A ^ -> Y v   | INVX1   | 0.032 |   0.716 |    0.777 | 
     | regText/\reg_reg[17] | D v          | DFFSR   | 0.000 |   0.716 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[16]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.766
This Block's Segment Delay(segDel): 0.175
Total delay(totDel): 0.766 + 0.175 = 0.940
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.766 / 0.940 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[16] /CLK 
Endpoint:   regText/\reg_reg[16] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.869
= Slack Time                   -0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.140 | 
     | regKey/\reg_reg[17]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.284 | 
     | U267                 | B ^ -> Y ^   | XOR2X1  | 0.099 |   0.523 |    0.383 | 
     | s_x_0/U43            | A ^ -> Y v   | INVX1   | 0.061 |   0.584 |    0.444 | 
     | s_x_0/U21            | B v -> Y v   | AND2X1  | 0.052 |   0.637 |    0.496 | 
     | s_x_0/U22            | A v -> Y ^   | INVX1   | 0.029 |   0.665 |    0.525 | 
     | s_x_0/U42            | A ^ -> Y ^   | OR2X1   | 0.055 |   0.720 |    0.580 | 
     | s_x_0/U31            | C ^ -> Y v   | NAND3X1 | 0.023 |   0.743 |    0.602 | 
     | s_x_0/U30            | A v -> Y ^   | INVX1   | 0.023 |   0.766 |    0.625 | 
     | mux_64/U16           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.797 |    0.657 | 
     | mux_64/U15           | A v -> Y ^   | INVX1   | 0.020 |   0.817 |    0.676 | 
     | regText/U82          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.847 |    0.707 | 
     | regText/U81          | A v -> Y ^   | INVX1   | 0.021 |   0.868 |    0.728 | 
     | regText/\reg_reg[16] | D ^          | DFFSR   | 0.000 |   0.869 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[16]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.788
This Block's Segment Delay(segDel): 0.180
Total delay(totDel): 0.788 + 0.180 = 0.968
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.788 / 0.968 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[16] /CLK 
Endpoint:   regText/\reg_reg[16] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.946
= Slack Time                   -0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.168 | 
     | regKey/\reg_reg[17]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.256 | 
     | U267                 | B ^ -> Y ^   | XOR2X1  | 0.099 |   0.523 |    0.356 | 
     | s_x_0/U19            | A ^ -> Y ^   | AND2X1  | 0.052 |   0.575 |    0.408 | 
     | s_x_0/U37            | A ^ -> Y v   | MUX2X1  | 0.034 |   0.609 |    0.441 | 
     | s_x_0/U35            | B v -> Y ^   | MUX2X1  | 0.062 |   0.671 |    0.503 | 
     | s_x_0/U34            | A ^ -> Y v   | INVX1   | 0.032 |   0.703 |    0.535 | 
     | s_x_0/U31            | A v -> Y ^   | NAND3X1 | 0.053 |   0.756 |    0.588 | 
     | s_x_0/U30            | A ^ -> Y v   | INVX1   | 0.032 |   0.788 |    0.620 | 
     | mux_64/U16           | A v -> Y ^   | MUX2X1  | 0.048 |   0.836 |    0.669 | 
     | mux_64/U15           | A ^ -> Y v   | INVX1   | 0.030 |   0.867 |    0.699 | 
     | regText/U82          | A v -> Y ^   | MUX2X1  | 0.048 |   0.914 |    0.747 | 
     | regText/U81          | A ^ -> Y v   | INVX1   | 0.031 |   0.946 |    0.778 | 
     | regText/\reg_reg[16] | D v          | DFFSR   | 0.000 |   0.946 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[15]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.490
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.490 + 0.193 = 0.683
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.490 / 0.683 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[15] /CLK 
Endpoint:   regText/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[77] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.612
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.117 | 
     | regKey/\reg_reg[77]  | CLK ^ -> Q ^ | DFFSR   | 0.173 |   0.173 |    0.290 | 
     | U221                 | B ^ -> Y ^   | XOR2X1  | 0.078 |   0.251 |    0.368 | 
     | s_x_15/U43           | A ^ -> Y v   | INVX1   | 0.029 |   0.280 |    0.397 | 
     | s_x_15/U23           | B v -> Y v   | AND2X1  | 0.053 |   0.333 |    0.449 | 
     | s_x_15/U24           | A v -> Y ^   | INVX1   | 0.027 |   0.360 |    0.476 | 
     | s_x_15/U42           | A ^ -> Y ^   | XOR2X1  | 0.053 |   0.412 |    0.529 | 
     | s_x_15/U41           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.447 |    0.563 | 
     | s_x_15/U40           | C v -> Y ^   | OAI21X1 | 0.044 |   0.490 |    0.607 | 
     | mux_64/U14           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.526 |    0.642 | 
     | mux_64/U13           | A v -> Y ^   | INVX1   | 0.026 |   0.552 |    0.669 | 
     | regText/U80          | A ^ -> Y v   | MUX2X1  | 0.036 |   0.588 |    0.705 | 
     | regText/U79          | A v -> Y ^   | INVX1   | 0.023 |   0.611 |    0.728 | 
     | regText/\reg_reg[15] | D ^          | DFFSR   | 0.000 |   0.612 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[15]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.483
This Block's Segment Delay(segDel): 0.203
Total delay(totDel): 0.483 + 0.203 = 0.685
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.483 / 0.685 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[15] /CLK 
Endpoint:   regText/\reg_reg[15] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[77] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.662
= Slack Time                    0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.115 | 
     | regKey/\reg_reg[77]  | CLK ^ -> Q ^ | DFFSR   | 0.173 |   0.173 |    0.287 | 
     | U221                 | B ^ -> Y ^   | XOR2X1  | 0.078 |   0.251 |    0.366 | 
     | s_x_15/U43           | A ^ -> Y v   | INVX1   | 0.029 |   0.280 |    0.394 | 
     | s_x_15/U23           | B v -> Y v   | AND2X1  | 0.053 |   0.333 |    0.447 | 
     | s_x_15/U24           | A v -> Y ^   | INVX1   | 0.027 |   0.360 |    0.474 | 
     | s_x_15/U42           | A ^ -> Y v   | XOR2X1  | 0.043 |   0.402 |    0.517 | 
     | s_x_15/U41           | A v -> Y ^   | MUX2X1  | 0.050 |   0.452 |    0.566 | 
     | s_x_15/U40           | C ^ -> Y v   | OAI21X1 | 0.031 |   0.483 |    0.598 | 
     | mux_64/U14           | A v -> Y ^   | MUX2X1  | 0.054 |   0.537 |    0.651 | 
     | mux_64/U13           | A ^ -> Y v   | INVX1   | 0.035 |   0.572 |    0.686 | 
     | regText/U80          | A v -> Y ^   | MUX2X1  | 0.057 |   0.628 |    0.743 | 
     | regText/U79          | A ^ -> Y v   | INVX1   | 0.034 |   0.662 |    0.777 | 
     | regText/\reg_reg[15] | D v          | DFFSR   | 0.000 |   0.662 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[14]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.489
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.489 + 0.178 = 0.667
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.489 / 0.667 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[14] /CLK 
Endpoint:   regText/\reg_reg[14] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[73] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.596
= Slack Time                    0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.133 | 
     | regKey/\reg_reg[73]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.169 |    0.302 | 
     | U226                 | B ^ -> Y ^   | XOR2X1  | 0.085 |   0.254 |    0.387 | 
     | s_x_14/U43           | A ^ -> Y v   | INVX1   | 0.029 |   0.283 |    0.416 | 
     | s_x_14/U23           | B v -> Y v   | AND2X1  | 0.055 |   0.338 |    0.471 | 
     | s_x_14/U24           | A v -> Y ^   | INVX1   | 0.030 |   0.368 |    0.501 | 
     | s_x_14/U42           | A ^ -> Y ^   | XOR2X1  | 0.048 |   0.416 |    0.548 | 
     | s_x_14/U41           | A ^ -> Y v   | MUX2X1  | 0.038 |   0.453 |    0.586 | 
     | s_x_14/U40           | C v -> Y ^   | OAI21X1 | 0.036 |   0.489 |    0.622 | 
     | mux_64/U12           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.521 |    0.654 | 
     | mux_64/U11           | A v -> Y ^   | INVX1   | 0.022 |   0.544 |    0.676 | 
     | regText/U78          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.574 |    0.707 | 
     | regText/U77          | A v -> Y ^   | INVX1   | 0.021 |   0.596 |    0.728 | 
     | regText/\reg_reg[14] | D ^          | DFFSR   | 0.000 |   0.596 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[14]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.506
This Block's Segment Delay(segDel): 0.182
Total delay(totDel): 0.506 + 0.182 = 0.688
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.506 / 0.688 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[14] /CLK 
Endpoint:   regText/\reg_reg[14] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[74] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.666
= Slack Time                    0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.112 | 
     | regKey/\reg_reg[74]  | CLK ^ -> Q ^ | DFFSR   | 0.174 |   0.174 |    0.286 | 
     | U225                 | B ^ -> Y ^   | XOR2X1  | 0.117 |   0.291 |    0.403 | 
     | s_x_14/U23           | A ^ -> Y ^   | AND2X1  | 0.041 |   0.333 |    0.444 | 
     | s_x_14/U24           | A ^ -> Y v   | INVX1   | 0.030 |   0.362 |    0.474 | 
     | s_x_14/U4            | B v -> Y v   | AND2X1  | 0.051 |   0.413 |    0.525 | 
     | s_x_14/U41           | B v -> Y ^   | MUX2X1  | 0.065 |   0.478 |    0.590 | 
     | s_x_14/U40           | C ^ -> Y v   | OAI21X1 | 0.028 |   0.506 |    0.618 | 
     | mux_64/U12           | A v -> Y ^   | MUX2X1  | 0.049 |   0.555 |    0.667 | 
     | mux_64/U11           | A ^ -> Y v   | INVX1   | 0.032 |   0.587 |    0.699 | 
     | regText/U78          | A v -> Y ^   | MUX2X1  | 0.047 |   0.635 |    0.746 | 
     | regText/U77          | A ^ -> Y v   | INVX1   | 0.031 |   0.666 |    0.778 | 
     | regText/\reg_reg[14] | D v          | DFFSR   | 0.000 |   0.666 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[13]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.786
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.786 + 0.183 = 0.968
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.786 / 0.968 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[13] /CLK 
Endpoint:   regText/\reg_reg[13] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[69] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.897
= Slack Time                   -0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.168 | 
     | regKey/\reg_reg[69]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.255 | 
     | U230                 | B ^ -> Y ^   | XOR2X1  | 0.096 |   0.519 |    0.351 | 
     | s_x_13/U43           | A ^ -> Y v   | INVX1   | 0.063 |   0.582 |    0.414 | 
     | s_x_13/U23           | B v -> Y v   | AND2X1  | 0.057 |   0.640 |    0.471 | 
     | s_x_13/U24           | A v -> Y ^   | INVX1   | 0.029 |   0.669 |    0.500 | 
     | s_x_13/U42           | A ^ -> Y ^   | XOR2X1  | 0.044 |   0.713 |    0.544 | 
     | s_x_13/U41           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.747 |    0.578 | 
     | s_x_13/U40           | C v -> Y ^   | OAI21X1 | 0.039 |   0.786 |    0.617 | 
     | mux_64/U10           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.819 |    0.650 | 
     | mux_64/U9            | A v -> Y ^   | INVX1   | 0.021 |   0.840 |    0.672 | 
     | regText/U76          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.873 |    0.705 | 
     | regText/U75          | A v -> Y ^   | INVX1   | 0.023 |   0.896 |    0.728 | 
     | regText/\reg_reg[13] | D ^          | DFFSR   | 0.000 |   0.897 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[13]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.788
This Block's Segment Delay(segDel): 0.188
Total delay(totDel): 0.788 + 0.188 = 0.975
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.788 / 0.975 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[13] /CLK 
Endpoint:   regText/\reg_reg[13] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[69] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.952
= Slack Time                   -0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.175 | 
     | regKey/\reg_reg[69]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.249 | 
     | U230                 | B ^ -> Y v   | XOR2X1  | 0.077 |   0.501 |    0.326 | 
     | s_x_13/U43           | A v -> Y ^   | INVX1   | 0.060 |   0.561 |    0.386 | 
     | s_x_13/U23           | B ^ -> Y ^   | AND2X1  | 0.059 |   0.620 |    0.445 | 
     | s_x_13/U24           | A ^ -> Y v   | INVX1   | 0.028 |   0.649 |    0.473 | 
     | s_x_13/U4            | B v -> Y v   | AND2X1  | 0.051 |   0.699 |    0.524 | 
     | s_x_13/U41           | B v -> Y ^   | MUX2X1  | 0.059 |   0.759 |    0.583 | 
     | s_x_13/U40           | C ^ -> Y v   | OAI21X1 | 0.029 |   0.788 |    0.613 | 
     | mux_64/U10           | A v -> Y ^   | MUX2X1  | 0.050 |   0.837 |    0.662 | 
     | mux_64/U9            | A ^ -> Y v   | INVX1   | 0.030 |   0.868 |    0.692 | 
     | regText/U76          | A v -> Y ^   | MUX2X1  | 0.052 |   0.920 |    0.744 | 
     | regText/U75          | A ^ -> Y v   | INVX1   | 0.033 |   0.952 |    0.777 | 
     | regText/\reg_reg[13] | D v          | DFFSR   | 0.000 |   0.952 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[12]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.505
This Block's Segment Delay(segDel): 0.188
Total delay(totDel): 0.505 + 0.188 = 0.692
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.505 / 0.692 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[12] /CLK 
Endpoint:   regText/\reg_reg[12] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[65] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.620
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.108 | 
     | regKey/\reg_reg[65]  | CLK ^ -> Q ^ | DFFSR   | 0.168 |   0.168 |    0.275 | 
     | U235                 | B ^ -> Y ^   | XOR2X1  | 0.092 |   0.259 |    0.367 | 
     | s_x_12/U43           | A ^ -> Y v   | INVX1   | 0.031 |   0.290 |    0.398 | 
     | s_x_12/U23           | B v -> Y v   | AND2X1  | 0.060 |   0.350 |    0.458 | 
     | s_x_12/U24           | A v -> Y ^   | INVX1   | 0.029 |   0.379 |    0.487 | 
     | s_x_12/U42           | A ^ -> Y ^   | XOR2X1  | 0.041 |   0.420 |    0.528 | 
     | s_x_12/U41           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.456 |    0.564 | 
     | s_x_12/U40           | C v -> Y ^   | OAI21X1 | 0.049 |   0.505 |    0.613 | 
     | mux_64/U8            | A ^ -> Y v   | MUX2X1  | 0.035 |   0.540 |    0.648 | 
     | mux_64/U7            | A v -> Y ^   | INVX1   | 0.023 |   0.563 |    0.671 | 
     | regText/U74          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.594 |    0.702 | 
     | regText/U73          | A v -> Y ^   | INVX1   | 0.026 |   0.620 |    0.728 | 
     | regText/\reg_reg[12] | D ^          | DFFSR   | 0.000 |   0.620 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[12]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.518
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.518 + 0.192 = 0.709
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.518 / 0.709 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[12] /CLK 
Endpoint:   regText/\reg_reg[12] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[66] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.685
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.091 | 
     | regKey/\reg_reg[66]  | CLK ^ -> Q ^ | DFFSR   | 0.168 |   0.168 |    0.258 | 
     | U233                 | B ^ -> Y ^   | XOR2X1  | 0.125 |   0.292 |    0.383 | 
     | s_x_12/U23           | A ^ -> Y ^   | AND2X1  | 0.049 |   0.341 |    0.432 | 
     | s_x_12/U24           | A ^ -> Y v   | INVX1   | 0.028 |   0.370 |    0.460 | 
     | s_x_12/U4            | B v -> Y v   | AND2X1  | 0.051 |   0.421 |    0.511 | 
     | s_x_12/U41           | B v -> Y ^   | MUX2X1  | 0.062 |   0.483 |    0.574 | 
     | s_x_12/U40           | C ^ -> Y v   | OAI21X1 | 0.035 |   0.517 |    0.608 | 
     | mux_64/U8            | A v -> Y ^   | MUX2X1  | 0.052 |   0.569 |    0.660 | 
     | mux_64/U7            | A ^ -> Y v   | INVX1   | 0.033 |   0.602 |    0.693 | 
     | regText/U74          | A v -> Y ^   | MUX2X1  | 0.049 |   0.651 |    0.742 | 
     | regText/U73          | A ^ -> Y v   | INVX1   | 0.034 |   0.685 |    0.776 | 
     | regText/\reg_reg[12] | D v          | DFFSR   | 0.000 |   0.685 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[11]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.509
This Block's Segment Delay(segDel): 0.179
Total delay(totDel): 0.509 + 0.179 = 0.688
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.509 / 0.688 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[11] /CLK 
Endpoint:   regText/\reg_reg[11] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[62] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.616
= Slack Time                    0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.112 | 
     | regKey/\reg_reg[62]  | CLK ^ -> Q ^ | DFFSR   | 0.160 |   0.160 |    0.272 | 
     | U238                 | B ^ -> Y ^   | XOR2X1  | 0.138 |   0.297 |    0.410 | 
     | s_x_11/U23           | A ^ -> Y ^   | AND2X1  | 0.041 |   0.339 |    0.451 | 
     | s_x_11/U24           | A ^ -> Y v   | INVX1   | 0.029 |   0.368 |    0.480 | 
     | s_x_11/U42           | A v -> Y ^   | XOR2X1  | 0.047 |   0.415 |    0.528 | 
     | s_x_11/U41           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.448 |    0.561 | 
     | s_x_11/U40           | C v -> Y ^   | OAI21X1 | 0.060 |   0.508 |    0.621 | 
     | mux_64/U6            | A ^ -> Y v   | MUX2X1  | 0.038 |   0.546 |    0.659 | 
     | mux_64/U5            | A v -> Y ^   | INVX1   | 0.022 |   0.568 |    0.681 | 
     | regText/U72          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.600 |    0.713 | 
     | regText/U71          | A v -> Y ^   | INVX1   | 0.016 |   0.616 |    0.728 | 
     | regText/\reg_reg[11] | D ^          | DFFSR   | 0.000 |   0.616 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[11]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.517
This Block's Segment Delay(segDel): 0.180
Total delay(totDel): 0.517 + 0.180 = 0.697
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.517 / 0.697 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[11] /CLK 
Endpoint:   regText/\reg_reg[11] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[62] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.677
= Slack Time                    0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.103 | 
     | regKey/\reg_reg[62]  | CLK ^ -> Q ^ | DFFSR   | 0.160 |   0.160 |    0.263 | 
     | U238                 | B ^ -> Y ^   | XOR2X1  | 0.138 |   0.297 |    0.401 | 
     | s_x_11/U23           | A ^ -> Y ^   | AND2X1  | 0.041 |   0.339 |    0.442 | 
     | s_x_11/U24           | A ^ -> Y v   | INVX1   | 0.029 |   0.368 |    0.471 | 
     | s_x_11/U4            | B v -> Y v   | AND2X1  | 0.053 |   0.421 |    0.525 | 
     | s_x_11/U41           | B v -> Y ^   | MUX2X1  | 0.056 |   0.477 |    0.581 | 
     | s_x_11/U40           | C ^ -> Y v   | OAI21X1 | 0.039 |   0.517 |    0.620 | 
     | mux_64/U6            | A v -> Y ^   | MUX2X1  | 0.051 |   0.567 |    0.671 | 
     | mux_64/U5            | A ^ -> Y v   | INVX1   | 0.032 |   0.599 |    0.703 | 
     | regText/U72          | A v -> Y ^   | MUX2X1  | 0.050 |   0.649 |    0.752 | 
     | regText/U71          | A ^ -> Y v   | INVX1   | 0.028 |   0.677 |    0.780 | 
     | regText/\reg_reg[11] | D v          | DFFSR   | 0.000 |   0.677 |    0.780 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[10]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.494
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.494 + 0.193 = 0.687
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.494 / 0.687 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[10] /CLK 
Endpoint:   regText/\reg_reg[10] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[57] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.615
= Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.113 | 
     | regKey/\reg_reg[57]  | CLK ^ -> Q ^ | DFFSR   | 0.170 |   0.170 |    0.284 | 
     | U243                 | B ^ -> Y ^   | XOR2X1  | 0.080 |   0.250 |    0.364 | 
     | s_x_10/U43           | A ^ -> Y v   | INVX1   | 0.029 |   0.280 |    0.393 | 
     | s_x_10/U23           | B v -> Y v   | AND2X1  | 0.057 |   0.337 |    0.450 | 
     | s_x_10/U24           | A v -> Y ^   | INVX1   | 0.031 |   0.368 |    0.481 | 
     | s_x_10/U42           | A ^ -> Y ^   | XOR2X1  | 0.050 |   0.418 |    0.531 | 
     | s_x_10/U41           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.452 |    0.565 | 
     | s_x_10/U40           | C v -> Y ^   | OAI21X1 | 0.043 |   0.494 |    0.607 | 
     | mux_64/U4            | A ^ -> Y v   | MUX2X1  | 0.044 |   0.538 |    0.651 | 
     | mux_64/U3            | A v -> Y ^   | INVX1   | 0.025 |   0.563 |    0.676 | 
     | regText/U70          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.594 |    0.707 | 
     | regText/U69          | A v -> Y ^   | INVX1   | 0.021 |   0.615 |    0.728 | 
     | regText/\reg_reg[10] | D ^          | DFFSR   | 0.000 |   0.615 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[10]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.496
This Block's Segment Delay(segDel): 0.209
Total delay(totDel): 0.496 + 0.209 = 0.705
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.496 / 0.705 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[10] /CLK 
Endpoint:   regText/\reg_reg[10] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[58] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.683
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.095 | 
     | regKey/\reg_reg[58]  | CLK ^ -> Q ^ | DFFSR   | 0.164 |   0.164 |    0.259 | 
     | U242                 | B ^ -> Y ^   | XOR2X1  | 0.118 |   0.282 |    0.377 | 
     | s_x_10/U23           | A ^ -> Y ^   | AND2X1  | 0.045 |   0.327 |    0.422 | 
     | s_x_10/U24           | A ^ -> Y v   | INVX1   | 0.030 |   0.357 |    0.452 | 
     | s_x_10/U4            | B v -> Y v   | AND2X1  | 0.051 |   0.408 |    0.503 | 
     | s_x_10/U41           | B v -> Y ^   | MUX2X1  | 0.057 |   0.465 |    0.560 | 
     | s_x_10/U40           | C ^ -> Y v   | OAI21X1 | 0.031 |   0.496 |    0.591 | 
     | mux_64/U4            | A v -> Y ^   | MUX2X1  | 0.069 |   0.565 |    0.660 | 
     | mux_64/U3            | A ^ -> Y v   | INVX1   | 0.039 |   0.603 |    0.698 | 
     | regText/U70          | A v -> Y ^   | MUX2X1  | 0.048 |   0.651 |    0.746 | 
     | regText/U69          | A ^ -> Y v   | INVX1   | 0.031 |   0.682 |    0.777 | 
     | regText/\reg_reg[10] | D v          | DFFSR   | 0.000 |   0.683 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[9]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.496
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.496 + 0.194 = 0.690
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.496 / 0.690 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[9] /CLK 
Endpoint:   regText/\reg_reg[9] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[54] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.618
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.110 | 
     | regKey/\reg_reg[54] | CLK ^ -> Q ^ | DFFSR   | 0.200 |   0.200 |    0.310 | 
     | U247                | B ^ -> Y ^   | XOR2X1  | 0.109 |   0.309 |    0.419 | 
     | s_x_9/U23           | A ^ -> Y ^   | AND2X1  | 0.041 |   0.350 |    0.460 | 
     | s_x_9/U24           | A ^ -> Y v   | INVX1   | 0.028 |   0.378 |    0.488 | 
     | s_x_9/U42           | A v -> Y ^   | XOR2X1  | 0.044 |   0.422 |    0.532 | 
     | s_x_9/U41           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.456 |    0.566 | 
     | s_x_9/U40           | C v -> Y ^   | OAI21X1 | 0.040 |   0.496 |    0.606 | 
     | mux_64/U128         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.528 |    0.638 | 
     | mux_64/U127         | A v -> Y ^   | INVX1   | 0.039 |   0.567 |    0.677 | 
     | regText/U258        | A ^ -> Y v   | MUX2X1  | 0.032 |   0.599 |    0.709 | 
     | regText/U257        | A v -> Y ^   | INVX1   | 0.019 |   0.618 |    0.728 | 
     | regText/\reg_reg[9] | D ^          | DFFSR   | 0.000 |   0.618 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[9]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.518
This Block's Segment Delay(segDel): 0.192
Total delay(totDel): 0.518 + 0.192 = 0.710
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.518 / 0.710 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[9] /CLK 
Endpoint:   regText/\reg_reg[9] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[54] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.688
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.090 | 
     | regKey/\reg_reg[54] | CLK ^ -> Q ^ | DFFSR   | 0.200 |   0.200 |    0.290 | 
     | U247                | B ^ -> Y ^   | XOR2X1  | 0.109 |   0.309 |    0.399 | 
     | s_x_9/U23           | A ^ -> Y ^   | AND2X1  | 0.041 |   0.350 |    0.440 | 
     | s_x_9/U24           | A ^ -> Y v   | INVX1   | 0.028 |   0.378 |    0.468 | 
     | s_x_9/U4            | B v -> Y v   | AND2X1  | 0.051 |   0.429 |    0.519 | 
     | s_x_9/U41           | B v -> Y ^   | MUX2X1  | 0.059 |   0.488 |    0.579 | 
     | s_x_9/U40           | C ^ -> Y v   | OAI21X1 | 0.029 |   0.518 |    0.608 | 
     | mux_64/U128         | A v -> Y ^   | MUX2X1  | 0.048 |   0.566 |    0.657 | 
     | mux_64/U127         | A ^ -> Y v   | INVX1   | 0.042 |   0.609 |    0.699 | 
     | regText/U258        | A v -> Y ^   | MUX2X1  | 0.049 |   0.658 |    0.748 | 
     | regText/U257        | A ^ -> Y v   | INVX1   | 0.030 |   0.688 |    0.778 | 
     | regText/\reg_reg[9] | D v          | DFFSR   | 0.000 |   0.688 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[8]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.621
This Block's Segment Delay(segDel): 0.184
Total delay(totDel): 0.621 + 0.184 = 0.805
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.621 / 0.805 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[8] /CLK 
Endpoint:   regText/\reg_reg[8] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[49] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.734
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.005 | 
     | regKey/\reg_reg[49] | CLK ^ -> Q ^ | DFFSR   | 0.231 |   0.231 |    0.226 | 
     | U252                | B ^ -> Y ^   | XOR2X1  | 0.104 |   0.335 |    0.330 | 
     | s_x_8/U43           | A ^ -> Y v   | INVX1   | 0.071 |   0.406 |    0.401 | 
     | s_x_8/U23           | B v -> Y v   | AND2X1  | 0.051 |   0.458 |    0.452 | 
     | s_x_8/U24           | A v -> Y ^   | INVX1   | 0.028 |   0.485 |    0.480 | 
     | s_x_8/U4            | B ^ -> Y ^   | AND2X1  | 0.050 |   0.536 |    0.530 | 
     | s_x_8/U41           | B ^ -> Y v   | MUX2X1  | 0.030 |   0.565 |    0.560 | 
     | s_x_8/U40           | C v -> Y ^   | OAI21X1 | 0.056 |   0.621 |    0.616 | 
     | mux_64/U126         | A ^ -> Y v   | MUX2X1  | 0.038 |   0.659 |    0.653 | 
     | mux_64/U125         | A v -> Y ^   | INVX1   | 0.023 |   0.682 |    0.676 | 
     | regText/U256        | A ^ -> Y v   | MUX2X1  | 0.035 |   0.717 |    0.711 | 
     | regText/U255        | A v -> Y ^   | INVX1   | 0.017 |   0.734 |    0.728 | 
     | regText/\reg_reg[8] | D ^          | DFFSR   | 0.000 |   0.734 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[8]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.608
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.608 + 0.186 = 0.794
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.608 / 0.794 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[8] /CLK 
Endpoint:   regText/\reg_reg[8] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[49] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.775
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.006 | 
     | regKey/\reg_reg[49] | CLK ^ -> Q ^ | DFFSR   | 0.231 |   0.231 |    0.237 | 
     | U252                | B ^ -> Y ^   | XOR2X1  | 0.104 |   0.335 |    0.341 | 
     | s_x_8/U43           | A ^ -> Y v   | INVX1   | 0.071 |   0.406 |    0.412 | 
     | s_x_8/U23           | B v -> Y v   | AND2X1  | 0.051 |   0.458 |    0.463 | 
     | s_x_8/U24           | A v -> Y ^   | INVX1   | 0.028 |   0.485 |    0.491 | 
     | s_x_8/U42           | A ^ -> Y v   | XOR2X1  | 0.038 |   0.523 |    0.529 | 
     | s_x_8/U41           | A v -> Y ^   | MUX2X1  | 0.048 |   0.571 |    0.577 | 
     | s_x_8/U40           | C ^ -> Y v   | OAI21X1 | 0.037 |   0.608 |    0.614 | 
     | mux_64/U126         | A v -> Y ^   | MUX2X1  | 0.050 |   0.658 |    0.664 | 
     | mux_64/U125         | A ^ -> Y v   | INVX1   | 0.033 |   0.690 |    0.696 | 
     | regText/U256        | A v -> Y ^   | MUX2X1  | 0.055 |   0.746 |    0.751 | 
     | regText/U255        | A ^ -> Y v   | INVX1   | 0.029 |   0.775 |    0.780 | 
     | regText/\reg_reg[8] | D v          | DFFSR   | 0.000 |   0.775 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[7]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.489
This Block's Segment Delay(segDel): 0.177
Total delay(totDel): 0.489 + 0.177 = 0.666
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.489 / 0.666 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[7] /CLK 
Endpoint:   regText/\reg_reg[7] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[44] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.594
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.134 | 
     | regKey/\reg_reg[44] | CLK ^ -> Q ^ | DFFSR   | 0.212 |   0.212 |    0.346 | 
     | U258                | B ^ -> Y ^   | XOR2X1  | 0.133 |   0.344 |    0.479 | 
     | s_x_7/U42           | B ^ -> Y ^   | XOR2X1  | 0.073 |   0.418 |    0.552 | 
     | s_x_7/U41           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.453 |    0.587 | 
     | s_x_7/U40           | C v -> Y ^   | OAI21X1 | 0.036 |   0.489 |    0.623 | 
     | mux_64/U124         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.521 |    0.655 | 
     | mux_64/U123         | A v -> Y ^   | INVX1   | 0.024 |   0.545 |    0.679 | 
     | regText/U254        | A ^ -> Y v   | MUX2X1  | 0.032 |   0.577 |    0.711 | 
     | regText/U253        | A v -> Y ^   | INVX1   | 0.017 |   0.594 |    0.728 | 
     | regText/\reg_reg[7] | D ^          | DFFSR   | 0.000 |   0.594 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[7]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.488
This Block's Segment Delay(segDel): 0.182
Total delay(totDel): 0.488 + 0.182 = 0.670
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.488 / 0.670 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[7] /CLK 
Endpoint:   regText/\reg_reg[7] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[44] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.649
= Slack Time                    0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.130 | 
     | regKey/\reg_reg[44] | CLK ^ -> Q ^ | DFFSR   | 0.212 |   0.212 |    0.342 | 
     | U258                | B ^ -> Y ^   | XOR2X1  | 0.133 |   0.344 |    0.475 | 
     | s_x_7/U42           | B ^ -> Y v   | XOR2X1  | 0.062 |   0.406 |    0.536 | 
     | s_x_7/U41           | A v -> Y ^   | MUX2X1  | 0.054 |   0.460 |    0.590 | 
     | s_x_7/U40           | C ^ -> Y v   | OAI21X1 | 0.028 |   0.488 |    0.618 | 
     | mux_64/U124         | A v -> Y ^   | MUX2X1  | 0.050 |   0.538 |    0.668 | 
     | mux_64/U123         | A ^ -> Y v   | INVX1   | 0.033 |   0.571 |    0.701 | 
     | regText/U254        | A v -> Y ^   | MUX2X1  | 0.049 |   0.620 |    0.751 | 
     | regText/U253        | A ^ -> Y v   | INVX1   | 0.029 |   0.649 |    0.780 | 
     | regText/\reg_reg[7] | D v          | DFFSR   | 0.000 |   0.649 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[6]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.589
This Block's Segment Delay(segDel): 0.196
Total delay(totDel): 0.589 + 0.196 = 0.785
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.589 / 0.785 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[6] /CLK 
Endpoint:   regText/\reg_reg[6] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[41] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.713
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.016 | 
     | regKey/\reg_reg[41] | CLK ^ -> Q ^ | DFFSR   | 0.178 |   0.178 |    0.193 | 
     | U261                | B ^ -> Y ^   | XOR2X1  | 0.104 |   0.282 |    0.298 | 
     | s_x_6/U43           | A ^ -> Y v   | INVX1   | 0.072 |   0.354 |    0.370 | 
     | s_x_6/U23           | B v -> Y v   | AND2X1  | 0.053 |   0.407 |    0.423 | 
     | s_x_6/U24           | A v -> Y ^   | INVX1   | 0.030 |   0.437 |    0.453 | 
     | s_x_6/U42           | A ^ -> Y ^   | XOR2X1  | 0.054 |   0.491 |    0.506 | 
     | s_x_6/U41           | A ^ -> Y v   | MUX2X1  | 0.038 |   0.529 |    0.544 | 
     | s_x_6/U40           | C v -> Y ^   | OAI21X1 | 0.060 |   0.588 |    0.604 | 
     | mux_64/U122         | A ^ -> Y v   | MUX2X1  | 0.042 |   0.631 |    0.646 | 
     | mux_64/U121         | A v -> Y ^   | INVX1   | 0.026 |   0.656 |    0.672 | 
     | regText/U252        | A ^ -> Y v   | MUX2X1  | 0.031 |   0.687 |    0.703 | 
     | regText/U251        | A v -> Y ^   | INVX1   | 0.025 |   0.712 |    0.728 | 
     | regText/\reg_reg[6] | D ^          | DFFSR   | 0.000 |   0.713 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[6]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.576
This Block's Segment Delay(segDel): 0.197
Total delay(totDel): 0.576 + 0.197 = 0.772
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.576 / 0.772 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[6] /CLK 
Endpoint:   regText/\reg_reg[6] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[41] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.748
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.028 | 
     | regKey/\reg_reg[41] | CLK ^ -> Q ^ | DFFSR   | 0.178 |   0.178 |    0.206 | 
     | U261                | B ^ -> Y ^   | XOR2X1  | 0.104 |   0.282 |    0.310 | 
     | s_x_6/U43           | A ^ -> Y v   | INVX1   | 0.072 |   0.354 |    0.382 | 
     | s_x_6/U23           | B v -> Y v   | AND2X1  | 0.053 |   0.407 |    0.435 | 
     | s_x_6/U24           | A v -> Y ^   | INVX1   | 0.030 |   0.437 |    0.465 | 
     | s_x_6/U42           | A ^ -> Y v   | XOR2X1  | 0.043 |   0.480 |    0.508 | 
     | s_x_6/U41           | A v -> Y ^   | MUX2X1  | 0.055 |   0.536 |    0.564 | 
     | s_x_6/U40           | C ^ -> Y v   | OAI21X1 | 0.040 |   0.576 |    0.604 | 
     | mux_64/U122         | A v -> Y ^   | MUX2X1  | 0.056 |   0.632 |    0.659 | 
     | mux_64/U121         | A ^ -> Y v   | INVX1   | 0.035 |   0.667 |    0.694 | 
     | regText/U252        | A v -> Y ^   | MUX2X1  | 0.047 |   0.714 |    0.742 | 
     | regText/U251        | A ^ -> Y v   | INVX1   | 0.034 |   0.748 |    0.776 | 
     | regText/\reg_reg[6] | D v          | DFFSR   | 0.000 |   0.748 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[5]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.736
This Block's Segment Delay(segDel): 0.197
Total delay(totDel): 0.736 + 0.197 = 0.932
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.736 / 0.932 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[38] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.860
= Slack Time                   -0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.132 | 
     | regKey/\reg_reg[38] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.292 | 
     | U264                | B ^ -> Y ^   | XOR2X1  | 0.122 |   0.546 |    0.414 | 
     | s_x_5/U23           | A ^ -> Y ^   | AND2X1  | 0.042 |   0.588 |    0.456 | 
     | s_x_5/U24           | A ^ -> Y v   | INVX1   | 0.029 |   0.616 |    0.484 | 
     | s_x_5/U42           | A v -> Y ^   | XOR2X1  | 0.047 |   0.663 |    0.531 | 
     | s_x_5/U41           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.696 |    0.564 | 
     | s_x_5/U40           | C v -> Y ^   | OAI21X1 | 0.039 |   0.736 |    0.603 | 
     | mux_64/U112         | A ^ -> Y v   | MUX2X1  | 0.037 |   0.773 |    0.641 | 
     | mux_64/U111         | A v -> Y ^   | INVX1   | 0.029 |   0.802 |    0.669 | 
     | regText/U242        | A ^ -> Y v   | MUX2X1  | 0.032 |   0.833 |    0.701 | 
     | regText/U241        | A v -> Y ^   | INVX1   | 0.027 |   0.860 |    0.728 | 
     | regText/\reg_reg[5] | D ^          | DFFSR   | 0.000 |   0.860 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[5]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.759
This Block's Segment Delay(segDel): 0.204
Total delay(totDel): 0.759 + 0.204 = 0.963
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.759 / 0.963 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[38] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.938
= Slack Time                   -0.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.163 | 
     | regKey/\reg_reg[38] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.261 | 
     | U264                | B ^ -> Y ^   | XOR2X1  | 0.122 |   0.546 |    0.383 | 
     | s_x_5/U23           | A ^ -> Y ^   | AND2X1  | 0.042 |   0.588 |    0.425 | 
     | s_x_5/U24           | A ^ -> Y v   | INVX1   | 0.029 |   0.616 |    0.453 | 
     | s_x_5/U4            | B v -> Y v   | AND2X1  | 0.056 |   0.673 |    0.509 | 
     | s_x_5/U41           | B v -> Y ^   | MUX2X1  | 0.057 |   0.730 |    0.567 | 
     | s_x_5/U40           | C ^ -> Y v   | OAI21X1 | 0.029 |   0.759 |    0.596 | 
     | mux_64/U112         | A v -> Y ^   | MUX2X1  | 0.058 |   0.817 |    0.654 | 
     | mux_64/U111         | A ^ -> Y v   | INVX1   | 0.037 |   0.854 |    0.691 | 
     | regText/U242        | A v -> Y ^   | MUX2X1  | 0.049 |   0.903 |    0.740 | 
     | regText/U241        | A ^ -> Y v   | INVX1   | 0.035 |   0.938 |    0.775 | 
     | regText/\reg_reg[5] | D v          | DFFSR   | 0.000 |   0.938 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[4]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.527
This Block's Segment Delay(segDel): 0.181
Total delay(totDel): 0.527 + 0.181 = 0.708
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.527 / 0.708 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[4] /CLK 
Endpoint:   regText/\reg_reg[4] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[33] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.636
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.092 | 
     | regKey/\reg_reg[33] | CLK ^ -> Q ^ | DFFSR   | 0.166 |   0.165 |    0.258 | 
     | U270                | B ^ -> Y ^   | XOR2X1  | 0.087 |   0.253 |    0.345 | 
     | s_x_4/U43           | A ^ -> Y v   | INVX1   | 0.060 |   0.313 |    0.405 | 
     | s_x_4/U23           | B v -> Y v   | AND2X1  | 0.050 |   0.363 |    0.455 | 
     | s_x_4/U24           | A v -> Y ^   | INVX1   | 0.030 |   0.393 |    0.485 | 
     | s_x_4/U42           | A ^ -> Y ^   | XOR2X1  | 0.057 |   0.450 |    0.542 | 
     | s_x_4/U41           | A ^ -> Y v   | MUX2X1  | 0.036 |   0.486 |    0.578 | 
     | s_x_4/U40           | C v -> Y ^   | OAI21X1 | 0.041 |   0.527 |    0.619 | 
     | mux_64/U90          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.559 |    0.651 | 
     | mux_64/U89          | A v -> Y ^   | INVX1   | 0.023 |   0.582 |    0.674 | 
     | regText/U220        | A ^ -> Y v   | MUX2X1  | 0.033 |   0.615 |    0.707 | 
     | regText/U219        | A v -> Y ^   | INVX1   | 0.021 |   0.636 |    0.728 | 
     | regText/\reg_reg[4] | D ^          | DFFSR   | 0.000 |   0.636 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[4]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.520
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.520 + 0.185 = 0.704
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.520 / 0.704 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[4] /CLK 
Endpoint:   regText/\reg_reg[4] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[34] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.682
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.096 | 
     | regKey/\reg_reg[34] | CLK ^ -> Q ^ | DFFSR   | 0.196 |   0.196 |    0.292 | 
     | U269                | B ^ -> Y ^   | XOR2X1  | 0.113 |   0.309 |    0.405 | 
     | s_x_4/U23           | A ^ -> Y ^   | AND2X1  | 0.039 |   0.348 |    0.444 | 
     | s_x_4/U24           | A ^ -> Y v   | INVX1   | 0.030 |   0.378 |    0.474 | 
     | s_x_4/U4            | B v -> Y v   | AND2X1  | 0.055 |   0.433 |    0.529 | 
     | s_x_4/U41           | B v -> Y ^   | MUX2X1  | 0.057 |   0.490 |    0.586 | 
     | s_x_4/U40           | C ^ -> Y v   | OAI21X1 | 0.030 |   0.520 |    0.615 | 
     | mux_64/U90          | A v -> Y ^   | MUX2X1  | 0.047 |   0.567 |    0.663 | 
     | mux_64/U89          | A ^ -> Y v   | INVX1   | 0.032 |   0.599 |    0.695 | 
     | regText/U220        | A v -> Y ^   | MUX2X1  | 0.051 |   0.650 |    0.746 | 
     | regText/U219        | A ^ -> Y v   | INVX1   | 0.032 |   0.682 |    0.778 | 
     | regText/\reg_reg[4] | D v          | DFFSR   | 0.000 |   0.682 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[3]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.545
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.545 + 0.186 = 0.731
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.545 / 0.731 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[29] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.659
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.069 | 
     | regKey/\reg_reg[29] | CLK ^ -> Q ^ | DFFSR   | 0.167 |   0.167 |    0.237 | 
     | U274                | B ^ -> Y ^   | XOR2X1  | 0.094 |   0.262 |    0.331 | 
     | s_x_3/U43           | A ^ -> Y v   | INVX1   | 0.072 |   0.334 |    0.403 | 
     | s_x_3/U23           | B v -> Y v   | AND2X1  | 0.054 |   0.388 |    0.457 | 
     | s_x_3/U24           | A v -> Y ^   | INVX1   | 0.030 |   0.418 |    0.487 | 
     | s_x_3/U42           | A ^ -> Y ^   | XOR2X1  | 0.046 |   0.463 |    0.533 | 
     | s_x_3/U41           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.496 |    0.565 | 
     | s_x_3/U40           | C v -> Y ^   | OAI21X1 | 0.049 |   0.545 |    0.614 | 
     | mux_64/U68          | A ^ -> Y v   | MUX2X1  | 0.034 |   0.579 |    0.648 | 
     | mux_64/U67          | A v -> Y ^   | INVX1   | 0.029 |   0.608 |    0.677 | 
     | regText/U198        | A ^ -> Y v   | MUX2X1  | 0.031 |   0.638 |    0.707 | 
     | regText/U197        | A v -> Y ^   | INVX1   | 0.021 |   0.659 |    0.728 | 
     | regText/\reg_reg[3] | D ^          | DFFSR   | 0.000 |   0.659 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[3]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.538
This Block's Segment Delay(segDel): 0.185
Total delay(totDel): 0.538 + 0.185 = 0.724
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.538 / 0.724 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[29] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.702
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.076 | 
     | regKey/\reg_reg[29] | CLK ^ -> Q ^ | DFFSR   | 0.167 |   0.167 |    0.244 | 
     | U274                | B ^ -> Y ^   | XOR2X1  | 0.094 |   0.262 |    0.338 | 
     | s_x_3/U43           | A ^ -> Y v   | INVX1   | 0.072 |   0.334 |    0.410 | 
     | s_x_3/U23           | B v -> Y v   | AND2X1  | 0.054 |   0.388 |    0.464 | 
     | s_x_3/U24           | A v -> Y ^   | INVX1   | 0.030 |   0.418 |    0.494 | 
     | s_x_3/U42           | A ^ -> Y v   | XOR2X1  | 0.039 |   0.457 |    0.533 | 
     | s_x_3/U41           | A v -> Y ^   | MUX2X1  | 0.048 |   0.505 |    0.581 | 
     | s_x_3/U40           | C ^ -> Y v   | OAI21X1 | 0.034 |   0.539 |    0.615 | 
     | mux_64/U68          | A v -> Y ^   | MUX2X1  | 0.049 |   0.588 |    0.664 | 
     | mux_64/U67          | A ^ -> Y v   | INVX1   | 0.036 |   0.623 |    0.700 | 
     | regText/U198        | A v -> Y ^   | MUX2X1  | 0.047 |   0.671 |    0.747 | 
     | regText/U197        | A ^ -> Y v   | INVX1   | 0.031 |   0.701 |    0.778 | 
     | regText/\reg_reg[3] | D v          | DFFSR   | 0.000 |   0.702 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[2]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.487
This Block's Segment Delay(segDel): 0.193
Total delay(totDel): 0.487 + 0.193 = 0.679
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.487 / 0.679 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[2] /CLK 
Endpoint:   regText/\reg_reg[2] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[25] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.608
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.121 | 
     | regKey/\reg_reg[25] | CLK ^ -> Q ^ | DFFSR   | 0.165 |   0.165 |    0.285 | 
     | U215                | B ^ -> Y ^   | XOR2X1  | 0.078 |   0.243 |    0.363 | 
     | s_x_2/U43           | A ^ -> Y v   | INVX1   | 0.030 |   0.273 |    0.394 | 
     | s_x_2/U23           | B v -> Y v   | AND2X1  | 0.054 |   0.328 |    0.448 | 
     | s_x_2/U24           | A v -> Y ^   | INVX1   | 0.029 |   0.356 |    0.477 | 
     | s_x_2/U42           | A ^ -> Y ^   | XOR2X1  | 0.042 |   0.398 |    0.519 | 
     | s_x_2/U41           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.434 |    0.554 | 
     | s_x_2/U40           | C v -> Y ^   | OAI21X1 | 0.053 |   0.487 |    0.607 | 
     | mux_64/U46          | A ^ -> Y v   | MUX2X1  | 0.035 |   0.522 |    0.642 | 
     | mux_64/U45          | A v -> Y ^   | INVX1   | 0.031 |   0.553 |    0.674 | 
     | regText/U112        | A ^ -> Y v   | MUX2X1  | 0.031 |   0.584 |    0.705 | 
     | regText/U111        | A v -> Y ^   | INVX1   | 0.023 |   0.608 |    0.728 | 
     | regText/\reg_reg[2] | D ^          | DFFSR   | 0.000 |   0.608 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[2]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.485
This Block's Segment Delay(segDel): 0.190
Total delay(totDel): 0.485 + 0.190 = 0.675
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.485 / 0.675 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[2] /CLK 
Endpoint:   regText/\reg_reg[2] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[26] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.652
= Slack Time                    0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.125 | 
     | regKey/\reg_reg[26] | CLK ^ -> Q ^ | DFFSR   | 0.165 |   0.165 |    0.290 | 
     | U277                | B ^ -> Y ^   | XOR2X1  | 0.101 |   0.266 |    0.391 | 
     | s_x_2/U23           | A ^ -> Y ^   | AND2X1  | 0.041 |   0.307 |    0.432 | 
     | s_x_2/U24           | A ^ -> Y v   | INVX1   | 0.029 |   0.336 |    0.461 | 
     | s_x_2/U4            | B v -> Y v   | AND2X1  | 0.051 |   0.387 |    0.512 | 
     | s_x_2/U41           | B v -> Y ^   | MUX2X1  | 0.062 |   0.449 |    0.574 | 
     | s_x_2/U40           | C ^ -> Y v   | OAI21X1 | 0.036 |   0.485 |    0.610 | 
     | mux_64/U46          | A v -> Y ^   | MUX2X1  | 0.050 |   0.535 |    0.660 | 
     | mux_64/U45          | A ^ -> Y v   | INVX1   | 0.037 |   0.572 |    0.696 | 
     | regText/U112        | A v -> Y ^   | MUX2X1  | 0.048 |   0.619 |    0.744 | 
     | regText/U111        | A ^ -> Y v   | INVX1   | 0.033 |   0.652 |    0.777 | 
     | regText/\reg_reg[2] | D v          | DFFSR   | 0.000 |   0.652 |    0.777 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[1]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.528
This Block's Segment Delay(segDel): 0.181
Total delay(totDel): 0.528 + 0.181 = 0.709
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.528 / 0.709 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[1] /CLK 
Endpoint:   regText/\reg_reg[1] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[21] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.637
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.091 | 
     | regKey/\reg_reg[21] | CLK ^ -> Q ^ | DFFSR   | 0.177 |   0.177 |    0.268 | 
     | U223                | B ^ -> Y ^   | XOR2X1  | 0.096 |   0.273 |    0.364 | 
     | s_x_1/U43           | A ^ -> Y v   | INVX1   | 0.031 |   0.303 |    0.395 | 
     | s_x_1/U23           | B v -> Y v   | AND2X1  | 0.055 |   0.359 |    0.450 | 
     | s_x_1/U24           | A v -> Y ^   | INVX1   | 0.028 |   0.387 |    0.478 | 
     | s_x_1/U42           | A ^ -> Y ^   | XOR2X1  | 0.043 |   0.430 |    0.521 | 
     | s_x_1/U41           | A ^ -> Y v   | MUX2X1  | 0.041 |   0.470 |    0.561 | 
     | s_x_1/U40           | C v -> Y ^   | OAI21X1 | 0.058 |   0.528 |    0.619 | 
     | mux_64/U24          | A ^ -> Y v   | MUX2X1  | 0.038 |   0.567 |    0.658 | 
     | mux_64/U23          | A v -> Y ^   | INVX1   | 0.019 |   0.585 |    0.676 | 
     | regText/U90         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.617 |    0.708 | 
     | regText/U89         | A v -> Y ^   | INVX1   | 0.020 |   0.637 |    0.728 | 
     | regText/\reg_reg[1] | D ^          | DFFSR   | 0.000 |   0.637 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[1]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.533
This Block's Segment Delay(segDel): 0.182
Total delay(totDel): 0.533 + 0.182 = 0.715
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.533 / 0.715 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[1] /CLK 
Endpoint:   regText/\reg_reg[1] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[22] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.694
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.085 | 
     | regKey/\reg_reg[22] | CLK ^ -> Q ^ | DFFSR   | 0.186 |   0.186 |    0.270 | 
     | U218                | B ^ -> Y ^   | XOR2X1  | 0.114 |   0.300 |    0.384 | 
     | s_x_1/U23           | A ^ -> Y ^   | AND2X1  | 0.040 |   0.340 |    0.424 | 
     | s_x_1/U24           | A ^ -> Y v   | INVX1   | 0.029 |   0.368 |    0.453 | 
     | s_x_1/U4            | B v -> Y v   | AND2X1  | 0.052 |   0.420 |    0.505 | 
     | s_x_1/U41           | B v -> Y ^   | MUX2X1  | 0.071 |   0.492 |    0.576 | 
     | s_x_1/U40           | C ^ -> Y v   | OAI21X1 | 0.041 |   0.533 |    0.618 | 
     | mux_64/U24          | A v -> Y ^   | MUX2X1  | 0.050 |   0.584 |    0.668 | 
     | mux_64/U23          | A ^ -> Y v   | INVX1   | 0.030 |   0.613 |    0.698 | 
     | regText/U90         | A v -> Y ^   | MUX2X1  | 0.049 |   0.663 |    0.747 | 
     | regText/U89         | A ^ -> Y v   | INVX1   | 0.031 |   0.693 |    0.778 | 
     | regText/\reg_reg[1] | D v          | DFFSR   | 0.000 |   0.694 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[0]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.795
This Block's Segment Delay(segDel): 0.197
Total delay(totDel): 0.795 + 0.197 = 0.992
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.795 / 0.992 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[0] /CLK 
Endpoint:   regText/\reg_reg[0] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.919
= Slack Time                   -0.192
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.192 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.232 | 
     | U267                | B ^ -> Y ^   | XOR2X1  | 0.099 |   0.523 |    0.332 | 
     | s_x_0/U43           | A ^ -> Y v   | INVX1   | 0.061 |   0.584 |    0.392 | 
     | s_x_0/U21           | B v -> Y v   | AND2X1  | 0.052 |   0.637 |    0.445 | 
     | s_x_0/U22           | A v -> Y ^   | INVX1   | 0.029 |   0.665 |    0.473 | 
     | s_x_0/U41           | B ^ -> Y ^   | AND2X1  | 0.051 |   0.716 |    0.524 | 
     | s_x_0/U39           | B ^ -> Y v   | MUX2X1  | 0.035 |   0.752 |    0.560 | 
     | s_x_0/U38           | C v -> Y ^   | OAI21X1 | 0.043 |   0.795 |    0.603 | 
     | mux_64/U2           | A ^ -> Y v   | MUX2X1  | 0.037 |   0.832 |    0.640 | 
     | mux_64/U1           | A v -> Y ^   | INVX1   | 0.021 |   0.853 |    0.661 | 
     | regText/U68         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.888 |    0.696 | 
     | regText/U67         | A v -> Y ^   | INVX1   | 0.031 |   0.919 |    0.727 | 
     | regText/\reg_reg[0] | D ^          | DFFSR   | 0.001 |   0.919 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: input1[0]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.794
This Block's Segment Delay(segDel): 0.210
Total delay(totDel): 0.794 + 0.210 = 1.004
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.794 / 1.004 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[0] /CLK 
Endpoint:   regText/\reg_reg[0] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.978
= Slack Time                   -0.204
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.204 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.220 | 
     | U267                | B ^ -> Y v   | XOR2X1  | 0.078 |   0.503 |    0.298 | 
     | s_x_0/U43           | A v -> Y ^   | INVX1   | 0.055 |   0.558 |    0.353 | 
     | s_x_0/U21           | B ^ -> Y ^   | AND2X1  | 0.053 |   0.611 |    0.406 | 
     | s_x_0/U22           | A ^ -> Y v   | INVX1   | 0.029 |   0.640 |    0.435 | 
     | s_x_0/U41           | B v -> Y v   | AND2X1  | 0.056 |   0.696 |    0.492 | 
     | s_x_0/U39           | B v -> Y ^   | MUX2X1  | 0.066 |   0.762 |    0.558 | 
     | s_x_0/U38           | C ^ -> Y v   | OAI21X1 | 0.032 |   0.794 |    0.590 | 
     | mux_64/U2           | A v -> Y ^   | MUX2X1  | 0.057 |   0.852 |    0.647 | 
     | mux_64/U1           | A ^ -> Y v   | INVX1   | 0.032 |   0.884 |    0.680 | 
     | regText/U68         | A v -> Y ^   | MUX2X1  | 0.055 |   0.939 |    0.735 | 
     | regText/U67         | A ^ -> Y v   | INVX1   | 0.038 |   0.978 |    0.773 | 
     | regText/\reg_reg[0] | D v          | DFFSR   | 0.001 |   0.978 |    0.774 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: ctrl
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.052
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.244
This Block's Segment Delay(segDel): 0.408
Total delay(totDel): 0.244 + 0.408 = 0.652
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.244 / 0.652 + 0.052 + 0.000 + 0.000 - 0.006 = 0.046
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: start                   (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.632
= Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +--------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                      |            |         |       |  Time   |   Time   | 
     |----------------------+------------+---------+-------+---------+----------| 
     |                      | start ^    |         |       |   0.052 |    0.148 | 
     | SM/U4                | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.180 | 
     | SM/U22               | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.209 | 
     | SM/U30               | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.240 | 
     | SM/U29               | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.272 | 
     | SM/U28               | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.392 | 
     | mux_64/U48           | S ^ -> Y v | MUX2X1  | 0.254 |   0.549 |    0.645 | 
     | mux_64/U47           | A v -> Y ^ | INVX1   | 0.032 |   0.581 |    0.677 | 
     | regText/U114         | A ^ -> Y v | MUX2X1  | 0.032 |   0.613 |    0.709 | 
     | regText/U113         | A v -> Y ^ | INVX1   | 0.020 |   0.632 |    0.728 | 
     | regText/\reg_reg[30] | D ^        | DFFSR   | 0.000 |   0.632 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: ctrl
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.577
This Block's Segment Delay(segDel): 0.408
Total delay(totDel): 0.577 + 0.408 = 0.985
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.577 / 0.985 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.914
= Slack Time                   -0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.185 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.058 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.023 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.034 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.145 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.180 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.209 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.240 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.272 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.392 | 
     | mux_64/U48           | S ^ -> Y v   | MUX2X1  | 0.254 |   0.831 |    0.645 | 
     | mux_64/U47           | A v -> Y ^   | INVX1   | 0.032 |   0.862 |    0.677 | 
     | regText/U114         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.894 |    0.709 | 
     | regText/U113         | A v -> Y ^   | INVX1   | 0.020 |   0.913 |    0.728 | 
     | regText/\reg_reg[30] | D ^          | DFFSR   | 0.000 |   0.914 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: ctrl
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.032
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.032 + 0.000) = 0.032
Fixed Delay Adjustment(fixDel) = 0.032
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.032 + 0.885) = -0.917
Available budget after adjustments(AvailTime) = (0.800 - 0.917) = -0.117

External Segment Delay(extSegDel): 0.219
This Block's Segment Delay(segDel): 0.407
Total delay(totDel): 0.219 + 0.407 = 0.626
Available budget(AvailTime): -0.117
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.219 / 0.626 + 0.032 + 0.000 + 0.000 - 0.004 = 0.028
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: start                   (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.586
= Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.032
     +--------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                      |            |         |       |  Time   |   Time   | 
     |----------------------+------------+---------+-------+---------+----------| 
     |                      | start v    |         |       |   0.032 |    0.174 | 
     | SM/U4                | A v -> Y v | AND2X1  | 0.035 |   0.066 |    0.208 | 
     | SM/U22               | A v -> Y ^ | INVX1   | 0.027 |   0.093 |    0.236 | 
     | SM/U30               | C ^ -> Y v | AOI21X1 | 0.025 |   0.118 |    0.260 | 
     | SM/U29               | C v -> Y ^ | AOI21X1 | 0.042 |   0.160 |    0.302 | 
     | SM/U28               | A ^ -> Y v | INVX1   | 0.090 |   0.251 |    0.393 | 
     | mux_64/U48           | S v -> Y v | MUX2X1  | 0.253 |   0.503 |    0.645 | 
     | mux_64/U47           | A v -> Y ^ | INVX1   | 0.032 |   0.535 |    0.677 | 
     | regText/U114         | A ^ -> Y v | MUX2X1  | 0.032 |   0.567 |    0.709 | 
     | regText/U113         | A v -> Y ^ | INVX1   | 0.020 |   0.586 |    0.728 | 
     | regText/\reg_reg[30] | D ^        | DFFSR   | 0.000 |   0.586 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: ctrl
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.545
This Block's Segment Delay(segDel): 0.407
Total delay(totDel): 0.545 + 0.407 = 0.952
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.545 / 0.952 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.881
= Slack Time                   -0.152
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.152 | 
     | SM/\state_reg[1]     | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |   -0.007 | 
     | SM/U12               | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.069 | 
     | SM/U13               | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.152 | 
     | SM/U4                | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.208 | 
     | SM/U22               | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.236 | 
     | SM/U30               | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.260 | 
     | SM/U29               | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.302 | 
     | SM/U28               | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.393 | 
     | mux_64/U48           | S v -> Y v   | MUX2X1  | 0.253 |   0.798 |    0.645 | 
     | mux_64/U47           | A v -> Y ^   | INVX1   | 0.032 |   0.829 |    0.677 | 
     | regText/U114         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.861 |    0.709 | 
     | regText/U113         | A v -> Y ^   | INVX1   | 0.020 |   0.880 |    0.728 | 
     | regText/\reg_reg[30] | D ^          | DFFSR   | 0.000 |   0.881 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[63]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.122
This Block's Segment Delay(segDel): 0.824
Total delay(totDel): 0.122 + 0.824 = 0.947
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.122 / 0.947 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[63] /CLK 
Endpoint:   regText/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.875
= Slack Time                   -0.146
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.146 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.019 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.016 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.073 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.184 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.219 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.248 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.278 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.310 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.430 | 
     | mux_64/U120          | S ^ -> Y v   | MUX2X1  | 0.229 |   0.806 |    0.659 | 
     | mux_64/U119          | A v -> Y ^   | INVX1   | 0.019 |   0.824 |    0.678 | 
     | regText/U250         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.856 |    0.710 | 
     | regText/U249         | A v -> Y ^   | INVX1   | 0.018 |   0.875 |    0.728 | 
     | regText/\reg_reg[63] | D ^          | DFFSR   | 0.000 |   0.875 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[63]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.101
This Block's Segment Delay(segDel): 0.838
Total delay(totDel): 0.101 + 0.838 = 0.939
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.101 / 0.939 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[63] /CLK 
Endpoint:   regText/\reg_reg[63] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.918
= Slack Time                   -0.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.139 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.011 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.024 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.081 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.192 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.227 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.256 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.286 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.318 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.438 | 
     | mux_64/U120          | S ^ -> Y ^   | MUX2X1  | 0.231 |   0.808 |    0.669 | 
     | mux_64/U119          | A ^ -> Y v   | INVX1   | 0.030 |   0.838 |    0.699 | 
     | regText/U250         | A v -> Y ^   | MUX2X1  | 0.050 |   0.888 |    0.749 | 
     | regText/U249         | A ^ -> Y v   | INVX1   | 0.030 |   0.917 |    0.779 | 
     | regText/\reg_reg[63] | D v          | DFFSR   | 0.000 |   0.918 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[62]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.122
This Block's Segment Delay(segDel): 0.960
Total delay(totDel): 0.122 + 0.960 = 1.082
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.122 / 1.082 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[72] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  1.010
= Slack Time                   -0.282
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.282 | 
     | regKey/\reg_reg[72]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.168 |   -0.113 | 
     | U227                 | B ^ -> Y ^   | XOR2X1  | 0.063 |   0.232 |   -0.050 | 
     | s_x_14/U38           | A ^ -> Y v   | INVX1   | 0.079 |   0.311 |    0.029 | 
     | s_x_14/U30           | A v -> Y ^   | AOI21X1 | 0.055 |   0.366 |    0.084 | 
     | s_x_14/U29           | C ^ -> Y v   | NAND3X1 | 0.023 |   0.389 |    0.107 | 
     | s_x_14/U5            | A v -> Y v   | AND2X1  | 0.051 |   0.440 |    0.158 | 
     | s_x_14/U25           | C v -> Y ^   | NAND3X1 | 0.343 |   0.782 |    0.500 | 
     | mux_64/U118          | A ^ -> Y v   | MUX2X1  | 0.142 |   0.924 |    0.642 | 
     | mux_64/U117          | A v -> Y ^   | INVX1   | 0.036 |   0.960 |    0.678 | 
     | regText/U248         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.990 |    0.708 | 
     | regText/U247         | A v -> Y ^   | INVX1   | 0.020 |   1.010 |    0.728 | 
     | regText/\reg_reg[62] | D ^          | DFFSR   | 0.000 |   1.010 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[62]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.099
This Block's Segment Delay(segDel): 0.795
Total delay(totDel): 0.099 + 0.795 = 0.894
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.099 / 0.894 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[72] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.872
= Slack Time                   -0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.094 | 
     | regKey/\reg_reg[72]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.169 |    0.074 | 
     | U227                 | B ^ -> Y ^   | XOR2X1  | 0.063 |   0.232 |    0.138 | 
     | s_x_14/U21           | B ^ -> Y ^   | AND2X1  | 0.106 |   0.338 |    0.244 | 
     | s_x_14/U22           | A ^ -> Y v   | INVX1   | 0.039 |   0.377 |    0.283 | 
     | s_x_14/U29           | A v -> Y ^   | NAND3X1 | 0.053 |   0.431 |    0.337 | 
     | s_x_14/U5            | A ^ -> Y ^   | AND2X1  | 0.049 |   0.479 |    0.385 | 
     | s_x_14/U25           | C ^ -> Y v   | NAND3X1 | 0.185 |   0.665 |    0.571 | 
     | mux_64/U118          | A v -> Y ^   | MUX2X1  | 0.100 |   0.765 |    0.671 | 
     | mux_64/U117          | A ^ -> Y v   | INVX1   | 0.030 |   0.795 |    0.701 | 
     | regText/U248         | A v -> Y ^   | MUX2X1  | 0.046 |   0.842 |    0.748 | 
     | regText/U247         | A ^ -> Y v   | INVX1   | 0.030 |   0.872 |    0.778 | 
     | regText/\reg_reg[62] | D v          | DFFSR   | 0.000 |   0.872 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[61]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.122
This Block's Segment Delay(segDel): 0.821
Total delay(totDel): 0.122 + 0.821 = 0.942
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.122 / 0.942 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[61] /CLK 
Endpoint:   regText/\reg_reg[61] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[70] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.871
= Slack Time                   -0.142
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.142 | 
     | regKey/\reg_reg[70]  | CLK ^ -> Q ^ | DFFSR   | 0.423 |   0.423 |    0.280 | 
     | U229                 | B ^ -> Y ^   | XOR2X1  | 0.139 |   0.562 |    0.419 | 
     | s_x_13/U31           | A ^ -> Y v   | INVX1   | 0.031 |   0.593 |    0.451 | 
     | s_x_13/U17           | B v -> Y v   | AND2X1  | 0.051 |   0.644 |    0.502 | 
     | s_x_13/U18           | A v -> Y ^   | INVX1   | 0.026 |   0.670 |    0.528 | 
     | s_x_13/U26           | C ^ -> Y v   | NAND3X1 | 0.028 |   0.699 |    0.556 | 
     | s_x_13/U25           | B v -> Y ^   | NAND3X1 | 0.055 |   0.754 |    0.612 | 
     | mux_64/U116          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.787 |    0.644 | 
     | mux_64/U115          | A v -> Y ^   | INVX1   | 0.033 |   0.820 |    0.678 | 
     | regText/U246         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.852 |    0.710 | 
     | regText/U245         | A v -> Y ^   | INVX1   | 0.018 |   0.871 |    0.728 | 
     | regText/\reg_reg[61] | D ^          | DFFSR   | 0.000 |   0.871 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[61]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.830
Total delay(totDel): 0.100 + 0.830 = 0.930
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.100 / 0.930 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[61] /CLK 
Endpoint:   regText/\reg_reg[61] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[71] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.909
= Slack Time                   -0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.130 | 
     | regKey/\reg_reg[71]  | CLK ^ -> Q ^ | DFFSR   | 0.422 |   0.422 |    0.292 | 
     | U228                 | B ^ -> Y ^   | XOR2X1  | 0.081 |   0.503 |    0.373 | 
     | s_x_13/U35           | A ^ -> Y v   | INVX1   | 0.091 |   0.595 |    0.464 | 
     | s_x_13/U34           | B v -> Y ^   | NAND3X1 | 0.072 |   0.667 |    0.537 | 
     | s_x_13/U5            | B ^ -> Y ^   | AND2X1  | 0.049 |   0.716 |    0.586 | 
     | s_x_13/U25           | C ^ -> Y v   | NAND3X1 | 0.026 |   0.742 |    0.612 | 
     | mux_64/U116          | A v -> Y ^   | MUX2X1  | 0.049 |   0.791 |    0.661 | 
     | mux_64/U115          | A ^ -> Y v   | INVX1   | 0.039 |   0.830 |    0.700 | 
     | regText/U246         | A v -> Y ^   | MUX2X1  | 0.050 |   0.879 |    0.749 | 
     | regText/U245         | A ^ -> Y v   | INVX1   | 0.030 |   0.909 |    0.779 | 
     | regText/\reg_reg[61] | D v          | DFFSR   | 0.000 |   0.909 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[60]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.137
This Block's Segment Delay(segDel): 0.834
Total delay(totDel): 0.137 + 0.834 = 0.971
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.137 / 0.971 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[60] /CLK 
Endpoint:   regText/\reg_reg[60] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.899
= Slack Time                   -0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.171 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.043 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.008 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.049 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.160 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.195 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.223 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.254 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.286 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.406 | 
     | mux_64/U114          | S ^ -> Y v   | MUX2X1  | 0.237 |   0.813 |    0.643 | 
     | mux_64/U113          | A v -> Y ^   | INVX1   | 0.021 |   0.834 |    0.663 | 
     | regText/U244         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.868 |    0.697 | 
     | regText/U243         | A v -> Y ^   | INVX1   | 0.030 |   0.898 |    0.727 | 
     | regText/\reg_reg[60] | D ^          | DFFSR   | 0.001 |   0.899 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[60]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.117
This Block's Segment Delay(segDel): 0.848
Total delay(totDel): 0.117 + 0.848 = 0.965
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.117 / 0.965 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[60] /CLK 
Endpoint:   regText/\reg_reg[60] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.939
= Slack Time                   -0.165
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.165 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.038 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.003 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.054 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.165 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.200 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.229 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.260 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.292 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.412 | 
     | mux_64/U114          | S ^ -> Y ^   | MUX2X1  | 0.240 |   0.817 |    0.651 | 
     | mux_64/U113          | A ^ -> Y v   | INVX1   | 0.032 |   0.848 |    0.683 | 
     | regText/U244         | A v -> Y ^   | MUX2X1  | 0.053 |   0.901 |    0.736 | 
     | regText/U243         | A ^ -> Y v   | INVX1   | 0.038 |   0.939 |    0.773 | 
     | regText/\reg_reg[60] | D v          | DFFSR   | 0.001 |   0.939 |    0.774 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[59]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.128
This Block's Segment Delay(segDel): 0.781
Total delay(totDel): 0.128 + 0.781 = 0.909
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.128 / 0.909 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[59] /CLK 
Endpoint:   regText/\reg_reg[59] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.837
= Slack Time                   -0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.109 | 
     | SM/\state_reg[1]     | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.036 | 
     | SM/U12               | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.112 | 
     | SM/U13               | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.196 | 
     | SM/U4                | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.252 | 
     | SM/U22               | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.279 | 
     | SM/U30               | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.304 | 
     | SM/U29               | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.346 | 
     | SM/U28               | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.436 | 
     | mux_64/U110          | S v -> Y v   | MUX2X1  | 0.196 |   0.741 |    0.632 | 
     | mux_64/U109          | A v -> Y ^   | INVX1   | 0.039 |   0.780 |    0.671 | 
     | regText/U240         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.812 |    0.703 | 
     | regText/U239         | A v -> Y ^   | INVX1   | 0.025 |   0.837 |    0.728 | 
     | regText/\reg_reg[59] | D ^          | DFFSR   | 0.000 |   0.837 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[59]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.106
This Block's Segment Delay(segDel): 0.793
Total delay(totDel): 0.106 + 0.793 = 0.900
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.106 / 0.900 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[59] /CLK 
Endpoint:   regText/\reg_reg[59] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.876
= Slack Time                   -0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.100 | 
     | SM/\state_reg[1]     | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.045 | 
     | SM/U12               | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.121 | 
     | SM/U13               | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.205 | 
     | SM/U4                | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.261 | 
     | SM/U22               | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.288 | 
     | SM/U30               | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.313 | 
     | SM/U29               | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.355 | 
     | SM/U28               | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.445 | 
     | mux_64/U110          | S v -> Y ^   | MUX2X1  | 0.204 |   0.749 |    0.650 | 
     | mux_64/U109          | A ^ -> Y v   | INVX1   | 0.043 |   0.792 |    0.693 | 
     | regText/U240         | A v -> Y ^   | MUX2X1  | 0.049 |   0.841 |    0.742 | 
     | regText/U239         | A ^ -> Y v   | INVX1   | 0.034 |   0.875 |    0.776 | 
     | regText/\reg_reg[59] | D v          | DFFSR   | 0.000 |   0.876 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[58]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.120
This Block's Segment Delay(segDel): 0.716
Total delay(totDel): 0.120 + 0.716 = 0.836
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.120 / 0.836 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[58] /CLK 
Endpoint:   regText/\reg_reg[58] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.763
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.036 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.092 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.127 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.184 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.295 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.330 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.359 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.389 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.421 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.541 | 
     | mux_64/U108          | S ^ -> Y v   | MUX2X1  | 0.111 |   0.688 |    0.652 | 
     | mux_64/U107          | A v -> Y ^   | INVX1   | 0.027 |   0.715 |    0.680 | 
     | regText/U238         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.747 |    0.712 | 
     | regText/U237         | A v -> Y ^   | INVX1   | 0.016 |   0.763 |    0.728 | 
     | regText/\reg_reg[58] | D ^          | DFFSR   | 0.000 |   0.763 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[58]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.095
This Block's Segment Delay(segDel): 0.718
Total delay(totDel): 0.095 + 0.718 = 0.813
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.095 / 0.813 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[58] /CLK 
Endpoint:   regText/\reg_reg[58] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.018
+ Phase Shift                   0.800
= Required Time                 0.782
- Arrival Time                  0.795
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.013 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.115 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.150 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.207 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.318 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.353 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.381 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.412 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.444 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.564 | 
     | mux_64/U108          | S ^ -> Y ^   | MUX2X1  | 0.106 |   0.683 |    0.670 | 
     | mux_64/U107          | A ^ -> Y v   | INVX1   | 0.035 |   0.718 |    0.705 | 
     | regText/U238         | A v -> Y ^   | MUX2X1  | 0.049 |   0.767 |    0.754 | 
     | regText/U237         | A ^ -> Y v   | INVX1   | 0.028 |   0.795 |    0.782 | 
     | regText/\reg_reg[58] | D v          | DFFSR   | 0.000 |   0.795 |    0.782 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[57]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.120
This Block's Segment Delay(segDel): 0.727
Total delay(totDel): 0.120 + 0.727 = 0.846
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.120 / 0.846 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[57] /CLK 
Endpoint:   regText/\reg_reg[57] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.775
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.046 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.081 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.116 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.173 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.284 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.319 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.348 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.379 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.411 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.531 | 
     | mux_64/U106          | S ^ -> Y v   | MUX2X1  | 0.130 |   0.707 |    0.660 | 
     | mux_64/U105          | A v -> Y ^   | INVX1   | 0.020 |   0.727 |    0.680 | 
     | regText/U236         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.757 |    0.710 | 
     | regText/U235         | A v -> Y ^   | INVX1   | 0.018 |   0.775 |    0.728 | 
     | regText/\reg_reg[57] | D ^          | DFFSR   | 0.000 |   0.775 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[57]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.096
This Block's Segment Delay(segDel): 0.732
Total delay(totDel): 0.096 + 0.732 = 0.828
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.096 / 0.828 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[57] /CLK 
Endpoint:   regText/\reg_reg[57] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.807
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.028 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.100 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.135 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.192 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.303 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.338 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.366 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.397 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.429 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.549 | 
     | mux_64/U106          | S ^ -> Y ^   | MUX2X1  | 0.125 |   0.701 |    0.674 | 
     | mux_64/U105          | A ^ -> Y v   | INVX1   | 0.030 |   0.732 |    0.704 | 
     | regText/U236         | A v -> Y ^   | MUX2X1  | 0.046 |   0.778 |    0.750 | 
     | regText/U235         | A ^ -> Y v   | INVX1   | 0.029 |   0.807 |    0.779 | 
     | regText/\reg_reg[57] | D v          | DFFSR   | 0.000 |   0.807 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[56]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.784
Total delay(totDel): 0.124 + 0.784 = 0.908
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.908 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[56] /CLK 
Endpoint:   regText/\reg_reg[56] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.836
= Slack Time                   -0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.108 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.019 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.054 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.111 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.222 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.257 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.286 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.317 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.349 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.469 | 
     | mux_64/U104          | S ^ -> Y v   | MUX2X1  | 0.185 |   0.762 |    0.653 | 
     | mux_64/U103          | A v -> Y ^   | INVX1   | 0.022 |   0.784 |    0.676 | 
     | regText/U234         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.816 |    0.708 | 
     | regText/U233         | A v -> Y ^   | INVX1   | 0.020 |   0.836 |    0.728 | 
     | regText/\reg_reg[56] | D ^          | DFFSR   | 0.000 |   0.836 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[56]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.103
This Block's Segment Delay(segDel): 0.799
Total delay(totDel): 0.103 + 0.799 = 0.902
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.103 / 0.902 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[56] /CLK 
Endpoint:   regText/\reg_reg[56] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.880
= Slack Time                   -0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.102 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.026 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.060 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.117 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.228 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.263 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.292 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.323 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.355 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.475 | 
     | mux_64/U104          | S ^ -> Y ^   | MUX2X1  | 0.190 |   0.767 |    0.665 | 
     | mux_64/U103          | A ^ -> Y v   | INVX1   | 0.032 |   0.799 |    0.697 | 
     | regText/U234         | A v -> Y ^   | MUX2X1  | 0.050 |   0.849 |    0.747 | 
     | regText/U233         | A ^ -> Y v   | INVX1   | 0.031 |   0.880 |    0.778 | 
     | regText/\reg_reg[56] | D v          | DFFSR   | 0.000 |   0.880 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[55]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.126
This Block's Segment Delay(segDel): 0.750
Total delay(totDel): 0.126 + 0.750 = 0.876
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.126 / 0.876 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[55] /CLK 
Endpoint:   regText/\reg_reg[55] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.804
= Slack Time                   -0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.076 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.052 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.087 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.144 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.255 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.290 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.319 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.349 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.381 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.501 | 
     | mux_64/U102          | S ^ -> Y v   | MUX2X1  | 0.151 |   0.728 |    0.652 | 
     | mux_64/U101          | A v -> Y ^   | INVX1   | 0.022 |   0.749 |    0.674 | 
     | regText/U232         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.784 |    0.708 | 
     | regText/U231         | A v -> Y ^   | INVX1   | 0.020 |   0.804 |    0.728 | 
     | regText/\reg_reg[55] | D ^          | DFFSR   | 0.000 |   0.804 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[55]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.107
This Block's Segment Delay(segDel): 0.748
Total delay(totDel): 0.107 + 0.748 = 0.855
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.107 / 0.855 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[55] /CLK 
Endpoint:   regText/\reg_reg[55] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.833
= Slack Time                   -0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.055 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.073 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.107 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.164 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.275 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.310 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.339 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.370 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.402 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.522 | 
     | mux_64/U102          | S ^ -> Y ^   | MUX2X1  | 0.140 |   0.717 |    0.662 | 
     | mux_64/U101          | A ^ -> Y v   | INVX1   | 0.031 |   0.748 |    0.693 | 
     | regText/U232         | A v -> Y ^   | MUX2X1  | 0.054 |   0.802 |    0.747 | 
     | regText/U231         | A ^ -> Y v   | INVX1   | 0.031 |   0.833 |    0.778 | 
     | regText/\reg_reg[55] | D v          | DFFSR   | 0.000 |   0.833 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[54]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.129
This Block's Segment Delay(segDel): 0.797
Total delay(totDel): 0.129 + 0.797 = 0.926
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.129 / 0.926 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[54] /CLK 
Endpoint:   regText/\reg_reg[54] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.854
= Slack Time                   -0.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.126 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.002 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.037 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.094 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.205 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.240 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.268 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.299 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.331 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.451 | 
     | mux_64/U100          | S ^ -> Y v   | MUX2X1  | 0.200 |   0.776 |    0.651 | 
     | mux_64/U99           | A v -> Y ^   | INVX1   | 0.020 |   0.796 |    0.671 | 
     | regText/U230         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.828 |    0.702 | 
     | regText/U229         | A v -> Y ^   | INVX1   | 0.026 |   0.854 |    0.728 | 
     | regText/\reg_reg[54] | D ^          | DFFSR   | 0.000 |   0.854 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[54]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.107
This Block's Segment Delay(segDel): 0.814
Total delay(totDel): 0.107 + 0.814 = 0.921
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.107 / 0.921 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[54] /CLK 
Endpoint:   regText/\reg_reg[54] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.896
= Slack Time                   -0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.121 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.007 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.042 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.099 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.210 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.245 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.273 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.304 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.336 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.456 | 
     | mux_64/U100          | S ^ -> Y ^   | MUX2X1  | 0.206 |   0.783 |    0.662 | 
     | mux_64/U99           | A ^ -> Y v   | INVX1   | 0.031 |   0.813 |    0.693 | 
     | regText/U230         | A v -> Y ^   | MUX2X1  | 0.048 |   0.862 |    0.741 | 
     | regText/U229         | A ^ -> Y v   | INVX1   | 0.034 |   0.896 |    0.775 | 
     | regText/\reg_reg[54] | D v          | DFFSR   | 0.000 |   0.896 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[53]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.871
Total delay(totDel): 0.124 + 0.871 = 0.996
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.996 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[53] /CLK 
Endpoint:   regText/\reg_reg[53] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[23] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.924
= Slack Time                   -0.196
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.196 | 
     | regText/\reg_reg[23] | CLK ^ -> Q ^ | DFFSR   | 0.423 |   0.423 |    0.228 | 
     | U263                 | A ^ -> Y ^   | XOR2X1  | 0.101 |   0.524 |    0.328 | 
     | s_x_5/U35            | A ^ -> Y v   | INVX1   | 0.140 |   0.664 |    0.469 | 
     | s_x_5/U30            | C v -> Y ^   | AOI21X1 | 0.034 |   0.698 |    0.503 | 
     | s_x_5/U29            | C ^ -> Y v   | NAND3X1 | 0.021 |   0.720 |    0.524 | 
     | s_x_5/U5             | A v -> Y v   | AND2X1  | 0.048 |   0.768 |    0.572 | 
     | s_x_5/U25            | C v -> Y ^   | NAND3X1 | 0.046 |   0.814 |    0.618 | 
     | mux_64/U98           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.847 |    0.651 | 
     | mux_64/U97           | A v -> Y ^   | INVX1   | 0.024 |   0.871 |    0.675 | 
     | regText/U228         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.902 |    0.706 | 
     | regText/U227         | A v -> Y ^   | INVX1   | 0.022 |   0.924 |    0.728 | 
     | regText/\reg_reg[53] | D ^          | DFFSR   | 0.000 |   0.924 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[53]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.102
This Block's Segment Delay(segDel): 0.886
Total delay(totDel): 0.102 + 0.886 = 0.988
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.102 / 0.988 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[53] /CLK 
Endpoint:   regText/\reg_reg[53] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[23] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.965
= Slack Time                   -0.188
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.188 | 
     | regText/\reg_reg[23] | CLK ^ -> Q ^ | DFFSR   | 0.423 |   0.423 |    0.236 | 
     | U263                 | A ^ -> Y ^   | XOR2X1  | 0.101 |   0.524 |    0.336 | 
     | s_x_5/U35            | A ^ -> Y v   | INVX1   | 0.140 |   0.664 |    0.476 | 
     | s_x_5/U34            | B v -> Y ^   | NAND3X1 | 0.060 |   0.724 |    0.537 | 
     | s_x_5/U5             | B ^ -> Y ^   | AND2X1  | 0.054 |   0.778 |    0.590 | 
     | s_x_5/U25            | C ^ -> Y v   | NAND3X1 | 0.024 |   0.802 |    0.614 | 
     | mux_64/U98           | A v -> Y ^   | MUX2X1  | 0.051 |   0.853 |    0.665 | 
     | mux_64/U97           | A ^ -> Y v   | INVX1   | 0.033 |   0.886 |    0.698 | 
     | regText/U228         | A v -> Y ^   | MUX2X1  | 0.047 |   0.933 |    0.745 | 
     | regText/U227         | A ^ -> Y v   | INVX1   | 0.032 |   0.965 |    0.777 | 
     | regText/\reg_reg[53] | D v          | DFFSR   | 0.000 |   0.965 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[52]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.723
Total delay(totDel): 0.124 + 0.723 = 0.847
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.847 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[52] /CLK 
Endpoint:   regText/\reg_reg[52] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.775
= Slack Time                   -0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.047 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.081 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.116 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.173 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.284 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.319 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.347 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.378 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.410 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.530 | 
     | mux_64/U96           | S ^ -> Y v   | MUX2X1  | 0.121 |   0.698 |    0.651 | 
     | mux_64/U95           | A v -> Y ^   | INVX1   | 0.025 |   0.723 |    0.676 | 
     | regText/U226         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.755 |    0.709 | 
     | regText/U225         | A v -> Y ^   | INVX1   | 0.019 |   0.775 |    0.728 | 
     | regText/\reg_reg[52] | D ^          | DFFSR   | 0.000 |   0.775 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[52]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.103
This Block's Segment Delay(segDel): 0.727
Total delay(totDel): 0.103 + 0.727 = 0.830
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.103 / 0.830 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[52] /CLK 
Endpoint:   regText/\reg_reg[52] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.808
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.030 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.098 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.133 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.190 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.301 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.336 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.364 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.395 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.427 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.547 | 
     | mux_64/U96           | S ^ -> Y ^   | MUX2X1  | 0.116 |   0.693 |    0.664 | 
     | mux_64/U95           | A ^ -> Y v   | INVX1   | 0.033 |   0.727 |    0.697 | 
     | regText/U226         | A v -> Y ^   | MUX2X1  | 0.051 |   0.777 |    0.748 | 
     | regText/U225         | A ^ -> Y v   | INVX1   | 0.031 |   0.808 |    0.778 | 
     | regText/\reg_reg[52] | D v          | DFFSR   | 0.000 |   0.808 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[51]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.137
This Block's Segment Delay(segDel): 0.751
Total delay(totDel): 0.137 + 0.751 = 0.888
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.137 / 0.888 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[51] /CLK 
Endpoint:   regText/\reg_reg[51] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.815
= Slack Time                   -0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.088 | 
     | SM/\state_reg[1]     | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.057 | 
     | SM/U12               | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.133 | 
     | SM/U13               | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.216 | 
     | SM/U4                | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.272 | 
     | SM/U22               | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.300 | 
     | SM/U30               | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.324 | 
     | SM/U29               | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.366 | 
     | SM/U28               | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.457 | 
     | mux_64/U94           | S v -> Y v   | MUX2X1  | 0.183 |   0.728 |    0.639 | 
     | mux_64/U93           | A v -> Y ^   | INVX1   | 0.023 |   0.751 |    0.663 | 
     | regText/U224         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.782 |    0.694 | 
     | regText/U223         | A v -> Y ^   | INVX1   | 0.032 |   0.815 |    0.726 | 
     | regText/\reg_reg[51] | D ^          | DFFSR   | 0.001 |   0.815 |    0.727 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[51]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.114
This Block's Segment Delay(segDel): 0.767
Total delay(totDel): 0.114 + 0.767 = 0.880
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.114 / 0.880 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[51] /CLK 
Endpoint:   regText/\reg_reg[51] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.853
= Slack Time                   -0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.080 | 
     | SM/\state_reg[1]     | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.065 | 
     | SM/U12               | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.141 | 
     | SM/U13               | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.224 | 
     | SM/U4                | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.280 | 
     | SM/U22               | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.308 | 
     | SM/U30               | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.332 | 
     | SM/U29               | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.374 | 
     | SM/U28               | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.465 | 
     | mux_64/U94           | S v -> Y ^   | MUX2X1  | 0.189 |   0.734 |    0.654 | 
     | mux_64/U93           | A ^ -> Y v   | INVX1   | 0.033 |   0.766 |    0.686 | 
     | regText/U224         | A v -> Y ^   | MUX2X1  | 0.048 |   0.815 |    0.735 | 
     | regText/U223         | A ^ -> Y v   | INVX1   | 0.038 |   0.853 |    0.773 | 
     | regText/\reg_reg[51] | D v          | DFFSR   | 0.001 |   0.853 |    0.773 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[50]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.850
Total delay(totDel): 0.124 + 0.850 = 0.973
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.973 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[50] /CLK 
Endpoint:   regText/\reg_reg[50] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.901
= Slack Time                   -0.173
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.173 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.046 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.011 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.046 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.157 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.192 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.221 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.252 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.284 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.404 | 
     | mux_64/U92           | S ^ -> Y v   | MUX2X1  | 0.251 |   0.828 |    0.655 | 
     | mux_64/U91           | A v -> Y ^   | INVX1   | 0.021 |   0.849 |    0.676 | 
     | regText/U222         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.885 |    0.712 | 
     | regText/U221         | A v -> Y ^   | INVX1   | 0.017 |   0.901 |    0.728 | 
     | regText/\reg_reg[50] | D ^          | DFFSR   | 0.000 |   0.901 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[50]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.105
This Block's Segment Delay(segDel): 0.861
Total delay(totDel): 0.105 + 0.861 = 0.966
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.105 / 0.966 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[50] /CLK 
Endpoint:   regText/\reg_reg[50] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.945
= Slack Time                   -0.165
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.165 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.038 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.003 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.054 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.165 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.200 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.229 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.259 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.291 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.411 | 
     | mux_64/U92           | S ^ -> Y ^   | MUX2X1  | 0.252 |   0.829 |    0.663 | 
     | mux_64/U91           | A ^ -> Y v   | INVX1   | 0.032 |   0.860 |    0.695 | 
     | regText/U222         | A v -> Y ^   | MUX2X1  | 0.056 |   0.916 |    0.751 | 
     | regText/U221         | A ^ -> Y v   | INVX1   | 0.029 |   0.945 |    0.780 | 
     | regText/\reg_reg[50] | D v          | DFFSR   | 0.000 |   0.945 |    0.780 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[49]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.126
This Block's Segment Delay(segDel): 0.843
Total delay(totDel): 0.126 + 0.843 = 0.969
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.126 / 0.969 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[49] /CLK 
Endpoint:   regText/\reg_reg[49] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.897
= Slack Time                   -0.169
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.169 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.041 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.007 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.050 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.161 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.196 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.225 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.256 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.288 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.408 | 
     | mux_64/U88           | S ^ -> Y v   | MUX2X1  | 0.245 |   0.822 |    0.653 | 
     | mux_64/U87           | A v -> Y ^   | INVX1   | 0.021 |   0.843 |    0.674 | 
     | regText/U218         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.874 |    0.705 | 
     | regText/U217         | A v -> Y ^   | INVX1   | 0.023 |   0.897 |    0.728 | 
     | regText/\reg_reg[49] | D ^          | DFFSR   | 0.000 |   0.897 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[49]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.103
This Block's Segment Delay(segDel): 0.858
Total delay(totDel): 0.103 + 0.858 = 0.962
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.103 / 0.962 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[49] /CLK 
Endpoint:   regText/\reg_reg[49] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.939
= Slack Time                   -0.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.162 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.034 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.001 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.058 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.169 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.204 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.232 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.263 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.295 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.415 | 
     | mux_64/U88           | S ^ -> Y ^   | MUX2X1  | 0.250 |   0.827 |    0.665 | 
     | mux_64/U87           | A ^ -> Y v   | INVX1   | 0.032 |   0.858 |    0.697 | 
     | regText/U218         | A v -> Y ^   | MUX2X1  | 0.048 |   0.906 |    0.745 | 
     | regText/U217         | A ^ -> Y v   | INVX1   | 0.032 |   0.939 |    0.777 | 
     | regText/\reg_reg[49] | D v          | DFFSR   | 0.000 |   0.939 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[48]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.128
This Block's Segment Delay(segDel): 0.827
Total delay(totDel): 0.128 + 0.827 = 0.955
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.128 / 0.955 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[48] /CLK 
Endpoint:   regText/\reg_reg[48] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.883
= Slack Time                   -0.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.155 | 
     | regKey/\reg_reg[17]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.269 | 
     | U267                 | B ^ -> Y ^   | XOR2X1  | 0.099 |   0.523 |    0.368 | 
     | s_x_0/U43            | A ^ -> Y v   | INVX1   | 0.061 |   0.584 |    0.429 | 
     | s_x_0/U28            | B v -> Y ^   | AOI21X1 | 0.048 |   0.632 |    0.477 | 
     | s_x_0/U27            | C ^ -> Y v   | NAND3X1 | 0.028 |   0.661 |    0.506 | 
     | s_x_0/U3             | A v -> Y v   | AND2X1  | 0.053 |   0.714 |    0.559 | 
     | s_x_0/U23            | C v -> Y ^   | NAND3X1 | 0.048 |   0.762 |    0.607 | 
     | mux_64/U86           | A ^ -> Y v   | MUX2X1  | 0.038 |   0.799 |    0.644 | 
     | mux_64/U85           | A v -> Y ^   | INVX1   | 0.027 |   0.826 |    0.671 | 
     | regText/U216         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.857 |    0.702 | 
     | regText/U215         | A v -> Y ^   | INVX1   | 0.026 |   0.883 |    0.728 | 
     | regText/\reg_reg[48] | D ^          | DFFSR   | 0.000 |   0.883 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[48]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.106
This Block's Segment Delay(segDel): 0.851
Total delay(totDel): 0.106 + 0.851 = 0.957
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.106 / 0.957 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[48] /CLK 
Endpoint:   regText/\reg_reg[48] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.932
= Slack Time                   -0.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.156 | 
     | regKey/\reg_reg[17]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.268 | 
     | U267                 | B ^ -> Y ^   | XOR2X1  | 0.099 |   0.523 |    0.367 | 
     | s_x_0/U19            | A ^ -> Y ^   | AND2X1  | 0.052 |   0.575 |    0.419 | 
     | s_x_0/U20            | A ^ -> Y v   | INVX1   | 0.039 |   0.614 |    0.458 | 
     | s_x_0/U27            | A v -> Y ^   | NAND3X1 | 0.064 |   0.678 |    0.522 | 
     | s_x_0/U3             | A ^ -> Y ^   | AND2X1  | 0.052 |   0.730 |    0.573 | 
     | s_x_0/U23            | C ^ -> Y v   | NAND3X1 | 0.026 |   0.755 |    0.599 | 
     | mux_64/U86           | A v -> Y ^   | MUX2X1  | 0.059 |   0.814 |    0.658 | 
     | mux_64/U85           | A ^ -> Y v   | INVX1   | 0.036 |   0.851 |    0.694 | 
     | regText/U216         | A v -> Y ^   | MUX2X1  | 0.047 |   0.897 |    0.741 | 
     | regText/U215         | A ^ -> Y v   | INVX1   | 0.034 |   0.932 |    0.775 | 
     | regText/\reg_reg[48] | D v          | DFFSR   | 0.000 |   0.932 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[47]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.120
This Block's Segment Delay(segDel): 0.831
Total delay(totDel): 0.120 + 0.831 = 0.951
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.120 / 0.951 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[47] /CLK 
Endpoint:   regText/\reg_reg[47] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.879
= Slack Time                   -0.151
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.151 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.023 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.012 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.069 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.180 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.215 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.243 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.274 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.306 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.426 | 
     | mux_64/U84           | S ^ -> Y v   | MUX2X1  | 0.229 |   0.806 |    0.655 | 
     | mux_64/U83           | A v -> Y ^   | INVX1   | 0.024 |   0.830 |    0.680 | 
     | regText/U214         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.862 |    0.712 | 
     | regText/U213         | A v -> Y ^   | INVX1   | 0.017 |   0.879 |    0.728 | 
     | regText/\reg_reg[47] | D ^          | DFFSR   | 0.000 |   0.879 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[47]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.098
This Block's Segment Delay(segDel): 0.840
Total delay(totDel): 0.098 + 0.840 = 0.938
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.098 / 0.938 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[47] /CLK 
Endpoint:   regText/\reg_reg[47] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.918
= Slack Time                   -0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.138 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.010 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.024 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.081 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.193 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.228 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.256 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.287 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.319 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.439 | 
     | mux_64/U84           | S ^ -> Y ^   | MUX2X1  | 0.230 |   0.806 |    0.669 | 
     | mux_64/U83           | A ^ -> Y v   | INVX1   | 0.033 |   0.839 |    0.701 | 
     | regText/U214         | A v -> Y ^   | MUX2X1  | 0.050 |   0.889 |    0.751 | 
     | regText/U213         | A ^ -> Y v   | INVX1   | 0.029 |   0.918 |    0.780 | 
     | regText/\reg_reg[47] | D v          | DFFSR   | 0.000 |   0.918 |    0.780 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[46]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.136
This Block's Segment Delay(segDel): 0.762
Total delay(totDel): 0.136 + 0.762 = 0.898
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.136 / 0.898 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[46] /CLK 
Endpoint:   regText/\reg_reg[46] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.826
= Slack Time                   -0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.098 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.030 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.065 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.122 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.233 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.268 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.297 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.327 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.359 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.479 | 
     | mux_64/U82           | S ^ -> Y v   | MUX2X1  | 0.149 |   0.726 |    0.629 | 
     | mux_64/U81           | A v -> Y ^   | INVX1   | 0.035 |   0.761 |    0.664 | 
     | regText/U212         | A ^ -> Y v   | MUX2X1  | 0.036 |   0.798 |    0.700 | 
     | regText/U211         | A v -> Y ^   | INVX1   | 0.028 |   0.825 |    0.728 | 
     | regText/\reg_reg[46] | D ^          | DFFSR   | 0.001 |   0.826 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[46]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.119
This Block's Segment Delay(segDel): 0.755
Total delay(totDel): 0.119 + 0.755 = 0.874
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.119 / 0.874 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[46] /CLK 
Endpoint:   regText/\reg_reg[46] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.849
= Slack Time                   -0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.074 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.054 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.088 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.145 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.257 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.292 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.320 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.351 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.383 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.503 | 
     | mux_64/U82           | S ^ -> Y ^   | MUX2X1  | 0.139 |   0.715 |    0.642 | 
     | mux_64/U81           | A ^ -> Y v   | INVX1   | 0.039 |   0.754 |    0.681 | 
     | regText/U212         | A v -> Y ^   | MUX2X1  | 0.057 |   0.812 |    0.738 | 
     | regText/U211         | A ^ -> Y v   | INVX1   | 0.037 |   0.849 |    0.775 | 
     | regText/\reg_reg[46] | D v          | DFFSR   | 0.000 |   0.849 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[45]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.133
This Block's Segment Delay(segDel): 0.828
Total delay(totDel): 0.133 + 0.828 = 0.961
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.133 / 0.961 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[45] /CLK 
Endpoint:   regText/\reg_reg[45] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[69] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.889
= Slack Time                   -0.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.161 | 
     | regKey/\reg_reg[69]  | CLK ^ -> Q ^ | DFFSR  | 0.424 |   0.424 |    0.263 | 
     | U230                 | B ^ -> Y v   | XOR2X1 | 0.077 |   0.501 |    0.340 | 
     | s_x_13/U21           | A v -> Y v   | AND2X1 | 0.061 |   0.562 |    0.401 | 
     | s_x_13/U22           | A v -> Y ^   | INVX1  | 0.030 |   0.591 |    0.431 | 
     | s_x_13/U10           | A ^ -> Y ^   | AND2X1 | 0.031 |   0.623 |    0.462 | 
     | s_x_13/U11           | A ^ -> Y v   | INVX1  | 0.030 |   0.653 |    0.492 | 
     | s_x_13/U28           | B v -> Y ^   | MUX2X1 | 0.065 |   0.718 |    0.557 | 
     | s_x_13/U27           | B ^ -> Y ^   | OR2X1  | 0.055 |   0.773 |    0.612 | 
     | mux_64/U80           | A ^ -> Y v   | MUX2X1 | 0.036 |   0.809 |    0.648 | 
     | mux_64/U79           | A v -> Y ^   | INVX1  | 0.019 |   0.828 |    0.667 | 
     | regText/U210         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.862 |    0.702 | 
     | regText/U209         | A v -> Y ^   | INVX1  | 0.026 |   0.889 |    0.728 | 
     | regText/\reg_reg[45] | D ^          | DFFSR  | 0.000 |   0.889 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[45]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.114
This Block's Segment Delay(segDel): 0.879
Total delay(totDel): 0.114 + 0.879 = 0.993
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.114 / 0.993 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[45] /CLK 
Endpoint:   regText/\reg_reg[45] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[71] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.969
= Slack Time                   -0.193
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.193 | 
     | regKey/\reg_reg[71]  | CLK ^ -> Q ^ | DFFSR   | 0.422 |   0.422 |    0.229 | 
     | U228                 | B ^ -> Y ^   | XOR2X1  | 0.081 |   0.503 |    0.310 | 
     | s_x_13/U35           | A ^ -> Y v   | INVX1   | 0.091 |   0.595 |    0.402 | 
     | s_x_13/U34           | B v -> Y ^   | NAND3X1 | 0.072 |   0.667 |    0.474 | 
     | s_x_13/U5            | B ^ -> Y ^   | AND2X1  | 0.049 |   0.716 |    0.523 | 
     | s_x_13/U19           | A ^ -> Y v   | INVX1   | 0.029 |   0.745 |    0.552 | 
     | s_x_13/U27           | A v -> Y v   | OR2X1   | 0.045 |   0.790 |    0.597 | 
     | mux_64/U80           | A v -> Y ^   | MUX2X1  | 0.057 |   0.848 |    0.655 | 
     | mux_64/U79           | A ^ -> Y v   | INVX1   | 0.031 |   0.879 |    0.686 | 
     | regText/U210         | A v -> Y ^   | MUX2X1  | 0.054 |   0.933 |    0.740 | 
     | regText/U209         | A ^ -> Y v   | INVX1   | 0.035 |   0.968 |    0.775 | 
     | regText/\reg_reg[45] | D v          | DFFSR   | 0.000 |   0.969 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[44]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.129
This Block's Segment Delay(segDel): 0.833
Total delay(totDel): 0.129 + 0.833 = 0.962
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.129 / 0.962 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[44] /CLK 
Endpoint:   regText/\reg_reg[44] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.890
= Slack Time                   -0.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.162 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.034 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.000 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.057 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.168 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.203 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.232 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.263 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.295 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.415 | 
     | mux_64/U78           | S ^ -> Y v   | MUX2X1  | 0.235 |   0.812 |    0.650 | 
     | mux_64/U77           | A v -> Y ^   | INVX1   | 0.021 |   0.833 |    0.671 | 
     | regText/U208         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.866 |    0.704 | 
     | regText/U207         | A v -> Y ^   | INVX1   | 0.024 |   0.890 |    0.728 | 
     | regText/\reg_reg[44] | D ^          | DFFSR   | 0.000 |   0.890 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[44]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.108
This Block's Segment Delay(segDel): 0.845
Total delay(totDel): 0.108 + 0.845 = 0.953
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.108 / 0.953 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[44] /CLK 
Endpoint:   regText/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.929
= Slack Time                   -0.153
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.153 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.025 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.009 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.066 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.177 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.212 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.241 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.272 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.304 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.424 | 
     | mux_64/U78           | S ^ -> Y ^   | MUX2X1  | 0.237 |   0.814 |    0.661 | 
     | mux_64/U77           | A ^ -> Y v   | INVX1   | 0.032 |   0.845 |    0.692 | 
     | regText/U208         | A v -> Y ^   | MUX2X1  | 0.050 |   0.896 |    0.743 | 
     | regText/U207         | A ^ -> Y v   | INVX1   | 0.034 |   0.929 |    0.776 | 
     | regText/\reg_reg[44] | D v          | DFFSR   | 0.000 |   0.929 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[43]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.123
This Block's Segment Delay(segDel): 0.681
Total delay(totDel): 0.123 + 0.681 = 0.804
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.123 / 0.804 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[43] /CLK 
Endpoint:   regText/\reg_reg[43] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.732
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.004 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.124 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.158 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.215 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.326 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.361 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.390 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.421 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.453 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.573 | 
     | mux_64/U76           | S ^ -> Y v   | MUX2X1  | 0.086 |   0.662 |    0.659 | 
     | mux_64/U75           | A v -> Y ^   | INVX1   | 0.019 |   0.681 |    0.677 | 
     | regText/U206         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.712 |    0.708 | 
     | regText/U205         | A v -> Y ^   | INVX1   | 0.021 |   0.732 |    0.728 | 
     | regText/\reg_reg[43] | D ^          | DFFSR   | 0.000 |   0.732 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[43]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.693
Total delay(totDel): 0.100 + 0.693 = 0.793
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.100 / 0.793 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[43] /CLK 
Endpoint:   regText/\reg_reg[43] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.771
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.007 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.135 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.169 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.226 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.337 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.373 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.401 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.432 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.464 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.584 | 
     | mux_64/U76           | S ^ -> Y ^   | MUX2X1  | 0.086 |   0.663 |    0.670 | 
     | mux_64/U75           | A ^ -> Y v   | INVX1   | 0.030 |   0.693 |    0.700 | 
     | regText/U206         | A v -> Y ^   | MUX2X1  | 0.047 |   0.740 |    0.747 | 
     | regText/U205         | A ^ -> Y v   | INVX1   | 0.031 |   0.771 |    0.778 | 
     | regText/\reg_reg[43] | D v          | DFFSR   | 0.000 |   0.771 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[42]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.133
This Block's Segment Delay(segDel): 0.691
Total delay(totDel): 0.133 + 0.691 = 0.823
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.133 / 0.823 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[42] /CLK 
Endpoint:   regText/\reg_reg[42] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.752
= Slack Time                   -0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.023 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.104 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.139 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.196 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.307 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.342 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.371 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.402 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.434 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.553 | 
     | mux_64/U74           | S ^ -> Y v   | MUX2X1  | 0.088 |   0.665 |    0.641 | 
     | mux_64/U73           | A v -> Y ^   | INVX1   | 0.025 |   0.690 |    0.667 | 
     | regText/U204         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.724 |    0.701 | 
     | regText/U203         | A v -> Y ^   | INVX1   | 0.027 |   0.751 |    0.728 | 
     | regText/\reg_reg[42] | D ^          | DFFSR   | 0.000 |   0.752 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[42]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.113
This Block's Segment Delay(segDel): 0.698
Total delay(totDel): 0.113 + 0.698 = 0.811
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.113 / 0.811 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[42] /CLK 
Endpoint:   regText/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.787
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.011 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.116 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.151 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.208 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.319 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.354 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.383 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.413 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.445 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.565 | 
     | mux_64/U74           | S ^ -> Y ^   | MUX2X1  | 0.087 |   0.664 |    0.653 | 
     | mux_64/U73           | A ^ -> Y v   | INVX1   | 0.034 |   0.698 |    0.687 | 
     | regText/U204         | A v -> Y ^   | MUX2X1  | 0.053 |   0.751 |    0.739 | 
     | regText/U203         | A ^ -> Y v   | INVX1   | 0.036 |   0.786 |    0.775 | 
     | regText/\reg_reg[42] | D v          | DFFSR   | 0.000 |   0.787 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[41]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.765
Total delay(totDel): 0.124 + 0.765 = 0.889
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.889 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[41] /CLK 
Endpoint:   regText/\reg_reg[41] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.817
= Slack Time                   -0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.089 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.038 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.073 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.130 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.241 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.276 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.305 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.336 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.368 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.488 | 
     | mux_64/U72           | S ^ -> Y v   | MUX2X1  | 0.151 |   0.728 |    0.639 | 
     | mux_64/U71           | A v -> Y ^   | INVX1   | 0.036 |   0.764 |    0.675 | 
     | regText/U202         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.797 |    0.708 | 
     | regText/U201         | A v -> Y ^   | INVX1   | 0.021 |   0.817 |    0.728 | 
     | regText/\reg_reg[41] | D ^          | DFFSR   | 0.000 |   0.817 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[41]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.102
This Block's Segment Delay(segDel): 0.777
Total delay(totDel): 0.102 + 0.777 = 0.879
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.102 / 0.879 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[41] /CLK 
Endpoint:   regText/\reg_reg[41] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.857
= Slack Time                   -0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.079 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.049 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.083 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.140 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.251 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.286 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.315 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.346 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.378 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.498 | 
     | mux_64/U72           | S ^ -> Y ^   | MUX2X1  | 0.158 |   0.735 |    0.656 | 
     | mux_64/U71           | A ^ -> Y v   | INVX1   | 0.041 |   0.776 |    0.697 | 
     | regText/U202         | A v -> Y ^   | MUX2X1  | 0.050 |   0.826 |    0.747 | 
     | regText/U201         | A ^ -> Y v   | INVX1   | 0.031 |   0.857 |    0.778 | 
     | regText/\reg_reg[41] | D v          | DFFSR   | 0.000 |   0.857 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[40]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.121
This Block's Segment Delay(segDel): 0.695
Total delay(totDel): 0.121 + 0.695 = 0.816
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.121 / 0.816 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[40] /CLK 
Endpoint:   regText/\reg_reg[40] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.744
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.016 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.112 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.146 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.203 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.314 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.349 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.378 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.409 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.441 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.561 | 
     | mux_64/U70           | S ^ -> Y v   | MUX2X1  | 0.099 |   0.676 |    0.660 | 
     | mux_64/U69           | A v -> Y ^   | INVX1   | 0.019 |   0.695 |    0.679 | 
     | regText/U200         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.725 |    0.709 | 
     | regText/U199         | A v -> Y ^   | INVX1   | 0.019 |   0.744 |    0.728 | 
     | regText/\reg_reg[40] | D ^          | DFFSR   | 0.000 |   0.744 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[40]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.098
This Block's Segment Delay(segDel): 0.705
Total delay(totDel): 0.098 + 0.705 = 0.802
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.098 / 0.802 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[40] /CLK 
Endpoint:   regText/\reg_reg[40] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.781
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.002 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.125 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.160 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.217 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.328 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.363 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.392 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.423 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.455 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.575 | 
     | mux_64/U70           | S ^ -> Y ^   | MUX2X1  | 0.098 |   0.674 |    0.672 | 
     | mux_64/U69           | A ^ -> Y v   | INVX1   | 0.030 |   0.704 |    0.702 | 
     | regText/U200         | A v -> Y ^   | MUX2X1  | 0.047 |   0.751 |    0.749 | 
     | regText/U199         | A ^ -> Y v   | INVX1   | 0.030 |   0.781 |    0.779 | 
     | regText/\reg_reg[40] | D v          | DFFSR   | 0.000 |   0.781 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[39]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.856
Total delay(totDel): 0.124 + 0.856 = 0.979
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.979 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[39] /CLK 
Endpoint:   regText/\reg_reg[39] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.907
= Slack Time                   -0.179
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.179 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.052 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.017 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.040 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.151 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.186 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.215 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.246 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.278 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.398 | 
     | mux_64/U66           | S ^ -> Y v   | MUX2X1  | 0.251 |   0.828 |    0.649 | 
     | mux_64/U65           | A v -> Y ^   | INVX1   | 0.027 |   0.855 |    0.676 | 
     | regText/U196         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.889 |    0.710 | 
     | regText/U131         | A v -> Y ^   | INVX1   | 0.018 |   0.907 |    0.728 | 
     | regText/\reg_reg[39] | D ^          | DFFSR   | 0.000 |   0.907 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[39]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.104
This Block's Segment Delay(segDel): 0.864
Total delay(totDel): 0.104 + 0.864 = 0.968
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.104 / 0.968 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[39] /CLK 
Endpoint:   regText/\reg_reg[39] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.948
= Slack Time                   -0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.168 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.041 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.006 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.051 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.162 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.197 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.226 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.257 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.289 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.409 | 
     | mux_64/U66           | S ^ -> Y ^   | MUX2X1  | 0.252 |   0.829 |    0.661 | 
     | mux_64/U65           | A ^ -> Y v   | INVX1   | 0.035 |   0.864 |    0.696 | 
     | regText/U196         | A v -> Y ^   | MUX2X1  | 0.053 |   0.918 |    0.749 | 
     | regText/U131         | A ^ -> Y v   | INVX1   | 0.030 |   0.947 |    0.779 | 
     | regText/\reg_reg[39] | D v          | DFFSR   | 0.000 |   0.948 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[38]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.128
This Block's Segment Delay(segDel): 0.807
Total delay(totDel): 0.128 + 0.807 = 0.935
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.128 / 0.935 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[38] /CLK 
Endpoint:   regText/\reg_reg[38] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.863
= Slack Time                   -0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.135 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.007 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.028 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.085 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.196 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.231 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.259 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.290 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.322 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.442 | 
     | mux_64/U64           | S ^ -> Y v   | MUX2X1  | 0.208 |   0.785 |    0.650 | 
     | mux_64/U63           | A v -> Y ^   | INVX1   | 0.021 |   0.806 |    0.672 | 
     | regText/U130         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.837 |    0.703 | 
     | regText/U129         | A v -> Y ^   | INVX1   | 0.025 |   0.863 |    0.728 | 
     | regText/\reg_reg[38] | D ^          | DFFSR   | 0.000 |   0.863 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[38]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.106
This Block's Segment Delay(segDel): 0.836
Total delay(totDel): 0.106 + 0.836 = 0.942
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.106 / 0.942 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[38] /CLK 
Endpoint:   regText/\reg_reg[38] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.918
= Slack Time                   -0.142
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.142 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.014 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.020 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.077 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.188 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.223 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.252 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.283 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.315 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.435 | 
     | mux_64/U64           | S ^ -> Y ^   | MUX2X1  | 0.222 |   0.799 |    0.657 | 
     | mux_64/U63           | A ^ -> Y v   | INVX1   | 0.037 |   0.836 |    0.694 | 
     | regText/U130         | A v -> Y ^   | MUX2X1  | 0.048 |   0.884 |    0.742 | 
     | regText/U129         | A ^ -> Y v   | INVX1   | 0.034 |   0.918 |    0.776 | 
     | regText/\reg_reg[38] | D v          | DFFSR   | 0.000 |   0.918 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[37]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.117
This Block's Segment Delay(segDel): 0.883
Total delay(totDel): 0.117 + 0.883 = 1.000
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.117 / 1.000 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[37] /CLK 
Endpoint:   regText/\reg_reg[37] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[23] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.928
= Slack Time                   -0.200
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.200 | 
     | regText/\reg_reg[23] | CLK ^ -> Q ^ | DFFSR   | 0.423 |   0.423 |    0.224 | 
     | U263                 | A ^ -> Y ^   | XOR2X1  | 0.101 |   0.524 |    0.324 | 
     | s_x_5/U35            | A ^ -> Y v   | INVX1   | 0.140 |   0.664 |    0.464 | 
     | s_x_5/U30            | C v -> Y ^   | AOI21X1 | 0.034 |   0.698 |    0.499 | 
     | s_x_5/U29            | C ^ -> Y v   | NAND3X1 | 0.021 |   0.720 |    0.520 | 
     | s_x_5/U5             | A v -> Y v   | AND2X1  | 0.048 |   0.768 |    0.568 | 
     | s_x_5/U19            | A v -> Y ^   | INVX1   | 0.017 |   0.785 |    0.585 | 
     | s_x_5/U27            | A ^ -> Y ^   | OR2X1   | 0.043 |   0.828 |    0.628 | 
     | mux_64/U62           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.860 |    0.660 | 
     | mux_64/U61           | A v -> Y ^   | INVX1   | 0.023 |   0.883 |    0.683 | 
     | regText/U128         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.913 |    0.713 | 
     | regText/U127         | A v -> Y ^   | INVX1   | 0.016 |   0.928 |    0.728 | 
     | regText/\reg_reg[37] | D ^          | DFFSR   | 0.000 |   0.928 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[37]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.093
This Block's Segment Delay(segDel): 0.935
Total delay(totDel): 0.093 + 0.935 = 1.029
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.093 / 1.029 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[37] /CLK 
Endpoint:   regText/\reg_reg[37] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[23] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  1.009
= Slack Time                   -0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.229 | 
     | regText/\reg_reg[23] | CLK ^ -> Q ^ | DFFSR   | 0.423 |   0.423 |    0.195 | 
     | U263                 | A ^ -> Y ^   | XOR2X1  | 0.101 |   0.524 |    0.295 | 
     | s_x_5/U35            | A ^ -> Y v   | INVX1   | 0.140 |   0.664 |    0.435 | 
     | s_x_5/U34            | B v -> Y ^   | NAND3X1 | 0.060 |   0.724 |    0.496 | 
     | s_x_5/U5             | B ^ -> Y ^   | AND2X1  | 0.054 |   0.778 |    0.549 | 
     | s_x_5/U19            | A ^ -> Y v   | INVX1   | 0.030 |   0.808 |    0.579 | 
     | s_x_5/U27            | A v -> Y v   | OR2X1   | 0.046 |   0.853 |    0.624 | 
     | mux_64/U62           | A v -> Y ^   | MUX2X1  | 0.050 |   0.903 |    0.674 | 
     | mux_64/U61           | A ^ -> Y v   | INVX1   | 0.032 |   0.935 |    0.707 | 
     | regText/U128         | A v -> Y ^   | MUX2X1  | 0.046 |   0.981 |    0.752 | 
     | regText/U127         | A ^ -> Y v   | INVX1   | 0.028 |   1.009 |    0.780 | 
     | regText/\reg_reg[37] | D v          | DFFSR   | 0.000 |   1.009 |    0.780 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[36]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.129
This Block's Segment Delay(segDel): 0.730
Total delay(totDel): 0.129 + 0.730 = 0.859
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.129 / 0.859 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.787
= Slack Time                   -0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.059 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.069 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.103 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.160 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.272 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.307 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.335 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.366 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.398 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.518 | 
     | mux_64/U60           | S ^ -> Y v   | MUX2X1  | 0.125 |   0.702 |    0.643 | 
     | mux_64/U59           | A v -> Y ^   | INVX1   | 0.028 |   0.730 |    0.671 | 
     | regText/U126         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.764 |    0.705 | 
     | regText/U125         | A v -> Y ^   | INVX1   | 0.023 |   0.787 |    0.728 | 
     | regText/\reg_reg[36] | D ^          | DFFSR   | 0.000 |   0.787 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[36]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.110
This Block's Segment Delay(segDel): 0.745
Total delay(totDel): 0.110 + 0.745 = 0.855
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.110 / 0.855 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.832
= Slack Time                   -0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.055 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.073 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.107 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.164 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.275 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.310 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.339 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.370 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.402 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.522 | 
     | mux_64/U60           | S ^ -> Y ^   | MUX2X1  | 0.133 |   0.709 |    0.654 | 
     | mux_64/U59           | A ^ -> Y v   | INVX1   | 0.035 |   0.745 |    0.690 | 
     | regText/U126         | A v -> Y ^   | MUX2X1  | 0.054 |   0.799 |    0.744 | 
     | regText/U125         | A ^ -> Y v   | INVX1   | 0.033 |   0.832 |    0.777 | 
     | regText/\reg_reg[36] | D v          | DFFSR   | 0.000 |   0.832 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[35]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.126
This Block's Segment Delay(segDel): 0.743
Total delay(totDel): 0.126 + 0.743 = 0.869
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.126 / 0.869 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[35] /CLK 
Endpoint:   regText/\reg_reg[35] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.797
= Slack Time                   -0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.069 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.059 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.093 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.150 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.261 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.296 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.325 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.356 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.388 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.508 | 
     | mux_64/U58           | S ^ -> Y v   | MUX2X1  | 0.141 |   0.717 |    0.648 | 
     | mux_64/U57           | A v -> Y ^   | INVX1   | 0.025 |   0.743 |    0.674 | 
     | regText/U124         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.774 |    0.706 | 
     | regText/U123         | A v -> Y ^   | INVX1   | 0.023 |   0.797 |    0.728 | 
     | regText/\reg_reg[35] | D ^          | DFFSR   | 0.000 |   0.797 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[35]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.104
This Block's Segment Delay(segDel): 0.740
Total delay(totDel): 0.104 + 0.740 = 0.845
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.104 / 0.845 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[35] /CLK 
Endpoint:   regText/\reg_reg[35] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.822
= Slack Time                   -0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.044 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.083 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.118 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.175 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.286 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.321 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.350 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.380 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.412 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.532 | 
     | mux_64/U58           | S ^ -> Y ^   | MUX2X1  | 0.130 |   0.707 |    0.663 | 
     | mux_64/U57           | A ^ -> Y v   | INVX1   | 0.033 |   0.740 |    0.696 | 
     | regText/U124         | A v -> Y ^   | MUX2X1  | 0.049 |   0.790 |    0.745 | 
     | regText/U123         | A ^ -> Y v   | INVX1   | 0.032 |   0.822 |    0.777 | 
     | regText/\reg_reg[35] | D v          | DFFSR   | 0.000 |   0.822 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[34]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.122
This Block's Segment Delay(segDel): 0.744
Total delay(totDel): 0.122 + 0.744 = 0.866
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.122 / 0.866 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[34] /CLK 
Endpoint:   regText/\reg_reg[34] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.794
= Slack Time                   -0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.066 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.061 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.096 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.153 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.264 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.299 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.328 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.359 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.391 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.511 | 
     | mux_64/U56           | S ^ -> Y v   | MUX2X1  | 0.145 |   0.721 |    0.655 | 
     | mux_64/U55           | A v -> Y ^   | INVX1   | 0.023 |   0.744 |    0.678 | 
     | regText/U122         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.776 |    0.710 | 
     | regText/U121         | A v -> Y ^   | INVX1   | 0.019 |   0.794 |    0.728 | 
     | regText/\reg_reg[34] | D ^          | DFFSR   | 0.000 |   0.794 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[34]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.743
Total delay(totDel): 0.100 + 0.743 = 0.842
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.100 / 0.842 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[34] /CLK 
Endpoint:   regText/\reg_reg[34] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.821
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.042 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.086 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.120 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.177 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.288 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.323 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.352 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.383 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.415 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.535 | 
     | mux_64/U56           | S ^ -> Y ^   | MUX2X1  | 0.134 |   0.711 |    0.669 | 
     | mux_64/U55           | A ^ -> Y v   | INVX1   | 0.031 |   0.742 |    0.700 | 
     | regText/U122         | A v -> Y ^   | MUX2X1  | 0.049 |   0.792 |    0.750 | 
     | regText/U121         | A ^ -> Y v   | INVX1   | 0.029 |   0.821 |    0.779 | 
     | regText/\reg_reg[34] | D v          | DFFSR   | 0.000 |   0.821 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[33]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.120
This Block's Segment Delay(segDel): 0.764
Total delay(totDel): 0.120 + 0.764 = 0.885
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.120 / 0.885 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[33] /CLK 
Endpoint:   regText/\reg_reg[33] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.813
= Slack Time                   -0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.085 | 
     | SM/\state_reg[1]     | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.060 | 
     | SM/U12               | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.136 | 
     | SM/U13               | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.220 | 
     | SM/U4                | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.276 | 
     | SM/U22               | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.303 | 
     | SM/U30               | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.328 | 
     | SM/U29               | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.370 | 
     | SM/U28               | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.461 | 
     | mux_64/U54           | S v -> Y v   | MUX2X1  | 0.197 |   0.742 |    0.658 | 
     | mux_64/U53           | A v -> Y ^   | INVX1   | 0.022 |   0.764 |    0.680 | 
     | regText/U120         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.795 |    0.710 | 
     | regText/U119         | A v -> Y ^   | INVX1   | 0.018 |   0.813 |    0.728 | 
     | regText/\reg_reg[33] | D ^          | DFFSR   | 0.000 |   0.813 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[33]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.097
This Block's Segment Delay(segDel): 0.782
Total delay(totDel): 0.097 + 0.782 = 0.879
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.097 / 0.879 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[33] /CLK 
Endpoint:   regText/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.858
= Slack Time                   -0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.079 | 
     | SM/\state_reg[1]     | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.066 | 
     | SM/U12               | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.142 | 
     | SM/U13               | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.226 | 
     | SM/U4                | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.282 | 
     | SM/U22               | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.309 | 
     | SM/U30               | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.334 | 
     | SM/U29               | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.376 | 
     | SM/U28               | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.466 | 
     | mux_64/U54           | S v -> Y ^   | MUX2X1  | 0.205 |   0.750 |    0.671 | 
     | mux_64/U53           | A ^ -> Y v   | INVX1   | 0.032 |   0.782 |    0.703 | 
     | regText/U120         | A v -> Y ^   | MUX2X1  | 0.047 |   0.828 |    0.750 | 
     | regText/U119         | A ^ -> Y v   | INVX1   | 0.029 |   0.858 |    0.779 | 
     | regText/\reg_reg[33] | D v          | DFFSR   | 0.000 |   0.858 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[32]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.126
This Block's Segment Delay(segDel): 0.847
Total delay(totDel): 0.126 + 0.847 = 0.973
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.126 / 0.973 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[32] /CLK 
Endpoint:   regText/\reg_reg[32] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.901
= Slack Time                   -0.173
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.173 | 
     | regKey/\reg_reg[17]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.252 | 
     | U267                 | B ^ -> Y ^   | XOR2X1  | 0.099 |   0.523 |    0.351 | 
     | s_x_0/U43            | A ^ -> Y v   | INVX1   | 0.061 |   0.584 |    0.412 | 
     | s_x_0/U28            | B v -> Y ^   | AOI21X1 | 0.048 |   0.632 |    0.460 | 
     | s_x_0/U27            | C ^ -> Y v   | NAND3X1 | 0.028 |   0.661 |    0.488 | 
     | s_x_0/U3             | A v -> Y v   | AND2X1  | 0.053 |   0.714 |    0.541 | 
     | s_x_0/U17            | A v -> Y ^   | INVX1   | 0.021 |   0.734 |    0.562 | 
     | s_x_0/U25            | A ^ -> Y ^   | OR2X1   | 0.045 |   0.779 |    0.607 | 
     | mux_64/U52           | A ^ -> Y v   | MUX2X1  | 0.038 |   0.817 |    0.645 | 
     | mux_64/U51           | A v -> Y ^   | INVX1   | 0.029 |   0.846 |    0.674 | 
     | regText/U118         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.879 |    0.707 | 
     | regText/U117         | A v -> Y ^   | INVX1   | 0.021 |   0.901 |    0.728 | 
     | regText/\reg_reg[32] | D ^          | DFFSR   | 0.000 |   0.901 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[32]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.106
This Block's Segment Delay(segDel): 0.908
Total delay(totDel): 0.106 + 0.908 = 1.013
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.106 / 1.013 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[32] /CLK 
Endpoint:   regText/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.991
= Slack Time                   -0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.213 | 
     | regKey/\reg_reg[17]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.211 | 
     | U267                 | B ^ -> Y ^   | XOR2X1  | 0.099 |   0.523 |    0.310 | 
     | s_x_0/U19            | A ^ -> Y ^   | AND2X1  | 0.052 |   0.575 |    0.362 | 
     | s_x_0/U20            | A ^ -> Y v   | INVX1   | 0.039 |   0.614 |    0.401 | 
     | s_x_0/U27            | A v -> Y ^   | NAND3X1 | 0.064 |   0.678 |    0.465 | 
     | s_x_0/U3             | A ^ -> Y ^   | AND2X1  | 0.052 |   0.730 |    0.517 | 
     | s_x_0/U17            | A ^ -> Y v   | INVX1   | 0.032 |   0.762 |    0.549 | 
     | s_x_0/U25            | A v -> Y v   | OR2X1   | 0.047 |   0.809 |    0.596 | 
     | mux_64/U52           | A v -> Y ^   | MUX2X1  | 0.060 |   0.869 |    0.656 | 
     | mux_64/U51           | A ^ -> Y v   | INVX1   | 0.038 |   0.907 |    0.694 | 
     | regText/U118         | A v -> Y ^   | MUX2X1  | 0.052 |   0.959 |    0.746 | 
     | regText/U117         | A ^ -> Y v   | INVX1   | 0.032 |   0.991 |    0.778 | 
     | regText/\reg_reg[32] | D v          | DFFSR   | 0.000 |   0.991 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[31]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.130
This Block's Segment Delay(segDel): 0.851
Total delay(totDel): 0.130 + 0.851 = 0.981
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.130 / 0.981 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.909
= Slack Time                   -0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.181 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.053 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.018 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.039 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.150 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.185 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.213 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.244 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.276 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.396 | 
     | mux_64/U50           | S ^ -> Y v   | MUX2X1  | 0.234 |   0.811 |    0.630 | 
     | mux_64/U49           | A v -> Y ^   | INVX1   | 0.039 |   0.850 |    0.669 | 
     | regText/U116         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.885 |    0.704 | 
     | regText/U115         | A v -> Y ^   | INVX1   | 0.024 |   0.909 |    0.728 | 
     | regText/\reg_reg[31] | D ^          | DFFSR   | 0.000 |   0.909 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[31]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.112
This Block's Segment Delay(segDel): 0.861
Total delay(totDel): 0.112 + 0.861 = 0.973
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.112 / 0.973 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.949
= Slack Time                   -0.173
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.173 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.045 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.010 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.047 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.158 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.193 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.221 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.252 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.284 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.404 | 
     | mux_64/U50           | S ^ -> Y ^   | MUX2X1  | 0.240 |   0.817 |    0.644 | 
     | mux_64/U49           | A ^ -> Y v   | INVX1   | 0.044 |   0.860 |    0.687 | 
     | regText/U116         | A v -> Y ^   | MUX2X1  | 0.055 |   0.915 |    0.743 | 
     | regText/U115         | A ^ -> Y v   | INVX1   | 0.034 |   0.949 |    0.776 | 
     | regText/\reg_reg[31] | D v          | DFFSR   | 0.000 |   0.949 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[30]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.122
This Block's Segment Delay(segDel): 0.863
Total delay(totDel): 0.122 + 0.863 = 0.985
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.122 / 0.985 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.914
= Slack Time                   -0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.185 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.058 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.023 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.034 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.145 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.180 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.209 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.240 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.272 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.392 | 
     | mux_64/U48           | S ^ -> Y v   | MUX2X1  | 0.254 |   0.831 |    0.645 | 
     | mux_64/U47           | A v -> Y ^   | INVX1   | 0.032 |   0.862 |    0.677 | 
     | regText/U114         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.894 |    0.709 | 
     | regText/U113         | A v -> Y ^   | INVX1   | 0.020 |   0.913 |    0.728 | 
     | regText/\reg_reg[30] | D ^          | DFFSR   | 0.000 |   0.914 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[30]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.873
Total delay(totDel): 0.100 + 0.873 = 0.973
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.100 / 0.973 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.951
= Slack Time                   -0.173
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.173 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.045 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.010 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.047 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.158 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.193 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.221 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.252 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.284 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.404 | 
     | mux_64/U48           | S ^ -> Y ^   | MUX2X1  | 0.257 |   0.834 |    0.661 | 
     | mux_64/U47           | A ^ -> Y v   | INVX1   | 0.039 |   0.872 |    0.700 | 
     | regText/U114         | A v -> Y ^   | MUX2X1  | 0.048 |   0.921 |    0.748 | 
     | regText/U113         | A ^ -> Y v   | INVX1   | 0.030 |   0.951 |    0.778 | 
     | regText/\reg_reg[30] | D v          | DFFSR   | 0.000 |   0.951 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[29]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.133
This Block's Segment Delay(segDel): 0.852
Total delay(totDel): 0.133 + 0.852 = 0.985
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.133 / 0.985 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[69] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.913
= Slack Time                   -0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.185 | 
     | regKey/\reg_reg[69]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.239 | 
     | U230                 | B ^ -> Y ^   | XOR2X1  | 0.096 |   0.519 |    0.334 | 
     | s_x_13/U43           | A ^ -> Y v   | INVX1   | 0.063 |   0.582 |    0.397 | 
     | s_x_13/U23           | B v -> Y v   | AND2X1  | 0.057 |   0.640 |    0.455 | 
     | s_x_13/U24           | A v -> Y ^   | INVX1   | 0.029 |   0.669 |    0.484 | 
     | s_x_13/U3            | A ^ -> Y ^   | OR2X1   | 0.054 |   0.723 |    0.538 | 
     | s_x_13/U33           | C ^ -> Y v   | NAND3X1 | 0.023 |   0.746 |    0.561 | 
     | s_x_13/U32           | A v -> Y ^   | INVX1   | 0.039 |   0.785 |    0.600 | 
     | mux_64/U44           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.819 |    0.634 | 
     | mux_64/U43           | A v -> Y ^   | INVX1   | 0.033 |   0.852 |    0.667 | 
     | regText/U110         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.886 |    0.701 | 
     | regText/U109         | A v -> Y ^   | INVX1   | 0.027 |   0.913 |    0.728 | 
     | regText/\reg_reg[29] | D ^          | DFFSR   | 0.000 |   0.913 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[29]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.113
This Block's Segment Delay(segDel): 0.897
Total delay(totDel): 0.113 + 0.897 = 1.010
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.113 / 1.010 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[71] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.985
= Slack Time                   -0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.210 | 
     | regKey/\reg_reg[71]  | CLK ^ -> Q ^ | DFFSR   | 0.422 |   0.422 |    0.212 | 
     | U228                 | B ^ -> Y ^   | XOR2X1  | 0.081 |   0.503 |    0.293 | 
     | s_x_13/U13           | A ^ -> Y ^   | AND2X1  | 0.093 |   0.596 |    0.386 | 
     | s_x_13/U14           | A ^ -> Y v   | INVX1   | 0.032 |   0.628 |    0.418 | 
     | s_x_13/U37           | A v -> Y ^   | MUX2X1  | 0.049 |   0.677 |    0.467 | 
     | s_x_13/U36           | A ^ -> Y v   | INVX1   | 0.032 |   0.709 |    0.499 | 
     | s_x_13/U33           | A v -> Y ^   | NAND3X1 | 0.054 |   0.764 |    0.554 | 
     | s_x_13/U32           | A ^ -> Y v   | INVX1   | 0.043 |   0.806 |    0.596 | 
     | mux_64/U44           | A v -> Y ^   | MUX2X1  | 0.053 |   0.859 |    0.649 | 
     | mux_64/U43           | A ^ -> Y v   | INVX1   | 0.038 |   0.897 |    0.687 | 
     | regText/U110         | A v -> Y ^   | MUX2X1  | 0.052 |   0.949 |    0.739 | 
     | regText/U109         | A ^ -> Y v   | INVX1   | 0.036 |   0.985 |    0.775 | 
     | regText/\reg_reg[29] | D v          | DFFSR   | 0.000 |   0.985 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[28]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.837
Total delay(totDel): 0.124 + 0.837 = 0.961
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.961 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[28] /CLK 
Endpoint:   regText/\reg_reg[28] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.890
= Slack Time                   -0.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.161 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.034 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.001 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.058 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.169 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.204 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.233 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.264 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.296 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.416 | 
     | mux_64/U42           | S ^ -> Y v   | MUX2X1  | 0.238 |   0.815 |    0.654 | 
     | mux_64/U41           | A v -> Y ^   | INVX1   | 0.021 |   0.837 |    0.675 | 
     | regText/U108         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.869 |    0.708 | 
     | regText/U107         | A v -> Y ^   | INVX1   | 0.021 |   0.889 |    0.728 | 
     | regText/\reg_reg[28] | D ^          | DFFSR   | 0.000 |   0.890 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[28]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.103
This Block's Segment Delay(segDel): 0.851
Total delay(totDel): 0.103 + 0.851 = 0.955
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.103 / 0.955 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[28] /CLK 
Endpoint:   regText/\reg_reg[28] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.933
= Slack Time                   -0.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.155 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.027 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.008 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.065 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.176 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.211 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.239 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.270 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.302 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.422 | 
     | mux_64/U42           | S ^ -> Y ^   | MUX2X1  | 0.242 |   0.819 |    0.664 | 
     | mux_64/U41           | A ^ -> Y v   | INVX1   | 0.032 |   0.851 |    0.696 | 
     | regText/U108         | A v -> Y ^   | MUX2X1  | 0.050 |   0.901 |    0.747 | 
     | regText/U107         | A ^ -> Y v   | INVX1   | 0.031 |   0.933 |    0.778 | 
     | regText/\reg_reg[28] | D v          | DFFSR   | 0.000 |   0.933 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[27]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.126
This Block's Segment Delay(segDel): 0.837
Total delay(totDel): 0.126 + 0.837 = 0.962
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.126 / 0.962 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[27] /CLK 
Endpoint:   regText/\reg_reg[27] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.890
= Slack Time                   -0.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.162 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.034 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.000 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.057 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.168 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.203 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.232 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.263 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.295 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.415 | 
     | mux_64/U40           | S ^ -> Y v   | MUX2X1  | 0.234 |   0.811 |    0.649 | 
     | mux_64/U39           | A v -> Y ^   | INVX1   | 0.025 |   0.836 |    0.674 | 
     | regText/U106         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.870 |    0.708 | 
     | regText/U105         | A v -> Y ^   | INVX1   | 0.020 |   0.890 |    0.728 | 
     | regText/\reg_reg[27] | D ^          | DFFSR   | 0.000 |   0.890 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[27]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.106
This Block's Segment Delay(segDel): 0.849
Total delay(totDel): 0.106 + 0.849 = 0.955
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.106 / 0.955 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[27] /CLK 
Endpoint:   regText/\reg_reg[27] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.933
= Slack Time                   -0.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.155 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.027 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.007 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.064 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.176 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.211 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.239 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.270 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.302 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.422 | 
     | mux_64/U40           | S ^ -> Y ^   | MUX2X1  | 0.237 |   0.814 |    0.659 | 
     | mux_64/U39           | A ^ -> Y v   | INVX1   | 0.035 |   0.848 |    0.694 | 
     | regText/U106         | A v -> Y ^   | MUX2X1  | 0.054 |   0.902 |    0.747 | 
     | regText/U105         | A ^ -> Y v   | INVX1   | 0.031 |   0.933 |    0.778 | 
     | regText/\reg_reg[27] | D v          | DFFSR   | 0.000 |   0.933 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[26]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.120
This Block's Segment Delay(segDel): 0.684
Total delay(totDel): 0.120 + 0.684 = 0.804
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.120 / 0.804 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[26] /CLK 
Endpoint:   regText/\reg_reg[26] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.733
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.004 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.123 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.158 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.215 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.326 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.361 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.390 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.421 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.453 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.573 | 
     | mux_64/U38           | S ^ -> Y v   | MUX2X1  | 0.085 |   0.662 |    0.658 | 
     | mux_64/U37           | A v -> Y ^   | INVX1   | 0.022 |   0.684 |    0.680 | 
     | regText/U104         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.715 |    0.710 | 
     | regText/U103         | A v -> Y ^   | INVX1   | 0.018 |   0.733 |    0.728 | 
     | regText/\reg_reg[26] | D ^          | DFFSR   | 0.000 |   0.733 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[26]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.097
This Block's Segment Delay(segDel): 0.695
Total delay(totDel): 0.097 + 0.695 = 0.791
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.097 / 0.791 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[26] /CLK 
Endpoint:   regText/\reg_reg[26] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.770
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.009 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.136 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.171 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.228 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.339 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.374 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.403 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.433 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.465 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.585 | 
     | mux_64/U38           | S ^ -> Y ^   | MUX2X1  | 0.086 |   0.662 |    0.671 | 
     | mux_64/U37           | A ^ -> Y v   | INVX1   | 0.032 |   0.694 |    0.703 | 
     | regText/U104         | A v -> Y ^   | MUX2X1  | 0.047 |   0.741 |    0.750 | 
     | regText/U103         | A ^ -> Y v   | INVX1   | 0.029 |   0.770 |    0.779 | 
     | regText/\reg_reg[26] | D v          | DFFSR   | 0.000 |   0.770 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[25]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.143
This Block's Segment Delay(segDel): 0.749
Total delay(totDel): 0.143 + 0.749 = 0.892
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.143 / 0.892 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                   0.800
= Required Time                 0.725
- Arrival Time                  0.817
= Slack Time                   -0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.091 | 
     | SM/\state_reg[1]     | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.054 | 
     | SM/U12               | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.129 | 
     | SM/U13               | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.213 | 
     | SM/U4                | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.269 | 
     | SM/U22               | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.296 | 
     | SM/U30               | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.321 | 
     | SM/U29               | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.363 | 
     | SM/U28               | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.454 | 
     | mux_64/U36           | S v -> Y v   | MUX2X1  | 0.168 |   0.713 |    0.622 | 
     | mux_64/U35           | A v -> Y ^   | INVX1   | 0.035 |   0.748 |    0.656 | 
     | regText/U102         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.781 |    0.689 | 
     | regText/U101         | A v -> Y ^   | INVX1   | 0.035 |   0.816 |    0.724 | 
     | regText/\reg_reg[25] | D ^          | DFFSR   | 0.001 |   0.817 |    0.725 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[25]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.119
This Block's Segment Delay(segDel): 0.765
Total delay(totDel): 0.119 + 0.765 = 0.884
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.119 / 0.884 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.856
= Slack Time                   -0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.084 | 
     | SM/\state_reg[1]     | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.061 | 
     | SM/U12               | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.137 | 
     | SM/U13               | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.220 | 
     | SM/U4                | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.276 | 
     | SM/U22               | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.304 | 
     | SM/U30               | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.329 | 
     | SM/U29               | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.371 | 
     | SM/U28               | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.461 | 
     | mux_64/U36           | S v -> Y ^   | MUX2X1  | 0.178 |   0.723 |    0.639 | 
     | mux_64/U35           | A ^ -> Y v   | INVX1   | 0.041 |   0.764 |    0.680 | 
     | regText/U102         | A v -> Y ^   | MUX2X1  | 0.050 |   0.815 |    0.730 | 
     | regText/U101         | A ^ -> Y v   | INVX1   | 0.040 |   0.855 |    0.771 | 
     | regText/\reg_reg[25] | D v          | DFFSR   | 0.001 |   0.856 |    0.772 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[24]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.137
This Block's Segment Delay(segDel): 0.802
Total delay(totDel): 0.137 + 0.802 = 0.939
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.137 / 0.939 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[24] /CLK 
Endpoint:   regText/\reg_reg[24] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.867
= Slack Time                   -0.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.139 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.012 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.023 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.080 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.191 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.226 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.255 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.286 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.318 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.438 | 
     | mux_64/U34           | S ^ -> Y v   | MUX2X1  | 0.201 |   0.778 |    0.638 | 
     | mux_64/U33           | A v -> Y ^   | INVX1   | 0.025 |   0.802 |    0.663 | 
     | regText/U100         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.837 |    0.697 | 
     | regText/U99          | A v -> Y ^   | INVX1   | 0.030 |   0.867 |    0.727 | 
     | regText/\reg_reg[24] | D ^          | DFFSR   | 0.001 |   0.867 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[24]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.119
This Block's Segment Delay(segDel): 0.817
Total delay(totDel): 0.119 + 0.817 = 0.936
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.119 / 0.936 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[24] /CLK 
Endpoint:   regText/\reg_reg[24] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.910
= Slack Time                   -0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.136 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.009 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.026 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.083 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.194 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.229 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.258 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.289 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.321 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.441 | 
     | mux_64/U34           | S ^ -> Y ^   | MUX2X1  | 0.216 |   0.793 |    0.656 | 
     | mux_64/U33           | A ^ -> Y v   | INVX1   | 0.025 |   0.817 |    0.681 | 
     | regText/U100         | A v -> Y ^   | MUX2X1  | 0.055 |   0.872 |    0.736 | 
     | regText/U99          | A ^ -> Y v   | INVX1   | 0.038 |   0.910 |    0.773 | 
     | regText/\reg_reg[24] | D v          | DFFSR   | 0.001 |   0.910 |    0.774 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[23]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.149
This Block's Segment Delay(segDel): 0.769
Total delay(totDel): 0.149 + 0.769 = 0.918
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.149 / 0.918 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.846
= Slack Time                   -0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.118 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.010 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.045 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.102 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.213 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.248 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.276 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.307 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.339 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.459 | 
     | mux_64/U32           | S ^ -> Y v   | MUX2X1  | 0.151 |   0.728 |    0.611 | 
     | mux_64/U31           | A v -> Y ^   | INVX1   | 0.040 |   0.768 |    0.651 | 
     | regText/U98          | A ^ -> Y v   | MUX2X1  | 0.036 |   0.804 |    0.687 | 
     | regText/U97          | A v -> Y ^   | INVX1   | 0.041 |   0.846 |    0.728 | 
     | regText/\reg_reg[23] | D ^          | DFFSR   | 0.000 |   0.846 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[23]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.115
This Block's Segment Delay(segDel): 0.762
Total delay(totDel): 0.115 + 0.762 = 0.877
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.115 / 0.877 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.853
= Slack Time                   -0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.076 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.051 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.086 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.143 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.254 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.289 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.318 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.348 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.380 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.500 | 
     | mux_64/U32           | S ^ -> Y ^   | MUX2X1  | 0.142 |   0.718 |    0.642 | 
     | mux_64/U31           | A ^ -> Y v   | INVX1   | 0.042 |   0.761 |    0.684 | 
     | regText/U98          | A v -> Y ^   | MUX2X1  | 0.056 |   0.817 |    0.741 | 
     | regText/U97          | A ^ -> Y v   | INVX1   | 0.035 |   0.852 |    0.776 | 
     | regText/\reg_reg[23] | D v          | DFFSR   | 0.000 |   0.853 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[22]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.126
This Block's Segment Delay(segDel): 0.689
Total delay(totDel): 0.126 + 0.689 = 0.814
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.126 / 0.814 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[22] /CLK 
Endpoint:   regText/\reg_reg[22] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.743
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.014 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.113 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.148 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.205 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.316 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.351 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.380 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.411 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.443 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.563 | 
     | mux_64/U30           | S ^ -> Y v   | MUX2X1  | 0.089 |   0.666 |    0.652 | 
     | mux_64/U29           | A v -> Y ^   | INVX1   | 0.023 |   0.689 |    0.674 | 
     | regText/U96          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.721 |    0.707 | 
     | regText/U95          | A v -> Y ^   | INVX1   | 0.021 |   0.742 |    0.728 | 
     | regText/\reg_reg[22] | D ^          | DFFSR   | 0.000 |   0.743 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[22]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.105
This Block's Segment Delay(segDel): 0.706
Total delay(totDel): 0.105 + 0.706 = 0.811
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.105 / 0.811 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[22] /CLK 
Endpoint:   regText/\reg_reg[22] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.789
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.011 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.117 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.151 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.208 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.320 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.355 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.383 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.414 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.446 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.566 | 
     | mux_64/U30           | S ^ -> Y ^   | MUX2X1  | 0.095 |   0.672 |    0.661 | 
     | mux_64/U29           | A ^ -> Y v   | INVX1   | 0.034 |   0.706 |    0.695 | 
     | regText/U96          | A v -> Y ^   | MUX2X1  | 0.051 |   0.757 |    0.746 | 
     | regText/U95          | A ^ -> Y v   | INVX1   | 0.032 |   0.788 |    0.778 | 
     | regText/\reg_reg[22] | D v          | DFFSR   | 0.000 |   0.789 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[21]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.134
This Block's Segment Delay(segDel): 0.820
Total delay(totDel): 0.134 + 0.820 = 0.954
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.134 / 0.954 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[21] /CLK 
Endpoint:   regText/\reg_reg[21] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[23] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.882
= Slack Time                   -0.154
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.154 | 
     | regText/\reg_reg[23] | CLK ^ -> Q ^ | DFFSR   | 0.423 |   0.423 |    0.270 | 
     | U263                 | A ^ -> Y ^   | XOR2X1  | 0.101 |   0.524 |    0.371 | 
     | s_x_5/U35            | A ^ -> Y v   | INVX1   | 0.140 |   0.664 |    0.511 | 
     | s_x_5/U34            | B v -> Y ^   | NAND3X1 | 0.060 |   0.724 |    0.571 | 
     | s_x_5/U33            | B ^ -> Y v   | NAND3X1 | 0.025 |   0.749 |    0.596 | 
     | s_x_5/U32            | A v -> Y ^   | INVX1   | 0.022 |   0.771 |    0.618 | 
     | mux_64/U28           | A ^ -> Y v   | MUX2X1  | 0.030 |   0.802 |    0.648 | 
     | mux_64/U27           | A v -> Y ^   | INVX1   | 0.019 |   0.820 |    0.667 | 
     | regText/U94          | A ^ -> Y v   | MUX2X1  | 0.035 |   0.855 |    0.702 | 
     | regText/U93          | A v -> Y ^   | INVX1   | 0.026 |   0.881 |    0.728 | 
     | regText/\reg_reg[21] | D ^          | DFFSR   | 0.000 |   0.882 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[21]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.116
This Block's Segment Delay(segDel): 0.902
Total delay(totDel): 0.116 + 0.902 = 1.018
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.116 / 1.018 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[21] /CLK 
Endpoint:   regText/\reg_reg[21] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[23] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.994
= Slack Time                   -0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.218 | 
     | regText/\reg_reg[23] | CLK ^ -> Q ^ | DFFSR   | 0.423 |   0.423 |    0.205 | 
     | U263                 | A ^ -> Y ^   | XOR2X1  | 0.101 |   0.524 |    0.306 | 
     | s_x_5/U39            | S ^ -> Y v   | MUX2X1  | 0.135 |   0.660 |    0.441 | 
     | s_x_5/U37            | B v -> Y ^   | MUX2X1  | 0.054 |   0.713 |    0.495 | 
     | s_x_5/U36            | A ^ -> Y v   | INVX1   | 0.033 |   0.746 |    0.528 | 
     | s_x_5/U33            | A v -> Y ^   | NAND3X1 | 0.049 |   0.795 |    0.577 | 
     | s_x_5/U32            | A ^ -> Y v   | INVX1   | 0.031 |   0.826 |    0.608 | 
     | mux_64/U28           | A v -> Y ^   | MUX2X1  | 0.047 |   0.873 |    0.655 | 
     | mux_64/U27           | A ^ -> Y v   | INVX1   | 0.029 |   0.902 |    0.684 | 
     | regText/U94          | A v -> Y ^   | MUX2X1  | 0.056 |   0.958 |    0.740 | 
     | regText/U93          | A ^ -> Y v   | INVX1   | 0.035 |   0.994 |    0.775 | 
     | regText/\reg_reg[21] | D v          | DFFSR   | 0.000 |   0.994 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[20]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.133
This Block's Segment Delay(segDel): 0.700
Total delay(totDel): 0.133 + 0.700 = 0.833
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.133 / 0.833 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[20] /CLK 
Endpoint:   regText/\reg_reg[20] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.761
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.033 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.094 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.129 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.186 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.297 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.332 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.361 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.392 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.424 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.544 | 
     | mux_64/U26           | S ^ -> Y v   | MUX2X1  | 0.105 |   0.681 |    0.648 | 
     | mux_64/U25           | A v -> Y ^   | INVX1   | 0.019 |   0.700 |    0.667 | 
     | regText/U92          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.732 |    0.699 | 
     | regText/U91          | A v -> Y ^   | INVX1   | 0.029 |   0.761 |    0.728 | 
     | regText/\reg_reg[20] | D ^          | DFFSR   | 0.001 |   0.761 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[20]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.111
This Block's Segment Delay(segDel): 0.709
Total delay(totDel): 0.111 + 0.709 = 0.820
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.111 / 0.820 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[20] /CLK 
Endpoint:   regText/\reg_reg[20] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.794
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.020 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.108 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.142 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.199 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.311 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.346 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.374 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.405 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.437 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.557 | 
     | mux_64/U26           | S ^ -> Y ^   | MUX2X1  | 0.102 |   0.679 |    0.659 | 
     | mux_64/U25           | A ^ -> Y v   | INVX1   | 0.030 |   0.708 |    0.688 | 
     | regText/U92          | A v -> Y ^   | MUX2X1  | 0.049 |   0.757 |    0.737 | 
     | regText/U91          | A ^ -> Y v   | INVX1   | 0.036 |   0.794 |    0.774 | 
     | regText/\reg_reg[20] | D v          | DFFSR   | 0.001 |   0.794 |    0.774 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[19]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.781
Total delay(totDel): 0.124 + 0.781 = 0.905
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.905 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[19] /CLK 
Endpoint:   regText/\reg_reg[19] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.833
= Slack Time                   -0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.105 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.023 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.057 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.114 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.225 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.260 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.289 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.320 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.352 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.472 | 
     | mux_64/U22           | S ^ -> Y v   | MUX2X1  | 0.169 |   0.746 |    0.641 | 
     | mux_64/U21           | A v -> Y ^   | INVX1   | 0.034 |   0.780 |    0.675 | 
     | regText/U88          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.813 |    0.708 | 
     | regText/U87          | A v -> Y ^   | INVX1   | 0.020 |   0.833 |    0.728 | 
     | regText/\reg_reg[19] | D ^          | DFFSR   | 0.000 |   0.833 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[19]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.103
This Block's Segment Delay(segDel): 0.794
Total delay(totDel): 0.103 + 0.794 = 0.897
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.103 / 0.897 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[19] /CLK 
Endpoint:   regText/\reg_reg[19] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.875
= Slack Time                   -0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.097 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.031 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.065 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.122 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.234 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.269 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.297 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.328 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.360 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.480 | 
     | mux_64/U22           | S ^ -> Y ^   | MUX2X1  | 0.177 |   0.753 |    0.656 | 
     | mux_64/U21           | A ^ -> Y v   | INVX1   | 0.040 |   0.793 |    0.696 | 
     | regText/U88          | A v -> Y ^   | MUX2X1  | 0.051 |   0.844 |    0.747 | 
     | regText/U87          | A ^ -> Y v   | INVX1   | 0.031 |   0.875 |    0.778 | 
     | regText/\reg_reg[19] | D v          | DFFSR   | 0.000 |   0.875 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[18]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.141
This Block's Segment Delay(segDel): 0.765
Total delay(totDel): 0.141 + 0.765 = 0.906
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.141 / 0.906 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.800
= Required Time                 0.726
- Arrival Time                  0.832
= Slack Time                   -0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.105 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.022 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.057 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.114 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.225 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.260 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.289 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.319 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.351 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.471 | 
     | mux_64/U20           | S ^ -> Y v   | MUX2X1  | 0.164 |   0.741 |    0.636 | 
     | mux_64/U19           | A v -> Y ^   | INVX1   | 0.023 |   0.764 |    0.659 | 
     | regText/U86          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.798 |    0.692 | 
     | regText/U85          | A v -> Y ^   | INVX1   | 0.033 |   0.831 |    0.726 | 
     | regText/\reg_reg[18] | D ^          | DFFSR   | 0.001 |   0.832 |    0.726 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[18]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.120
This Block's Segment Delay(segDel): 0.782
Total delay(totDel): 0.120 + 0.782 = 0.901
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.120 / 0.901 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.874
= Slack Time                   -0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.101 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.026 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.061 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.118 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.229 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.264 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.293 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.324 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.356 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.476 | 
     | mux_64/U20           | S ^ -> Y ^   | MUX2X1  | 0.172 |   0.748 |    0.647 | 
     | mux_64/U19           | A ^ -> Y v   | INVX1   | 0.033 |   0.781 |    0.680 | 
     | regText/U86          | A v -> Y ^   | MUX2X1  | 0.052 |   0.834 |    0.733 | 
     | regText/U85          | A ^ -> Y v   | INVX1   | 0.039 |   0.873 |    0.772 | 
     | regText/\reg_reg[18] | D v          | DFFSR   | 0.001 |   0.874 |    0.773 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[17]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.127
This Block's Segment Delay(segDel): 0.784
Total delay(totDel): 0.127 + 0.784 = 0.911
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.127 / 0.911 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[17] /CLK 
Endpoint:   regText/\reg_reg[17] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.839
= Slack Time                   -0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.111 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.017 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.051 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.108 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.219 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.254 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.283 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.314 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.346 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.466 | 
     | mux_64/U18           | S ^ -> Y v   | MUX2X1  | 0.186 |   0.763 |    0.652 | 
     | mux_64/U17           | A v -> Y ^   | INVX1   | 0.021 |   0.784 |    0.673 | 
     | regText/U84          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.817 |    0.707 | 
     | regText/U83          | A v -> Y ^   | INVX1   | 0.022 |   0.839 |    0.728 | 
     | regText/\reg_reg[17] | D ^          | DFFSR   | 0.000 |   0.839 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[17]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.107
This Block's Segment Delay(segDel): 0.804
Total delay(totDel): 0.107 + 0.804 = 0.911
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.107 / 0.911 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[17] /CLK 
Endpoint:   regText/\reg_reg[17] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.888
= Slack Time                   -0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.111 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.017 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.051 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.108 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.220 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.255 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.283 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.314 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.346 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.466 | 
     | mux_64/U18           | S ^ -> Y ^   | MUX2X1  | 0.195 |   0.771 |    0.661 | 
     | mux_64/U17           | A ^ -> Y v   | INVX1   | 0.032 |   0.804 |    0.693 | 
     | regText/U84          | A v -> Y ^   | MUX2X1  | 0.052 |   0.856 |    0.745 | 
     | regText/U83          | A ^ -> Y v   | INVX1   | 0.032 |   0.888 |    0.777 | 
     | regText/\reg_reg[17] | D v          | DFFSR   | 0.000 |   0.888 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[16]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.817
Total delay(totDel): 0.124 + 0.817 = 0.940
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.940 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[16] /CLK 
Endpoint:   regText/\reg_reg[16] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.869
= Slack Time                   -0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.140 | 
     | regKey/\reg_reg[17]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.284 | 
     | U267                 | B ^ -> Y ^   | XOR2X1  | 0.099 |   0.523 |    0.383 | 
     | s_x_0/U43            | A ^ -> Y v   | INVX1   | 0.061 |   0.584 |    0.444 | 
     | s_x_0/U21            | B v -> Y v   | AND2X1  | 0.052 |   0.637 |    0.496 | 
     | s_x_0/U22            | A v -> Y ^   | INVX1   | 0.029 |   0.665 |    0.525 | 
     | s_x_0/U42            | A ^ -> Y ^   | OR2X1   | 0.055 |   0.720 |    0.580 | 
     | s_x_0/U31            | C ^ -> Y v   | NAND3X1 | 0.023 |   0.743 |    0.602 | 
     | s_x_0/U30            | A v -> Y ^   | INVX1   | 0.023 |   0.766 |    0.625 | 
     | mux_64/U16           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.797 |    0.657 | 
     | mux_64/U15           | A v -> Y ^   | INVX1   | 0.020 |   0.817 |    0.676 | 
     | regText/U82          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.847 |    0.707 | 
     | regText/U81          | A v -> Y ^   | INVX1   | 0.021 |   0.868 |    0.728 | 
     | regText/\reg_reg[16] | D ^          | DFFSR   | 0.000 |   0.869 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[16]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.101
This Block's Segment Delay(segDel): 0.867
Total delay(totDel): 0.101 + 0.867 = 0.968
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.101 / 0.968 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[16] /CLK 
Endpoint:   regText/\reg_reg[16] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.946
= Slack Time                   -0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.168 | 
     | regKey/\reg_reg[17]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.256 | 
     | U267                 | B ^ -> Y ^   | XOR2X1  | 0.099 |   0.523 |    0.356 | 
     | s_x_0/U19            | A ^ -> Y ^   | AND2X1  | 0.052 |   0.575 |    0.408 | 
     | s_x_0/U37            | A ^ -> Y v   | MUX2X1  | 0.034 |   0.609 |    0.441 | 
     | s_x_0/U35            | B v -> Y ^   | MUX2X1  | 0.062 |   0.671 |    0.503 | 
     | s_x_0/U34            | A ^ -> Y v   | INVX1   | 0.032 |   0.703 |    0.535 | 
     | s_x_0/U31            | A v -> Y ^   | NAND3X1 | 0.053 |   0.756 |    0.588 | 
     | s_x_0/U30            | A ^ -> Y v   | INVX1   | 0.032 |   0.788 |    0.620 | 
     | mux_64/U16           | A v -> Y ^   | MUX2X1  | 0.048 |   0.836 |    0.669 | 
     | mux_64/U15           | A ^ -> Y v   | INVX1   | 0.030 |   0.867 |    0.699 | 
     | regText/U82          | A v -> Y ^   | MUX2X1  | 0.048 |   0.914 |    0.747 | 
     | regText/U81          | A ^ -> Y v   | INVX1   | 0.031 |   0.946 |    0.778 | 
     | regText/\reg_reg[16] | D v          | DFFSR   | 0.000 |   0.946 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[15]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.131
This Block's Segment Delay(segDel): 0.691
Total delay(totDel): 0.131 + 0.691 = 0.822
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.131 / 0.822 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[15] /CLK 
Endpoint:   regText/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.750
= Slack Time                   -0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.022 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.106 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.140 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.197 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.308 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.343 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.372 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.403 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.435 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.555 | 
     | mux_64/U14           | S ^ -> Y v   | MUX2X1  | 0.088 |   0.664 |    0.642 | 
     | mux_64/U13           | A v -> Y ^   | INVX1   | 0.026 |   0.691 |    0.669 | 
     | regText/U80          | A ^ -> Y v   | MUX2X1  | 0.036 |   0.727 |    0.705 | 
     | regText/U79          | A v -> Y ^   | INVX1   | 0.023 |   0.750 |    0.728 | 
     | regText/\reg_reg[15] | D ^          | DFFSR   | 0.000 |   0.750 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[15]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.113
This Block's Segment Delay(segDel): 0.702
Total delay(totDel): 0.113 + 0.702 = 0.816
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.113 / 0.816 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[15] /CLK 
Endpoint:   regText/\reg_reg[15] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.793
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.016 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.112 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.147 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.204 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.315 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.350 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.378 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.409 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.441 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.561 | 
     | mux_64/U14           | S ^ -> Y ^   | MUX2X1  | 0.090 |   0.667 |    0.651 | 
     | mux_64/U13           | A ^ -> Y v   | INVX1   | 0.035 |   0.702 |    0.686 | 
     | regText/U80          | A v -> Y ^   | MUX2X1  | 0.057 |   0.759 |    0.743 | 
     | regText/U79          | A ^ -> Y v   | INVX1   | 0.034 |   0.792 |    0.777 | 
     | regText/\reg_reg[15] | D v          | DFFSR   | 0.000 |   0.793 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[14]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.768
Total delay(totDel): 0.124 + 0.768 = 0.892
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.892 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[14] /CLK 
Endpoint:   regText/\reg_reg[14] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.820
= Slack Time                   -0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.092 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.036 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.071 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.128 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.239 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.274 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.302 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.333 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.365 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.485 | 
     | mux_64/U12           | S ^ -> Y v   | MUX2X1  | 0.169 |   0.746 |    0.654 | 
     | mux_64/U11           | A v -> Y ^   | INVX1   | 0.022 |   0.768 |    0.676 | 
     | regText/U78          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.799 |    0.707 | 
     | regText/U77          | A v -> Y ^   | INVX1   | 0.021 |   0.820 |    0.728 | 
     | regText/\reg_reg[14] | D ^          | DFFSR   | 0.000 |   0.820 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[14]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.101
This Block's Segment Delay(segDel): 0.784
Total delay(totDel): 0.101 + 0.784 = 0.885
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.101 / 0.885 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[14] /CLK 
Endpoint:   regText/\reg_reg[14] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.862
= Slack Time                   -0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.085 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.043 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.078 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.135 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.246 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.281 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.309 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.340 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.372 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.492 | 
     | mux_64/U12           | S ^ -> Y ^   | MUX2X1  | 0.175 |   0.752 |    0.667 | 
     | mux_64/U11           | A ^ -> Y v   | INVX1   | 0.032 |   0.784 |    0.699 | 
     | regText/U78          | A v -> Y ^   | MUX2X1  | 0.047 |   0.831 |    0.746 | 
     | regText/U77          | A ^ -> Y v   | INVX1   | 0.031 |   0.862 |    0.778 | 
     | regText/\reg_reg[14] | D v          | DFFSR   | 0.000 |   0.862 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[13]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.128
This Block's Segment Delay(segDel): 0.840
Total delay(totDel): 0.128 + 0.840 = 0.968
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.128 / 0.968 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[13] /CLK 
Endpoint:   regText/\reg_reg[13] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[69] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.897
= Slack Time                   -0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.168 | 
     | regKey/\reg_reg[69]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.255 | 
     | U230                 | B ^ -> Y ^   | XOR2X1  | 0.096 |   0.519 |    0.351 | 
     | s_x_13/U43           | A ^ -> Y v   | INVX1   | 0.063 |   0.582 |    0.414 | 
     | s_x_13/U23           | B v -> Y v   | AND2X1  | 0.057 |   0.640 |    0.471 | 
     | s_x_13/U24           | A v -> Y ^   | INVX1   | 0.029 |   0.669 |    0.500 | 
     | s_x_13/U42           | A ^ -> Y ^   | XOR2X1  | 0.044 |   0.713 |    0.544 | 
     | s_x_13/U41           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.747 |    0.578 | 
     | s_x_13/U40           | C v -> Y ^   | OAI21X1 | 0.039 |   0.786 |    0.617 | 
     | mux_64/U10           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.819 |    0.650 | 
     | mux_64/U9            | A v -> Y ^   | INVX1   | 0.021 |   0.840 |    0.672 | 
     | regText/U76          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.873 |    0.705 | 
     | regText/U75          | A v -> Y ^   | INVX1   | 0.023 |   0.896 |    0.728 | 
     | regText/\reg_reg[13] | D ^          | DFFSR   | 0.000 |   0.897 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[13]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.107
This Block's Segment Delay(segDel): 0.868
Total delay(totDel): 0.107 + 0.868 = 0.975
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.107 / 0.975 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[13] /CLK 
Endpoint:   regText/\reg_reg[13] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[69] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.952
= Slack Time                   -0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.175 | 
     | regKey/\reg_reg[69]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.249 | 
     | U230                 | B ^ -> Y v   | XOR2X1  | 0.077 |   0.501 |    0.326 | 
     | s_x_13/U43           | A v -> Y ^   | INVX1   | 0.060 |   0.561 |    0.386 | 
     | s_x_13/U23           | B ^ -> Y ^   | AND2X1  | 0.059 |   0.620 |    0.445 | 
     | s_x_13/U24           | A ^ -> Y v   | INVX1   | 0.028 |   0.649 |    0.473 | 
     | s_x_13/U4            | B v -> Y v   | AND2X1  | 0.051 |   0.699 |    0.524 | 
     | s_x_13/U41           | B v -> Y ^   | MUX2X1  | 0.059 |   0.759 |    0.583 | 
     | s_x_13/U40           | C ^ -> Y v   | OAI21X1 | 0.029 |   0.788 |    0.613 | 
     | mux_64/U10           | A v -> Y ^   | MUX2X1  | 0.050 |   0.837 |    0.662 | 
     | mux_64/U9            | A ^ -> Y v   | INVX1   | 0.030 |   0.868 |    0.692 | 
     | regText/U76          | A v -> Y ^   | MUX2X1  | 0.052 |   0.920 |    0.744 | 
     | regText/U75          | A ^ -> Y v   | INVX1   | 0.033 |   0.952 |    0.777 | 
     | regText/\reg_reg[13] | D v          | DFFSR   | 0.000 |   0.952 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[12]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.129
This Block's Segment Delay(segDel): 0.842
Total delay(totDel): 0.129 + 0.842 = 0.971
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.129 / 0.971 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[12] /CLK 
Endpoint:   regText/\reg_reg[12] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.900
= Slack Time                   -0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.171 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.044 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.009 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.048 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.159 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.194 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.223 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.254 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.286 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.406 | 
     | mux_64/U8            | S ^ -> Y v   | MUX2X1  | 0.242 |   0.819 |    0.648 | 
     | mux_64/U7            | A v -> Y ^   | INVX1   | 0.023 |   0.842 |    0.671 | 
     | regText/U74          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.873 |    0.702 | 
     | regText/U73          | A v -> Y ^   | INVX1   | 0.026 |   0.899 |    0.728 | 
     | regText/\reg_reg[12] | D ^          | DFFSR   | 0.000 |   0.900 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[12]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.107
This Block's Segment Delay(segDel): 0.856
Total delay(totDel): 0.107 + 0.856 = 0.962
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.107 / 0.962 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[12] /CLK 
Endpoint:   regText/\reg_reg[12] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.938
= Slack Time                   -0.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.162 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.035 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.000 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.057 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.168 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.203 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.232 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.263 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.295 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.415 | 
     | mux_64/U8            | S ^ -> Y ^   | MUX2X1  | 0.246 |   0.823 |    0.660 | 
     | mux_64/U7            | A ^ -> Y v   | INVX1   | 0.033 |   0.855 |    0.693 | 
     | regText/U74          | A v -> Y ^   | MUX2X1  | 0.049 |   0.904 |    0.742 | 
     | regText/U73          | A ^ -> Y v   | INVX1   | 0.034 |   0.938 |    0.776 | 
     | regText/\reg_reg[12] | D v          | DFFSR   | 0.000 |   0.938 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[11]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.119
This Block's Segment Delay(segDel): 0.764
Total delay(totDel): 0.119 + 0.764 = 0.883
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.119 / 0.883 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[11] /CLK 
Endpoint:   regText/\reg_reg[11] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.812
= Slack Time                   -0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.083 | 
     | SM/\state_reg[1]     | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.062 | 
     | SM/U12               | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.138 | 
     | SM/U13               | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.221 | 
     | SM/U4                | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.277 | 
     | SM/U22               | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.305 | 
     | SM/U30               | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.329 | 
     | SM/U29               | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.371 | 
     | SM/U28               | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.462 | 
     | mux_64/U6            | S v -> Y v   | MUX2X1  | 0.197 |   0.742 |    0.659 | 
     | mux_64/U5            | A v -> Y ^   | INVX1   | 0.022 |   0.764 |    0.681 | 
     | regText/U72          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.796 |    0.713 | 
     | regText/U71          | A v -> Y ^   | INVX1   | 0.016 |   0.812 |    0.728 | 
     | regText/\reg_reg[11] | D ^          | DFFSR   | 0.000 |   0.812 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[11]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.097
This Block's Segment Delay(segDel): 0.781
Total delay(totDel): 0.097 + 0.781 = 0.879
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.097 / 0.879 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[11] /CLK 
Endpoint:   regText/\reg_reg[11] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.859
= Slack Time                   -0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.078 | 
     | SM/\state_reg[1]     | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.067 | 
     | SM/U12               | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.142 | 
     | SM/U13               | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.226 | 
     | SM/U4                | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.282 | 
     | SM/U22               | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.309 | 
     | SM/U30               | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.334 | 
     | SM/U29               | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.376 | 
     | SM/U28               | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.467 | 
     | mux_64/U6            | S v -> Y ^   | MUX2X1  | 0.204 |   0.749 |    0.671 | 
     | mux_64/U5            | A ^ -> Y v   | INVX1   | 0.032 |   0.781 |    0.703 | 
     | regText/U72          | A v -> Y ^   | MUX2X1  | 0.050 |   0.831 |    0.752 | 
     | regText/U71          | A ^ -> Y v   | INVX1   | 0.028 |   0.859 |    0.780 | 
     | regText/\reg_reg[11] | D v          | DFFSR   | 0.000 |   0.859 |    0.780 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[10]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.810
Total delay(totDel): 0.124 + 0.810 = 0.934
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.934 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[10] /CLK 
Endpoint:   regText/\reg_reg[10] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.863
= Slack Time                   -0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.134 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.007 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.028 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.085 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.196 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.231 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.260 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.291 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.323 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.443 | 
     | mux_64/U4            | S ^ -> Y v   | MUX2X1  | 0.209 |   0.786 |    0.651 | 
     | mux_64/U3            | A v -> Y ^   | INVX1   | 0.025 |   0.810 |    0.676 | 
     | regText/U70          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.841 |    0.707 | 
     | regText/U69          | A v -> Y ^   | INVX1   | 0.021 |   0.862 |    0.728 | 
     | regText/\reg_reg[10] | D ^          | DFFSR   | 0.000 |   0.863 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[10]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.102
This Block's Segment Delay(segDel): 0.838
Total delay(totDel): 0.102 + 0.838 = 0.940
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.102 / 0.940 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[10] /CLK 
Endpoint:   regText/\reg_reg[10] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q     (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.917
= Slack Time                   -0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.140 | 
     | SM/\state_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.012 | 
     | SM/U34               | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.023 | 
     | SM/U12               | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.080 | 
     | SM/U13               | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.191 | 
     | SM/U4                | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.226 | 
     | SM/U22               | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.254 | 
     | SM/U30               | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.285 | 
     | SM/U29               | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.317 | 
     | SM/U28               | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.437 | 
     | mux_64/U4            | S ^ -> Y ^   | MUX2X1  | 0.223 |   0.799 |    0.660 | 
     | mux_64/U3            | A ^ -> Y v   | INVX1   | 0.039 |   0.838 |    0.698 | 
     | regText/U70          | A v -> Y ^   | MUX2X1  | 0.048 |   0.886 |    0.746 | 
     | regText/U69          | A ^ -> Y v   | INVX1   | 0.031 |   0.917 |    0.777 | 
     | regText/\reg_reg[10] | D v          | DFFSR   | 0.000 |   0.917 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[9]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.122
This Block's Segment Delay(segDel): 0.784
Total delay(totDel): 0.122 + 0.784 = 0.906
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.122 / 0.906 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[9] /CLK 
Endpoint:   regText/\reg_reg[9] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.835
= Slack Time                   -0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.106 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.021 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.056 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.113 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.224 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.259 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.288 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.319 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.351 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.471 | 
     | mux_64/U128         | S ^ -> Y v   | MUX2X1  | 0.168 |   0.744 |    0.638 | 
     | mux_64/U127         | A v -> Y ^   | INVX1   | 0.039 |   0.783 |    0.677 | 
     | regText/U258        | A ^ -> Y v   | MUX2X1  | 0.032 |   0.815 |    0.709 | 
     | regText/U257        | A v -> Y ^   | INVX1   | 0.019 |   0.834 |    0.728 | 
     | regText/\reg_reg[9] | D ^          | DFFSR   | 0.000 |   0.835 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[9]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.794
Total delay(totDel): 0.100 + 0.794 = 0.894
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.100 / 0.894 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[9] /CLK 
Endpoint:   regText/\reg_reg[9] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.872
= Slack Time                   -0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.094 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.034 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.069 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.126 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.237 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.272 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.300 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.331 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.363 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.483 | 
     | mux_64/U128         | S ^ -> Y ^   | MUX2X1  | 0.173 |   0.750 |    0.657 | 
     | mux_64/U127         | A ^ -> Y v   | INVX1   | 0.042 |   0.793 |    0.699 | 
     | regText/U258        | A v -> Y ^   | MUX2X1  | 0.049 |   0.842 |    0.748 | 
     | regText/U257        | A ^ -> Y v   | INVX1   | 0.030 |   0.872 |    0.778 | 
     | regText/\reg_reg[9] | D v          | DFFSR   | 0.000 |   0.872 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[8]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.784
Total delay(totDel): 0.124 + 0.784 = 0.907
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.907 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[8] /CLK 
Endpoint:   regText/\reg_reg[8] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.836
= Slack Time                   -0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.107 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.020 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.055 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.112 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.223 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.258 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.287 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.318 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.350 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.470 | 
     | mux_64/U126         | S ^ -> Y v   | MUX2X1  | 0.184 |   0.761 |    0.653 | 
     | mux_64/U125         | A v -> Y ^   | INVX1   | 0.023 |   0.784 |    0.676 | 
     | regText/U256        | A ^ -> Y v   | MUX2X1  | 0.035 |   0.819 |    0.711 | 
     | regText/U255        | A v -> Y ^   | INVX1   | 0.017 |   0.836 |    0.728 | 
     | regText/\reg_reg[8] | D ^          | DFFSR   | 0.000 |   0.836 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[8]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.104
This Block's Segment Delay(segDel): 0.799
Total delay(totDel): 0.104 + 0.799 = 0.903
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.104 / 0.903 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[8] /CLK 
Endpoint:   regText/\reg_reg[8] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.883
= Slack Time                   -0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.102 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.025 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.060 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.117 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.228 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.263 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.292 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.322 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.354 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.474 | 
     | mux_64/U126         | S ^ -> Y ^   | MUX2X1  | 0.189 |   0.766 |    0.664 | 
     | mux_64/U125         | A ^ -> Y v   | INVX1   | 0.033 |   0.799 |    0.696 | 
     | regText/U256        | A v -> Y ^   | MUX2X1  | 0.055 |   0.854 |    0.751 | 
     | regText/U255        | A ^ -> Y v   | INVX1   | 0.029 |   0.883 |    0.780 | 
     | regText/\reg_reg[8] | D v          | DFFSR   | 0.000 |   0.883 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[7]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.120
This Block's Segment Delay(segDel): 0.844
Total delay(totDel): 0.120 + 0.844 = 0.964
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.120 / 0.964 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[7] /CLK 
Endpoint:   regText/\reg_reg[7] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.892
= Slack Time                   -0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.164 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.037 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.002 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.055 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.166 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.201 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.230 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.261 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.293 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.413 | 
     | mux_64/U124         | S ^ -> Y v   | MUX2X1  | 0.242 |   0.819 |    0.655 | 
     | mux_64/U123         | A v -> Y ^   | INVX1   | 0.024 |   0.843 |    0.679 | 
     | regText/U254        | A ^ -> Y v   | MUX2X1  | 0.032 |   0.875 |    0.711 | 
     | regText/U253        | A v -> Y ^   | INVX1   | 0.017 |   0.892 |    0.728 | 
     | regText/\reg_reg[7] | D ^          | DFFSR   | 0.000 |   0.892 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[7]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.098
This Block's Segment Delay(segDel): 0.855
Total delay(totDel): 0.098 + 0.855 = 0.954
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.098 / 0.954 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[7] /CLK 
Endpoint:   regText/\reg_reg[7] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.933
= Slack Time                   -0.154
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.154 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.026 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.009 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.066 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.177 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.212 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.241 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.271 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.303 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.423 | 
     | mux_64/U124         | S ^ -> Y ^   | MUX2X1  | 0.245 |   0.822 |    0.668 | 
     | mux_64/U123         | A ^ -> Y v   | INVX1   | 0.033 |   0.855 |    0.701 | 
     | regText/U254        | A v -> Y ^   | MUX2X1  | 0.049 |   0.904 |    0.751 | 
     | regText/U253        | A ^ -> Y v   | INVX1   | 0.029 |   0.933 |    0.780 | 
     | regText/\reg_reg[7] | D v          | DFFSR   | 0.000 |   0.933 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[6]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.128
This Block's Segment Delay(segDel): 0.772
Total delay(totDel): 0.128 + 0.772 = 0.900
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.128 / 0.900 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[6] /CLK 
Endpoint:   regText/\reg_reg[6] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.828
= Slack Time                   -0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.100 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.045 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.121 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.205 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.261 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.288 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.313 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.355 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.445 | 
     | mux_64/U122         | S v -> Y v   | MUX2X1  | 0.201 |   0.746 |    0.646 | 
     | mux_64/U121         | A v -> Y ^   | INVX1   | 0.026 |   0.771 |    0.672 | 
     | regText/U252        | A ^ -> Y v   | MUX2X1  | 0.031 |   0.802 |    0.703 | 
     | regText/U251        | A v -> Y ^   | INVX1   | 0.025 |   0.828 |    0.728 | 
     | regText/\reg_reg[6] | D ^          | DFFSR   | 0.000 |   0.828 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[6]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.105
This Block's Segment Delay(segDel): 0.791
Total delay(totDel): 0.105 + 0.791 = 0.896
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.105 / 0.896 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[6] /CLK 
Endpoint:   regText/\reg_reg[6] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.872
= Slack Time                   -0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.096 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.049 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.125 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.209 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.265 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.292 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.317 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.359 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.449 | 
     | mux_64/U122         | S v -> Y ^   | MUX2X1  | 0.210 |   0.755 |    0.659 | 
     | mux_64/U121         | A ^ -> Y v   | INVX1   | 0.035 |   0.790 |    0.694 | 
     | regText/U252        | A v -> Y ^   | MUX2X1  | 0.047 |   0.838 |    0.742 | 
     | regText/U251        | A ^ -> Y v   | INVX1   | 0.034 |   0.871 |    0.776 | 
     | regText/\reg_reg[6] | D v          | DFFSR   | 0.000 |   0.872 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[5]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.130
This Block's Segment Delay(segDel): 0.802
Total delay(totDel): 0.130 + 0.802 = 0.932
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.130 / 0.932 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[38] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.860
= Slack Time                   -0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.132 | 
     | regKey/\reg_reg[38] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.292 | 
     | U264                | B ^ -> Y ^   | XOR2X1  | 0.122 |   0.546 |    0.414 | 
     | s_x_5/U23           | A ^ -> Y ^   | AND2X1  | 0.042 |   0.588 |    0.456 | 
     | s_x_5/U24           | A ^ -> Y v   | INVX1   | 0.029 |   0.616 |    0.484 | 
     | s_x_5/U42           | A v -> Y ^   | XOR2X1  | 0.047 |   0.663 |    0.531 | 
     | s_x_5/U41           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.696 |    0.564 | 
     | s_x_5/U40           | C v -> Y ^   | OAI21X1 | 0.039 |   0.736 |    0.603 | 
     | mux_64/U112         | A ^ -> Y v   | MUX2X1  | 0.037 |   0.773 |    0.641 | 
     | mux_64/U111         | A v -> Y ^   | INVX1   | 0.029 |   0.802 |    0.669 | 
     | regText/U242        | A ^ -> Y v   | MUX2X1  | 0.032 |   0.833 |    0.701 | 
     | regText/U241        | A v -> Y ^   | INVX1   | 0.027 |   0.860 |    0.728 | 
     | regText/\reg_reg[5] | D ^          | DFFSR   | 0.000 |   0.860 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[5]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.109
This Block's Segment Delay(segDel): 0.854
Total delay(totDel): 0.109 + 0.854 = 0.963
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.109 / 0.963 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[38] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.938
= Slack Time                   -0.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.163 | 
     | regKey/\reg_reg[38] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.261 | 
     | U264                | B ^ -> Y ^   | XOR2X1  | 0.122 |   0.546 |    0.383 | 
     | s_x_5/U23           | A ^ -> Y ^   | AND2X1  | 0.042 |   0.588 |    0.425 | 
     | s_x_5/U24           | A ^ -> Y v   | INVX1   | 0.029 |   0.616 |    0.453 | 
     | s_x_5/U4            | B v -> Y v   | AND2X1  | 0.056 |   0.673 |    0.509 | 
     | s_x_5/U41           | B v -> Y ^   | MUX2X1  | 0.057 |   0.730 |    0.567 | 
     | s_x_5/U40           | C ^ -> Y v   | OAI21X1 | 0.029 |   0.759 |    0.596 | 
     | mux_64/U112         | A v -> Y ^   | MUX2X1  | 0.058 |   0.817 |    0.654 | 
     | mux_64/U111         | A ^ -> Y v   | INVX1   | 0.037 |   0.854 |    0.691 | 
     | regText/U242        | A v -> Y ^   | MUX2X1  | 0.049 |   0.903 |    0.740 | 
     | regText/U241        | A ^ -> Y v   | INVX1   | 0.035 |   0.938 |    0.775 | 
     | regText/\reg_reg[5] | D v          | DFFSR   | 0.000 |   0.938 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[4]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.126
This Block's Segment Delay(segDel): 0.721
Total delay(totDel): 0.126 + 0.721 = 0.846
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.126 / 0.846 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[4] /CLK 
Endpoint:   regText/\reg_reg[4] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.775
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.046 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.081 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.116 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.173 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.284 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.319 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.348 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.379 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.411 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.531 | 
     | mux_64/U90          | S ^ -> Y v   | MUX2X1  | 0.120 |   0.697 |    0.651 | 
     | mux_64/U89          | A v -> Y ^   | INVX1   | 0.023 |   0.720 |    0.674 | 
     | regText/U220        | A ^ -> Y v   | MUX2X1  | 0.033 |   0.753 |    0.707 | 
     | regText/U219        | A v -> Y ^   | INVX1   | 0.021 |   0.774 |    0.728 | 
     | regText/\reg_reg[4] | D ^          | DFFSR   | 0.000 |   0.775 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[4]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.105
This Block's Segment Delay(segDel): 0.723
Total delay(totDel): 0.105 + 0.723 = 0.828
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.105 / 0.828 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[4] /CLK 
Endpoint:   regText/\reg_reg[4] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.805
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.028 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.100 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.135 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.192 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.303 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.338 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.366 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.397 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.429 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.549 | 
     | mux_64/U90          | S ^ -> Y ^   | MUX2X1  | 0.114 |   0.690 |    0.663 | 
     | mux_64/U89          | A ^ -> Y v   | INVX1   | 0.032 |   0.722 |    0.695 | 
     | regText/U220        | A v -> Y ^   | MUX2X1  | 0.051 |   0.774 |    0.746 | 
     | regText/U219        | A ^ -> Y v   | INVX1   | 0.032 |   0.805 |    0.778 | 
     | regText/\reg_reg[4] | D v          | DFFSR   | 0.000 |   0.805 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[3]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.123
This Block's Segment Delay(segDel): 0.788
Total delay(totDel): 0.123 + 0.788 = 0.911
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.123 / 0.911 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.839
= Slack Time                   -0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.111 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.017 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.052 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.109 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.220 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.255 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.283 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.314 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.346 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.466 | 
     | mux_64/U68          | S ^ -> Y v   | MUX2X1  | 0.182 |   0.759 |    0.648 | 
     | mux_64/U67          | A v -> Y ^   | INVX1   | 0.029 |   0.787 |    0.677 | 
     | regText/U198        | A ^ -> Y v   | MUX2X1  | 0.031 |   0.818 |    0.707 | 
     | regText/U197        | A v -> Y ^   | INVX1   | 0.021 |   0.839 |    0.728 | 
     | regText/\reg_reg[3] | D ^          | DFFSR   | 0.000 |   0.839 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[3]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.100
This Block's Segment Delay(segDel): 0.801
Total delay(totDel): 0.100 + 0.801 = 0.900
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.100 / 0.900 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.878
= Slack Time                   -0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.100 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.027 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.062 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.119 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.230 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.265 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.294 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.325 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.356 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.476 | 
     | mux_64/U68          | S ^ -> Y ^   | MUX2X1  | 0.187 |   0.764 |    0.664 | 
     | mux_64/U67          | A ^ -> Y v   | INVX1   | 0.036 |   0.800 |    0.700 | 
     | regText/U198        | A v -> Y ^   | MUX2X1  | 0.047 |   0.847 |    0.747 | 
     | regText/U197        | A ^ -> Y v   | INVX1   | 0.031 |   0.878 |    0.778 | 
     | regText/\reg_reg[3] | D v          | DFFSR   | 0.000 |   0.878 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[2]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.126
This Block's Segment Delay(segDel): 0.760
Total delay(totDel): 0.126 + 0.760 = 0.886
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.126 / 0.886 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[2] /CLK 
Endpoint:   regText/\reg_reg[2] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.814
= Slack Time                   -0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.086 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.042 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.077 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.134 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.245 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.280 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.309 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.339 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.371 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.491 | 
     | mux_64/U46          | S ^ -> Y v   | MUX2X1  | 0.151 |   0.728 |    0.642 | 
     | mux_64/U45          | A v -> Y ^   | INVX1   | 0.031 |   0.759 |    0.674 | 
     | regText/U112        | A ^ -> Y v   | MUX2X1  | 0.031 |   0.790 |    0.705 | 
     | regText/U111        | A v -> Y ^   | INVX1   | 0.023 |   0.814 |    0.728 | 
     | regText/\reg_reg[2] | D ^          | DFFSR   | 0.000 |   0.814 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[2]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.103
This Block's Segment Delay(segDel): 0.754
Total delay(totDel): 0.103 + 0.754 = 0.857
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.103 / 0.857 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[2] /CLK 
Endpoint:   regText/\reg_reg[2] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.834
= Slack Time                   -0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.057 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.071 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.105 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.162 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.274 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.309 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.337 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.368 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.400 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.520 | 
     | mux_64/U46          | S ^ -> Y ^   | MUX2X1  | 0.140 |   0.717 |    0.660 | 
     | mux_64/U45          | A ^ -> Y v   | INVX1   | 0.037 |   0.753 |    0.696 | 
     | regText/U112        | A v -> Y ^   | MUX2X1  | 0.048 |   0.801 |    0.744 | 
     | regText/U111        | A ^ -> Y v   | INVX1   | 0.033 |   0.834 |    0.777 | 
     | regText/\reg_reg[2] | D v          | DFFSR   | 0.000 |   0.834 |    0.777 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[1]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.124
This Block's Segment Delay(segDel): 0.681
Total delay(totDel): 0.124 + 0.681 = 0.805
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.124 / 0.805 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[1] /CLK 
Endpoint:   regText/\reg_reg[1] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.733
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.005 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.123 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.158 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.215 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.326 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.361 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.390 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.420 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.452 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.572 | 
     | mux_64/U24          | S ^ -> Y v   | MUX2X1  | 0.085 |   0.662 |    0.658 | 
     | mux_64/U23          | A v -> Y ^   | INVX1   | 0.019 |   0.681 |    0.676 | 
     | regText/U90         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.713 |    0.708 | 
     | regText/U89         | A v -> Y ^   | INVX1   | 0.020 |   0.733 |    0.728 | 
     | regText/\reg_reg[1] | D ^          | DFFSR   | 0.000 |   0.733 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[1]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.102
This Block's Segment Delay(segDel): 0.693
Total delay(totDel): 0.102 + 0.693 = 0.795
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.102 / 0.795 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[1] /CLK 
Endpoint:   regText/\reg_reg[1] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.773
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.005 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.133 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.168 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.225 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.336 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.371 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.399 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.430 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.462 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.582 | 
     | mux_64/U24          | S ^ -> Y ^   | MUX2X1  | 0.086 |   0.663 |    0.668 | 
     | mux_64/U23          | A ^ -> Y v   | INVX1   | 0.030 |   0.693 |    0.698 | 
     | regText/U90         | A v -> Y ^   | MUX2X1  | 0.049 |   0.742 |    0.747 | 
     | regText/U89         | A ^ -> Y v   | INVX1   | 0.031 |   0.773 |    0.778 | 
     | regText/\reg_reg[1] | D v          | DFFSR   | 0.000 |   0.773 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[0]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.139
This Block's Segment Delay(segDel): 0.853
Total delay(totDel): 0.139 + 0.853 = 0.992
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.139 / 0.992 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[0] /CLK 
Endpoint:   regText/\reg_reg[0] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.919
= Slack Time                   -0.192
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.192 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.232 | 
     | U267                | B ^ -> Y ^   | XOR2X1  | 0.099 |   0.523 |    0.332 | 
     | s_x_0/U43           | A ^ -> Y v   | INVX1   | 0.061 |   0.584 |    0.392 | 
     | s_x_0/U21           | B v -> Y v   | AND2X1  | 0.052 |   0.637 |    0.445 | 
     | s_x_0/U22           | A v -> Y ^   | INVX1   | 0.029 |   0.665 |    0.473 | 
     | s_x_0/U41           | B ^ -> Y ^   | AND2X1  | 0.051 |   0.716 |    0.524 | 
     | s_x_0/U39           | B ^ -> Y v   | MUX2X1  | 0.035 |   0.752 |    0.560 | 
     | s_x_0/U38           | C v -> Y ^   | OAI21X1 | 0.043 |   0.795 |    0.603 | 
     | mux_64/U2           | A ^ -> Y v   | MUX2X1  | 0.037 |   0.832 |    0.640 | 
     | mux_64/U1           | A v -> Y ^   | INVX1   | 0.021 |   0.853 |    0.661 | 
     | regText/U68         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.888 |    0.696 | 
     | regText/U67         | A v -> Y ^   | INVX1   | 0.031 |   0.919 |    0.727 | 
     | regText/\reg_reg[0] | D ^          | DFFSR   | 0.001 |   0.919 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: AsyncMux_width64
Port: output[0]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.120
This Block's Segment Delay(segDel): 0.884
Total delay(totDel): 0.120 + 0.884 = 1.004
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 * 0.120 / 1.004 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[0] /CLK 
Endpoint:   regText/\reg_reg[0] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.978
= Slack Time                   -0.204
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.204 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.220 | 
     | U267                | B ^ -> Y v   | XOR2X1  | 0.078 |   0.503 |    0.298 | 
     | s_x_0/U43           | A v -> Y ^   | INVX1   | 0.055 |   0.558 |    0.353 | 
     | s_x_0/U21           | B ^ -> Y ^   | AND2X1  | 0.053 |   0.611 |    0.406 | 
     | s_x_0/U22           | A ^ -> Y v   | INVX1   | 0.029 |   0.640 |    0.435 | 
     | s_x_0/U41           | B v -> Y v   | AND2X1  | 0.056 |   0.696 |    0.492 | 
     | s_x_0/U39           | B v -> Y ^   | MUX2X1  | 0.066 |   0.762 |    0.558 | 
     | s_x_0/U38           | C ^ -> Y v   | OAI21X1 | 0.032 |   0.794 |    0.590 | 
     | mux_64/U2           | A v -> Y ^   | MUX2X1  | 0.057 |   0.852 |    0.647 | 
     | mux_64/U1           | A ^ -> Y v   | INVX1   | 0.032 |   0.884 |    0.680 | 
     | regText/U68         | A v -> Y ^   | MUX2X1  | 0.055 |   0.939 |    0.735 | 
     | regText/U67         | A ^ -> Y v   | INVX1   | 0.038 |   0.978 |    0.773 | 
     | regText/\reg_reg[0] | D v          | DFFSR   | 0.001 |   0.978 |    0.774 | 
     +---------------------------------------------------------------------------+ 
