Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 16:31:29 2022
| Host         : md3hhm5c running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Uhr_timing_summary_routed.rpt -pb Uhr_timing_summary_routed.pb -rpx Uhr_timing_summary_routed.rpx -warn_on_violation
| Design       : Uhr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   260         
LUTAR-1    Warning           LUT drives async reset alert  22          
TIMING-20  Warning           Non-clocked latch             11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (416)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (717)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (416)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: hours (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: minutes (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: clock_divider/zaehler_10kHz/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: clock_divider/zaehler_1Hz/C_out_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: segment7/b_reg[0]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: segment7/b_reg[0]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: segment7/b_reg[0]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: segment7/b_reg[1]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: segment7/b_reg[1]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: segment7/b_reg[1]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: segment7/b_reg[2]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: segment7/b_reg[2]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_hor_mod10/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_min_mod10/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_min_mod7/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_sek_mod10/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_sek_mod7/C_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (717)
--------------------------------------------------
 There are 717 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.622        0.000                      0                   65        0.107        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.622        0.000                      0                   65        0.107        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.526ns (41.462%)  route 2.154ns (58.538%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.827     6.521    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X42Y101        LUT2 (Prop_lut2_I1_O)        0.124     6.645 r  clock_divider/zaehler_10kHz/counter0_carry_i_5__5/O
                         net (fo=1, routed)           0.000     6.645    clock_divider/zaehler_10kHz/counter0_carry_i_5__5_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.178 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.178    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.295 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.591 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=33, routed)          1.328     8.919    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X43Y98         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y98         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[0]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X43Y98         FDRE (Setup_fdre_C_R)       -0.637    14.541    clock_divider/zaehler_10kHz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.526ns (41.462%)  route 2.154ns (58.538%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.827     6.521    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X42Y101        LUT2 (Prop_lut2_I1_O)        0.124     6.645 r  clock_divider/zaehler_10kHz/counter0_carry_i_5__5/O
                         net (fo=1, routed)           0.000     6.645    clock_divider/zaehler_10kHz/counter0_carry_i_5__5_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.178 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.178    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.295 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.591 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=33, routed)          1.328     8.919    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X43Y98         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y98         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[1]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X43Y98         FDRE (Setup_fdre_C_R)       -0.637    14.541    clock_divider/zaehler_10kHz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.526ns (41.462%)  route 2.154ns (58.538%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.827     6.521    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X42Y101        LUT2 (Prop_lut2_I1_O)        0.124     6.645 r  clock_divider/zaehler_10kHz/counter0_carry_i_5__5/O
                         net (fo=1, routed)           0.000     6.645    clock_divider/zaehler_10kHz/counter0_carry_i_5__5_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.178 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.178    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.295 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.591 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=33, routed)          1.328     8.919    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X43Y98         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y98         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[2]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X43Y98         FDRE (Setup_fdre_C_R)       -0.637    14.541    clock_divider/zaehler_10kHz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.526ns (41.462%)  route 2.154ns (58.538%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.827     6.521    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X42Y101        LUT2 (Prop_lut2_I1_O)        0.124     6.645 r  clock_divider/zaehler_10kHz/counter0_carry_i_5__5/O
                         net (fo=1, routed)           0.000     6.645    clock_divider/zaehler_10kHz/counter0_carry_i_5__5_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.178 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.178    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.295 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.591 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=33, routed)          1.328     8.919    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X43Y98         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y98         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X43Y98         FDRE (Setup_fdre_C_R)       -0.637    14.541    clock_divider/zaehler_10kHz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 1.526ns (42.022%)  route 2.105ns (57.978%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.827     6.521    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X42Y101        LUT2 (Prop_lut2_I1_O)        0.124     6.645 r  clock_divider/zaehler_10kHz/counter0_carry_i_5__5/O
                         net (fo=1, routed)           0.000     6.645    clock_divider/zaehler_10kHz/counter0_carry_i_5__5_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.178 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.178    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.295 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.591 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=33, routed)          1.279     8.870    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[4]/C
                         clock pessimism              0.300    15.239    
                         clock uncertainty           -0.035    15.203    
    SLICE_X43Y99         FDRE (Setup_fdre_C_R)       -0.637    14.566    clock_divider/zaehler_10kHz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 1.526ns (42.022%)  route 2.105ns (57.978%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.827     6.521    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X42Y101        LUT2 (Prop_lut2_I1_O)        0.124     6.645 r  clock_divider/zaehler_10kHz/counter0_carry_i_5__5/O
                         net (fo=1, routed)           0.000     6.645    clock_divider/zaehler_10kHz/counter0_carry_i_5__5_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.178 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.178    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.295 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.591 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=33, routed)          1.279     8.870    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[5]/C
                         clock pessimism              0.300    15.239    
                         clock uncertainty           -0.035    15.203    
    SLICE_X43Y99         FDRE (Setup_fdre_C_R)       -0.637    14.566    clock_divider/zaehler_10kHz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 1.526ns (42.022%)  route 2.105ns (57.978%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.827     6.521    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X42Y101        LUT2 (Prop_lut2_I1_O)        0.124     6.645 r  clock_divider/zaehler_10kHz/counter0_carry_i_5__5/O
                         net (fo=1, routed)           0.000     6.645    clock_divider/zaehler_10kHz/counter0_carry_i_5__5_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.178 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.178    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.295 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.591 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=33, routed)          1.279     8.870    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[6]/C
                         clock pessimism              0.300    15.239    
                         clock uncertainty           -0.035    15.203    
    SLICE_X43Y99         FDRE (Setup_fdre_C_R)       -0.637    14.566    clock_divider/zaehler_10kHz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 1.526ns (42.022%)  route 2.105ns (57.978%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.827     6.521    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X42Y101        LUT2 (Prop_lut2_I1_O)        0.124     6.645 r  clock_divider/zaehler_10kHz/counter0_carry_i_5__5/O
                         net (fo=1, routed)           0.000     6.645    clock_divider/zaehler_10kHz/counter0_carry_i_5__5_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.178 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.178    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.295 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.591 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=33, routed)          1.279     8.870    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
                         clock pessimism              0.300    15.239    
                         clock uncertainty           -0.035    15.203    
    SLICE_X43Y99         FDRE (Setup_fdre_C_R)       -0.637    14.566    clock_divider/zaehler_10kHz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 1.526ns (45.666%)  route 1.816ns (54.334%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.827     6.521    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X42Y101        LUT2 (Prop_lut2_I1_O)        0.124     6.645 r  clock_divider/zaehler_10kHz/counter0_carry_i_5__5/O
                         net (fo=1, routed)           0.000     6.645    clock_divider/zaehler_10kHz/counter0_carry_i_5__5_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.178 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.178    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.295 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.591 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=33, routed)          0.989     8.580    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X43Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500    14.922    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[10]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X43Y100        FDRE (Setup_fdre_C_R)       -0.637    14.430    clock_divider/zaehler_10kHz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 1.526ns (45.666%)  route 1.816ns (54.334%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.827     6.521    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X42Y101        LUT2 (Prop_lut2_I1_O)        0.124     6.645 r  clock_divider/zaehler_10kHz/counter0_carry_i_5__5/O
                         net (fo=1, routed)           0.000     6.645    clock_divider/zaehler_10kHz/counter0_carry_i_5__5_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.178 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.178    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.295 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.591 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=33, routed)          0.989     8.580    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X43Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500    14.922    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[11]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X43Y100        FDRE (Setup_fdre_C_R)       -0.637    14.430    clock_divider/zaehler_10kHz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  5.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.750    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.910    clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.964 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.964    clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5_n_7
    SLICE_X43Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[8]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    clock_divider/zaehler_10kHz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.750    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.910    clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.975 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.975    clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5_n_5
    SLICE_X43Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[10]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    clock_divider/zaehler_10kHz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.750    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.910    clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.000 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     2.000    clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5_n_4
    SLICE_X43Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[11]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    clock_divider/zaehler_10kHz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.750    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.910    clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.000 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     2.000    clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5_n_6
    SLICE_X43Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[9]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    clock_divider/zaehler_10kHz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.750    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.910    clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     1.949    clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.003 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.003    clock_divider/zaehler_10kHz/counter_reg[12]_i_1__5_n_7
    SLICE_X43Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[12]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X43Y101        FDRE (Hold_fdre_C_D)         0.105     1.857    clock_divider/zaehler_10kHz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.750    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.910    clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     1.949    clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.014 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     2.014    clock_divider/zaehler_10kHz/counter_reg[12]_i_1__5_n_5
    SLICE_X43Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[14]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X43Y101        FDRE (Hold_fdre_C_D)         0.105     1.857    clock_divider/zaehler_10kHz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.750    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.910    clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     1.949    clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.039 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     2.039    clock_divider/zaehler_10kHz/counter_reg[12]_i_1__5_n_6
    SLICE_X43Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[13]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X43Y101        FDRE (Hold_fdre_C_D)         0.105     1.857    clock_divider/zaehler_10kHz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.750    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.910    clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     1.949    clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.039 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     2.039    clock_divider/zaehler_10kHz/counter_reg[12]_i_1__5_n_4
    SLICE_X43Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[15]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X43Y101        FDRE (Hold_fdre_C_D)         0.105     1.857    clock_divider/zaehler_10kHz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.750    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.910    clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     1.949    clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     1.988    clock_divider/zaehler_10kHz/counter_reg[12]_i_1__5_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.042 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.042    clock_divider/zaehler_10kHz/counter_reg[16]_i_1__5_n_7
    SLICE_X43Y102        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y102        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[16]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X43Y102        FDRE (Hold_fdre_C_D)         0.105     1.857    clock_divider/zaehler_10kHz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.575%)  route 0.121ns (21.425%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.750    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.910    clock_divider/zaehler_10kHz/counter_reg[4]_i_1__5_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     1.949    clock_divider/zaehler_10kHz/counter_reg[8]_i_1__5_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     1.988    clock_divider/zaehler_10kHz/counter_reg[12]_i_1__5_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.053 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     2.053    clock_divider/zaehler_10kHz/counter_reg[16]_i_1__5_n_5
    SLICE_X43Y102        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk
    SLICE_X43Y102        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[18]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X43Y102        FDRE (Hold_fdre_C_D)         0.105     1.857    clock_divider/zaehler_10kHz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y104   clock_divider/zaehler_10kHz/C_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y98    clock_divider/zaehler_10kHz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y100   clock_divider/zaehler_10kHz/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y100   clock_divider/zaehler_10kHz/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y101   clock_divider/zaehler_10kHz/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y101   clock_divider/zaehler_10kHz/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y101   clock_divider/zaehler_10kHz/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y101   clock_divider/zaehler_10kHz/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y102   clock_divider/zaehler_10kHz/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y104   clock_divider/zaehler_10kHz/C_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y104   clock_divider/zaehler_10kHz/C_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y98    clock_divider/zaehler_10kHz/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y98    clock_divider/zaehler_10kHz/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y100   clock_divider/zaehler_10kHz/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y100   clock_divider/zaehler_10kHz/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y100   clock_divider/zaehler_10kHz/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y100   clock_divider/zaehler_10kHz/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y101   clock_divider/zaehler_10kHz/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y101   clock_divider/zaehler_10kHz/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y104   clock_divider/zaehler_10kHz/C_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y104   clock_divider/zaehler_10kHz/C_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y98    clock_divider/zaehler_10kHz/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y98    clock_divider/zaehler_10kHz/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y100   clock_divider/zaehler_10kHz/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y100   clock_divider/zaehler_10kHz/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y100   clock_divider/zaehler_10kHz/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y100   clock_divider/zaehler_10kHz/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y101   clock_divider/zaehler_10kHz/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y101   clock_divider/zaehler_10kHz/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           734 Endpoints
Min Delay           734 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment7/Position_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg7_pos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.522ns  (logic 4.257ns (49.960%)  route 4.264ns (50.040%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         LDCE                         0.000     0.000 r  segment7/Position_reg[2]_LDC/G
    SLICE_X51Y85         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  segment7/Position_reg[2]_LDC/Q
                         net (fo=1, routed)           0.594     1.153    segment7/Position_reg[2]_LDC_n_0
    SLICE_X50Y84         LUT3 (Prop_lut3_I1_O)        0.124     1.277 r  segment7/seg7_pos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.670     4.947    seg7_pos_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.522 r  seg7_pos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.522    seg7_pos[2]
    T9                                                                r  seg7_pos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Position_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg7_pos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.502ns  (logic 4.235ns (49.812%)  route 4.267ns (50.188%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         LDCE                         0.000     0.000 r  segment7/Position_reg[3]_LDC/G
    SLICE_X51Y86         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  segment7/Position_reg[3]_LDC/Q
                         net (fo=1, routed)           0.958     1.517    segment7/Position_reg[3]_LDC_n_0
    SLICE_X49Y86         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  segment7/seg7_pos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.309     4.950    seg7_pos_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     8.502 r  seg7_pos_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.502    seg7_pos[3]
    J14                                                               r  seg7_pos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Position_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7_pos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.469ns  (logic 4.132ns (48.784%)  route 4.338ns (51.216%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE                         0.000     0.000 r  segment7/Position_reg[5]_C/C
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  segment7/Position_reg[5]_C/Q
                         net (fo=1, routed)           0.950     1.406    segment7/Position_reg[5]_C_n_0
    SLICE_X49Y91         LUT3 (Prop_lut3_I2_O)        0.124     1.530 r  segment7/seg7_pos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.388     4.918    seg7_pos_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     8.469 r  seg7_pos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.469    seg7_pos[5]
    T14                                                               r  seg7_pos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Position_reg[7]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7_pos[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.308ns  (logic 4.133ns (49.750%)  route 4.175ns (50.250%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDCE                         0.000     0.000 r  segment7/Position_reg[7]_C/C
    SLICE_X51Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  segment7/Position_reg[7]_C/Q
                         net (fo=1, routed)           0.689     1.145    segment7/Position_reg[7]_C_n_0
    SLICE_X50Y89         LUT3 (Prop_lut3_I2_O)        0.124     1.269 r  segment7/seg7_pos_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.486     4.755    seg7_pos_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.308 r  seg7_pos_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.308    seg7_pos[7]
    U13                                                               r  seg7_pos[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Position_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg7_pos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.233ns  (logic 4.219ns (51.237%)  route 4.015ns (48.763%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         LDCE                         0.000     0.000 r  segment7/Position_reg[1]_LDC/G
    SLICE_X47Y88         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  segment7/Position_reg[1]_LDC/Q
                         net (fo=1, routed)           0.790     1.349    segment7/Position_reg[1]_LDC_n_0
    SLICE_X49Y88         LUT3 (Prop_lut3_I1_O)        0.124     1.473 r  segment7/seg7_pos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.225     4.698    seg7_pos_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     8.233 r  seg7_pos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.233    seg7_pos[1]
    J18                                                               r  seg7_pos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Position_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg7_pos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.112ns  (logic 4.267ns (52.593%)  route 3.846ns (47.407%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         LDCE                         0.000     0.000 r  segment7/Position_reg[6]_LDC/G
    SLICE_X54Y88         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  segment7/Position_reg[6]_LDC/Q
                         net (fo=1, routed)           0.417     1.042    segment7/Position_reg[6]_LDC_n_0
    SLICE_X54Y89         LUT3 (Prop_lut3_I1_O)        0.124     1.166 r  segment7/seg7_pos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.429     4.595    seg7_pos_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.112 r  seg7_pos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.112    seg7_pos[6]
    K2                                                                r  seg7_pos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Position_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg7_pos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.951ns  (logic 4.116ns (51.759%)  route 3.836ns (48.241%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDPE                         0.000     0.000 r  segment7/Position_reg[0]_P/C
    SLICE_X47Y85         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  segment7/Position_reg[0]_P/Q
                         net (fo=1, routed)           0.578     1.034    segment7/Position_reg[0]_P_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.158 r  segment7/seg7_pos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.258     4.416    seg7_pos_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     7.951 r  seg7_pos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.951    seg7_pos[0]
    J17                                                               r  seg7_pos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.906ns  (logic 4.988ns (63.089%)  route 2.918ns (36.911%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=42, routed)          2.918     4.386    reset_out_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.906 r  reset_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.906    reset_out
    H17                                                               r  reset_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Number_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.874ns  (logic 4.011ns (50.945%)  route 3.863ns (49.055%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDCE                         0.000     0.000 r  segment7/Number_out_reg[1]/C
    SLICE_X44Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  segment7/Number_out_reg[1]/Q
                         net (fo=1, routed)           3.863     4.319    seg7_output_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.874 r  seg7_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.874    seg7_output[1]
    R10                                                               r  seg7_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Number_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.834ns  (logic 4.095ns (52.271%)  route 3.739ns (47.729%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE                         0.000     0.000 r  segment7/Number_out_reg[0]/C
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  segment7/Number_out_reg[0]/Q
                         net (fo=1, routed)           3.739     4.257    seg7_output_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.834 r  seg7_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.834    seg7_output[0]
    T10                                                               r  seg7_output[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uhrzaehler/zaehler_hor_mod10/C_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uhrzaehler/zaehler_hor_mod10/C_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE                         0.000     0.000 r  uhrzaehler/zaehler_hor_mod10/C_out_reg/C
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_hor_mod10/C_out_reg/Q
                         net (fo=2, routed)           0.168     0.309    uhrzaehler/zaehler_hor_mod10/C_out_reg_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.045     0.354 r  uhrzaehler/zaehler_hor_mod10/C_out_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    uhrzaehler/zaehler_hor_mod10/C_out_i_1__3_n_0
    SLICE_X53Y96         FDRE                                         r  uhrzaehler/zaehler_hor_mod10/C_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_min_mod10/C_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uhrzaehler/zaehler_min_mod10/C_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE                         0.000     0.000 r  uhrzaehler/zaehler_min_mod10/C_out_reg/C
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_min_mod10/C_out_reg/Q
                         net (fo=2, routed)           0.168     0.309    uhrzaehler/zaehler_min_mod10/C_out_reg_0
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.045     0.354 r  uhrzaehler/zaehler_min_mod10/C_out_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    uhrzaehler/zaehler_min_mod10/C_out_i_1__1_n_0
    SLICE_X51Y96         FDRE                                         r  uhrzaehler/zaehler_min_mod10/C_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_hor_mod10/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uhrzaehler/zaehler_hor_mod10/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE                         0.000     0.000 r  uhrzaehler/zaehler_hor_mod10/counter_reg[14]/C
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_hor_mod10/counter_reg[14]/Q
                         net (fo=3, routed)           0.133     0.274    uhrzaehler/zaehler_hor_mod10/counter_reg[14]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  uhrzaehler/zaehler_hor_mod10/counter_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     0.385    uhrzaehler/zaehler_hor_mod10/counter_reg[12]_i_1__3_n_5
    SLICE_X52Y98         FDRE                                         r  uhrzaehler/zaehler_hor_mod10/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_hor_mod10/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uhrzaehler/zaehler_hor_mod10/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE                         0.000     0.000 r  uhrzaehler/zaehler_hor_mod10/counter_reg[10]/C
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_hor_mod10/counter_reg[10]/Q
                         net (fo=3, routed)           0.134     0.275    uhrzaehler/zaehler_hor_mod10/counter_reg[10]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uhrzaehler/zaehler_hor_mod10/counter_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     0.386    uhrzaehler/zaehler_hor_mod10/counter_reg[8]_i_1__3_n_5
    SLICE_X52Y97         FDRE                                         r  uhrzaehler/zaehler_hor_mod10/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_hor_mod10/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uhrzaehler/zaehler_hor_mod10/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE                         0.000     0.000 r  uhrzaehler/zaehler_hor_mod10/counter_reg[18]/C
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_hor_mod10/counter_reg[18]/Q
                         net (fo=3, routed)           0.134     0.275    uhrzaehler/zaehler_hor_mod10/counter_reg[18]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uhrzaehler/zaehler_hor_mod10/counter_reg[16]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     0.386    uhrzaehler/zaehler_hor_mod10/counter_reg[16]_i_1__3_n_5
    SLICE_X52Y99         FDRE                                         r  uhrzaehler/zaehler_hor_mod10/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_hor_mod10/counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uhrzaehler/zaehler_hor_mod10/counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE                         0.000     0.000 r  uhrzaehler/zaehler_hor_mod10/counter_reg[26]/C
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_hor_mod10/counter_reg[26]/Q
                         net (fo=3, routed)           0.134     0.275    uhrzaehler/zaehler_hor_mod10/counter_reg[26]
    SLICE_X52Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uhrzaehler/zaehler_hor_mod10/counter_reg[24]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     0.386    uhrzaehler/zaehler_hor_mod10/counter_reg[24]_i_1__3_n_5
    SLICE_X52Y101        FDRE                                         r  uhrzaehler/zaehler_hor_mod10/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_hor_mod10/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uhrzaehler/zaehler_hor_mod10/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE                         0.000     0.000 r  uhrzaehler/zaehler_hor_mod10/counter_reg[6]/C
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_hor_mod10/counter_reg[6]/Q
                         net (fo=3, routed)           0.134     0.275    uhrzaehler/zaehler_hor_mod10/counter_reg[6]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uhrzaehler/zaehler_hor_mod10/counter_reg[4]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     0.386    uhrzaehler/zaehler_hor_mod10/counter_reg[4]_i_1__3_n_5
    SLICE_X52Y96         FDRE                                         r  uhrzaehler/zaehler_hor_mod10/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_sek_mod7/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uhrzaehler/zaehler_sek_mod7/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE                         0.000     0.000 r  uhrzaehler/zaehler_sek_mod7/counter_reg[18]/C
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_sek_mod7/counter_reg[18]/Q
                         net (fo=3, routed)           0.134     0.275    uhrzaehler/zaehler_sek_mod7/counter_reg[18]
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uhrzaehler/zaehler_sek_mod7/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.386    uhrzaehler/zaehler_sek_mod7/counter_reg[16]_i_1__0_n_5
    SLICE_X48Y92         FDRE                                         r  uhrzaehler/zaehler_sek_mod7/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_hor_mod10/counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uhrzaehler/zaehler_hor_mod10/counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE                         0.000     0.000 r  uhrzaehler/zaehler_hor_mod10/counter_reg[22]/C
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_hor_mod10/counter_reg[22]/Q
                         net (fo=3, routed)           0.134     0.275    uhrzaehler/zaehler_hor_mod10/counter_reg[22]
    SLICE_X52Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uhrzaehler/zaehler_hor_mod10/counter_reg[20]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     0.386    uhrzaehler/zaehler_hor_mod10/counter_reg[20]_i_1__3_n_5
    SLICE_X52Y100        FDRE                                         r  uhrzaehler/zaehler_hor_mod10/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_hor_mod10/counter_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uhrzaehler/zaehler_hor_mod10/counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE                         0.000     0.000 r  uhrzaehler/zaehler_hor_mod10/counter_reg[30]/C
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_hor_mod10/counter_reg[30]/Q
                         net (fo=3, routed)           0.134     0.275    uhrzaehler/zaehler_hor_mod10/counter_reg[30]
    SLICE_X52Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uhrzaehler/zaehler_hor_mod10/counter_reg[28]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     0.386    uhrzaehler/zaehler_hor_mod10/counter_reg[28]_i_1__3_n_5
    SLICE_X52Y102        FDRE                                         r  uhrzaehler/zaehler_hor_mod10/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------





