<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OpenAirInterface: dci.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="oai_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenAirInterface
   </div>
   <div id="projectbrief">Full experimental OpenSource LTE implementation (Rel 8, partial Rel 10)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('dci_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">dci.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Licensed to the OpenAirInterface (OAI) Software Alliance under one or more</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * contributor license agreements.  See the NOTICE file distributed with</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * this work for additional information regarding copyright ownership.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The OpenAirInterface Software Alliance licenses this file to You under</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * the OAI Public License, Version 1.1  (the &quot;License&quot;); you may not use this file</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * except in compliance with the License.</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *      http://www.openairinterface.org/?page_id=698</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * limitations under the License.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *-------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * For more information about the OpenAirInterface (OAI) Software Alliance:</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *      contact@openairinterface.org</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef __DCI__h__</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define __DCI__h__</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define CCEBITS 72</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define CCEPERSYMBOL 33  </span><span class="comment">// This is for 1200 RE</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define CCEPERSYMBOL0 22  </span><span class="comment">// This is for 1200 RE</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define DCI_BITS_MAX ((2*CCEPERSYMBOL+CCEPERSYMBOL0)*CCEBITS + 64)</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">//#define Mquad (Msymb/4)</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html">   46</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__5MHz__TDD0.html">DCI0_5MHz_TDD0</a> {</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#a3308820871f27382a2b859288a64e576">   48</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#a3308820871f27382a2b859288a64e576">type</a>:1;</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#a1605e1c904242446a33ff190d41de2f7">   50</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#a1605e1c904242446a33ff190d41de2f7">hopping</a>:1;</div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#ae2c1475df9ca3bd9a704b53cd89c5019">   52</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#ae2c1475df9ca3bd9a704b53cd89c5019">rballoc</a>:9;</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#a0e92151f9bbcb35e76f1bbb1d89e0c15">   54</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#a0e92151f9bbcb35e76f1bbb1d89e0c15">mcs</a>:5;</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#a21cc2fcad82ef3c59fb657f7e1c56da9">   56</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#a21cc2fcad82ef3c59fb657f7e1c56da9">ndi</a>:1;</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#afc428e6fabe987fd03fc5747cfe94c51">   58</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#afc428e6fabe987fd03fc5747cfe94c51">TPC</a>:2;</div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#a0b77ca2e9cc82aa87fc02520b7d7e6ae">   60</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#a0b77ca2e9cc82aa87fc02520b7d7e6ae">cshift</a>:3;</div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#a1b6b1a1ce652038172dcc944aa209fbc">   62</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#a1b6b1a1ce652038172dcc944aa209fbc">ulindex</a>:2;</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#a671b6e60c8f8b173da3fb99740a1d305">   64</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#a671b6e60c8f8b173da3fb99740a1d305">cqi_req</a>:1;</div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD0.html#ad391ca9715b8eb6bcb5813134e2d60d5">   66</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD0.html#ad391ca9715b8eb6bcb5813134e2d60d5">padding</a>:2;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__5MHz__TDD0.html">DCI0_5MHz_TDD0</a> <a class="code" href="structDCI0__5MHz__TDD0.html">DCI0_5MHz_TDD0_t</a>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define sizeof_DCI0_5MHz_TDD_0_t 27</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html">   73</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__1__5MHz__TDD__1__6.html">DCI0_1_5MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#a7650d30c23b34bc1fb0f766b0a91232d">   75</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#a7650d30c23b34bc1fb0f766b0a91232d">padding</a>:11;</div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#ac48734d215f2fe9f689c3fe1e51879fe">   77</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#ac48734d215f2fe9f689c3fe1e51879fe">cqi_req</a>:1;</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#a55fad28b810825171731f48e7f8e99e0">   79</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#a55fad28b810825171731f48e7f8e99e0">dai</a>:2;</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#a465b4257367e6de22da2812cf6f7093b">   81</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#a465b4257367e6de22da2812cf6f7093b">cshift</a>:3;</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#a77a24e9d589146fcacf85793e6012aea">   83</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#a77a24e9d589146fcacf85793e6012aea">TPC</a>:2;</div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#a8c17f9833a7bc2fdc8e72e39b16b663e">   85</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#a8c17f9833a7bc2fdc8e72e39b16b663e">ndi</a>:1;</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#a29297a21d203db156d5f00dcdb2b4170">   87</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#a29297a21d203db156d5f00dcdb2b4170">mcs</a>:5;</div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#a8a73028c481c3682eab7cb724d7fa116">   89</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#a8a73028c481c3682eab7cb724d7fa116">rballoc</a>:5;</div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#ad2d5c9e6248e2fbf908c5cfa69b979bd">   91</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#ad2d5c9e6248e2fbf908c5cfa69b979bd">hopping</a>:1;</div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__TDD__1__6.html#a2c8254e88096736aa661da6cef348b84">   93</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html#a2c8254e88096736aa661da6cef348b84">type</a>:1;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__1__5MHz__TDD__1__6.html">DCI0_1_5MHz_TDD_1_6</a> <a class="code" href="structDCI0__1__5MHz__TDD__1__6.html">DCI0_1_5MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define sizeof_DCI0_1_5MHz_TDD_1_6_t 24</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html">  100</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html">DCI1A_1_5MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#a56dc39bdc27fb28411494924a4214996">  102</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#a56dc39bdc27fb28411494924a4214996">padding</a>:9;</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#a8d9be5cd9bc4a03e507ef41ea662d24e">  104</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#a8d9be5cd9bc4a03e507ef41ea662d24e">dai</a>:2;</div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#acc9199c6fdfc3c2b4cca681e17e78b22">  106</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#acc9199c6fdfc3c2b4cca681e17e78b22">TPC</a>:2;</div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#a0e3232e5c2da0e456a706ddba69e33eb">  108</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#a0e3232e5c2da0e456a706ddba69e33eb">rv</a>:2;</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#af6ef66ad42773a70f43338ee0751cd14">  110</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#af6ef66ad42773a70f43338ee0751cd14">ndi</a>:1;</div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#a47c031991e4da89b6f7fdf4657419ce5">  112</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#a47c031991e4da89b6f7fdf4657419ce5">harq_pid</a>:4;</div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#aeb09f2f137505487738837745251114c">  114</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#aeb09f2f137505487738837745251114c">mcs</a>:5;</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#a2e8cad8d1b5cd050c0a7a5a4c2ea81f4">  116</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#a2e8cad8d1b5cd050c0a7a5a4c2ea81f4">rballoc</a>:5;</div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#ae6de4652212461afa9f2e990b273adc2">  118</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#ae6de4652212461afa9f2e990b273adc2">vrb_type</a>:1;</div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__TDD__1__6.html#a9d94721f8dc105cb57b8a6c866cab895">  120</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html#a9d94721f8dc105cb57b8a6c866cab895">type</a>:1;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html">DCI1A_1_5MHz_TDD_1_6</a> <a class="code" href="structDCI1A__1__5MHz__TDD__1__6.html">DCI1A_1_5MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_1_5MHz_TDD_1_6_t 24</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html">  128</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__5MHz__TDD__1__6.html">DCI0_5MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a57e3ba0d4c09ae224693bc40932bcf7f">  130</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a57e3ba0d4c09ae224693bc40932bcf7f">padding</a>:7;</div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a29bc6723c808addd7a805b1132111055">  132</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a29bc6723c808addd7a805b1132111055">cqi_req</a>:1;</div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a9decf079844dc5d450f5ddb6b95ed6a2">  134</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a9decf079844dc5d450f5ddb6b95ed6a2">dai</a>:2;</div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a5891a350fba1309abba422e114bf3850">  136</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a5891a350fba1309abba422e114bf3850">cshift</a>:3;</div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a8c949090fbb9f556f609beb80dd3428f">  138</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a8c949090fbb9f556f609beb80dd3428f">TPC</a>:2;</div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a5e8faacb5a9d6bbba81908c67f3ba425">  140</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a5e8faacb5a9d6bbba81908c67f3ba425">ndi</a>:1;</div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a76ff09db212ea1856a701e93aa28a02d">  142</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a76ff09db212ea1856a701e93aa28a02d">mcs</a>:5;</div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a8f47decf3b5018b809a0fab316dafa0f">  144</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a8f47decf3b5018b809a0fab316dafa0f">rballoc</a>:9;</div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#aa373699ebdffac0ddaa7e5663a4766a7">  146</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#aa373699ebdffac0ddaa7e5663a4766a7">hopping</a>:1;</div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__TDD__1__6.html#a15bb0248bb38062e490e362aad841b30">  148</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__TDD__1__6.html#a15bb0248bb38062e490e362aad841b30">type</a>:1;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__5MHz__TDD__1__6.html">DCI0_5MHz_TDD_1_6</a> <a class="code" href="structDCI0__5MHz__TDD__1__6.html">DCI0_5MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define sizeof_DCI0_5MHz_TDD_1_6_t 27</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html">  155</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__5MHz__TDD__1__6.html">DCI1A_5MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#ae961aa08575984876c00040b1070076a">  157</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#ae961aa08575984876c00040b1070076a">padding</a>:5;</div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#acb1b8381b1c1f141c75464a218bbf16d">  159</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#acb1b8381b1c1f141c75464a218bbf16d">dai</a>:2;</div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#a1a9f5d4199f84fc81b17236aff256e54">  161</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#a1a9f5d4199f84fc81b17236aff256e54">TPC</a>:2;</div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#af8f14fd5bf06a025b9c7052697052912">  163</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#af8f14fd5bf06a025b9c7052697052912">rv</a>:2;</div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#af7e7d1d498cfec3a07a227fc55d89ff5">  165</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#af7e7d1d498cfec3a07a227fc55d89ff5">ndi</a>:1;</div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#a157f554d98b403226e4d87b914b7aa4d">  167</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#a157f554d98b403226e4d87b914b7aa4d">harq_pid</a>:4;</div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#a025753e6f114055d93f35637dc9a66ab">  169</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#a025753e6f114055d93f35637dc9a66ab">mcs</a>:5;</div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#a74e473d3abbf3b7d18fbc876ff5a8ff5">  171</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#a74e473d3abbf3b7d18fbc876ff5a8ff5">rballoc</a>:9;</div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#a0913ed2ec3d4a695f7a7a5790f74b496">  173</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#a0913ed2ec3d4a695f7a7a5790f74b496">vrb_type</a>:1;</div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__TDD__1__6.html#a798dc9e2d9b10651192376d908a0731f">  175</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__TDD__1__6.html#a798dc9e2d9b10651192376d908a0731f">type</a>:1;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__5MHz__TDD__1__6.html">DCI1A_5MHz_TDD_1_6</a> <a class="code" href="structDCI1A__5MHz__TDD__1__6.html">DCI1A_5MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_5MHz_TDD_1_6_t 27</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html">  183</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__10MHz__TDD__1__6.html">DCI0_10MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#a2166e768d83c94fe6799df3a1fee9002">  185</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#a2166e768d83c94fe6799df3a1fee9002">padding</a>:5;</div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#a044b60a6909c6d80d97f6d8d1a8b31b2">  187</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#a044b60a6909c6d80d97f6d8d1a8b31b2">cqi_req</a>:1;</div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#aeac71e50a3f492b684b183b0abf6e673">  189</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#aeac71e50a3f492b684b183b0abf6e673">dai</a>:2;</div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#afc4462743d914bf2009662ef4c09290d">  191</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#afc4462743d914bf2009662ef4c09290d">cshift</a>:3;</div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#a5e84648afe0c18b048a528dd207f46a0">  193</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#a5e84648afe0c18b048a528dd207f46a0">TPC</a>:2;</div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#a38631055a364a77fc93f40ce85b5361e">  195</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#a38631055a364a77fc93f40ce85b5361e">ndi</a>:1;</div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#a990ce17d1d8630a9d8072bb45b633a88">  197</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#a990ce17d1d8630a9d8072bb45b633a88">mcs</a>:5;</div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#a0495ccfa83defd76b0858b9590f926ee">  199</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#a0495ccfa83defd76b0858b9590f926ee">rballoc</a>:11;</div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#a576e8035cb5e9ef9cf90bb2752a1b307">  201</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#a576e8035cb5e9ef9cf90bb2752a1b307">hopping</a>:1;</div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__TDD__1__6.html#a42c6533b4a02dcf24d2dbcec5bfb87a1">  203</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__TDD__1__6.html#a42c6533b4a02dcf24d2dbcec5bfb87a1">type</a>:1;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__10MHz__TDD__1__6.html">DCI0_10MHz_TDD_1_6</a> <a class="code" href="structDCI0__10MHz__TDD__1__6.html">DCI0_10MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define sizeof_DCI0_10MHz_TDD_1_6_t 29</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html">  210</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__10MHz__TDD__1__6.html">DCI1A_10MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#a4c2b491f8af24ca3f334b37dd1fbaa65">  212</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#a4c2b491f8af24ca3f334b37dd1fbaa65">padding</a>:3;</div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#aaadeeaff65713625aa5d19c212dda602">  214</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#aaadeeaff65713625aa5d19c212dda602">dai</a>:2;</div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#a8b62541f6f95ca2d3c5e8cb4f32adfca">  216</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#a8b62541f6f95ca2d3c5e8cb4f32adfca">TPC</a>:2;</div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#a3a288d2b9c56f0797c8a417d638ce0b2">  218</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#a3a288d2b9c56f0797c8a417d638ce0b2">rv</a>:2;</div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#ab3b207f122e606625af8631ea26a3f88">  220</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#ab3b207f122e606625af8631ea26a3f88">ndi</a>:1;</div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#ad416798567b8c54bc447a68b64cb9bd6">  222</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#ad416798567b8c54bc447a68b64cb9bd6">harq_pid</a>:4;</div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#a278ef9554fa9d0d78212d3c9c223fd44">  224</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#a278ef9554fa9d0d78212d3c9c223fd44">mcs</a>:5;</div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#a94c73fd7c71859f5bafd257807e82cab">  226</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#a94c73fd7c71859f5bafd257807e82cab">rballoc</a>:11;</div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#aebe4d4f0e035883a671b6e06ed5e6359">  228</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#aebe4d4f0e035883a671b6e06ed5e6359">vrb_type</a>:1;</div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__TDD__1__6.html#a020edc430266494acf16c242ef26d858">  230</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__TDD__1__6.html#a020edc430266494acf16c242ef26d858">type</a>:1;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160; </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__10MHz__TDD__1__6.html">DCI1A_10MHz_TDD_1_6</a> <a class="code" href="structDCI1A__10MHz__TDD__1__6.html">DCI1A_10MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_10MHz_TDD_1_6_t 29</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html">  238</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__20MHz__TDD__1__6.html">DCI0_20MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a9972d08a8417239c7f3b6696a4d98676">  240</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a9972d08a8417239c7f3b6696a4d98676">padding</a>:3;</div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#ad421b4b62e208877371b59f7b4ffa3ad">  242</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#ad421b4b62e208877371b59f7b4ffa3ad">cqi_req</a>:1;</div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a5649ad3d7537b9466c97589f48b7ae8d">  244</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a5649ad3d7537b9466c97589f48b7ae8d">dai</a>:2;</div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a51b163914405422ec6af255a2c94b45c">  246</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a51b163914405422ec6af255a2c94b45c">cshift</a>:3;</div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a921d443c394ec5a8a390dc35ff04c3c7">  248</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a921d443c394ec5a8a390dc35ff04c3c7">TPC</a>:2;</div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a938794419bf484ba537d0338e3042c29">  250</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a938794419bf484ba537d0338e3042c29">ndi</a>:1;</div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a8327b100783f9ef33a63f022be4d5632">  252</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a8327b100783f9ef33a63f022be4d5632">mcs</a>:5;</div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a28049e177452219e5cfba0c7c7d2de1a">  254</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a28049e177452219e5cfba0c7c7d2de1a">rballoc</a>:13;</div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a9506195a881eff116f1b552bcca2c281">  256</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a9506195a881eff116f1b552bcca2c281">hopping</a>:1;</div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__TDD__1__6.html#a84f1ba6c74c03ac90ad1588cec139068">  258</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__TDD__1__6.html#a84f1ba6c74c03ac90ad1588cec139068">type</a>:1;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__20MHz__TDD__1__6.html">DCI0_20MHz_TDD_1_6</a> <a class="code" href="structDCI0__20MHz__TDD__1__6.html">DCI0_20MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define sizeof_DCI0_20MHz_TDD_1_6_t 31</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html">  265</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__20MHz__TDD__1__6.html">DCI1A_20MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#a2e7a9fd72fbd8bc950bcebcc452af5af">  266</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#a2e7a9fd72fbd8bc950bcebcc452af5af">padding</a>:1;</div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#a8f72447e68c8c6c253518f4172e2478f">  268</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#a8f72447e68c8c6c253518f4172e2478f">dai</a>:2;</div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#a2855b1ae87fd56c6475d34706d2df391">  270</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#a2855b1ae87fd56c6475d34706d2df391">TPC</a>:2;</div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#ac5a2fd43eb1465835422e7b964a6e079">  272</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#ac5a2fd43eb1465835422e7b964a6e079">rv</a>:2;</div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#adb251e530cfcb5775896aa77f8701133">  274</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#adb251e530cfcb5775896aa77f8701133">ndi</a>:1;</div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#a3feca26fbdef3e291b59b689358a001c">  276</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#a3feca26fbdef3e291b59b689358a001c">harq_pid</a>:4;</div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#a27a333676fb3cc51a529a782e0fb4ad7">  278</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#a27a333676fb3cc51a529a782e0fb4ad7">mcs</a>:5;</div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#a226c613d74c2f18f2cd33d487fd7375f">  280</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#a226c613d74c2f18f2cd33d487fd7375f">rballoc</a>:13;</div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#abc5872b10d5c1f3206b42dbe0c23c8cb">  282</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#abc5872b10d5c1f3206b42dbe0c23c8cb">vrb_type</a>:1;</div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__TDD__1__6.html#a0197244721c5ec1047bfa3fecb684e08">  284</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__TDD__1__6.html#a0197244721c5ec1047bfa3fecb684e08">type</a>:1;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__20MHz__TDD__1__6.html">DCI1A_20MHz_TDD_1_6</a> <a class="code" href="structDCI1A__20MHz__TDD__1__6.html">DCI1A_20MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_20MHz_TDD_1_6_t 31</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html">  291</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__1__5MHz__FDD.html">DCI0_1_5MHz_FDD</a> {</div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#af4f944cf7edbb0559392ba111815f0f9">  293</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#af4f944cf7edbb0559392ba111815f0f9">padding</a>:13;</div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#a15da8ffebd5828be49fb2e2c05bce8bf">  295</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#a15da8ffebd5828be49fb2e2c05bce8bf">cqi_req</a>:1;</div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#ac9ebec382fbfce6c60b4bd69282afa02">  297</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#ac9ebec382fbfce6c60b4bd69282afa02">cshift</a>:3;</div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#a18bcef05f08e084c6ff1d199829605d0">  299</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#a18bcef05f08e084c6ff1d199829605d0">TPC</a>:2;</div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#a3bee584207ded8e10b73cee61aee35b4">  301</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#a3bee584207ded8e10b73cee61aee35b4">ndi</a>:1;</div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#a4be853e5ff30cda47394a58a92059abb">  303</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#a4be853e5ff30cda47394a58a92059abb">mcs</a>:5;</div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#ab68b51cb420ff79cd92eff754299b0c3">  305</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#ab68b51cb420ff79cd92eff754299b0c3">rballoc</a>:5;</div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#acace668577a08c4a94fc9f849620c04b">  307</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#acace668577a08c4a94fc9f849620c04b">hopping</a>:1;</div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="structDCI0__1__5MHz__FDD.html#af30f17057ff93b9442f8773b9b29b896">  309</a></span>&#160;  uint32_t <a class="code" href="structDCI0__1__5MHz__FDD.html#af30f17057ff93b9442f8773b9b29b896">type</a>:1;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160; </div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__1__5MHz__FDD.html">DCI0_1_5MHz_FDD</a> <a class="code" href="structDCI0__1__5MHz__FDD.html">DCI0_1_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define sizeof_DCI0_1_5MHz_FDD_t 21</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html">  316</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__1__5MHz__FDD.html">DCI1A_1_5MHz_FDD</a> {</div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#ab9b28e09203f720d3d456548ce0abf48">  318</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#ab9b28e09203f720d3d456548ce0abf48">padding</a>:12;</div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#a53feee0843ef463326fd95c25e579e67">  320</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#a53feee0843ef463326fd95c25e579e67">TPC</a>:2;</div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#a1d66514ee039165c8a27e08aed30fd3e">  322</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#a1d66514ee039165c8a27e08aed30fd3e">rv</a>:2;</div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#a8258e8537a2412f5e07143e2d78d023a">  324</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#a8258e8537a2412f5e07143e2d78d023a">ndi</a>:1;</div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#ae3ccfe920d82b8a030ad0323b87edb64">  326</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#ae3ccfe920d82b8a030ad0323b87edb64">harq_pid</a>:3;</div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#af87b117f8feff5a4fa805e1beeff6b5f">  328</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#af87b117f8feff5a4fa805e1beeff6b5f">mcs</a>:5;</div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#a3778479b2fea92eece370ac41739a0a6">  330</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#a3778479b2fea92eece370ac41739a0a6">rballoc</a>:5;</div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#a0e80ca8a027918d18461b232c7296046">  332</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#a0e80ca8a027918d18461b232c7296046">vrb_type</a>:1;</div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="structDCI1A__1__5MHz__FDD.html#a8d630fe007c1c9dd1800e35752c13952">  334</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__1__5MHz__FDD.html#a8d630fe007c1c9dd1800e35752c13952">type</a>:1;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__1__5MHz__FDD.html">DCI1A_1_5MHz_FDD</a> <a class="code" href="structDCI1A__1__5MHz__FDD.html">DCI1A_1_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_1_5MHz_FDD_t 21</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160; </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html">  342</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__5MHz__FDD.html">DCI0_5MHz_FDD</a> {</div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#a11303d4312ab2b585e76e2176a533358">  344</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#a11303d4312ab2b585e76e2176a533358">padding</a>:9;</div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#a8861592f71a959aeff4a7fcf83bf0d77">  346</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#a8861592f71a959aeff4a7fcf83bf0d77">cqi_req</a>:1;</div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#a3bcc9625a945d30d7522fcc2f12d3a9c">  348</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#a3bcc9625a945d30d7522fcc2f12d3a9c">cshift</a>:3;</div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#a7d2982e555055fd2a846f820bcf40c69">  350</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#a7d2982e555055fd2a846f820bcf40c69">TPC</a>:2;</div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#a28742d17cb5e36f248d26834bcd617e1">  352</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#a28742d17cb5e36f248d26834bcd617e1">ndi</a>:1;</div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#ac796f5efcba3b7e27c2fff4259214364">  354</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#ac796f5efcba3b7e27c2fff4259214364">mcs</a>:5;</div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#a61a0cc1361983b96e4eb3a74bdf72e10">  356</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#a61a0cc1361983b96e4eb3a74bdf72e10">rballoc</a>:9;</div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#a3ef28e374af54b5b5bba67730e7ddc20">  358</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#a3ef28e374af54b5b5bba67730e7ddc20">hopping</a>:1;</div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="structDCI0__5MHz__FDD.html#a2f8d056f1ab0ef30d0d763f37f3b3cd1">  360</a></span>&#160;  uint32_t <a class="code" href="structDCI0__5MHz__FDD.html#a2f8d056f1ab0ef30d0d763f37f3b3cd1">type</a>:1;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160; </div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__5MHz__FDD.html">DCI0_5MHz_FDD</a> <a class="code" href="structDCI0__5MHz__FDD.html">DCI0_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define sizeof_DCI0_5MHz_FDD_t 25</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160; </div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html">  367</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__5MHz__FDD.html">DCI1A_5MHz_FDD</a> {</div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#af3e984354b69eeff88776f05aa7fb3ad">  369</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#af3e984354b69eeff88776f05aa7fb3ad">padding</a>:8;</div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#adef3d21e6ea4f2773ac4a044d8246579">  371</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#adef3d21e6ea4f2773ac4a044d8246579">TPC</a>:2;</div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#a58649ae00e2049d507d207d2bb292066">  373</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#a58649ae00e2049d507d207d2bb292066">rv</a>:2;</div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#afc890412102f21be4a5ee977a54caca1">  375</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#afc890412102f21be4a5ee977a54caca1">ndi</a>:1;</div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#a048395b0205ab71e3c78e493fb3fcf98">  377</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#a048395b0205ab71e3c78e493fb3fcf98">harq_pid</a>:3;</div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#a2915223641e866a605418a9f1f08433d">  379</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#a2915223641e866a605418a9f1f08433d">mcs</a>:5;</div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#a850c58fd00311fba7efc68209808f687">  381</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#a850c58fd00311fba7efc68209808f687">rballoc</a>:9;</div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#a6c82e8b9bc670482d226607d433f0378">  383</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#a6c82e8b9bc670482d226607d433f0378">vrb_type</a>:1;</div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="structDCI1A__5MHz__FDD.html#a1d8b3df3cc144c07eac659d9f0dca025">  385</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__5MHz__FDD.html#a1d8b3df3cc144c07eac659d9f0dca025">type</a>:1;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160; </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__5MHz__FDD.html">DCI1A_5MHz_FDD</a> <a class="code" href="structDCI1A__5MHz__FDD.html">DCI1A_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_5MHz_FDD_t 25</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160; </div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160; </div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160; </div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html">  394</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__10MHz__FDD.html">DCI0_10MHz_FDD</a> {</div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#acc599782381a495e97261a0997cc7629">  396</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#acc599782381a495e97261a0997cc7629">padding</a>:7;</div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#ad196cea7dd4c84698d6862c68beeef42">  398</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#ad196cea7dd4c84698d6862c68beeef42">cqi_req</a>:1;</div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#a8662649b320acf3b7ad1bcea1aa4ab9f">  400</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#a8662649b320acf3b7ad1bcea1aa4ab9f">cshift</a>:3;</div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#a8f99e6838c58ba3385ef4e5031d7ee77">  402</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#a8f99e6838c58ba3385ef4e5031d7ee77">TPC</a>:2;</div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#a42bcfdf2a00e5a2d9887990730d6c104">  404</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#a42bcfdf2a00e5a2d9887990730d6c104">ndi</a>:1;</div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#a6c2d32a75a3e29da46d461ba3198b389">  406</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#a6c2d32a75a3e29da46d461ba3198b389">mcs</a>:5;</div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#a93ab22a40a2870aab2bb08ba15a14ce7">  408</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#a93ab22a40a2870aab2bb08ba15a14ce7">rballoc</a>:11;</div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#aea26f93116cb61f209017165f9b9f205">  410</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#aea26f93116cb61f209017165f9b9f205">hopping</a>:1;</div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="structDCI0__10MHz__FDD.html#a894a99067bc8b12409d80fdfdbd2b5e8">  412</a></span>&#160;  uint32_t <a class="code" href="structDCI0__10MHz__FDD.html#a894a99067bc8b12409d80fdfdbd2b5e8">type</a>:1;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160; </div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160; </div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__10MHz__FDD.html">DCI0_10MHz_FDD</a> <a class="code" href="structDCI0__10MHz__FDD.html">DCI0_10MHz_FDD_t</a>;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define sizeof_DCI0_10MHz_FDD_t 27</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160; </div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html">  419</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__10MHz__FDD.html">DCI1A_10MHz_FDD</a> {</div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#aeaf252e2285a651b2e29c3b5fabeacf0">  421</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#aeaf252e2285a651b2e29c3b5fabeacf0">padding</a>:6;</div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#aac2689e4b41aa2bab39a16e904065711">  423</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#aac2689e4b41aa2bab39a16e904065711">TPC</a>:2;</div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#a94cebc78fe98562ef35ebc7b4e5d17b7">  425</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#a94cebc78fe98562ef35ebc7b4e5d17b7">rv</a>:2;</div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#a4297ca3192e0b3b32f84b7f364c25ea4">  427</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#a4297ca3192e0b3b32f84b7f364c25ea4">ndi</a>:1;</div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#a6cfb2455b6302b649b7db142d7684442">  429</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#a6cfb2455b6302b649b7db142d7684442">harq_pid</a>:3;</div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#a2214ecc6bf7848b50b4d2777798a7920">  431</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#a2214ecc6bf7848b50b4d2777798a7920">mcs</a>:5;</div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#aea217d6dc482f9c2ccac58ce2c858caa">  433</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#aea217d6dc482f9c2ccac58ce2c858caa">rballoc</a>:11;</div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#a11ddf6e32c0b65c24ec548557684b216">  435</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#a11ddf6e32c0b65c24ec548557684b216">vrb_type</a>:1;</div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="structDCI1A__10MHz__FDD.html#ab1fb95bbb83083a5e2add165e991e47e">  437</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__10MHz__FDD.html#ab1fb95bbb83083a5e2add165e991e47e">type</a>:1;</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160; </div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__10MHz__FDD.html">DCI1A_10MHz_FDD</a> <a class="code" href="structDCI1A__10MHz__FDD.html">DCI1A_10MHz_FDD_t</a>;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_10MHz_FDD_t 27</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160; </div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html">  444</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0__20MHz__FDD.html">DCI0_20MHz_FDD</a> {</div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#a9ccc7c1d5ac80cea653ac859e4f3fbf6">  446</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#a9ccc7c1d5ac80cea653ac859e4f3fbf6">padding</a>:5;</div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#a9d2795174577eb8e389368f6270cec26">  448</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#a9d2795174577eb8e389368f6270cec26">cqi_req</a>:1;</div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#a95916f5d382b4ceb45d0ff1678b37bda">  450</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#a95916f5d382b4ceb45d0ff1678b37bda">cshift</a>:3;</div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#afccc6f4389f8c946b2aa38a137750991">  452</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#afccc6f4389f8c946b2aa38a137750991">TPC</a>:2;</div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#a9a4695e83afa2074e0d7fbfe3dc6f168">  454</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#a9a4695e83afa2074e0d7fbfe3dc6f168">ndi</a>:1;</div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#ae262f779374a0dde0e7aabb7b35e7f1f">  456</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#ae262f779374a0dde0e7aabb7b35e7f1f">mcs</a>:5;</div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#a7b52d11461d05774eb6bd9e7323ac9ae">  458</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#a7b52d11461d05774eb6bd9e7323ac9ae">rballoc</a>:13;</div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#a368212eae46c6785d61c93e442722d44">  460</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#a368212eae46c6785d61c93e442722d44">hopping</a>:1;</div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="structDCI0__20MHz__FDD.html#a736233154cf33017fe59727b64ea7309">  462</a></span>&#160;  uint32_t <a class="code" href="structDCI0__20MHz__FDD.html#a736233154cf33017fe59727b64ea7309">type</a>:1;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160; </div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160; </div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI0__20MHz__FDD.html">DCI0_20MHz_FDD</a> <a class="code" href="structDCI0__20MHz__FDD.html">DCI0_20MHz_FDD_t</a>;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define sizeof_DCI0_20MHz_FDD_t 28</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160; </div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html">  469</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__20MHz__FDD.html">DCI1A_20MHz_FDD</a> {</div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#a1091b41e280ba3f815b2fdf8b50108a8">  471</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#a1091b41e280ba3f815b2fdf8b50108a8">padding</a>:4;</div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#a4deb6c624449057f0e5aa73e061e3166">  473</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#a4deb6c624449057f0e5aa73e061e3166">TPC</a>:2;</div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#ab3b3cea91bb1eb9eb4ae328459882036">  475</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#ab3b3cea91bb1eb9eb4ae328459882036">rv</a>:2;</div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#a5f77fca95dabdc262141b3391a160a38">  477</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#a5f77fca95dabdc262141b3391a160a38">ndi</a>:1;</div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#a484364525841849d57d983d62fad6cbf">  479</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#a484364525841849d57d983d62fad6cbf">harq_pid</a>:3;</div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#ae73e9009eb8074b86ab86f19dcb791d6">  481</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#ae73e9009eb8074b86ab86f19dcb791d6">mcs</a>:5;</div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#ab645229ff0bfc255fd6ffab888d4c84b">  483</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#ab645229ff0bfc255fd6ffab888d4c84b">rballoc</a>:13;</div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#adbfc3ade36c63d4985c45247cfa33761">  485</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#adbfc3ade36c63d4985c45247cfa33761">vrb_type</a>:1;</div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="structDCI1A__20MHz__FDD.html#a3d3e22ea1059a421dbf0ce685fe06dcf">  487</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__20MHz__FDD.html#a3d3e22ea1059a421dbf0ce685fe06dcf">type</a>:1;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160; </div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__20MHz__FDD.html">DCI1A_20MHz_FDD</a> <a class="code" href="structDCI1A__20MHz__FDD.html">DCI1A_20MHz_FDD_t</a>;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_20MHz_FDD_t 28</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160; </div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html">  494</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1__1__5MHz__TDD.html">DCI1_1_5MHz_TDD</a> {</div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a7d2875a423e689af250a77dc3959a681">  496</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a7d2875a423e689af250a77dc3959a681">padding</a>:9;</div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a6dbdde07be02c06dc1a0712a0c9c41a2">  498</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a6dbdde07be02c06dc1a0712a0c9c41a2">dai</a>:2;</div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a0c61f7288b78adf5491beac6239b1800">  500</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a0c61f7288b78adf5491beac6239b1800">TPC</a>:2;</div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a68207afeb77a7b1a3721f8ad76242646">  502</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a68207afeb77a7b1a3721f8ad76242646">rv</a>:2;</div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a251b6f4a0adc7e8448fb92a595345eb3">  504</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a251b6f4a0adc7e8448fb92a595345eb3">ndi</a>:1;</div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a90646ba222d606b7b495ec3316b2c34a">  506</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a90646ba222d606b7b495ec3316b2c34a">harq_pid</a>:4;</div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a5e3eeba80ffd689b39a95fe83ee7de08">  508</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a5e3eeba80ffd689b39a95fe83ee7de08">mcs</a>:5;</div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a21a8976df15c0c18e7780e370212e978">  510</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a21a8976df15c0c18e7780e370212e978">rballoc</a>:6;</div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__TDD.html#a780db985e29d2973389ba804e1510544">  512</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__TDD.html#a780db985e29d2973389ba804e1510544">rah</a>:1;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160; </div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1__1__5MHz__TDD.html">DCI1_1_5MHz_TDD</a> <a class="code" href="structDCI1__1__5MHz__TDD.html">DCI1_1_5MHz_TDD_t</a>;</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define sizeof_DCI1_1_5MHz_TDD_t 23</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160; </div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html">  519</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1__5MHz__TDD.html">DCI1_5MHz_TDD</a> {</div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#a8ac55f0ab7226bab6a4c2cab6153dff5">  521</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#a8ac55f0ab7226bab6a4c2cab6153dff5">padding</a>:2;</div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#a7e4902318a29e330ff45ac8cbf6dfe6f">  523</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#a7e4902318a29e330ff45ac8cbf6dfe6f">dai</a>:2;</div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#ab07dfe7ad206d1392d0c91024413c740">  525</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#ab07dfe7ad206d1392d0c91024413c740">TPC</a>:2;</div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#a1d93d906c92fcc1f1d4df290c744b723">  527</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#a1d93d906c92fcc1f1d4df290c744b723">rv</a>:2;</div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#a5b7ad516436d458c6cf9ab97b0f833b6">  529</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#a5b7ad516436d458c6cf9ab97b0f833b6">ndi</a>:1;</div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#a041aa298f0d4045988d333da0327bc6a">  531</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#a041aa298f0d4045988d333da0327bc6a">harq_pid</a>:4;</div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#a5eb585c5736a2df8be89192739099891">  533</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#a5eb585c5736a2df8be89192739099891">mcs</a>:5;</div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#a812ba7123c01e72788f7bf42ba3ebdf5">  535</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#a812ba7123c01e72788f7bf42ba3ebdf5">rballoc</a>:13;</div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__TDD.html#aa0286d7c1d92427d4137ac32b8b2a0d2">  537</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__TDD.html#aa0286d7c1d92427d4137ac32b8b2a0d2">rah</a>:1;</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160; </div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1__5MHz__TDD.html">DCI1_5MHz_TDD</a> <a class="code" href="structDCI1__5MHz__TDD.html">DCI1_5MHz_TDD_t</a>;</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define sizeof_DCI1_5MHz_TDD_t 30</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160; </div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html">  544</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1__10MHz__TDD.html">DCI1_10MHz_TDD</a> {</div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#afc5206209e58921d7185b31bce309559">  546</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#afc5206209e58921d7185b31bce309559">padding</a>:30;</div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#ad0b44f03450fcb0522539dd68b8fbf8d">  548</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#ad0b44f03450fcb0522539dd68b8fbf8d">dai</a>:2;</div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#a72823f7d91671bf437bac2aebc961ae8">  550</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#a72823f7d91671bf437bac2aebc961ae8">TPC</a>:2;</div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#af4f8d0f34c8d53b16b82c1facea809fe">  552</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#af4f8d0f34c8d53b16b82c1facea809fe">rv</a>:2;</div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#a31e10ab73af1728f74edcdc80e35d83a">  554</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#a31e10ab73af1728f74edcdc80e35d83a">ndi</a>:1;</div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#ad8df3356ee9553c609d1d9aa9437af22">  556</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#ad8df3356ee9553c609d1d9aa9437af22">harq_pid</a>:4;</div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#ad69e484d048ab75a1bf3ee48cb5b1c12">  558</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#ad69e484d048ab75a1bf3ee48cb5b1c12">mcs</a>:5;</div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#afab7c8a9a41a9e21b134e7c6b8504e8f">  560</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#afab7c8a9a41a9e21b134e7c6b8504e8f">rballoc</a>:17;</div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__TDD.html#ac20fede87f16dc96b876c45773d536d2">  562</a></span>&#160;  uint64_t <a class="code" href="structDCI1__10MHz__TDD.html#ac20fede87f16dc96b876c45773d536d2">rah</a>:1;</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160; </div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1__10MHz__TDD.html">DCI1_10MHz_TDD</a> <a class="code" href="structDCI1__10MHz__TDD.html">DCI1_10MHz_TDD_t</a>;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define sizeof_DCI1_10MHz_TDD_t 34</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160; </div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html">  569</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1__20MHz__TDD.html">DCI1_20MHz_TDD</a> {</div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#aab7278da7a446d4f6cbb77f5956b94f7">  571</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#aab7278da7a446d4f6cbb77f5956b94f7">padding</a>:22;</div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#a39f2741f04ebfa466620adcce48b91d9">  573</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#a39f2741f04ebfa466620adcce48b91d9">dai</a>:2;</div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#ab5ee08e629a1b948b5c86ee11f0e901a">  575</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#ab5ee08e629a1b948b5c86ee11f0e901a">TPC</a>:2;</div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#ab68738f626762abe81c015449a37e44b">  577</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#ab68738f626762abe81c015449a37e44b">rv</a>:2;</div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#a3c767cbe7a831fb6f578492081630a99">  579</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#a3c767cbe7a831fb6f578492081630a99">ndi</a>:1;</div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#abb857d81c3fa555c85d696482501ba42">  581</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#abb857d81c3fa555c85d696482501ba42">harq_pid</a>:4;</div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#a6ce5f438a844751eb5a4052aa91f27f9">  583</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#a6ce5f438a844751eb5a4052aa91f27f9">mcs</a>:5;</div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#a0beac367e0ac5c01a6a19e8cca22a8b9">  585</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#a0beac367e0ac5c01a6a19e8cca22a8b9">rballoc</a>:25;</div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__TDD.html#a90e26e9c65a5bcced21613721e46663e">  587</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__TDD.html#a90e26e9c65a5bcced21613721e46663e">rah</a>:1;</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160; </div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1__20MHz__TDD.html">DCI1_20MHz_TDD</a> <a class="code" href="structDCI1__20MHz__TDD.html">DCI1_20MHz_TDD_t</a>;</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define sizeof_DCI1_20MHz_TDD_t 42</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160; </div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html">  594</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1__1__5MHz__FDD.html">DCI1_1_5MHz_FDD</a> {</div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html#aae1b3021f622a75308e55a99f565b402">  596</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__FDD.html#aae1b3021f622a75308e55a99f565b402">padding</a>:11;</div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html#a21f1bace061b971b2e4370e9a976e20e">  598</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__FDD.html#a21f1bace061b971b2e4370e9a976e20e">TPC</a>:2;</div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html#a26b1e4ae61ed7be6185e4d63f90e9aa6">  600</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__FDD.html#a26b1e4ae61ed7be6185e4d63f90e9aa6">rv</a>:2;</div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html#a605492cdf9b609fd1e7a182687dd2623">  602</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__FDD.html#a605492cdf9b609fd1e7a182687dd2623">ndi</a>:1;</div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html#ac379a3e436c5c1660c2685d21528a2ad">  604</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__FDD.html#ac379a3e436c5c1660c2685d21528a2ad">harq_pid</a>:4;</div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html#ae518634336b3f80d172e5823e0b203df">  606</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__FDD.html#ae518634336b3f80d172e5823e0b203df">mcs</a>:5;</div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html#abad380f67ff00e6f09cae71e7f2a8152">  608</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__FDD.html#abad380f67ff00e6f09cae71e7f2a8152">rballoc</a>:6;</div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="structDCI1__1__5MHz__FDD.html#a5ecf6e0050a5ce21a06282b7838f7166">  610</a></span>&#160;  uint32_t <a class="code" href="structDCI1__1__5MHz__FDD.html#a5ecf6e0050a5ce21a06282b7838f7166">rah</a>:1;</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160; </div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1__1__5MHz__FDD.html">DCI1_1_5MHz_FDD</a> <a class="code" href="structDCI1__1__5MHz__FDD.html">DCI1_1_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define sizeof_DCI1_1_5MHz_FDD_t 23</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160; </div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html">  617</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1__5MHz__FDD.html">DCI1_5MHz_FDD</a> {</div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html#a5899876edb840f183e93a8c18619acc2">  619</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__FDD.html#a5899876edb840f183e93a8c18619acc2">padding</a>:5;</div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html#a329f62169c1eef910d25bc7c3a9971d2">  621</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__FDD.html#a329f62169c1eef910d25bc7c3a9971d2">TPC</a>:2;</div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html#ab4e7c765f863318f3637479d8405ef6a">  623</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__FDD.html#ab4e7c765f863318f3637479d8405ef6a">rv</a>:2;</div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html#ae3aa207287fb63a4912e1e4d3c8c27a5">  625</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__FDD.html#ae3aa207287fb63a4912e1e4d3c8c27a5">ndi</a>:1;</div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html#a65668fa87f76d52b86033c67d413a775">  627</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__FDD.html#a65668fa87f76d52b86033c67d413a775">harq_pid</a>:3;</div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html#a5a60f50cd835407055c31c99f9483939">  629</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__FDD.html#a5a60f50cd835407055c31c99f9483939">mcs</a>:5;</div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html#af50312ad3b42f99ec0f86c63ed34f5a0">  631</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__FDD.html#af50312ad3b42f99ec0f86c63ed34f5a0">rballoc</a>:13;</div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="structDCI1__5MHz__FDD.html#a5efd54122793ddee0ad0a9d2a2f31c40">  633</a></span>&#160;  uint32_t <a class="code" href="structDCI1__5MHz__FDD.html#a5efd54122793ddee0ad0a9d2a2f31c40">rah</a>:1;</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1__5MHz__FDD.html">DCI1_5MHz_FDD</a> <a class="code" href="structDCI1__5MHz__FDD.html">DCI1_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define sizeof_DCI1_5MHz_FDD_t 27</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160; </div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html">  640</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1__10MHz__FDD.html">DCI1_10MHz_FDD</a> {</div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html#a566ec2281338c1a3e7205f85d63a9313">  642</a></span>&#160;  uint32_t <a class="code" href="structDCI1__10MHz__FDD.html#a566ec2281338c1a3e7205f85d63a9313">padding</a>:1;</div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html#a77566eed9251ab1afe4a1f6a3d48f2d2">  644</a></span>&#160;  uint32_t <a class="code" href="structDCI1__10MHz__FDD.html#a77566eed9251ab1afe4a1f6a3d48f2d2">TPC</a>:2;</div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html#a0b7d213ae413383e3f0e925bccd0501a">  646</a></span>&#160;  uint32_t <a class="code" href="structDCI1__10MHz__FDD.html#a0b7d213ae413383e3f0e925bccd0501a">rv</a>:2;</div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html#ac5e302fbcb00668a768bbd6d6981bdb2">  648</a></span>&#160;  uint32_t <a class="code" href="structDCI1__10MHz__FDD.html#ac5e302fbcb00668a768bbd6d6981bdb2">ndi</a>:1;</div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html#ae6d09ff0600378d5325bbcba23ea5436">  650</a></span>&#160;  uint32_t <a class="code" href="structDCI1__10MHz__FDD.html#ae6d09ff0600378d5325bbcba23ea5436">harq_pid</a>:3;</div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html#aa50ea4689ad755acccb154541dbef267">  652</a></span>&#160;  uint32_t <a class="code" href="structDCI1__10MHz__FDD.html#aa50ea4689ad755acccb154541dbef267">mcs</a>:5;</div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html#a73491b45dd6641217560d8add67cc8e9">  654</a></span>&#160;  uint32_t <a class="code" href="structDCI1__10MHz__FDD.html#a73491b45dd6641217560d8add67cc8e9">rballoc</a>:17;</div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="structDCI1__10MHz__FDD.html#aed84518a702f39a8e37510d3a2a8ac26">  656</a></span>&#160;  uint32_t <a class="code" href="structDCI1__10MHz__FDD.html#aed84518a702f39a8e37510d3a2a8ac26">rah</a>:1;</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160; </div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1__10MHz__FDD.html">DCI1_10MHz_FDD</a> <a class="code" href="structDCI1__10MHz__FDD.html">DCI1_10MHz_FDD_t</a>;</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define sizeof_DCI1_10MHz_FDD_t 31</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160; </div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html">  663</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1__20MHz__FDD.html">DCI1_20MHz_FDD</a> {</div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html#ad26b13851100bccc282f4e800f71cf65">  665</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__FDD.html#ad26b13851100bccc282f4e800f71cf65">padding</a>:25;</div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html#a22158cacf3adb015b32a45e3ed6cdd39">  667</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__FDD.html#a22158cacf3adb015b32a45e3ed6cdd39">TPC</a>:2;</div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html#aa064c09384bfcd14bc9d46510ad1abb6">  669</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__FDD.html#aa064c09384bfcd14bc9d46510ad1abb6">rv</a>:2;</div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html#a4b6b68647af22b7b3e5da163135b0fc8">  671</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__FDD.html#a4b6b68647af22b7b3e5da163135b0fc8">ndi</a>:1;</div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html#a405c73aeb525e444608adfa9868e89d0">  673</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__FDD.html#a405c73aeb525e444608adfa9868e89d0">harq_pid</a>:3;</div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html#a0d996fe63d0c4809ad5afd4938ee336f">  675</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__FDD.html#a0d996fe63d0c4809ad5afd4938ee336f">mcs</a>:5;</div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html#aff70c006bf9b1a7e8606325d389d0148">  677</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__FDD.html#aff70c006bf9b1a7e8606325d389d0148">rballoc</a>:25;</div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="structDCI1__20MHz__FDD.html#acb871ddb81d5118dd9fea6a422726483">  679</a></span>&#160;  uint64_t <a class="code" href="structDCI1__20MHz__FDD.html#acb871ddb81d5118dd9fea6a422726483">rah</a>:1;</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160; </div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1__20MHz__FDD.html">DCI1_20MHz_FDD</a> <a class="code" href="structDCI1__20MHz__FDD.html">DCI1_20MHz_FDD_t</a>;</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define sizeof_DCI1_20MHz_FDD_t 39</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160; </div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="structDCI1A__RA__5MHz__TDD__1__6.html">  686</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html">DCI1A_RA_5MHz_TDD_1_6</a> {</div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="structDCI1A__RA__5MHz__TDD__1__6.html#ac4bcb60f5bffc88ff882c24c7960f267">  688</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html#ac4bcb60f5bffc88ff882c24c7960f267">padding</a>:11;</div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="structDCI1A__RA__5MHz__TDD__1__6.html#aff68f43c1bb6938fd6871dd06cf61d50">  690</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html#aff68f43c1bb6938fd6871dd06cf61d50">prach_mask_index</a>:4;</div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="structDCI1A__RA__5MHz__TDD__1__6.html#a6a6019779e0836354ad1798e915a0dd2">  692</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html#a6a6019779e0836354ad1798e915a0dd2">preamble_index</a>:6;</div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="structDCI1A__RA__5MHz__TDD__1__6.html#a9ec78818d79a1ca252dd4a9eeaf3e79f">  694</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html#a9ec78818d79a1ca252dd4a9eeaf3e79f">rballoc</a>:9;</div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="structDCI1A__RA__5MHz__TDD__1__6.html#a95803355ed41c9ffc37b431115c96406">  696</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html#a95803355ed41c9ffc37b431115c96406">vrb_type</a>:1;</div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="structDCI1A__RA__5MHz__TDD__1__6.html#ab468c6d44debc50ca6e88762ea7ee2d0">  698</a></span>&#160;  uint32_t <a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html#ab468c6d44debc50ca6e88762ea7ee2d0">type</a>:1;</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160; </div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html">DCI1A_RA_5MHz_TDD_1_6</a> <a class="code" href="structDCI1A__RA__5MHz__TDD__1__6.html">DCI1A_RA_5MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define sizeof_DCI1A_RA_5MHz_TDD_1_6_t 27</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160; </div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">struct DCI1A_5MHz_TDD_0 {</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">  uint32_t type:1;</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">  uint32_t vrb_type:1;</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">  uint32_t rballoc:9;</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">  union {</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">    RA_PDSCH_TDD_t ra_pdsch;</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">    PDSCH_TDD_t pdsch;</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">  } pdu;</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">} __attribute__ ((__packed__));</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">typedef struct DCI1A_5MHz_TDD_0 DCI1A_5MHz_TDD_0_t;</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">#define sizeof_DCI1A_5MHz_TDD_0_t 27</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160; </div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html">  724</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1B__5MHz__2A__FDD.html">DCI1B_5MHz_2A_FDD</a> {</div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#a989124156e6e208d1012f2490e336869">  726</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#a989124156e6e208d1012f2490e336869">vrb_type</a>:1;</div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#a792237097071ede14f1e2bbf6d4abc29">  728</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#a792237097071ede14f1e2bbf6d4abc29">rballoc</a>:9;</div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#a869c2ec1d23145f20a664eb54bd5fd09">  730</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#a869c2ec1d23145f20a664eb54bd5fd09">mcs</a>:5;</div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#a45be5a1dc18bfb7949d974c18493c4ed">  732</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#a45be5a1dc18bfb7949d974c18493c4ed">harq_pid</a>:3;</div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#a9ca2851d75688ce4db44ffa421c1d117">  734</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#a9ca2851d75688ce4db44ffa421c1d117">ndi</a>:1;</div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#aace9dc45b434b1ea46bc43bb21c6d38b">  736</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#aace9dc45b434b1ea46bc43bb21c6d38b">rv</a>:2;</div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#a6a9ccca1a10b0ab3af44a2a201dfd885">  738</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#a6a9ccca1a10b0ab3af44a2a201dfd885">TPC</a>:2;</div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#a9e8fc08cc190e6e78699324a99946ae7">  740</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#a9e8fc08cc190e6e78699324a99946ae7">tpmi</a>:2;</div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#abfab8fce24741568f18cd20c3c0268d4">  742</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#abfab8fce24741568f18cd20c3c0268d4">pmi</a>:1;</div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__FDD.html#af36b366c98b5484ac3140e3547cd2608">  744</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__FDD.html#af36b366c98b5484ac3140e3547cd2608">padding</a>:1;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160; </div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1B__5MHz__2A__FDD.html">DCI1B_5MHz_2A_FDD</a> <a class="code" href="structDCI1B__5MHz__2A__FDD.html">DCI1B_5MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define sizeof_DCI1B_5MHz_FDD_t 27</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160; </div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html">  751</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1B__5MHz__2A__TDD.html">DCI1B_5MHz_2A_TDD</a> {</div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#ac4b8e5fa558b3c6729afcdfd9c7ba742">  753</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#ac4b8e5fa558b3c6729afcdfd9c7ba742">vrb_type</a>:1;</div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#a9b6b4dcb4b27f257b6980467c6e41d26">  755</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#a9b6b4dcb4b27f257b6980467c6e41d26">rballoc</a>:9;</div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#a6702d9c20eb3283a636898cb8f16cf5f">  757</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#a6702d9c20eb3283a636898cb8f16cf5f">mcs</a>:5;</div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#a0df7bade440d21d3b4467da6eed719ba">  759</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#a0df7bade440d21d3b4467da6eed719ba">harq_pid</a>:4;</div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#aa369ccfe0ba2194026bd11ad542848eb">  761</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#aa369ccfe0ba2194026bd11ad542848eb">ndi</a>:1;</div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#ad923c65f0615dcb63e275c189c63db82">  763</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#ad923c65f0615dcb63e275c189c63db82">rv</a>:2;</div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#a5afd385170f6a7df1b1ada5a85b2fb56">  765</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#a5afd385170f6a7df1b1ada5a85b2fb56">TPC</a>:2;</div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#a3975eeea3be07c40a34e0dd305364557">  767</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#a3975eeea3be07c40a34e0dd305364557">dai</a>:2;</div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#a834bb4dd31fbe16365498db0f628dbd9">  769</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#a834bb4dd31fbe16365498db0f628dbd9">tpmi</a>:2;</div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__2A__TDD.html#a492e6bad0f5682e1e467a7d785a2e7b8">  771</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__2A__TDD.html#a492e6bad0f5682e1e467a7d785a2e7b8">pmi</a>:1;</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160; </div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1B__5MHz__2A__TDD.html">DCI1B_5MHz_2A_TDD</a> <a class="code" href="structDCI1B__5MHz__2A__TDD.html">DCI1B_5MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define sizeof_DCI1B_5MHz_2A_TDD_t 29</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160; </div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html">  778</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1B__5MHz__4A__FDD.html">DCI1B_5MHz_4A_FDD</a> {</div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#ac1200452c8436079d832a56bfbb954ed">  780</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#ac1200452c8436079d832a56bfbb954ed">vrb_type</a>:1;</div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#a1a61926b226d31a42b0d7abaf1dc4492">  782</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#a1a61926b226d31a42b0d7abaf1dc4492">rballoc</a>:9;</div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#a22e6280e98f7d3a09ac1c00827947c0d">  784</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#a22e6280e98f7d3a09ac1c00827947c0d">mcs</a>:5;</div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#afd178f4ffdda2f891b928422ea78a404">  786</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#afd178f4ffdda2f891b928422ea78a404">harq_pid</a>:3;</div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#aead4f02f29b4164e0d275abf56898d21">  788</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#aead4f02f29b4164e0d275abf56898d21">ndi</a>:1;</div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#a61b2fbbd22775a20b98e9f90a891010d">  790</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#a61b2fbbd22775a20b98e9f90a891010d">rv</a>:2;</div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#a7ab0ac02b1efea14ba0cb69596576d36">  792</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#a7ab0ac02b1efea14ba0cb69596576d36">TPC</a>:2;</div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#a7b0aa5484e05b838b50d31a1ea40c3f2">  794</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#a7b0aa5484e05b838b50d31a1ea40c3f2">tpmi</a>:4;</div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__FDD.html#a9785386dce6de75f68096bc15c1cd37f">  796</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__FDD.html#a9785386dce6de75f68096bc15c1cd37f">pmi</a>:1;</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160; </div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1B__5MHz__4A__FDD.html">DCI1B_5MHz_4A_FDD</a> <a class="code" href="structDCI1B__5MHz__4A__FDD.html">DCI1B_5MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define sizeof_DCI1B_5MHz_4A_FDD_t 28</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160; </div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html">  803</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1B__5MHz__4A__TDD.html">DCI1B_5MHz_4A_TDD</a> {</div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#a47ecc19204df948910903fa584073025">  805</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#a47ecc19204df948910903fa584073025">vrb_type</a>:1;</div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#ae59ec8f32c47818b6ecc893d007ad6e2">  807</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#ae59ec8f32c47818b6ecc893d007ad6e2">rballoc</a>:9;</div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#af8361a6e2ad4bdd98eab3d8480365081">  809</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#af8361a6e2ad4bdd98eab3d8480365081">mcs</a>:5;</div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#aee2bdc4ac6a25cc991df27f861843a4c">  811</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#aee2bdc4ac6a25cc991df27f861843a4c">harq_pid</a>:4;</div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#a85f8c1273de28c4957430663768f857a">  813</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#a85f8c1273de28c4957430663768f857a">ndi</a>:1;</div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#a9c3f0dcb537c0fcd09662bf0a06d9441">  815</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#a9c3f0dcb537c0fcd09662bf0a06d9441">rv</a>:2;</div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#a26847ce49019a7255ea24caa41608051">  817</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#a26847ce49019a7255ea24caa41608051">TPC</a>:2;</div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#a005d69a7264b35ff5a7608b101add7aa">  819</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#a005d69a7264b35ff5a7608b101add7aa">dai</a>:2;</div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#a062c2ef70a08970256bb6e06a467a9dd">  821</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#a062c2ef70a08970256bb6e06a467a9dd">tpmi</a>:4;</div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="structDCI1B__5MHz__4A__TDD.html#a68d343e2d5502c67aa1d7a820e3ab70e">  823</a></span>&#160;  uint32_t <a class="code" href="structDCI1B__5MHz__4A__TDD.html#a68d343e2d5502c67aa1d7a820e3ab70e">pmi</a>:1;</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160; </div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1B__5MHz__4A__TDD.html">DCI1B_5MHz_4A_TDD</a> <a class="code" href="structDCI1B__5MHz__4A__TDD.html">DCI1B_5MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define sizeof_DCI1B_5MHz_4A_TDD_t 31</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160; </div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="structDCI1C__1__5MHz.html">  830</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1C__1__5MHz.html">DCI1C_1_5MHz</a></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;{</div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="structDCI1C__1__5MHz.html#a3eb0f27e89f39334049569bad03ed824">  833</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__1__5MHz.html#a3eb0f27e89f39334049569bad03ed824">padding</a>:24;</div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="structDCI1C__1__5MHz.html#a7105683472e0d9ebf5f807861705aa56">  834</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__1__5MHz.html#a7105683472e0d9ebf5f807861705aa56">mcs</a>:5;</div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="structDCI1C__1__5MHz.html#a9260102d876d8481accdddb147bfd64c">  835</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__1__5MHz.html#a9260102d876d8481accdddb147bfd64c">rballoc</a>:3;  <span class="comment">// N_RB_step = 2, Ngap=Ngap1=3, NDLVRBGap = 6, ceil(log2((3*4)/2)) = 3</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160; </div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1C__1__5MHz.html">DCI1C_1_5MHz</a> <a class="code" href="structDCI1C__1__5MHz.html">DCI1C_1_5MHz_t</a>;</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define sizeof_DCI1C_1_5MHz_t 8</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160; </div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">/*********************************************************</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">**********************************************************/</span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="structDCI1C__5MHz.html">  844</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1C__5MHz.html">DCI1C_5MHz</a></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;{</div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="structDCI1C__5MHz.html#a76cdbb53176f406d1ed810acd62d78d6">  847</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__5MHz.html#a76cdbb53176f406d1ed810acd62d78d6">padding</a>:20;</div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="structDCI1C__5MHz.html#aa3329e3a05262ce7dc4bc0ef1f1693bd">  848</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__5MHz.html#aa3329e3a05262ce7dc4bc0ef1f1693bd">mcs</a>:5;</div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="structDCI1C__5MHz.html#a6e1ee44978bda1bcfc24558007c6ad23">  849</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__5MHz.html#a6e1ee44978bda1bcfc24558007c6ad23">rballoc</a>:7;   <span class="comment">// N_RB_step = 2, Ngap1=Ngap2=12, NDLVRBGap = 24, ceil(log2((12*13)/2)) = 7</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160; </div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1C__5MHz.html">DCI1C_5MHz</a> <a class="code" href="structDCI1C__5MHz.html">DCI1C_5MHz_t</a>;</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define sizeof_DCI1C_5MHz_t 12 </span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160; </div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="structDCI1C__10MHz.html">  856</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1C__10MHz.html">DCI1C_10MHz</a></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;{</div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="structDCI1C__10MHz.html#a3a5b31d13a1bf8186d832beb4d2cd5bb">  859</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__10MHz.html#a3a5b31d13a1bf8186d832beb4d2cd5bb">padding</a>:19;</div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="structDCI1C__10MHz.html#ac219679a6722f5889bdec877d6993593">  860</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__10MHz.html#ac219679a6722f5889bdec877d6993593">mcs</a>:5;</div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="structDCI1C__10MHz.html#a833dcde06de39977f843f51c0572b63f">  861</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__10MHz.html#a833dcde06de39977f843f51c0572b63f">rballoc</a>:7;  <span class="comment">// N_RB_step = 4, Ngap1=27, NDLVRBGap = 46, ceil(log2(((11*12)/2)) = 7</span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="structDCI1C__10MHz.html#ae4fe3fc999b8b299c0bae6b40181c9c7">  862</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__10MHz.html#ae4fe3fc999b8b299c0bae6b40181c9c7">Ngap</a>:1;</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160; </div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1C__10MHz.html">DCI1C_10MHz</a> <a class="code" href="structDCI1C__10MHz.html">DCI1C_10MHz_t</a>;</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define sizeof_DCI1C_10MHz_t 13</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160; </div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="structDCI1C__15MHz.html">  869</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1C__15MHz.html">DCI1C_15MHz</a></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;{</div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="structDCI1C__15MHz.html#a6bcbd06ce70aa608953a6606eff11ae1">  872</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__15MHz.html#a6bcbd06ce70aa608953a6606eff11ae1">padding</a>:18;</div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="structDCI1C__15MHz.html#a2dc11d6193b0b49490c362eb0de6d2d9">  873</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__15MHz.html#a2dc11d6193b0b49490c362eb0de6d2d9">mcs</a>:5;</div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="structDCI1C__15MHz.html#a85032c5917cc62cdd34f8ac099fe3382">  874</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__15MHz.html#a85032c5917cc62cdd34f8ac099fe3382">rballoc</a>:8; <span class="comment">// N_RB_step = 4, Ngap1=64, ceil(log2((16*17)/2)) = 8</span></div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="structDCI1C__15MHz.html#a7c6a4c349fa97ce6d6082e68448628f0">  875</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__15MHz.html#a7c6a4c349fa97ce6d6082e68448628f0">Ngap</a>:1;</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160; </div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1C__15MHz.html">DCI1C_15MHz</a> <a class="code" href="structDCI1C__15MHz.html">DCI1C_15MHz_t</a>;</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define sizeof_DCI1C_15MHz_t X</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160; </div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="structDCI1C__20MHz.html">  882</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1C__20MHz.html">DCI1C_20MHz</a></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;{</div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="structDCI1C__20MHz.html#a3ea9d2504e9d0c4ddb7e80450e438195">  885</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__20MHz.html#a3ea9d2504e9d0c4ddb7e80450e438195">padding</a>:17;</div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="structDCI1C__20MHz.html#a20f419ee845d306a44ded229bf35ae5a">  886</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__20MHz.html#a20f419ee845d306a44ded229bf35ae5a">mcs</a>:5;</div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="structDCI1C__20MHz.html#a75fad1aebe3e2ae1dedcd425f4db0bc7">  887</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__20MHz.html#a75fad1aebe3e2ae1dedcd425f4db0bc7">rballoc</a>:9; <span class="comment">// N_RB_step = 4, Ngap1=48, ceil(log2((24*25)/2)) = 9</span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="structDCI1C__20MHz.html#a344c093ae688855cc23614ed38a0fa90">  888</a></span>&#160;  uint32_t <a class="code" href="structDCI1C__20MHz.html#a344c093ae688855cc23614ed38a0fa90">Ngap</a>:1;</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160; </div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1C__20MHz.html">DCI1C_20MHz</a> <a class="code" href="structDCI1C__20MHz.html">DCI1C_20MHz_t</a>;</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define sizeof_DCI1C_20MHz_t 15</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160; </div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">/*********************************************************</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">**********************************************************/</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160; </div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html">  898</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1D__5MHz__2A__FDD.html">DCI1D_5MHz_2A_FDD</a> {</div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#ac1d5f17c47f62571deca706dffb5eb21">  900</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#ac1d5f17c47f62571deca706dffb5eb21">vrb_type</a>:1;</div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#a0b9f96d5d0f342a10d9bde6021f8c253">  902</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#a0b9f96d5d0f342a10d9bde6021f8c253">rballoc</a>:9;</div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#a00e2aec1d9927a54e2052a107ea9841a">  904</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#a00e2aec1d9927a54e2052a107ea9841a">mcs</a>:5;</div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#af005a22fb7892ed775245f2f0fd852fa">  906</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#af005a22fb7892ed775245f2f0fd852fa">harq_pid</a>:3;</div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#aa66a6cd2723f9eec2f1f2d667f335bed">  908</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#aa66a6cd2723f9eec2f1f2d667f335bed">ndi</a>:1;</div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#a8e6d438c46db46a037c049054be21235">  910</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#a8e6d438c46db46a037c049054be21235">rv</a>:2;</div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#a60880f58805b288348f6e08c83aac900">  912</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#a60880f58805b288348f6e08c83aac900">TPC</a>:2;</div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#ad6a39e8885dccb5816fd8e5de3e4a33c">  914</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#ad6a39e8885dccb5816fd8e5de3e4a33c">tpmi</a>:2;</div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#ad76b828ff2e6d6ab75d97c39a0e76a15">  916</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#ad76b828ff2e6d6ab75d97c39a0e76a15">pmi</a>:1;</div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__FDD.html#aacd5de8aeb25c273706d92db0b1afc64">  918</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__FDD.html#aacd5de8aeb25c273706d92db0b1afc64">dl_power_off</a>:1;</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160; </div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1D__5MHz__2A__FDD.html">DCI1D_5MHz_2A_FDD</a> <a class="code" href="structDCI1D__5MHz__2A__FDD.html">DCI1D_5MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define sizeof_DCI1D_5MHz_2A_FDD_t 27</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160; </div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html">  925</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1D__5MHz__2A__TDD.html">DCI1D_5MHz_2A_TDD</a> {</div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#a163216b0d75054526e05229fa5d9a4ba">  927</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#a163216b0d75054526e05229fa5d9a4ba">vrb_type</a>:1;</div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#abef172cabee32d8d5406c8f27060b876">  929</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#abef172cabee32d8d5406c8f27060b876">rballoc</a>:9;</div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#a660f23866240721bdbf98b2df113c5d7">  931</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#a660f23866240721bdbf98b2df113c5d7">mcs</a>:5;</div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#a051771c12ebb0d9d2ae905f70f8b3ac6">  933</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#a051771c12ebb0d9d2ae905f70f8b3ac6">harq_pid</a>:4;</div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#a5a77423d3bdcd76be5616276be33c3a5">  935</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#a5a77423d3bdcd76be5616276be33c3a5">ndi</a>:1;</div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#a703db3b8b8cb96c00a47755c62d81a88">  937</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#a703db3b8b8cb96c00a47755c62d81a88">rv</a>:2;</div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#af5bbb5d64e18319d1f57734897978bf3">  939</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#af5bbb5d64e18319d1f57734897978bf3">TPC</a>:2;</div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#a07d459d2a89f8d92bf9918d3a634da27">  941</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#a07d459d2a89f8d92bf9918d3a634da27">dai</a>:2;</div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#ad22b39f3a9fbc9924e81e4257fd5ba37">  943</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#ad22b39f3a9fbc9924e81e4257fd5ba37">tpmi</a>:2;</div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#a6421843e7cf669432d2cb92997c97d9a">  945</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#a6421843e7cf669432d2cb92997c97d9a">pmi</a>:1;</div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__2A__TDD.html#ae28f23ab5c6b3235a53aa7fad0bf3c08">  947</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__2A__TDD.html#ae28f23ab5c6b3235a53aa7fad0bf3c08">dl_power_off</a>:1;</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160; </div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1D__5MHz__2A__TDD.html">DCI1D_5MHz_2A_TDD</a> <a class="code" href="structDCI1D__5MHz__2A__TDD.html">DCI1D_5MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define sizeof_DCI1D_5MHz_2A_TDD_t 30</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160; </div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html">  954</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1D__5MHz__4A__FDD.html">DCI1D_5MHz_4A_FDD</a> {</div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a45636f132e909aa6c7733ed561710a5a">  956</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a45636f132e909aa6c7733ed561710a5a">vrb_type</a>:1;</div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a26133a186168093682118decc3acc84e">  958</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a26133a186168093682118decc3acc84e">rballoc</a>:9;</div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a020aff2be7f16b05a8628a47525ca944">  960</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a020aff2be7f16b05a8628a47525ca944">mcs</a>:5;</div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a34a05e85ff3f56c848f43388b7d919e5">  962</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a34a05e85ff3f56c848f43388b7d919e5">harq_pid</a>:3;</div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a96b2af93bd15cc39d2f5ebe15b78c441">  964</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a96b2af93bd15cc39d2f5ebe15b78c441">ndi</a>:1;</div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#aa8afbaf6d2f53549f72edb668f94dc68">  966</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#aa8afbaf6d2f53549f72edb668f94dc68">rv</a>:2;</div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a17c7ac59b7d0ff8001473695cedb4af3">  968</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a17c7ac59b7d0ff8001473695cedb4af3">TPC</a>:2;</div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a10a2e9bf7c3193be040ea18ac59e184f">  970</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a10a2e9bf7c3193be040ea18ac59e184f">tpmi</a>:4;</div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a51d31897ab597c452e7c5c9cf4dd7c2b">  972</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a51d31897ab597c452e7c5c9cf4dd7c2b">pmi</a>:1;</div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__FDD.html#a77beb744ba102413e62d59e822655383">  974</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__FDD.html#a77beb744ba102413e62d59e822655383">dl_power_off</a>:1;</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;}  __attribute__ ((__packed__));</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160; </div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1D__5MHz__4A__FDD.html">DCI1D_5MHz_4A_FDD</a> <a class="code" href="structDCI1D__5MHz__4A__FDD.html">DCI1D_5MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define sizeof_DCI1D_5MHz_4A_FDD_t 29</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160; </div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html">  981</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1D__5MHz__4A__TDD.html">DCI1D_5MHz_4A_TDD</a> {</div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#ad7262ffa6b5bf8e03db01cb8e884ef47">  983</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#ad7262ffa6b5bf8e03db01cb8e884ef47">vrb_type</a>:1;</div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#a3a268af99f357a01a3edd752825e6cae">  985</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#a3a268af99f357a01a3edd752825e6cae">rballoc</a>:9;</div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#adbb8db4981025b753a329c963d2faf88">  987</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#adbb8db4981025b753a329c963d2faf88">mcs</a>:5;</div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#a1b4c362b36ea34a746362ee656a3c038">  989</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#a1b4c362b36ea34a746362ee656a3c038">harq_pid</a>:4;</div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#ad91fd3fe2f68c3e8948f17ccd45910fd">  991</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#ad91fd3fe2f68c3e8948f17ccd45910fd">ndi</a>:1;</div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#a6238fc2968b8ccba0da4c16421e36b11">  993</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#a6238fc2968b8ccba0da4c16421e36b11">rv</a>:2;</div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#a645f9296eacab102e8c75a56741cdbe1">  995</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#a645f9296eacab102e8c75a56741cdbe1">TPC</a>:2;</div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#ad19c8631b561a3be351430b26c95d89a">  997</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#ad19c8631b561a3be351430b26c95d89a">dai</a>:2;</div>
<div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#a01d1bbc535727f9c8b733f8c29075cb9">  999</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#a01d1bbc535727f9c8b733f8c29075cb9">tpmi</a>:4;</div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#a394c1e36c15d61e0ba92a6681d02e84e"> 1001</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#a394c1e36c15d61e0ba92a6681d02e84e">pmi</a>:1;</div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#abd8ee6d84fcb42d5661f00b217c626c2"> 1003</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#abd8ee6d84fcb42d5661f00b217c626c2">dl_power_off</a>:1;</div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="structDCI1D__5MHz__4A__TDD.html#af0564c4accc25d65559438c84cc51906"> 1005</a></span>&#160;  uint32_t <a class="code" href="structDCI1D__5MHz__4A__TDD.html#af0564c4accc25d65559438c84cc51906">padding</a>:1;</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160; </div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1D__5MHz__4A__TDD.html">DCI1D_5MHz_4A_TDD</a> <a class="code" href="structDCI1D__5MHz__4A__TDD.html">DCI1D_5MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define sizeof_DCI1D_5MHz_4A_TDD_t 33</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160; </div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160; </div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160; </div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html"> 1015</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html">DCI1E_5MHz_2A_M10PRB_TDD</a> {</div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ae7257a95ca12c49b8754797161554883"> 1017</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ae7257a95ca12c49b8754797161554883">padding</a>:30;</div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ae32d8de090f608094ded3ebc983046f7"> 1025</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ae32d8de090f608094ded3ebc983046f7">tpmi</a>:3;</div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#aa1a4eadae195aa609c27fcd2977bcd59"> 1027</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#aa1a4eadae195aa609c27fcd2977bcd59">rv</a>:2;</div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a1e64329e7c5c5cd895588f65654a2796"> 1029</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a1e64329e7c5c5cd895588f65654a2796">ndi</a>:1;</div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#aea7b2228f92aeaf1a727e3f011283be4"> 1031</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#aea7b2228f92aeaf1a727e3f011283be4">mcs</a>:5;</div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a8f14b0ccad72e85f33d2660cc642ebc7"> 1035</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a8f14b0ccad72e85f33d2660cc642ebc7">harq_pid</a>:4;</div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a7d5fe7a8b145be72a1528ac2d3125e74"> 1037</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a7d5fe7a8b145be72a1528ac2d3125e74">dai</a>:2;</div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ab1f71ea4ce7a38aaeded96d8be5e3409"> 1039</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ab1f71ea4ce7a38aaeded96d8be5e3409">TPC</a>:2;</div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ab35ac1e2c52fdd5c6db295683f561f08"> 1041</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ab35ac1e2c52fdd5c6db295683f561f08">rballoc</a>:13;</div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a2ee35fff6b14a4996dbacf7d7ff8e3b7"> 1043</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a2ee35fff6b14a4996dbacf7d7ff8e3b7">rah</a>:1;</div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#afdcce84d1bf6a67173024d01f4f28419"> 1045</a></span>&#160;  uint64_t <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html#afdcce84d1bf6a67173024d01f4f28419">dl_power_off</a>:1;</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html">DCI1E_5MHz_2A_M10PRB_TDD</a> <a class="code" href="structDCI1E__5MHz__2A__M10PRB__TDD.html">DCI1E_5MHz_2A_M10PRB_TDD_t</a>;</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define sizeof_DCI1E_5MHz_2A_M10PRB_TDD_t 34</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160; </div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">// **********************************************************</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">// ********************FORMAT 2 DCIs ************************</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">// **********************************************************</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html"> 1054</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structDCI2__1__5MHz__2A__TDD.html">DCI2_1_5MHz_2A_TDD</a> {</div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#a86de46b5c47063f4ef13ea957c0e9c66"> 1056</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#a86de46b5c47063f4ef13ea957c0e9c66">padding</a>:30;</div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#adff485f57e5d6a4af2f0b7425742a70e"> 1058</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#adff485f57e5d6a4af2f0b7425742a70e">tpmi</a>:3;</div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#ac6f0b4b06872fb7fbf345746920670e5"> 1060</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#ac6f0b4b06872fb7fbf345746920670e5">rv2</a>:2;</div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#ac3bfb217e4062f991bf70fd8044cb8ed"> 1062</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#ac3bfb217e4062f991bf70fd8044cb8ed">ndi2</a>:1;</div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#a4d8188580e46b3b983e7091294dff7fa"> 1064</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#a4d8188580e46b3b983e7091294dff7fa">mcs2</a>:5;</div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#a9a9a84187b0f5fef6614037c71bbe3e7"> 1066</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#a9a9a84187b0f5fef6614037c71bbe3e7">rv1</a>:2;</div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#a7bd223bdbc51a18410da8b00c8fabd7f"> 1068</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#a7bd223bdbc51a18410da8b00c8fabd7f">ndi1</a>:1;</div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#a1576bf070e2ec5fd90d37c66ed3755be"> 1070</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#a1576bf070e2ec5fd90d37c66ed3755be">mcs1</a>:5;</div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#a18e1fafb1d13cb0a4f8517ab02c66b4f"> 1072</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#a18e1fafb1d13cb0a4f8517ab02c66b4f">tb_swap</a>:1;</div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#a7e79a35dfc9c9826e058ca88a267308c"> 1074</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#a7e79a35dfc9c9826e058ca88a267308c">harq_pid</a>:4;</div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#aa3cd2f405712b2f73bd880b06f008769"> 1076</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#aa3cd2f405712b2f73bd880b06f008769">dai</a>:2;</div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#a50dd157e28162de0dd9759d3dbeee383"> 1078</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#a50dd157e28162de0dd9759d3dbeee383">TPC</a>:2;</div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__TDD.html#a6abc2767f29a00f7eaedf80864b45e60"> 1080</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__2A__TDD.html#a6abc2767f29a00f7eaedf80864b45e60">rballoc</a>:6;</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160; </div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__1__5MHz__2A__TDD.html">DCI2_1_5MHz_2A_TDD</a> <a class="code" href="structDCI2__1__5MHz__2A__TDD.html">DCI2_1_5MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define sizeof_DCI2_1_5MHz_2A_TDD_t 34</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160; </div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html"> 1087</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__1__5MHz__4A__TDD.html">DCI2_1_5MHz_4A_TDD</a> {</div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#a13b10a9911cb83c50b73b22fffd358d7"> 1089</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#a13b10a9911cb83c50b73b22fffd358d7">padding</a>:27;</div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#a4c0962c2749f0e57c0d5cb0cc12d8b2f"> 1091</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#a4c0962c2749f0e57c0d5cb0cc12d8b2f">tpmi</a>:6;</div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#a9b5fc4eb9ff2939d70feec171c607495"> 1093</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#a9b5fc4eb9ff2939d70feec171c607495">rv2</a>:2;</div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#af63a0311591956edd908ba923391cf87"> 1095</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#af63a0311591956edd908ba923391cf87">ndi2</a>:1;</div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#afefd224877cc0858baf6e8cbb57fbda4"> 1097</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#afefd224877cc0858baf6e8cbb57fbda4">mcs2</a>:5;</div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#af1b2a9d7224c1b2447d20b8c0102512a"> 1099</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#af1b2a9d7224c1b2447d20b8c0102512a">rv1</a>:2;</div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#a8246fabc2229f80167aa31f5a8ea02ac"> 1101</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#a8246fabc2229f80167aa31f5a8ea02ac">ndi1</a>:1;</div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#a90ba0f6fd8b230091de92c0953d40883"> 1103</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#a90ba0f6fd8b230091de92c0953d40883">mcs1</a>:5;</div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#ad8b7a31d0cf757acc1d06024edb91963"> 1105</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#ad8b7a31d0cf757acc1d06024edb91963">tb_swap</a>:1;</div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#aadfee06a5c94675a1eb8d1111aa01352"> 1107</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#aadfee06a5c94675a1eb8d1111aa01352">harq_pid</a>:4;</div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#a3c45a6ff2520bfa4389a1434a44915ba"> 1109</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#a3c45a6ff2520bfa4389a1434a44915ba">dai</a>:2;</div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#a431f751eecbb7ecff39e094cc95b46d2"> 1111</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#a431f751eecbb7ecff39e094cc95b46d2">TPC</a>:2;</div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__TDD.html#ac4d052413334b77179c469fbc75713c3"> 1113</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__TDD.html#ac4d052413334b77179c469fbc75713c3">rballoc</a>:6;</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;}  __attribute__ ((__packed__));</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160; </div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__1__5MHz__4A__TDD.html">DCI2_1_5MHz_4A_TDD</a> <a class="code" href="structDCI2__1__5MHz__4A__TDD.html">DCI2_1_5MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define sizeof_DCI2_1_5MHz_4A_TDD_t 37</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160; </div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html"> 1120</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__5MHz__2A__TDD.html">DCI2_5MHz_2A_TDD</a> {</div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a95e84cc7d8e67f3e95f89ef90a708a18"> 1122</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a95e84cc7d8e67f3e95f89ef90a708a18">padding</a>:22;</div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#aa50b7e831becff7e8f4be775b1142fc3"> 1124</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#aa50b7e831becff7e8f4be775b1142fc3">tpmi</a>:3;</div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#aa36897a06bd432d1db73e37887196911"> 1126</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#aa36897a06bd432d1db73e37887196911">rv2</a>:2;</div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a6229c9715841535182165eccd7dfea0e"> 1128</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a6229c9715841535182165eccd7dfea0e">ndi2</a>:1;</div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a72fd9b050ab1ca0d9a092c139372c0ab"> 1130</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a72fd9b050ab1ca0d9a092c139372c0ab">mcs2</a>:5;</div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a4a5d05d3fc669a815f51c251fc1b7f67"> 1132</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a4a5d05d3fc669a815f51c251fc1b7f67">rv1</a>:2;</div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a20ae11d57ac3ed395272d33e8cbccbbd"> 1134</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a20ae11d57ac3ed395272d33e8cbccbbd">ndi1</a>:1;</div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a43aaa097a46cee03788321248da49f7f"> 1136</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a43aaa097a46cee03788321248da49f7f">mcs1</a>:5;</div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#ab36c19eb97fc07c83c952bbc4e29d13c"> 1138</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#ab36c19eb97fc07c83c952bbc4e29d13c">tb_swap</a>:1;</div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a183c5009b126571a1d875bdfe1a2b413"> 1140</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a183c5009b126571a1d875bdfe1a2b413">harq_pid</a>:4;</div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a5813c2dd350ed71282bb1b68da420b3d"> 1142</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a5813c2dd350ed71282bb1b68da420b3d">dai</a>:2;</div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a5449436fe5488f2fca5bd50ee29f77d2"> 1144</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a5449436fe5488f2fca5bd50ee29f77d2">TPC</a>:2;</div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#aea6e3112dc05e3d146faabb321fc71c3"> 1146</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#aea6e3112dc05e3d146faabb321fc71c3">rballoc</a>:13;</div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__TDD.html#a3a20a47b75b9c5addfd7089bf6fe87c5"> 1148</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__TDD.html#a3a20a47b75b9c5addfd7089bf6fe87c5">rah</a>:1;</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160; </div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__5MHz__2A__TDD.html">DCI2_5MHz_2A_TDD</a> <a class="code" href="structDCI2__5MHz__2A__TDD.html">DCI2_5MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define sizeof_DCI2_5MHz_2A_TDD_t 42</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160; </div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html"> 1155</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__5MHz__4A__TDD.html">DCI2_5MHz_4A_TDD</a> {</div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#af999ee330b1f02a62ed814668c8a6b8a"> 1157</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#af999ee330b1f02a62ed814668c8a6b8a">padding</a>:19;</div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a91da1c4801378568132c788d643cf851"> 1159</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a91da1c4801378568132c788d643cf851">tpmi</a>:6;</div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a748d4b581a20759cc3d7b60e7f9f639d"> 1161</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a748d4b581a20759cc3d7b60e7f9f639d">rv2</a>:2;</div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a4d28e57b573cd5a78deb4dcdc6201a66"> 1163</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a4d28e57b573cd5a78deb4dcdc6201a66">ndi2</a>:1;</div>
<div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#ae83b8696052aee363d5a3bec0764967a"> 1165</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#ae83b8696052aee363d5a3bec0764967a">mcs2</a>:5;</div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#ab366749404e6e08d0abc054617523e57"> 1167</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#ab366749404e6e08d0abc054617523e57">rv1</a>:2;</div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a34e56bc707281ae546c0e05bd7dca70d"> 1169</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a34e56bc707281ae546c0e05bd7dca70d">ndi1</a>:1;</div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a834f5f98948e1b4ee4779a992c14b264"> 1171</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a834f5f98948e1b4ee4779a992c14b264">mcs1</a>:5;</div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#aa7c1af41a32d4e7b6477743753af0e5e"> 1173</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#aa7c1af41a32d4e7b6477743753af0e5e">tb_swap</a>:1;</div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a6e4e7c5d7e51d73cf9ad45d298b30485"> 1175</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a6e4e7c5d7e51d73cf9ad45d298b30485">harq_pid</a>:4;</div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a9a5a00f5ac6d269b50724aeab6fd062f"> 1177</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a9a5a00f5ac6d269b50724aeab6fd062f">dai</a>:2;</div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a5e134b0edab4b575068cb141ad2a5ada"> 1179</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a5e134b0edab4b575068cb141ad2a5ada">TPC</a>:2;</div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a2f79c79cc5289508e8a6355e949acd8f"> 1181</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a2f79c79cc5289508e8a6355e949acd8f">rballoc</a>:13;</div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__TDD.html#a121a16a6001fb246a9fdd6c3a200babd"> 1183</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__TDD.html#a121a16a6001fb246a9fdd6c3a200babd">rah</a>:1;</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160; </div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__5MHz__4A__TDD.html">DCI2_5MHz_4A_TDD</a> <a class="code" href="structDCI2__5MHz__4A__TDD.html">DCI2_5MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define sizeof_DCI2_5MHz_4A_TDD_t 45</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160; </div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html"> 1190</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__10MHz__2A__TDD.html">DCI2_10MHz_2A_TDD</a> {</div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a283547582c756a931692e72a6cc4f6ad"> 1192</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a283547582c756a931692e72a6cc4f6ad">padding</a>:18;</div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#ad7dad338d4d33d3d82ca36af08d21b54"> 1194</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#ad7dad338d4d33d3d82ca36af08d21b54">tpmi</a>:3;</div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a753e04502b6e8cb469659c51408be371"> 1196</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a753e04502b6e8cb469659c51408be371">rv2</a>:2;</div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#ab280a7a8dab609d0ef9d48ef6022f6ac"> 1198</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#ab280a7a8dab609d0ef9d48ef6022f6ac">ndi2</a>:1;</div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a6eaf6a5406d607835297b90901b6ec96"> 1200</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a6eaf6a5406d607835297b90901b6ec96">mcs2</a>:5;</div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#afcf6fe7c05f764b9b06fa784c11eaf22"> 1202</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#afcf6fe7c05f764b9b06fa784c11eaf22">rv1</a>:2;</div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#af60c2ba8b376c0274217f5b0c12828e0"> 1204</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#af60c2ba8b376c0274217f5b0c12828e0">ndi1</a>:1;</div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a295cc505221837e6dd3b459d2393e273"> 1206</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a295cc505221837e6dd3b459d2393e273">mcs1</a>:5;</div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a80bc6ee4f1d11702aab9507e3ed462dd"> 1208</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a80bc6ee4f1d11702aab9507e3ed462dd">tb_swap</a>:1;</div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a199937a54c12db4b4bd309603ae32a76"> 1210</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a199937a54c12db4b4bd309603ae32a76">harq_pid</a>:4;</div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a2781f57fdc7dbf9384feba58d452277d"> 1212</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a2781f57fdc7dbf9384feba58d452277d">dai</a>:2;</div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a36c799af5ccce6c90ea40ec36966d593"> 1214</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a36c799af5ccce6c90ea40ec36966d593">TPC</a>:2;</div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#af5564d59295953fb146c5f7848a97564"> 1216</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#af5564d59295953fb146c5f7848a97564">rballoc</a>:17;</div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__TDD.html#a5c1abd0e2ecf503d16bf1af2f520ceb4"> 1218</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__TDD.html#a5c1abd0e2ecf503d16bf1af2f520ceb4">rah</a>:1;</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160; </div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__10MHz__2A__TDD.html">DCI2_10MHz_2A_TDD</a> <a class="code" href="structDCI2__10MHz__2A__TDD.html">DCI2_10MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define sizeof_DCI2_10MHz_2A_TDD_t 46</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160; </div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html"> 1225</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__10MHz__4A__TDD.html">DCI2_10MHz_4A_TDD</a> {</div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a22776ed343f7816dd68c6ecd85935945"> 1227</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a22776ed343f7816dd68c6ecd85935945">padding</a>:15;</div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a6acb3ce15c3426662a949c93370f4f6b"> 1229</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a6acb3ce15c3426662a949c93370f4f6b">tpmi</a>:6;</div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a7d4c1770b3aea14a8ed11895c922c67f"> 1231</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a7d4c1770b3aea14a8ed11895c922c67f">rv2</a>:2;</div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#ab3f03da3ad627ff4c6956c3508a8f77a"> 1233</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#ab3f03da3ad627ff4c6956c3508a8f77a">ndi2</a>:1;</div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a1b3caac07a51fae5a0e69a8a16e7dd12"> 1235</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a1b3caac07a51fae5a0e69a8a16e7dd12">mcs2</a>:5;</div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a2e30c05a0b31964d3f042fcbfcf7b8c0"> 1237</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a2e30c05a0b31964d3f042fcbfcf7b8c0">rv1</a>:2;</div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a876a9b81f87764f904dfc9856777a34d"> 1239</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a876a9b81f87764f904dfc9856777a34d">ndi1</a>:1;</div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a4ed0fb7dedbc9f1016e3f838c1880739"> 1241</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a4ed0fb7dedbc9f1016e3f838c1880739">mcs1</a>:5;</div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a8d27ab09fbb769ff6c7752b5e4c2d718"> 1243</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a8d27ab09fbb769ff6c7752b5e4c2d718">tb_swap</a>:1;</div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#ac6d7ed4f4a7312f8f8a5642c6ee5f1f7"> 1245</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#ac6d7ed4f4a7312f8f8a5642c6ee5f1f7">harq_pid</a>:4;</div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a2e5c386105fb6d9b550ba551dc3af006"> 1247</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a2e5c386105fb6d9b550ba551dc3af006">dai</a>:2;</div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a63cab98cc3252d63d490f0d1ab7ee1b3"> 1249</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a63cab98cc3252d63d490f0d1ab7ee1b3">TPC</a>:2;</div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#a3780a78f9c36b4da49fecf88f9ef74c0"> 1251</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#a3780a78f9c36b4da49fecf88f9ef74c0">rballoc</a>:17;</div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__TDD.html#ac975f72d50d24c032a2969333af6dc6b"> 1253</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__TDD.html#ac975f72d50d24c032a2969333af6dc6b">rah</a>:1;</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160; </div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__10MHz__4A__TDD.html">DCI2_10MHz_4A_TDD</a> <a class="code" href="structDCI2__10MHz__4A__TDD.html">DCI2_10MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define sizeof_DCI2_10MHz_4A_TDD_t 49</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160; </div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html"> 1260</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__20MHz__2A__TDD.html">DCI2_20MHz_2A_TDD</a> {</div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a9e6fbcf8a92eeef322d665c022d11dd0"> 1262</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a9e6fbcf8a92eeef322d665c022d11dd0">padding</a>:10;</div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a99885606f18b68280c25d9eb33801ecf"> 1264</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a99885606f18b68280c25d9eb33801ecf">tpmi</a>:3;</div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a899f2cd9af0f84d6bc36fa0fcf7e898d"> 1266</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a899f2cd9af0f84d6bc36fa0fcf7e898d">rv2</a>:2;</div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a9cb5b435fd2825813494b327fe167fc0"> 1268</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a9cb5b435fd2825813494b327fe167fc0">ndi2</a>:1;</div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a017e914004e3a6f6c093aaa507ef0877"> 1270</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a017e914004e3a6f6c093aaa507ef0877">mcs2</a>:5;</div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a362fcb742235bacf93cd16f833fe78f6"> 1272</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a362fcb742235bacf93cd16f833fe78f6">rv1</a>:2;</div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a372c68d0e8d4933bdf5b6e73e4343e27"> 1274</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a372c68d0e8d4933bdf5b6e73e4343e27">ndi1</a>:1;</div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a017a79252d6e41671fa495f96f7433cf"> 1276</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a017a79252d6e41671fa495f96f7433cf">mcs1</a>:5;</div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#aa0ea315e016330bb6f7a12526c07a4bd"> 1278</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#aa0ea315e016330bb6f7a12526c07a4bd">tb_swap</a>:1;</div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#ae8053139a04c114b81462a2d6b62cd99"> 1280</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#ae8053139a04c114b81462a2d6b62cd99">harq_pid</a>:4;</div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#aef016a7863a49ae5e4de87dba3a0f79a"> 1282</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#aef016a7863a49ae5e4de87dba3a0f79a">dai</a>:2;</div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#aa04ff12176a2b595e09e941a0eaced55"> 1284</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#aa04ff12176a2b595e09e941a0eaced55">TPC</a>:2;</div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#afeae0fad2da7372c467b489dd811418b"> 1286</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#afeae0fad2da7372c467b489dd811418b">rballoc</a>:25;</div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__TDD.html#a88a1c36d7cc6dd56e901f5ed875fe48e"> 1288</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__TDD.html#a88a1c36d7cc6dd56e901f5ed875fe48e">rah</a>:1;</div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160; </div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__20MHz__2A__TDD.html">DCI2_20MHz_2A_TDD</a> <a class="code" href="structDCI2__20MHz__2A__TDD.html">DCI2_20MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define sizeof_DCI2_20MHz_2A_TDD_t 54</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160; </div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html"> 1295</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__20MHz__4A__TDD.html">DCI2_20MHz_4A_TDD</a> {</div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#aff36595b9f6264a126f81a80eff8f99b"> 1297</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#aff36595b9f6264a126f81a80eff8f99b">padding</a>:7;</div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#aa04bae6d4fc9bb0398755e084d5f35b4"> 1299</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#aa04bae6d4fc9bb0398755e084d5f35b4">tpmi</a>:6;</div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#a58eba9145bd4a88655e42c8372c0d6c4"> 1301</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#a58eba9145bd4a88655e42c8372c0d6c4">rv2</a>:2;</div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#a9bdf4f5defb6acc13f24c07e4e5482e4"> 1303</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#a9bdf4f5defb6acc13f24c07e4e5482e4">ndi2</a>:1;</div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#aa09436f3fa224b13ade04b0647d5263e"> 1305</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#aa09436f3fa224b13ade04b0647d5263e">mcs2</a>:5;</div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#a472699af29d3f6de2fa568133ebd7ffd"> 1307</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#a472699af29d3f6de2fa568133ebd7ffd">rv1</a>:2;</div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#a53fe28395333ac8720432da8f5ca0276"> 1309</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#a53fe28395333ac8720432da8f5ca0276">ndi1</a>:1;</div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#ad0c162300b96a64376594648b4b83f7f"> 1311</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#ad0c162300b96a64376594648b4b83f7f">mcs1</a>:5;</div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#afa480525ed1aa321d149d356e3fe09b5"> 1313</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#afa480525ed1aa321d149d356e3fe09b5">tb_swap</a>:1;</div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#a6b92921542243912c8c24b6d2943bbba"> 1315</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#a6b92921542243912c8c24b6d2943bbba">harq_pid</a>:4;</div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#a77b363f3d8497c37114ee16fc1366301"> 1317</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#a77b363f3d8497c37114ee16fc1366301">dai</a>:2;</div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#ab41d3a4364f85afcb757c949c7627b04"> 1319</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#ab41d3a4364f85afcb757c949c7627b04">TPC</a>:2;</div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#ae0ae95a4aacb1a356b75981106c359f2"> 1321</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#ae0ae95a4aacb1a356b75981106c359f2">rballoc</a>:25;</div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__TDD.html#adb3a81d73122a2125482c9b7d2820983"> 1323</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__TDD.html#adb3a81d73122a2125482c9b7d2820983">rah</a>:1;</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160; </div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__20MHz__4A__TDD.html">DCI2_20MHz_4A_TDD</a> <a class="code" href="structDCI2__20MHz__4A__TDD.html">DCI2_20MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define sizeof_DCI2_20MHz_4A_TDD_t 58</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160; </div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html"> 1330</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__1__5MHz__2A__FDD.html">DCI2_1_5MHz_2A_FDD</a> {</div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="comment">//padding for 32 bits</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#a7109d7577c3c49ae795248e721fcb49c"> 1332</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#a7109d7577c3c49ae795248e721fcb49c">padding</a>:1;</div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#abc8302805182e9cb39c91e9b6c94a73e"> 1334</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#abc8302805182e9cb39c91e9b6c94a73e">tpmi</a>:3;</div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#abe0ce212a50dc1b59576c119fe3a11e7"> 1336</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#abe0ce212a50dc1b59576c119fe3a11e7">rv2</a>:2;</div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#a7192e639c58d7940e9d227b751ddabce"> 1338</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#a7192e639c58d7940e9d227b751ddabce">ndi2</a>:1;</div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#aaea97f4580e50f641f68fea5b22e9b04"> 1340</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#aaea97f4580e50f641f68fea5b22e9b04">mcs2</a>:5;</div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#a722edd62da4c7eaf8ecb525958b2fd46"> 1342</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#a722edd62da4c7eaf8ecb525958b2fd46">rv1</a>:2;</div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#a06817ec3bee11c679216c39fcd327917"> 1344</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#a06817ec3bee11c679216c39fcd327917">ndi1</a>:1;</div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#a01630b80c28883ec5f1617286f527838"> 1346</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#a01630b80c28883ec5f1617286f527838">mcs1</a>:5;</div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#ae4ffac1daf96a8a57d8e06df0a506208"> 1348</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#ae4ffac1daf96a8a57d8e06df0a506208">tb_swap</a>:1;</div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#a20c0bf626c39a92ff81a874808dabd5a"> 1350</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#a20c0bf626c39a92ff81a874808dabd5a">harq_pid</a>:3;</div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#a103ce5841af4456a3fd0418892c77429"> 1352</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#a103ce5841af4456a3fd0418892c77429">TPC</a>:2;</div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__2A__FDD.html#a7dacddc70ec583e85e9948606e43a111"> 1354</a></span>&#160;  uint32_t <a class="code" href="structDCI2__1__5MHz__2A__FDD.html#a7dacddc70ec583e85e9948606e43a111">rballoc</a>:6;</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160; </div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__1__5MHz__2A__FDD.html">DCI2_1_5MHz_2A_FDD</a> <a class="code" href="structDCI2__1__5MHz__2A__FDD.html">DCI2_1_5MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define sizeof_DCI2_1_5MHz_2A_FDD_t 31</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160; </div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html"> 1361</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__1__5MHz__4A__FDD.html">DCI2_1_5MHz_4A_FDD</a> {</div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a83924e81ba2c8d0919bd152c4dfb45b1"> 1363</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a83924e81ba2c8d0919bd152c4dfb45b1">padding</a>:30;</div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#ac5cbce8888a1c793e7c79391cf712c89"> 1365</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#ac5cbce8888a1c793e7c79391cf712c89">tpmi</a>:6;</div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a8f942a0303964ba26a253c75099951b9"> 1367</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a8f942a0303964ba26a253c75099951b9">rv2</a>:2;</div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a6af57bafde327301faab58d4c06e00a7"> 1369</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a6af57bafde327301faab58d4c06e00a7">ndi2</a>:1;</div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#aeb32f2038b3859e24a7054d19d83ed8d"> 1371</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#aeb32f2038b3859e24a7054d19d83ed8d">mcs2</a>:5;</div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a5f8d6846d39fa4f2a14f80c7826f1849"> 1373</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a5f8d6846d39fa4f2a14f80c7826f1849">rv1</a>:2;</div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#ac196749cbb0860831bd01dceb7836e99"> 1375</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#ac196749cbb0860831bd01dceb7836e99">ndi1</a>:1;</div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a287e14f697d6eb999aa6013f2d1d456d"> 1377</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a287e14f697d6eb999aa6013f2d1d456d">mcs1</a>:5;</div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a04d719cee1292fcf685572c2f4c583d5"> 1379</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a04d719cee1292fcf685572c2f4c583d5">tb_swap</a>:1;</div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a44d117eb6f0f28e93ca2655ea41ec666"> 1381</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a44d117eb6f0f28e93ca2655ea41ec666">harq_pid</a>:3;</div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a7e91626bb6849da40cbb3777caff2038"> 1383</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a7e91626bb6849da40cbb3777caff2038">TPC</a>:2;</div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="structDCI2__1__5MHz__4A__FDD.html#a06f507dd4fb3c951373a5b2f3a1be667"> 1385</a></span>&#160;  uint64_t <a class="code" href="structDCI2__1__5MHz__4A__FDD.html#a06f507dd4fb3c951373a5b2f3a1be667">rballoc</a>:6;</div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160; </div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__1__5MHz__4A__FDD.html">DCI2_1_5MHz_4A_FDD</a> <a class="code" href="structDCI2__1__5MHz__4A__FDD.html">DCI2_1_5MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define sizeof_DCI2_1_5MHz_4A_FDD_t 34</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160; </div>
<div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html"> 1392</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__5MHz__2A__FDD.html">DCI2_5MHz_2A_FDD</a> {</div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#ad1ede1971b3c5f5a282871174eb86391"> 1394</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#ad1ede1971b3c5f5a282871174eb86391">padding</a>:25;</div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#af8d37d7ee808be96f4baee755ede09d6"> 1396</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#af8d37d7ee808be96f4baee755ede09d6">tpmi</a>:3;</div>
<div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#a8db9fee08f87498d66c98831fb0dd9ff"> 1398</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#a8db9fee08f87498d66c98831fb0dd9ff">rv2</a>:2;</div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#ae9ef3679a4f7d25c4ad63127312deb5f"> 1400</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#ae9ef3679a4f7d25c4ad63127312deb5f">ndi2</a>:1;</div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#a1a646bde2029c5201c4f4ec07ec4acae"> 1402</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#a1a646bde2029c5201c4f4ec07ec4acae">mcs2</a>:5;</div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#a8fd0f40302f93e1836d9887db37907cd"> 1404</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#a8fd0f40302f93e1836d9887db37907cd">rv1</a>:2;</div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#a2ee44c9aed7066b3f2e560edf9a1f3b7"> 1406</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#a2ee44c9aed7066b3f2e560edf9a1f3b7">ndi1</a>:1;</div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#ac67d67f70103e1b1dc24ee7a7a28aca1"> 1408</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#ac67d67f70103e1b1dc24ee7a7a28aca1">mcs1</a>:5;</div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#a8c33bd67e344a07caa5010bacf76bd0b"> 1410</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#a8c33bd67e344a07caa5010bacf76bd0b">tb_swap</a>:1;</div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#ae58145875ab17c26b9cd6da685cfb011"> 1412</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#ae58145875ab17c26b9cd6da685cfb011">harq_pid</a>:3;</div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#a75e905e6babb51fca4a68bccf3c89f92"> 1414</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#a75e905e6babb51fca4a68bccf3c89f92">TPC</a>:2;</div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#ae8bd864b29e12279d37ed32c99021d42"> 1416</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#ae8bd864b29e12279d37ed32c99021d42">rballoc</a>:13;</div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__2A__FDD.html#a06984414696dad09efd74fe585b788c6"> 1418</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__2A__FDD.html#a06984414696dad09efd74fe585b788c6">rah</a>:1;</div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160; </div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define sizeof_DCI2_5MHz_2A_FDD_t 39</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__5MHz__2A__FDD.html">DCI2_5MHz_2A_FDD</a> <a class="code" href="structDCI2__5MHz__2A__FDD.html">DCI2_5MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160; </div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html"> 1425</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__5MHz__4A__FDD.html">DCI2_5MHz_4A_FDD</a> {</div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a0fe72138f7c825ca69e969bc339a6641"> 1427</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a0fe72138f7c825ca69e969bc339a6641">padding</a>:21;</div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a597f56c9bc5a120f4ad5539448ba07d9"> 1429</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a597f56c9bc5a120f4ad5539448ba07d9">tpmi</a>:6;</div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a4aec2e454caaaaad11a8bf691fb21dc9"> 1431</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a4aec2e454caaaaad11a8bf691fb21dc9">rv2</a>:2;</div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a555ef145539bfb84472accf8ab30872d"> 1433</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a555ef145539bfb84472accf8ab30872d">ndi2</a>:1;</div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a2ab9d36145da60ce13defd9604b434ed"> 1435</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a2ab9d36145da60ce13defd9604b434ed">mcs2</a>:5;</div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a3209ed0b3040ca532d56420c4616da2e"> 1437</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a3209ed0b3040ca532d56420c4616da2e">rv1</a>:2;</div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a38479851f8c3f1146f192112d90b43dc"> 1439</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a38479851f8c3f1146f192112d90b43dc">ndi1</a>:1;</div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#afbad75cdaad4d983a7bc91a7cd93a7a5"> 1441</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#afbad75cdaad4d983a7bc91a7cd93a7a5">mcs1</a>:5;</div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a689cc84e585af47dfcb3d3c7d43210a8"> 1443</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a689cc84e585af47dfcb3d3c7d43210a8">tb_swap</a>:1;</div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a79f98c585e33166318f4ae731da9d7f9"> 1445</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a79f98c585e33166318f4ae731da9d7f9">harq_pid</a>:3;</div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#ac0997c7e51e384cd979d5d9bf41310d8"> 1447</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#ac0997c7e51e384cd979d5d9bf41310d8">TPC</a>:2;</div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#aa77e6bbbd6d152a7c5a1f488c15e33a9"> 1449</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#aa77e6bbbd6d152a7c5a1f488c15e33a9">rballoc</a>:13;</div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="structDCI2__5MHz__4A__FDD.html#a4d76a4250d861a318a2a86f37bd22b92"> 1451</a></span>&#160;  uint64_t <a class="code" href="structDCI2__5MHz__4A__FDD.html#a4d76a4250d861a318a2a86f37bd22b92">rah</a>:1;</div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define sizeof_DCI2_5MHz_4A_FDD_t 42</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__5MHz__4A__FDD.html">DCI2_5MHz_4A_FDD</a> <a class="code" href="structDCI2__5MHz__4A__FDD.html">DCI2_5MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160; </div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html"> 1457</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__10MHz__2A__FDD.html">DCI2_10MHz_2A_FDD</a> {</div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#aae94c8b6fc736b40bc56ab1e2e1842f6"> 1459</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#aae94c8b6fc736b40bc56ab1e2e1842f6">padding</a>:21;</div>
<div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#ae7bed09fc96d4bf6e5bb373a7d9d1588"> 1461</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#ae7bed09fc96d4bf6e5bb373a7d9d1588">tpmi</a>:3;</div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#adc41ed0d5306f491c9779a8df9ccdbab"> 1463</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#adc41ed0d5306f491c9779a8df9ccdbab">rv2</a>:2;</div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#a2c1c3eacb24113d67cc5ecd82d3b1885"> 1465</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#a2c1c3eacb24113d67cc5ecd82d3b1885">ndi2</a>:1;</div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#a7407b1955a36fd6fea2f1f6f9b055aa8"> 1467</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#a7407b1955a36fd6fea2f1f6f9b055aa8">mcs2</a>:5;</div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#ac3412bb1e4351417173f38cc58b102c2"> 1469</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#ac3412bb1e4351417173f38cc58b102c2">rv1</a>:2;</div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#af488f3f67309f4ec617aab4511556aa6"> 1471</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#af488f3f67309f4ec617aab4511556aa6">ndi1</a>:1;</div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#ad23dd44716014348a81a5694801adb1b"> 1473</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#ad23dd44716014348a81a5694801adb1b">mcs1</a>:5;</div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#a8cafe658d8a295b128df15d87224b9a6"> 1475</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#a8cafe658d8a295b128df15d87224b9a6">tb_swap</a>:1;</div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#acb09ece9238262a2494a9d9f93cd717d"> 1477</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#acb09ece9238262a2494a9d9f93cd717d">harq_pid</a>:3;</div>
<div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#af2a766581c2cac233d57004908dfc30c"> 1479</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#af2a766581c2cac233d57004908dfc30c">TPC</a>:2;</div>
<div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#a2b3109a6b460fa638e8f56da67c52f85"> 1481</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#a2b3109a6b460fa638e8f56da67c52f85">rballoc</a>:17;</div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__2A__FDD.html#a5f7836db3f5042fefbb2ced934641b03"> 1483</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__2A__FDD.html#a5f7836db3f5042fefbb2ced934641b03">rah</a>:1;</div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160; </div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define sizeof_DCI2_10MHz_2A_FDD_t 43</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__10MHz__2A__FDD.html">DCI2_10MHz_2A_FDD</a> <a class="code" href="structDCI2__10MHz__2A__FDD.html">DCI2_10MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160; </div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html"> 1490</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__10MHz__4A__FDD.html">DCI2_10MHz_4A_FDD</a> {</div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#a48433c46bcaa050f85e6aef800f41140"> 1492</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#a48433c46bcaa050f85e6aef800f41140">padding</a>:18;</div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#aead00f17aaa13e4f9b26fbb510bb01a7"> 1494</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#aead00f17aaa13e4f9b26fbb510bb01a7">tpmi</a>:6;</div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#ae2c2db1226f5060ef53066b608a1d66d"> 1496</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#ae2c2db1226f5060ef53066b608a1d66d">rv2</a>:2;</div>
<div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#a8bfb8cf84931d584ce6ca9238faea29e"> 1498</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#a8bfb8cf84931d584ce6ca9238faea29e">ndi2</a>:1;</div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#abf26d645fad8c1607e69e7da9f28de1d"> 1500</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#abf26d645fad8c1607e69e7da9f28de1d">mcs2</a>:5;</div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#a70d4d904679e6d9b9e3c8f6371f65ad7"> 1502</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#a70d4d904679e6d9b9e3c8f6371f65ad7">rv1</a>:2;</div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#a6a4e56f6ef68213ae3b0b254402262f4"> 1504</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#a6a4e56f6ef68213ae3b0b254402262f4">ndi1</a>:1;</div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#ae7a145edde7a259eb438d492d184824c"> 1506</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#ae7a145edde7a259eb438d492d184824c">mcs1</a>:5;</div>
<div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#acb40a1cfa2cbf5a3ef84122605ce867c"> 1508</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#acb40a1cfa2cbf5a3ef84122605ce867c">tb_swap</a>:1;</div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#ad3372641fce2f8aae2462cfc67c7d628"> 1510</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#ad3372641fce2f8aae2462cfc67c7d628">harq_pid</a>:3;</div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#a9ef6409c5f39a376ffcf950b5b10b4ac"> 1512</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#a9ef6409c5f39a376ffcf950b5b10b4ac">TPC</a>:2;</div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#a48ebd3fd9706067b0e59d9315325e429"> 1514</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#a48ebd3fd9706067b0e59d9315325e429">rballoc</a>:17;</div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="structDCI2__10MHz__4A__FDD.html#a8c7a44d6c9fb606909cac630672ed93b"> 1516</a></span>&#160;  uint64_t <a class="code" href="structDCI2__10MHz__4A__FDD.html#a8c7a44d6c9fb606909cac630672ed93b">rah</a>:1;</div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define sizeof_DCI2_10MHz_4A_FDD_t 46</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__10MHz__4A__FDD.html">DCI2_10MHz_4A_FDD</a> <a class="code" href="structDCI2__10MHz__4A__FDD.html">DCI2_10MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160; </div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html"> 1522</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__20MHz__2A__FDD.html">DCI2_20MHz_2A_FDD</a> {</div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#a9c7a75af8918b1d1ab95645f5216f2f1"> 1524</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#a9c7a75af8918b1d1ab95645f5216f2f1">padding</a>:13;</div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#a8fa40a9a09e97605438892786f0ecc5a"> 1526</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#a8fa40a9a09e97605438892786f0ecc5a">tpmi</a>:3;</div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#ab3b81e860fe2c90c99c5b56637d3b451"> 1528</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#ab3b81e860fe2c90c99c5b56637d3b451">rv2</a>:2;</div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#aa41d3fccd98db38fee8511e54fceb793"> 1530</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#aa41d3fccd98db38fee8511e54fceb793">ndi2</a>:1;</div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#a22ba53508be9217c1ab91e8f8085b446"> 1532</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#a22ba53508be9217c1ab91e8f8085b446">mcs2</a>:5;</div>
<div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#a6ee0eafde50dfaafce414edb0b058d80"> 1534</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#a6ee0eafde50dfaafce414edb0b058d80">rv1</a>:2;</div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#aab799064c65fd676a4b12740df0eab60"> 1536</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#aab799064c65fd676a4b12740df0eab60">ndi1</a>:1;</div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#a5ce3aa650265b9fc65968ff6f454b44c"> 1538</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#a5ce3aa650265b9fc65968ff6f454b44c">mcs1</a>:5;</div>
<div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#aaed952a4ec4e68264ef911d4942d7a16"> 1540</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#aaed952a4ec4e68264ef911d4942d7a16">tb_swap</a>:1;</div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#af87e34f16709d201e60e75f4cff35d16"> 1542</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#af87e34f16709d201e60e75f4cff35d16">harq_pid</a>:3;</div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#a949637919a38449ca13675fdfec85b6d"> 1544</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#a949637919a38449ca13675fdfec85b6d">TPC</a>:2;</div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#aae23ff6a7c05b5a475bcbb6132fc2540"> 1546</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#aae23ff6a7c05b5a475bcbb6132fc2540">rballoc</a>:25;</div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__2A__FDD.html#a2a0dc7fccfc9266508ad805e12f6df88"> 1548</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__2A__FDD.html#a2a0dc7fccfc9266508ad805e12f6df88">rah</a>:1;</div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160; </div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define sizeof_DCI2_20MHz_2A_FDD_t 51</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__20MHz__2A__FDD.html">DCI2_20MHz_2A_FDD</a> <a class="code" href="structDCI2__20MHz__2A__FDD.html">DCI2_20MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160; </div>
<div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html"> 1555</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2__20MHz__4A__FDD.html">DCI2_20MHz_4A_FDD</a> {</div>
<div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#acb2d8426d8c885e17479f028286b157c"> 1557</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#acb2d8426d8c885e17479f028286b157c">padding</a>:10;</div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a016f0e9f2779b34c0cd0321c5af5629c"> 1559</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a016f0e9f2779b34c0cd0321c5af5629c">tpmi</a>:6;</div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#aabccfb741a3770ef52ed51940590f4b2"> 1561</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#aabccfb741a3770ef52ed51940590f4b2">rv2</a>:2;</div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a723a57b83bfd297aba43f37352566025"> 1563</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a723a57b83bfd297aba43f37352566025">ndi2</a>:1;</div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a1f84dc0ee8dc09afc3d485be3c030d74"> 1565</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a1f84dc0ee8dc09afc3d485be3c030d74">mcs2</a>:5;</div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a669e533a1ee216b65735c8d97d1e30ef"> 1567</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a669e533a1ee216b65735c8d97d1e30ef">rv1</a>:2;</div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a101d4846e877fb1d9882aece20e237c3"> 1569</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a101d4846e877fb1d9882aece20e237c3">ndi1</a>:1;</div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#aa566fd08b05acd2aee66a08498528903"> 1571</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#aa566fd08b05acd2aee66a08498528903">mcs1</a>:5;</div>
<div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a81b33287f4b184529ff6b35ad6508322"> 1573</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a81b33287f4b184529ff6b35ad6508322">tb_swap</a>:1;</div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a62051075c441ef1c8a8e8fc338ee5328"> 1575</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a62051075c441ef1c8a8e8fc338ee5328">harq_pid</a>:3;</div>
<div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#aa9c4581152163664c943cb316d3dc701"> 1577</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#aa9c4581152163664c943cb316d3dc701">TPC</a>:2;</div>
<div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a6e408fe8a58e64747bdeb5a26899905c"> 1579</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a6e408fe8a58e64747bdeb5a26899905c">rballoc</a>:25;</div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="structDCI2__20MHz__4A__FDD.html#a33899103e95335b978112bfd29f6a493"> 1581</a></span>&#160;  uint64_t <a class="code" href="structDCI2__20MHz__4A__FDD.html#a33899103e95335b978112bfd29f6a493">rah</a>:1;</div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;}  __attribute__ ((__packed__));</div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define sizeof_DCI2_20MHz_4A_FDD_t 54</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2__20MHz__4A__FDD.html">DCI2_20MHz_4A_FDD</a> <a class="code" href="structDCI2__20MHz__4A__FDD.html">DCI2_20MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160; </div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160; </div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160; </div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160; </div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">// *******************************************************************</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">// ********************FORMAT 2A DCIs*********************************</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment">// *******************************************************************</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160; </div>
<div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html"> 1594</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__1__5MHz__2A__TDD.html">DCI2A_1_5MHz_2A_TDD</a> {</div>
<div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a3ee45bf26aaf4956c1985ee19440f22e"> 1596</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a3ee45bf26aaf4956c1985ee19440f22e">rv2</a>:2;</div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a260205c9668edcfd69d29ee81fbecd0a"> 1598</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a260205c9668edcfd69d29ee81fbecd0a">ndi2</a>:1;</div>
<div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#acc71df9fd8bd2e9e45da15a58a9fcb8c"> 1600</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#acc71df9fd8bd2e9e45da15a58a9fcb8c">mcs2</a>:5;</div>
<div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a81888aa4da79efa280b5864ec906b361"> 1602</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a81888aa4da79efa280b5864ec906b361">rv1</a>:2;</div>
<div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a9adfa0f87d6d695bbfa60e810bb3ee6f"> 1604</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a9adfa0f87d6d695bbfa60e810bb3ee6f">ndi1</a>:1;</div>
<div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a85ae00dab4936f51262bc8dbb0b77ab1"> 1606</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a85ae00dab4936f51262bc8dbb0b77ab1">mcs1</a>:5;</div>
<div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#ae301ab082a331b0da127f75afbb48f6e"> 1608</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#ae301ab082a331b0da127f75afbb48f6e">tb_swap</a>:1;</div>
<div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a7bac9db5f4817f86b3134a1c0fa58ae8"> 1610</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a7bac9db5f4817f86b3134a1c0fa58ae8">harq_pid</a>:4;</div>
<div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a74dab49126a0349483e0063c4d900feb"> 1612</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a74dab49126a0349483e0063c4d900feb">dai</a>:2;</div>
<div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a1e5d4c37faccab1ea21e98770279f06a"> 1614</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a1e5d4c37faccab1ea21e98770279f06a">TPC</a>:2;</div>
<div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#a3798785487c7778aa3b838a04c05e55e"> 1616</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#a3798785487c7778aa3b838a04c05e55e">rballoc</a>:6;</div>
<div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__TDD.html#ab1b987115a80784f1ce0dffb607b9649"> 1618</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html#ab1b987115a80784f1ce0dffb607b9649">rah</a>:1;</div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160; </div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_1_5MHz_2A_TDD_t 32</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__1__5MHz__2A__TDD.html">DCI2A_1_5MHz_2A_TDD</a> <a class="code" href="structDCI2A__1__5MHz__2A__TDD.html">DCI2A_1_5MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160; </div>
<div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html"> 1625</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__1__5MHz__4A__TDD.html">DCI2A_1_5MHz_4A_TDD</a> {</div>
<div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#af807d22d4db44f582c55b0d1d96bf58c"> 1626</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#af807d22d4db44f582c55b0d1d96bf58c">padding</a>:30;</div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a2dc390c35ca28ad898c0b05edd79dcd7"> 1628</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a2dc390c35ca28ad898c0b05edd79dcd7">tpmi</a>:2;</div>
<div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a133d16561e2cd1d7889b43109b2cd7d4"> 1630</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a133d16561e2cd1d7889b43109b2cd7d4">rv2</a>:2;</div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#ac847ccb6a0b9c04445988c3cd0fe29aa"> 1632</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#ac847ccb6a0b9c04445988c3cd0fe29aa">ndi2</a>:1;</div>
<div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a78ebd2b9b1155aa4766641775bbfa743"> 1634</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a78ebd2b9b1155aa4766641775bbfa743">mcs2</a>:5;</div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#ab85bca32cf85c2367ef00052342a6a5d"> 1636</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#ab85bca32cf85c2367ef00052342a6a5d">rv1</a>:2;</div>
<div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a65bb4fb715ed75abc877d9d1c9843e6b"> 1638</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a65bb4fb715ed75abc877d9d1c9843e6b">ndi1</a>:1;</div>
<div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#ae42bcb655708b0900c5d3f1e27f964bc"> 1640</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#ae42bcb655708b0900c5d3f1e27f964bc">mcs1</a>:5;</div>
<div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a08e50080cee1053004b1b0a5c08196cb"> 1642</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a08e50080cee1053004b1b0a5c08196cb">tb_swap</a>:1;</div>
<div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a68b1d768b286ac7a11dce9ef63554284"> 1644</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a68b1d768b286ac7a11dce9ef63554284">harq_pid</a>:4;</div>
<div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a6cce39ae57d9ab0af0e70d609349f1d6"> 1646</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a6cce39ae57d9ab0af0e70d609349f1d6">dai</a>:2;</div>
<div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a1d5d4fe6ad8d1cfefbb3a864148179dc"> 1648</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a1d5d4fe6ad8d1cfefbb3a864148179dc">TPC</a>:2;</div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a5c1c7231a5035a66c151a26b5ef97f18"> 1650</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a5c1c7231a5035a66c151a26b5ef97f18">rballoc</a>:6;</div>
<div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__TDD.html#a4f4fc4f594be51f64fcd0b337dd599f0"> 1652</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html#a4f4fc4f594be51f64fcd0b337dd599f0">rah</a>:1;</div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_1_5MHz_4A_TDD_t 34</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__1__5MHz__4A__TDD.html">DCI2A_1_5MHz_4A_TDD</a> <a class="code" href="structDCI2A__1__5MHz__4A__TDD.html">DCI2A_1_5MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160; </div>
<div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html"> 1658</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__1__5MHz__2A__FDD.html">DCI2A_1_5MHz_2A_FDD</a> {</div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a6bfc15374452a0006773bacb7146b9e7"> 1659</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a6bfc15374452a0006773bacb7146b9e7">padding</a>:18;</div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#aabf2440f9797d02bce6022ad20138e80"> 1661</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#aabf2440f9797d02bce6022ad20138e80">rv2</a>:2;</div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a5447c54480d2446f63bd71f9964f1a3e"> 1663</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a5447c54480d2446f63bd71f9964f1a3e">ndi2</a>:1;</div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#ac14d3aeef384049ebf2cfce330e9c61f"> 1665</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#ac14d3aeef384049ebf2cfce330e9c61f">mcs2</a>:5;</div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#acc4f2cf16ff5cf5518dfa9a998cc5b76"> 1667</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#acc4f2cf16ff5cf5518dfa9a998cc5b76">rv1</a>:2;</div>
<div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a61879bb5564bc8e6e73fb9dcc6042c3d"> 1669</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a61879bb5564bc8e6e73fb9dcc6042c3d">ndi1</a>:1;</div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a78260b954db8c163be80f32137a4e684"> 1671</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a78260b954db8c163be80f32137a4e684">mcs1</a>:5;</div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a54ee0d58dc71e76901a0f1f1526b8843"> 1673</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a54ee0d58dc71e76901a0f1f1526b8843">tb_swap</a>:1;</div>
<div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a77efbb2a6c306b62db1fdc68e25e4863"> 1675</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a77efbb2a6c306b62db1fdc68e25e4863">harq_pid</a>:3;</div>
<div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a24ad45fd575ad5a3c431d6d9b6e0f706"> 1677</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a24ad45fd575ad5a3c431d6d9b6e0f706">TPC</a>:2;</div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a4c7ea5535fda2726d30daca9e587058c"> 1679</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a4c7ea5535fda2726d30daca9e587058c">rballoc</a>:6;</div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__2A__FDD.html#a4adc84cb3a745f71f9182d959b8763e7"> 1681</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html#a4adc84cb3a745f71f9182d959b8763e7">rah</a>:1;</div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_1_5MHz_2A_FDD_t 29</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__1__5MHz__2A__FDD.html">DCI2A_1_5MHz_2A_FDD</a> <a class="code" href="structDCI2A__1__5MHz__2A__FDD.html">DCI2A_1_5MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160; </div>
<div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html"> 1687</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__1__5MHz__4A__FDD.html">DCI2A_1_5MHz_4A_FDD</a> {</div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#a18e5945e3b2352a0f679278866677fe7"> 1688</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#a18e5945e3b2352a0f679278866677fe7">padding</a>:1;</div>
<div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#aef937488e65ff77a8eac1f53b7a68986"> 1690</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#aef937488e65ff77a8eac1f53b7a68986">tpmi</a>:2;</div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#a8282be28e689d28a9b1b29ffe87dd5fb"> 1692</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#a8282be28e689d28a9b1b29ffe87dd5fb">rv2</a>:2;</div>
<div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#ad3403c914da3976fbe51619dc5e4d7fd"> 1694</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#ad3403c914da3976fbe51619dc5e4d7fd">ndi2</a>:1;</div>
<div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#ae5f92048bca1f9f936600e5ee7e5fc38"> 1696</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#ae5f92048bca1f9f936600e5ee7e5fc38">mcs2</a>:5;</div>
<div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#a8b62b5da5f5aeb85415ba0fb65284006"> 1698</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#a8b62b5da5f5aeb85415ba0fb65284006">rv1</a>:2;</div>
<div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#ae6053a18ee27b6dd04b41a6aab52a1d7"> 1700</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#ae6053a18ee27b6dd04b41a6aab52a1d7">ndi1</a>:1;</div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#af2a19bba436edca296926d3d0398f980"> 1702</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#af2a19bba436edca296926d3d0398f980">mcs1</a>:5;</div>
<div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#acf84d9f4bb8dbb351085f410319ca8e3"> 1704</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#acf84d9f4bb8dbb351085f410319ca8e3">tb_swap</a>:1;</div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#ad9177051241a66c988cbaecd7533aa22"> 1706</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#ad9177051241a66c988cbaecd7533aa22">harq_pid</a>:3;</div>
<div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#a1f595e0a1514ac10b985cb22f2c834f9"> 1708</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#a1f595e0a1514ac10b985cb22f2c834f9">TPC</a>:2;</div>
<div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#a04035ee235a109ac5d3e469593fbbeaa"> 1710</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#a04035ee235a109ac5d3e469593fbbeaa">rballoc</a>:6;</div>
<div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="structDCI2A__1__5MHz__4A__FDD.html#a8f1628158a1c1ebd2287cf174500ca46"> 1712</a></span>&#160;  uint32_t <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html#a8f1628158a1c1ebd2287cf174500ca46">rah</a>:1;</div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_1_5MHz_4A_FDD_t 38</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__1__5MHz__4A__FDD.html">DCI2A_1_5MHz_4A_FDD</a> <a class="code" href="structDCI2A__1__5MHz__4A__FDD.html">DCI2A_1_5MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160; </div>
<div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html"> 1718</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__5MHz__2A__TDD.html">DCI2A_5MHz_2A_TDD</a> {</div>
<div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#ad235519f939f9c8986716fe332f05b13"> 1719</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#ad235519f939f9c8986716fe332f05b13">padding</a>:25;</div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#aafb0416dc777c1015ca04abcc627bd7d"> 1721</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#aafb0416dc777c1015ca04abcc627bd7d">rv2</a>:2;</div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a9fcb0819776a637371dfbb1c80cb854e"> 1723</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a9fcb0819776a637371dfbb1c80cb854e">ndi2</a>:1;</div>
<div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a8ea1c3aa85d5d557ae4ad5840990b8c9"> 1725</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a8ea1c3aa85d5d557ae4ad5840990b8c9">mcs2</a>:5;</div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a2d00192112f7b4c00e6f24f7f371bbaa"> 1727</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a2d00192112f7b4c00e6f24f7f371bbaa">rv1</a>:2;</div>
<div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a509974c3cb21e96751337324882a271c"> 1729</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a509974c3cb21e96751337324882a271c">ndi1</a>:1;</div>
<div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a852a4ef89f341737ff68d4f7b4a0f2b6"> 1731</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a852a4ef89f341737ff68d4f7b4a0f2b6">mcs1</a>:5;</div>
<div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a9a641fefcbf9db9e7b4ae0c80a949337"> 1733</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a9a641fefcbf9db9e7b4ae0c80a949337">tb_swap</a>:1;</div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a12fcb7e5dd1230054dd40b34a9c802d6"> 1735</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a12fcb7e5dd1230054dd40b34a9c802d6">harq_pid</a>:4;</div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a4c8ccb40d8783c17e990f2432a140144"> 1737</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a4c8ccb40d8783c17e990f2432a140144">dai</a>:2;</div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#ac415949a8159485e1bcfb6e642093b18"> 1739</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#ac415949a8159485e1bcfb6e642093b18">TPC</a>:2;</div>
<div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#a7634ae815cff5de888a090f43ea44355"> 1741</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#a7634ae815cff5de888a090f43ea44355">rballoc</a>:13;</div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__TDD.html#ac65b79241a2f6bc70f70a3b98052f73b"> 1743</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__TDD.html#ac65b79241a2f6bc70f70a3b98052f73b">rah</a>:1;</div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_5MHz_2A_TDD_t 39</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__5MHz__2A__TDD.html">DCI2A_5MHz_2A_TDD</a> <a class="code" href="structDCI2A__5MHz__2A__TDD.html">DCI2A_5MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160; </div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html"> 1749</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__5MHz__4A__TDD.html">DCI2A_5MHz_4A_TDD</a> {</div>
<div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#aa844b87da9d2f1c9b31c2c99b22392a4"> 1750</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#aa844b87da9d2f1c9b31c2c99b22392a4">padding</a>:23;</div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#afb962779cb88f11f8142a02df7a2a9a5"> 1752</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#afb962779cb88f11f8142a02df7a2a9a5">tpmi</a>:2;</div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#aead1c6e1cf735892bcdc94f1c1dcc157"> 1754</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#aead1c6e1cf735892bcdc94f1c1dcc157">rv2</a>:2;</div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#af7f32dbce0a5250d6501d937dd4e162a"> 1756</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#af7f32dbce0a5250d6501d937dd4e162a">ndi2</a>:1;</div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#a78e0478b8c46cf60ff732ecb4d164492"> 1758</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#a78e0478b8c46cf60ff732ecb4d164492">mcs2</a>:5;</div>
<div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#a653f8d9bb0279cbb2c46f53503917d49"> 1760</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#a653f8d9bb0279cbb2c46f53503917d49">rv1</a>:2;</div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#a463343f5f3f828a766c030ba019ba01a"> 1762</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#a463343f5f3f828a766c030ba019ba01a">ndi1</a>:1;</div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#a63714b5c37fa9d666f71aa7871033d18"> 1764</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#a63714b5c37fa9d666f71aa7871033d18">mcs1</a>:5;</div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#a4a6f35d63fbbdbd005dad43d35d20b4c"> 1766</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#a4a6f35d63fbbdbd005dad43d35d20b4c">tb_swap</a>:1;</div>
<div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#abc859a52b1a56c9fade1c6906c2bd595"> 1768</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#abc859a52b1a56c9fade1c6906c2bd595">harq_pid</a>:4;</div>
<div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#a135183ff5aede2de9d76191a4ebecbda"> 1770</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#a135183ff5aede2de9d76191a4ebecbda">dai</a>:2;</div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#afaf1a244e912d214f8db5865b6ce27ef"> 1772</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#afaf1a244e912d214f8db5865b6ce27ef">TPC</a>:2;</div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#af867771001c3983b06db23756befa58d"> 1774</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#af867771001c3983b06db23756befa58d">rballoc</a>:13;</div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__TDD.html#a870bd450d17fa1c2398fc4cd699405f8"> 1776</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__TDD.html#a870bd450d17fa1c2398fc4cd699405f8">rah</a>:1;</div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_5MHz_4A_TDD_t 41</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__5MHz__4A__TDD.html">DCI2A_5MHz_4A_TDD</a> <a class="code" href="structDCI2A__5MHz__4A__TDD.html">DCI2A_5MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160; </div>
<div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html"> 1782</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__5MHz__2A__FDD.html">DCI2A_5MHz_2A_FDD</a> {</div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#a73077f68f3ed5daa9c8708dfe57e8ad4"> 1783</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#a73077f68f3ed5daa9c8708dfe57e8ad4">padding</a>:28;</div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#a5a27a2d582f543691e08e89d179d5f66"> 1785</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#a5a27a2d582f543691e08e89d179d5f66">rv2</a>:2;</div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#a177c9969ff01744a3ff2084d12fe602b"> 1787</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#a177c9969ff01744a3ff2084d12fe602b">ndi2</a>:1;</div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#ad9f8c1cadac8f2962781df7ad515a263"> 1789</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#ad9f8c1cadac8f2962781df7ad515a263">mcs2</a>:5;</div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#a954285180f6d5d147781b504458d8051"> 1791</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#a954285180f6d5d147781b504458d8051">rv1</a>:2;</div>
<div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#abab59dac2916d8b863387e1e0c0006d3"> 1793</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#abab59dac2916d8b863387e1e0c0006d3">ndi1</a>:1;</div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#a4a807298d19825128ee43e247c7f6d05"> 1795</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#a4a807298d19825128ee43e247c7f6d05">mcs1</a>:5;</div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#acbf70b306a3ccedd070d5b8c963ec91d"> 1797</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#acbf70b306a3ccedd070d5b8c963ec91d">tb_swap</a>:1;</div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#aa13ee465b9c8d0afafa2572de7788b67"> 1799</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#aa13ee465b9c8d0afafa2572de7788b67">harq_pid</a>:3;</div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#ae133b0adc21cae4e6d3cd56fe819b922"> 1801</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#ae133b0adc21cae4e6d3cd56fe819b922">TPC</a>:2;</div>
<div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#a1d89e55db7ad4242c8668b41cf6dfde6"> 1803</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#a1d89e55db7ad4242c8668b41cf6dfde6">rballoc</a>:13;</div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__2A__FDD.html#ac405a0e3ad48d8d9788da4d41580a144"> 1805</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__2A__FDD.html#ac405a0e3ad48d8d9788da4d41580a144">rah</a>:1;</div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_5MHz_2A_FDD_t 36</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__5MHz__2A__FDD.html">DCI2A_5MHz_2A_FDD</a> <a class="code" href="structDCI2A__5MHz__2A__FDD.html">DCI2A_5MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160; </div>
<div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html"> 1811</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__5MHz__4A__FDD.html">DCI2A_5MHz_4A_FDD</a> {</div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#ac1d663aadf0604085bfd83765e764b1c"> 1812</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#ac1d663aadf0604085bfd83765e764b1c">padding</a>:26;</div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#ad68158d1f3986a11260e7b4d7a14d200"> 1814</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#ad68158d1f3986a11260e7b4d7a14d200">tpmi</a>:2;</div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a0094557fb5c4717b3afe88f5f894431e"> 1816</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a0094557fb5c4717b3afe88f5f894431e">rv2</a>:2;</div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a522ee906a9bf3e950c1190aad2b20077"> 1818</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a522ee906a9bf3e950c1190aad2b20077">ndi2</a>:1;</div>
<div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a21f653b6fd2342d910c76d8bda657c37"> 1820</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a21f653b6fd2342d910c76d8bda657c37">mcs2</a>:5;</div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a02a145f6ff2ead7e7a7d438f5db0d2bf"> 1822</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a02a145f6ff2ead7e7a7d438f5db0d2bf">rv1</a>:2;</div>
<div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a5ae1efa1705415fdd07ee09efdd76878"> 1824</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a5ae1efa1705415fdd07ee09efdd76878">ndi1</a>:1;</div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a70a1601f73c278f1ab557c7f0cc96bb7"> 1826</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a70a1601f73c278f1ab557c7f0cc96bb7">mcs1</a>:5;</div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a5c1d65e0264e8fa67a191d2f5d2d6eba"> 1828</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a5c1d65e0264e8fa67a191d2f5d2d6eba">tb_swap</a>:1;</div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a5f0d685ff3ae080ffd90cb4cb68c9956"> 1830</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a5f0d685ff3ae080ffd90cb4cb68c9956">harq_pid</a>:3;</div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#a55a30f94472ef77df26b94f543817994"> 1832</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#a55a30f94472ef77df26b94f543817994">TPC</a>:2;</div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#ae8937a35675bb23543c759e030e2155c"> 1834</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#ae8937a35675bb23543c759e030e2155c">rballoc</a>:13;</div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="structDCI2A__5MHz__4A__FDD.html#aec73eb34099e6238c40f47cf85cea4d3"> 1836</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__5MHz__4A__FDD.html#aec73eb34099e6238c40f47cf85cea4d3">rah</a>:1;</div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_5MHz_4A_FDD_t 38</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__5MHz__4A__FDD.html">DCI2A_5MHz_4A_FDD</a> <a class="code" href="structDCI2A__5MHz__4A__FDD.html">DCI2A_5MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160; </div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html"> 1842</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__10MHz__2A__TDD.html">DCI2A_10MHz_2A_TDD</a> {</div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a3e44a874b4d31bac7cba96103d7bf744"> 1843</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a3e44a874b4d31bac7cba96103d7bf744">padding</a>:25;</div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#afd310736abd65fc53193d4802d2c3c11"> 1845</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#afd310736abd65fc53193d4802d2c3c11">rv2</a>:2;</div>
<div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a828b382c442445198f742c1254442168"> 1847</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a828b382c442445198f742c1254442168">ndi2</a>:1;</div>
<div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a7e65bee70d32261f1667cf1e2191f517"> 1849</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a7e65bee70d32261f1667cf1e2191f517">mcs2</a>:5;</div>
<div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#aa4d9a6439b22f8bf4ad7d308742c79a4"> 1851</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#aa4d9a6439b22f8bf4ad7d308742c79a4">rv1</a>:2;</div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#ae25969e6f9d668d18618bd6a11a968cf"> 1853</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#ae25969e6f9d668d18618bd6a11a968cf">ndi1</a>:1;</div>
<div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a6c969621b7202ef2cf96bd0e283d08de"> 1855</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a6c969621b7202ef2cf96bd0e283d08de">mcs1</a>:5;</div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#aaf4eff29ab876fa16157d662913718c4"> 1857</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#aaf4eff29ab876fa16157d662913718c4">tb_swap</a>:1;</div>
<div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a59bff58d7140d2570caec9078a174972"> 1859</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a59bff58d7140d2570caec9078a174972">harq_pid</a>:4;</div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a535cfa997f160d2c579a3a0cb626c1a8"> 1861</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a535cfa997f160d2c579a3a0cb626c1a8">dai</a>:2;</div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a91156a68609be46708f55216f05aaaab"> 1863</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a91156a68609be46708f55216f05aaaab">TPC</a>:2;</div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a2bda76e3a039e2db8c9ad7c81408a1f3"> 1865</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a2bda76e3a039e2db8c9ad7c81408a1f3">rballoc</a>:17;</div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__TDD.html#a546e97d0b3a6a267614f4518443f0e5c"> 1867</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__TDD.html#a546e97d0b3a6a267614f4518443f0e5c">rah</a>:1;</div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_10MHz_2A_TDD_t 39</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__10MHz__2A__TDD.html">DCI2A_10MHz_2A_TDD</a> <a class="code" href="structDCI2A__10MHz__2A__TDD.html">DCI2A_10MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160; </div>
<div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html"> 1873</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__10MHz__4A__TDD.html">DCI2A_10MHz_4A_TDD</a> {</div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a300bfe881bf2db9149bbb8fdc99c434c"> 1874</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a300bfe881bf2db9149bbb8fdc99c434c">padding</a>:23;</div>
<div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a7e200271362bb4c47532663d9fb2902d"> 1876</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a7e200271362bb4c47532663d9fb2902d">tpmi</a>:2;</div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a87b192f9a65b49207c7dcc07f6403273"> 1878</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a87b192f9a65b49207c7dcc07f6403273">rv2</a>:2;</div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a7a802d73779e13a16b362b31634a3f08"> 1880</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a7a802d73779e13a16b362b31634a3f08">ndi2</a>:1;</div>
<div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#ac429aa143a53a4b7034df13a8af99946"> 1882</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#ac429aa143a53a4b7034df13a8af99946">mcs2</a>:5;</div>
<div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a4d2dd4e75003939fd65cb0b766b341ec"> 1884</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a4d2dd4e75003939fd65cb0b766b341ec">rv1</a>:2;</div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a013c37c1b1bb06458d5d4fcb6587ff0e"> 1886</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a013c37c1b1bb06458d5d4fcb6587ff0e">ndi1</a>:1;</div>
<div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a83cf9955df418d79e1e6cad499060a3f"> 1888</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a83cf9955df418d79e1e6cad499060a3f">mcs1</a>:5;</div>
<div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#add9735db76749bf0444f894023aa717d"> 1890</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#add9735db76749bf0444f894023aa717d">tb_swap</a>:1;</div>
<div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a64035ed82da3973e56587c8335df266a"> 1892</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a64035ed82da3973e56587c8335df266a">harq_pid</a>:4;</div>
<div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a685b4df0ed148527b3fec40896e719b9"> 1894</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a685b4df0ed148527b3fec40896e719b9">dai</a>:2;</div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a82b76263bd28062279dd0864932fde5c"> 1896</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a82b76263bd28062279dd0864932fde5c">TPC</a>:2;</div>
<div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a6851eacf433d7c8541ae36333cbe9133"> 1898</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a6851eacf433d7c8541ae36333cbe9133">rballoc</a>:17;</div>
<div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__TDD.html#a6f316f2ce92ab5d6bc93622f0b3cca55"> 1900</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__TDD.html#a6f316f2ce92ab5d6bc93622f0b3cca55">rah</a>:1;</div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_10MHz_4A_TDD_t 41</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__10MHz__4A__TDD.html">DCI2A_10MHz_4A_TDD</a> <a class="code" href="structDCI2A__10MHz__4A__TDD.html">DCI2A_10MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160; </div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html"> 1906</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__10MHz__2A__FDD.html">DCI2A_10MHz_2A_FDD</a> {</div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#a6e89d55f7f387900f0f6c1df65cac1a3"> 1907</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#a6e89d55f7f387900f0f6c1df65cac1a3">padding</a>:24;</div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#a478dd9d95f14797c865417eafc8dac9e"> 1909</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#a478dd9d95f14797c865417eafc8dac9e">rv2</a>:2;</div>
<div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#a593a364fca6e641551c4e1758d31c113"> 1911</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#a593a364fca6e641551c4e1758d31c113">ndi2</a>:1;</div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#a90ac5acf2b59a8f0a9fd8a049358399d"> 1913</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#a90ac5acf2b59a8f0a9fd8a049358399d">mcs2</a>:5;</div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#ab7bd7fe74280dd9a3c74682b936b053c"> 1915</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#ab7bd7fe74280dd9a3c74682b936b053c">rv1</a>:2;</div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#accf734bf041b53f4fce59db626948697"> 1917</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#accf734bf041b53f4fce59db626948697">ndi1</a>:1;</div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#ad25204d3e347a56db61c6f4f1aba7f78"> 1919</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#ad25204d3e347a56db61c6f4f1aba7f78">mcs1</a>:5;</div>
<div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#a7f78f96f9597f39216360f6026a75fc7"> 1921</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#a7f78f96f9597f39216360f6026a75fc7">tb_swap</a>:1;</div>
<div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#a10ec6042a1f1dae2f9c1cabcc5046165"> 1923</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#a10ec6042a1f1dae2f9c1cabcc5046165">harq_pid</a>:3;</div>
<div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#ab0995fa3a609fa76a1b35dcd370ef839"> 1925</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#ab0995fa3a609fa76a1b35dcd370ef839">TPC</a>:2;</div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#a222c140c7bf57a08204d8e49997560c0"> 1927</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#a222c140c7bf57a08204d8e49997560c0">rballoc</a>:17;</div>
<div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__2A__FDD.html#a4aef2e8fe6e05d93d85d2e75f49b1796"> 1929</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__2A__FDD.html#a4aef2e8fe6e05d93d85d2e75f49b1796">rah</a>:1;</div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_10MHz_2A_FDD_t 41</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__10MHz__2A__FDD.html">DCI2A_10MHz_2A_FDD</a> <a class="code" href="structDCI2A__10MHz__2A__FDD.html">DCI2A_10MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160; </div>
<div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html"> 1935</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__10MHz__4A__FDD.html">DCI2A_10MHz_4A_FDD</a> {</div>
<div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#ae4a0354bebde701fb05930f9d1492e95"> 1936</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#ae4a0354bebde701fb05930f9d1492e95">padding</a>:26;</div>
<div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#afa95fa475e972b3e0a179b8ffd4a6a4d"> 1938</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#afa95fa475e972b3e0a179b8ffd4a6a4d">tpmi</a>:2;</div>
<div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#a6a08969d30d2d1b4be7d1fbe6a19c138"> 1940</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#a6a08969d30d2d1b4be7d1fbe6a19c138">rv2</a>:2;</div>
<div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#a528039354227bc945c665d4adcc1933a"> 1942</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#a528039354227bc945c665d4adcc1933a">ndi2</a>:1;</div>
<div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#a9fa7c4c68bc4c43071e3765fa57a6472"> 1944</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#a9fa7c4c68bc4c43071e3765fa57a6472">mcs2</a>:5;</div>
<div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#a62b27eeadcac36d84e0ce7e9aca6810e"> 1946</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#a62b27eeadcac36d84e0ce7e9aca6810e">rv1</a>:2;</div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#a467cd8319330d3fb7b6d94ce0007b79a"> 1948</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#a467cd8319330d3fb7b6d94ce0007b79a">ndi1</a>:1;</div>
<div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#a8dc881d61c1872e0498d19872642d8cd"> 1950</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#a8dc881d61c1872e0498d19872642d8cd">mcs1</a>:5;</div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#af5c892f5edd8cf3a25f00de4a044288e"> 1952</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#af5c892f5edd8cf3a25f00de4a044288e">tb_swap</a>:1;</div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#a04fd577f69f593c03a6f2e321c94dee6"> 1954</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#a04fd577f69f593c03a6f2e321c94dee6">harq_pid</a>:3;</div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#afb339d3945452a80b1ed191ff044f380"> 1956</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#afb339d3945452a80b1ed191ff044f380">TPC</a>:2;</div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#ae1b55ae3df7ea5ebfccf8b8b5b4bd292"> 1958</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#ae1b55ae3df7ea5ebfccf8b8b5b4bd292">rballoc</a>:17;</div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="structDCI2A__10MHz__4A__FDD.html#a73378d29f344b49eb1b950ff3baee808"> 1960</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__10MHz__4A__FDD.html#a73378d29f344b49eb1b950ff3baee808">rah</a>:1;</div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_10MHz_4A_FDD_t 38</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__10MHz__4A__FDD.html">DCI2A_10MHz_4A_FDD</a> <a class="code" href="structDCI2A__10MHz__4A__FDD.html">DCI2A_10MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160; </div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html"> 1966</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__20MHz__2A__TDD.html">DCI2A_20MHz_2A_TDD</a> {</div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#a0de02433f37aea18a5406609f0dbe365"> 1967</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#a0de02433f37aea18a5406609f0dbe365">padding</a>:13;</div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#aba1cada85c07187368a031fbce77cf85"> 1969</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#aba1cada85c07187368a031fbce77cf85">rv2</a>:2;</div>
<div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#ababb9530bd96d6ee48f07713d698e7b6"> 1971</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#ababb9530bd96d6ee48f07713d698e7b6">ndi2</a>:1;</div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#a92e8d489fdd1edefe339b2b44c8f9f6a"> 1973</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#a92e8d489fdd1edefe339b2b44c8f9f6a">mcs2</a>:5;</div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#a1a7e54c17833cc70e8660749ea09c907"> 1975</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#a1a7e54c17833cc70e8660749ea09c907">rv1</a>:2;</div>
<div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#ac1d8db3be1847b92bcae77058167ba8c"> 1977</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#ac1d8db3be1847b92bcae77058167ba8c">ndi1</a>:1;</div>
<div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#add351fdcdd17af3e286e2686a5530b5f"> 1979</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#add351fdcdd17af3e286e2686a5530b5f">mcs1</a>:5;</div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#ad7e5229124b21fad92c5452d29528f7e"> 1981</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#ad7e5229124b21fad92c5452d29528f7e">tb_swap</a>:1;</div>
<div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#a195144dd3fb042c2f017ddd98d966b89"> 1983</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#a195144dd3fb042c2f017ddd98d966b89">harq_pid</a>:4;</div>
<div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#ae213297f367dd0c871691ddb01fe3d3a"> 1985</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#ae213297f367dd0c871691ddb01fe3d3a">dai</a>:2;</div>
<div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#ad98d159b4cae79025abca719fecd5106"> 1987</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#ad98d159b4cae79025abca719fecd5106">TPC</a>:2;</div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#a9a12d8d7be1c0e78a1576a45a88d8318"> 1989</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#a9a12d8d7be1c0e78a1576a45a88d8318">rballoc</a>:25;</div>
<div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__TDD.html#a4ab04e89d159776b68a1e5da47f00d82"> 1991</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__TDD.html#a4ab04e89d159776b68a1e5da47f00d82">rah</a>:1;</div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_20MHz_2A_TDD_t 51</span></div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__20MHz__2A__TDD.html">DCI2A_20MHz_2A_TDD</a> <a class="code" href="structDCI2A__20MHz__2A__TDD.html">DCI2A_20MHz_2A_TDD_t</a>;</div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160; </div>
<div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html"> 1997</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__20MHz__4A__TDD.html">DCI2A_20MHz_4A_TDD</a> {</div>
<div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a0fb5b1813095796054fd0d6eeb0abc58"> 1998</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a0fb5b1813095796054fd0d6eeb0abc58">padding</a>:11;</div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a94657fc525e1b7109c597cbc4be09811"> 2000</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a94657fc525e1b7109c597cbc4be09811">tpmi</a>:2;</div>
<div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a9441c6ba5470f062f69b6191ee711c98"> 2002</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a9441c6ba5470f062f69b6191ee711c98">rv2</a>:2;</div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a19cb3fb926bddeda04fd97279ac9d798"> 2004</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a19cb3fb926bddeda04fd97279ac9d798">ndi2</a>:1;</div>
<div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a172d4d6dea0546ef857dac90a24f56bc"> 2006</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a172d4d6dea0546ef857dac90a24f56bc">mcs2</a>:5;</div>
<div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a52d30965c726fa103ab756f72b60baba"> 2008</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a52d30965c726fa103ab756f72b60baba">rv1</a>:2;</div>
<div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a50faa7b7878525cf27b3811ff88ecd20"> 2010</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a50faa7b7878525cf27b3811ff88ecd20">ndi1</a>:1;</div>
<div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#af031fce559962f89ba20489ce6d2b8eb"> 2012</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#af031fce559962f89ba20489ce6d2b8eb">mcs1</a>:5;</div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a3e1d2eadce4e43f6f783216e0c7240ae"> 2014</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a3e1d2eadce4e43f6f783216e0c7240ae">tb_swap</a>:1;</div>
<div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a263fde654981e31e27a1c0e4662e8620"> 2016</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a263fde654981e31e27a1c0e4662e8620">harq_pid</a>:4;</div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a27efc95b8fb7e4d3ff93f6f2707ef0b1"> 2018</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a27efc95b8fb7e4d3ff93f6f2707ef0b1">dai</a>:2;</div>
<div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#ab0e790a62015fa644b963b58c14a0422"> 2020</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#ab0e790a62015fa644b963b58c14a0422">TPC</a>:2;</div>
<div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#aef5ba1b5bdfc5861ff39eb48a1632727"> 2022</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#aef5ba1b5bdfc5861ff39eb48a1632727">rballoc</a>:25;</div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__TDD.html#a9c5fcc9f110689876717aa832724cb83"> 2024</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__TDD.html#a9c5fcc9f110689876717aa832724cb83">rah</a>:1;</div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_20MHz_4A_TDD_t 53</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__20MHz__4A__TDD.html">DCI2A_20MHz_4A_TDD</a> <a class="code" href="structDCI2A__20MHz__4A__TDD.html">DCI2A_20MHz_4A_TDD_t</a>;</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160; </div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html"> 2030</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__20MHz__2A__FDD.html">DCI2A_20MHz_2A_FDD</a> {</div>
<div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a1e82c0b878769fdde49e9736594034ce"> 2031</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a1e82c0b878769fdde49e9736594034ce">padding</a>:16;</div>
<div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a82f880b45b1958a679dac86cd312ce6a"> 2033</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a82f880b45b1958a679dac86cd312ce6a">rv2</a>:2;</div>
<div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a0a8b992ded193ad584ad51cfe14dc51f"> 2035</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a0a8b992ded193ad584ad51cfe14dc51f">ndi2</a>:1;</div>
<div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a44e32b29160485efa8eeb9247db4d10c"> 2037</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a44e32b29160485efa8eeb9247db4d10c">mcs2</a>:5;</div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a2e0d94618a30af55a5f5a067bc2fe600"> 2039</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a2e0d94618a30af55a5f5a067bc2fe600">rv1</a>:2;</div>
<div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a0c7616079301daaa12e3ec072a052ace"> 2041</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a0c7616079301daaa12e3ec072a052ace">ndi1</a>:1;</div>
<div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a9b56b1f17986b424f2834df661d6d9a1"> 2043</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a9b56b1f17986b424f2834df661d6d9a1">mcs1</a>:5;</div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a3e124c8bde0bebfde5175af8bf32c64a"> 2045</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a3e124c8bde0bebfde5175af8bf32c64a">tb_swap</a>:1;</div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#ad68ba3ec18f6cf10c8d04193c39ad40c"> 2047</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#ad68ba3ec18f6cf10c8d04193c39ad40c">harq_pid</a>:3;</div>
<div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a6628d23f7e0ae2003e06017aefe0afcc"> 2049</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a6628d23f7e0ae2003e06017aefe0afcc">TPC</a>:2;</div>
<div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a6914b42082f00a4351ab2281aa4a1fa3"> 2051</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a6914b42082f00a4351ab2281aa4a1fa3">rballoc</a>:25;</div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__2A__FDD.html#a2c627c3be9f793644b894ca57e04b02e"> 2053</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__2A__FDD.html#a2c627c3be9f793644b894ca57e04b02e">rah</a>:1;</div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_20MHz_2A_FDD_t 48</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__20MHz__2A__FDD.html">DCI2A_20MHz_2A_FDD</a> <a class="code" href="structDCI2A__20MHz__2A__FDD.html">DCI2A_20MHz_2A_FDD_t</a>;</div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160; </div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html"> 2059</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2A__20MHz__4A__FDD.html">DCI2A_20MHz_4A_FDD</a> {</div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#a42ddae0d383fc7cd6d35286d5730ac49"> 2060</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#a42ddae0d383fc7cd6d35286d5730ac49">padding</a>:14;</div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#a914dfcef5b85646a7d4cd7764177649c"> 2062</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#a914dfcef5b85646a7d4cd7764177649c">tpmi</a>:2;</div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#ae8a8ba791e91869ccb697b266c7c8946"> 2064</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#ae8a8ba791e91869ccb697b266c7c8946">rv2</a>:2;</div>
<div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#aea2eacca3ec26aa195e81ab16fee74c2"> 2066</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#aea2eacca3ec26aa195e81ab16fee74c2">ndi2</a>:1;</div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#a9dd730fdf8e6b771bde3ca8700475dc0"> 2068</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#a9dd730fdf8e6b771bde3ca8700475dc0">mcs2</a>:5;</div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#ac31b93a689f12111b289683ee5a7de86"> 2070</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#ac31b93a689f12111b289683ee5a7de86">rv1</a>:2;</div>
<div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#ad15649564041d17b8bd2587c2866a55f"> 2072</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#ad15649564041d17b8bd2587c2866a55f">ndi1</a>:1;</div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#ab76e62a58501a88fe99435fa15740ce8"> 2074</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#ab76e62a58501a88fe99435fa15740ce8">mcs1</a>:5;</div>
<div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#a4595f6de941d305f954bdba5f47d0ff0"> 2076</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#a4595f6de941d305f954bdba5f47d0ff0">tb_swap</a>:1;</div>
<div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#a905e7e295c562ea27fc7d76caf843f80"> 2078</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#a905e7e295c562ea27fc7d76caf843f80">harq_pid</a>:3;</div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#a4554aa310017e6ac53709c7aa93f95b9"> 2080</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#a4554aa310017e6ac53709c7aa93f95b9">TPC</a>:2;</div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#a7a8480447a53ffd38e8282ada6b84532"> 2082</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#a7a8480447a53ffd38e8282ada6b84532">rballoc</a>:25;</div>
<div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="structDCI2A__20MHz__4A__FDD.html#aeb4cac9e3624e79e324413f8d5336fd9"> 2084</a></span>&#160;  uint64_t <a class="code" href="structDCI2A__20MHz__4A__FDD.html#aeb4cac9e3624e79e324413f8d5336fd9">rah</a>:1;</div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define sizeof_DCI2A_20MHz_4A_FDD_t 50</span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2A__20MHz__4A__FDD.html">DCI2A_20MHz_4A_FDD</a> <a class="code" href="structDCI2A__20MHz__4A__FDD.html">DCI2A_20MHz_4A_FDD_t</a>;</div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160; </div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="comment">// *******************************************************************</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="comment">// ********************FORMAT 2B DCIs*********************************</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="comment">// *******************************************************************</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html"> 2093</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structDCI2B__1__5MHz__TDD.html">DCI2B_1_5MHz_TDD</a> {</div>
<div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a0c414796ff2f0986400844234c7c5abf"> 2094</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a0c414796ff2f0986400844234c7c5abf">padding</a>:31;</div>
<div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a95ecb45b94065a28f6884a66d77cbe23"> 2096</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a95ecb45b94065a28f6884a66d77cbe23">rv2</a>:2;</div>
<div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a7937fe0568f94a421cbb11e0564825d5"> 2098</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a7937fe0568f94a421cbb11e0564825d5">ndi2</a>:1;</div>
<div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a9dd744bb7a8ca92833c641ebb5cb54c4"> 2100</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a9dd744bb7a8ca92833c641ebb5cb54c4">mcs2</a>:5;</div>
<div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a8c71c31ad1c499d4b253f01215db6994"> 2102</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a8c71c31ad1c499d4b253f01215db6994">rv1</a>:2;</div>
<div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a5c856a72f49e9818baa9aba8e89bccac"> 2104</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a5c856a72f49e9818baa9aba8e89bccac">ndi1</a>:1;</div>
<div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a50c0b37c3884920932e602665fac91d5"> 2106</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a50c0b37c3884920932e602665fac91d5">mcs1</a>:5;</div>
<div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a1b152e183b285e29763e642b4a9aa15e"> 2108</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a1b152e183b285e29763e642b4a9aa15e">srs_req</a>:1;</div>
<div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#ae95b16c5edc53cc70650a8ef2115f6a8"> 2110</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#ae95b16c5edc53cc70650a8ef2115f6a8">scrambling_id</a>:1;</div>
<div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a2c39b6b9639a08279239580795de2c06"> 2112</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a2c39b6b9639a08279239580795de2c06">harq_pid</a>:4;</div>
<div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#ad0d7f4ea18e9e2cd191428711bb7d701"> 2114</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#ad0d7f4ea18e9e2cd191428711bb7d701">dai</a>:2;</div>
<div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a10f432c86ea8ee7bc08f62e85dab7563"> 2116</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a10f432c86ea8ee7bc08f62e85dab7563">TPC</a>:2;</div>
<div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#acad82d13466f07a2e4cc248169e03c43"> 2118</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#acad82d13466f07a2e4cc248169e03c43">rballoc</a>:6;</div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__TDD.html#a95a8d7b5bcdf50564fcd6c435dbf1c08"> 2120</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__1__5MHz__TDD.html#a95a8d7b5bcdf50564fcd6c435dbf1c08">padding0</a>:1;</div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160; </div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2B__1__5MHz__TDD.html">DCI2B_1_5MHz_TDD</a> <a class="code" href="structDCI2B__1__5MHz__TDD.html">DCI2B_1_5MHz_TDD_t</a>;</div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor">#define sizeof_DCI2B_1_5MHz_TDD_t 33</span></div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160; </div>
<div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html"> 2127</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2B__5MHz__TDD.html">DCI2B_5MHz_TDD</a> {</div>
<div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#a7970549657a63d54e2252ac43f52f116"> 2129</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#a7970549657a63d54e2252ac43f52f116">padding</a>:25;</div>
<div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#abb2026f0b141669afc14ba30bc0699c4"> 2131</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#abb2026f0b141669afc14ba30bc0699c4">rv2</a>:2;</div>
<div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#a42ae04760f16e371f18cb8e23af8fb66"> 2133</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#a42ae04760f16e371f18cb8e23af8fb66">ndi2</a>:1;</div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#a8cc804a2a0b6f0175fa7c743a21fe2a4"> 2135</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#a8cc804a2a0b6f0175fa7c743a21fe2a4">mcs2</a>:5;</div>
<div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#acdfa25c9300b975ec5a1fcdc31cb46ee"> 2137</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#acdfa25c9300b975ec5a1fcdc31cb46ee">rv1</a>:2;</div>
<div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#a76c3b0190470e28cfd81e0fd89946285"> 2139</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#a76c3b0190470e28cfd81e0fd89946285">ndi1</a>:1;</div>
<div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#a15a46e0e924ea1d7dc29c92f88fce4f0"> 2141</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#a15a46e0e924ea1d7dc29c92f88fce4f0">mcs1</a>:5;</div>
<div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#aa98c537fa8eac8eeb6cb8a0e3de21f22"> 2143</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#aa98c537fa8eac8eeb6cb8a0e3de21f22">srs_req</a>:1;</div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#aedf05ffd029d7178e78d74ad72c0fa37"> 2145</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#aedf05ffd029d7178e78d74ad72c0fa37">scrambling_id</a>:1;</div>
<div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#a35efd8aad30c8a5939ec00b1b5a27874"> 2147</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#a35efd8aad30c8a5939ec00b1b5a27874">harq_pid</a>:4;</div>
<div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#af1dee5159d41bf1e2622e19703a8e12b"> 2149</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#af1dee5159d41bf1e2622e19703a8e12b">dai</a>:2;</div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#a85d695eff6d54532985610721b35005d"> 2151</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#a85d695eff6d54532985610721b35005d">TPC</a>:2;</div>
<div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#a9ab5fe112b0ffdb59824ad21650eb5d7"> 2153</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#a9ab5fe112b0ffdb59824ad21650eb5d7">rballoc</a>:13;</div>
<div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__TDD.html#a6ac169da49013044b719b8f7e8d3ce07"> 2155</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__TDD.html#a6ac169da49013044b719b8f7e8d3ce07">rah</a>:1;</div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160; </div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2B__5MHz__TDD.html">DCI2B_5MHz_TDD</a> <a class="code" href="structDCI2B__5MHz__TDD.html">DCI2B_5MHz_TDD_t</a>;</div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">#define sizeof_DCI2B_5MHz_TDD_t 39</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160; </div>
<div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html"> 2162</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2B__10MHz__TDD.html">DCI2B_10MHz_TDD</a> {</div>
<div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a6e4a28e0b8a42c5484c815679c1697c2"> 2164</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a6e4a28e0b8a42c5484c815679c1697c2">padding</a>:21;</div>
<div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#ad429a1f232eedec2ef63f5d144f32920"> 2166</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#ad429a1f232eedec2ef63f5d144f32920">rv2</a>:2;</div>
<div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#abf4b586af657e87c2bfca6401ee6ed59"> 2168</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#abf4b586af657e87c2bfca6401ee6ed59">ndi2</a>:1;</div>
<div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a12244d1e4599a24d1ea9781cc3340913"> 2170</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a12244d1e4599a24d1ea9781cc3340913">mcs2</a>:5;</div>
<div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a2bc373dfdf952f5a51024900049e4be5"> 2172</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a2bc373dfdf952f5a51024900049e4be5">rv1</a>:2;</div>
<div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#ac0d65955cec7c88d673a8166b7631e5f"> 2174</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#ac0d65955cec7c88d673a8166b7631e5f">ndi1</a>:1;</div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a6cf5b10eb4c4b2ddad5dd63d47aa2647"> 2176</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a6cf5b10eb4c4b2ddad5dd63d47aa2647">mcs1</a>:5;</div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a004f278c22356b9c8296c2f3b3ed7988"> 2178</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a004f278c22356b9c8296c2f3b3ed7988">srs_req</a>:1;</div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#af2aa83e240964557b9d9c6bece34bbc3"> 2180</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#af2aa83e240964557b9d9c6bece34bbc3">scrambling_id</a>:1;</div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a9e7581dee20d2de24e7d4772bd4ed632"> 2182</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a9e7581dee20d2de24e7d4772bd4ed632">harq_pid</a>:4;</div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a8682f975a6c4da0248f79d38b1726652"> 2184</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a8682f975a6c4da0248f79d38b1726652">dai</a>:2;</div>
<div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a80b334d4ae7e09fb8fba186329ff29f2"> 2186</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a80b334d4ae7e09fb8fba186329ff29f2">TPC</a>:2;</div>
<div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#acfd4b6bda8f67b60e07a000428b80b7c"> 2188</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#acfd4b6bda8f67b60e07a000428b80b7c">rballoc</a>:17;</div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__TDD.html#a8e892a8977f126b2cd0e619e686923eb"> 2190</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__TDD.html#a8e892a8977f126b2cd0e619e686923eb">rah</a>:1;</div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160; </div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2B__10MHz__TDD.html">DCI2B_10MHz_TDD</a> <a class="code" href="structDCI2B__10MHz__TDD.html">DCI2B_10MHz_TDD_t</a>;</div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define sizeof_DCI2B_10MHz_TDD_t 43</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160; </div>
<div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html"> 2197</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2B__20MHz__TDD.html">DCI2B_20MHz_TDD</a> {</div>
<div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#acb1b57fb88d67e339d1ccf6783a95ec7"> 2199</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#acb1b57fb88d67e339d1ccf6783a95ec7">padding</a>:13;</div>
<div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a9b7e6425f35dadf6c154efcadf668898"> 2201</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a9b7e6425f35dadf6c154efcadf668898">rv2</a>:2;</div>
<div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a7cc2321b65becc8d205861a5d191107d"> 2203</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a7cc2321b65becc8d205861a5d191107d">ndi2</a>:1;</div>
<div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a559dec80c8563886668a3fd2cbc0761e"> 2205</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a559dec80c8563886668a3fd2cbc0761e">mcs2</a>:5;</div>
<div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a8d205c535ca9d65f00314238381d20b3"> 2207</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a8d205c535ca9d65f00314238381d20b3">rv1</a>:2;</div>
<div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a3583b266677d5ac58aa2022151bdfdd2"> 2209</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a3583b266677d5ac58aa2022151bdfdd2">ndi1</a>:1;</div>
<div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#ac7a25b4f3d2f8843420ca6141c233623"> 2211</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#ac7a25b4f3d2f8843420ca6141c233623">mcs1</a>:5;</div>
<div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a39fa96c8ca2eb2ed7d1584ad0bd9e285"> 2213</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a39fa96c8ca2eb2ed7d1584ad0bd9e285">srs_req</a>:1;</div>
<div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a161b1a7dc84d01cc3332415c397f7584"> 2215</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a161b1a7dc84d01cc3332415c397f7584">scrambling_id</a>:1;</div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#abb84d603d8ef92e9eaf42e0107d5c7fb"> 2217</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#abb84d603d8ef92e9eaf42e0107d5c7fb">harq_pid</a>:4;</div>
<div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a28a8ae6ecc199d34515fd9eccf07bbe5"> 2219</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a28a8ae6ecc199d34515fd9eccf07bbe5">dai</a>:2;</div>
<div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a07ff5780a509aff4d2e0fefb2cc8d593"> 2221</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a07ff5780a509aff4d2e0fefb2cc8d593">TPC</a>:2;</div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a200ec0bdc3691b1b4072e65c1622a983"> 2223</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a200ec0bdc3691b1b4072e65c1622a983">rballoc</a>:25;</div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__TDD.html#a0887f1578250869400ab9428cc70c5ad"> 2225</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__TDD.html#a0887f1578250869400ab9428cc70c5ad">rah</a>:1;</div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160; </div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2B__20MHz__TDD.html">DCI2B_20MHz_TDD</a> <a class="code" href="structDCI2B__20MHz__TDD.html">DCI2B_20MHz_TDD_t</a>;</div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#define sizeof_DCI2B_20MHz_TDD_t 51</span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160; </div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html"> 2232</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2B__1__5MHz__FDD.html">DCI2B_1_5MHz_FDD</a> {</div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;  <span class="comment">//padding for 32 bits</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#ad2938acee93cc8131a1cb624410221ee"> 2234</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#ad2938acee93cc8131a1cb624410221ee">padding</a>:4;</div>
<div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#a46223737eceb6b44d17bb93cbbae13bb"> 2236</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#a46223737eceb6b44d17bb93cbbae13bb">rv2</a>:2;</div>
<div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#a430311987c1d0d393949ff6736f01598"> 2238</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#a430311987c1d0d393949ff6736f01598">ndi2</a>:1;</div>
<div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#aed8603897975f1f52731288dee2488d6"> 2240</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#aed8603897975f1f52731288dee2488d6">mcs2</a>:5;</div>
<div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#af8266c0153a253d63adc54c864d502cf"> 2242</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#af8266c0153a253d63adc54c864d502cf">rv1</a>:2;</div>
<div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#a60cefd447fc81bc6480b27a125f0456f"> 2244</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#a60cefd447fc81bc6480b27a125f0456f">ndi1</a>:1;</div>
<div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#abbe06aaf341c8709edc940abc2edaac4"> 2246</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#abbe06aaf341c8709edc940abc2edaac4">mcs1</a>:5;</div>
<div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#a78b3eced03e52b60172d16ee1675890c"> 2248</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#a78b3eced03e52b60172d16ee1675890c">scrambling_id</a>:1;</div>
<div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#aab2f9b627285f45916f52132df678bc2"> 2250</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#aab2f9b627285f45916f52132df678bc2">harq_pid</a>:3;</div>
<div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#a2916abcbc963329cc54f7bad57b3dbda"> 2252</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#a2916abcbc963329cc54f7bad57b3dbda">TPC</a>:2;</div>
<div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="structDCI2B__1__5MHz__FDD.html#adabea020e729e1671274ceee3d1f6a3d"> 2254</a></span>&#160;  uint32_t <a class="code" href="structDCI2B__1__5MHz__FDD.html#adabea020e729e1671274ceee3d1f6a3d">rballoc</a>:6;</div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160; </div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2B__1__5MHz__FDD.html">DCI2B_1_5MHz_FDD</a> <a class="code" href="structDCI2B__1__5MHz__FDD.html">DCI2B_1_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor">#define sizeof_DCI2B_1_5MHz_FDD_t 28</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160; </div>
<div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html"> 2261</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2B__5MHz__FDD.html">DCI2B_5MHz_FDD</a> {</div>
<div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#abfd63c944fb69b3fb8f8620a4c8c292f"> 2263</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#abfd63c944fb69b3fb8f8620a4c8c292f">padding</a>:28;</div>
<div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#ad8b723e82d6d96304997c8c302bb2600"> 2265</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#ad8b723e82d6d96304997c8c302bb2600">rv2</a>:2;</div>
<div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#a8791d8eed51f2f5302627cbfa600218c"> 2267</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#a8791d8eed51f2f5302627cbfa600218c">ndi2</a>:1;</div>
<div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#ac0b9a099e575de22cfe30a6d2e8d3b65"> 2269</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#ac0b9a099e575de22cfe30a6d2e8d3b65">mcs2</a>:5;</div>
<div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#a44613b9554d335825053d3e8189e2ac0"> 2271</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#a44613b9554d335825053d3e8189e2ac0">rv1</a>:2;</div>
<div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#a9b59e98731e17fb19d3bbcde61ead038"> 2273</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#a9b59e98731e17fb19d3bbcde61ead038">ndi1</a>:1;</div>
<div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#aab039ec4ea8a49bc5577179707bb4a46"> 2275</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#aab039ec4ea8a49bc5577179707bb4a46">mcs1</a>:5;</div>
<div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#a9cb84fa14e984706cf3dd47a9340f65f"> 2277</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#a9cb84fa14e984706cf3dd47a9340f65f">scrambling_id</a>:1;</div>
<div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#ae548ee07d9cf7cd0df42fff4bcb9e13d"> 2279</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#ae548ee07d9cf7cd0df42fff4bcb9e13d">harq_pid</a>:3;</div>
<div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#a082e4f41a4eb2f5ba97b617df25d2713"> 2281</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#a082e4f41a4eb2f5ba97b617df25d2713">TPC</a>:2;</div>
<div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#a39ffa43af9d9a552dd5baf0aeddc5aa4"> 2283</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#a39ffa43af9d9a552dd5baf0aeddc5aa4">rballoc</a>:13;</div>
<div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="structDCI2B__5MHz__FDD.html#a827be8fe5784e9a5441000bba96e6921"> 2285</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__5MHz__FDD.html#a827be8fe5784e9a5441000bba96e6921">rah</a>:1;</div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160; </div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define sizeof_DCI2B_5MHz_FDD_t 36</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2B__5MHz__FDD.html">DCI2B_5MHz_FDD</a> <a class="code" href="structDCI2B__5MHz__FDD.html">DCI2B_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160; </div>
<div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html"> 2292</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2B__10MHz__FDD.html">DCI2B_10MHz_FDD</a> {</div>
<div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a1d244df97fdd16c3bc6586fe48cced2e"> 2294</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a1d244df97fdd16c3bc6586fe48cced2e">padding</a>:23;</div>
<div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#ad7ed4a95f5fe9e902ab4a45e41f62790"> 2296</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#ad7ed4a95f5fe9e902ab4a45e41f62790">rv2</a>:2;</div>
<div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a44f50969328b0cc363e8c8417cc0eb5b"> 2298</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a44f50969328b0cc363e8c8417cc0eb5b">ndi2</a>:1;</div>
<div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a0be43d0dbe82af07ce5b693b837b36ea"> 2300</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a0be43d0dbe82af07ce5b693b837b36ea">mcs2</a>:5;</div>
<div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a657a223691d3c0eef91457cb302faae3"> 2302</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a657a223691d3c0eef91457cb302faae3">rv1</a>:2;</div>
<div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a2424684829f708134f9f7ba91b9b8dc2"> 2304</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a2424684829f708134f9f7ba91b9b8dc2">ndi1</a>:1;</div>
<div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a99e163372708cb6603032811de3308ad"> 2306</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a99e163372708cb6603032811de3308ad">mcs1</a>:5;</div>
<div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a0abb5fce3403433930effa33bff4e938"> 2308</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a0abb5fce3403433930effa33bff4e938">scrambling_id</a>:1;</div>
<div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a7e2fc9e44ab531ae9a50161f8a4d03ab"> 2310</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a7e2fc9e44ab531ae9a50161f8a4d03ab">harq_pid</a>:3;</div>
<div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#adfb644b961eb43f2573fa9dd4726b63d"> 2312</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#adfb644b961eb43f2573fa9dd4726b63d">TPC</a>:2;</div>
<div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a4584929baa7027b6d15bc0f5dbc2d78c"> 2314</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a4584929baa7027b6d15bc0f5dbc2d78c">rballoc</a>:17;</div>
<div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a32382456f5b93ec3c4bf4542c4296fcf"> 2316</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a32382456f5b93ec3c4bf4542c4296fcf">rah</a>:1;</div>
<div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="structDCI2B__10MHz__FDD.html#a9d252df7556841937328606e9ed2ca62"> 2318</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__10MHz__FDD.html#a9d252df7556841937328606e9ed2ca62">padding0</a>:1;</div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160; </div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#define sizeof_DCI2B_10MHz_FDD_t 41</span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2B__10MHz__FDD.html">DCI2B_10MHz_FDD</a> <a class="code" href="structDCI2B__10MHz__FDD.html">DCI2B_10MHz_FDD_t</a>;</div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160; </div>
<div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html"> 2325</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2B__20MHz__FDD.html">DCI2B_20MHz_FDD</a> {</div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#a0266507393389d32fbcb4094e70fbfff"> 2327</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#a0266507393389d32fbcb4094e70fbfff">padding</a>:16;</div>
<div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#a39fc006675e859f1706167505e470a69"> 2329</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#a39fc006675e859f1706167505e470a69">rv2</a>:2;</div>
<div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#a3b4dc9bda332d59682add96635779689"> 2331</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#a3b4dc9bda332d59682add96635779689">ndi2</a>:1;</div>
<div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#affd49ab6b27d12abae14284662d92dba"> 2333</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#affd49ab6b27d12abae14284662d92dba">mcs2</a>:5;</div>
<div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#aab8cfda91671dc6c1d969a56442de3c1"> 2335</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#aab8cfda91671dc6c1d969a56442de3c1">rv1</a>:2;</div>
<div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#a8bea90d7fc04a298c52f9505c33697b3"> 2337</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#a8bea90d7fc04a298c52f9505c33697b3">ndi1</a>:1;</div>
<div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#a5d687ee4b1a1d709009b46030047d0cc"> 2339</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#a5d687ee4b1a1d709009b46030047d0cc">mcs1</a>:5;</div>
<div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#acc28ec61b80a598368ce6d1fcd26d63a"> 2341</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#acc28ec61b80a598368ce6d1fcd26d63a">scrambling_id</a>:1;</div>
<div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#a20283ba384f4d7473f43012a8c2e5ee3"> 2343</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#a20283ba384f4d7473f43012a8c2e5ee3">harq_pid</a>:3;</div>
<div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#aacc003608a6082265bd426f82d1337a4"> 2345</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#aacc003608a6082265bd426f82d1337a4">TPC</a>:2;</div>
<div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#a65c7987b4d68740026739a2b43d756f9"> 2347</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#a65c7987b4d68740026739a2b43d756f9">rballoc</a>:25;</div>
<div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="structDCI2B__20MHz__FDD.html#a2123e799e2567b0c3b86d9ccb31e55ec"> 2349</a></span>&#160;  uint64_t <a class="code" href="structDCI2B__20MHz__FDD.html#a2123e799e2567b0c3b86d9ccb31e55ec">rah</a>:1;</div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160; </div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor">#define sizeof_DCI2B_20MHz_FDD_t 48</span></div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2B__20MHz__FDD.html">DCI2B_20MHz_FDD</a> <a class="code" href="structDCI2B__20MHz__FDD.html">DCI2B_20MHz_FDD_t</a>;</div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160; </div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="comment">// *******************************************************************</span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="comment">// ********************FORMAT 2C DCIs*********************************</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="comment">// *******************************************************************</span></div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160; </div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html"> 2360</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2C__1__5MHz__TDD.html">DCI2C_1_5MHz_TDD</a> {</div>
<div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a7776a90a745419c60ca36e0a7d263ea5"> 2361</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a7776a90a745419c60ca36e0a7d263ea5">padding</a>:30;</div>
<div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a646bde245149d84f2acd27574746e378"> 2363</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a646bde245149d84f2acd27574746e378">rv2</a>:2;</div>
<div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a27fafd31b9950e656751e4b875d61d5d"> 2365</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a27fafd31b9950e656751e4b875d61d5d">ndi2</a>:1;</div>
<div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#ac4db5733683349500cdc500ec58720f6"> 2367</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#ac4db5733683349500cdc500ec58720f6">mcs2</a>:5;</div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#aa8a856af9fe0d9192322902f5c164ae7"> 2369</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#aa8a856af9fe0d9192322902f5c164ae7">rv1</a>:2;</div>
<div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a802d63453e76ead4772b628526c9f5e2"> 2371</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a802d63453e76ead4772b628526c9f5e2">ndi1</a>:1;</div>
<div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a00ab9a822c053ac45294d21282957bc3"> 2373</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a00ab9a822c053ac45294d21282957bc3">mcs1</a>:5;</div>
<div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a491b26f28e669c8974ec67d575181cb8"> 2375</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a491b26f28e669c8974ec67d575181cb8">srs_req</a>:1;</div>
<div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#ab9198cc33c601830433a5d7230ff866a"> 2377</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#ab9198cc33c601830433a5d7230ff866a">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a170f3e2873aee32d3659d139b7803247"> 2379</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a170f3e2873aee32d3659d139b7803247">harq_pid</a>:4;</div>
<div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a77143bc52729495614058c2fe3b5e3f2"> 2381</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a77143bc52729495614058c2fe3b5e3f2">dai</a>:2;</div>
<div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#a0c5f565ae72bfc35df2edb32194c3347"> 2383</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#a0c5f565ae72bfc35df2edb32194c3347">TPC</a>:2;</div>
<div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__TDD.html#adebfd42fa47259bdfb6ae36be0575197"> 2385</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__1__5MHz__TDD.html#adebfd42fa47259bdfb6ae36be0575197">rballoc</a>:6;</div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160; </div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2C__1__5MHz__TDD.html">DCI2C_1_5MHz_TDD</a> <a class="code" href="structDCI2C__1__5MHz__TDD.html">DCI2C_1_5MHz_TDD_t</a>;</div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define sizeof_DCI2C_1_5MHz_TDD_t 34</span></div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160; </div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html"> 2392</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2C__5MHz__TDD.html">DCI2C_5MHz_TDD</a> {</div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#ae2cbca6803e3452033b81d6368cb8a7e"> 2394</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#ae2cbca6803e3452033b81d6368cb8a7e">padding</a>:23;</div>
<div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a77ad4fd02e6d401030bc5ef6ea8c016a"> 2396</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a77ad4fd02e6d401030bc5ef6ea8c016a">rv2</a>:2;</div>
<div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a48e030aeb8af538a2cac4f7be48e87ec"> 2398</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a48e030aeb8af538a2cac4f7be48e87ec">ndi2</a>:1;</div>
<div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a920b4ca37f880fb861afaa58be25b12a"> 2400</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a920b4ca37f880fb861afaa58be25b12a">mcs2</a>:5;</div>
<div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a0bf4b03b757dbdf113400f20935b627d"> 2402</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a0bf4b03b757dbdf113400f20935b627d">rv1</a>:2;</div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a05b199b33771e958e33e3f46841eb8f8"> 2404</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a05b199b33771e958e33e3f46841eb8f8">ndi1</a>:1;</div>
<div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a5e073e96336a0c47ee8ad7956eb6fba9"> 2406</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a5e073e96336a0c47ee8ad7956eb6fba9">mcs1</a>:5;</div>
<div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#ac905708488e866cdbc34d1638229d9c2"> 2408</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#ac905708488e866cdbc34d1638229d9c2">srs_req</a>:1;</div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a9cdaecd1711b3e4b75056ebf41a51850"> 2410</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a9cdaecd1711b3e4b75056ebf41a51850">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a30522635ef63b6035a71d3f03f37be06"> 2412</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a30522635ef63b6035a71d3f03f37be06">harq_pid</a>:4;</div>
<div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a17da691395b896e23bcbadb0b9f2bebf"> 2414</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a17da691395b896e23bcbadb0b9f2bebf">dai</a>:2;</div>
<div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#afd3c7ba005de6d24e7583faf38bd10fb"> 2416</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#afd3c7ba005de6d24e7583faf38bd10fb">TPC</a>:2;</div>
<div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#a07b1f9983b52a917ee5c75b4e9094d77"> 2418</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#a07b1f9983b52a917ee5c75b4e9094d77">rballoc</a>:13;</div>
<div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__TDD.html#aecaefe80ea3ec2bfe2d48bd152033175"> 2420</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__TDD.html#aecaefe80ea3ec2bfe2d48bd152033175">rah</a>:1;</div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160; </div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2C__5MHz__TDD.html">DCI2C_5MHz_TDD</a> <a class="code" href="structDCI2C__5MHz__TDD.html">DCI2C_5MHz_TDD_t</a>;</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define sizeof_DCI2C_5MHz_TDD_t 41</span></div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160; </div>
<div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html"> 2427</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2C__10MHz__TDD.html">DCI2C_10MHz_TDD</a> {</div>
<div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#abf35e49f1f991c0ce28b1e9ce867db41"> 2429</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#abf35e49f1f991c0ce28b1e9ce867db41">padding</a>:19;</div>
<div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a06259318b5ed9973ef4be2d4c68bc2be"> 2431</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a06259318b5ed9973ef4be2d4c68bc2be">rv2</a>:2;</div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a40ee00ff646fd1534580c57dc5bf25fb"> 2433</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a40ee00ff646fd1534580c57dc5bf25fb">ndi2</a>:1;</div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#aed8b85553ad309538d62585574ec748f"> 2435</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#aed8b85553ad309538d62585574ec748f">mcs2</a>:5;</div>
<div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#ae7333b26a5459084a3456db87121919b"> 2437</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#ae7333b26a5459084a3456db87121919b">rv1</a>:2;</div>
<div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a74c2746a0e81853d0a651cb5760e759b"> 2439</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a74c2746a0e81853d0a651cb5760e759b">ndi1</a>:1;</div>
<div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#ac4df61b5ca5aaf90646c8ed446af283a"> 2441</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#ac4df61b5ca5aaf90646c8ed446af283a">mcs1</a>:5;</div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a16012a15ef5be700218f187b820c3d88"> 2443</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a16012a15ef5be700218f187b820c3d88">srs_req</a>:1;</div>
<div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a1c744ab6efee4178d41f8cef21f64a94"> 2445</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a1c744ab6efee4178d41f8cef21f64a94">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a3d1b727f1a2a9c9affe33c56751500b7"> 2447</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a3d1b727f1a2a9c9affe33c56751500b7">harq_pid</a>:4;</div>
<div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a88b5d29289fb04a0b73312d330606b18"> 2449</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a88b5d29289fb04a0b73312d330606b18">dai</a>:2;</div>
<div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a153e005ba7f422f75cef70415d579e7d"> 2451</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a153e005ba7f422f75cef70415d579e7d">TPC</a>:2;</div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a114675a88713dc7b65e5e2cff54e57a2"> 2453</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a114675a88713dc7b65e5e2cff54e57a2">rballoc</a>:17;</div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__TDD.html#a213f5816723ec380dc8a2971778b8117"> 2455</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__TDD.html#a213f5816723ec380dc8a2971778b8117">rah</a>:1;</div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160; </div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2C__10MHz__TDD.html">DCI2C_10MHz_TDD</a> <a class="code" href="structDCI2C__10MHz__TDD.html">DCI2C_10MHz_TDD_t</a>;</div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define sizeof_DCI2C_10MHz_TDD_t 45</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160; </div>
<div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html"> 2462</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2C__20MHz__TDD.html">DCI2C_20MHz_TDD</a> {</div>
<div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#a0752fdc807bb2400aac3c588507906de"> 2464</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#a0752fdc807bb2400aac3c588507906de">padding</a>:11;</div>
<div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#ad0183e56875b669e29428e6e59eadf84"> 2466</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#ad0183e56875b669e29428e6e59eadf84">rv2</a>:2;</div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#ac27e4aa178396ea996e05febacd415bd"> 2468</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#ac27e4aa178396ea996e05febacd415bd">ndi2</a>:1;</div>
<div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#a86ec709a8261ef9e3ee5582f98f78e72"> 2470</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#a86ec709a8261ef9e3ee5582f98f78e72">mcs2</a>:5;</div>
<div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#ae0b6af56895a391b2c4a183b1ef38d05"> 2472</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#ae0b6af56895a391b2c4a183b1ef38d05">rv1</a>:2;</div>
<div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#a91cb70871e9c9b627deac00545eb8649"> 2474</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#a91cb70871e9c9b627deac00545eb8649">ndi1</a>:1;</div>
<div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#a6a54880e8129f823cb559b9ff9f55232"> 2476</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#a6a54880e8129f823cb559b9ff9f55232">mcs1</a>:5;</div>
<div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#ae0d0e175fca00a8f024843a0df0bb605"> 2478</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#ae0d0e175fca00a8f024843a0df0bb605">srs_req</a>:1;</div>
<div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#a0f758e02f5f3a685c2ca89b63a1214fe"> 2480</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#a0f758e02f5f3a685c2ca89b63a1214fe">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#ac97fd95a0e986219ecd7dffcc9d3fb81"> 2482</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#ac97fd95a0e986219ecd7dffcc9d3fb81">harq_pid</a>:4;</div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#a2dd2ed39f9cb7caeef5843156995652d"> 2484</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#a2dd2ed39f9cb7caeef5843156995652d">dai</a>:2;</div>
<div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#afbba5b113cad416176a625efbe9cc97f"> 2486</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#afbba5b113cad416176a625efbe9cc97f">TPC</a>:2;</div>
<div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#ab389b0609b8be381d19a4fdf3cb26b38"> 2488</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#ab389b0609b8be381d19a4fdf3cb26b38">rballoc</a>:25;</div>
<div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__TDD.html#a9e7dcde106664cbef5fad779c58e7d5e"> 2490</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__TDD.html#a9e7dcde106664cbef5fad779c58e7d5e">rah</a>:1;</div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160; </div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2C__20MHz__TDD.html">DCI2C_20MHz_TDD</a> <a class="code" href="structDCI2C__20MHz__TDD.html">DCI2C_20MHz_TDD_t</a>;</div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor">#define sizeof_DCI2C_20MHz_TDD_t 53</span></div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160; </div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html"> 2497</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2C__1__5MHz__FDD.html">DCI2C_1_5MHz_FDD</a> {</div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;  <span class="comment">//padding for 32 bits</span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#aca6c24f1fd998172469f310e1effea79"> 2499</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#aca6c24f1fd998172469f310e1effea79">padding</a>:2;</div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#ac5006e4ad40a5e282792196cd504b902"> 2501</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#ac5006e4ad40a5e282792196cd504b902">rv2</a>:2;</div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#a2fe28d999309f2e4b3cbd9ac2d504d9c"> 2503</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#a2fe28d999309f2e4b3cbd9ac2d504d9c">ndi2</a>:1;</div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#afb8177aac9fcf9f03d3320965fe365ee"> 2505</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#afb8177aac9fcf9f03d3320965fe365ee">mcs2</a>:5;</div>
<div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#abc6692aef2886a6e408138734019bfa2"> 2507</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#abc6692aef2886a6e408138734019bfa2">rv1</a>:2;</div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#af709697b68e54279458b96b62e25425f"> 2509</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#af709697b68e54279458b96b62e25425f">ndi1</a>:1;</div>
<div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#ad5c01f51cfccd2b8709de0849bf35d91"> 2511</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#ad5c01f51cfccd2b8709de0849bf35d91">mcs1</a>:5;</div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#add61fda972889f8e565b19c91b98eb0a"> 2513</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#add61fda972889f8e565b19c91b98eb0a">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#a7e2c09571ec223a0b406ecce53b763ff"> 2515</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#a7e2c09571ec223a0b406ecce53b763ff">harq_pid</a>:3;</div>
<div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#a4ca7d4366dbd8df03d1145690119f858"> 2517</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#a4ca7d4366dbd8df03d1145690119f858">TPC</a>:2;</div>
<div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="structDCI2C__1__5MHz__FDD.html#a78bf3d546c2a1dc3b48017905cf0c54e"> 2519</a></span>&#160;  uint32_t <a class="code" href="structDCI2C__1__5MHz__FDD.html#a78bf3d546c2a1dc3b48017905cf0c54e">rballoc</a>:6;</div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160; </div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2C__1__5MHz__FDD.html">DCI2C_1_5MHz_FDD</a> <a class="code" href="structDCI2C__1__5MHz__FDD.html">DCI2C_1_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="preprocessor">#define sizeof_DCI2C_1_5MHz_FDD_t 30</span></div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160; </div>
<div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html"> 2526</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2C__5MHz__FDD.html">DCI2C_5MHz_FDD</a> {</div>
<div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#ac7c7958ee54d6fa7d1f00ea8b01d687d"> 2528</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#ac7c7958ee54d6fa7d1f00ea8b01d687d">padding</a>:26;</div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a08e33b59e0be2df1fd04636900c09315"> 2530</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a08e33b59e0be2df1fd04636900c09315">rv2</a>:2;</div>
<div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a9801cd06ad5567f7311204d0f2872b25"> 2532</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a9801cd06ad5567f7311204d0f2872b25">ndi2</a>:1;</div>
<div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a4f55848c68183564c533c7e9bd1042dc"> 2534</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a4f55848c68183564c533c7e9bd1042dc">mcs2</a>:5;</div>
<div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a534d45205b44d04d35df19ccc53f67c3"> 2536</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a534d45205b44d04d35df19ccc53f67c3">rv1</a>:2;</div>
<div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a0dcc356765f5fc7de744dc215187fe66"> 2538</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a0dcc356765f5fc7de744dc215187fe66">ndi1</a>:1;</div>
<div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a901ca1a0a4c7b593da1238a2d000a8cd"> 2540</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a901ca1a0a4c7b593da1238a2d000a8cd">mcs1</a>:5;</div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a16dd9d70dfa9403a010356a952ef08c0"> 2542</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a16dd9d70dfa9403a010356a952ef08c0">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a1f862718029fd7d2dae84e723359a21a"> 2544</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a1f862718029fd7d2dae84e723359a21a">harq_pid</a>:3;</div>
<div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a4604c09b1d6dbbdbb1e4d9e0b9a42c70"> 2546</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a4604c09b1d6dbbdbb1e4d9e0b9a42c70">TPC</a>:2;</div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#a11e09ed8660deccf4edc97b8fbe6f2cf"> 2548</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#a11e09ed8660deccf4edc97b8fbe6f2cf">rballoc</a>:13;</div>
<div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="structDCI2C__5MHz__FDD.html#aa885f602c05f51d4a94ae89f7abc5739"> 2550</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__5MHz__FDD.html#aa885f602c05f51d4a94ae89f7abc5739">rah</a>:1;</div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160; </div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor">#define sizeof_DCI2C_5MHz_FDD_t 38</span></div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2C__5MHz__FDD.html">DCI2C_5MHz_FDD</a> <a class="code" href="structDCI2C__5MHz__FDD.html">DCI2C_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160; </div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html"> 2557</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2C__10MHz__FDD.html">DCI2C_10MHz_FDD</a> {</div>
<div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#acd89bb1fb8539f8d21ad24dd742e7eb3"> 2559</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#acd89bb1fb8539f8d21ad24dd742e7eb3">padding</a>:22;</div>
<div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#a81b78cd15fbab6a9e8fec3afa156863e"> 2561</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#a81b78cd15fbab6a9e8fec3afa156863e">rv2</a>:2;</div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#af74dc2b8ba7d6752c875a0e899d621e0"> 2563</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#af74dc2b8ba7d6752c875a0e899d621e0">ndi2</a>:1;</div>
<div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#a7f091ac3252cb857270f0793351c109c"> 2565</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#a7f091ac3252cb857270f0793351c109c">mcs2</a>:5;</div>
<div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#adb309d6a9c7373e383899cf6248500df"> 2567</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#adb309d6a9c7373e383899cf6248500df">rv1</a>:2;</div>
<div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#a0ca479838c91512d46a38a518f70d42b"> 2569</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#a0ca479838c91512d46a38a518f70d42b">ndi1</a>:1;</div>
<div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#acb98cbda42d2009bb1f7edf5cfe12a68"> 2571</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#acb98cbda42d2009bb1f7edf5cfe12a68">mcs1</a>:5;</div>
<div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#a07c6482eaafadb3e236601f9b1db00c8"> 2573</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#a07c6482eaafadb3e236601f9b1db00c8">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#a03c6bc5fcbfbd9573da5e55aa10b200a"> 2575</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#a03c6bc5fcbfbd9573da5e55aa10b200a">harq_pid</a>:3;</div>
<div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#ad74f498118b7b1f77b468c9ed161cfa7"> 2577</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#ad74f498118b7b1f77b468c9ed161cfa7">TPC</a>:2;</div>
<div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#ae3a527afad4b92620db68d36d9e759e5"> 2579</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#ae3a527afad4b92620db68d36d9e759e5">rballoc</a>:17;</div>
<div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="structDCI2C__10MHz__FDD.html#ae169545d2c5365c7b4ce6e9676786af7"> 2581</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__10MHz__FDD.html#ae169545d2c5365c7b4ce6e9676786af7">rah</a>:1;</div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160; </div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">#define sizeof_DCI2C_10MHz_FDD_t 43</span></div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2C__10MHz__FDD.html">DCI2C_10MHz_FDD</a> <a class="code" href="structDCI2C__10MHz__FDD.html">DCI2C_10MHz_FDD_t</a>;</div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160; </div>
<div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html"> 2588</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2C__20MHz__FDD.html">DCI2C_20MHz_FDD</a> {</div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a9b8cb03e05825ec340c1c57b7ee51472"> 2590</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a9b8cb03e05825ec340c1c57b7ee51472">padding</a>:14;</div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a708eb5ae9b2d3233fda413531b47780b"> 2592</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a708eb5ae9b2d3233fda413531b47780b">rv2</a>:2;</div>
<div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a40d4c41d053afff336b6efffbf764967"> 2594</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a40d4c41d053afff336b6efffbf764967">ndi2</a>:1;</div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a13c970618576c1c2906bf9b8f304fc89"> 2596</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a13c970618576c1c2906bf9b8f304fc89">mcs2</a>:5;</div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a3201054ed4cf68cb066687950e8344fc"> 2598</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a3201054ed4cf68cb066687950e8344fc">rv1</a>:2;</div>
<div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#ae03b01aeed4a9c531588520bba3dec05"> 2600</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#ae03b01aeed4a9c531588520bba3dec05">ndi1</a>:1;</div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a744372eb837e32223ae403184725ca63"> 2602</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a744372eb837e32223ae403184725ca63">mcs1</a>:5;</div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a93510aa34097ace4894f9fa7526827c7"> 2604</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a93510aa34097ace4894f9fa7526827c7">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a4a559ee6267934463d610c7de0f9070a"> 2606</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a4a559ee6267934463d610c7de0f9070a">harq_pid</a>:3;</div>
<div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a0f93e51fbb10d8d50d66fb41da2a731a"> 2608</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a0f93e51fbb10d8d50d66fb41da2a731a">TPC</a>:2;</div>
<div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#acd3c2213a0601aae69298a87d560d7eb"> 2610</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#acd3c2213a0601aae69298a87d560d7eb">rballoc</a>:25;</div>
<div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="structDCI2C__20MHz__FDD.html#a758dae70e324500710c70eda8b69146d"> 2612</a></span>&#160;  uint64_t <a class="code" href="structDCI2C__20MHz__FDD.html#a758dae70e324500710c70eda8b69146d">rah</a>:1;</div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160; </div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor">#define sizeof_DCI2C_20MHz_FDD_t 50</span></div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2C__20MHz__FDD.html">DCI2C_20MHz_FDD</a> <a class="code" href="structDCI2C__20MHz__FDD.html">DCI2C_20MHz_FDD_t</a>;</div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160; </div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="comment">// *******************************************************************</span></div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="comment">// ********************FORMAT 2D DCIs*********************************</span></div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="comment">// *******************************************************************</span></div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160; </div>
<div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html"> 2623</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2D__1__5MHz__TDD.html">DCI2D_1_5MHz_TDD</a> {</div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#aa8fc5ee85a90c0985a595d6953d91e43"> 2624</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#aa8fc5ee85a90c0985a595d6953d91e43">padding</a>:28;</div>
<div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#ae85201ff4d148690bd2411a90909e090"> 2626</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#ae85201ff4d148690bd2411a90909e090">REMQCL</a>:2;</div>
<div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a14bdbdb045f8c143571d4ee3fd49dbbd"> 2628</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a14bdbdb045f8c143571d4ee3fd49dbbd">rv2</a>:2;</div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a325baa75287a25ea0cbc0dd3297bba79"> 2630</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a325baa75287a25ea0cbc0dd3297bba79">ndi2</a>:1;</div>
<div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a1b347d9a91f9c4bd9bcac1817c5c54a7"> 2632</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a1b347d9a91f9c4bd9bcac1817c5c54a7">mcs2</a>:5;</div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#ae49209539b046e83ed353182e870b5d1"> 2634</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#ae49209539b046e83ed353182e870b5d1">rv1</a>:2;</div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a4a1af7e9d8a72ddc544abeaa4a85b01e"> 2636</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a4a1af7e9d8a72ddc544abeaa4a85b01e">ndi1</a>:1;</div>
<div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#aa65ddf48876cc790733851ca6e1664bf"> 2638</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#aa65ddf48876cc790733851ca6e1664bf">mcs1</a>:5;</div>
<div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a07543a4e5495dc24128033fc0bde97c5"> 2640</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a07543a4e5495dc24128033fc0bde97c5">srs_req</a>:1;</div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#ab4d8949e2d8480f131dd24c06146d5fa"> 2642</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#ab4d8949e2d8480f131dd24c06146d5fa">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a921db5e10a0c3c5bd2763b9ad214ab50"> 2644</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a921db5e10a0c3c5bd2763b9ad214ab50">harq_pid</a>:4;</div>
<div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a7a994ee73b21776fbbe9cc791a93e10c"> 2646</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a7a994ee73b21776fbbe9cc791a93e10c">dai</a>:2;</div>
<div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a32a0d8eda5b523b21b3d463aee105d50"> 2648</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a32a0d8eda5b523b21b3d463aee105d50">TPC</a>:2;</div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__TDD.html#a8f36e88ecbf96edbc042dc5016b24c65"> 2650</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__TDD.html#a8f36e88ecbf96edbc042dc5016b24c65">rballoc</a>:6;</div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160; </div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2D__1__5MHz__TDD.html">DCI2D_1_5MHz_TDD</a> <a class="code" href="structDCI2D__1__5MHz__TDD.html">DCI2D_1_5MHz_TDD_t</a>;</div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define sizeof_DCI2D_1_5MHz_TDD_t 36</span></div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160; </div>
<div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html"> 2657</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2D__5MHz__TDD.html">DCI2D_5MHz_TDD</a> {</div>
<div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#ae5f0bbab845ad40bba78d2449ce98c8e"> 2659</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#ae5f0bbab845ad40bba78d2449ce98c8e">padding</a>:21;</div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#aa4b9ea5709151a144e1eeb3af4f29600"> 2661</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#aa4b9ea5709151a144e1eeb3af4f29600">REMQCL</a>:2;</div>
<div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#a701aeb08bc7a1797ebccf257c1416cf8"> 2663</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#a701aeb08bc7a1797ebccf257c1416cf8">rv2</a>:2;</div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#a9f2905e6e81d8a42a9d6ba044588e74a"> 2665</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#a9f2905e6e81d8a42a9d6ba044588e74a">ndi2</a>:1;</div>
<div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#a3cdad18983ce44411d1560fbe328aade"> 2667</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#a3cdad18983ce44411d1560fbe328aade">mcs2</a>:5;</div>
<div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#aa5a0cec904ad0538619bf39a7c44c9e4"> 2669</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#aa5a0cec904ad0538619bf39a7c44c9e4">rv1</a>:2;</div>
<div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#a9a252326d3886464b409c628ea60907f"> 2671</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#a9a252326d3886464b409c628ea60907f">ndi1</a>:1;</div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#a19eb32937f0e7dc713ad21865aa003bb"> 2673</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#a19eb32937f0e7dc713ad21865aa003bb">mcs1</a>:5;</div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#ab82770399f9501aa08783d360b9b5a91"> 2675</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#ab82770399f9501aa08783d360b9b5a91">srs_req</a>:1;</div>
<div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#a0cbb90f0a857ad8300d5b83d34b70007"> 2677</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#a0cbb90f0a857ad8300d5b83d34b70007">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#a38a5ff242e514e89a98c4162739bd40b"> 2679</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#a38a5ff242e514e89a98c4162739bd40b">harq_pid</a>:4;</div>
<div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#aba3166d42f4a26c2cfc8a36214c69c31"> 2681</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#aba3166d42f4a26c2cfc8a36214c69c31">dai</a>:2;</div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#aa614fe6e0b9aef0c349c6bd853cae763"> 2683</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#aa614fe6e0b9aef0c349c6bd853cae763">TPC</a>:2;</div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#ac5737dd0c53f4e976386beb7b4610600"> 2685</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#ac5737dd0c53f4e976386beb7b4610600">rballoc</a>:13;</div>
<div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__TDD.html#a9ce4b885970542e025f047c9f1397210"> 2687</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__TDD.html#a9ce4b885970542e025f047c9f1397210">rah</a>:1;</div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160; </div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2D__5MHz__TDD.html">DCI2D_5MHz_TDD</a> <a class="code" href="structDCI2D__5MHz__TDD.html">DCI2D_5MHz_TDD_t</a>;</div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define sizeof_DCI2D_5MHz_TDD_t 43</span></div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160; </div>
<div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html"> 2694</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2D__10MHz__TDD.html">DCI2D_10MHz_TDD</a> {</div>
<div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a5a1d1cf1477cae6e6882ff70212e59f6"> 2696</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a5a1d1cf1477cae6e6882ff70212e59f6">padding</a>:17;</div>
<div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a9973c6f35df314b70e11e8fea9bc45dd"> 2698</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a9973c6f35df314b70e11e8fea9bc45dd">REMQCL</a>:2;</div>
<div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a68bf32e98a09380f639cce15c229523e"> 2700</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a68bf32e98a09380f639cce15c229523e">rv2</a>:2;</div>
<div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a5f0cae40709834926a61796367a32e9c"> 2702</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a5f0cae40709834926a61796367a32e9c">ndi2</a>:1;</div>
<div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a15c101649eab1cd70974e52641a12055"> 2704</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a15c101649eab1cd70974e52641a12055">mcs2</a>:5;</div>
<div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#aebd77705ed480bdc15900d051ce8338d"> 2706</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#aebd77705ed480bdc15900d051ce8338d">rv1</a>:2;</div>
<div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a03c0a9e6f809c2d2240e2909886faa19"> 2708</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a03c0a9e6f809c2d2240e2909886faa19">ndi1</a>:1;</div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#ab79653b7b50fa3954277d9aa8c4c3054"> 2710</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#ab79653b7b50fa3954277d9aa8c4c3054">mcs1</a>:5;</div>
<div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#adbce3eb6412c998e8e754011fbab46f6"> 2712</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#adbce3eb6412c998e8e754011fbab46f6">srs_req</a>:1;</div>
<div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a596586ebb88427afa1b6bb99aac881ce"> 2714</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a596586ebb88427afa1b6bb99aac881ce">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a36a9b6d1cdbd2358f4bef02eec319de6"> 2716</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a36a9b6d1cdbd2358f4bef02eec319de6">harq_pid</a>:4;</div>
<div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a466ce005fffea9979e8c9c99c8095e7e"> 2718</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a466ce005fffea9979e8c9c99c8095e7e">dai</a>:2;</div>
<div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a4c8d1701afadac805ca70be06a3d23d7"> 2720</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a4c8d1701afadac805ca70be06a3d23d7">TPC</a>:2;</div>
<div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#adf25fae487527d2aad161804e965934e"> 2722</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#adf25fae487527d2aad161804e965934e">rballoc</a>:17;</div>
<div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__TDD.html#a62b877eb2ef35ad842ef20446d21abe4"> 2724</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__TDD.html#a62b877eb2ef35ad842ef20446d21abe4">rah</a>:1;</div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160; </div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2D__10MHz__TDD.html">DCI2D_10MHz_TDD</a> <a class="code" href="structDCI2D__10MHz__TDD.html">DCI2D_10MHz_TDD_t</a>;</div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define sizeof_DCI2D_10MHz_TDD_t 47</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160; </div>
<div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html"> 2731</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2D__20MHz__TDD.html">DCI2D_20MHz_TDD</a> {</div>
<div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#af9ba2784209ffd11babcf50851cb7c22"> 2733</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#af9ba2784209ffd11babcf50851cb7c22">padding</a>:9;</div>
<div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a29c0eee9949bef5afc7449ff1c56ca55"> 2735</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a29c0eee9949bef5afc7449ff1c56ca55">REMQCL</a>:2;</div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#aa3b83754ecb1fb48ec87e73f0f9159b1"> 2737</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#aa3b83754ecb1fb48ec87e73f0f9159b1">rv2</a>:2;</div>
<div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a422c1e67d09941224e1d9d1db75ed7fc"> 2739</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a422c1e67d09941224e1d9d1db75ed7fc">ndi2</a>:1;</div>
<div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a4a067bd74f3d5470539fe1b114a91b69"> 2741</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a4a067bd74f3d5470539fe1b114a91b69">mcs2</a>:5;</div>
<div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a4a43c2dc0e2ef9d985b139bc25e3b4d3"> 2743</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a4a43c2dc0e2ef9d985b139bc25e3b4d3">rv1</a>:2;</div>
<div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a4f52e78ac449e21b0b4469e3b43ee4de"> 2745</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a4f52e78ac449e21b0b4469e3b43ee4de">ndi1</a>:1;</div>
<div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a41b1f9b73a4e26b0b95714fa47a13cb5"> 2747</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a41b1f9b73a4e26b0b95714fa47a13cb5">mcs1</a>:5;</div>
<div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#acf062e7771c6875b58f3b11b7e118a9a"> 2749</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#acf062e7771c6875b58f3b11b7e118a9a">srs_req</a>:1;</div>
<div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a4d7404a734d54b590dd6bc756ea90816"> 2751</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a4d7404a734d54b590dd6bc756ea90816">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a2e7310f84730b2e3d13da67c018456a4"> 2753</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a2e7310f84730b2e3d13da67c018456a4">harq_pid</a>:4;</div>
<div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a31f1c73c70b6051dbc92677e494ab109"> 2755</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a31f1c73c70b6051dbc92677e494ab109">dai</a>:2;</div>
<div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a337f717e35f6a0db75ca051ed673af9e"> 2757</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a337f717e35f6a0db75ca051ed673af9e">TPC</a>:2;</div>
<div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a87276a15cbdb9b69854ba5aeae317185"> 2759</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a87276a15cbdb9b69854ba5aeae317185">rballoc</a>:25;</div>
<div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__TDD.html#a1ac2119b7fc7fb456170bd34ee788e60"> 2761</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__TDD.html#a1ac2119b7fc7fb456170bd34ee788e60">rah</a>:1;</div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160; </div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2D__20MHz__TDD.html">DCI2D_20MHz_TDD</a> <a class="code" href="structDCI2D__20MHz__TDD.html">DCI2D_20MHz_TDD_t</a>;</div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor">#define sizeof_DCI2D_20MHz_TDD_t 55</span></div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160; </div>
<div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html"> 2768</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2D__1__5MHz__FDD.html">DCI2D_1_5MHz_FDD</a> {</div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;  <span class="comment">//padding for 33 bits</span></div>
<div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#af75476ac28aadaff90797c614ea2b34c"> 2770</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#af75476ac28aadaff90797c614ea2b34c">padding</a>:31;</div>
<div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#abeff5096d511f26303dd4398c7cb85c4"> 2772</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#abeff5096d511f26303dd4398c7cb85c4">REMQCL</a>:2;</div>
<div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#abc65f01055dfcf06233ae25d96cab3cc"> 2774</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#abc65f01055dfcf06233ae25d96cab3cc">rv2</a>:2;</div>
<div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#a1aed25ba27d8b8e6e6f95e819a748a35"> 2776</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#a1aed25ba27d8b8e6e6f95e819a748a35">ndi2</a>:1;</div>
<div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#afff4695017eb72221f0549b9521e17a5"> 2778</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#afff4695017eb72221f0549b9521e17a5">mcs2</a>:5;</div>
<div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#a001bb373111d0dc8eacbbaed66ea227b"> 2780</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#a001bb373111d0dc8eacbbaed66ea227b">rv1</a>:2;</div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#a146be4a04579b247fec65d9178d880f6"> 2782</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#a146be4a04579b247fec65d9178d880f6">ndi1</a>:1;</div>
<div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#af420f837695cdab0e237948918fe0f44"> 2784</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#af420f837695cdab0e237948918fe0f44">mcs1</a>:5;</div>
<div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#a43337cb1cc05805a5e29a1f63530784a"> 2786</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#a43337cb1cc05805a5e29a1f63530784a">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#a85c49616e472ccca6585701f1ab5a63e"> 2788</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#a85c49616e472ccca6585701f1ab5a63e">harq_pid</a>:3;</div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#aaba536ebcd1f9e923a59a4eff692e700"> 2790</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#aaba536ebcd1f9e923a59a4eff692e700">TPC</a>:2;</div>
<div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#a27784517951e5be82ae8480be8727a30"> 2792</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#a27784517951e5be82ae8480be8727a30">rballoc</a>:6;</div>
<div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="structDCI2D__1__5MHz__FDD.html#ac3f4b2e641dd8df86e230ed5e06732f0"> 2794</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__1__5MHz__FDD.html#ac3f4b2e641dd8df86e230ed5e06732f0">padding0</a>;</div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160; </div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2D__1__5MHz__FDD.html">DCI2D_1_5MHz_FDD</a> <a class="code" href="structDCI2D__1__5MHz__FDD.html">DCI2D_1_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor">#define sizeof_DCI2D_1_5MHz_FDD_t 33</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160; </div>
<div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html"> 2801</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2D__5MHz__FDD.html">DCI2D_5MHz_FDD</a> {</div>
<div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#adf24d79da5a85e35d57749ea0dd7ae3c"> 2803</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#adf24d79da5a85e35d57749ea0dd7ae3c">padding</a>:23;</div>
<div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#ab0c0df4f069c59786cd66151501a164a"> 2805</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#ab0c0df4f069c59786cd66151501a164a">REMQCL</a>:2;</div>
<div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#a0fbc6504cea409df01c582bb261ab7f4"> 2807</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#a0fbc6504cea409df01c582bb261ab7f4">rv2</a>:2;</div>
<div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#ad5df30daf6ef0f1b080bee63223f8472"> 2809</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#ad5df30daf6ef0f1b080bee63223f8472">ndi2</a>:1;</div>
<div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#ab3eb57442cca6f659fa3b59677d9232f"> 2811</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#ab3eb57442cca6f659fa3b59677d9232f">mcs2</a>:5;</div>
<div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#a3ffc81cf27ecefa329512c5065ece139"> 2813</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#a3ffc81cf27ecefa329512c5065ece139">rv1</a>:2;</div>
<div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#a1bcaddd0d656e2e366f5dabc65f8607d"> 2815</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#a1bcaddd0d656e2e366f5dabc65f8607d">ndi1</a>:1;</div>
<div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#ad0a6df0c1bc24d7ece005595a6a54121"> 2817</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#ad0a6df0c1bc24d7ece005595a6a54121">mcs1</a>:5;</div>
<div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#a649e2f18c1c3a89879756f18cba6c4e4"> 2819</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#a649e2f18c1c3a89879756f18cba6c4e4">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#a3208aa6dea7d43320966866f60b51139"> 2821</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#a3208aa6dea7d43320966866f60b51139">harq_pid</a>:3;</div>
<div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#aad1e575ec30baa205857ed1e54b0d3e6"> 2823</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#aad1e575ec30baa205857ed1e54b0d3e6">TPC</a>:2;</div>
<div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#ae9540b164da123ce0c912ae9f6683d40"> 2825</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#ae9540b164da123ce0c912ae9f6683d40">rballoc</a>:13;</div>
<div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#a557ec68bdae987c3a433b10a2686e27d"> 2827</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#a557ec68bdae987c3a433b10a2686e27d">rah</a>:1;</div>
<div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="structDCI2D__5MHz__FDD.html#aeb58b5dadfd46ba0aed7985f91b59601"> 2829</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__5MHz__FDD.html#aeb58b5dadfd46ba0aed7985f91b59601">padding0</a>:1;</div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160; </div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define sizeof_DCI2D_5MHz_FDD_t 41</span></div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2D__5MHz__FDD.html">DCI2D_5MHz_FDD</a> <a class="code" href="structDCI2D__5MHz__FDD.html">DCI2D_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160; </div>
<div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html"> 2836</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2D__10MHz__FDD.html">DCI2D_10MHz_FDD</a> {</div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#ace45572f35e8ec795c91325db742e66e"> 2838</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#ace45572f35e8ec795c91325db742e66e">padding</a>:19;</div>
<div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#ada7c1862a6a26b7bd98da17b6040e6a8"> 2840</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#ada7c1862a6a26b7bd98da17b6040e6a8">REMQCL</a>:2;</div>
<div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#ae727332d6632760ad74d712439e73d2d"> 2842</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#ae727332d6632760ad74d712439e73d2d">rv2</a>:2;</div>
<div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#a2df6d5ea9de405702896b39e53d59562"> 2844</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#a2df6d5ea9de405702896b39e53d59562">ndi2</a>:1;</div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#af8bfdb49bb05de10ee6c7d243246c83d"> 2846</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#af8bfdb49bb05de10ee6c7d243246c83d">mcs2</a>:5;</div>
<div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#a920622c9475ffa778dfaee101ef77bd9"> 2848</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#a920622c9475ffa778dfaee101ef77bd9">rv1</a>:2;</div>
<div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#afe2ab1cb8bfc6c63a107e1662de69035"> 2850</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#afe2ab1cb8bfc6c63a107e1662de69035">ndi1</a>:1;</div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#a7a38b47e537a4689d31ca8e51bd0eb6f"> 2852</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#a7a38b47e537a4689d31ca8e51bd0eb6f">mcs1</a>:5;</div>
<div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#a488f67eaf84de3ac34c163a0a553cbdc"> 2854</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#a488f67eaf84de3ac34c163a0a553cbdc">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#a3786d577c24435cc7cce2ff0a0a9304b"> 2856</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#a3786d577c24435cc7cce2ff0a0a9304b">harq_pid</a>:3;</div>
<div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#a8d068aecc548b73962a6ac380518b888"> 2858</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#a8d068aecc548b73962a6ac380518b888">TPC</a>:2;</div>
<div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#a6b68a5fc34911c22915740690475f8ac"> 2860</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#a6b68a5fc34911c22915740690475f8ac">rballoc</a>:17;</div>
<div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#ae430b10fba8399124dc2a21d9a5bdcd0"> 2862</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#ae430b10fba8399124dc2a21d9a5bdcd0">rah</a>:1;</div>
<div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="structDCI2D__10MHz__FDD.html#a1c9df4fc6583b48a9e64875870133eeb"> 2864</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__10MHz__FDD.html#a1c9df4fc6583b48a9e64875870133eeb">padding0</a>:1;</div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160; </div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define sizeof_DCI2D_10MHz_FDD_t 45</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2D__10MHz__FDD.html">DCI2D_10MHz_FDD</a> <a class="code" href="structDCI2D__10MHz__FDD.html">DCI2D_10MHz_FDD_t</a>;</div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160; </div>
<div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html"> 2871</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI2D__20MHz__FDD.html">DCI2D_20MHz_FDD</a> {</div>
<div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#a6143d1f13a1007388677947291b7b3bb"> 2873</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#a6143d1f13a1007388677947291b7b3bb">padding</a>:12;</div>
<div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#a8e092c0954315bc310a46ce83f1fff68"> 2875</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#a8e092c0954315bc310a46ce83f1fff68">rv2</a>:2;</div>
<div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#a1ca1632d2c6dc9d370ab111925c12e88"> 2877</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#a1ca1632d2c6dc9d370ab111925c12e88">ndi2</a>:1;</div>
<div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#a4b998c290bfabab183d2bd09589826ea"> 2879</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#a4b998c290bfabab183d2bd09589826ea">mcs2</a>:5;</div>
<div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#aa983e51f35ff811e5d59c349f80a2294"> 2881</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#aa983e51f35ff811e5d59c349f80a2294">rv1</a>:2;</div>
<div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#af2892e079f7a54a5706182ec9a488cb0"> 2883</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#af2892e079f7a54a5706182ec9a488cb0">ndi1</a>:1;</div>
<div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#a56e7dd47b04ef3f0208129076855a0f5"> 2885</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#a56e7dd47b04ef3f0208129076855a0f5">mcs1</a>:5;</div>
<div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#adfeadc7cac56a9772146cce3e0a6afc4"> 2887</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#adfeadc7cac56a9772146cce3e0a6afc4">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#aeb85046a92d41059b1175f09cd28bd46"> 2889</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#aeb85046a92d41059b1175f09cd28bd46">harq_pid</a>:3;</div>
<div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#a1adc2d52ac81a3ac100b9a14574c2480"> 2891</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#a1adc2d52ac81a3ac100b9a14574c2480">TPC</a>:2;</div>
<div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#ae096e3e0d78e3530cfde7a7aa25b341a"> 2893</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#ae096e3e0d78e3530cfde7a7aa25b341a">rballoc</a>:25;</div>
<div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="structDCI2D__20MHz__FDD.html#a0fce0042d169efa6e40d92e12dfd15fd"> 2895</a></span>&#160;  uint64_t <a class="code" href="structDCI2D__20MHz__FDD.html#a0fce0042d169efa6e40d92e12dfd15fd">rah</a>:1;</div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160; </div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#define sizeof_DCI2D_20MHz_FDD_t 52</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI2D__20MHz__FDD.html">DCI2D_20MHz_FDD</a> <a class="code" href="structDCI2D__20MHz__FDD.html">DCI2D_20MHz_FDD_t</a>;</div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160; </div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160; </div>
<div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="structDCI3__5MHz__TDD__0__t.html"> 2902</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>__attribute__ ((__packed__))</div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;{</div>
<div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="structDCI3__5MHz__TDD__0__t.html#a3e6f74f853041c0b7750a72057a76685"> 2904</a></span>&#160;  uint32_t <a class="code" href="structDCI3__5MHz__TDD__0__t.html#a3e6f74f853041c0b7750a72057a76685">TPC</a>:28;</div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;}</div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<a class="code" href="structDCI3__5MHz__TDD__0__t.html">DCI3_5MHz_TDD_0_t</a>;</div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define sizeof_DCI3_5MHz_TDD_0_t 27</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160; </div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="structDCI3__5MHz__TDD__1__6__t.html"> 2909</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>__attribute__ ((__packed__))</div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;{</div>
<div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="structDCI3__5MHz__TDD__1__6__t.html#a16fbf2803a7656de6fb0d5ae691a1993"> 2911</a></span>&#160;  uint32_t <a class="code" href="structDCI3__5MHz__TDD__1__6__t.html#a16fbf2803a7656de6fb0d5ae691a1993">TPC</a>:28;</div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;}</div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<a class="code" href="structDCI3__5MHz__TDD__1__6__t.html">DCI3_5MHz_TDD_1_6_t</a>;</div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define sizeof_DCI3_5MHz_TDD_1_6_t 27</span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160; </div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160; </div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="structDCI3__5MHz__FDD__t.html"> 2917</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>__attribute__ ((__packed__))</div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;{</div>
<div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="structDCI3__5MHz__FDD__t.html#a0129d117bcb3a5485d730d5fce841f10"> 2919</a></span>&#160;  uint32_t <a class="code" href="structDCI3__5MHz__FDD__t.html#a0129d117bcb3a5485d730d5fce841f10">TPC</a>:26;</div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;}</div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<a class="code" href="structDCI3__5MHz__FDD__t.html">DCI3_5MHz_FDD_t</a>;</div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define sizeof_DCI3_5MHz_FDD_t 25</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160; </div>
<div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="structDCI0A__1__5MHz.html"> 2925</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0A__1__5MHz.html">DCI0A_1_5MHz</a> {</div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="structDCI0A__1__5MHz.html#a4a7fca3aabd1eb0d463350f6a6c515ec"> 2927</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__1__5MHz.html#a4a7fca3aabd1eb0d463350f6a6c515ec">padding</a>:19;</div>
<div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="structDCI0A__1__5MHz.html#a84c46a0c04c5f0e8c9030261f7b4236e"> 2929</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__1__5MHz.html#a84c46a0c04c5f0e8c9030261f7b4236e">cshift</a>:3;</div>
<div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="structDCI0A__1__5MHz.html#a02ea28c5ba56fa9846b74fd66008813a"> 2931</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__1__5MHz.html#a02ea28c5ba56fa9846b74fd66008813a">rballoc</a>:5;</div>
<div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="structDCI0A__1__5MHz.html#a8162073aa9bf890273da0cbcae603545"> 2933</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__1__5MHz.html#a8162073aa9bf890273da0cbcae603545">hopping</a>:1;</div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor">#define sizeof_DCI0A_1_5MHz 9</span></div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160; </div>
<div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="structDCI0A__5MHz.html"> 2938</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0A__5MHz.html">DCI0A_5MHz</a> {</div>
<div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="structDCI0A__5MHz.html#aee2cb649d5ae1e5c6cce27baf7dcf26b"> 2940</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__5MHz.html#aee2cb649d5ae1e5c6cce27baf7dcf26b">padding</a>:19;</div>
<div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="structDCI0A__5MHz.html#a9d9ef77041eb23cd7b99061bc6648c9a"> 2942</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__5MHz.html#a9d9ef77041eb23cd7b99061bc6648c9a">cshift</a>:3;</div>
<div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="structDCI0A__5MHz.html#af0c9dc07c9ab6e967147c6326b002eef"> 2944</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__5MHz.html#af0c9dc07c9ab6e967147c6326b002eef">rballoc</a>:9;</div>
<div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="structDCI0A__5MHz.html#af3f42d944c64649e9a4b68f9acd7abab"> 2946</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__5MHz.html#af3f42d944c64649e9a4b68f9acd7abab">hopping</a>:1;</div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#define sizeof_DCI0A_5MHz 13</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160; </div>
<div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="structDCI0A__10__MHz.html"> 2951</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0A__10__MHz.html">DCI0A_10_MHz</a> {</div>
<div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="structDCI0A__10__MHz.html#a4935d199d03b1209606225febb933620"> 2953</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__10__MHz.html#a4935d199d03b1209606225febb933620">padding</a>:17;</div>
<div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="structDCI0A__10__MHz.html#abdab31cf20301064705d82eeaa3eb30a"> 2955</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__10__MHz.html#abdab31cf20301064705d82eeaa3eb30a">cshift</a>:3;</div>
<div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="structDCI0A__10__MHz.html#a5711ceb59ef5addb641077cc7de29c01"> 2957</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__10__MHz.html#a5711ceb59ef5addb641077cc7de29c01">rballoc</a>:11;</div>
<div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="structDCI0A__10__MHz.html#a1e18e61f44363bb9acb1c70fbb8d68fc"> 2959</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__10__MHz.html#a1e18e61f44363bb9acb1c70fbb8d68fc">hopping</a>:1;</div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="preprocessor">#define sizeof_DCI0A_10MHz 15</span></div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160; </div>
<div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="structDCI0A__20__MHz.html"> 2964</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI0A__20__MHz.html">DCI0A_20_MHz</a> {</div>
<div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="structDCI0A__20__MHz.html#a886946e70e735e4f45b305d2e2b87d8a"> 2966</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__20__MHz.html#a886946e70e735e4f45b305d2e2b87d8a">padding</a>:15;</div>
<div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="structDCI0A__20__MHz.html#a0bcd89fff4bde8af79a1e39b1c7cd022"> 2968</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__20__MHz.html#a0bcd89fff4bde8af79a1e39b1c7cd022">cshift</a>:3;</div>
<div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="structDCI0A__20__MHz.html#ab83ce43c3376bb13713c7730ef8a8acc"> 2970</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__20__MHz.html#ab83ce43c3376bb13713c7730ef8a8acc">rballoc</a>:13;</div>
<div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="structDCI0A__20__MHz.html#a262a258fb2a3b855a225f1ce99fe2c0d"> 2972</a></span>&#160;  uint32_t <a class="code" href="structDCI0A__20__MHz.html#a262a258fb2a3b855a225f1ce99fe2c0d">hopping</a>:1;</div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;} __attribute__ ((__packed__));</div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor">#define sizeof_DCI0A_20MHz 17</span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160; </div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define MAX_DCI_SIZE_BITS 45</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160; </div>
<div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html"> 2978</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDCI__INFO__EXTRACTED.html">DCI_INFO_EXTRACTED</a> {</div>
<div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#a5ec14db3afa5cd0de7f9baaee77ea68a"> 2980</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#a5ec14db3afa5cd0de7f9baaee77ea68a">type</a>;</div>
<div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#a840cb3ebb2fd5ca1d3e5ecc70e32952f"> 2982</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#a840cb3ebb2fd5ca1d3e5ecc70e32952f">rah</a>;</div>
<div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#aabef61b42018ebf8ea521609a1c05c8d"> 2984</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#aabef61b42018ebf8ea521609a1c05c8d">harq_pid</a>;</div>
<div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#abe2449d53c82b85f9cb65d7951297783"> 2986</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#abe2449d53c82b85f9cb65d7951297783">cqi_req</a>;</div>
<div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#a6ad20c2097a65648c7a312b41cb9653c"> 2988</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#a6ad20c2097a65648c7a312b41cb9653c">srs_req</a>;</div>
<div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#a8049b358d96c1799bc249dab2ac110c7"> 2990</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#a8049b358d96c1799bc249dab2ac110c7">TPC</a>;</div>
<div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#a97d05b182923af80d80d97992abb6351"> 2992</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#a97d05b182923af80d80d97992abb6351">vrb_type</a>;</div>
<div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#a21d36b315f6234462e3cb1165d2d7b97"> 2994</a></span>&#160;    uint32_t <a class="code" href="structDCI__INFO__EXTRACTED.html#a21d36b315f6234462e3cb1165d2d7b97">rballoc</a>;</div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;    <span class="comment">// Applicable only when vrb_type = 1</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#aa5e98b6fa5789b670b9e83940e0c6427"> 2996</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#aa5e98b6fa5789b670b9e83940e0c6427">Ngap</a>;</div>
<div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#a2668592bc5ac0d211c9f56299db42e93"> 2998</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#a2668592bc5ac0d211c9f56299db42e93">cshift</a>;</div>
<div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#a7655123070043dc7cb48365c7d769f6e"> 3000</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#a7655123070043dc7cb48365c7d769f6e">hopping</a>;</div>
<div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#a5638f4bf2ef9e7bc50e0f27be0555db5"> 3002</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#a5638f4bf2ef9e7bc50e0f27be0555db5">dai</a>;</div>
<div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#a63ef4f7b34fd22aad759b0de8c4f72de"> 3004</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#a63ef4f7b34fd22aad759b0de8c4f72de">ulindex</a>;</div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160; </div>
<div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#aed5bdd648f55cb6c9b4a4c4826417d1b"> 3007</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#aed5bdd648f55cb6c9b4a4c4826417d1b">tb_swap</a>;</div>
<div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#a89c457a5de447692d8ef66942dca58f8"> 3009</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#a89c457a5de447692d8ef66942dca58f8">tpmi</a>;</div>
<div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#a67de3dd99509f06b4c82d8b1fd582182"> 3011</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#a67de3dd99509f06b4c82d8b1fd582182">rv2</a>;</div>
<div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#a2f6f74f14b810c58a1b86bff3401c4f7"> 3013</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#a2f6f74f14b810c58a1b86bff3401c4f7">ndi2</a>;</div>
<div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#a2aa63a8b619f962c4dc5b7ee86af7885"> 3015</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#a2aa63a8b619f962c4dc5b7ee86af7885">mcs2</a>;</div>
<div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#a9171d5d02b27f3ea9985e748d9ab1077"> 3017</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#a9171d5d02b27f3ea9985e748d9ab1077">rv1</a>;</div>
<div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#affd8b1660e351e45777dc962e151709f"> 3019</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#affd8b1660e351e45777dc962e151709f">ndi1</a>;</div>
<div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#acb6f055f78faf207360aac019ba8d730"> 3021</a></span>&#160;    uint8_t <a class="code" href="structDCI__INFO__EXTRACTED.html#acb6f055f78faf207360aac019ba8d730">mcs1</a>;</div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160; </div>
<div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="structDCI__INFO__EXTRACTED.html#af59d81f73267fd0b3b0efd1476779e21"> 3024</a></span>&#160;    uint64_t <a class="code" href="structDCI__INFO__EXTRACTED.html#af59d81f73267fd0b3b0efd1476779e21">ap_si_nl_id</a>:3;</div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;};</div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDCI__INFO__EXTRACTED.html">DCI_INFO_EXTRACTED</a> <a class="code" href="structDCI__INFO__EXTRACTED.html">DCI_INFO_EXTRACTED_t</a>;</div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160; </div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="astructDCI0A__10__MHz_html"><div class="ttname"><a href="structDCI0A__10__MHz.html">DCI0A_10_MHz</a></div><div class="ttdoc">DCI Format Type 0 (10 MHz,15 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02951">dci.h:2951</a></div></div>
<div class="ttc" id="astructDCI0A__10__MHz_html_a1e18e61f44363bb9acb1c70fbb8d68fc"><div class="ttname"><a href="structDCI0A__10__MHz.html#a1e18e61f44363bb9acb1c70fbb8d68fc">DCI0A_10_MHz::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02959">dci.h:2959</a></div></div>
<div class="ttc" id="astructDCI0A__10__MHz_html_a4935d199d03b1209606225febb933620"><div class="ttname"><a href="structDCI0A__10__MHz.html#a4935d199d03b1209606225febb933620">DCI0A_10_MHz::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02953">dci.h:2953</a></div></div>
<div class="ttc" id="astructDCI0A__10__MHz_html_a5711ceb59ef5addb641077cc7de29c01"><div class="ttname"><a href="structDCI0A__10__MHz.html#a5711ceb59ef5addb641077cc7de29c01">DCI0A_10_MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02957">dci.h:2957</a></div></div>
<div class="ttc" id="astructDCI0A__10__MHz_html_abdab31cf20301064705d82eeaa3eb30a"><div class="ttname"><a href="structDCI0A__10__MHz.html#abdab31cf20301064705d82eeaa3eb30a">DCI0A_10_MHz::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02955">dci.h:2955</a></div></div>
<div class="ttc" id="astructDCI0A__1__5MHz_html"><div class="ttname"><a href="structDCI0A__1__5MHz.html">DCI0A_1_5MHz</a></div><div class="ttdoc">DCI Format Type 0 (1.5 MHz,9 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02925">dci.h:2925</a></div></div>
<div class="ttc" id="astructDCI0A__1__5MHz_html_a02ea28c5ba56fa9846b74fd66008813a"><div class="ttname"><a href="structDCI0A__1__5MHz.html#a02ea28c5ba56fa9846b74fd66008813a">DCI0A_1_5MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02931">dci.h:2931</a></div></div>
<div class="ttc" id="astructDCI0A__1__5MHz_html_a4a7fca3aabd1eb0d463350f6a6c515ec"><div class="ttname"><a href="structDCI0A__1__5MHz.html#a4a7fca3aabd1eb0d463350f6a6c515ec">DCI0A_1_5MHz::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02927">dci.h:2927</a></div></div>
<div class="ttc" id="astructDCI0A__1__5MHz_html_a8162073aa9bf890273da0cbcae603545"><div class="ttname"><a href="structDCI0A__1__5MHz.html#a8162073aa9bf890273da0cbcae603545">DCI0A_1_5MHz::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02933">dci.h:2933</a></div></div>
<div class="ttc" id="astructDCI0A__1__5MHz_html_a84c46a0c04c5f0e8c9030261f7b4236e"><div class="ttname"><a href="structDCI0A__1__5MHz.html#a84c46a0c04c5f0e8c9030261f7b4236e">DCI0A_1_5MHz::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02929">dci.h:2929</a></div></div>
<div class="ttc" id="astructDCI0A__20__MHz_html"><div class="ttname"><a href="structDCI0A__20__MHz.html">DCI0A_20_MHz</a></div><div class="ttdoc">DCI Format Type 0 (20 MHz,17 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02964">dci.h:2964</a></div></div>
<div class="ttc" id="astructDCI0A__20__MHz_html_a0bcd89fff4bde8af79a1e39b1c7cd022"><div class="ttname"><a href="structDCI0A__20__MHz.html#a0bcd89fff4bde8af79a1e39b1c7cd022">DCI0A_20_MHz::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02968">dci.h:2968</a></div></div>
<div class="ttc" id="astructDCI0A__20__MHz_html_a262a258fb2a3b855a225f1ce99fe2c0d"><div class="ttname"><a href="structDCI0A__20__MHz.html#a262a258fb2a3b855a225f1ce99fe2c0d">DCI0A_20_MHz::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02972">dci.h:2972</a></div></div>
<div class="ttc" id="astructDCI0A__20__MHz_html_a886946e70e735e4f45b305d2e2b87d8a"><div class="ttname"><a href="structDCI0A__20__MHz.html#a886946e70e735e4f45b305d2e2b87d8a">DCI0A_20_MHz::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02966">dci.h:2966</a></div></div>
<div class="ttc" id="astructDCI0A__20__MHz_html_ab83ce43c3376bb13713c7730ef8a8acc"><div class="ttname"><a href="structDCI0A__20__MHz.html#ab83ce43c3376bb13713c7730ef8a8acc">DCI0A_20_MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02970">dci.h:2970</a></div></div>
<div class="ttc" id="astructDCI0A__5MHz_html"><div class="ttname"><a href="structDCI0A__5MHz.html">DCI0A_5MHz</a></div><div class="ttdoc">DCI Format Type 0 (5 MHz,13 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02938">dci.h:2938</a></div></div>
<div class="ttc" id="astructDCI0A__5MHz_html_a9d9ef77041eb23cd7b99061bc6648c9a"><div class="ttname"><a href="structDCI0A__5MHz.html#a9d9ef77041eb23cd7b99061bc6648c9a">DCI0A_5MHz::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02942">dci.h:2942</a></div></div>
<div class="ttc" id="astructDCI0A__5MHz_html_aee2cb649d5ae1e5c6cce27baf7dcf26b"><div class="ttname"><a href="structDCI0A__5MHz.html#aee2cb649d5ae1e5c6cce27baf7dcf26b">DCI0A_5MHz::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02940">dci.h:2940</a></div></div>
<div class="ttc" id="astructDCI0A__5MHz_html_af0c9dc07c9ab6e967147c6326b002eef"><div class="ttname"><a href="structDCI0A__5MHz.html#af0c9dc07c9ab6e967147c6326b002eef">DCI0A_5MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02944">dci.h:2944</a></div></div>
<div class="ttc" id="astructDCI0A__5MHz_html_af3f42d944c64649e9a4b68f9acd7abab"><div class="ttname"><a href="structDCI0A__5MHz.html#af3f42d944c64649e9a4b68f9acd7abab">DCI0A_5MHz::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02946">dci.h:2946</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__FDD_html"><div class="ttname"><a href="structDCI0__10MHz__FDD.html">DCI0_10MHz_FDD</a></div><div class="ttdoc">DCI Format Type 0 (10 MHz,FDD, 25 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00394">dci.h:394</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__FDD_html_a42bcfdf2a00e5a2d9887990730d6c104"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#a42bcfdf2a00e5a2d9887990730d6c104">DCI0_10MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00404">dci.h:404</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__FDD_html_a6c2d32a75a3e29da46d461ba3198b389"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#a6c2d32a75a3e29da46d461ba3198b389">DCI0_10MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00406">dci.h:406</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__FDD_html_a8662649b320acf3b7ad1bcea1aa4ab9f"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#a8662649b320acf3b7ad1bcea1aa4ab9f">DCI0_10MHz_FDD::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">DRS Cyclic Shift.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00400">dci.h:400</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__FDD_html_a894a99067bc8b12409d80fdfdbd2b5e8"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#a894a99067bc8b12409d80fdfdbd2b5e8">DCI0_10MHz_FDD::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00412">dci.h:412</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__FDD_html_a8f99e6838c58ba3385ef4e5031d7ee77"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#a8f99e6838c58ba3385ef4e5031d7ee77">DCI0_10MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00402">dci.h:402</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__FDD_html_a93ab22a40a2870aab2bb08ba15a14ce7"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#a93ab22a40a2870aab2bb08ba15a14ce7">DCI0_10MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00408">dci.h:408</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__FDD_html_acc599782381a495e97261a0997cc7629"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#acc599782381a495e97261a0997cc7629">DCI0_10MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00396">dci.h:396</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__FDD_html_ad196cea7dd4c84698d6862c68beeef42"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#ad196cea7dd4c84698d6862c68beeef42">DCI0_10MHz_FDD::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00398">dci.h:398</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__FDD_html_aea26f93116cb61f209017165f9b9f205"><div class="ttname"><a href="structDCI0__10MHz__FDD.html#aea26f93116cb61f209017165f9b9f205">DCI0_10MHz_FDD::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00410">dci.h:410</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html">DCI0_10MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 0 (10 MHz,TDD1-6, 29 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00183">dci.h:183</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__TDD__1__6_html_a044b60a6909c6d80d97f6d8d1a8b31b2"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#a044b60a6909c6d80d97f6d8d1a8b31b2">DCI0_10MHz_TDD_1_6::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00187">dci.h:187</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__TDD__1__6_html_a0495ccfa83defd76b0858b9590f926ee"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#a0495ccfa83defd76b0858b9590f926ee">DCI0_10MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00199">dci.h:199</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__TDD__1__6_html_a2166e768d83c94fe6799df3a1fee9002"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#a2166e768d83c94fe6799df3a1fee9002">DCI0_10MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00185">dci.h:185</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__TDD__1__6_html_a38631055a364a77fc93f40ce85b5361e"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#a38631055a364a77fc93f40ce85b5361e">DCI0_10MHz_TDD_1_6::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00195">dci.h:195</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__TDD__1__6_html_a42c6533b4a02dcf24d2dbcec5bfb87a1"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#a42c6533b4a02dcf24d2dbcec5bfb87a1">DCI0_10MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00203">dci.h:203</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__TDD__1__6_html_a576e8035cb5e9ef9cf90bb2752a1b307"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#a576e8035cb5e9ef9cf90bb2752a1b307">DCI0_10MHz_TDD_1_6::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00201">dci.h:201</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__TDD__1__6_html_a5e84648afe0c18b048a528dd207f46a0"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#a5e84648afe0c18b048a528dd207f46a0">DCI0_10MHz_TDD_1_6::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00193">dci.h:193</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__TDD__1__6_html_a990ce17d1d8630a9d8072bb45b633a88"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#a990ce17d1d8630a9d8072bb45b633a88">DCI0_10MHz_TDD_1_6::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00197">dci.h:197</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__TDD__1__6_html_aeac71e50a3f492b684b183b0abf6e673"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#aeac71e50a3f492b684b183b0abf6e673">DCI0_10MHz_TDD_1_6::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">DAI.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00189">dci.h:189</a></div></div>
<div class="ttc" id="astructDCI0__10MHz__TDD__1__6_html_afc4462743d914bf2009662ef4c09290d"><div class="ttname"><a href="structDCI0__10MHz__TDD__1__6.html#afc4462743d914bf2009662ef4c09290d">DCI0_10MHz_TDD_1_6::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00191">dci.h:191</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__FDD_html"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html">DCI0_1_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 0 (1.5 MHz,FDD, 25 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00291">dci.h:291</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__FDD_html_a15da8ffebd5828be49fb2e2c05bce8bf"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#a15da8ffebd5828be49fb2e2c05bce8bf">DCI0_1_5MHz_FDD::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00295">dci.h:295</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__FDD_html_a18bcef05f08e084c6ff1d199829605d0"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#a18bcef05f08e084c6ff1d199829605d0">DCI0_1_5MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00299">dci.h:299</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__FDD_html_a3bee584207ded8e10b73cee61aee35b4"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#a3bee584207ded8e10b73cee61aee35b4">DCI0_1_5MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00301">dci.h:301</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__FDD_html_a4be853e5ff30cda47394a58a92059abb"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#a4be853e5ff30cda47394a58a92059abb">DCI0_1_5MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00303">dci.h:303</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__FDD_html_ab68b51cb420ff79cd92eff754299b0c3"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#ab68b51cb420ff79cd92eff754299b0c3">DCI0_1_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00305">dci.h:305</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__FDD_html_ac9ebec382fbfce6c60b4bd69282afa02"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#ac9ebec382fbfce6c60b4bd69282afa02">DCI0_1_5MHz_FDD::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">DRS Cyclic Shift.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00297">dci.h:297</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__FDD_html_acace668577a08c4a94fc9f849620c04b"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#acace668577a08c4a94fc9f849620c04b">DCI0_1_5MHz_FDD::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00307">dci.h:307</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__FDD_html_af30f17057ff93b9442f8773b9b29b896"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#af30f17057ff93b9442f8773b9b29b896">DCI0_1_5MHz_FDD::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00309">dci.h:309</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__FDD_html_af4f944cf7edbb0559392ba111815f0f9"><div class="ttname"><a href="structDCI0__1__5MHz__FDD.html#af4f944cf7edbb0559392ba111815f0f9">DCI0_1_5MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00293">dci.h:293</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html">DCI0_1_5MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 0 (1.5 MHz,TDD1-6, 23 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00073">dci.h:73</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__TDD__1__6_html_a29297a21d203db156d5f00dcdb2b4170"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#a29297a21d203db156d5f00dcdb2b4170">DCI0_1_5MHz_TDD_1_6::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00087">dci.h:87</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__TDD__1__6_html_a2c8254e88096736aa661da6cef348b84"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#a2c8254e88096736aa661da6cef348b84">DCI0_1_5MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00093">dci.h:93</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__TDD__1__6_html_a465b4257367e6de22da2812cf6f7093b"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#a465b4257367e6de22da2812cf6f7093b">DCI0_1_5MHz_TDD_1_6::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00081">dci.h:81</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__TDD__1__6_html_a55fad28b810825171731f48e7f8e99e0"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#a55fad28b810825171731f48e7f8e99e0">DCI0_1_5MHz_TDD_1_6::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">DAI.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00079">dci.h:79</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__TDD__1__6_html_a7650d30c23b34bc1fb0f766b0a91232d"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#a7650d30c23b34bc1fb0f766b0a91232d">DCI0_1_5MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00075">dci.h:75</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__TDD__1__6_html_a77a24e9d589146fcacf85793e6012aea"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#a77a24e9d589146fcacf85793e6012aea">DCI0_1_5MHz_TDD_1_6::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00083">dci.h:83</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__TDD__1__6_html_a8a73028c481c3682eab7cb724d7fa116"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#a8a73028c481c3682eab7cb724d7fa116">DCI0_1_5MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00089">dci.h:89</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__TDD__1__6_html_a8c17f9833a7bc2fdc8e72e39b16b663e"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#a8c17f9833a7bc2fdc8e72e39b16b663e">DCI0_1_5MHz_TDD_1_6::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00085">dci.h:85</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__TDD__1__6_html_ac48734d215f2fe9f689c3fe1e51879fe"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#ac48734d215f2fe9f689c3fe1e51879fe">DCI0_1_5MHz_TDD_1_6::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00077">dci.h:77</a></div></div>
<div class="ttc" id="astructDCI0__1__5MHz__TDD__1__6_html_ad2d5c9e6248e2fbf908c5cfa69b979bd"><div class="ttname"><a href="structDCI0__1__5MHz__TDD__1__6.html#ad2d5c9e6248e2fbf908c5cfa69b979bd">DCI0_1_5MHz_TDD_1_6::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00091">dci.h:91</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__FDD_html"><div class="ttname"><a href="structDCI0__20MHz__FDD.html">DCI0_20MHz_FDD</a></div><div class="ttdoc">DCI Format Type 0 (20 MHz,FDD, 25 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00444">dci.h:444</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__FDD_html_a368212eae46c6785d61c93e442722d44"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#a368212eae46c6785d61c93e442722d44">DCI0_20MHz_FDD::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00460">dci.h:460</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__FDD_html_a736233154cf33017fe59727b64ea7309"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#a736233154cf33017fe59727b64ea7309">DCI0_20MHz_FDD::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00462">dci.h:462</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__FDD_html_a7b52d11461d05774eb6bd9e7323ac9ae"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#a7b52d11461d05774eb6bd9e7323ac9ae">DCI0_20MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00458">dci.h:458</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__FDD_html_a95916f5d382b4ceb45d0ff1678b37bda"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#a95916f5d382b4ceb45d0ff1678b37bda">DCI0_20MHz_FDD::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">DRS Cyclic Shift.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00450">dci.h:450</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__FDD_html_a9a4695e83afa2074e0d7fbfe3dc6f168"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#a9a4695e83afa2074e0d7fbfe3dc6f168">DCI0_20MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00454">dci.h:454</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__FDD_html_a9ccc7c1d5ac80cea653ac859e4f3fbf6"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#a9ccc7c1d5ac80cea653ac859e4f3fbf6">DCI0_20MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00446">dci.h:446</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__FDD_html_a9d2795174577eb8e389368f6270cec26"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#a9d2795174577eb8e389368f6270cec26">DCI0_20MHz_FDD::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00448">dci.h:448</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__FDD_html_ae262f779374a0dde0e7aabb7b35e7f1f"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#ae262f779374a0dde0e7aabb7b35e7f1f">DCI0_20MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00456">dci.h:456</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__FDD_html_afccc6f4389f8c946b2aa38a137750991"><div class="ttname"><a href="structDCI0__20MHz__FDD.html#afccc6f4389f8c946b2aa38a137750991">DCI0_20MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00452">dci.h:452</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html">DCI0_20MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 0 (20 MHz,TDD1-6, 27 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00238">dci.h:238</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__TDD__1__6_html_a28049e177452219e5cfba0c7c7d2de1a"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a28049e177452219e5cfba0c7c7d2de1a">DCI0_20MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00254">dci.h:254</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__TDD__1__6_html_a51b163914405422ec6af255a2c94b45c"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a51b163914405422ec6af255a2c94b45c">DCI0_20MHz_TDD_1_6::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00246">dci.h:246</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__TDD__1__6_html_a5649ad3d7537b9466c97589f48b7ae8d"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a5649ad3d7537b9466c97589f48b7ae8d">DCI0_20MHz_TDD_1_6::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">DAI.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00244">dci.h:244</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__TDD__1__6_html_a8327b100783f9ef33a63f022be4d5632"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a8327b100783f9ef33a63f022be4d5632">DCI0_20MHz_TDD_1_6::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00252">dci.h:252</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__TDD__1__6_html_a84f1ba6c74c03ac90ad1588cec139068"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a84f1ba6c74c03ac90ad1588cec139068">DCI0_20MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00258">dci.h:258</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__TDD__1__6_html_a921d443c394ec5a8a390dc35ff04c3c7"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a921d443c394ec5a8a390dc35ff04c3c7">DCI0_20MHz_TDD_1_6::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00248">dci.h:248</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__TDD__1__6_html_a938794419bf484ba537d0338e3042c29"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a938794419bf484ba537d0338e3042c29">DCI0_20MHz_TDD_1_6::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00250">dci.h:250</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__TDD__1__6_html_a9506195a881eff116f1b552bcca2c281"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a9506195a881eff116f1b552bcca2c281">DCI0_20MHz_TDD_1_6::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00256">dci.h:256</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__TDD__1__6_html_a9972d08a8417239c7f3b6696a4d98676"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#a9972d08a8417239c7f3b6696a4d98676">DCI0_20MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00240">dci.h:240</a></div></div>
<div class="ttc" id="astructDCI0__20MHz__TDD__1__6_html_ad421b4b62e208877371b59f7b4ffa3ad"><div class="ttname"><a href="structDCI0__20MHz__TDD__1__6.html#ad421b4b62e208877371b59f7b4ffa3ad">DCI0_20MHz_TDD_1_6::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00242">dci.h:242</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__FDD_html"><div class="ttname"><a href="structDCI0__5MHz__FDD.html">DCI0_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 0 (5 MHz,FDD, 23 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00342">dci.h:342</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__FDD_html_a11303d4312ab2b585e76e2176a533358"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#a11303d4312ab2b585e76e2176a533358">DCI0_5MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00344">dci.h:344</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__FDD_html_a28742d17cb5e36f248d26834bcd617e1"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#a28742d17cb5e36f248d26834bcd617e1">DCI0_5MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00352">dci.h:352</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__FDD_html_a2f8d056f1ab0ef30d0d763f37f3b3cd1"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#a2f8d056f1ab0ef30d0d763f37f3b3cd1">DCI0_5MHz_FDD::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00360">dci.h:360</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__FDD_html_a3bcc9625a945d30d7522fcc2f12d3a9c"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#a3bcc9625a945d30d7522fcc2f12d3a9c">DCI0_5MHz_FDD::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">DRS Cyclic Shift.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00348">dci.h:348</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__FDD_html_a3ef28e374af54b5b5bba67730e7ddc20"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#a3ef28e374af54b5b5bba67730e7ddc20">DCI0_5MHz_FDD::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00358">dci.h:358</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__FDD_html_a61a0cc1361983b96e4eb3a74bdf72e10"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#a61a0cc1361983b96e4eb3a74bdf72e10">DCI0_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00356">dci.h:356</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__FDD_html_a7d2982e555055fd2a846f820bcf40c69"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#a7d2982e555055fd2a846f820bcf40c69">DCI0_5MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00350">dci.h:350</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__FDD_html_a8861592f71a959aeff4a7fcf83bf0d77"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#a8861592f71a959aeff4a7fcf83bf0d77">DCI0_5MHz_FDD::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00346">dci.h:346</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__FDD_html_ac796f5efcba3b7e27c2fff4259214364"><div class="ttname"><a href="structDCI0__5MHz__FDD.html#ac796f5efcba3b7e27c2fff4259214364">DCI0_5MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00354">dci.h:354</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD0_html"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html">DCI0_5MHz_TDD0</a></div><div class="ttdoc">DCI Format Type 0 (5 MHz,TDD0, 27 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00046">dci.h:46</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD0_html_a0b77ca2e9cc82aa87fc02520b7d7e6ae"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#a0b77ca2e9cc82aa87fc02520b7d7e6ae">DCI0_5MHz_TDD0::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00060">dci.h:60</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD0_html_a0e92151f9bbcb35e76f1bbb1d89e0c15"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#a0e92151f9bbcb35e76f1bbb1d89e0c15">DCI0_5MHz_TDD0::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00054">dci.h:54</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD0_html_a1605e1c904242446a33ff190d41de2f7"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#a1605e1c904242446a33ff190d41de2f7">DCI0_5MHz_TDD0::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00050">dci.h:50</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD0_html_a1b6b1a1ce652038172dcc944aa209fbc"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#a1b6b1a1ce652038172dcc944aa209fbc">DCI0_5MHz_TDD0::ulindex</a></div><div class="ttdeci">uint32_t ulindex</div><div class="ttdoc">DAI (TDD)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00062">dci.h:62</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD0_html_a21cc2fcad82ef3c59fb657f7e1c56da9"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#a21cc2fcad82ef3c59fb657f7e1c56da9">DCI0_5MHz_TDD0::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00056">dci.h:56</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD0_html_a3308820871f27382a2b859288a64e576"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#a3308820871f27382a2b859288a64e576">DCI0_5MHz_TDD0::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00048">dci.h:48</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD0_html_a671b6e60c8f8b173da3fb99740a1d305"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#a671b6e60c8f8b173da3fb99740a1d305">DCI0_5MHz_TDD0::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00064">dci.h:64</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD0_html_ad391ca9715b8eb6bcb5813134e2d60d5"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#ad391ca9715b8eb6bcb5813134e2d60d5">DCI0_5MHz_TDD0::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding to get to size of DCI1A.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00066">dci.h:66</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD0_html_ae2c1475df9ca3bd9a704b53cd89c5019"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#ae2c1475df9ca3bd9a704b53cd89c5019">DCI0_5MHz_TDD0::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00052">dci.h:52</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD0_html_afc428e6fabe987fd03fc5747cfe94c51"><div class="ttname"><a href="structDCI0__5MHz__TDD0.html#afc428e6fabe987fd03fc5747cfe94c51">DCI0_5MHz_TDD0::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00058">dci.h:58</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html">DCI0_5MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 0 (5 MHz,TDD1-6, 27 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00128">dci.h:128</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD__1__6_html_a15bb0248bb38062e490e362aad841b30"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a15bb0248bb38062e490e362aad841b30">DCI0_5MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00148">dci.h:148</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD__1__6_html_a29bc6723c808addd7a805b1132111055"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a29bc6723c808addd7a805b1132111055">DCI0_5MHz_TDD_1_6::cqi_req</a></div><div class="ttdeci">uint32_t cqi_req</div><div class="ttdoc">CQI Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00132">dci.h:132</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD__1__6_html_a57e3ba0d4c09ae224693bc40932bcf7f"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a57e3ba0d4c09ae224693bc40932bcf7f">DCI0_5MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00130">dci.h:130</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD__1__6_html_a5891a350fba1309abba422e114bf3850"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a5891a350fba1309abba422e114bf3850">DCI0_5MHz_TDD_1_6::cshift</a></div><div class="ttdeci">uint32_t cshift</div><div class="ttdoc">Cyclic shift.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00136">dci.h:136</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD__1__6_html_a5e8faacb5a9d6bbba81908c67f3ba425"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a5e8faacb5a9d6bbba81908c67f3ba425">DCI0_5MHz_TDD_1_6::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00140">dci.h:140</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD__1__6_html_a76ff09db212ea1856a701e93aa28a02d"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a76ff09db212ea1856a701e93aa28a02d">DCI0_5MHz_TDD_1_6::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00142">dci.h:142</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD__1__6_html_a8c949090fbb9f556f609beb80dd3428f"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a8c949090fbb9f556f609beb80dd3428f">DCI0_5MHz_TDD_1_6::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00138">dci.h:138</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD__1__6_html_a8f47decf3b5018b809a0fab316dafa0f"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a8f47decf3b5018b809a0fab316dafa0f">DCI0_5MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_UL*(N_RB_UL+1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00144">dci.h:144</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD__1__6_html_a9decf079844dc5d450f5ddb6b95ed6a2"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#a9decf079844dc5d450f5ddb6b95ed6a2">DCI0_5MHz_TDD_1_6::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">DAI.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00134">dci.h:134</a></div></div>
<div class="ttc" id="astructDCI0__5MHz__TDD__1__6_html_aa373699ebdffac0ddaa7e5663a4766a7"><div class="ttname"><a href="structDCI0__5MHz__TDD__1__6.html#aa373699ebdffac0ddaa7e5663a4766a7">DCI0_5MHz_TDD_1_6::hopping</a></div><div class="ttdeci">uint32_t hopping</div><div class="ttdoc">Hopping flag.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00146">dci.h:146</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__FDD_html"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html">DCI1A_10MHz_FDD</a></div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00419">dci.h:419</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__FDD_html_a11ddf6e32c0b65c24ec548557684b216"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#a11ddf6e32c0b65c24ec548557684b216">DCI1A_10MHz_FDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00435">dci.h:435</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__FDD_html_a2214ecc6bf7848b50b4d2777798a7920"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#a2214ecc6bf7848b50b4d2777798a7920">DCI1A_10MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00431">dci.h:431</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__FDD_html_a4297ca3192e0b3b32f84b7f364c25ea4"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#a4297ca3192e0b3b32f84b7f364c25ea4">DCI1A_10MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00427">dci.h:427</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__FDD_html_a6cfb2455b6302b649b7db142d7684442"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#a6cfb2455b6302b649b7db142d7684442">DCI1A_10MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00429">dci.h:429</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__FDD_html_a94cebc78fe98562ef35ebc7b4e5d17b7"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#a94cebc78fe98562ef35ebc7b4e5d17b7">DCI1A_10MHz_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00425">dci.h:425</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__FDD_html_aac2689e4b41aa2bab39a16e904065711"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#aac2689e4b41aa2bab39a16e904065711">DCI1A_10MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00423">dci.h:423</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__FDD_html_ab1fb95bbb83083a5e2add165e991e47e"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#ab1fb95bbb83083a5e2add165e991e47e">DCI1A_10MHz_FDD::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00437">dci.h:437</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__FDD_html_aea217d6dc482f9c2ccac58ce2c858caa"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#aea217d6dc482f9c2ccac58ce2c858caa">DCI1A_10MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL(N_RB_DL+1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00433">dci.h:433</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__FDD_html_aeaf252e2285a651b2e29c3b5fabeacf0"><div class="ttname"><a href="structDCI1A__10MHz__FDD.html#aeaf252e2285a651b2e29c3b5fabeacf0">DCI1A_10MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00421">dci.h:421</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html">DCI1A_10MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 1A (10 MHz, TDD, frame 1-6, 30 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00210">dci.h:210</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__TDD__1__6_html_a020edc430266494acf16c242ef26d858"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#a020edc430266494acf16c242ef26d858">DCI1A_10MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00230">dci.h:230</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__TDD__1__6_html_a278ef9554fa9d0d78212d3c9c223fd44"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#a278ef9554fa9d0d78212d3c9c223fd44">DCI1A_10MHz_TDD_1_6::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00224">dci.h:224</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__TDD__1__6_html_a3a288d2b9c56f0797c8a417d638ce0b2"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#a3a288d2b9c56f0797c8a417d638ce0b2">DCI1A_10MHz_TDD_1_6::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00218">dci.h:218</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__TDD__1__6_html_a4c2b491f8af24ca3f334b37dd1fbaa65"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#a4c2b491f8af24ca3f334b37dd1fbaa65">DCI1A_10MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00212">dci.h:212</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__TDD__1__6_html_a8b62541f6f95ca2d3c5e8cb4f32adfca"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#a8b62541f6f95ca2d3c5e8cb4f32adfca">DCI1A_10MHz_TDD_1_6::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00216">dci.h:216</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__TDD__1__6_html_a94c73fd7c71859f5bafd257807e82cab"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#a94c73fd7c71859f5bafd257807e82cab">DCI1A_10MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL*(N_RB_DL-1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00226">dci.h:226</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__TDD__1__6_html_aaadeeaff65713625aa5d19c212dda602"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#aaadeeaff65713625aa5d19c212dda602">DCI1A_10MHz_TDD_1_6::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00214">dci.h:214</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__TDD__1__6_html_ab3b207f122e606625af8631ea26a3f88"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#ab3b207f122e606625af8631ea26a3f88">DCI1A_10MHz_TDD_1_6::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00220">dci.h:220</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__TDD__1__6_html_ad416798567b8c54bc447a68b64cb9bd6"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#ad416798567b8c54bc447a68b64cb9bd6">DCI1A_10MHz_TDD_1_6::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00222">dci.h:222</a></div></div>
<div class="ttc" id="astructDCI1A__10MHz__TDD__1__6_html_aebe4d4f0e035883a671b6e06ed5e6359"><div class="ttname"><a href="structDCI1A__10MHz__TDD__1__6.html#aebe4d4f0e035883a671b6e06ed5e6359">DCI1A_10MHz_TDD_1_6::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00228">dci.h:228</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__FDD_html"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html">DCI1A_1_5MHz_FDD</a></div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00316">dci.h:316</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__FDD_html_a0e80ca8a027918d18461b232c7296046"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#a0e80ca8a027918d18461b232c7296046">DCI1A_1_5MHz_FDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00332">dci.h:332</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__FDD_html_a1d66514ee039165c8a27e08aed30fd3e"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#a1d66514ee039165c8a27e08aed30fd3e">DCI1A_1_5MHz_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00322">dci.h:322</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__FDD_html_a3778479b2fea92eece370ac41739a0a6"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#a3778479b2fea92eece370ac41739a0a6">DCI1A_1_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL(N_RB_DL+1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00330">dci.h:330</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__FDD_html_a53feee0843ef463326fd95c25e579e67"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#a53feee0843ef463326fd95c25e579e67">DCI1A_1_5MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00320">dci.h:320</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__FDD_html_a8258e8537a2412f5e07143e2d78d023a"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#a8258e8537a2412f5e07143e2d78d023a">DCI1A_1_5MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00324">dci.h:324</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__FDD_html_a8d630fe007c1c9dd1800e35752c13952"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#a8d630fe007c1c9dd1800e35752c13952">DCI1A_1_5MHz_FDD::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00334">dci.h:334</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__FDD_html_ab9b28e09203f720d3d456548ce0abf48"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#ab9b28e09203f720d3d456548ce0abf48">DCI1A_1_5MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00318">dci.h:318</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__FDD_html_ae3ccfe920d82b8a030ad0323b87edb64"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#ae3ccfe920d82b8a030ad0323b87edb64">DCI1A_1_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00326">dci.h:326</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__FDD_html_af87b117f8feff5a4fa805e1beeff6b5f"><div class="ttname"><a href="structDCI1A__1__5MHz__FDD.html#af87b117f8feff5a4fa805e1beeff6b5f">DCI1A_1_5MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00328">dci.h:328</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html">DCI1A_1_5MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 1A (1.5 MHz, TDD, frame 1-6, 24 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00100">dci.h:100</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__TDD__1__6_html_a0e3232e5c2da0e456a706ddba69e33eb"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#a0e3232e5c2da0e456a706ddba69e33eb">DCI1A_1_5MHz_TDD_1_6::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00108">dci.h:108</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__TDD__1__6_html_a2e8cad8d1b5cd050c0a7a5a4c2ea81f4"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#a2e8cad8d1b5cd050c0a7a5a4c2ea81f4">DCI1A_1_5MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL*(N_RB_DL-1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00116">dci.h:116</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__TDD__1__6_html_a47c031991e4da89b6f7fdf4657419ce5"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#a47c031991e4da89b6f7fdf4657419ce5">DCI1A_1_5MHz_TDD_1_6::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00112">dci.h:112</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__TDD__1__6_html_a56dc39bdc27fb28411494924a4214996"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#a56dc39bdc27fb28411494924a4214996">DCI1A_1_5MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00102">dci.h:102</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__TDD__1__6_html_a8d9be5cd9bc4a03e507ef41ea662d24e"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#a8d9be5cd9bc4a03e507ef41ea662d24e">DCI1A_1_5MHz_TDD_1_6::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00104">dci.h:104</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__TDD__1__6_html_a9d94721f8dc105cb57b8a6c866cab895"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#a9d94721f8dc105cb57b8a6c866cab895">DCI1A_1_5MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00120">dci.h:120</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__TDD__1__6_html_acc9199c6fdfc3c2b4cca681e17e78b22"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#acc9199c6fdfc3c2b4cca681e17e78b22">DCI1A_1_5MHz_TDD_1_6::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00106">dci.h:106</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__TDD__1__6_html_ae6de4652212461afa9f2e990b273adc2"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#ae6de4652212461afa9f2e990b273adc2">DCI1A_1_5MHz_TDD_1_6::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00118">dci.h:118</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__TDD__1__6_html_aeb09f2f137505487738837745251114c"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#aeb09f2f137505487738837745251114c">DCI1A_1_5MHz_TDD_1_6::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00114">dci.h:114</a></div></div>
<div class="ttc" id="astructDCI1A__1__5MHz__TDD__1__6_html_af6ef66ad42773a70f43338ee0751cd14"><div class="ttname"><a href="structDCI1A__1__5MHz__TDD__1__6.html#af6ef66ad42773a70f43338ee0751cd14">DCI1A_1_5MHz_TDD_1_6::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00110">dci.h:110</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__FDD_html"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html">DCI1A_20MHz_FDD</a></div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00469">dci.h:469</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__FDD_html_a1091b41e280ba3f815b2fdf8b50108a8"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#a1091b41e280ba3f815b2fdf8b50108a8">DCI1A_20MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00471">dci.h:471</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__FDD_html_a3d3e22ea1059a421dbf0ce685fe06dcf"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#a3d3e22ea1059a421dbf0ce685fe06dcf">DCI1A_20MHz_FDD::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00487">dci.h:487</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__FDD_html_a484364525841849d57d983d62fad6cbf"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#a484364525841849d57d983d62fad6cbf">DCI1A_20MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00479">dci.h:479</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__FDD_html_a4deb6c624449057f0e5aa73e061e3166"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#a4deb6c624449057f0e5aa73e061e3166">DCI1A_20MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00473">dci.h:473</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__FDD_html_a5f77fca95dabdc262141b3391a160a38"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#a5f77fca95dabdc262141b3391a160a38">DCI1A_20MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00477">dci.h:477</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__FDD_html_ab3b3cea91bb1eb9eb4ae328459882036"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#ab3b3cea91bb1eb9eb4ae328459882036">DCI1A_20MHz_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00475">dci.h:475</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__FDD_html_ab645229ff0bfc255fd6ffab888d4c84b"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#ab645229ff0bfc255fd6ffab888d4c84b">DCI1A_20MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL*(N_RB_DL+1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00483">dci.h:483</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__FDD_html_adbfc3ade36c63d4985c45247cfa33761"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#adbfc3ade36c63d4985c45247cfa33761">DCI1A_20MHz_FDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00485">dci.h:485</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__FDD_html_ae73e9009eb8074b86ab86f19dcb791d6"><div class="ttname"><a href="structDCI1A__20MHz__FDD.html#ae73e9009eb8074b86ab86f19dcb791d6">DCI1A_20MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00481">dci.h:481</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html">DCI1A_20MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 1A (20 MHz, TDD, frame 1-6, 27 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00265">dci.h:265</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__TDD__1__6_html_a0197244721c5ec1047bfa3fecb684e08"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#a0197244721c5ec1047bfa3fecb684e08">DCI1A_20MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00284">dci.h:284</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__TDD__1__6_html_a226c613d74c2f18f2cd33d487fd7375f"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#a226c613d74c2f18f2cd33d487fd7375f">DCI1A_20MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL*(N_RB_DL-1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00280">dci.h:280</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__TDD__1__6_html_a27a333676fb3cc51a529a782e0fb4ad7"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#a27a333676fb3cc51a529a782e0fb4ad7">DCI1A_20MHz_TDD_1_6::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00278">dci.h:278</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__TDD__1__6_html_a2855b1ae87fd56c6475d34706d2df391"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#a2855b1ae87fd56c6475d34706d2df391">DCI1A_20MHz_TDD_1_6::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00270">dci.h:270</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__TDD__1__6_html_a2e7a9fd72fbd8bc950bcebcc452af5af"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#a2e7a9fd72fbd8bc950bcebcc452af5af">DCI1A_20MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00266">dci.h:266</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__TDD__1__6_html_a3feca26fbdef3e291b59b689358a001c"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#a3feca26fbdef3e291b59b689358a001c">DCI1A_20MHz_TDD_1_6::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00276">dci.h:276</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__TDD__1__6_html_a8f72447e68c8c6c253518f4172e2478f"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#a8f72447e68c8c6c253518f4172e2478f">DCI1A_20MHz_TDD_1_6::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00268">dci.h:268</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__TDD__1__6_html_abc5872b10d5c1f3206b42dbe0c23c8cb"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#abc5872b10d5c1f3206b42dbe0c23c8cb">DCI1A_20MHz_TDD_1_6::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00282">dci.h:282</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__TDD__1__6_html_ac5a2fd43eb1465835422e7b964a6e079"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#ac5a2fd43eb1465835422e7b964a6e079">DCI1A_20MHz_TDD_1_6::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00272">dci.h:272</a></div></div>
<div class="ttc" id="astructDCI1A__20MHz__TDD__1__6_html_adb251e530cfcb5775896aa77f8701133"><div class="ttname"><a href="structDCI1A__20MHz__TDD__1__6.html#adb251e530cfcb5775896aa77f8701133">DCI1A_20MHz_TDD_1_6::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00274">dci.h:274</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__FDD_html"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html">DCI1A_5MHz_FDD</a></div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00367">dci.h:367</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__FDD_html_a048395b0205ab71e3c78e493fb3fcf98"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#a048395b0205ab71e3c78e493fb3fcf98">DCI1A_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00377">dci.h:377</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__FDD_html_a1d8b3df3cc144c07eac659d9f0dca025"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#a1d8b3df3cc144c07eac659d9f0dca025">DCI1A_5MHz_FDD::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00385">dci.h:385</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__FDD_html_a2915223641e866a605418a9f1f08433d"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#a2915223641e866a605418a9f1f08433d">DCI1A_5MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00379">dci.h:379</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__FDD_html_a58649ae00e2049d507d207d2bb292066"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#a58649ae00e2049d507d207d2bb292066">DCI1A_5MHz_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00373">dci.h:373</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__FDD_html_a6c82e8b9bc670482d226607d433f0378"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#a6c82e8b9bc670482d226607d433f0378">DCI1A_5MHz_FDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00383">dci.h:383</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__FDD_html_a850c58fd00311fba7efc68209808f687"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#a850c58fd00311fba7efc68209808f687">DCI1A_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL(N_RB_DL+1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00381">dci.h:381</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__FDD_html_adef3d21e6ea4f2773ac4a044d8246579"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#adef3d21e6ea4f2773ac4a044d8246579">DCI1A_5MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00371">dci.h:371</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__FDD_html_af3e984354b69eeff88776f05aa7fb3ad"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#af3e984354b69eeff88776f05aa7fb3ad">DCI1A_5MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00369">dci.h:369</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__FDD_html_afc890412102f21be4a5ee977a54caca1"><div class="ttname"><a href="structDCI1A__5MHz__FDD.html#afc890412102f21be4a5ee977a54caca1">DCI1A_5MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00375">dci.h:375</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html">DCI1A_5MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 1A (5 MHz, TDD, frame 1-6, 27 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00155">dci.h:155</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__TDD__1__6_html_a025753e6f114055d93f35637dc9a66ab"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#a025753e6f114055d93f35637dc9a66ab">DCI1A_5MHz_TDD_1_6::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00169">dci.h:169</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__TDD__1__6_html_a0913ed2ec3d4a695f7a7a5790f74b496"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#a0913ed2ec3d4a695f7a7a5790f74b496">DCI1A_5MHz_TDD_1_6::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00173">dci.h:173</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__TDD__1__6_html_a157f554d98b403226e4d87b914b7aa4d"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#a157f554d98b403226e4d87b914b7aa4d">DCI1A_5MHz_TDD_1_6::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00167">dci.h:167</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__TDD__1__6_html_a1a9f5d4199f84fc81b17236aff256e54"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#a1a9f5d4199f84fc81b17236aff256e54">DCI1A_5MHz_TDD_1_6::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00161">dci.h:161</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__TDD__1__6_html_a74e473d3abbf3b7d18fbc876ff5a8ff5"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#a74e473d3abbf3b7d18fbc876ff5a8ff5">DCI1A_5MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL*(N_RB_DL-1)/2)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00171">dci.h:171</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__TDD__1__6_html_a798dc9e2d9b10651192376d908a0731f"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#a798dc9e2d9b10651192376d908a0731f">DCI1A_5MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00175">dci.h:175</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__TDD__1__6_html_acb1b8381b1c1f141c75464a218bbf16d"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#acb1b8381b1c1f141c75464a218bbf16d">DCI1A_5MHz_TDD_1_6::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00159">dci.h:159</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__TDD__1__6_html_ae961aa08575984876c00040b1070076a"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#ae961aa08575984876c00040b1070076a">DCI1A_5MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00157">dci.h:157</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__TDD__1__6_html_af7e7d1d498cfec3a07a227fc55d89ff5"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#af7e7d1d498cfec3a07a227fc55d89ff5">DCI1A_5MHz_TDD_1_6::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00165">dci.h:165</a></div></div>
<div class="ttc" id="astructDCI1A__5MHz__TDD__1__6_html_af8f14fd5bf06a025b9c7052697052912"><div class="ttname"><a href="structDCI1A__5MHz__TDD__1__6.html#af8f14fd5bf06a025b9c7052697052912">DCI1A_5MHz_TDD_1_6::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00163">dci.h:163</a></div></div>
<div class="ttc" id="astructDCI1A__RA__5MHz__TDD__1__6_html"><div class="ttname"><a href="structDCI1A__RA__5MHz__TDD__1__6.html">DCI1A_RA_5MHz_TDD_1_6</a></div><div class="ttdoc">DCI Format Type 1A (5 MHz, TDD, frame 1-6, 27 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00686">dci.h:686</a></div></div>
<div class="ttc" id="astructDCI1A__RA__5MHz__TDD__1__6_html_a6a6019779e0836354ad1798e915a0dd2"><div class="ttname"><a href="structDCI1A__RA__5MHz__TDD__1__6.html#a6a6019779e0836354ad1798e915a0dd2">DCI1A_RA_5MHz_TDD_1_6::preamble_index</a></div><div class="ttdeci">uint32_t preamble_index</div><div class="ttdoc">Preamble Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00692">dci.h:692</a></div></div>
<div class="ttc" id="astructDCI1A__RA__5MHz__TDD__1__6_html_a95803355ed41c9ffc37b431115c96406"><div class="ttname"><a href="structDCI1A__RA__5MHz__TDD__1__6.html#a95803355ed41c9ffc37b431115c96406">DCI1A_RA_5MHz_TDD_1_6::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00696">dci.h:696</a></div></div>
<div class="ttc" id="astructDCI1A__RA__5MHz__TDD__1__6_html_a9ec78818d79a1ca252dd4a9eeaf3e79f"><div class="ttname"><a href="structDCI1A__RA__5MHz__TDD__1__6.html#a9ec78818d79a1ca252dd4a9eeaf3e79f">DCI1A_RA_5MHz_TDD_1_6::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00694">dci.h:694</a></div></div>
<div class="ttc" id="astructDCI1A__RA__5MHz__TDD__1__6_html_ab468c6d44debc50ca6e88762ea7ee2d0"><div class="ttname"><a href="structDCI1A__RA__5MHz__TDD__1__6.html#ab468c6d44debc50ca6e88762ea7ee2d0">DCI1A_RA_5MHz_TDD_1_6::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00698">dci.h:698</a></div></div>
<div class="ttc" id="astructDCI1A__RA__5MHz__TDD__1__6_html_ac4bcb60f5bffc88ff882c24c7960f267"><div class="ttname"><a href="structDCI1A__RA__5MHz__TDD__1__6.html#ac4bcb60f5bffc88ff882c24c7960f267">DCI1A_RA_5MHz_TDD_1_6::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding bits to align to 32-bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00688">dci.h:688</a></div></div>
<div class="ttc" id="astructDCI1A__RA__5MHz__TDD__1__6_html_aff68f43c1bb6938fd6871dd06cf61d50"><div class="ttname"><a href="structDCI1A__RA__5MHz__TDD__1__6.html#aff68f43c1bb6938fd6871dd06cf61d50">DCI1A_RA_5MHz_TDD_1_6::prach_mask_index</a></div><div class="ttdeci">uint32_t prach_mask_index</div><div class="ttdoc">PRACH mask index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00690">dci.h:690</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__FDD_html"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html">DCI1B_5MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 1A (5 MHz, TDD, frame 0, 27 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00724">dci.h:724</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__FDD_html_a45be5a1dc18bfb7949d974c18493c4ed"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#a45be5a1dc18bfb7949d974c18493c4ed">DCI1B_5MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00732">dci.h:732</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__FDD_html_a6a9ccca1a10b0ab3af44a2a201dfd885"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#a6a9ccca1a10b0ab3af44a2a201dfd885">DCI1B_5MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00738">dci.h:738</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__FDD_html_a792237097071ede14f1e2bbf6d4abc29"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#a792237097071ede14f1e2bbf6d4abc29">DCI1B_5MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00728">dci.h:728</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__FDD_html_a869c2ec1d23145f20a664eb54bd5fd09"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#a869c2ec1d23145f20a664eb54bd5fd09">DCI1B_5MHz_2A_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00730">dci.h:730</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__FDD_html_a989124156e6e208d1012f2490e336869"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#a989124156e6e208d1012f2490e336869">DCI1B_5MHz_2A_FDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00726">dci.h:726</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__FDD_html_a9ca2851d75688ce4db44ffa421c1d117"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#a9ca2851d75688ce4db44ffa421c1d117">DCI1B_5MHz_2A_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00734">dci.h:734</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__FDD_html_a9e8fc08cc190e6e78699324a99946ae7"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#a9e8fc08cc190e6e78699324a99946ae7">DCI1B_5MHz_2A_FDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00740">dci.h:740</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__FDD_html_aace9dc45b434b1ea46bc43bb21c6d38b"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#aace9dc45b434b1ea46bc43bb21c6d38b">DCI1B_5MHz_2A_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00736">dci.h:736</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__FDD_html_abfab8fce24741568f18cd20c3c0268d4"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#abfab8fce24741568f18cd20c3c0268d4">DCI1B_5MHz_2A_FDD::pmi</a></div><div class="ttdeci">uint32_t pmi</div><div class="ttdoc">TMI confirmation for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00742">dci.h:742</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__FDD_html_af36b366c98b5484ac3140e3547cd2608"><div class="ttname"><a href="structDCI1B__5MHz__2A__FDD.html#af36b366c98b5484ac3140e3547cd2608">DCI1B_5MHz_2A_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding to remove size ambiguity (26 bits -&gt; 27 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00744">dci.h:744</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__TDD_html"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html">DCI1B_5MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 1B (5 MHz, TDD, 2 Antenna Ports, 29 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00751">dci.h:751</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__TDD_html_a0df7bade440d21d3b4467da6eed719ba"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#a0df7bade440d21d3b4467da6eed719ba">DCI1B_5MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00759">dci.h:759</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__TDD_html_a3975eeea3be07c40a34e0dd305364557"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#a3975eeea3be07c40a34e0dd305364557">DCI1B_5MHz_2A_TDD::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00767">dci.h:767</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__TDD_html_a492e6bad0f5682e1e467a7d785a2e7b8"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#a492e6bad0f5682e1e467a7d785a2e7b8">DCI1B_5MHz_2A_TDD::pmi</a></div><div class="ttdeci">uint32_t pmi</div><div class="ttdoc">TMI confirmation for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00771">dci.h:771</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__TDD_html_a5afd385170f6a7df1b1ada5a85b2fb56"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#a5afd385170f6a7df1b1ada5a85b2fb56">DCI1B_5MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00765">dci.h:765</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__TDD_html_a6702d9c20eb3283a636898cb8f16cf5f"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#a6702d9c20eb3283a636898cb8f16cf5f">DCI1B_5MHz_2A_TDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00757">dci.h:757</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__TDD_html_a834bb4dd31fbe16365498db0f628dbd9"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#a834bb4dd31fbe16365498db0f628dbd9">DCI1B_5MHz_2A_TDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00769">dci.h:769</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__TDD_html_a9b6b4dcb4b27f257b6980467c6e41d26"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#a9b6b4dcb4b27f257b6980467c6e41d26">DCI1B_5MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00755">dci.h:755</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__TDD_html_aa369ccfe0ba2194026bd11ad542848eb"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#aa369ccfe0ba2194026bd11ad542848eb">DCI1B_5MHz_2A_TDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00761">dci.h:761</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__TDD_html_ac4b8e5fa558b3c6729afcdfd9c7ba742"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#ac4b8e5fa558b3c6729afcdfd9c7ba742">DCI1B_5MHz_2A_TDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00753">dci.h:753</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__2A__TDD_html_ad923c65f0615dcb63e275c189c63db82"><div class="ttname"><a href="structDCI1B__5MHz__2A__TDD.html#ad923c65f0615dcb63e275c189c63db82">DCI1B_5MHz_2A_TDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00763">dci.h:763</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__FDD_html"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html">DCI1B_5MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 1B (5 MHz, FDD, 4 Antenna Ports, 28 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00778">dci.h:778</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__FDD_html_a1a61926b226d31a42b0d7abaf1dc4492"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#a1a61926b226d31a42b0d7abaf1dc4492">DCI1B_5MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00782">dci.h:782</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__FDD_html_a22e6280e98f7d3a09ac1c00827947c0d"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#a22e6280e98f7d3a09ac1c00827947c0d">DCI1B_5MHz_4A_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00784">dci.h:784</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__FDD_html_a61b2fbbd22775a20b98e9f90a891010d"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#a61b2fbbd22775a20b98e9f90a891010d">DCI1B_5MHz_4A_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00790">dci.h:790</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__FDD_html_a7ab0ac02b1efea14ba0cb69596576d36"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#a7ab0ac02b1efea14ba0cb69596576d36">DCI1B_5MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00792">dci.h:792</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__FDD_html_a7b0aa5484e05b838b50d31a1ea40c3f2"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#a7b0aa5484e05b838b50d31a1ea40c3f2">DCI1B_5MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00794">dci.h:794</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__FDD_html_a9785386dce6de75f68096bc15c1cd37f"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#a9785386dce6de75f68096bc15c1cd37f">DCI1B_5MHz_4A_FDD::pmi</a></div><div class="ttdeci">uint32_t pmi</div><div class="ttdoc">TMI confirmation for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00796">dci.h:796</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__FDD_html_ac1200452c8436079d832a56bfbb954ed"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#ac1200452c8436079d832a56bfbb954ed">DCI1B_5MHz_4A_FDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00780">dci.h:780</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__FDD_html_aead4f02f29b4164e0d275abf56898d21"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#aead4f02f29b4164e0d275abf56898d21">DCI1B_5MHz_4A_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00788">dci.h:788</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__FDD_html_afd178f4ffdda2f891b928422ea78a404"><div class="ttname"><a href="structDCI1B__5MHz__4A__FDD.html#afd178f4ffdda2f891b928422ea78a404">DCI1B_5MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00786">dci.h:786</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__TDD_html"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html">DCI1B_5MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 1B (5 MHz, TDD, 4 Antenna Ports, 31 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00803">dci.h:803</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__TDD_html_a005d69a7264b35ff5a7608b101add7aa"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#a005d69a7264b35ff5a7608b101add7aa">DCI1B_5MHz_4A_TDD::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00819">dci.h:819</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__TDD_html_a062c2ef70a08970256bb6e06a467a9dd"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#a062c2ef70a08970256bb6e06a467a9dd">DCI1B_5MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00821">dci.h:821</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__TDD_html_a26847ce49019a7255ea24caa41608051"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#a26847ce49019a7255ea24caa41608051">DCI1B_5MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00817">dci.h:817</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__TDD_html_a47ecc19204df948910903fa584073025"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#a47ecc19204df948910903fa584073025">DCI1B_5MHz_4A_TDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00805">dci.h:805</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__TDD_html_a68d343e2d5502c67aa1d7a820e3ab70e"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#a68d343e2d5502c67aa1d7a820e3ab70e">DCI1B_5MHz_4A_TDD::pmi</a></div><div class="ttdeci">uint32_t pmi</div><div class="ttdoc">TMI confirmation for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00823">dci.h:823</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__TDD_html_a85f8c1273de28c4957430663768f857a"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#a85f8c1273de28c4957430663768f857a">DCI1B_5MHz_4A_TDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00813">dci.h:813</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__TDD_html_a9c3f0dcb537c0fcd09662bf0a06d9441"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#a9c3f0dcb537c0fcd09662bf0a06d9441">DCI1B_5MHz_4A_TDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00815">dci.h:815</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__TDD_html_ae59ec8f32c47818b6ecc893d007ad6e2"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#ae59ec8f32c47818b6ecc893d007ad6e2">DCI1B_5MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00807">dci.h:807</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__TDD_html_aee2bdc4ac6a25cc991df27f861843a4c"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#aee2bdc4ac6a25cc991df27f861843a4c">DCI1B_5MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00811">dci.h:811</a></div></div>
<div class="ttc" id="astructDCI1B__5MHz__4A__TDD_html_af8361a6e2ad4bdd98eab3d8480365081"><div class="ttname"><a href="structDCI1B__5MHz__4A__TDD.html#af8361a6e2ad4bdd98eab3d8480365081">DCI1B_5MHz_4A_TDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00809">dci.h:809</a></div></div>
<div class="ttc" id="astructDCI1C__10MHz_html"><div class="ttname"><a href="structDCI1C__10MHz.html">DCI1C_10MHz</a></div><div class="ttdoc">DCI Format Type 1C (10 MHz, 13 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00856">dci.h:857</a></div></div>
<div class="ttc" id="astructDCI1C__10MHz_html_a3a5b31d13a1bf8186d832beb4d2cd5bb"><div class="ttname"><a href="structDCI1C__10MHz.html#a3a5b31d13a1bf8186d832beb4d2cd5bb">DCI1C_10MHz::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding to 32bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00859">dci.h:859</a></div></div>
<div class="ttc" id="astructDCI1C__10MHz_html_a833dcde06de39977f843f51c0572b63f"><div class="ttname"><a href="structDCI1C__10MHz.html#a833dcde06de39977f843f51c0572b63f">DCI1C_10MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00861">dci.h:861</a></div></div>
<div class="ttc" id="astructDCI1C__10MHz_html_ac219679a6722f5889bdec877d6993593"><div class="ttname"><a href="structDCI1C__10MHz.html#ac219679a6722f5889bdec877d6993593">DCI1C_10MHz::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00860">dci.h:860</a></div></div>
<div class="ttc" id="astructDCI1C__10MHz_html_ae4fe3fc999b8b299c0bae6b40181c9c7"><div class="ttname"><a href="structDCI1C__10MHz.html#ae4fe3fc999b8b299c0bae6b40181c9c7">DCI1C_10MHz::Ngap</a></div><div class="ttdeci">uint32_t Ngap</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00862">dci.h:862</a></div></div>
<div class="ttc" id="astructDCI1C__15MHz_html"><div class="ttname"><a href="structDCI1C__15MHz.html">DCI1C_15MHz</a></div><div class="ttdoc">DCI Format Type 1C (15 MHz, 14 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00869">dci.h:870</a></div></div>
<div class="ttc" id="astructDCI1C__15MHz_html_a2dc11d6193b0b49490c362eb0de6d2d9"><div class="ttname"><a href="structDCI1C__15MHz.html#a2dc11d6193b0b49490c362eb0de6d2d9">DCI1C_15MHz::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00873">dci.h:873</a></div></div>
<div class="ttc" id="astructDCI1C__15MHz_html_a6bcbd06ce70aa608953a6606eff11ae1"><div class="ttname"><a href="structDCI1C__15MHz.html#a6bcbd06ce70aa608953a6606eff11ae1">DCI1C_15MHz::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding to 32bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00872">dci.h:872</a></div></div>
<div class="ttc" id="astructDCI1C__15MHz_html_a7c6a4c349fa97ce6d6082e68448628f0"><div class="ttname"><a href="structDCI1C__15MHz.html#a7c6a4c349fa97ce6d6082e68448628f0">DCI1C_15MHz::Ngap</a></div><div class="ttdeci">uint32_t Ngap</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00875">dci.h:875</a></div></div>
<div class="ttc" id="astructDCI1C__15MHz_html_a85032c5917cc62cdd34f8ac099fe3382"><div class="ttname"><a href="structDCI1C__15MHz.html#a85032c5917cc62cdd34f8ac099fe3382">DCI1C_15MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00874">dci.h:874</a></div></div>
<div class="ttc" id="astructDCI1C__1__5MHz_html"><div class="ttname"><a href="structDCI1C__1__5MHz.html">DCI1C_1_5MHz</a></div><div class="ttdoc">DCI Format Type 1C (1.4 MHz, 8 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00830">dci.h:831</a></div></div>
<div class="ttc" id="astructDCI1C__1__5MHz_html_a3eb0f27e89f39334049569bad03ed824"><div class="ttname"><a href="structDCI1C__1__5MHz.html#a3eb0f27e89f39334049569bad03ed824">DCI1C_1_5MHz::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding to 32bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00833">dci.h:833</a></div></div>
<div class="ttc" id="astructDCI1C__1__5MHz_html_a7105683472e0d9ebf5f807861705aa56"><div class="ttname"><a href="structDCI1C__1__5MHz.html#a7105683472e0d9ebf5f807861705aa56">DCI1C_1_5MHz::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00834">dci.h:834</a></div></div>
<div class="ttc" id="astructDCI1C__1__5MHz_html_a9260102d876d8481accdddb147bfd64c"><div class="ttname"><a href="structDCI1C__1__5MHz.html#a9260102d876d8481accdddb147bfd64c">DCI1C_1_5MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00835">dci.h:835</a></div></div>
<div class="ttc" id="astructDCI1C__20MHz_html"><div class="ttname"><a href="structDCI1C__20MHz.html">DCI1C_20MHz</a></div><div class="ttdoc">DCI Format Type 1C (20 MHz, 15 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00882">dci.h:883</a></div></div>
<div class="ttc" id="astructDCI1C__20MHz_html_a20f419ee845d306a44ded229bf35ae5a"><div class="ttname"><a href="structDCI1C__20MHz.html#a20f419ee845d306a44ded229bf35ae5a">DCI1C_20MHz::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00886">dci.h:886</a></div></div>
<div class="ttc" id="astructDCI1C__20MHz_html_a344c093ae688855cc23614ed38a0fa90"><div class="ttname"><a href="structDCI1C__20MHz.html#a344c093ae688855cc23614ed38a0fa90">DCI1C_20MHz::Ngap</a></div><div class="ttdeci">uint32_t Ngap</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00888">dci.h:888</a></div></div>
<div class="ttc" id="astructDCI1C__20MHz_html_a3ea9d2504e9d0c4ddb7e80450e438195"><div class="ttname"><a href="structDCI1C__20MHz.html#a3ea9d2504e9d0c4ddb7e80450e438195">DCI1C_20MHz::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding to 32bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00885">dci.h:885</a></div></div>
<div class="ttc" id="astructDCI1C__20MHz_html_a75fad1aebe3e2ae1dedcd425f4db0bc7"><div class="ttname"><a href="structDCI1C__20MHz.html#a75fad1aebe3e2ae1dedcd425f4db0bc7">DCI1C_20MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00887">dci.h:887</a></div></div>
<div class="ttc" id="astructDCI1C__5MHz_html"><div class="ttname"><a href="structDCI1C__5MHz.html">DCI1C_5MHz</a></div><div class="ttdoc">DCI Format Type 1C (5 MHz, 12 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00844">dci.h:845</a></div></div>
<div class="ttc" id="astructDCI1C__5MHz_html_a6e1ee44978bda1bcfc24558007c6ad23"><div class="ttname"><a href="structDCI1C__5MHz.html#a6e1ee44978bda1bcfc24558007c6ad23">DCI1C_5MHz::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00849">dci.h:849</a></div></div>
<div class="ttc" id="astructDCI1C__5MHz_html_a76cdbb53176f406d1ed810acd62d78d6"><div class="ttname"><a href="structDCI1C__5MHz.html#a76cdbb53176f406d1ed810acd62d78d6">DCI1C_5MHz::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding to 32bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00847">dci.h:847</a></div></div>
<div class="ttc" id="astructDCI1C__5MHz_html_aa3329e3a05262ce7dc4bc0ef1f1693bd"><div class="ttname"><a href="structDCI1C__5MHz.html#aa3329e3a05262ce7dc4bc0ef1f1693bd">DCI1C_5MHz::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00848">dci.h:848</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__FDD_html"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html">DCI1D_5MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 1D (5 MHz, FDD, 2 Antenna Ports, 27 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00898">dci.h:898</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__FDD_html_a00e2aec1d9927a54e2052a107ea9841a"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#a00e2aec1d9927a54e2052a107ea9841a">DCI1D_5MHz_2A_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00904">dci.h:904</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__FDD_html_a0b9f96d5d0f342a10d9bde6021f8c253"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#a0b9f96d5d0f342a10d9bde6021f8c253">DCI1D_5MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00902">dci.h:902</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__FDD_html_a60880f58805b288348f6e08c83aac900"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#a60880f58805b288348f6e08c83aac900">DCI1D_5MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00912">dci.h:912</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__FDD_html_a8e6d438c46db46a037c049054be21235"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#a8e6d438c46db46a037c049054be21235">DCI1D_5MHz_2A_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00910">dci.h:910</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__FDD_html_aa66a6cd2723f9eec2f1f2d667f335bed"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#aa66a6cd2723f9eec2f1f2d667f335bed">DCI1D_5MHz_2A_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00908">dci.h:908</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__FDD_html_aacd5de8aeb25c273706d92db0b1afc64"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#aacd5de8aeb25c273706d92db0b1afc64">DCI1D_5MHz_2A_FDD::dl_power_off</a></div><div class="ttdeci">uint32_t dl_power_off</div><div class="ttdoc">Downlink Power Offset.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00918">dci.h:918</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__FDD_html_ac1d5f17c47f62571deca706dffb5eb21"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#ac1d5f17c47f62571deca706dffb5eb21">DCI1D_5MHz_2A_FDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00900">dci.h:900</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__FDD_html_ad6a39e8885dccb5816fd8e5de3e4a33c"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#ad6a39e8885dccb5816fd8e5de3e4a33c">DCI1D_5MHz_2A_FDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00914">dci.h:914</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__FDD_html_ad76b828ff2e6d6ab75d97c39a0e76a15"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#ad76b828ff2e6d6ab75d97c39a0e76a15">DCI1D_5MHz_2A_FDD::pmi</a></div><div class="ttdeci">uint32_t pmi</div><div class="ttdoc">TMI confirmation for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00916">dci.h:916</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__FDD_html_af005a22fb7892ed775245f2f0fd852fa"><div class="ttname"><a href="structDCI1D__5MHz__2A__FDD.html#af005a22fb7892ed775245f2f0fd852fa">DCI1D_5MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00906">dci.h:906</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__TDD_html"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html">DCI1D_5MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 1D (5 MHz, TDD, 2 Antenna Ports, 30 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00925">dci.h:925</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__TDD_html_a051771c12ebb0d9d2ae905f70f8b3ac6"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#a051771c12ebb0d9d2ae905f70f8b3ac6">DCI1D_5MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00933">dci.h:933</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__TDD_html_a07d459d2a89f8d92bf9918d3a634da27"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#a07d459d2a89f8d92bf9918d3a634da27">DCI1D_5MHz_2A_TDD::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00941">dci.h:941</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__TDD_html_a163216b0d75054526e05229fa5d9a4ba"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#a163216b0d75054526e05229fa5d9a4ba">DCI1D_5MHz_2A_TDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00927">dci.h:927</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__TDD_html_a5a77423d3bdcd76be5616276be33c3a5"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#a5a77423d3bdcd76be5616276be33c3a5">DCI1D_5MHz_2A_TDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00935">dci.h:935</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__TDD_html_a6421843e7cf669432d2cb92997c97d9a"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#a6421843e7cf669432d2cb92997c97d9a">DCI1D_5MHz_2A_TDD::pmi</a></div><div class="ttdeci">uint32_t pmi</div><div class="ttdoc">TMI confirmation for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00945">dci.h:945</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__TDD_html_a660f23866240721bdbf98b2df113c5d7"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#a660f23866240721bdbf98b2df113c5d7">DCI1D_5MHz_2A_TDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00931">dci.h:931</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__TDD_html_a703db3b8b8cb96c00a47755c62d81a88"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#a703db3b8b8cb96c00a47755c62d81a88">DCI1D_5MHz_2A_TDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00937">dci.h:937</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__TDD_html_abef172cabee32d8d5406c8f27060b876"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#abef172cabee32d8d5406c8f27060b876">DCI1D_5MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00929">dci.h:929</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__TDD_html_ad22b39f3a9fbc9924e81e4257fd5ba37"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#ad22b39f3a9fbc9924e81e4257fd5ba37">DCI1D_5MHz_2A_TDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00943">dci.h:943</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__TDD_html_ae28f23ab5c6b3235a53aa7fad0bf3c08"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#ae28f23ab5c6b3235a53aa7fad0bf3c08">DCI1D_5MHz_2A_TDD::dl_power_off</a></div><div class="ttdeci">uint32_t dl_power_off</div><div class="ttdoc">Downlink Power Offset.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00947">dci.h:947</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__2A__TDD_html_af5bbb5d64e18319d1f57734897978bf3"><div class="ttname"><a href="structDCI1D__5MHz__2A__TDD.html#af5bbb5d64e18319d1f57734897978bf3">DCI1D_5MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00939">dci.h:939</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__FDD_html"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html">DCI1D_5MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 1D (5 MHz, FDD, 4 Antenna Ports, 29 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00954">dci.h:954</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__FDD_html_a020aff2be7f16b05a8628a47525ca944"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a020aff2be7f16b05a8628a47525ca944">DCI1D_5MHz_4A_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00960">dci.h:960</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__FDD_html_a10a2e9bf7c3193be040ea18ac59e184f"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a10a2e9bf7c3193be040ea18ac59e184f">DCI1D_5MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00970">dci.h:970</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__FDD_html_a17c7ac59b7d0ff8001473695cedb4af3"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a17c7ac59b7d0ff8001473695cedb4af3">DCI1D_5MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00968">dci.h:968</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__FDD_html_a26133a186168093682118decc3acc84e"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a26133a186168093682118decc3acc84e">DCI1D_5MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00958">dci.h:958</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__FDD_html_a34a05e85ff3f56c848f43388b7d919e5"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a34a05e85ff3f56c848f43388b7d919e5">DCI1D_5MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00962">dci.h:962</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__FDD_html_a45636f132e909aa6c7733ed561710a5a"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a45636f132e909aa6c7733ed561710a5a">DCI1D_5MHz_4A_FDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00956">dci.h:956</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__FDD_html_a51d31897ab597c452e7c5c9cf4dd7c2b"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a51d31897ab597c452e7c5c9cf4dd7c2b">DCI1D_5MHz_4A_FDD::pmi</a></div><div class="ttdeci">uint32_t pmi</div><div class="ttdoc">TMI confirmation for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00972">dci.h:972</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__FDD_html_a77beb744ba102413e62d59e822655383"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a77beb744ba102413e62d59e822655383">DCI1D_5MHz_4A_FDD::dl_power_off</a></div><div class="ttdeci">uint32_t dl_power_off</div><div class="ttdoc">Downlink Power Offset.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00974">dci.h:974</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__FDD_html_a96b2af93bd15cc39d2f5ebe15b78c441"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#a96b2af93bd15cc39d2f5ebe15b78c441">DCI1D_5MHz_4A_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00964">dci.h:964</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__FDD_html_aa8afbaf6d2f53549f72edb668f94dc68"><div class="ttname"><a href="structDCI1D__5MHz__4A__FDD.html#aa8afbaf6d2f53549f72edb668f94dc68">DCI1D_5MHz_4A_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00966">dci.h:966</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__TDD_html"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html">DCI1D_5MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 1D (5 MHz, TDD, 4 Antenna Ports, 33 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00981">dci.h:981</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__TDD_html_a01d1bbc535727f9c8b733f8c29075cb9"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#a01d1bbc535727f9c8b733f8c29075cb9">DCI1D_5MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00999">dci.h:999</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__TDD_html_a1b4c362b36ea34a746362ee656a3c038"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#a1b4c362b36ea34a746362ee656a3c038">DCI1D_5MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00989">dci.h:989</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__TDD_html_a394c1e36c15d61e0ba92a6681d02e84e"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#a394c1e36c15d61e0ba92a6681d02e84e">DCI1D_5MHz_4A_TDD::pmi</a></div><div class="ttdeci">uint32_t pmi</div><div class="ttdoc">TMI confirmation for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01001">dci.h:1001</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__TDD_html_a3a268af99f357a01a3edd752825e6cae"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#a3a268af99f357a01a3edd752825e6cae">DCI1D_5MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00985">dci.h:985</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__TDD_html_a6238fc2968b8ccba0da4c16421e36b11"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#a6238fc2968b8ccba0da4c16421e36b11">DCI1D_5MHz_4A_TDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00993">dci.h:993</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__TDD_html_a645f9296eacab102e8c75a56741cdbe1"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#a645f9296eacab102e8c75a56741cdbe1">DCI1D_5MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00995">dci.h:995</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__TDD_html_abd8ee6d84fcb42d5661f00b217c626c2"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#abd8ee6d84fcb42d5661f00b217c626c2">DCI1D_5MHz_4A_TDD::dl_power_off</a></div><div class="ttdeci">uint32_t dl_power_off</div><div class="ttdoc">Downlink Power Offset.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01003">dci.h:1003</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__TDD_html_ad19c8631b561a3be351430b26c95d89a"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#ad19c8631b561a3be351430b26c95d89a">DCI1D_5MHz_4A_TDD::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00997">dci.h:997</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__TDD_html_ad7262ffa6b5bf8e03db01cb8e884ef47"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#ad7262ffa6b5bf8e03db01cb8e884ef47">DCI1D_5MHz_4A_TDD::vrb_type</a></div><div class="ttdeci">uint32_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00983">dci.h:983</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__TDD_html_ad91fd3fe2f68c3e8948f17ccd45910fd"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#ad91fd3fe2f68c3e8948f17ccd45910fd">DCI1D_5MHz_4A_TDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00991">dci.h:991</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__TDD_html_adbb8db4981025b753a329c963d2faf88"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#adbb8db4981025b753a329c963d2faf88">DCI1D_5MHz_4A_TDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00987">dci.h:987</a></div></div>
<div class="ttc" id="astructDCI1D__5MHz__4A__TDD_html_af0564c4accc25d65559438c84cc51906"><div class="ttname"><a href="structDCI1D__5MHz__4A__TDD.html#af0564c4accc25d65559438c84cc51906">DCI1D_5MHz_4A_TDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">Padding to remove size ambiguity (32 bits -&gt; 33 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01005">dci.h:1005</a></div></div>
<div class="ttc" id="astructDCI1E__5MHz__2A__M10PRB__TDD_html"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html">DCI1E_5MHz_2A_M10PRB_TDD</a></div><div class="ttdoc">******************NEW DCI Format for MU-MIMO****************///////////</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01015">dci.h:1015</a></div></div>
<div class="ttc" id="astructDCI1E__5MHz__2A__M10PRB__TDD_html_a1e64329e7c5c5cd895588f65654a2796"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a1e64329e7c5c5cd895588f65654a2796">DCI1E_5MHz_2A_M10PRB_TDD::ndi</a></div><div class="ttdeci">uint64_t ndi</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01029">dci.h:1029</a></div></div>
<div class="ttc" id="astructDCI1E__5MHz__2A__M10PRB__TDD_html_a2ee35fff6b14a4996dbacf7d7ff8e3b7"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a2ee35fff6b14a4996dbacf7d7ff8e3b7">DCI1E_5MHz_2A_M10PRB_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01043">dci.h:1043</a></div></div>
<div class="ttc" id="astructDCI1E__5MHz__2A__M10PRB__TDD_html_a7d5fe7a8b145be72a1528ac2d3125e74"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a7d5fe7a8b145be72a1528ac2d3125e74">DCI1E_5MHz_2A_M10PRB_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01037">dci.h:1037</a></div></div>
<div class="ttc" id="astructDCI1E__5MHz__2A__M10PRB__TDD_html_a8f14b0ccad72e85f33d2660cc642ebc7"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#a8f14b0ccad72e85f33d2660cc642ebc7">DCI1E_5MHz_2A_M10PRB_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01035">dci.h:1035</a></div></div>
<div class="ttc" id="astructDCI1E__5MHz__2A__M10PRB__TDD_html_aa1a4eadae195aa609c27fcd2977bcd59"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#aa1a4eadae195aa609c27fcd2977bcd59">DCI1E_5MHz_2A_M10PRB_TDD::rv</a></div><div class="ttdeci">uint64_t rv</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01027">dci.h:1027</a></div></div>
<div class="ttc" id="astructDCI1E__5MHz__2A__M10PRB__TDD_html_ab1f71ea4ce7a38aaeded96d8be5e3409"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ab1f71ea4ce7a38aaeded96d8be5e3409">DCI1E_5MHz_2A_M10PRB_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01039">dci.h:1039</a></div></div>
<div class="ttc" id="astructDCI1E__5MHz__2A__M10PRB__TDD_html_ab35ac1e2c52fdd5c6db295683f561f08"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ab35ac1e2c52fdd5c6db295683f561f08">DCI1E_5MHz_2A_M10PRB_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01041">dci.h:1041</a></div></div>
<div class="ttc" id="astructDCI1E__5MHz__2A__M10PRB__TDD_html_ae32d8de090f608094ded3ebc983046f7"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ae32d8de090f608094ded3ebc983046f7">DCI1E_5MHz_2A_M10PRB_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01025">dci.h:1025</a></div></div>
<div class="ttc" id="astructDCI1E__5MHz__2A__M10PRB__TDD_html_ae7257a95ca12c49b8754797161554883"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#ae7257a95ca12c49b8754797161554883">DCI1E_5MHz_2A_M10PRB_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding to 64bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01017">dci.h:1017</a></div></div>
<div class="ttc" id="astructDCI1E__5MHz__2A__M10PRB__TDD_html_aea7b2228f92aeaf1a727e3f011283be4"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#aea7b2228f92aeaf1a727e3f011283be4">DCI1E_5MHz_2A_M10PRB_TDD::mcs</a></div><div class="ttdeci">uint64_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01031">dci.h:1031</a></div></div>
<div class="ttc" id="astructDCI1E__5MHz__2A__M10PRB__TDD_html_afdcce84d1bf6a67173024d01f4f28419"><div class="ttname"><a href="structDCI1E__5MHz__2A__M10PRB__TDD.html#afdcce84d1bf6a67173024d01f4f28419">DCI1E_5MHz_2A_M10PRB_TDD::dl_power_off</a></div><div class="ttdeci">uint64_t dl_power_off</div><div class="ttdoc">Downlink Power offset for MU-MIMO.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01045">dci.h:1045</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__FDD_html"><div class="ttname"><a href="structDCI1__10MHz__FDD.html">DCI1_10MHz_FDD</a></div><div class="ttdoc">DCI Format Type 1 (10 MHz, FDD, 31 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00640">dci.h:640</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__FDD_html_a0b7d213ae413383e3f0e925bccd0501a"><div class="ttname"><a href="structDCI1__10MHz__FDD.html#a0b7d213ae413383e3f0e925bccd0501a">DCI1_10MHz_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00646">dci.h:646</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__FDD_html_a566ec2281338c1a3e7205f85d63a9313"><div class="ttname"><a href="structDCI1__10MHz__FDD.html#a566ec2281338c1a3e7205f85d63a9313">DCI1_10MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding bits (not transmitted)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00642">dci.h:642</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__FDD_html_a73491b45dd6641217560d8add67cc8e9"><div class="ttname"><a href="structDCI1__10MHz__FDD.html#a73491b45dd6641217560d8add67cc8e9">DCI1_10MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00654">dci.h:654</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__FDD_html_a77566eed9251ab1afe4a1f6a3d48f2d2"><div class="ttname"><a href="structDCI1__10MHz__FDD.html#a77566eed9251ab1afe4a1f6a3d48f2d2">DCI1_10MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00644">dci.h:644</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__FDD_html_aa50ea4689ad755acccb154541dbef267"><div class="ttname"><a href="structDCI1__10MHz__FDD.html#aa50ea4689ad755acccb154541dbef267">DCI1_10MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00652">dci.h:652</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__FDD_html_ac5e302fbcb00668a768bbd6d6981bdb2"><div class="ttname"><a href="structDCI1__10MHz__FDD.html#ac5e302fbcb00668a768bbd6d6981bdb2">DCI1_10MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00648">dci.h:648</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__FDD_html_ae6d09ff0600378d5325bbcba23ea5436"><div class="ttname"><a href="structDCI1__10MHz__FDD.html#ae6d09ff0600378d5325bbcba23ea5436">DCI1_10MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00650">dci.h:650</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__FDD_html_aed84518a702f39a8e37510d3a2a8ac26"><div class="ttname"><a href="structDCI1__10MHz__FDD.html#aed84518a702f39a8e37510d3a2a8ac26">DCI1_10MHz_FDD::rah</a></div><div class="ttdeci">uint32_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00656">dci.h:656</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__TDD_html"><div class="ttname"><a href="structDCI1__10MHz__TDD.html">DCI1_10MHz_TDD</a></div><div class="ttdoc">DCI Format Type 1 (10 MHz, TDD, 34 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00544">dci.h:544</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__TDD_html_a31e10ab73af1728f74edcdc80e35d83a"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#a31e10ab73af1728f74edcdc80e35d83a">DCI1_10MHz_TDD::ndi</a></div><div class="ttdeci">uint64_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00554">dci.h:554</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__TDD_html_a72823f7d91671bf437bac2aebc961ae8"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#a72823f7d91671bf437bac2aebc961ae8">DCI1_10MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00550">dci.h:550</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__TDD_html_ac20fede87f16dc96b876c45773d536d2"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#ac20fede87f16dc96b876c45773d536d2">DCI1_10MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00562">dci.h:562</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__TDD_html_ad0b44f03450fcb0522539dd68b8fbf8d"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#ad0b44f03450fcb0522539dd68b8fbf8d">DCI1_10MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">DAI (TDD)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00548">dci.h:548</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__TDD_html_ad69e484d048ab75a1bf3ee48cb5b1c12"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#ad69e484d048ab75a1bf3ee48cb5b1c12">DCI1_10MHz_TDD::mcs</a></div><div class="ttdeci">uint64_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00558">dci.h:558</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__TDD_html_ad8df3356ee9553c609d1d9aa9437af22"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#ad8df3356ee9553c609d1d9aa9437af22">DCI1_10MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00556">dci.h:556</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__TDD_html_af4f8d0f34c8d53b16b82c1facea809fe"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#af4f8d0f34c8d53b16b82c1facea809fe">DCI1_10MHz_TDD::rv</a></div><div class="ttdeci">uint64_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00552">dci.h:552</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__TDD_html_afab7c8a9a41a9e21b134e7c6b8504e8f"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#afab7c8a9a41a9e21b134e7c6b8504e8f">DCI1_10MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00560">dci.h:560</a></div></div>
<div class="ttc" id="astructDCI1__10MHz__TDD_html_afc5206209e58921d7185b31bce309559"><div class="ttname"><a href="structDCI1__10MHz__TDD.html#afc5206209e58921d7185b31bce309559">DCI1_10MHz_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding bits to align to 64-bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00546">dci.h:546</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__FDD_html"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html">DCI1_1_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 1 (1.5 MHz, FDD, 21 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00594">dci.h:594</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__FDD_html_a21f1bace061b971b2e4370e9a976e20e"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html#a21f1bace061b971b2e4370e9a976e20e">DCI1_1_5MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00598">dci.h:598</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__FDD_html_a26b1e4ae61ed7be6185e4d63f90e9aa6"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html#a26b1e4ae61ed7be6185e4d63f90e9aa6">DCI1_1_5MHz_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00600">dci.h:600</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__FDD_html_a5ecf6e0050a5ce21a06282b7838f7166"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html#a5ecf6e0050a5ce21a06282b7838f7166">DCI1_1_5MHz_FDD::rah</a></div><div class="ttdeci">uint32_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00610">dci.h:610</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__FDD_html_a605492cdf9b609fd1e7a182687dd2623"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html#a605492cdf9b609fd1e7a182687dd2623">DCI1_1_5MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00602">dci.h:602</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__FDD_html_aae1b3021f622a75308e55a99f565b402"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html#aae1b3021f622a75308e55a99f565b402">DCI1_1_5MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding bits to align to 32-bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00596">dci.h:596</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__FDD_html_abad380f67ff00e6f09cae71e7f2a8152"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html#abad380f67ff00e6f09cae71e7f2a8152">DCI1_1_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00608">dci.h:608</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__FDD_html_ac379a3e436c5c1660c2685d21528a2ad"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html#ac379a3e436c5c1660c2685d21528a2ad">DCI1_1_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00604">dci.h:604</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__FDD_html_ae518634336b3f80d172e5823e0b203df"><div class="ttname"><a href="structDCI1__1__5MHz__FDD.html#ae518634336b3f80d172e5823e0b203df">DCI1_1_5MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00606">dci.h:606</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__TDD_html"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html">DCI1_1_5MHz_TDD</a></div><div class="ttdoc">DCI Format Type 1 (1.5 MHz, TDD, 23 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00494">dci.h:494</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__TDD_html_a0c61f7288b78adf5491beac6239b1800"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a0c61f7288b78adf5491beac6239b1800">DCI1_1_5MHz_TDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00500">dci.h:500</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__TDD_html_a21a8976df15c0c18e7780e370212e978"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a21a8976df15c0c18e7780e370212e978">DCI1_1_5MHz_TDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00510">dci.h:510</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__TDD_html_a251b6f4a0adc7e8448fb92a595345eb3"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a251b6f4a0adc7e8448fb92a595345eb3">DCI1_1_5MHz_TDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00504">dci.h:504</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__TDD_html_a5e3eeba80ffd689b39a95fe83ee7de08"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a5e3eeba80ffd689b39a95fe83ee7de08">DCI1_1_5MHz_TDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00508">dci.h:508</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__TDD_html_a68207afeb77a7b1a3721f8ad76242646"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a68207afeb77a7b1a3721f8ad76242646">DCI1_1_5MHz_TDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00502">dci.h:502</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__TDD_html_a6dbdde07be02c06dc1a0712a0c9c41a2"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a6dbdde07be02c06dc1a0712a0c9c41a2">DCI1_1_5MHz_TDD::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">DAI (TDD)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00498">dci.h:498</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__TDD_html_a780db985e29d2973389ba804e1510544"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a780db985e29d2973389ba804e1510544">DCI1_1_5MHz_TDD::rah</a></div><div class="ttdeci">uint32_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00512">dci.h:512</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__TDD_html_a7d2875a423e689af250a77dc3959a681"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a7d2875a423e689af250a77dc3959a681">DCI1_1_5MHz_TDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding bits to align to 32-bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00496">dci.h:496</a></div></div>
<div class="ttc" id="astructDCI1__1__5MHz__TDD_html_a90646ba222d606b7b495ec3316b2c34a"><div class="ttname"><a href="structDCI1__1__5MHz__TDD.html#a90646ba222d606b7b495ec3316b2c34a">DCI1_1_5MHz_TDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00506">dci.h:506</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__FDD_html"><div class="ttname"><a href="structDCI1__20MHz__FDD.html">DCI1_20MHz_FDD</a></div><div class="ttdoc">DCI Format Type 1 (20 MHz, FDD, 39 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00663">dci.h:663</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__FDD_html_a0d996fe63d0c4809ad5afd4938ee336f"><div class="ttname"><a href="structDCI1__20MHz__FDD.html#a0d996fe63d0c4809ad5afd4938ee336f">DCI1_20MHz_FDD::mcs</a></div><div class="ttdeci">uint64_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00675">dci.h:675</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__FDD_html_a22158cacf3adb015b32a45e3ed6cdd39"><div class="ttname"><a href="structDCI1__20MHz__FDD.html#a22158cacf3adb015b32a45e3ed6cdd39">DCI1_20MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00667">dci.h:667</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__FDD_html_a405c73aeb525e444608adfa9868e89d0"><div class="ttname"><a href="structDCI1__20MHz__FDD.html#a405c73aeb525e444608adfa9868e89d0">DCI1_20MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00673">dci.h:673</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__FDD_html_a4b6b68647af22b7b3e5da163135b0fc8"><div class="ttname"><a href="structDCI1__20MHz__FDD.html#a4b6b68647af22b7b3e5da163135b0fc8">DCI1_20MHz_FDD::ndi</a></div><div class="ttdeci">uint64_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00671">dci.h:671</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__FDD_html_aa064c09384bfcd14bc9d46510ad1abb6"><div class="ttname"><a href="structDCI1__20MHz__FDD.html#aa064c09384bfcd14bc9d46510ad1abb6">DCI1_20MHz_FDD::rv</a></div><div class="ttdeci">uint64_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00669">dci.h:669</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__FDD_html_acb871ddb81d5118dd9fea6a422726483"><div class="ttname"><a href="structDCI1__20MHz__FDD.html#acb871ddb81d5118dd9fea6a422726483">DCI1_20MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00679">dci.h:679</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__FDD_html_ad26b13851100bccc282f4e800f71cf65"><div class="ttname"><a href="structDCI1__20MHz__FDD.html#ad26b13851100bccc282f4e800f71cf65">DCI1_20MHz_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding bits (not transmitted)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00665">dci.h:665</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__FDD_html_aff70c006bf9b1a7e8606325d389d0148"><div class="ttname"><a href="structDCI1__20MHz__FDD.html#aff70c006bf9b1a7e8606325d389d0148">DCI1_20MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00677">dci.h:677</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__TDD_html"><div class="ttname"><a href="structDCI1__20MHz__TDD.html">DCI1_20MHz_TDD</a></div><div class="ttdoc">DCI Format Type 1 (20 MHz, TDD, 42 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00569">dci.h:569</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__TDD_html_a0beac367e0ac5c01a6a19e8cca22a8b9"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#a0beac367e0ac5c01a6a19e8cca22a8b9">DCI1_20MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00585">dci.h:585</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__TDD_html_a39f2741f04ebfa466620adcce48b91d9"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#a39f2741f04ebfa466620adcce48b91d9">DCI1_20MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">DAI (TDD)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00573">dci.h:573</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__TDD_html_a3c767cbe7a831fb6f578492081630a99"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#a3c767cbe7a831fb6f578492081630a99">DCI1_20MHz_TDD::ndi</a></div><div class="ttdeci">uint64_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00579">dci.h:579</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__TDD_html_a6ce5f438a844751eb5a4052aa91f27f9"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#a6ce5f438a844751eb5a4052aa91f27f9">DCI1_20MHz_TDD::mcs</a></div><div class="ttdeci">uint64_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00583">dci.h:583</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__TDD_html_a90e26e9c65a5bcced21613721e46663e"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#a90e26e9c65a5bcced21613721e46663e">DCI1_20MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00587">dci.h:587</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__TDD_html_aab7278da7a446d4f6cbb77f5956b94f7"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#aab7278da7a446d4f6cbb77f5956b94f7">DCI1_20MHz_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding bits to align to 64-bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00571">dci.h:571</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__TDD_html_ab5ee08e629a1b948b5c86ee11f0e901a"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#ab5ee08e629a1b948b5c86ee11f0e901a">DCI1_20MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00575">dci.h:575</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__TDD_html_ab68738f626762abe81c015449a37e44b"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#ab68738f626762abe81c015449a37e44b">DCI1_20MHz_TDD::rv</a></div><div class="ttdeci">uint64_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00577">dci.h:577</a></div></div>
<div class="ttc" id="astructDCI1__20MHz__TDD_html_abb857d81c3fa555c85d696482501ba42"><div class="ttname"><a href="structDCI1__20MHz__TDD.html#abb857d81c3fa555c85d696482501ba42">DCI1_20MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00581">dci.h:581</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__FDD_html"><div class="ttname"><a href="structDCI1__5MHz__FDD.html">DCI1_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 1 (5 MHz, FDD, 27 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00617">dci.h:617</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__FDD_html_a329f62169c1eef910d25bc7c3a9971d2"><div class="ttname"><a href="structDCI1__5MHz__FDD.html#a329f62169c1eef910d25bc7c3a9971d2">DCI1_5MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00621">dci.h:621</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__FDD_html_a5899876edb840f183e93a8c18619acc2"><div class="ttname"><a href="structDCI1__5MHz__FDD.html#a5899876edb840f183e93a8c18619acc2">DCI1_5MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding its (not transmitted)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00619">dci.h:619</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__FDD_html_a5a60f50cd835407055c31c99f9483939"><div class="ttname"><a href="structDCI1__5MHz__FDD.html#a5a60f50cd835407055c31c99f9483939">DCI1_5MHz_FDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00629">dci.h:629</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__FDD_html_a5efd54122793ddee0ad0a9d2a2f31c40"><div class="ttname"><a href="structDCI1__5MHz__FDD.html#a5efd54122793ddee0ad0a9d2a2f31c40">DCI1_5MHz_FDD::rah</a></div><div class="ttdeci">uint32_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00633">dci.h:633</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__FDD_html_a65668fa87f76d52b86033c67d413a775"><div class="ttname"><a href="structDCI1__5MHz__FDD.html#a65668fa87f76d52b86033c67d413a775">DCI1_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00627">dci.h:627</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__FDD_html_ab4e7c765f863318f3637479d8405ef6a"><div class="ttname"><a href="structDCI1__5MHz__FDD.html#ab4e7c765f863318f3637479d8405ef6a">DCI1_5MHz_FDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00623">dci.h:623</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__FDD_html_ae3aa207287fb63a4912e1e4d3c8c27a5"><div class="ttname"><a href="structDCI1__5MHz__FDD.html#ae3aa207287fb63a4912e1e4d3c8c27a5">DCI1_5MHz_FDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00625">dci.h:625</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__FDD_html_af50312ad3b42f99ec0f86c63ed34f5a0"><div class="ttname"><a href="structDCI1__5MHz__FDD.html#af50312ad3b42f99ec0f86c63ed34f5a0">DCI1_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00631">dci.h:631</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__TDD_html"><div class="ttname"><a href="structDCI1__5MHz__TDD.html">DCI1_5MHz_TDD</a></div><div class="ttdoc">DCI Format Type 1 (5 MHz, TDD, 30 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00519">dci.h:519</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__TDD_html_a041aa298f0d4045988d333da0327bc6a"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#a041aa298f0d4045988d333da0327bc6a">DCI1_5MHz_TDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00531">dci.h:531</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__TDD_html_a1d93d906c92fcc1f1d4df290c744b723"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#a1d93d906c92fcc1f1d4df290c744b723">DCI1_5MHz_TDD::rv</a></div><div class="ttdeci">uint32_t rv</div><div class="ttdoc">Redundancy version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00527">dci.h:527</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__TDD_html_a5b7ad516436d458c6cf9ab97b0f833b6"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#a5b7ad516436d458c6cf9ab97b0f833b6">DCI1_5MHz_TDD::ndi</a></div><div class="ttdeci">uint32_t ndi</div><div class="ttdoc">New Data Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00529">dci.h:529</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__TDD_html_a5eb585c5736a2df8be89192739099891"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#a5eb585c5736a2df8be89192739099891">DCI1_5MHz_TDD::mcs</a></div><div class="ttdeci">uint32_t mcs</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00533">dci.h:533</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__TDD_html_a7e4902318a29e330ff45ac8cbf6dfe6f"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#a7e4902318a29e330ff45ac8cbf6dfe6f">DCI1_5MHz_TDD::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">DAI (TDD)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00523">dci.h:523</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__TDD_html_a812ba7123c01e72788f7bf42ba3ebdf5"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#a812ba7123c01e72788f7bf42ba3ebdf5">DCI1_5MHz_TDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00535">dci.h:535</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__TDD_html_a8ac55f0ab7226bab6a4c2cab6153dff5"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#a8ac55f0ab7226bab6a4c2cab6153dff5">DCI1_5MHz_TDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdoc">padding bits to align to 32-bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00521">dci.h:521</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__TDD_html_aa0286d7c1d92427d4137ac32b8b2a0d2"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#aa0286d7c1d92427d4137ac32b8b2a0d2">DCI1_5MHz_TDD::rah</a></div><div class="ttdeci">uint32_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00537">dci.h:537</a></div></div>
<div class="ttc" id="astructDCI1__5MHz__TDD_html_ab07dfe7ad206d1392d0c91024413c740"><div class="ttname"><a href="structDCI1__5MHz__TDD.html#ab07dfe7ad206d1392d0c91024413c740">DCI1_5MHz_TDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l00525">dci.h:525</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__FDD_html"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html">DCI2A_10MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 2A (10 MHz, FDD, 2 Antenna Ports, 40 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01906">dci.h:1906</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__FDD_html_a10ec6042a1f1dae2f9c1cabcc5046165"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#a10ec6042a1f1dae2f9c1cabcc5046165">DCI2A_10MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01923">dci.h:1923</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__FDD_html_a222c140c7bf57a08204d8e49997560c0"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#a222c140c7bf57a08204d8e49997560c0">DCI2A_10MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01927">dci.h:1927</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__FDD_html_a478dd9d95f14797c865417eafc8dac9e"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#a478dd9d95f14797c865417eafc8dac9e">DCI2A_10MHz_2A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01909">dci.h:1909</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__FDD_html_a4aef2e8fe6e05d93d85d2e75f49b1796"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#a4aef2e8fe6e05d93d85d2e75f49b1796">DCI2A_10MHz_2A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01929">dci.h:1929</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__FDD_html_a593a364fca6e641551c4e1758d31c113"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#a593a364fca6e641551c4e1758d31c113">DCI2A_10MHz_2A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01911">dci.h:1911</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__FDD_html_a6e89d55f7f387900f0f6c1df65cac1a3"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#a6e89d55f7f387900f0f6c1df65cac1a3">DCI2A_10MHz_2A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01907">dci.h:1907</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__FDD_html_a7f78f96f9597f39216360f6026a75fc7"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#a7f78f96f9597f39216360f6026a75fc7">DCI2A_10MHz_2A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01921">dci.h:1921</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__FDD_html_a90ac5acf2b59a8f0a9fd8a049358399d"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#a90ac5acf2b59a8f0a9fd8a049358399d">DCI2A_10MHz_2A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01913">dci.h:1913</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__FDD_html_ab0995fa3a609fa76a1b35dcd370ef839"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#ab0995fa3a609fa76a1b35dcd370ef839">DCI2A_10MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01925">dci.h:1925</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__FDD_html_ab7bd7fe74280dd9a3c74682b936b053c"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#ab7bd7fe74280dd9a3c74682b936b053c">DCI2A_10MHz_2A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01915">dci.h:1915</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__FDD_html_accf734bf041b53f4fce59db626948697"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#accf734bf041b53f4fce59db626948697">DCI2A_10MHz_2A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01917">dci.h:1917</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__FDD_html_ad25204d3e347a56db61c6f4f1aba7f78"><div class="ttname"><a href="structDCI2A__10MHz__2A__FDD.html#ad25204d3e347a56db61c6f4f1aba7f78">DCI2A_10MHz_2A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01919">dci.h:1919</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__TDD_html"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html">DCI2A_10MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 2A (10 MHz, TDD, 2 Antenna Ports, 39 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01842">dci.h:1842</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__TDD_html_a2bda76e3a039e2db8c9ad7c81408a1f3"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a2bda76e3a039e2db8c9ad7c81408a1f3">DCI2A_10MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01865">dci.h:1865</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__TDD_html_a3e44a874b4d31bac7cba96103d7bf744"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a3e44a874b4d31bac7cba96103d7bf744">DCI2A_10MHz_2A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01843">dci.h:1843</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__TDD_html_a535cfa997f160d2c579a3a0cb626c1a8"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a535cfa997f160d2c579a3a0cb626c1a8">DCI2A_10MHz_2A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01861">dci.h:1861</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__TDD_html_a546e97d0b3a6a267614f4518443f0e5c"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a546e97d0b3a6a267614f4518443f0e5c">DCI2A_10MHz_2A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01867">dci.h:1867</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__TDD_html_a59bff58d7140d2570caec9078a174972"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a59bff58d7140d2570caec9078a174972">DCI2A_10MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01859">dci.h:1859</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__TDD_html_a6c969621b7202ef2cf96bd0e283d08de"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a6c969621b7202ef2cf96bd0e283d08de">DCI2A_10MHz_2A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01855">dci.h:1855</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__TDD_html_a7e65bee70d32261f1667cf1e2191f517"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a7e65bee70d32261f1667cf1e2191f517">DCI2A_10MHz_2A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01849">dci.h:1849</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__TDD_html_a828b382c442445198f742c1254442168"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a828b382c442445198f742c1254442168">DCI2A_10MHz_2A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01847">dci.h:1847</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__TDD_html_a91156a68609be46708f55216f05aaaab"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#a91156a68609be46708f55216f05aaaab">DCI2A_10MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01863">dci.h:1863</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__TDD_html_aa4d9a6439b22f8bf4ad7d308742c79a4"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#aa4d9a6439b22f8bf4ad7d308742c79a4">DCI2A_10MHz_2A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01851">dci.h:1851</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__TDD_html_aaf4eff29ab876fa16157d662913718c4"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#aaf4eff29ab876fa16157d662913718c4">DCI2A_10MHz_2A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01857">dci.h:1857</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__TDD_html_ae25969e6f9d668d18618bd6a11a968cf"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#ae25969e6f9d668d18618bd6a11a968cf">DCI2A_10MHz_2A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01853">dci.h:1853</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__2A__TDD_html_afd310736abd65fc53193d4802d2c3c11"><div class="ttname"><a href="structDCI2A__10MHz__2A__TDD.html#afd310736abd65fc53193d4802d2c3c11">DCI2A_10MHz_2A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01845">dci.h:1845</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__FDD_html"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html">DCI2A_10MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 2A (10 MHz, FDD, 4 Antenna Ports, 38 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01935">dci.h:1935</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__FDD_html_a04fd577f69f593c03a6f2e321c94dee6"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#a04fd577f69f593c03a6f2e321c94dee6">DCI2A_10MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01954">dci.h:1954</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__FDD_html_a467cd8319330d3fb7b6d94ce0007b79a"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#a467cd8319330d3fb7b6d94ce0007b79a">DCI2A_10MHz_4A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01948">dci.h:1948</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__FDD_html_a528039354227bc945c665d4adcc1933a"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#a528039354227bc945c665d4adcc1933a">DCI2A_10MHz_4A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01942">dci.h:1942</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__FDD_html_a62b27eeadcac36d84e0ce7e9aca6810e"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#a62b27eeadcac36d84e0ce7e9aca6810e">DCI2A_10MHz_4A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01946">dci.h:1946</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__FDD_html_a6a08969d30d2d1b4be7d1fbe6a19c138"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#a6a08969d30d2d1b4be7d1fbe6a19c138">DCI2A_10MHz_4A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01940">dci.h:1940</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__FDD_html_a73378d29f344b49eb1b950ff3baee808"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#a73378d29f344b49eb1b950ff3baee808">DCI2A_10MHz_4A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01960">dci.h:1960</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__FDD_html_a8dc881d61c1872e0498d19872642d8cd"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#a8dc881d61c1872e0498d19872642d8cd">DCI2A_10MHz_4A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01950">dci.h:1950</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__FDD_html_a9fa7c4c68bc4c43071e3765fa57a6472"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#a9fa7c4c68bc4c43071e3765fa57a6472">DCI2A_10MHz_4A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01944">dci.h:1944</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__FDD_html_ae1b55ae3df7ea5ebfccf8b8b5b4bd292"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#ae1b55ae3df7ea5ebfccf8b8b5b4bd292">DCI2A_10MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01958">dci.h:1958</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__FDD_html_ae4a0354bebde701fb05930f9d1492e95"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#ae4a0354bebde701fb05930f9d1492e95">DCI2A_10MHz_4A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01936">dci.h:1936</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__FDD_html_af5c892f5edd8cf3a25f00de4a044288e"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#af5c892f5edd8cf3a25f00de4a044288e">DCI2A_10MHz_4A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01952">dci.h:1952</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__FDD_html_afa95fa475e972b3e0a179b8ffd4a6a4d"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#afa95fa475e972b3e0a179b8ffd4a6a4d">DCI2A_10MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01938">dci.h:1938</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__FDD_html_afb339d3945452a80b1ed191ff044f380"><div class="ttname"><a href="structDCI2A__10MHz__4A__FDD.html#afb339d3945452a80b1ed191ff044f380">DCI2A_10MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01956">dci.h:1956</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__TDD_html"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html">DCI2A_10MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 2A (10 MHz, TDD, 4 Antenna Ports, 41 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01873">dci.h:1873</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__TDD_html_a013c37c1b1bb06458d5d4fcb6587ff0e"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a013c37c1b1bb06458d5d4fcb6587ff0e">DCI2A_10MHz_4A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01886">dci.h:1886</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__TDD_html_a300bfe881bf2db9149bbb8fdc99c434c"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a300bfe881bf2db9149bbb8fdc99c434c">DCI2A_10MHz_4A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01874">dci.h:1874</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__TDD_html_a4d2dd4e75003939fd65cb0b766b341ec"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a4d2dd4e75003939fd65cb0b766b341ec">DCI2A_10MHz_4A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01884">dci.h:1884</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__TDD_html_a64035ed82da3973e56587c8335df266a"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a64035ed82da3973e56587c8335df266a">DCI2A_10MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01892">dci.h:1892</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__TDD_html_a6851eacf433d7c8541ae36333cbe9133"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a6851eacf433d7c8541ae36333cbe9133">DCI2A_10MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01898">dci.h:1898</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__TDD_html_a685b4df0ed148527b3fec40896e719b9"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a685b4df0ed148527b3fec40896e719b9">DCI2A_10MHz_4A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01894">dci.h:1894</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__TDD_html_a6f316f2ce92ab5d6bc93622f0b3cca55"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a6f316f2ce92ab5d6bc93622f0b3cca55">DCI2A_10MHz_4A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01900">dci.h:1900</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__TDD_html_a7a802d73779e13a16b362b31634a3f08"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a7a802d73779e13a16b362b31634a3f08">DCI2A_10MHz_4A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01880">dci.h:1880</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__TDD_html_a7e200271362bb4c47532663d9fb2902d"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a7e200271362bb4c47532663d9fb2902d">DCI2A_10MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01876">dci.h:1876</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__TDD_html_a82b76263bd28062279dd0864932fde5c"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a82b76263bd28062279dd0864932fde5c">DCI2A_10MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01896">dci.h:1896</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__TDD_html_a83cf9955df418d79e1e6cad499060a3f"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a83cf9955df418d79e1e6cad499060a3f">DCI2A_10MHz_4A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01888">dci.h:1888</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__TDD_html_a87b192f9a65b49207c7dcc07f6403273"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#a87b192f9a65b49207c7dcc07f6403273">DCI2A_10MHz_4A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01878">dci.h:1878</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__TDD_html_ac429aa143a53a4b7034df13a8af99946"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#ac429aa143a53a4b7034df13a8af99946">DCI2A_10MHz_4A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01882">dci.h:1882</a></div></div>
<div class="ttc" id="astructDCI2A__10MHz__4A__TDD_html_add9735db76749bf0444f894023aa717d"><div class="ttname"><a href="structDCI2A__10MHz__4A__TDD.html#add9735db76749bf0444f894023aa717d">DCI2A_10MHz_4A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01890">dci.h:1890</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__FDD_html"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html">DCI2A_1_5MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 2A (1.5 MHz, FDD, 2 Antenna Ports, 29 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01658">dci.h:1658</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__FDD_html_a24ad45fd575ad5a3c431d6d9b6e0f706"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a24ad45fd575ad5a3c431d6d9b6e0f706">DCI2A_1_5MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01677">dci.h:1677</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__FDD_html_a4adc84cb3a745f71f9182d959b8763e7"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a4adc84cb3a745f71f9182d959b8763e7">DCI2A_1_5MHz_2A_FDD::rah</a></div><div class="ttdeci">uint32_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01681">dci.h:1681</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__FDD_html_a4c7ea5535fda2726d30daca9e587058c"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a4c7ea5535fda2726d30daca9e587058c">DCI2A_1_5MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01679">dci.h:1679</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__FDD_html_a5447c54480d2446f63bd71f9964f1a3e"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a5447c54480d2446f63bd71f9964f1a3e">DCI2A_1_5MHz_2A_FDD::ndi2</a></div><div class="ttdeci">uint32_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01663">dci.h:1663</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__FDD_html_a54ee0d58dc71e76901a0f1f1526b8843"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a54ee0d58dc71e76901a0f1f1526b8843">DCI2A_1_5MHz_2A_FDD::tb_swap</a></div><div class="ttdeci">uint32_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01673">dci.h:1673</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__FDD_html_a61879bb5564bc8e6e73fb9dcc6042c3d"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a61879bb5564bc8e6e73fb9dcc6042c3d">DCI2A_1_5MHz_2A_FDD::ndi1</a></div><div class="ttdeci">uint32_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01669">dci.h:1669</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__FDD_html_a6bfc15374452a0006773bacb7146b9e7"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a6bfc15374452a0006773bacb7146b9e7">DCI2A_1_5MHz_2A_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01659">dci.h:1659</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__FDD_html_a77efbb2a6c306b62db1fdc68e25e4863"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a77efbb2a6c306b62db1fdc68e25e4863">DCI2A_1_5MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01675">dci.h:1675</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__FDD_html_a78260b954db8c163be80f32137a4e684"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#a78260b954db8c163be80f32137a4e684">DCI2A_1_5MHz_2A_FDD::mcs1</a></div><div class="ttdeci">uint32_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01671">dci.h:1671</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__FDD_html_aabf2440f9797d02bce6022ad20138e80"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#aabf2440f9797d02bce6022ad20138e80">DCI2A_1_5MHz_2A_FDD::rv2</a></div><div class="ttdeci">uint32_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01661">dci.h:1661</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__FDD_html_ac14d3aeef384049ebf2cfce330e9c61f"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#ac14d3aeef384049ebf2cfce330e9c61f">DCI2A_1_5MHz_2A_FDD::mcs2</a></div><div class="ttdeci">uint32_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01665">dci.h:1665</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__FDD_html_acc4f2cf16ff5cf5518dfa9a998cc5b76"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__FDD.html#acc4f2cf16ff5cf5518dfa9a998cc5b76">DCI2A_1_5MHz_2A_FDD::rv1</a></div><div class="ttdeci">uint32_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01667">dci.h:1667</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__TDD_html"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html">DCI2A_1_5MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 2A (1.5 MHz, TDD, 2 Antenna Ports, 32 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01594">dci.h:1594</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__TDD_html_a1e5d4c37faccab1ea21e98770279f06a"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a1e5d4c37faccab1ea21e98770279f06a">DCI2A_1_5MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01614">dci.h:1614</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__TDD_html_a260205c9668edcfd69d29ee81fbecd0a"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a260205c9668edcfd69d29ee81fbecd0a">DCI2A_1_5MHz_2A_TDD::ndi2</a></div><div class="ttdeci">uint32_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01598">dci.h:1598</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__TDD_html_a3798785487c7778aa3b838a04c05e55e"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a3798785487c7778aa3b838a04c05e55e">DCI2A_1_5MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01616">dci.h:1616</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__TDD_html_a3ee45bf26aaf4956c1985ee19440f22e"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a3ee45bf26aaf4956c1985ee19440f22e">DCI2A_1_5MHz_2A_TDD::rv2</a></div><div class="ttdeci">uint32_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01596">dci.h:1596</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__TDD_html_a74dab49126a0349483e0063c4d900feb"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a74dab49126a0349483e0063c4d900feb">DCI2A_1_5MHz_2A_TDD::dai</a></div><div class="ttdeci">uint32_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01612">dci.h:1612</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__TDD_html_a7bac9db5f4817f86b3134a1c0fa58ae8"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a7bac9db5f4817f86b3134a1c0fa58ae8">DCI2A_1_5MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01610">dci.h:1610</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__TDD_html_a81888aa4da79efa280b5864ec906b361"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a81888aa4da79efa280b5864ec906b361">DCI2A_1_5MHz_2A_TDD::rv1</a></div><div class="ttdeci">uint32_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01602">dci.h:1602</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__TDD_html_a85ae00dab4936f51262bc8dbb0b77ab1"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a85ae00dab4936f51262bc8dbb0b77ab1">DCI2A_1_5MHz_2A_TDD::mcs1</a></div><div class="ttdeci">uint32_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01606">dci.h:1606</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__TDD_html_a9adfa0f87d6d695bbfa60e810bb3ee6f"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#a9adfa0f87d6d695bbfa60e810bb3ee6f">DCI2A_1_5MHz_2A_TDD::ndi1</a></div><div class="ttdeci">uint32_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01604">dci.h:1604</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__TDD_html_ab1b987115a80784f1ce0dffb607b9649"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#ab1b987115a80784f1ce0dffb607b9649">DCI2A_1_5MHz_2A_TDD::rah</a></div><div class="ttdeci">uint32_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01618">dci.h:1618</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__TDD_html_acc71df9fd8bd2e9e45da15a58a9fcb8c"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#acc71df9fd8bd2e9e45da15a58a9fcb8c">DCI2A_1_5MHz_2A_TDD::mcs2</a></div><div class="ttdeci">uint32_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01600">dci.h:1600</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__2A__TDD_html_ae301ab082a331b0da127f75afbb48f6e"><div class="ttname"><a href="structDCI2A__1__5MHz__2A__TDD.html#ae301ab082a331b0da127f75afbb48f6e">DCI2A_1_5MHz_2A_TDD::tb_swap</a></div><div class="ttdeci">uint32_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01608">dci.h:1608</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__FDD_html"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html">DCI2A_1_5MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 2A (1.5 MHz, FDD, 4 Antenna Ports, 31 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01687">dci.h:1687</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__FDD_html_a04035ee235a109ac5d3e469593fbbeaa"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#a04035ee235a109ac5d3e469593fbbeaa">DCI2A_1_5MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01710">dci.h:1710</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__FDD_html_a18e5945e3b2352a0f679278866677fe7"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#a18e5945e3b2352a0f679278866677fe7">DCI2A_1_5MHz_4A_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01688">dci.h:1688</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__FDD_html_a1f595e0a1514ac10b985cb22f2c834f9"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#a1f595e0a1514ac10b985cb22f2c834f9">DCI2A_1_5MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01708">dci.h:1708</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__FDD_html_a8282be28e689d28a9b1b29ffe87dd5fb"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#a8282be28e689d28a9b1b29ffe87dd5fb">DCI2A_1_5MHz_4A_FDD::rv2</a></div><div class="ttdeci">uint32_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01692">dci.h:1692</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__FDD_html_a8b62b5da5f5aeb85415ba0fb65284006"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#a8b62b5da5f5aeb85415ba0fb65284006">DCI2A_1_5MHz_4A_FDD::rv1</a></div><div class="ttdeci">uint32_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01698">dci.h:1698</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__FDD_html_a8f1628158a1c1ebd2287cf174500ca46"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#a8f1628158a1c1ebd2287cf174500ca46">DCI2A_1_5MHz_4A_FDD::rah</a></div><div class="ttdeci">uint32_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01712">dci.h:1712</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__FDD_html_acf84d9f4bb8dbb351085f410319ca8e3"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#acf84d9f4bb8dbb351085f410319ca8e3">DCI2A_1_5MHz_4A_FDD::tb_swap</a></div><div class="ttdeci">uint32_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01704">dci.h:1704</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__FDD_html_ad3403c914da3976fbe51619dc5e4d7fd"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#ad3403c914da3976fbe51619dc5e4d7fd">DCI2A_1_5MHz_4A_FDD::ndi2</a></div><div class="ttdeci">uint32_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01694">dci.h:1694</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__FDD_html_ad9177051241a66c988cbaecd7533aa22"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#ad9177051241a66c988cbaecd7533aa22">DCI2A_1_5MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01706">dci.h:1706</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__FDD_html_ae5f92048bca1f9f936600e5ee7e5fc38"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#ae5f92048bca1f9f936600e5ee7e5fc38">DCI2A_1_5MHz_4A_FDD::mcs2</a></div><div class="ttdeci">uint32_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01696">dci.h:1696</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__FDD_html_ae6053a18ee27b6dd04b41a6aab52a1d7"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#ae6053a18ee27b6dd04b41a6aab52a1d7">DCI2A_1_5MHz_4A_FDD::ndi1</a></div><div class="ttdeci">uint32_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01700">dci.h:1700</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__FDD_html_aef937488e65ff77a8eac1f53b7a68986"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#aef937488e65ff77a8eac1f53b7a68986">DCI2A_1_5MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01690">dci.h:1690</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__FDD_html_af2a19bba436edca296926d3d0398f980"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__FDD.html#af2a19bba436edca296926d3d0398f980">DCI2A_1_5MHz_4A_FDD::mcs1</a></div><div class="ttdeci">uint32_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01702">dci.h:1702</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__TDD_html"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html">DCI2A_1_5MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 2A (1.5 MHz, TDD, 4 Antenna Ports, 34 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01625">dci.h:1625</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__TDD_html_a08e50080cee1053004b1b0a5c08196cb"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a08e50080cee1053004b1b0a5c08196cb">DCI2A_1_5MHz_4A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01642">dci.h:1642</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__TDD_html_a133d16561e2cd1d7889b43109b2cd7d4"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a133d16561e2cd1d7889b43109b2cd7d4">DCI2A_1_5MHz_4A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01630">dci.h:1630</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__TDD_html_a1d5d4fe6ad8d1cfefbb3a864148179dc"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a1d5d4fe6ad8d1cfefbb3a864148179dc">DCI2A_1_5MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01648">dci.h:1648</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__TDD_html_a2dc390c35ca28ad898c0b05edd79dcd7"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a2dc390c35ca28ad898c0b05edd79dcd7">DCI2A_1_5MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01628">dci.h:1628</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__TDD_html_a4f4fc4f594be51f64fcd0b337dd599f0"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a4f4fc4f594be51f64fcd0b337dd599f0">DCI2A_1_5MHz_4A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01652">dci.h:1652</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__TDD_html_a5c1c7231a5035a66c151a26b5ef97f18"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a5c1c7231a5035a66c151a26b5ef97f18">DCI2A_1_5MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01650">dci.h:1650</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__TDD_html_a65bb4fb715ed75abc877d9d1c9843e6b"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a65bb4fb715ed75abc877d9d1c9843e6b">DCI2A_1_5MHz_4A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01638">dci.h:1638</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__TDD_html_a68b1d768b286ac7a11dce9ef63554284"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a68b1d768b286ac7a11dce9ef63554284">DCI2A_1_5MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01644">dci.h:1644</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__TDD_html_a6cce39ae57d9ab0af0e70d609349f1d6"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a6cce39ae57d9ab0af0e70d609349f1d6">DCI2A_1_5MHz_4A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01646">dci.h:1646</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__TDD_html_a78ebd2b9b1155aa4766641775bbfa743"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#a78ebd2b9b1155aa4766641775bbfa743">DCI2A_1_5MHz_4A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01634">dci.h:1634</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__TDD_html_ab85bca32cf85c2367ef00052342a6a5d"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#ab85bca32cf85c2367ef00052342a6a5d">DCI2A_1_5MHz_4A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01636">dci.h:1636</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__TDD_html_ac847ccb6a0b9c04445988c3cd0fe29aa"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#ac847ccb6a0b9c04445988c3cd0fe29aa">DCI2A_1_5MHz_4A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01632">dci.h:1632</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__TDD_html_ae42bcb655708b0900c5d3f1e27f964bc"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#ae42bcb655708b0900c5d3f1e27f964bc">DCI2A_1_5MHz_4A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01640">dci.h:1640</a></div></div>
<div class="ttc" id="astructDCI2A__1__5MHz__4A__TDD_html_af807d22d4db44f582c55b0d1d96bf58c"><div class="ttname"><a href="structDCI2A__1__5MHz__4A__TDD.html#af807d22d4db44f582c55b0d1d96bf58c">DCI2A_1_5MHz_4A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01626">dci.h:1626</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__FDD_html"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html">DCI2A_20MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 2A (20 MHz, FDD, 2 Antenna Ports, 48 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02030">dci.h:2030</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__FDD_html_a0a8b992ded193ad584ad51cfe14dc51f"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a0a8b992ded193ad584ad51cfe14dc51f">DCI2A_20MHz_2A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02035">dci.h:2035</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__FDD_html_a0c7616079301daaa12e3ec072a052ace"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a0c7616079301daaa12e3ec072a052ace">DCI2A_20MHz_2A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02041">dci.h:2041</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__FDD_html_a1e82c0b878769fdde49e9736594034ce"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a1e82c0b878769fdde49e9736594034ce">DCI2A_20MHz_2A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02031">dci.h:2031</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__FDD_html_a2c627c3be9f793644b894ca57e04b02e"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a2c627c3be9f793644b894ca57e04b02e">DCI2A_20MHz_2A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02053">dci.h:2053</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__FDD_html_a2e0d94618a30af55a5f5a067bc2fe600"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a2e0d94618a30af55a5f5a067bc2fe600">DCI2A_20MHz_2A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02039">dci.h:2039</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__FDD_html_a3e124c8bde0bebfde5175af8bf32c64a"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a3e124c8bde0bebfde5175af8bf32c64a">DCI2A_20MHz_2A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02045">dci.h:2045</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__FDD_html_a44e32b29160485efa8eeb9247db4d10c"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a44e32b29160485efa8eeb9247db4d10c">DCI2A_20MHz_2A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02037">dci.h:2037</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__FDD_html_a6628d23f7e0ae2003e06017aefe0afcc"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a6628d23f7e0ae2003e06017aefe0afcc">DCI2A_20MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02049">dci.h:2049</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__FDD_html_a6914b42082f00a4351ab2281aa4a1fa3"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a6914b42082f00a4351ab2281aa4a1fa3">DCI2A_20MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02051">dci.h:2051</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__FDD_html_a82f880b45b1958a679dac86cd312ce6a"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a82f880b45b1958a679dac86cd312ce6a">DCI2A_20MHz_2A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02033">dci.h:2033</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__FDD_html_a9b56b1f17986b424f2834df661d6d9a1"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#a9b56b1f17986b424f2834df661d6d9a1">DCI2A_20MHz_2A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02043">dci.h:2043</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__FDD_html_ad68ba3ec18f6cf10c8d04193c39ad40c"><div class="ttname"><a href="structDCI2A__20MHz__2A__FDD.html#ad68ba3ec18f6cf10c8d04193c39ad40c">DCI2A_20MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02047">dci.h:2047</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__TDD_html"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html">DCI2A_20MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 2A (20 MHz, TDD, 2 Antenna Ports, 51 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01966">dci.h:1966</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__TDD_html_a0de02433f37aea18a5406609f0dbe365"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#a0de02433f37aea18a5406609f0dbe365">DCI2A_20MHz_2A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01967">dci.h:1967</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__TDD_html_a195144dd3fb042c2f017ddd98d966b89"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#a195144dd3fb042c2f017ddd98d966b89">DCI2A_20MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01983">dci.h:1983</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__TDD_html_a1a7e54c17833cc70e8660749ea09c907"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#a1a7e54c17833cc70e8660749ea09c907">DCI2A_20MHz_2A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01975">dci.h:1975</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__TDD_html_a4ab04e89d159776b68a1e5da47f00d82"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#a4ab04e89d159776b68a1e5da47f00d82">DCI2A_20MHz_2A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01991">dci.h:1991</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__TDD_html_a92e8d489fdd1edefe339b2b44c8f9f6a"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#a92e8d489fdd1edefe339b2b44c8f9f6a">DCI2A_20MHz_2A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01973">dci.h:1973</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__TDD_html_a9a12d8d7be1c0e78a1576a45a88d8318"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#a9a12d8d7be1c0e78a1576a45a88d8318">DCI2A_20MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01989">dci.h:1989</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__TDD_html_aba1cada85c07187368a031fbce77cf85"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#aba1cada85c07187368a031fbce77cf85">DCI2A_20MHz_2A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01969">dci.h:1969</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__TDD_html_ababb9530bd96d6ee48f07713d698e7b6"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#ababb9530bd96d6ee48f07713d698e7b6">DCI2A_20MHz_2A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01971">dci.h:1971</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__TDD_html_ac1d8db3be1847b92bcae77058167ba8c"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#ac1d8db3be1847b92bcae77058167ba8c">DCI2A_20MHz_2A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01977">dci.h:1977</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__TDD_html_ad7e5229124b21fad92c5452d29528f7e"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#ad7e5229124b21fad92c5452d29528f7e">DCI2A_20MHz_2A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01981">dci.h:1981</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__TDD_html_ad98d159b4cae79025abca719fecd5106"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#ad98d159b4cae79025abca719fecd5106">DCI2A_20MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01987">dci.h:1987</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__TDD_html_add351fdcdd17af3e286e2686a5530b5f"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#add351fdcdd17af3e286e2686a5530b5f">DCI2A_20MHz_2A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01979">dci.h:1979</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__2A__TDD_html_ae213297f367dd0c871691ddb01fe3d3a"><div class="ttname"><a href="structDCI2A__20MHz__2A__TDD.html#ae213297f367dd0c871691ddb01fe3d3a">DCI2A_20MHz_2A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01985">dci.h:1985</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__FDD_html"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html">DCI2A_20MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 2A (20 MHz, FDD, 4 Antenna Ports, 50 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02059">dci.h:2059</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__FDD_html_a42ddae0d383fc7cd6d35286d5730ac49"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#a42ddae0d383fc7cd6d35286d5730ac49">DCI2A_20MHz_4A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02060">dci.h:2060</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__FDD_html_a4554aa310017e6ac53709c7aa93f95b9"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#a4554aa310017e6ac53709c7aa93f95b9">DCI2A_20MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02080">dci.h:2080</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__FDD_html_a4595f6de941d305f954bdba5f47d0ff0"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#a4595f6de941d305f954bdba5f47d0ff0">DCI2A_20MHz_4A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02076">dci.h:2076</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__FDD_html_a7a8480447a53ffd38e8282ada6b84532"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#a7a8480447a53ffd38e8282ada6b84532">DCI2A_20MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02082">dci.h:2082</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__FDD_html_a905e7e295c562ea27fc7d76caf843f80"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#a905e7e295c562ea27fc7d76caf843f80">DCI2A_20MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02078">dci.h:2078</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__FDD_html_a914dfcef5b85646a7d4cd7764177649c"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#a914dfcef5b85646a7d4cd7764177649c">DCI2A_20MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02062">dci.h:2062</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__FDD_html_a9dd730fdf8e6b771bde3ca8700475dc0"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#a9dd730fdf8e6b771bde3ca8700475dc0">DCI2A_20MHz_4A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02068">dci.h:2068</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__FDD_html_ab76e62a58501a88fe99435fa15740ce8"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#ab76e62a58501a88fe99435fa15740ce8">DCI2A_20MHz_4A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02074">dci.h:2074</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__FDD_html_ac31b93a689f12111b289683ee5a7de86"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#ac31b93a689f12111b289683ee5a7de86">DCI2A_20MHz_4A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02070">dci.h:2070</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__FDD_html_ad15649564041d17b8bd2587c2866a55f"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#ad15649564041d17b8bd2587c2866a55f">DCI2A_20MHz_4A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02072">dci.h:2072</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__FDD_html_ae8a8ba791e91869ccb697b266c7c8946"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#ae8a8ba791e91869ccb697b266c7c8946">DCI2A_20MHz_4A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02064">dci.h:2064</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__FDD_html_aea2eacca3ec26aa195e81ab16fee74c2"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#aea2eacca3ec26aa195e81ab16fee74c2">DCI2A_20MHz_4A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02066">dci.h:2066</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__FDD_html_aeb4cac9e3624e79e324413f8d5336fd9"><div class="ttname"><a href="structDCI2A__20MHz__4A__FDD.html#aeb4cac9e3624e79e324413f8d5336fd9">DCI2A_20MHz_4A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02084">dci.h:2084</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__TDD_html"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html">DCI2A_20MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 2A (20 MHz, TDD, 4 Antenna Ports, 53 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01997">dci.h:1997</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__TDD_html_a0fb5b1813095796054fd0d6eeb0abc58"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a0fb5b1813095796054fd0d6eeb0abc58">DCI2A_20MHz_4A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01998">dci.h:1998</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__TDD_html_a172d4d6dea0546ef857dac90a24f56bc"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a172d4d6dea0546ef857dac90a24f56bc">DCI2A_20MHz_4A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02006">dci.h:2006</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__TDD_html_a19cb3fb926bddeda04fd97279ac9d798"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a19cb3fb926bddeda04fd97279ac9d798">DCI2A_20MHz_4A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02004">dci.h:2004</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__TDD_html_a263fde654981e31e27a1c0e4662e8620"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a263fde654981e31e27a1c0e4662e8620">DCI2A_20MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02016">dci.h:2016</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__TDD_html_a27efc95b8fb7e4d3ff93f6f2707ef0b1"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a27efc95b8fb7e4d3ff93f6f2707ef0b1">DCI2A_20MHz_4A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02018">dci.h:2018</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__TDD_html_a3e1d2eadce4e43f6f783216e0c7240ae"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a3e1d2eadce4e43f6f783216e0c7240ae">DCI2A_20MHz_4A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02014">dci.h:2014</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__TDD_html_a50faa7b7878525cf27b3811ff88ecd20"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a50faa7b7878525cf27b3811ff88ecd20">DCI2A_20MHz_4A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02010">dci.h:2010</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__TDD_html_a52d30965c726fa103ab756f72b60baba"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a52d30965c726fa103ab756f72b60baba">DCI2A_20MHz_4A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02008">dci.h:2008</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__TDD_html_a9441c6ba5470f062f69b6191ee711c98"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a9441c6ba5470f062f69b6191ee711c98">DCI2A_20MHz_4A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02002">dci.h:2002</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__TDD_html_a94657fc525e1b7109c597cbc4be09811"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a94657fc525e1b7109c597cbc4be09811">DCI2A_20MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02000">dci.h:2000</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__TDD_html_a9c5fcc9f110689876717aa832724cb83"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#a9c5fcc9f110689876717aa832724cb83">DCI2A_20MHz_4A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02024">dci.h:2024</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__TDD_html_ab0e790a62015fa644b963b58c14a0422"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#ab0e790a62015fa644b963b58c14a0422">DCI2A_20MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02020">dci.h:2020</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__TDD_html_aef5ba1b5bdfc5861ff39eb48a1632727"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#aef5ba1b5bdfc5861ff39eb48a1632727">DCI2A_20MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02022">dci.h:2022</a></div></div>
<div class="ttc" id="astructDCI2A__20MHz__4A__TDD_html_af031fce559962f89ba20489ce6d2b8eb"><div class="ttname"><a href="structDCI2A__20MHz__4A__TDD.html#af031fce559962f89ba20489ce6d2b8eb">DCI2A_20MHz_4A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02012">dci.h:2012</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__FDD_html"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html">DCI2A_5MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 2A (5 MHz, FDD, 2 Antenna Ports, 36 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01782">dci.h:1782</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__FDD_html_a177c9969ff01744a3ff2084d12fe602b"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#a177c9969ff01744a3ff2084d12fe602b">DCI2A_5MHz_2A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01787">dci.h:1787</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__FDD_html_a1d89e55db7ad4242c8668b41cf6dfde6"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#a1d89e55db7ad4242c8668b41cf6dfde6">DCI2A_5MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01803">dci.h:1803</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__FDD_html_a4a807298d19825128ee43e247c7f6d05"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#a4a807298d19825128ee43e247c7f6d05">DCI2A_5MHz_2A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01795">dci.h:1795</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__FDD_html_a5a27a2d582f543691e08e89d179d5f66"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#a5a27a2d582f543691e08e89d179d5f66">DCI2A_5MHz_2A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01785">dci.h:1785</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__FDD_html_a73077f68f3ed5daa9c8708dfe57e8ad4"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#a73077f68f3ed5daa9c8708dfe57e8ad4">DCI2A_5MHz_2A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01783">dci.h:1783</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__FDD_html_a954285180f6d5d147781b504458d8051"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#a954285180f6d5d147781b504458d8051">DCI2A_5MHz_2A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01791">dci.h:1791</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__FDD_html_aa13ee465b9c8d0afafa2572de7788b67"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#aa13ee465b9c8d0afafa2572de7788b67">DCI2A_5MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01799">dci.h:1799</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__FDD_html_abab59dac2916d8b863387e1e0c0006d3"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#abab59dac2916d8b863387e1e0c0006d3">DCI2A_5MHz_2A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01793">dci.h:1793</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__FDD_html_ac405a0e3ad48d8d9788da4d41580a144"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#ac405a0e3ad48d8d9788da4d41580a144">DCI2A_5MHz_2A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01805">dci.h:1805</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__FDD_html_acbf70b306a3ccedd070d5b8c963ec91d"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#acbf70b306a3ccedd070d5b8c963ec91d">DCI2A_5MHz_2A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01797">dci.h:1797</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__FDD_html_ad9f8c1cadac8f2962781df7ad515a263"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#ad9f8c1cadac8f2962781df7ad515a263">DCI2A_5MHz_2A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01789">dci.h:1789</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__FDD_html_ae133b0adc21cae4e6d3cd56fe819b922"><div class="ttname"><a href="structDCI2A__5MHz__2A__FDD.html#ae133b0adc21cae4e6d3cd56fe819b922">DCI2A_5MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01801">dci.h:1801</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__TDD_html"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html">DCI2A_5MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 2A (5 MHz, TDD, 2 Antenna Ports, 39 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01718">dci.h:1718</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__TDD_html_a12fcb7e5dd1230054dd40b34a9c802d6"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a12fcb7e5dd1230054dd40b34a9c802d6">DCI2A_5MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01735">dci.h:1735</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__TDD_html_a2d00192112f7b4c00e6f24f7f371bbaa"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a2d00192112f7b4c00e6f24f7f371bbaa">DCI2A_5MHz_2A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01727">dci.h:1727</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__TDD_html_a4c8ccb40d8783c17e990f2432a140144"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a4c8ccb40d8783c17e990f2432a140144">DCI2A_5MHz_2A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01737">dci.h:1737</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__TDD_html_a509974c3cb21e96751337324882a271c"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a509974c3cb21e96751337324882a271c">DCI2A_5MHz_2A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01729">dci.h:1729</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__TDD_html_a7634ae815cff5de888a090f43ea44355"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a7634ae815cff5de888a090f43ea44355">DCI2A_5MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01741">dci.h:1741</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__TDD_html_a852a4ef89f341737ff68d4f7b4a0f2b6"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a852a4ef89f341737ff68d4f7b4a0f2b6">DCI2A_5MHz_2A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01731">dci.h:1731</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__TDD_html_a8ea1c3aa85d5d557ae4ad5840990b8c9"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a8ea1c3aa85d5d557ae4ad5840990b8c9">DCI2A_5MHz_2A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01725">dci.h:1725</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__TDD_html_a9a641fefcbf9db9e7b4ae0c80a949337"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a9a641fefcbf9db9e7b4ae0c80a949337">DCI2A_5MHz_2A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01733">dci.h:1733</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__TDD_html_a9fcb0819776a637371dfbb1c80cb854e"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#a9fcb0819776a637371dfbb1c80cb854e">DCI2A_5MHz_2A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01723">dci.h:1723</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__TDD_html_aafb0416dc777c1015ca04abcc627bd7d"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#aafb0416dc777c1015ca04abcc627bd7d">DCI2A_5MHz_2A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01721">dci.h:1721</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__TDD_html_ac415949a8159485e1bcfb6e642093b18"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#ac415949a8159485e1bcfb6e642093b18">DCI2A_5MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01739">dci.h:1739</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__TDD_html_ac65b79241a2f6bc70f70a3b98052f73b"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#ac65b79241a2f6bc70f70a3b98052f73b">DCI2A_5MHz_2A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01743">dci.h:1743</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__2A__TDD_html_ad235519f939f9c8986716fe332f05b13"><div class="ttname"><a href="structDCI2A__5MHz__2A__TDD.html#ad235519f939f9c8986716fe332f05b13">DCI2A_5MHz_2A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01719">dci.h:1719</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__FDD_html"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html">DCI2A_5MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 2A (5 MHz, FDD, 4 Antenna Ports, 38 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01811">dci.h:1811</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__FDD_html_a0094557fb5c4717b3afe88f5f894431e"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a0094557fb5c4717b3afe88f5f894431e">DCI2A_5MHz_4A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01816">dci.h:1816</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__FDD_html_a02a145f6ff2ead7e7a7d438f5db0d2bf"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a02a145f6ff2ead7e7a7d438f5db0d2bf">DCI2A_5MHz_4A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01822">dci.h:1822</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__FDD_html_a21f653b6fd2342d910c76d8bda657c37"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a21f653b6fd2342d910c76d8bda657c37">DCI2A_5MHz_4A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01820">dci.h:1820</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__FDD_html_a522ee906a9bf3e950c1190aad2b20077"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a522ee906a9bf3e950c1190aad2b20077">DCI2A_5MHz_4A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01818">dci.h:1818</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__FDD_html_a55a30f94472ef77df26b94f543817994"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a55a30f94472ef77df26b94f543817994">DCI2A_5MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01832">dci.h:1832</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__FDD_html_a5ae1efa1705415fdd07ee09efdd76878"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a5ae1efa1705415fdd07ee09efdd76878">DCI2A_5MHz_4A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01824">dci.h:1824</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__FDD_html_a5c1d65e0264e8fa67a191d2f5d2d6eba"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a5c1d65e0264e8fa67a191d2f5d2d6eba">DCI2A_5MHz_4A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01828">dci.h:1828</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__FDD_html_a5f0d685ff3ae080ffd90cb4cb68c9956"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a5f0d685ff3ae080ffd90cb4cb68c9956">DCI2A_5MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01830">dci.h:1830</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__FDD_html_a70a1601f73c278f1ab557c7f0cc96bb7"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#a70a1601f73c278f1ab557c7f0cc96bb7">DCI2A_5MHz_4A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01826">dci.h:1826</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__FDD_html_ac1d663aadf0604085bfd83765e764b1c"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#ac1d663aadf0604085bfd83765e764b1c">DCI2A_5MHz_4A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01812">dci.h:1812</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__FDD_html_ad68158d1f3986a11260e7b4d7a14d200"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#ad68158d1f3986a11260e7b4d7a14d200">DCI2A_5MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01814">dci.h:1814</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__FDD_html_ae8937a35675bb23543c759e030e2155c"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#ae8937a35675bb23543c759e030e2155c">DCI2A_5MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01834">dci.h:1834</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__FDD_html_aec73eb34099e6238c40f47cf85cea4d3"><div class="ttname"><a href="structDCI2A__5MHz__4A__FDD.html#aec73eb34099e6238c40f47cf85cea4d3">DCI2A_5MHz_4A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01836">dci.h:1836</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__TDD_html"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html">DCI2A_5MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 2A (5 MHz, TDD, 4 Antenna Ports, 41 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01749">dci.h:1749</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__TDD_html_a135183ff5aede2de9d76191a4ebecbda"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#a135183ff5aede2de9d76191a4ebecbda">DCI2A_5MHz_4A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01770">dci.h:1770</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__TDD_html_a463343f5f3f828a766c030ba019ba01a"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#a463343f5f3f828a766c030ba019ba01a">DCI2A_5MHz_4A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01762">dci.h:1762</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__TDD_html_a4a6f35d63fbbdbd005dad43d35d20b4c"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#a4a6f35d63fbbdbd005dad43d35d20b4c">DCI2A_5MHz_4A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01766">dci.h:1766</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__TDD_html_a63714b5c37fa9d666f71aa7871033d18"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#a63714b5c37fa9d666f71aa7871033d18">DCI2A_5MHz_4A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01764">dci.h:1764</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__TDD_html_a653f8d9bb0279cbb2c46f53503917d49"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#a653f8d9bb0279cbb2c46f53503917d49">DCI2A_5MHz_4A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01760">dci.h:1760</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__TDD_html_a78e0478b8c46cf60ff732ecb4d164492"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#a78e0478b8c46cf60ff732ecb4d164492">DCI2A_5MHz_4A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01758">dci.h:1758</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__TDD_html_a870bd450d17fa1c2398fc4cd699405f8"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#a870bd450d17fa1c2398fc4cd699405f8">DCI2A_5MHz_4A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01776">dci.h:1776</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__TDD_html_aa844b87da9d2f1c9b31c2c99b22392a4"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#aa844b87da9d2f1c9b31c2c99b22392a4">DCI2A_5MHz_4A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01750">dci.h:1750</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__TDD_html_abc859a52b1a56c9fade1c6906c2bd595"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#abc859a52b1a56c9fade1c6906c2bd595">DCI2A_5MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01768">dci.h:1768</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__TDD_html_aead1c6e1cf735892bcdc94f1c1dcc157"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#aead1c6e1cf735892bcdc94f1c1dcc157">DCI2A_5MHz_4A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01754">dci.h:1754</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__TDD_html_af7f32dbce0a5250d6501d937dd4e162a"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#af7f32dbce0a5250d6501d937dd4e162a">DCI2A_5MHz_4A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01756">dci.h:1756</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__TDD_html_af867771001c3983b06db23756befa58d"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#af867771001c3983b06db23756befa58d">DCI2A_5MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01774">dci.h:1774</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__TDD_html_afaf1a244e912d214f8db5865b6ce27ef"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#afaf1a244e912d214f8db5865b6ce27ef">DCI2A_5MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01772">dci.h:1772</a></div></div>
<div class="ttc" id="astructDCI2A__5MHz__4A__TDD_html_afb962779cb88f11f8142a02df7a2a9a5"><div class="ttname"><a href="structDCI2A__5MHz__4A__TDD.html#afb962779cb88f11f8142a02df7a2a9a5">DCI2A_5MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01752">dci.h:1752</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__FDD_html"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html">DCI2B_10MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2B (10 MHz, FDD, 41 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02292">dci.h:2292</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__FDD_html_a0abb5fce3403433930effa33bff4e938"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a0abb5fce3403433930effa33bff4e938">DCI2B_10MHz_FDD::scrambling_id</a></div><div class="ttdeci">uint64_t scrambling_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02308">dci.h:2308</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__FDD_html_a0be43d0dbe82af07ce5b693b837b36ea"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a0be43d0dbe82af07ce5b693b837b36ea">DCI2B_10MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02300">dci.h:2300</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__FDD_html_a1d244df97fdd16c3bc6586fe48cced2e"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a1d244df97fdd16c3bc6586fe48cced2e">DCI2B_10MHz_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02294">dci.h:2294</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__FDD_html_a2424684829f708134f9f7ba91b9b8dc2"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a2424684829f708134f9f7ba91b9b8dc2">DCI2B_10MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02304">dci.h:2304</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__FDD_html_a32382456f5b93ec3c4bf4542c4296fcf"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a32382456f5b93ec3c4bf4542c4296fcf">DCI2B_10MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02316">dci.h:2316</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__FDD_html_a44f50969328b0cc363e8c8417cc0eb5b"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a44f50969328b0cc363e8c8417cc0eb5b">DCI2B_10MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02298">dci.h:2298</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__FDD_html_a4584929baa7027b6d15bc0f5dbc2d78c"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a4584929baa7027b6d15bc0f5dbc2d78c">DCI2B_10MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02314">dci.h:2314</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__FDD_html_a657a223691d3c0eef91457cb302faae3"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a657a223691d3c0eef91457cb302faae3">DCI2B_10MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02302">dci.h:2302</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__FDD_html_a7e2fc9e44ab531ae9a50161f8a4d03ab"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a7e2fc9e44ab531ae9a50161f8a4d03ab">DCI2B_10MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02310">dci.h:2310</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__FDD_html_a99e163372708cb6603032811de3308ad"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a99e163372708cb6603032811de3308ad">DCI2B_10MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02306">dci.h:2306</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__FDD_html_a9d252df7556841937328606e9ed2ca62"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#a9d252df7556841937328606e9ed2ca62">DCI2B_10MHz_FDD::padding0</a></div><div class="ttdeci">uint64_t padding0</div><div class="ttdoc">Padding for ambiguity.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02318">dci.h:2318</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__FDD_html_ad7ed4a95f5fe9e902ab4a45e41f62790"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#ad7ed4a95f5fe9e902ab4a45e41f62790">DCI2B_10MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02296">dci.h:2296</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__FDD_html_adfb644b961eb43f2573fa9dd4726b63d"><div class="ttname"><a href="structDCI2B__10MHz__FDD.html#adfb644b961eb43f2573fa9dd4726b63d">DCI2B_10MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02312">dci.h:2312</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__TDD_html"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html">DCI2B_10MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2B (10 MHz, TDD, 43 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02162">dci.h:2162</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__TDD_html_a004f278c22356b9c8296c2f3b3ed7988"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a004f278c22356b9c8296c2f3b3ed7988">DCI2B_10MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02178">dci.h:2178</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__TDD_html_a12244d1e4599a24d1ea9781cc3340913"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a12244d1e4599a24d1ea9781cc3340913">DCI2B_10MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02170">dci.h:2170</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__TDD_html_a2bc373dfdf952f5a51024900049e4be5"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a2bc373dfdf952f5a51024900049e4be5">DCI2B_10MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02172">dci.h:2172</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__TDD_html_a6cf5b10eb4c4b2ddad5dd63d47aa2647"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a6cf5b10eb4c4b2ddad5dd63d47aa2647">DCI2B_10MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02176">dci.h:2176</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__TDD_html_a6e4a28e0b8a42c5484c815679c1697c2"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a6e4a28e0b8a42c5484c815679c1697c2">DCI2B_10MHz_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding to 64bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02164">dci.h:2164</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__TDD_html_a80b334d4ae7e09fb8fba186329ff29f2"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a80b334d4ae7e09fb8fba186329ff29f2">DCI2B_10MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02186">dci.h:2186</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__TDD_html_a8682f975a6c4da0248f79d38b1726652"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a8682f975a6c4da0248f79d38b1726652">DCI2B_10MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02184">dci.h:2184</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__TDD_html_a8e892a8977f126b2cd0e619e686923eb"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a8e892a8977f126b2cd0e619e686923eb">DCI2B_10MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02190">dci.h:2190</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__TDD_html_a9e7581dee20d2de24e7d4772bd4ed632"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#a9e7581dee20d2de24e7d4772bd4ed632">DCI2B_10MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02182">dci.h:2182</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__TDD_html_abf4b586af657e87c2bfca6401ee6ed59"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#abf4b586af657e87c2bfca6401ee6ed59">DCI2B_10MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02168">dci.h:2168</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__TDD_html_ac0d65955cec7c88d673a8166b7631e5f"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#ac0d65955cec7c88d673a8166b7631e5f">DCI2B_10MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02174">dci.h:2174</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__TDD_html_acfd4b6bda8f67b60e07a000428b80b7c"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#acfd4b6bda8f67b60e07a000428b80b7c">DCI2B_10MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02188">dci.h:2188</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__TDD_html_ad429a1f232eedec2ef63f5d144f32920"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#ad429a1f232eedec2ef63f5d144f32920">DCI2B_10MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02166">dci.h:2166</a></div></div>
<div class="ttc" id="astructDCI2B__10MHz__TDD_html_af2aa83e240964557b9d9c6bece34bbc3"><div class="ttname"><a href="structDCI2B__10MHz__TDD.html#af2aa83e240964557b9d9c6bece34bbc3">DCI2B_10MHz_TDD::scrambling_id</a></div><div class="ttdeci">uint64_t scrambling_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02180">dci.h:2180</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__FDD_html"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html">DCI2B_1_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2B (1.5 MHz, FDD, 28 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02232">dci.h:2232</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__FDD_html_a2916abcbc963329cc54f7bad57b3dbda"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#a2916abcbc963329cc54f7bad57b3dbda">DCI2B_1_5MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02252">dci.h:2252</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__FDD_html_a430311987c1d0d393949ff6736f01598"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#a430311987c1d0d393949ff6736f01598">DCI2B_1_5MHz_FDD::ndi2</a></div><div class="ttdeci">uint32_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02238">dci.h:2238</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__FDD_html_a46223737eceb6b44d17bb93cbbae13bb"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#a46223737eceb6b44d17bb93cbbae13bb">DCI2B_1_5MHz_FDD::rv2</a></div><div class="ttdeci">uint32_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02236">dci.h:2236</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__FDD_html_a60cefd447fc81bc6480b27a125f0456f"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#a60cefd447fc81bc6480b27a125f0456f">DCI2B_1_5MHz_FDD::ndi1</a></div><div class="ttdeci">uint32_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02244">dci.h:2244</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__FDD_html_a78b3eced03e52b60172d16ee1675890c"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#a78b3eced03e52b60172d16ee1675890c">DCI2B_1_5MHz_FDD::scrambling_id</a></div><div class="ttdeci">uint32_t scrambling_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02248">dci.h:2248</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__FDD_html_aab2f9b627285f45916f52132df678bc2"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#aab2f9b627285f45916f52132df678bc2">DCI2B_1_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02250">dci.h:2250</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__FDD_html_abbe06aaf341c8709edc940abc2edaac4"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#abbe06aaf341c8709edc940abc2edaac4">DCI2B_1_5MHz_FDD::mcs1</a></div><div class="ttdeci">uint32_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02246">dci.h:2246</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__FDD_html_ad2938acee93cc8131a1cb624410221ee"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#ad2938acee93cc8131a1cb624410221ee">DCI2B_1_5MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02234">dci.h:2234</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__FDD_html_adabea020e729e1671274ceee3d1f6a3d"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#adabea020e729e1671274ceee3d1f6a3d">DCI2B_1_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02254">dci.h:2254</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__FDD_html_aed8603897975f1f52731288dee2488d6"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#aed8603897975f1f52731288dee2488d6">DCI2B_1_5MHz_FDD::mcs2</a></div><div class="ttdeci">uint32_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02240">dci.h:2240</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__FDD_html_af8266c0153a253d63adc54c864d502cf"><div class="ttname"><a href="structDCI2B__1__5MHz__FDD.html#af8266c0153a253d63adc54c864d502cf">DCI2B_1_5MHz_FDD::rv1</a></div><div class="ttdeci">uint32_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02242">dci.h:2242</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__TDD_html"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html">DCI2B_1_5MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2B (1.5 MHz, TDD, 33 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02093">dci.h:2093</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__TDD_html_a0c414796ff2f0986400844234c7c5abf"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a0c414796ff2f0986400844234c7c5abf">DCI2B_1_5MHz_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02094">dci.h:2094</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__TDD_html_a10f432c86ea8ee7bc08f62e85dab7563"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a10f432c86ea8ee7bc08f62e85dab7563">DCI2B_1_5MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02116">dci.h:2116</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__TDD_html_a1b152e183b285e29763e642b4a9aa15e"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a1b152e183b285e29763e642b4a9aa15e">DCI2B_1_5MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02108">dci.h:2108</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__TDD_html_a2c39b6b9639a08279239580795de2c06"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a2c39b6b9639a08279239580795de2c06">DCI2B_1_5MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02112">dci.h:2112</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__TDD_html_a50c0b37c3884920932e602665fac91d5"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a50c0b37c3884920932e602665fac91d5">DCI2B_1_5MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02106">dci.h:2106</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__TDD_html_a5c856a72f49e9818baa9aba8e89bccac"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a5c856a72f49e9818baa9aba8e89bccac">DCI2B_1_5MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02104">dci.h:2104</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__TDD_html_a7937fe0568f94a421cbb11e0564825d5"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a7937fe0568f94a421cbb11e0564825d5">DCI2B_1_5MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02098">dci.h:2098</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__TDD_html_a8c71c31ad1c499d4b253f01215db6994"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a8c71c31ad1c499d4b253f01215db6994">DCI2B_1_5MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02102">dci.h:2102</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__TDD_html_a95a8d7b5bcdf50564fcd6c435dbf1c08"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a95a8d7b5bcdf50564fcd6c435dbf1c08">DCI2B_1_5MHz_TDD::padding0</a></div><div class="ttdeci">uint64_t padding0</div><div class="ttdoc">Padding for ambiguity.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02120">dci.h:2120</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__TDD_html_a95ecb45b94065a28f6884a66d77cbe23"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a95ecb45b94065a28f6884a66d77cbe23">DCI2B_1_5MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02096">dci.h:2096</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__TDD_html_a9dd744bb7a8ca92833c641ebb5cb54c4"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#a9dd744bb7a8ca92833c641ebb5cb54c4">DCI2B_1_5MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02100">dci.h:2100</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__TDD_html_acad82d13466f07a2e4cc248169e03c43"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#acad82d13466f07a2e4cc248169e03c43">DCI2B_1_5MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02118">dci.h:2118</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__TDD_html_ad0d7f4ea18e9e2cd191428711bb7d701"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#ad0d7f4ea18e9e2cd191428711bb7d701">DCI2B_1_5MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02114">dci.h:2114</a></div></div>
<div class="ttc" id="astructDCI2B__1__5MHz__TDD_html_ae95b16c5edc53cc70650a8ef2115f6a8"><div class="ttname"><a href="structDCI2B__1__5MHz__TDD.html#ae95b16c5edc53cc70650a8ef2115f6a8">DCI2B_1_5MHz_TDD::scrambling_id</a></div><div class="ttdeci">uint64_t scrambling_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02110">dci.h:2110</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__FDD_html"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html">DCI2B_20MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2B (20 MHz, FDD, 48 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02325">dci.h:2325</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__FDD_html_a0266507393389d32fbcb4094e70fbfff"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#a0266507393389d32fbcb4094e70fbfff">DCI2B_20MHz_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02327">dci.h:2327</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__FDD_html_a20283ba384f4d7473f43012a8c2e5ee3"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#a20283ba384f4d7473f43012a8c2e5ee3">DCI2B_20MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02343">dci.h:2343</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__FDD_html_a2123e799e2567b0c3b86d9ccb31e55ec"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#a2123e799e2567b0c3b86d9ccb31e55ec">DCI2B_20MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02349">dci.h:2349</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__FDD_html_a39fc006675e859f1706167505e470a69"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#a39fc006675e859f1706167505e470a69">DCI2B_20MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02329">dci.h:2329</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__FDD_html_a3b4dc9bda332d59682add96635779689"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#a3b4dc9bda332d59682add96635779689">DCI2B_20MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02331">dci.h:2331</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__FDD_html_a5d687ee4b1a1d709009b46030047d0cc"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#a5d687ee4b1a1d709009b46030047d0cc">DCI2B_20MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02339">dci.h:2339</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__FDD_html_a65c7987b4d68740026739a2b43d756f9"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#a65c7987b4d68740026739a2b43d756f9">DCI2B_20MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02347">dci.h:2347</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__FDD_html_a8bea90d7fc04a298c52f9505c33697b3"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#a8bea90d7fc04a298c52f9505c33697b3">DCI2B_20MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02337">dci.h:2337</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__FDD_html_aab8cfda91671dc6c1d969a56442de3c1"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#aab8cfda91671dc6c1d969a56442de3c1">DCI2B_20MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02335">dci.h:2335</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__FDD_html_aacc003608a6082265bd426f82d1337a4"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#aacc003608a6082265bd426f82d1337a4">DCI2B_20MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02345">dci.h:2345</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__FDD_html_acc28ec61b80a598368ce6d1fcd26d63a"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#acc28ec61b80a598368ce6d1fcd26d63a">DCI2B_20MHz_FDD::scrambling_id</a></div><div class="ttdeci">uint64_t scrambling_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02341">dci.h:2341</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__FDD_html_affd49ab6b27d12abae14284662d92dba"><div class="ttname"><a href="structDCI2B__20MHz__FDD.html#affd49ab6b27d12abae14284662d92dba">DCI2B_20MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02333">dci.h:2333</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__TDD_html"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html">DCI2B_20MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2B (20 MHz, TDD, 51 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02197">dci.h:2197</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__TDD_html_a07ff5780a509aff4d2e0fefb2cc8d593"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a07ff5780a509aff4d2e0fefb2cc8d593">DCI2B_20MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02221">dci.h:2221</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__TDD_html_a0887f1578250869400ab9428cc70c5ad"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a0887f1578250869400ab9428cc70c5ad">DCI2B_20MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02225">dci.h:2225</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__TDD_html_a161b1a7dc84d01cc3332415c397f7584"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a161b1a7dc84d01cc3332415c397f7584">DCI2B_20MHz_TDD::scrambling_id</a></div><div class="ttdeci">uint64_t scrambling_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02215">dci.h:2215</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__TDD_html_a200ec0bdc3691b1b4072e65c1622a983"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a200ec0bdc3691b1b4072e65c1622a983">DCI2B_20MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02223">dci.h:2223</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__TDD_html_a28a8ae6ecc199d34515fd9eccf07bbe5"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a28a8ae6ecc199d34515fd9eccf07bbe5">DCI2B_20MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02219">dci.h:2219</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__TDD_html_a3583b266677d5ac58aa2022151bdfdd2"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a3583b266677d5ac58aa2022151bdfdd2">DCI2B_20MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02209">dci.h:2209</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__TDD_html_a39fa96c8ca2eb2ed7d1584ad0bd9e285"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a39fa96c8ca2eb2ed7d1584ad0bd9e285">DCI2B_20MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02213">dci.h:2213</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__TDD_html_a559dec80c8563886668a3fd2cbc0761e"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a559dec80c8563886668a3fd2cbc0761e">DCI2B_20MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02205">dci.h:2205</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__TDD_html_a7cc2321b65becc8d205861a5d191107d"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a7cc2321b65becc8d205861a5d191107d">DCI2B_20MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02203">dci.h:2203</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__TDD_html_a8d205c535ca9d65f00314238381d20b3"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a8d205c535ca9d65f00314238381d20b3">DCI2B_20MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02207">dci.h:2207</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__TDD_html_a9b7e6425f35dadf6c154efcadf668898"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#a9b7e6425f35dadf6c154efcadf668898">DCI2B_20MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02201">dci.h:2201</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__TDD_html_abb84d603d8ef92e9eaf42e0107d5c7fb"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#abb84d603d8ef92e9eaf42e0107d5c7fb">DCI2B_20MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02217">dci.h:2217</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__TDD_html_ac7a25b4f3d2f8843420ca6141c233623"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#ac7a25b4f3d2f8843420ca6141c233623">DCI2B_20MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02211">dci.h:2211</a></div></div>
<div class="ttc" id="astructDCI2B__20MHz__TDD_html_acb1b57fb88d67e339d1ccf6783a95ec7"><div class="ttname"><a href="structDCI2B__20MHz__TDD.html#acb1b57fb88d67e339d1ccf6783a95ec7">DCI2B_20MHz_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding to 64bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02199">dci.h:2199</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__FDD_html"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html">DCI2B_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2B (5 MHz, FDD, 36 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02261">dci.h:2261</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__FDD_html_a082e4f41a4eb2f5ba97b617df25d2713"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#a082e4f41a4eb2f5ba97b617df25d2713">DCI2B_5MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02281">dci.h:2281</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__FDD_html_a39ffa43af9d9a552dd5baf0aeddc5aa4"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#a39ffa43af9d9a552dd5baf0aeddc5aa4">DCI2B_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02283">dci.h:2283</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__FDD_html_a44613b9554d335825053d3e8189e2ac0"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#a44613b9554d335825053d3e8189e2ac0">DCI2B_5MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02271">dci.h:2271</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__FDD_html_a827be8fe5784e9a5441000bba96e6921"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#a827be8fe5784e9a5441000bba96e6921">DCI2B_5MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02285">dci.h:2285</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__FDD_html_a8791d8eed51f2f5302627cbfa600218c"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#a8791d8eed51f2f5302627cbfa600218c">DCI2B_5MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02267">dci.h:2267</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__FDD_html_a9b59e98731e17fb19d3bbcde61ead038"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#a9b59e98731e17fb19d3bbcde61ead038">DCI2B_5MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02273">dci.h:2273</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__FDD_html_a9cb84fa14e984706cf3dd47a9340f65f"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#a9cb84fa14e984706cf3dd47a9340f65f">DCI2B_5MHz_FDD::scrambling_id</a></div><div class="ttdeci">uint64_t scrambling_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02277">dci.h:2277</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__FDD_html_aab039ec4ea8a49bc5577179707bb4a46"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#aab039ec4ea8a49bc5577179707bb4a46">DCI2B_5MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02275">dci.h:2275</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__FDD_html_abfd63c944fb69b3fb8f8620a4c8c292f"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#abfd63c944fb69b3fb8f8620a4c8c292f">DCI2B_5MHz_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02263">dci.h:2263</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__FDD_html_ac0b9a099e575de22cfe30a6d2e8d3b65"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#ac0b9a099e575de22cfe30a6d2e8d3b65">DCI2B_5MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02269">dci.h:2269</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__FDD_html_ad8b723e82d6d96304997c8c302bb2600"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#ad8b723e82d6d96304997c8c302bb2600">DCI2B_5MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02265">dci.h:2265</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__FDD_html_ae548ee07d9cf7cd0df42fff4bcb9e13d"><div class="ttname"><a href="structDCI2B__5MHz__FDD.html#ae548ee07d9cf7cd0df42fff4bcb9e13d">DCI2B_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02279">dci.h:2279</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__TDD_html"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html">DCI2B_5MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2B (5 MHz, TDD, 39 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02127">dci.h:2127</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__TDD_html_a15a46e0e924ea1d7dc29c92f88fce4f0"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#a15a46e0e924ea1d7dc29c92f88fce4f0">DCI2B_5MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02141">dci.h:2141</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__TDD_html_a35efd8aad30c8a5939ec00b1b5a27874"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#a35efd8aad30c8a5939ec00b1b5a27874">DCI2B_5MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02147">dci.h:2147</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__TDD_html_a42ae04760f16e371f18cb8e23af8fb66"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#a42ae04760f16e371f18cb8e23af8fb66">DCI2B_5MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02133">dci.h:2133</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__TDD_html_a6ac169da49013044b719b8f7e8d3ce07"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#a6ac169da49013044b719b8f7e8d3ce07">DCI2B_5MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02155">dci.h:2155</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__TDD_html_a76c3b0190470e28cfd81e0fd89946285"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#a76c3b0190470e28cfd81e0fd89946285">DCI2B_5MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02139">dci.h:2139</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__TDD_html_a7970549657a63d54e2252ac43f52f116"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#a7970549657a63d54e2252ac43f52f116">DCI2B_5MHz_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding to 64bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02129">dci.h:2129</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__TDD_html_a85d695eff6d54532985610721b35005d"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#a85d695eff6d54532985610721b35005d">DCI2B_5MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02151">dci.h:2151</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__TDD_html_a8cc804a2a0b6f0175fa7c743a21fe2a4"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#a8cc804a2a0b6f0175fa7c743a21fe2a4">DCI2B_5MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02135">dci.h:2135</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__TDD_html_a9ab5fe112b0ffdb59824ad21650eb5d7"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#a9ab5fe112b0ffdb59824ad21650eb5d7">DCI2B_5MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02153">dci.h:2153</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__TDD_html_aa98c537fa8eac8eeb6cb8a0e3de21f22"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#aa98c537fa8eac8eeb6cb8a0e3de21f22">DCI2B_5MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02143">dci.h:2143</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__TDD_html_abb2026f0b141669afc14ba30bc0699c4"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#abb2026f0b141669afc14ba30bc0699c4">DCI2B_5MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02131">dci.h:2131</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__TDD_html_acdfa25c9300b975ec5a1fcdc31cb46ee"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#acdfa25c9300b975ec5a1fcdc31cb46ee">DCI2B_5MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02137">dci.h:2137</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__TDD_html_aedf05ffd029d7178e78d74ad72c0fa37"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#aedf05ffd029d7178e78d74ad72c0fa37">DCI2B_5MHz_TDD::scrambling_id</a></div><div class="ttdeci">uint64_t scrambling_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02145">dci.h:2145</a></div></div>
<div class="ttc" id="astructDCI2B__5MHz__TDD_html_af1dee5159d41bf1e2622e19703a8e12b"><div class="ttname"><a href="structDCI2B__5MHz__TDD.html#af1dee5159d41bf1e2622e19703a8e12b">DCI2B_5MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02149">dci.h:2149</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__FDD_html"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html">DCI2C_10MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2C (10 MHz, FDD, 42 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02557">dci.h:2557</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__FDD_html_a03c6bc5fcbfbd9573da5e55aa10b200a"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#a03c6bc5fcbfbd9573da5e55aa10b200a">DCI2C_10MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02575">dci.h:2575</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__FDD_html_a07c6482eaafadb3e236601f9b1db00c8"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#a07c6482eaafadb3e236601f9b1db00c8">DCI2C_10MHz_FDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02573">dci.h:2573</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__FDD_html_a0ca479838c91512d46a38a518f70d42b"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#a0ca479838c91512d46a38a518f70d42b">DCI2C_10MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02569">dci.h:2569</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__FDD_html_a7f091ac3252cb857270f0793351c109c"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#a7f091ac3252cb857270f0793351c109c">DCI2C_10MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02565">dci.h:2565</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__FDD_html_a81b78cd15fbab6a9e8fec3afa156863e"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#a81b78cd15fbab6a9e8fec3afa156863e">DCI2C_10MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02561">dci.h:2561</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__FDD_html_acb98cbda42d2009bb1f7edf5cfe12a68"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#acb98cbda42d2009bb1f7edf5cfe12a68">DCI2C_10MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02571">dci.h:2571</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__FDD_html_acd89bb1fb8539f8d21ad24dd742e7eb3"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#acd89bb1fb8539f8d21ad24dd742e7eb3">DCI2C_10MHz_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02559">dci.h:2559</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__FDD_html_ad74f498118b7b1f77b468c9ed161cfa7"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#ad74f498118b7b1f77b468c9ed161cfa7">DCI2C_10MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02577">dci.h:2577</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__FDD_html_adb309d6a9c7373e383899cf6248500df"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#adb309d6a9c7373e383899cf6248500df">DCI2C_10MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02567">dci.h:2567</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__FDD_html_ae169545d2c5365c7b4ce6e9676786af7"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#ae169545d2c5365c7b4ce6e9676786af7">DCI2C_10MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02581">dci.h:2581</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__FDD_html_ae3a527afad4b92620db68d36d9e759e5"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#ae3a527afad4b92620db68d36d9e759e5">DCI2C_10MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02579">dci.h:2579</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__FDD_html_af74dc2b8ba7d6752c875a0e899d621e0"><div class="ttname"><a href="structDCI2C__10MHz__FDD.html#af74dc2b8ba7d6752c875a0e899d621e0">DCI2C_10MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02563">dci.h:2563</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__TDD_html"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html">DCI2C_10MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2C (10 MHz, TDD, 45 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02427">dci.h:2427</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__TDD_html_a06259318b5ed9973ef4be2d4c68bc2be"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a06259318b5ed9973ef4be2d4c68bc2be">DCI2C_10MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02431">dci.h:2431</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__TDD_html_a114675a88713dc7b65e5e2cff54e57a2"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a114675a88713dc7b65e5e2cff54e57a2">DCI2C_10MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02453">dci.h:2453</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__TDD_html_a153e005ba7f422f75cef70415d579e7d"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a153e005ba7f422f75cef70415d579e7d">DCI2C_10MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02451">dci.h:2451</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__TDD_html_a16012a15ef5be700218f187b820c3d88"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a16012a15ef5be700218f187b820c3d88">DCI2C_10MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02443">dci.h:2443</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__TDD_html_a1c744ab6efee4178d41f8cef21f64a94"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a1c744ab6efee4178d41f8cef21f64a94">DCI2C_10MHz_TDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02445">dci.h:2445</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__TDD_html_a213f5816723ec380dc8a2971778b8117"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a213f5816723ec380dc8a2971778b8117">DCI2C_10MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02455">dci.h:2455</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__TDD_html_a3d1b727f1a2a9c9affe33c56751500b7"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a3d1b727f1a2a9c9affe33c56751500b7">DCI2C_10MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02447">dci.h:2447</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__TDD_html_a40ee00ff646fd1534580c57dc5bf25fb"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a40ee00ff646fd1534580c57dc5bf25fb">DCI2C_10MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02433">dci.h:2433</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__TDD_html_a74c2746a0e81853d0a651cb5760e759b"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a74c2746a0e81853d0a651cb5760e759b">DCI2C_10MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02439">dci.h:2439</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__TDD_html_a88b5d29289fb04a0b73312d330606b18"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#a88b5d29289fb04a0b73312d330606b18">DCI2C_10MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02449">dci.h:2449</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__TDD_html_abf35e49f1f991c0ce28b1e9ce867db41"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#abf35e49f1f991c0ce28b1e9ce867db41">DCI2C_10MHz_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding to 64bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02429">dci.h:2429</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__TDD_html_ac4df61b5ca5aaf90646c8ed446af283a"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#ac4df61b5ca5aaf90646c8ed446af283a">DCI2C_10MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02441">dci.h:2441</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__TDD_html_ae7333b26a5459084a3456db87121919b"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#ae7333b26a5459084a3456db87121919b">DCI2C_10MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02437">dci.h:2437</a></div></div>
<div class="ttc" id="astructDCI2C__10MHz__TDD_html_aed8b85553ad309538d62585574ec748f"><div class="ttname"><a href="structDCI2C__10MHz__TDD.html#aed8b85553ad309538d62585574ec748f">DCI2C_10MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02435">dci.h:2435</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__FDD_html"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html">DCI2C_1_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2C (1.5 MHz, FDD, 30 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02497">dci.h:2497</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__FDD_html_a2fe28d999309f2e4b3cbd9ac2d504d9c"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#a2fe28d999309f2e4b3cbd9ac2d504d9c">DCI2C_1_5MHz_FDD::ndi2</a></div><div class="ttdeci">uint32_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02503">dci.h:2503</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__FDD_html_a4ca7d4366dbd8df03d1145690119f858"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#a4ca7d4366dbd8df03d1145690119f858">DCI2C_1_5MHz_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02517">dci.h:2517</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__FDD_html_a78bf3d546c2a1dc3b48017905cf0c54e"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#a78bf3d546c2a1dc3b48017905cf0c54e">DCI2C_1_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02519">dci.h:2519</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__FDD_html_a7e2c09571ec223a0b406ecce53b763ff"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#a7e2c09571ec223a0b406ecce53b763ff">DCI2C_1_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02515">dci.h:2515</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__FDD_html_abc6692aef2886a6e408138734019bfa2"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#abc6692aef2886a6e408138734019bfa2">DCI2C_1_5MHz_FDD::rv1</a></div><div class="ttdeci">uint32_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02507">dci.h:2507</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__FDD_html_ac5006e4ad40a5e282792196cd504b902"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#ac5006e4ad40a5e282792196cd504b902">DCI2C_1_5MHz_FDD::rv2</a></div><div class="ttdeci">uint32_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02501">dci.h:2501</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__FDD_html_aca6c24f1fd998172469f310e1effea79"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#aca6c24f1fd998172469f310e1effea79">DCI2C_1_5MHz_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02499">dci.h:2499</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__FDD_html_ad5c01f51cfccd2b8709de0849bf35d91"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#ad5c01f51cfccd2b8709de0849bf35d91">DCI2C_1_5MHz_FDD::mcs1</a></div><div class="ttdeci">uint32_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02511">dci.h:2511</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__FDD_html_add61fda972889f8e565b19c91b98eb0a"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#add61fda972889f8e565b19c91b98eb0a">DCI2C_1_5MHz_FDD::ap_si_nl_id</a></div><div class="ttdeci">uint32_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02513">dci.h:2513</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__FDD_html_af709697b68e54279458b96b62e25425f"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#af709697b68e54279458b96b62e25425f">DCI2C_1_5MHz_FDD::ndi1</a></div><div class="ttdeci">uint32_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02509">dci.h:2509</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__FDD_html_afb8177aac9fcf9f03d3320965fe365ee"><div class="ttname"><a href="structDCI2C__1__5MHz__FDD.html#afb8177aac9fcf9f03d3320965fe365ee">DCI2C_1_5MHz_FDD::mcs2</a></div><div class="ttdeci">uint32_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02505">dci.h:2505</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__TDD_html"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html">DCI2C_1_5MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2C (1.5 MHz, TDD, 34 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02360">dci.h:2360</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__TDD_html_a00ab9a822c053ac45294d21282957bc3"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a00ab9a822c053ac45294d21282957bc3">DCI2C_1_5MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02373">dci.h:2373</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__TDD_html_a0c5f565ae72bfc35df2edb32194c3347"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a0c5f565ae72bfc35df2edb32194c3347">DCI2C_1_5MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02383">dci.h:2383</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__TDD_html_a170f3e2873aee32d3659d139b7803247"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a170f3e2873aee32d3659d139b7803247">DCI2C_1_5MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02379">dci.h:2379</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__TDD_html_a27fafd31b9950e656751e4b875d61d5d"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a27fafd31b9950e656751e4b875d61d5d">DCI2C_1_5MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02365">dci.h:2365</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__TDD_html_a491b26f28e669c8974ec67d575181cb8"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a491b26f28e669c8974ec67d575181cb8">DCI2C_1_5MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02375">dci.h:2375</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__TDD_html_a646bde245149d84f2acd27574746e378"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a646bde245149d84f2acd27574746e378">DCI2C_1_5MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02363">dci.h:2363</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__TDD_html_a77143bc52729495614058c2fe3b5e3f2"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a77143bc52729495614058c2fe3b5e3f2">DCI2C_1_5MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02381">dci.h:2381</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__TDD_html_a7776a90a745419c60ca36e0a7d263ea5"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a7776a90a745419c60ca36e0a7d263ea5">DCI2C_1_5MHz_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02361">dci.h:2361</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__TDD_html_a802d63453e76ead4772b628526c9f5e2"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#a802d63453e76ead4772b628526c9f5e2">DCI2C_1_5MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02371">dci.h:2371</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__TDD_html_aa8a856af9fe0d9192322902f5c164ae7"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#aa8a856af9fe0d9192322902f5c164ae7">DCI2C_1_5MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02369">dci.h:2369</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__TDD_html_ab9198cc33c601830433a5d7230ff866a"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#ab9198cc33c601830433a5d7230ff866a">DCI2C_1_5MHz_TDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02377">dci.h:2377</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__TDD_html_ac4db5733683349500cdc500ec58720f6"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#ac4db5733683349500cdc500ec58720f6">DCI2C_1_5MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02367">dci.h:2367</a></div></div>
<div class="ttc" id="astructDCI2C__1__5MHz__TDD_html_adebfd42fa47259bdfb6ae36be0575197"><div class="ttname"><a href="structDCI2C__1__5MHz__TDD.html#adebfd42fa47259bdfb6ae36be0575197">DCI2C_1_5MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02385">dci.h:2385</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__FDD_html"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html">DCI2C_20MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2C (20 MHz, FDD, 50 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02588">dci.h:2588</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__FDD_html_a0f93e51fbb10d8d50d66fb41da2a731a"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a0f93e51fbb10d8d50d66fb41da2a731a">DCI2C_20MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02608">dci.h:2608</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__FDD_html_a13c970618576c1c2906bf9b8f304fc89"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a13c970618576c1c2906bf9b8f304fc89">DCI2C_20MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02596">dci.h:2596</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__FDD_html_a3201054ed4cf68cb066687950e8344fc"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a3201054ed4cf68cb066687950e8344fc">DCI2C_20MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02598">dci.h:2598</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__FDD_html_a40d4c41d053afff336b6efffbf764967"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a40d4c41d053afff336b6efffbf764967">DCI2C_20MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02594">dci.h:2594</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__FDD_html_a4a559ee6267934463d610c7de0f9070a"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a4a559ee6267934463d610c7de0f9070a">DCI2C_20MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02606">dci.h:2606</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__FDD_html_a708eb5ae9b2d3233fda413531b47780b"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a708eb5ae9b2d3233fda413531b47780b">DCI2C_20MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02592">dci.h:2592</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__FDD_html_a744372eb837e32223ae403184725ca63"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a744372eb837e32223ae403184725ca63">DCI2C_20MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02602">dci.h:2602</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__FDD_html_a758dae70e324500710c70eda8b69146d"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a758dae70e324500710c70eda8b69146d">DCI2C_20MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02612">dci.h:2612</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__FDD_html_a93510aa34097ace4894f9fa7526827c7"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a93510aa34097ace4894f9fa7526827c7">DCI2C_20MHz_FDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02604">dci.h:2604</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__FDD_html_a9b8cb03e05825ec340c1c57b7ee51472"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#a9b8cb03e05825ec340c1c57b7ee51472">DCI2C_20MHz_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02590">dci.h:2590</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__FDD_html_acd3c2213a0601aae69298a87d560d7eb"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#acd3c2213a0601aae69298a87d560d7eb">DCI2C_20MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02610">dci.h:2610</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__FDD_html_ae03b01aeed4a9c531588520bba3dec05"><div class="ttname"><a href="structDCI2C__20MHz__FDD.html#ae03b01aeed4a9c531588520bba3dec05">DCI2C_20MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02600">dci.h:2600</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__TDD_html"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html">DCI2C_20MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2C (20 MHz, TDD, 53 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02462">dci.h:2462</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__TDD_html_a0752fdc807bb2400aac3c588507906de"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#a0752fdc807bb2400aac3c588507906de">DCI2C_20MHz_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding to 64bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02464">dci.h:2464</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__TDD_html_a0f758e02f5f3a685c2ca89b63a1214fe"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#a0f758e02f5f3a685c2ca89b63a1214fe">DCI2C_20MHz_TDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02480">dci.h:2480</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__TDD_html_a2dd2ed39f9cb7caeef5843156995652d"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#a2dd2ed39f9cb7caeef5843156995652d">DCI2C_20MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02484">dci.h:2484</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__TDD_html_a6a54880e8129f823cb559b9ff9f55232"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#a6a54880e8129f823cb559b9ff9f55232">DCI2C_20MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02476">dci.h:2476</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__TDD_html_a86ec709a8261ef9e3ee5582f98f78e72"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#a86ec709a8261ef9e3ee5582f98f78e72">DCI2C_20MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02470">dci.h:2470</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__TDD_html_a91cb70871e9c9b627deac00545eb8649"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#a91cb70871e9c9b627deac00545eb8649">DCI2C_20MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02474">dci.h:2474</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__TDD_html_a9e7dcde106664cbef5fad779c58e7d5e"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#a9e7dcde106664cbef5fad779c58e7d5e">DCI2C_20MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02490">dci.h:2490</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__TDD_html_ab389b0609b8be381d19a4fdf3cb26b38"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#ab389b0609b8be381d19a4fdf3cb26b38">DCI2C_20MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02488">dci.h:2488</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__TDD_html_ac27e4aa178396ea996e05febacd415bd"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#ac27e4aa178396ea996e05febacd415bd">DCI2C_20MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02468">dci.h:2468</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__TDD_html_ac97fd95a0e986219ecd7dffcc9d3fb81"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#ac97fd95a0e986219ecd7dffcc9d3fb81">DCI2C_20MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02482">dci.h:2482</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__TDD_html_ad0183e56875b669e29428e6e59eadf84"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#ad0183e56875b669e29428e6e59eadf84">DCI2C_20MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02466">dci.h:2466</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__TDD_html_ae0b6af56895a391b2c4a183b1ef38d05"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#ae0b6af56895a391b2c4a183b1ef38d05">DCI2C_20MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02472">dci.h:2472</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__TDD_html_ae0d0e175fca00a8f024843a0df0bb605"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#ae0d0e175fca00a8f024843a0df0bb605">DCI2C_20MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02478">dci.h:2478</a></div></div>
<div class="ttc" id="astructDCI2C__20MHz__TDD_html_afbba5b113cad416176a625efbe9cc97f"><div class="ttname"><a href="structDCI2C__20MHz__TDD.html#afbba5b113cad416176a625efbe9cc97f">DCI2C_20MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02486">dci.h:2486</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__FDD_html"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html">DCI2C_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2C (5 MHz, FDD, 38 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02526">dci.h:2526</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__FDD_html_a08e33b59e0be2df1fd04636900c09315"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a08e33b59e0be2df1fd04636900c09315">DCI2C_5MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02530">dci.h:2530</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__FDD_html_a0dcc356765f5fc7de744dc215187fe66"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a0dcc356765f5fc7de744dc215187fe66">DCI2C_5MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02538">dci.h:2538</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__FDD_html_a11e09ed8660deccf4edc97b8fbe6f2cf"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a11e09ed8660deccf4edc97b8fbe6f2cf">DCI2C_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02548">dci.h:2548</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__FDD_html_a16dd9d70dfa9403a010356a952ef08c0"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a16dd9d70dfa9403a010356a952ef08c0">DCI2C_5MHz_FDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02542">dci.h:2542</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__FDD_html_a1f862718029fd7d2dae84e723359a21a"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a1f862718029fd7d2dae84e723359a21a">DCI2C_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02544">dci.h:2544</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__FDD_html_a4604c09b1d6dbbdbb1e4d9e0b9a42c70"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a4604c09b1d6dbbdbb1e4d9e0b9a42c70">DCI2C_5MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02546">dci.h:2546</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__FDD_html_a4f55848c68183564c533c7e9bd1042dc"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a4f55848c68183564c533c7e9bd1042dc">DCI2C_5MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02534">dci.h:2534</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__FDD_html_a534d45205b44d04d35df19ccc53f67c3"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a534d45205b44d04d35df19ccc53f67c3">DCI2C_5MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02536">dci.h:2536</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__FDD_html_a901ca1a0a4c7b593da1238a2d000a8cd"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a901ca1a0a4c7b593da1238a2d000a8cd">DCI2C_5MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02540">dci.h:2540</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__FDD_html_a9801cd06ad5567f7311204d0f2872b25"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#a9801cd06ad5567f7311204d0f2872b25">DCI2C_5MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02532">dci.h:2532</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__FDD_html_aa885f602c05f51d4a94ae89f7abc5739"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#aa885f602c05f51d4a94ae89f7abc5739">DCI2C_5MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02550">dci.h:2550</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__FDD_html_ac7c7958ee54d6fa7d1f00ea8b01d687d"><div class="ttname"><a href="structDCI2C__5MHz__FDD.html#ac7c7958ee54d6fa7d1f00ea8b01d687d">DCI2C_5MHz_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02528">dci.h:2528</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__TDD_html"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html">DCI2C_5MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2C (5 MHz, TDD, 41 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02392">dci.h:2392</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__TDD_html_a05b199b33771e958e33e3f46841eb8f8"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a05b199b33771e958e33e3f46841eb8f8">DCI2C_5MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02404">dci.h:2404</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__TDD_html_a07b1f9983b52a917ee5c75b4e9094d77"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a07b1f9983b52a917ee5c75b4e9094d77">DCI2C_5MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02418">dci.h:2418</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__TDD_html_a0bf4b03b757dbdf113400f20935b627d"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a0bf4b03b757dbdf113400f20935b627d">DCI2C_5MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02402">dci.h:2402</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__TDD_html_a17da691395b896e23bcbadb0b9f2bebf"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a17da691395b896e23bcbadb0b9f2bebf">DCI2C_5MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02414">dci.h:2414</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__TDD_html_a30522635ef63b6035a71d3f03f37be06"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a30522635ef63b6035a71d3f03f37be06">DCI2C_5MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02412">dci.h:2412</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__TDD_html_a48e030aeb8af538a2cac4f7be48e87ec"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a48e030aeb8af538a2cac4f7be48e87ec">DCI2C_5MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02398">dci.h:2398</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__TDD_html_a5e073e96336a0c47ee8ad7956eb6fba9"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a5e073e96336a0c47ee8ad7956eb6fba9">DCI2C_5MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02406">dci.h:2406</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__TDD_html_a77ad4fd02e6d401030bc5ef6ea8c016a"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a77ad4fd02e6d401030bc5ef6ea8c016a">DCI2C_5MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02396">dci.h:2396</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__TDD_html_a920b4ca37f880fb861afaa58be25b12a"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a920b4ca37f880fb861afaa58be25b12a">DCI2C_5MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02400">dci.h:2400</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__TDD_html_a9cdaecd1711b3e4b75056ebf41a51850"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#a9cdaecd1711b3e4b75056ebf41a51850">DCI2C_5MHz_TDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02410">dci.h:2410</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__TDD_html_ac905708488e866cdbc34d1638229d9c2"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#ac905708488e866cdbc34d1638229d9c2">DCI2C_5MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02408">dci.h:2408</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__TDD_html_ae2cbca6803e3452033b81d6368cb8a7e"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#ae2cbca6803e3452033b81d6368cb8a7e">DCI2C_5MHz_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding to 64bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02394">dci.h:2394</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__TDD_html_aecaefe80ea3ec2bfe2d48bd152033175"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#aecaefe80ea3ec2bfe2d48bd152033175">DCI2C_5MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02420">dci.h:2420</a></div></div>
<div class="ttc" id="astructDCI2C__5MHz__TDD_html_afd3c7ba005de6d24e7583faf38bd10fb"><div class="ttname"><a href="structDCI2C__5MHz__TDD.html#afd3c7ba005de6d24e7583faf38bd10fb">DCI2C_5MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02416">dci.h:2416</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__FDD_html"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html">DCI2D_10MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2D (10 MHz, FDD, 45 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02836">dci.h:2836</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__FDD_html_a1c9df4fc6583b48a9e64875870133eeb"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#a1c9df4fc6583b48a9e64875870133eeb">DCI2D_10MHz_FDD::padding0</a></div><div class="ttdeci">uint64_t padding0</div><div class="ttdoc">padding for ambiguity</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02864">dci.h:2864</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__FDD_html_a2df6d5ea9de405702896b39e53d59562"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#a2df6d5ea9de405702896b39e53d59562">DCI2D_10MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02844">dci.h:2844</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__FDD_html_a3786d577c24435cc7cce2ff0a0a9304b"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#a3786d577c24435cc7cce2ff0a0a9304b">DCI2D_10MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02856">dci.h:2856</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__FDD_html_a488f67eaf84de3ac34c163a0a553cbdc"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#a488f67eaf84de3ac34c163a0a553cbdc">DCI2D_10MHz_FDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02854">dci.h:2854</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__FDD_html_a6b68a5fc34911c22915740690475f8ac"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#a6b68a5fc34911c22915740690475f8ac">DCI2D_10MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02860">dci.h:2860</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__FDD_html_a7a38b47e537a4689d31ca8e51bd0eb6f"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#a7a38b47e537a4689d31ca8e51bd0eb6f">DCI2D_10MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02852">dci.h:2852</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__FDD_html_a8d068aecc548b73962a6ac380518b888"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#a8d068aecc548b73962a6ac380518b888">DCI2D_10MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02858">dci.h:2858</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__FDD_html_a920622c9475ffa778dfaee101ef77bd9"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#a920622c9475ffa778dfaee101ef77bd9">DCI2D_10MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02848">dci.h:2848</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__FDD_html_ace45572f35e8ec795c91325db742e66e"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#ace45572f35e8ec795c91325db742e66e">DCI2D_10MHz_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02838">dci.h:2838</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__FDD_html_ada7c1862a6a26b7bd98da17b6040e6a8"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#ada7c1862a6a26b7bd98da17b6040e6a8">DCI2D_10MHz_FDD::REMQCL</a></div><div class="ttdeci">uint64_t REMQCL</div><div class="ttdoc">PDSCH REsource Mapping and Quasi-Co-Location Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02840">dci.h:2840</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__FDD_html_ae430b10fba8399124dc2a21d9a5bdcd0"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#ae430b10fba8399124dc2a21d9a5bdcd0">DCI2D_10MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02862">dci.h:2862</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__FDD_html_ae727332d6632760ad74d712439e73d2d"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#ae727332d6632760ad74d712439e73d2d">DCI2D_10MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02842">dci.h:2842</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__FDD_html_af8bfdb49bb05de10ee6c7d243246c83d"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#af8bfdb49bb05de10ee6c7d243246c83d">DCI2D_10MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02846">dci.h:2846</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__FDD_html_afe2ab1cb8bfc6c63a107e1662de69035"><div class="ttname"><a href="structDCI2D__10MHz__FDD.html#afe2ab1cb8bfc6c63a107e1662de69035">DCI2D_10MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02850">dci.h:2850</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__TDD_html"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html">DCI2D_10MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2D (10 MHz, TDD, 47 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02694">dci.h:2694</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__TDD_html_a03c0a9e6f809c2d2240e2909886faa19"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a03c0a9e6f809c2d2240e2909886faa19">DCI2D_10MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02708">dci.h:2708</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__TDD_html_a15c101649eab1cd70974e52641a12055"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a15c101649eab1cd70974e52641a12055">DCI2D_10MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02704">dci.h:2704</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__TDD_html_a36a9b6d1cdbd2358f4bef02eec319de6"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a36a9b6d1cdbd2358f4bef02eec319de6">DCI2D_10MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02716">dci.h:2716</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__TDD_html_a466ce005fffea9979e8c9c99c8095e7e"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a466ce005fffea9979e8c9c99c8095e7e">DCI2D_10MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02718">dci.h:2718</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__TDD_html_a4c8d1701afadac805ca70be06a3d23d7"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a4c8d1701afadac805ca70be06a3d23d7">DCI2D_10MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02720">dci.h:2720</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__TDD_html_a596586ebb88427afa1b6bb99aac881ce"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a596586ebb88427afa1b6bb99aac881ce">DCI2D_10MHz_TDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02714">dci.h:2714</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__TDD_html_a5a1d1cf1477cae6e6882ff70212e59f6"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a5a1d1cf1477cae6e6882ff70212e59f6">DCI2D_10MHz_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding to 64bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02696">dci.h:2696</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__TDD_html_a5f0cae40709834926a61796367a32e9c"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a5f0cae40709834926a61796367a32e9c">DCI2D_10MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02702">dci.h:2702</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__TDD_html_a62b877eb2ef35ad842ef20446d21abe4"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a62b877eb2ef35ad842ef20446d21abe4">DCI2D_10MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02724">dci.h:2724</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__TDD_html_a68bf32e98a09380f639cce15c229523e"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a68bf32e98a09380f639cce15c229523e">DCI2D_10MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02700">dci.h:2700</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__TDD_html_a9973c6f35df314b70e11e8fea9bc45dd"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#a9973c6f35df314b70e11e8fea9bc45dd">DCI2D_10MHz_TDD::REMQCL</a></div><div class="ttdeci">uint64_t REMQCL</div><div class="ttdoc">PDSCH REsource Mapping and Quasi-Co-Location Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02698">dci.h:2698</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__TDD_html_ab79653b7b50fa3954277d9aa8c4c3054"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#ab79653b7b50fa3954277d9aa8c4c3054">DCI2D_10MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02710">dci.h:2710</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__TDD_html_adbce3eb6412c998e8e754011fbab46f6"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#adbce3eb6412c998e8e754011fbab46f6">DCI2D_10MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02712">dci.h:2712</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__TDD_html_adf25fae487527d2aad161804e965934e"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#adf25fae487527d2aad161804e965934e">DCI2D_10MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02722">dci.h:2722</a></div></div>
<div class="ttc" id="astructDCI2D__10MHz__TDD_html_aebd77705ed480bdc15900d051ce8338d"><div class="ttname"><a href="structDCI2D__10MHz__TDD.html#aebd77705ed480bdc15900d051ce8338d">DCI2D_10MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02706">dci.h:2706</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__FDD_html"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html">DCI2D_1_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2D (1.5 MHz, FDD, 33 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02768">dci.h:2768</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__FDD_html_a001bb373111d0dc8eacbbaed66ea227b"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#a001bb373111d0dc8eacbbaed66ea227b">DCI2D_1_5MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02780">dci.h:2780</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__FDD_html_a146be4a04579b247fec65d9178d880f6"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#a146be4a04579b247fec65d9178d880f6">DCI2D_1_5MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02782">dci.h:2782</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__FDD_html_a1aed25ba27d8b8e6e6f95e819a748a35"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#a1aed25ba27d8b8e6e6f95e819a748a35">DCI2D_1_5MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02776">dci.h:2776</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__FDD_html_a27784517951e5be82ae8480be8727a30"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#a27784517951e5be82ae8480be8727a30">DCI2D_1_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02792">dci.h:2792</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__FDD_html_a43337cb1cc05805a5e29a1f63530784a"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#a43337cb1cc05805a5e29a1f63530784a">DCI2D_1_5MHz_FDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02786">dci.h:2786</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__FDD_html_a85c49616e472ccca6585701f1ab5a63e"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#a85c49616e472ccca6585701f1ab5a63e">DCI2D_1_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02788">dci.h:2788</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__FDD_html_aaba536ebcd1f9e923a59a4eff692e700"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#aaba536ebcd1f9e923a59a4eff692e700">DCI2D_1_5MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02790">dci.h:2790</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__FDD_html_abc65f01055dfcf06233ae25d96cab3cc"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#abc65f01055dfcf06233ae25d96cab3cc">DCI2D_1_5MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02774">dci.h:2774</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__FDD_html_abeff5096d511f26303dd4398c7cb85c4"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#abeff5096d511f26303dd4398c7cb85c4">DCI2D_1_5MHz_FDD::REMQCL</a></div><div class="ttdeci">uint64_t REMQCL</div><div class="ttdoc">PDSCH REsource Mapping and Quasi-Co-Location Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02772">dci.h:2772</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__FDD_html_ac3f4b2e641dd8df86e230ed5e06732f0"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#ac3f4b2e641dd8df86e230ed5e06732f0">DCI2D_1_5MHz_FDD::padding0</a></div><div class="ttdeci">uint64_t padding0</div><div class="ttdoc">padding for ambiguity</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02794">dci.h:2794</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__FDD_html_af420f837695cdab0e237948918fe0f44"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#af420f837695cdab0e237948918fe0f44">DCI2D_1_5MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02784">dci.h:2784</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__FDD_html_af75476ac28aadaff90797c614ea2b34c"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#af75476ac28aadaff90797c614ea2b34c">DCI2D_1_5MHz_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02770">dci.h:2770</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__FDD_html_afff4695017eb72221f0549b9521e17a5"><div class="ttname"><a href="structDCI2D__1__5MHz__FDD.html#afff4695017eb72221f0549b9521e17a5">DCI2D_1_5MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02778">dci.h:2778</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__TDD_html"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html">DCI2D_1_5MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2D (1.5 MHz, TDD, 36 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02623">dci.h:2623</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__TDD_html_a07543a4e5495dc24128033fc0bde97c5"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a07543a4e5495dc24128033fc0bde97c5">DCI2D_1_5MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02640">dci.h:2640</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__TDD_html_a14bdbdb045f8c143571d4ee3fd49dbbd"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a14bdbdb045f8c143571d4ee3fd49dbbd">DCI2D_1_5MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02628">dci.h:2628</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__TDD_html_a1b347d9a91f9c4bd9bcac1817c5c54a7"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a1b347d9a91f9c4bd9bcac1817c5c54a7">DCI2D_1_5MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02632">dci.h:2632</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__TDD_html_a325baa75287a25ea0cbc0dd3297bba79"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a325baa75287a25ea0cbc0dd3297bba79">DCI2D_1_5MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02630">dci.h:2630</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__TDD_html_a32a0d8eda5b523b21b3d463aee105d50"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a32a0d8eda5b523b21b3d463aee105d50">DCI2D_1_5MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02648">dci.h:2648</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__TDD_html_a4a1af7e9d8a72ddc544abeaa4a85b01e"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a4a1af7e9d8a72ddc544abeaa4a85b01e">DCI2D_1_5MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02636">dci.h:2636</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__TDD_html_a7a994ee73b21776fbbe9cc791a93e10c"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a7a994ee73b21776fbbe9cc791a93e10c">DCI2D_1_5MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02646">dci.h:2646</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__TDD_html_a8f36e88ecbf96edbc042dc5016b24c65"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a8f36e88ecbf96edbc042dc5016b24c65">DCI2D_1_5MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02650">dci.h:2650</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__TDD_html_a921db5e10a0c3c5bd2763b9ad214ab50"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#a921db5e10a0c3c5bd2763b9ad214ab50">DCI2D_1_5MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02644">dci.h:2644</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__TDD_html_aa65ddf48876cc790733851ca6e1664bf"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#aa65ddf48876cc790733851ca6e1664bf">DCI2D_1_5MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02638">dci.h:2638</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__TDD_html_aa8fc5ee85a90c0985a595d6953d91e43"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#aa8fc5ee85a90c0985a595d6953d91e43">DCI2D_1_5MHz_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02624">dci.h:2624</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__TDD_html_ab4d8949e2d8480f131dd24c06146d5fa"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#ab4d8949e2d8480f131dd24c06146d5fa">DCI2D_1_5MHz_TDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02642">dci.h:2642</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__TDD_html_ae49209539b046e83ed353182e870b5d1"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#ae49209539b046e83ed353182e870b5d1">DCI2D_1_5MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02634">dci.h:2634</a></div></div>
<div class="ttc" id="astructDCI2D__1__5MHz__TDD_html_ae85201ff4d148690bd2411a90909e090"><div class="ttname"><a href="structDCI2D__1__5MHz__TDD.html#ae85201ff4d148690bd2411a90909e090">DCI2D_1_5MHz_TDD::REMQCL</a></div><div class="ttdeci">uint64_t REMQCL</div><div class="ttdoc">PDSCH REsource Mapping and Quasi-Co-Location Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02626">dci.h:2626</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__FDD_html"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html">DCI2D_20MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2D (20 MHz, FDD, 52 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02871">dci.h:2871</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__FDD_html_a0fce0042d169efa6e40d92e12dfd15fd"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#a0fce0042d169efa6e40d92e12dfd15fd">DCI2D_20MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02895">dci.h:2895</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__FDD_html_a1adc2d52ac81a3ac100b9a14574c2480"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#a1adc2d52ac81a3ac100b9a14574c2480">DCI2D_20MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02891">dci.h:2891</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__FDD_html_a1ca1632d2c6dc9d370ab111925c12e88"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#a1ca1632d2c6dc9d370ab111925c12e88">DCI2D_20MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02877">dci.h:2877</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__FDD_html_a4b998c290bfabab183d2bd09589826ea"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#a4b998c290bfabab183d2bd09589826ea">DCI2D_20MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02879">dci.h:2879</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__FDD_html_a56e7dd47b04ef3f0208129076855a0f5"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#a56e7dd47b04ef3f0208129076855a0f5">DCI2D_20MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02885">dci.h:2885</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__FDD_html_a6143d1f13a1007388677947291b7b3bb"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#a6143d1f13a1007388677947291b7b3bb">DCI2D_20MHz_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02873">dci.h:2873</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__FDD_html_a8e092c0954315bc310a46ce83f1fff68"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#a8e092c0954315bc310a46ce83f1fff68">DCI2D_20MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02875">dci.h:2875</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__FDD_html_aa983e51f35ff811e5d59c349f80a2294"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#aa983e51f35ff811e5d59c349f80a2294">DCI2D_20MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02881">dci.h:2881</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__FDD_html_adfeadc7cac56a9772146cce3e0a6afc4"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#adfeadc7cac56a9772146cce3e0a6afc4">DCI2D_20MHz_FDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02887">dci.h:2887</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__FDD_html_ae096e3e0d78e3530cfde7a7aa25b341a"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#ae096e3e0d78e3530cfde7a7aa25b341a">DCI2D_20MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02893">dci.h:2893</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__FDD_html_aeb85046a92d41059b1175f09cd28bd46"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#aeb85046a92d41059b1175f09cd28bd46">DCI2D_20MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02889">dci.h:2889</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__FDD_html_af2892e079f7a54a5706182ec9a488cb0"><div class="ttname"><a href="structDCI2D__20MHz__FDD.html#af2892e079f7a54a5706182ec9a488cb0">DCI2D_20MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02883">dci.h:2883</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__TDD_html"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html">DCI2D_20MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2D (20 MHz, TDD, 55 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02731">dci.h:2731</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__TDD_html_a1ac2119b7fc7fb456170bd34ee788e60"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a1ac2119b7fc7fb456170bd34ee788e60">DCI2D_20MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02761">dci.h:2761</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__TDD_html_a29c0eee9949bef5afc7449ff1c56ca55"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a29c0eee9949bef5afc7449ff1c56ca55">DCI2D_20MHz_TDD::REMQCL</a></div><div class="ttdeci">uint64_t REMQCL</div><div class="ttdoc">PDSCH REsource Mapping and Quasi-Co-Location Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02735">dci.h:2735</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__TDD_html_a2e7310f84730b2e3d13da67c018456a4"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a2e7310f84730b2e3d13da67c018456a4">DCI2D_20MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02753">dci.h:2753</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__TDD_html_a31f1c73c70b6051dbc92677e494ab109"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a31f1c73c70b6051dbc92677e494ab109">DCI2D_20MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02755">dci.h:2755</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__TDD_html_a337f717e35f6a0db75ca051ed673af9e"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a337f717e35f6a0db75ca051ed673af9e">DCI2D_20MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02757">dci.h:2757</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__TDD_html_a41b1f9b73a4e26b0b95714fa47a13cb5"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a41b1f9b73a4e26b0b95714fa47a13cb5">DCI2D_20MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02747">dci.h:2747</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__TDD_html_a422c1e67d09941224e1d9d1db75ed7fc"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a422c1e67d09941224e1d9d1db75ed7fc">DCI2D_20MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02739">dci.h:2739</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__TDD_html_a4a067bd74f3d5470539fe1b114a91b69"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a4a067bd74f3d5470539fe1b114a91b69">DCI2D_20MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02741">dci.h:2741</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__TDD_html_a4a43c2dc0e2ef9d985b139bc25e3b4d3"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a4a43c2dc0e2ef9d985b139bc25e3b4d3">DCI2D_20MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02743">dci.h:2743</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__TDD_html_a4d7404a734d54b590dd6bc756ea90816"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a4d7404a734d54b590dd6bc756ea90816">DCI2D_20MHz_TDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02751">dci.h:2751</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__TDD_html_a4f52e78ac449e21b0b4469e3b43ee4de"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a4f52e78ac449e21b0b4469e3b43ee4de">DCI2D_20MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02745">dci.h:2745</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__TDD_html_a87276a15cbdb9b69854ba5aeae317185"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#a87276a15cbdb9b69854ba5aeae317185">DCI2D_20MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02759">dci.h:2759</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__TDD_html_aa3b83754ecb1fb48ec87e73f0f9159b1"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#aa3b83754ecb1fb48ec87e73f0f9159b1">DCI2D_20MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02737">dci.h:2737</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__TDD_html_acf062e7771c6875b58f3b11b7e118a9a"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#acf062e7771c6875b58f3b11b7e118a9a">DCI2D_20MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02749">dci.h:2749</a></div></div>
<div class="ttc" id="astructDCI2D__20MHz__TDD_html_af9ba2784209ffd11babcf50851cb7c22"><div class="ttname"><a href="structDCI2D__20MHz__TDD.html#af9ba2784209ffd11babcf50851cb7c22">DCI2D_20MHz_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding to 64bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02733">dci.h:2733</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__FDD_html"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html">DCI2D_5MHz_FDD</a></div><div class="ttdoc">DCI Format Type 2D (5 MHz, FDD, 41 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02801">dci.h:2801</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__FDD_html_a0fbc6504cea409df01c582bb261ab7f4"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#a0fbc6504cea409df01c582bb261ab7f4">DCI2D_5MHz_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02807">dci.h:2807</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__FDD_html_a1bcaddd0d656e2e366f5dabc65f8607d"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#a1bcaddd0d656e2e366f5dabc65f8607d">DCI2D_5MHz_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02815">dci.h:2815</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__FDD_html_a3208aa6dea7d43320966866f60b51139"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#a3208aa6dea7d43320966866f60b51139">DCI2D_5MHz_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02821">dci.h:2821</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__FDD_html_a3ffc81cf27ecefa329512c5065ece139"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#a3ffc81cf27ecefa329512c5065ece139">DCI2D_5MHz_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02813">dci.h:2813</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__FDD_html_a557ec68bdae987c3a433b10a2686e27d"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#a557ec68bdae987c3a433b10a2686e27d">DCI2D_5MHz_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02827">dci.h:2827</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__FDD_html_a649e2f18c1c3a89879756f18cba6c4e4"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#a649e2f18c1c3a89879756f18cba6c4e4">DCI2D_5MHz_FDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02819">dci.h:2819</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__FDD_html_aad1e575ec30baa205857ed1e54b0d3e6"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#aad1e575ec30baa205857ed1e54b0d3e6">DCI2D_5MHz_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02823">dci.h:2823</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__FDD_html_ab0c0df4f069c59786cd66151501a164a"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#ab0c0df4f069c59786cd66151501a164a">DCI2D_5MHz_FDD::REMQCL</a></div><div class="ttdeci">uint64_t REMQCL</div><div class="ttdoc">PDSCH REsource Mapping and Quasi-Co-Location Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02805">dci.h:2805</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__FDD_html_ab3eb57442cca6f659fa3b59677d9232f"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#ab3eb57442cca6f659fa3b59677d9232f">DCI2D_5MHz_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02811">dci.h:2811</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__FDD_html_ad0a6df0c1bc24d7ece005595a6a54121"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#ad0a6df0c1bc24d7ece005595a6a54121">DCI2D_5MHz_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02817">dci.h:2817</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__FDD_html_ad5df30daf6ef0f1b080bee63223f8472"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#ad5df30daf6ef0f1b080bee63223f8472">DCI2D_5MHz_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02809">dci.h:2809</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__FDD_html_adf24d79da5a85e35d57749ea0dd7ae3c"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#adf24d79da5a85e35d57749ea0dd7ae3c">DCI2D_5MHz_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02803">dci.h:2803</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__FDD_html_ae9540b164da123ce0c912ae9f6683d40"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#ae9540b164da123ce0c912ae9f6683d40">DCI2D_5MHz_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02825">dci.h:2825</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__FDD_html_aeb58b5dadfd46ba0aed7985f91b59601"><div class="ttname"><a href="structDCI2D__5MHz__FDD.html#aeb58b5dadfd46ba0aed7985f91b59601">DCI2D_5MHz_FDD::padding0</a></div><div class="ttdeci">uint64_t padding0</div><div class="ttdoc">padding for ambiguity</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02829">dci.h:2829</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__TDD_html"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html">DCI2D_5MHz_TDD</a></div><div class="ttdoc">DCI Format Type 2D (5 MHz, TDD, 43 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02657">dci.h:2657</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__TDD_html_a0cbb90f0a857ad8300d5b83d34b70007"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#a0cbb90f0a857ad8300d5b83d34b70007">DCI2D_5MHz_TDD::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02677">dci.h:2677</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__TDD_html_a19eb32937f0e7dc713ad21865aa003bb"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#a19eb32937f0e7dc713ad21865aa003bb">DCI2D_5MHz_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02673">dci.h:2673</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__TDD_html_a38a5ff242e514e89a98c4162739bd40b"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#a38a5ff242e514e89a98c4162739bd40b">DCI2D_5MHz_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02679">dci.h:2679</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__TDD_html_a3cdad18983ce44411d1560fbe328aade"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#a3cdad18983ce44411d1560fbe328aade">DCI2D_5MHz_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02667">dci.h:2667</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__TDD_html_a701aeb08bc7a1797ebccf257c1416cf8"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#a701aeb08bc7a1797ebccf257c1416cf8">DCI2D_5MHz_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02663">dci.h:2663</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__TDD_html_a9a252326d3886464b409c628ea60907f"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#a9a252326d3886464b409c628ea60907f">DCI2D_5MHz_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02671">dci.h:2671</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__TDD_html_a9ce4b885970542e025f047c9f1397210"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#a9ce4b885970542e025f047c9f1397210">DCI2D_5MHz_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02687">dci.h:2687</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__TDD_html_a9f2905e6e81d8a42a9d6ba044588e74a"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#a9f2905e6e81d8a42a9d6ba044588e74a">DCI2D_5MHz_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02665">dci.h:2665</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__TDD_html_aa4b9ea5709151a144e1eeb3af4f29600"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#aa4b9ea5709151a144e1eeb3af4f29600">DCI2D_5MHz_TDD::REMQCL</a></div><div class="ttdeci">uint64_t REMQCL</div><div class="ttdoc">PDSCH REsource Mapping and Quasi-Co-Location Indicator.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02661">dci.h:2661</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__TDD_html_aa5a0cec904ad0538619bf39a7c44c9e4"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#aa5a0cec904ad0538619bf39a7c44c9e4">DCI2D_5MHz_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02669">dci.h:2669</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__TDD_html_aa614fe6e0b9aef0c349c6bd853cae763"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#aa614fe6e0b9aef0c349c6bd853cae763">DCI2D_5MHz_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02683">dci.h:2683</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__TDD_html_ab82770399f9501aa08783d360b9b5a91"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#ab82770399f9501aa08783d360b9b5a91">DCI2D_5MHz_TDD::srs_req</a></div><div class="ttdeci">uint64_t srs_req</div><div class="ttdoc">SRS Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02675">dci.h:2675</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__TDD_html_aba3166d42f4a26c2cfc8a36214c69c31"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#aba3166d42f4a26c2cfc8a36214c69c31">DCI2D_5MHz_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02681">dci.h:2681</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__TDD_html_ac5737dd0c53f4e976386beb7b4610600"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#ac5737dd0c53f4e976386beb7b4610600">DCI2D_5MHz_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02685">dci.h:2685</a></div></div>
<div class="ttc" id="astructDCI2D__5MHz__TDD_html_ae5f0bbab845ad40bba78d2449ce98c8e"><div class="ttname"><a href="structDCI2D__5MHz__TDD.html#ae5f0bbab845ad40bba78d2449ce98c8e">DCI2D_5MHz_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding to 64bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02659">dci.h:2659</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__FDD_html"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html">DCI2_10MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 2 (10 MHz, FDD, 2 Antenna Ports, 43 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01457">dci.h:1457</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__FDD_html_a2b3109a6b460fa638e8f56da67c52f85"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#a2b3109a6b460fa638e8f56da67c52f85">DCI2_10MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01481">dci.h:1481</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__FDD_html_a2c1c3eacb24113d67cc5ecd82d3b1885"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#a2c1c3eacb24113d67cc5ecd82d3b1885">DCI2_10MHz_2A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01465">dci.h:1465</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__FDD_html_a5f7836db3f5042fefbb2ced934641b03"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#a5f7836db3f5042fefbb2ced934641b03">DCI2_10MHz_2A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01483">dci.h:1483</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__FDD_html_a7407b1955a36fd6fea2f1f6f9b055aa8"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#a7407b1955a36fd6fea2f1f6f9b055aa8">DCI2_10MHz_2A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01467">dci.h:1467</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__FDD_html_a8cafe658d8a295b128df15d87224b9a6"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#a8cafe658d8a295b128df15d87224b9a6">DCI2_10MHz_2A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01475">dci.h:1475</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__FDD_html_aae94c8b6fc736b40bc56ab1e2e1842f6"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#aae94c8b6fc736b40bc56ab1e2e1842f6">DCI2_10MHz_2A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01459">dci.h:1459</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__FDD_html_ac3412bb1e4351417173f38cc58b102c2"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#ac3412bb1e4351417173f38cc58b102c2">DCI2_10MHz_2A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01469">dci.h:1469</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__FDD_html_acb09ece9238262a2494a9d9f93cd717d"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#acb09ece9238262a2494a9d9f93cd717d">DCI2_10MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01477">dci.h:1477</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__FDD_html_ad23dd44716014348a81a5694801adb1b"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#ad23dd44716014348a81a5694801adb1b">DCI2_10MHz_2A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01473">dci.h:1473</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__FDD_html_adc41ed0d5306f491c9779a8df9ccdbab"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#adc41ed0d5306f491c9779a8df9ccdbab">DCI2_10MHz_2A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01463">dci.h:1463</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__FDD_html_ae7bed09fc96d4bf6e5bb373a7d9d1588"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#ae7bed09fc96d4bf6e5bb373a7d9d1588">DCI2_10MHz_2A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01461">dci.h:1461</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__FDD_html_af2a766581c2cac233d57004908dfc30c"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#af2a766581c2cac233d57004908dfc30c">DCI2_10MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01479">dci.h:1479</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__FDD_html_af488f3f67309f4ec617aab4511556aa6"><div class="ttname"><a href="structDCI2__10MHz__2A__FDD.html#af488f3f67309f4ec617aab4511556aa6">DCI2_10MHz_2A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01471">dci.h:1471</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__TDD_html"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html">DCI2_10MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 2 (10 MHz, TDD, 2 Antenna Ports, 46 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01190">dci.h:1190</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__TDD_html_a199937a54c12db4b4bd309603ae32a76"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a199937a54c12db4b4bd309603ae32a76">DCI2_10MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01210">dci.h:1210</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__TDD_html_a2781f57fdc7dbf9384feba58d452277d"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a2781f57fdc7dbf9384feba58d452277d">DCI2_10MHz_2A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01212">dci.h:1212</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__TDD_html_a283547582c756a931692e72a6cc4f6ad"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a283547582c756a931692e72a6cc4f6ad">DCI2_10MHz_2A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding to 64bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01192">dci.h:1192</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__TDD_html_a295cc505221837e6dd3b459d2393e273"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a295cc505221837e6dd3b459d2393e273">DCI2_10MHz_2A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01206">dci.h:1206</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__TDD_html_a36c799af5ccce6c90ea40ec36966d593"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a36c799af5ccce6c90ea40ec36966d593">DCI2_10MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01214">dci.h:1214</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__TDD_html_a5c1abd0e2ecf503d16bf1af2f520ceb4"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a5c1abd0e2ecf503d16bf1af2f520ceb4">DCI2_10MHz_2A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01218">dci.h:1218</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__TDD_html_a6eaf6a5406d607835297b90901b6ec96"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a6eaf6a5406d607835297b90901b6ec96">DCI2_10MHz_2A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01200">dci.h:1200</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__TDD_html_a753e04502b6e8cb469659c51408be371"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a753e04502b6e8cb469659c51408be371">DCI2_10MHz_2A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01196">dci.h:1196</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__TDD_html_a80bc6ee4f1d11702aab9507e3ed462dd"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#a80bc6ee4f1d11702aab9507e3ed462dd">DCI2_10MHz_2A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01208">dci.h:1208</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__TDD_html_ab280a7a8dab609d0ef9d48ef6022f6ac"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#ab280a7a8dab609d0ef9d48ef6022f6ac">DCI2_10MHz_2A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01198">dci.h:1198</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__TDD_html_ad7dad338d4d33d3d82ca36af08d21b54"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#ad7dad338d4d33d3d82ca36af08d21b54">DCI2_10MHz_2A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01194">dci.h:1194</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__TDD_html_af5564d59295953fb146c5f7848a97564"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#af5564d59295953fb146c5f7848a97564">DCI2_10MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01216">dci.h:1216</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__TDD_html_af60c2ba8b376c0274217f5b0c12828e0"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#af60c2ba8b376c0274217f5b0c12828e0">DCI2_10MHz_2A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01204">dci.h:1204</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__2A__TDD_html_afcf6fe7c05f764b9b06fa784c11eaf22"><div class="ttname"><a href="structDCI2__10MHz__2A__TDD.html#afcf6fe7c05f764b9b06fa784c11eaf22">DCI2_10MHz_2A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01202">dci.h:1202</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__FDD_html"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html">DCI2_10MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 2 (5 MHz, TDD, 4 Antenna Ports, 46 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01490">dci.h:1490</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__FDD_html_a48433c46bcaa050f85e6aef800f41140"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#a48433c46bcaa050f85e6aef800f41140">DCI2_10MHz_4A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01492">dci.h:1492</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__FDD_html_a48ebd3fd9706067b0e59d9315325e429"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#a48ebd3fd9706067b0e59d9315325e429">DCI2_10MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01514">dci.h:1514</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__FDD_html_a6a4e56f6ef68213ae3b0b254402262f4"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#a6a4e56f6ef68213ae3b0b254402262f4">DCI2_10MHz_4A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01504">dci.h:1504</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__FDD_html_a70d4d904679e6d9b9e3c8f6371f65ad7"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#a70d4d904679e6d9b9e3c8f6371f65ad7">DCI2_10MHz_4A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01502">dci.h:1502</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__FDD_html_a8bfb8cf84931d584ce6ca9238faea29e"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#a8bfb8cf84931d584ce6ca9238faea29e">DCI2_10MHz_4A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01498">dci.h:1498</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__FDD_html_a8c7a44d6c9fb606909cac630672ed93b"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#a8c7a44d6c9fb606909cac630672ed93b">DCI2_10MHz_4A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01516">dci.h:1516</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__FDD_html_a9ef6409c5f39a376ffcf950b5b10b4ac"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#a9ef6409c5f39a376ffcf950b5b10b4ac">DCI2_10MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01512">dci.h:1512</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__FDD_html_abf26d645fad8c1607e69e7da9f28de1d"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#abf26d645fad8c1607e69e7da9f28de1d">DCI2_10MHz_4A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01500">dci.h:1500</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__FDD_html_acb40a1cfa2cbf5a3ef84122605ce867c"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#acb40a1cfa2cbf5a3ef84122605ce867c">DCI2_10MHz_4A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01508">dci.h:1508</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__FDD_html_ad3372641fce2f8aae2462cfc67c7d628"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#ad3372641fce2f8aae2462cfc67c7d628">DCI2_10MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01510">dci.h:1510</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__FDD_html_ae2c2db1226f5060ef53066b608a1d66d"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#ae2c2db1226f5060ef53066b608a1d66d">DCI2_10MHz_4A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01496">dci.h:1496</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__FDD_html_ae7a145edde7a259eb438d492d184824c"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#ae7a145edde7a259eb438d492d184824c">DCI2_10MHz_4A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01506">dci.h:1506</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__FDD_html_aead00f17aaa13e4f9b26fbb510bb01a7"><div class="ttname"><a href="structDCI2__10MHz__4A__FDD.html#aead00f17aaa13e4f9b26fbb510bb01a7">DCI2_10MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01494">dci.h:1494</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__TDD_html"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html">DCI2_10MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 2 (10 MHz, TDD, 4 Antenna Ports, 49 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01225">dci.h:1225</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__TDD_html_a1b3caac07a51fae5a0e69a8a16e7dd12"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a1b3caac07a51fae5a0e69a8a16e7dd12">DCI2_10MHz_4A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01235">dci.h:1235</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__TDD_html_a22776ed343f7816dd68c6ecd85935945"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a22776ed343f7816dd68c6ecd85935945">DCI2_10MHz_4A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01227">dci.h:1227</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__TDD_html_a2e30c05a0b31964d3f042fcbfcf7b8c0"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a2e30c05a0b31964d3f042fcbfcf7b8c0">DCI2_10MHz_4A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01237">dci.h:1237</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__TDD_html_a2e5c386105fb6d9b550ba551dc3af006"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a2e5c386105fb6d9b550ba551dc3af006">DCI2_10MHz_4A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01247">dci.h:1247</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__TDD_html_a3780a78f9c36b4da49fecf88f9ef74c0"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a3780a78f9c36b4da49fecf88f9ef74c0">DCI2_10MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01251">dci.h:1251</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__TDD_html_a4ed0fb7dedbc9f1016e3f838c1880739"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a4ed0fb7dedbc9f1016e3f838c1880739">DCI2_10MHz_4A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01241">dci.h:1241</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__TDD_html_a63cab98cc3252d63d490f0d1ab7ee1b3"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a63cab98cc3252d63d490f0d1ab7ee1b3">DCI2_10MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01249">dci.h:1249</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__TDD_html_a6acb3ce15c3426662a949c93370f4f6b"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a6acb3ce15c3426662a949c93370f4f6b">DCI2_10MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01229">dci.h:1229</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__TDD_html_a7d4c1770b3aea14a8ed11895c922c67f"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a7d4c1770b3aea14a8ed11895c922c67f">DCI2_10MHz_4A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01231">dci.h:1231</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__TDD_html_a876a9b81f87764f904dfc9856777a34d"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a876a9b81f87764f904dfc9856777a34d">DCI2_10MHz_4A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01239">dci.h:1239</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__TDD_html_a8d27ab09fbb769ff6c7752b5e4c2d718"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#a8d27ab09fbb769ff6c7752b5e4c2d718">DCI2_10MHz_4A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01243">dci.h:1243</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__TDD_html_ab3f03da3ad627ff4c6956c3508a8f77a"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#ab3f03da3ad627ff4c6956c3508a8f77a">DCI2_10MHz_4A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01233">dci.h:1233</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__TDD_html_ac6d7ed4f4a7312f8f8a5642c6ee5f1f7"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#ac6d7ed4f4a7312f8f8a5642c6ee5f1f7">DCI2_10MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01245">dci.h:1245</a></div></div>
<div class="ttc" id="astructDCI2__10MHz__4A__TDD_html_ac975f72d50d24c032a2969333af6dc6b"><div class="ttname"><a href="structDCI2__10MHz__4A__TDD.html#ac975f72d50d24c032a2969333af6dc6b">DCI2_10MHz_4A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01253">dci.h:1253</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__FDD_html"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html">DCI2_1_5MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 2 (1.5 MHz, FDD, 2 Antenna Ports, 31 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01330">dci.h:1330</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__FDD_html_a01630b80c28883ec5f1617286f527838"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#a01630b80c28883ec5f1617286f527838">DCI2_1_5MHz_2A_FDD::mcs1</a></div><div class="ttdeci">uint32_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01346">dci.h:1346</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__FDD_html_a06817ec3bee11c679216c39fcd327917"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#a06817ec3bee11c679216c39fcd327917">DCI2_1_5MHz_2A_FDD::ndi1</a></div><div class="ttdeci">uint32_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01344">dci.h:1344</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__FDD_html_a103ce5841af4456a3fd0418892c77429"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#a103ce5841af4456a3fd0418892c77429">DCI2_1_5MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01352">dci.h:1352</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__FDD_html_a20c0bf626c39a92ff81a874808dabd5a"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#a20c0bf626c39a92ff81a874808dabd5a">DCI2_1_5MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint32_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01350">dci.h:1350</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__FDD_html_a7109d7577c3c49ae795248e721fcb49c"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#a7109d7577c3c49ae795248e721fcb49c">DCI2_1_5MHz_2A_FDD::padding</a></div><div class="ttdeci">uint32_t padding</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01332">dci.h:1332</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__FDD_html_a7192e639c58d7940e9d227b751ddabce"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#a7192e639c58d7940e9d227b751ddabce">DCI2_1_5MHz_2A_FDD::ndi2</a></div><div class="ttdeci">uint32_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01338">dci.h:1338</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__FDD_html_a722edd62da4c7eaf8ecb525958b2fd46"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#a722edd62da4c7eaf8ecb525958b2fd46">DCI2_1_5MHz_2A_FDD::rv1</a></div><div class="ttdeci">uint32_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01342">dci.h:1342</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__FDD_html_a7dacddc70ec583e85e9948606e43a111"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#a7dacddc70ec583e85e9948606e43a111">DCI2_1_5MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01354">dci.h:1354</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__FDD_html_aaea97f4580e50f641f68fea5b22e9b04"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#aaea97f4580e50f641f68fea5b22e9b04">DCI2_1_5MHz_2A_FDD::mcs2</a></div><div class="ttdeci">uint32_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01340">dci.h:1340</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__FDD_html_abc8302805182e9cb39c91e9b6c94a73e"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#abc8302805182e9cb39c91e9b6c94a73e">DCI2_1_5MHz_2A_FDD::tpmi</a></div><div class="ttdeci">uint32_t tpmi</div><div class="ttdoc">precoding bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01334">dci.h:1334</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__FDD_html_abe0ce212a50dc1b59576c119fe3a11e7"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#abe0ce212a50dc1b59576c119fe3a11e7">DCI2_1_5MHz_2A_FDD::rv2</a></div><div class="ttdeci">uint32_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01336">dci.h:1336</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__FDD_html_ae4ffac1daf96a8a57d8e06df0a506208"><div class="ttname"><a href="structDCI2__1__5MHz__2A__FDD.html#ae4ffac1daf96a8a57d8e06df0a506208">DCI2_1_5MHz_2A_FDD::tb_swap</a></div><div class="ttdeci">uint32_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01348">dci.h:1348</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__TDD_html"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html">DCI2_1_5MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 2 (1.5 MHz, TDD, 2 Antenna Ports, 34 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01054">dci.h:1054</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__TDD_html_a1576bf070e2ec5fd90d37c66ed3755be"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#a1576bf070e2ec5fd90d37c66ed3755be">DCI2_1_5MHz_2A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01070">dci.h:1070</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__TDD_html_a18e1fafb1d13cb0a4f8517ab02c66b4f"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#a18e1fafb1d13cb0a4f8517ab02c66b4f">DCI2_1_5MHz_2A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01072">dci.h:1072</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__TDD_html_a4d8188580e46b3b983e7091294dff7fa"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#a4d8188580e46b3b983e7091294dff7fa">DCI2_1_5MHz_2A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01064">dci.h:1064</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__TDD_html_a50dd157e28162de0dd9759d3dbeee383"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#a50dd157e28162de0dd9759d3dbeee383">DCI2_1_5MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01078">dci.h:1078</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__TDD_html_a6abc2767f29a00f7eaedf80864b45e60"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#a6abc2767f29a00f7eaedf80864b45e60">DCI2_1_5MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01080">dci.h:1080</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__TDD_html_a7bd223bdbc51a18410da8b00c8fabd7f"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#a7bd223bdbc51a18410da8b00c8fabd7f">DCI2_1_5MHz_2A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01068">dci.h:1068</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__TDD_html_a7e79a35dfc9c9826e058ca88a267308c"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#a7e79a35dfc9c9826e058ca88a267308c">DCI2_1_5MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01074">dci.h:1074</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__TDD_html_a86de46b5c47063f4ef13ea957c0e9c66"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#a86de46b5c47063f4ef13ea957c0e9c66">DCI2_1_5MHz_2A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding to 64bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01056">dci.h:1056</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__TDD_html_a9a9a84187b0f5fef6614037c71bbe3e7"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#a9a9a84187b0f5fef6614037c71bbe3e7">DCI2_1_5MHz_2A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01066">dci.h:1066</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__TDD_html_aa3cd2f405712b2f73bd880b06f008769"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#aa3cd2f405712b2f73bd880b06f008769">DCI2_1_5MHz_2A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01076">dci.h:1076</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__TDD_html_ac3bfb217e4062f991bf70fd8044cb8ed"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#ac3bfb217e4062f991bf70fd8044cb8ed">DCI2_1_5MHz_2A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01062">dci.h:1062</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__TDD_html_ac6f0b4b06872fb7fbf345746920670e5"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#ac6f0b4b06872fb7fbf345746920670e5">DCI2_1_5MHz_2A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01060">dci.h:1060</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__2A__TDD_html_adff485f57e5d6a4af2f0b7425742a70e"><div class="ttname"><a href="structDCI2__1__5MHz__2A__TDD.html#adff485f57e5d6a4af2f0b7425742a70e">DCI2_1_5MHz_2A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01058">dci.h:1058</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__FDD_html"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html">DCI2_1_5MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 2 (1.5 MHz, FDD, 4 Antenna Ports, 34 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01361">dci.h:1361</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__FDD_html_a04d719cee1292fcf685572c2f4c583d5"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a04d719cee1292fcf685572c2f4c583d5">DCI2_1_5MHz_4A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01379">dci.h:1379</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__FDD_html_a06f507dd4fb3c951373a5b2f3a1be667"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a06f507dd4fb3c951373a5b2f3a1be667">DCI2_1_5MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01385">dci.h:1385</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__FDD_html_a287e14f697d6eb999aa6013f2d1d456d"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a287e14f697d6eb999aa6013f2d1d456d">DCI2_1_5MHz_4A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01377">dci.h:1377</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__FDD_html_a44d117eb6f0f28e93ca2655ea41ec666"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a44d117eb6f0f28e93ca2655ea41ec666">DCI2_1_5MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01381">dci.h:1381</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__FDD_html_a5f8d6846d39fa4f2a14f80c7826f1849"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a5f8d6846d39fa4f2a14f80c7826f1849">DCI2_1_5MHz_4A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01373">dci.h:1373</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__FDD_html_a6af57bafde327301faab58d4c06e00a7"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a6af57bafde327301faab58d4c06e00a7">DCI2_1_5MHz_4A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01369">dci.h:1369</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__FDD_html_a7e91626bb6849da40cbb3777caff2038"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a7e91626bb6849da40cbb3777caff2038">DCI2_1_5MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01383">dci.h:1383</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__FDD_html_a83924e81ba2c8d0919bd152c4dfb45b1"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a83924e81ba2c8d0919bd152c4dfb45b1">DCI2_1_5MHz_4A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 32 bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01363">dci.h:1363</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__FDD_html_a8f942a0303964ba26a253c75099951b9"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#a8f942a0303964ba26a253c75099951b9">DCI2_1_5MHz_4A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01367">dci.h:1367</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__FDD_html_ac196749cbb0860831bd01dceb7836e99"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#ac196749cbb0860831bd01dceb7836e99">DCI2_1_5MHz_4A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01375">dci.h:1375</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__FDD_html_ac5cbce8888a1c793e7c79391cf712c89"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#ac5cbce8888a1c793e7c79391cf712c89">DCI2_1_5MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">precoding bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01365">dci.h:1365</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__FDD_html_aeb32f2038b3859e24a7054d19d83ed8d"><div class="ttname"><a href="structDCI2__1__5MHz__4A__FDD.html#aeb32f2038b3859e24a7054d19d83ed8d">DCI2_1_5MHz_4A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01371">dci.h:1371</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__TDD_html"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html">DCI2_1_5MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 2 (1.5 MHz, TDD, 4 Antenna Ports, 37 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01087">dci.h:1087</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__TDD_html_a13b10a9911cb83c50b73b22fffd358d7"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#a13b10a9911cb83c50b73b22fffd358d7">DCI2_1_5MHz_4A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01089">dci.h:1089</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__TDD_html_a3c45a6ff2520bfa4389a1434a44915ba"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#a3c45a6ff2520bfa4389a1434a44915ba">DCI2_1_5MHz_4A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01109">dci.h:1109</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__TDD_html_a431f751eecbb7ecff39e094cc95b46d2"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#a431f751eecbb7ecff39e094cc95b46d2">DCI2_1_5MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01111">dci.h:1111</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__TDD_html_a4c0962c2749f0e57c0d5cb0cc12d8b2f"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#a4c0962c2749f0e57c0d5cb0cc12d8b2f">DCI2_1_5MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01091">dci.h:1091</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__TDD_html_a8246fabc2229f80167aa31f5a8ea02ac"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#a8246fabc2229f80167aa31f5a8ea02ac">DCI2_1_5MHz_4A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01101">dci.h:1101</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__TDD_html_a90ba0f6fd8b230091de92c0953d40883"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#a90ba0f6fd8b230091de92c0953d40883">DCI2_1_5MHz_4A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01103">dci.h:1103</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__TDD_html_a9b5fc4eb9ff2939d70feec171c607495"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#a9b5fc4eb9ff2939d70feec171c607495">DCI2_1_5MHz_4A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01093">dci.h:1093</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__TDD_html_aadfee06a5c94675a1eb8d1111aa01352"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#aadfee06a5c94675a1eb8d1111aa01352">DCI2_1_5MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01107">dci.h:1107</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__TDD_html_ac4d052413334b77179c469fbc75713c3"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#ac4d052413334b77179c469fbc75713c3">DCI2_1_5MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01113">dci.h:1113</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__TDD_html_ad8b7a31d0cf757acc1d06024edb91963"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#ad8b7a31d0cf757acc1d06024edb91963">DCI2_1_5MHz_4A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01105">dci.h:1105</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__TDD_html_af1b2a9d7224c1b2447d20b8c0102512a"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#af1b2a9d7224c1b2447d20b8c0102512a">DCI2_1_5MHz_4A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01099">dci.h:1099</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__TDD_html_af63a0311591956edd908ba923391cf87"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#af63a0311591956edd908ba923391cf87">DCI2_1_5MHz_4A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01095">dci.h:1095</a></div></div>
<div class="ttc" id="astructDCI2__1__5MHz__4A__TDD_html_afefd224877cc0858baf6e8cbb57fbda4"><div class="ttname"><a href="structDCI2__1__5MHz__4A__TDD.html#afefd224877cc0858baf6e8cbb57fbda4">DCI2_1_5MHz_4A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01097">dci.h:1097</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__FDD_html"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html">DCI2_20MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 2 (20 MHz, FDD, 2 Antenna Ports, 51 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01522">dci.h:1522</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__FDD_html_a22ba53508be9217c1ab91e8f8085b446"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#a22ba53508be9217c1ab91e8f8085b446">DCI2_20MHz_2A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01532">dci.h:1532</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__FDD_html_a2a0dc7fccfc9266508ad805e12f6df88"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#a2a0dc7fccfc9266508ad805e12f6df88">DCI2_20MHz_2A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01548">dci.h:1548</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__FDD_html_a5ce3aa650265b9fc65968ff6f454b44c"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#a5ce3aa650265b9fc65968ff6f454b44c">DCI2_20MHz_2A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01538">dci.h:1538</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__FDD_html_a6ee0eafde50dfaafce414edb0b058d80"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#a6ee0eafde50dfaafce414edb0b058d80">DCI2_20MHz_2A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01534">dci.h:1534</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__FDD_html_a8fa40a9a09e97605438892786f0ecc5a"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#a8fa40a9a09e97605438892786f0ecc5a">DCI2_20MHz_2A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01526">dci.h:1526</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__FDD_html_a949637919a38449ca13675fdfec85b6d"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#a949637919a38449ca13675fdfec85b6d">DCI2_20MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01544">dci.h:1544</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__FDD_html_a9c7a75af8918b1d1ab95645f5216f2f1"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#a9c7a75af8918b1d1ab95645f5216f2f1">DCI2_20MHz_2A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01524">dci.h:1524</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__FDD_html_aa41d3fccd98db38fee8511e54fceb793"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#aa41d3fccd98db38fee8511e54fceb793">DCI2_20MHz_2A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01530">dci.h:1530</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__FDD_html_aab799064c65fd676a4b12740df0eab60"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#aab799064c65fd676a4b12740df0eab60">DCI2_20MHz_2A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01536">dci.h:1536</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__FDD_html_aae23ff6a7c05b5a475bcbb6132fc2540"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#aae23ff6a7c05b5a475bcbb6132fc2540">DCI2_20MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01546">dci.h:1546</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__FDD_html_aaed952a4ec4e68264ef911d4942d7a16"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#aaed952a4ec4e68264ef911d4942d7a16">DCI2_20MHz_2A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01540">dci.h:1540</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__FDD_html_ab3b81e860fe2c90c99c5b56637d3b451"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#ab3b81e860fe2c90c99c5b56637d3b451">DCI2_20MHz_2A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01528">dci.h:1528</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__FDD_html_af87e34f16709d201e60e75f4cff35d16"><div class="ttname"><a href="structDCI2__20MHz__2A__FDD.html#af87e34f16709d201e60e75f4cff35d16">DCI2_20MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01542">dci.h:1542</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__TDD_html"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html">DCI2_20MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 2 (20 MHz, TDD, 2 Antenna Ports, 54 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01260">dci.h:1260</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__TDD_html_a017a79252d6e41671fa495f96f7433cf"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a017a79252d6e41671fa495f96f7433cf">DCI2_20MHz_2A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01276">dci.h:1276</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__TDD_html_a017e914004e3a6f6c093aaa507ef0877"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a017e914004e3a6f6c093aaa507ef0877">DCI2_20MHz_2A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01270">dci.h:1270</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__TDD_html_a362fcb742235bacf93cd16f833fe78f6"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a362fcb742235bacf93cd16f833fe78f6">DCI2_20MHz_2A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01272">dci.h:1272</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__TDD_html_a372c68d0e8d4933bdf5b6e73e4343e27"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a372c68d0e8d4933bdf5b6e73e4343e27">DCI2_20MHz_2A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01274">dci.h:1274</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__TDD_html_a88a1c36d7cc6dd56e901f5ed875fe48e"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a88a1c36d7cc6dd56e901f5ed875fe48e">DCI2_20MHz_2A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01288">dci.h:1288</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__TDD_html_a899f2cd9af0f84d6bc36fa0fcf7e898d"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a899f2cd9af0f84d6bc36fa0fcf7e898d">DCI2_20MHz_2A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01266">dci.h:1266</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__TDD_html_a99885606f18b68280c25d9eb33801ecf"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a99885606f18b68280c25d9eb33801ecf">DCI2_20MHz_2A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01264">dci.h:1264</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__TDD_html_a9cb5b435fd2825813494b327fe167fc0"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a9cb5b435fd2825813494b327fe167fc0">DCI2_20MHz_2A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01268">dci.h:1268</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__TDD_html_a9e6fbcf8a92eeef322d665c022d11dd0"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#a9e6fbcf8a92eeef322d665c022d11dd0">DCI2_20MHz_2A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding to 64bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01262">dci.h:1262</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__TDD_html_aa04ff12176a2b595e09e941a0eaced55"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#aa04ff12176a2b595e09e941a0eaced55">DCI2_20MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01284">dci.h:1284</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__TDD_html_aa0ea315e016330bb6f7a12526c07a4bd"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#aa0ea315e016330bb6f7a12526c07a4bd">DCI2_20MHz_2A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01278">dci.h:1278</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__TDD_html_ae8053139a04c114b81462a2d6b62cd99"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#ae8053139a04c114b81462a2d6b62cd99">DCI2_20MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01280">dci.h:1280</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__TDD_html_aef016a7863a49ae5e4de87dba3a0f79a"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#aef016a7863a49ae5e4de87dba3a0f79a">DCI2_20MHz_2A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01282">dci.h:1282</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__2A__TDD_html_afeae0fad2da7372c467b489dd811418b"><div class="ttname"><a href="structDCI2__20MHz__2A__TDD.html#afeae0fad2da7372c467b489dd811418b">DCI2_20MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01286">dci.h:1286</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__FDD_html"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html">DCI2_20MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 2 (20 MHz, FDD, 4 Antenna Ports, 54 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01555">dci.h:1555</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__FDD_html_a016f0e9f2779b34c0cd0321c5af5629c"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a016f0e9f2779b34c0cd0321c5af5629c">DCI2_20MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01559">dci.h:1559</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__FDD_html_a101d4846e877fb1d9882aece20e237c3"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a101d4846e877fb1d9882aece20e237c3">DCI2_20MHz_4A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01569">dci.h:1569</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__FDD_html_a1f84dc0ee8dc09afc3d485be3c030d74"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a1f84dc0ee8dc09afc3d485be3c030d74">DCI2_20MHz_4A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01565">dci.h:1565</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__FDD_html_a33899103e95335b978112bfd29f6a493"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a33899103e95335b978112bfd29f6a493">DCI2_20MHz_4A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01581">dci.h:1581</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__FDD_html_a62051075c441ef1c8a8e8fc338ee5328"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a62051075c441ef1c8a8e8fc338ee5328">DCI2_20MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01575">dci.h:1575</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__FDD_html_a669e533a1ee216b65735c8d97d1e30ef"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a669e533a1ee216b65735c8d97d1e30ef">DCI2_20MHz_4A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01567">dci.h:1567</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__FDD_html_a6e408fe8a58e64747bdeb5a26899905c"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a6e408fe8a58e64747bdeb5a26899905c">DCI2_20MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01579">dci.h:1579</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__FDD_html_a723a57b83bfd297aba43f37352566025"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a723a57b83bfd297aba43f37352566025">DCI2_20MHz_4A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01563">dci.h:1563</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__FDD_html_a81b33287f4b184529ff6b35ad6508322"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#a81b33287f4b184529ff6b35ad6508322">DCI2_20MHz_4A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01573">dci.h:1573</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__FDD_html_aa566fd08b05acd2aee66a08498528903"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#aa566fd08b05acd2aee66a08498528903">DCI2_20MHz_4A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01571">dci.h:1571</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__FDD_html_aa9c4581152163664c943cb316d3dc701"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#aa9c4581152163664c943cb316d3dc701">DCI2_20MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01577">dci.h:1577</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__FDD_html_aabccfb741a3770ef52ed51940590f4b2"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#aabccfb741a3770ef52ed51940590f4b2">DCI2_20MHz_4A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01561">dci.h:1561</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__FDD_html_acb2d8426d8c885e17479f028286b157c"><div class="ttname"><a href="structDCI2__20MHz__4A__FDD.html#acb2d8426d8c885e17479f028286b157c">DCI2_20MHz_4A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01557">dci.h:1557</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__TDD_html"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html">DCI2_20MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 2 (20 MHz, TDD, 4 Antenna Ports, 57 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01295">dci.h:1295</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__TDD_html_a472699af29d3f6de2fa568133ebd7ffd"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#a472699af29d3f6de2fa568133ebd7ffd">DCI2_20MHz_4A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01307">dci.h:1307</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__TDD_html_a53fe28395333ac8720432da8f5ca0276"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#a53fe28395333ac8720432da8f5ca0276">DCI2_20MHz_4A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01309">dci.h:1309</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__TDD_html_a58eba9145bd4a88655e42c8372c0d6c4"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#a58eba9145bd4a88655e42c8372c0d6c4">DCI2_20MHz_4A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01301">dci.h:1301</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__TDD_html_a6b92921542243912c8c24b6d2943bbba"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#a6b92921542243912c8c24b6d2943bbba">DCI2_20MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01315">dci.h:1315</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__TDD_html_a77b363f3d8497c37114ee16fc1366301"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#a77b363f3d8497c37114ee16fc1366301">DCI2_20MHz_4A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01317">dci.h:1317</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__TDD_html_a9bdf4f5defb6acc13f24c07e4e5482e4"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#a9bdf4f5defb6acc13f24c07e4e5482e4">DCI2_20MHz_4A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01303">dci.h:1303</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__TDD_html_aa04bae6d4fc9bb0398755e084d5f35b4"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#aa04bae6d4fc9bb0398755e084d5f35b4">DCI2_20MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01299">dci.h:1299</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__TDD_html_aa09436f3fa224b13ade04b0647d5263e"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#aa09436f3fa224b13ade04b0647d5263e">DCI2_20MHz_4A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01305">dci.h:1305</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__TDD_html_ab41d3a4364f85afcb757c949c7627b04"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#ab41d3a4364f85afcb757c949c7627b04">DCI2_20MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01319">dci.h:1319</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__TDD_html_ad0c162300b96a64376594648b4b83f7f"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#ad0c162300b96a64376594648b4b83f7f">DCI2_20MHz_4A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01311">dci.h:1311</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__TDD_html_adb3a81d73122a2125482c9b7d2820983"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#adb3a81d73122a2125482c9b7d2820983">DCI2_20MHz_4A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01323">dci.h:1323</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__TDD_html_ae0ae95a4aacb1a356b75981106c359f2"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#ae0ae95a4aacb1a356b75981106c359f2">DCI2_20MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01321">dci.h:1321</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__TDD_html_afa480525ed1aa321d149d356e3fe09b5"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#afa480525ed1aa321d149d356e3fe09b5">DCI2_20MHz_4A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01313">dci.h:1313</a></div></div>
<div class="ttc" id="astructDCI2__20MHz__4A__TDD_html_aff36595b9f6264a126f81a80eff8f99b"><div class="ttname"><a href="structDCI2__20MHz__4A__TDD.html#aff36595b9f6264a126f81a80eff8f99b">DCI2_20MHz_4A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01297">dci.h:1297</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__FDD_html"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html">DCI2_5MHz_2A_FDD</a></div><div class="ttdoc">DCI Format Type 2 (5 MHz, FDD, 2 Antenna Ports, 39 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01392">dci.h:1392</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__FDD_html_a06984414696dad09efd74fe585b788c6"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#a06984414696dad09efd74fe585b788c6">DCI2_5MHz_2A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01418">dci.h:1418</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__FDD_html_a1a646bde2029c5201c4f4ec07ec4acae"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#a1a646bde2029c5201c4f4ec07ec4acae">DCI2_5MHz_2A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01402">dci.h:1402</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__FDD_html_a2ee44c9aed7066b3f2e560edf9a1f3b7"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#a2ee44c9aed7066b3f2e560edf9a1f3b7">DCI2_5MHz_2A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01406">dci.h:1406</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__FDD_html_a75e905e6babb51fca4a68bccf3c89f92"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#a75e905e6babb51fca4a68bccf3c89f92">DCI2_5MHz_2A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01414">dci.h:1414</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__FDD_html_a8c33bd67e344a07caa5010bacf76bd0b"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#a8c33bd67e344a07caa5010bacf76bd0b">DCI2_5MHz_2A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01410">dci.h:1410</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__FDD_html_a8db9fee08f87498d66c98831fb0dd9ff"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#a8db9fee08f87498d66c98831fb0dd9ff">DCI2_5MHz_2A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01398">dci.h:1398</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__FDD_html_a8fd0f40302f93e1836d9887db37907cd"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#a8fd0f40302f93e1836d9887db37907cd">DCI2_5MHz_2A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01404">dci.h:1404</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__FDD_html_ac67d67f70103e1b1dc24ee7a7a28aca1"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#ac67d67f70103e1b1dc24ee7a7a28aca1">DCI2_5MHz_2A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01408">dci.h:1408</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__FDD_html_ad1ede1971b3c5f5a282871174eb86391"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#ad1ede1971b3c5f5a282871174eb86391">DCI2_5MHz_2A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01394">dci.h:1394</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__FDD_html_ae58145875ab17c26b9cd6da685cfb011"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#ae58145875ab17c26b9cd6da685cfb011">DCI2_5MHz_2A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01412">dci.h:1412</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__FDD_html_ae8bd864b29e12279d37ed32c99021d42"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#ae8bd864b29e12279d37ed32c99021d42">DCI2_5MHz_2A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01416">dci.h:1416</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__FDD_html_ae9ef3679a4f7d25c4ad63127312deb5f"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#ae9ef3679a4f7d25c4ad63127312deb5f">DCI2_5MHz_2A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01400">dci.h:1400</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__FDD_html_af8d37d7ee808be96f4baee755ede09d6"><div class="ttname"><a href="structDCI2__5MHz__2A__FDD.html#af8d37d7ee808be96f4baee755ede09d6">DCI2_5MHz_2A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01396">dci.h:1396</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__TDD_html"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html">DCI2_5MHz_2A_TDD</a></div><div class="ttdoc">DCI Format Type 2 (5 MHz, TDD, 2 Antenna Ports, 42 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01120">dci.h:1120</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__TDD_html_a183c5009b126571a1d875bdfe1a2b413"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a183c5009b126571a1d875bdfe1a2b413">DCI2_5MHz_2A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01140">dci.h:1140</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__TDD_html_a20ae11d57ac3ed395272d33e8cbccbbd"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a20ae11d57ac3ed395272d33e8cbccbbd">DCI2_5MHz_2A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01134">dci.h:1134</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__TDD_html_a3a20a47b75b9c5addfd7089bf6fe87c5"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a3a20a47b75b9c5addfd7089bf6fe87c5">DCI2_5MHz_2A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01148">dci.h:1148</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__TDD_html_a43aaa097a46cee03788321248da49f7f"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a43aaa097a46cee03788321248da49f7f">DCI2_5MHz_2A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01136">dci.h:1136</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__TDD_html_a4a5d05d3fc669a815f51c251fc1b7f67"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a4a5d05d3fc669a815f51c251fc1b7f67">DCI2_5MHz_2A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01132">dci.h:1132</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__TDD_html_a5449436fe5488f2fca5bd50ee29f77d2"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a5449436fe5488f2fca5bd50ee29f77d2">DCI2_5MHz_2A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01144">dci.h:1144</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__TDD_html_a5813c2dd350ed71282bb1b68da420b3d"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a5813c2dd350ed71282bb1b68da420b3d">DCI2_5MHz_2A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01142">dci.h:1142</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__TDD_html_a6229c9715841535182165eccd7dfea0e"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a6229c9715841535182165eccd7dfea0e">DCI2_5MHz_2A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01128">dci.h:1128</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__TDD_html_a72fd9b050ab1ca0d9a092c139372c0ab"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a72fd9b050ab1ca0d9a092c139372c0ab">DCI2_5MHz_2A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01130">dci.h:1130</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__TDD_html_a95e84cc7d8e67f3e95f89ef90a708a18"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#a95e84cc7d8e67f3e95f89ef90a708a18">DCI2_5MHz_2A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding to 64bits</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01122">dci.h:1122</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__TDD_html_aa36897a06bd432d1db73e37887196911"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#aa36897a06bd432d1db73e37887196911">DCI2_5MHz_2A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01126">dci.h:1126</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__TDD_html_aa50b7e831becff7e8f4be775b1142fc3"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#aa50b7e831becff7e8f4be775b1142fc3">DCI2_5MHz_2A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01124">dci.h:1124</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__TDD_html_ab36c19eb97fc07c83c952bbc4e29d13c"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#ab36c19eb97fc07c83c952bbc4e29d13c">DCI2_5MHz_2A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01138">dci.h:1138</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__2A__TDD_html_aea6e3112dc05e3d146faabb321fc71c3"><div class="ttname"><a href="structDCI2__5MHz__2A__TDD.html#aea6e3112dc05e3d146faabb321fc71c3">DCI2_5MHz_2A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01146">dci.h:1146</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__FDD_html"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html">DCI2_5MHz_4A_FDD</a></div><div class="ttdoc">DCI Format Type 2 (5 MHz, TDD, 4 Antenna Ports, 42 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01425">dci.h:1425</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__FDD_html_a0fe72138f7c825ca69e969bc339a6641"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a0fe72138f7c825ca69e969bc339a6641">DCI2_5MHz_4A_FDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01427">dci.h:1427</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__FDD_html_a2ab9d36145da60ce13defd9604b434ed"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a2ab9d36145da60ce13defd9604b434ed">DCI2_5MHz_4A_FDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01435">dci.h:1435</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__FDD_html_a3209ed0b3040ca532d56420c4616da2e"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a3209ed0b3040ca532d56420c4616da2e">DCI2_5MHz_4A_FDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01437">dci.h:1437</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__FDD_html_a38479851f8c3f1146f192112d90b43dc"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a38479851f8c3f1146f192112d90b43dc">DCI2_5MHz_4A_FDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01439">dci.h:1439</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__FDD_html_a4aec2e454caaaaad11a8bf691fb21dc9"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a4aec2e454caaaaad11a8bf691fb21dc9">DCI2_5MHz_4A_FDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01431">dci.h:1431</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__FDD_html_a4d76a4250d861a318a2a86f37bd22b92"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a4d76a4250d861a318a2a86f37bd22b92">DCI2_5MHz_4A_FDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01451">dci.h:1451</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__FDD_html_a555ef145539bfb84472accf8ab30872d"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a555ef145539bfb84472accf8ab30872d">DCI2_5MHz_4A_FDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01433">dci.h:1433</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__FDD_html_a597f56c9bc5a120f4ad5539448ba07d9"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a597f56c9bc5a120f4ad5539448ba07d9">DCI2_5MHz_4A_FDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01429">dci.h:1429</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__FDD_html_a689cc84e585af47dfcb3d3c7d43210a8"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a689cc84e585af47dfcb3d3c7d43210a8">DCI2_5MHz_4A_FDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01443">dci.h:1443</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__FDD_html_a79f98c585e33166318f4ae731da9d7f9"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#a79f98c585e33166318f4ae731da9d7f9">DCI2_5MHz_4A_FDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01445">dci.h:1445</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__FDD_html_aa77e6bbbd6d152a7c5a1f488c15e33a9"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#aa77e6bbbd6d152a7c5a1f488c15e33a9">DCI2_5MHz_4A_FDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01449">dci.h:1449</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__FDD_html_ac0997c7e51e384cd979d5d9bf41310d8"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#ac0997c7e51e384cd979d5d9bf41310d8">DCI2_5MHz_4A_FDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01447">dci.h:1447</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__FDD_html_afbad75cdaad4d983a7bc91a7cd93a7a5"><div class="ttname"><a href="structDCI2__5MHz__4A__FDD.html#afbad75cdaad4d983a7bc91a7cd93a7a5">DCI2_5MHz_4A_FDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01441">dci.h:1441</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__TDD_html"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html">DCI2_5MHz_4A_TDD</a></div><div class="ttdoc">DCI Format Type 2 (5 MHz, TDD, 4 Antenna Ports, 45 bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01155">dci.h:1155</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__TDD_html_a121a16a6001fb246a9fdd6c3a200babd"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a121a16a6001fb246a9fdd6c3a200babd">DCI2_5MHz_4A_TDD::rah</a></div><div class="ttdeci">uint64_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01183">dci.h:1183</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__TDD_html_a2f79c79cc5289508e8a6355e949acd8f"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a2f79c79cc5289508e8a6355e949acd8f">DCI2_5MHz_4A_TDD::rballoc</a></div><div class="ttdeci">uint64_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01181">dci.h:1181</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__TDD_html_a34e56bc707281ae546c0e05bd7dca70d"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a34e56bc707281ae546c0e05bd7dca70d">DCI2_5MHz_4A_TDD::ndi1</a></div><div class="ttdeci">uint64_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01169">dci.h:1169</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__TDD_html_a4d28e57b573cd5a78deb4dcdc6201a66"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a4d28e57b573cd5a78deb4dcdc6201a66">DCI2_5MHz_4A_TDD::ndi2</a></div><div class="ttdeci">uint64_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01163">dci.h:1163</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__TDD_html_a5e134b0edab4b575068cb141ad2a5ada"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a5e134b0edab4b575068cb141ad2a5ada">DCI2_5MHz_4A_TDD::TPC</a></div><div class="ttdeci">uint64_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01179">dci.h:1179</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__TDD_html_a6e4e7c5d7e51d73cf9ad45d298b30485"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a6e4e7c5d7e51d73cf9ad45d298b30485">DCI2_5MHz_4A_TDD::harq_pid</a></div><div class="ttdeci">uint64_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01175">dci.h:1175</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__TDD_html_a748d4b581a20759cc3d7b60e7f9f639d"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a748d4b581a20759cc3d7b60e7f9f639d">DCI2_5MHz_4A_TDD::rv2</a></div><div class="ttdeci">uint64_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01161">dci.h:1161</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__TDD_html_a834f5f98948e1b4ee4779a992c14b264"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a834f5f98948e1b4ee4779a992c14b264">DCI2_5MHz_4A_TDD::mcs1</a></div><div class="ttdeci">uint64_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01171">dci.h:1171</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__TDD_html_a91da1c4801378568132c788d643cf851"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a91da1c4801378568132c788d643cf851">DCI2_5MHz_4A_TDD::tpmi</a></div><div class="ttdeci">uint64_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01159">dci.h:1159</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__TDD_html_a9a5a00f5ac6d269b50724aeab6fd062f"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#a9a5a00f5ac6d269b50724aeab6fd062f">DCI2_5MHz_4A_TDD::dai</a></div><div class="ttdeci">uint64_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01177">dci.h:1177</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__TDD_html_aa7c1af41a32d4e7b6477743753af0e5e"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#aa7c1af41a32d4e7b6477743753af0e5e">DCI2_5MHz_4A_TDD::tb_swap</a></div><div class="ttdeci">uint64_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01173">dci.h:1173</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__TDD_html_ab366749404e6e08d0abc054617523e57"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#ab366749404e6e08d0abc054617523e57">DCI2_5MHz_4A_TDD::rv1</a></div><div class="ttdeci">uint64_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01167">dci.h:1167</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__TDD_html_ae83b8696052aee363d5a3bec0764967a"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#ae83b8696052aee363d5a3bec0764967a">DCI2_5MHz_4A_TDD::mcs2</a></div><div class="ttdeci">uint64_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01165">dci.h:1165</a></div></div>
<div class="ttc" id="astructDCI2__5MHz__4A__TDD_html_af999ee330b1f02a62ed814668c8a6b8a"><div class="ttname"><a href="structDCI2__5MHz__4A__TDD.html#af999ee330b1f02a62ed814668c8a6b8a">DCI2_5MHz_4A_TDD::padding</a></div><div class="ttdeci">uint64_t padding</div><div class="ttdoc">padding for 64-bit</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l01157">dci.h:1157</a></div></div>
<div class="ttc" id="astructDCI3__5MHz__FDD__t_html"><div class="ttname"><a href="structDCI3__5MHz__FDD__t.html">DCI3_5MHz_FDD_t</a></div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02917">dci.h:2918</a></div></div>
<div class="ttc" id="astructDCI3__5MHz__FDD__t_html_a0129d117bcb3a5485d730d5fce841f10"><div class="ttname"><a href="structDCI3__5MHz__FDD__t.html#a0129d117bcb3a5485d730d5fce841f10">DCI3_5MHz_FDD_t::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02919">dci.h:2919</a></div></div>
<div class="ttc" id="astructDCI3__5MHz__TDD__0__t_html"><div class="ttname"><a href="structDCI3__5MHz__TDD__0__t.html">DCI3_5MHz_TDD_0_t</a></div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02902">dci.h:2903</a></div></div>
<div class="ttc" id="astructDCI3__5MHz__TDD__0__t_html_a3e6f74f853041c0b7750a72057a76685"><div class="ttname"><a href="structDCI3__5MHz__TDD__0__t.html#a3e6f74f853041c0b7750a72057a76685">DCI3_5MHz_TDD_0_t::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02904">dci.h:2904</a></div></div>
<div class="ttc" id="astructDCI3__5MHz__TDD__1__6__t_html"><div class="ttname"><a href="structDCI3__5MHz__TDD__1__6__t.html">DCI3_5MHz_TDD_1_6_t</a></div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02909">dci.h:2910</a></div></div>
<div class="ttc" id="astructDCI3__5MHz__TDD__1__6__t_html_a16fbf2803a7656de6fb0d5ae691a1993"><div class="ttname"><a href="structDCI3__5MHz__TDD__1__6__t.html#a16fbf2803a7656de6fb0d5ae691a1993">DCI3_5MHz_TDD_1_6_t::TPC</a></div><div class="ttdeci">uint32_t TPC</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02911">dci.h:2911</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html">DCI_INFO_EXTRACTED</a></div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02978">dci.h:2978</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_a21d36b315f6234462e3cb1165d2d7b97"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#a21d36b315f6234462e3cb1165d2d7b97">DCI_INFO_EXTRACTED::rballoc</a></div><div class="ttdeci">uint32_t rballoc</div><div class="ttdoc">RB Assignment (ceil(log2(N_RB_DL/P)) bits)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02994">dci.h:2994</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_a2668592bc5ac0d211c9f56299db42e93"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#a2668592bc5ac0d211c9f56299db42e93">DCI_INFO_EXTRACTED::cshift</a></div><div class="ttdeci">uint8_t cshift</div><div class="ttdoc">Cyclic shift.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02998">dci.h:2998</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_a2aa63a8b619f962c4dc5b7ee86af7885"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#a2aa63a8b619f962c4dc5b7ee86af7885">DCI_INFO_EXTRACTED::mcs2</a></div><div class="ttdeci">uint8_t mcs2</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l03015">dci.h:3015</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_a2f6f74f14b810c58a1b86bff3401c4f7"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#a2f6f74f14b810c58a1b86bff3401c4f7">DCI_INFO_EXTRACTED::ndi2</a></div><div class="ttdeci">uint8_t ndi2</div><div class="ttdoc">New Data Indicator 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l03013">dci.h:3013</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_a5638f4bf2ef9e7bc50e0f27be0555db5"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#a5638f4bf2ef9e7bc50e0f27be0555db5">DCI_INFO_EXTRACTED::dai</a></div><div class="ttdeci">uint8_t dai</div><div class="ttdoc">Downlink Assignment Index.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l03002">dci.h:3002</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_a5ec14db3afa5cd0de7f9baaee77ea68a"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#a5ec14db3afa5cd0de7f9baaee77ea68a">DCI_INFO_EXTRACTED::type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdoc">type = 0 =&gt; DCI Format 0, type = 1 =&gt; DCI Format 1A</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02980">dci.h:2980</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_a63ef4f7b34fd22aad759b0de8c4f72de"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#a63ef4f7b34fd22aad759b0de8c4f72de">DCI_INFO_EXTRACTED::ulindex</a></div><div class="ttdeci">uint8_t ulindex</div><div class="ttdoc">DAI (TDD)</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l03004">dci.h:3004</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_a67de3dd99509f06b4c82d8b1fd582182"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#a67de3dd99509f06b4c82d8b1fd582182">DCI_INFO_EXTRACTED::rv2</a></div><div class="ttdeci">uint8_t rv2</div><div class="ttdoc">Redundancy version 2.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l03011">dci.h:3011</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_a6ad20c2097a65648c7a312b41cb9653c"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#a6ad20c2097a65648c7a312b41cb9653c">DCI_INFO_EXTRACTED::srs_req</a></div><div class="ttdeci">uint8_t srs_req</div><div class="ttdoc">SRS Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02988">dci.h:2988</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_a7655123070043dc7cb48365c7d769f6e"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#a7655123070043dc7cb48365c7d769f6e">DCI_INFO_EXTRACTED::hopping</a></div><div class="ttdeci">uint8_t hopping</div><div class="ttdoc">Hopping flag.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l03000">dci.h:3000</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_a8049b358d96c1799bc249dab2ac110c7"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#a8049b358d96c1799bc249dab2ac110c7">DCI_INFO_EXTRACTED::TPC</a></div><div class="ttdeci">uint8_t TPC</div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02990">dci.h:2990</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_a840cb3ebb2fd5ca1d3e5ecc70e32952f"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#a840cb3ebb2fd5ca1d3e5ecc70e32952f">DCI_INFO_EXTRACTED::rah</a></div><div class="ttdeci">uint8_t rah</div><div class="ttdoc">Resource Allocation Header.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02982">dci.h:2982</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_a89c457a5de447692d8ef66942dca58f8"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#a89c457a5de447692d8ef66942dca58f8">DCI_INFO_EXTRACTED::tpmi</a></div><div class="ttdeci">uint8_t tpmi</div><div class="ttdoc">TPMI information for precoding.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l03009">dci.h:3009</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_a9171d5d02b27f3ea9985e748d9ab1077"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#a9171d5d02b27f3ea9985e748d9ab1077">DCI_INFO_EXTRACTED::rv1</a></div><div class="ttdeci">uint8_t rv1</div><div class="ttdoc">Redundancy version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l03017">dci.h:3017</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_a97d05b182923af80d80d97992abb6351"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#a97d05b182923af80d80d97992abb6351">DCI_INFO_EXTRACTED::vrb_type</a></div><div class="ttdeci">uint8_t vrb_type</div><div class="ttdoc">Localized/Distributed VRB.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02992">dci.h:2992</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_aa5e98b6fa5789b670b9e83940e0c6427"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#aa5e98b6fa5789b670b9e83940e0c6427">DCI_INFO_EXTRACTED::Ngap</a></div><div class="ttdeci">uint8_t Ngap</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02996">dci.h:2996</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_aabef61b42018ebf8ea521609a1c05c8d"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#aabef61b42018ebf8ea521609a1c05c8d">DCI_INFO_EXTRACTED::harq_pid</a></div><div class="ttdeci">uint8_t harq_pid</div><div class="ttdoc">HARQ Process.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02984">dci.h:2984</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_abe2449d53c82b85f9cb65d7951297783"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#abe2449d53c82b85f9cb65d7951297783">DCI_INFO_EXTRACTED::cqi_req</a></div><div class="ttdeci">uint8_t cqi_req</div><div class="ttdoc">CQI Request.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l02986">dci.h:2986</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_acb6f055f78faf207360aac019ba8d730"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#acb6f055f78faf207360aac019ba8d730">DCI_INFO_EXTRACTED::mcs1</a></div><div class="ttdeci">uint8_t mcs1</div><div class="ttdoc">Modulation and Coding Scheme and Redundancy Version 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l03021">dci.h:3021</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_aed5bdd648f55cb6c9b4a4c4826417d1b"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#aed5bdd648f55cb6c9b4a4c4826417d1b">DCI_INFO_EXTRACTED::tb_swap</a></div><div class="ttdeci">uint8_t tb_swap</div><div class="ttdoc">TB swap.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l03007">dci.h:3007</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_af59d81f73267fd0b3b0efd1476779e21"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#af59d81f73267fd0b3b0efd1476779e21">DCI_INFO_EXTRACTED::ap_si_nl_id</a></div><div class="ttdeci">uint64_t ap_si_nl_id</div><div class="ttdoc">Scrambling ID.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l03024">dci.h:3024</a></div></div>
<div class="ttc" id="astructDCI__INFO__EXTRACTED_html_affd8b1660e351e45777dc962e151709f"><div class="ttname"><a href="structDCI__INFO__EXTRACTED.html#affd8b1660e351e45777dc962e151709f">DCI_INFO_EXTRACTED::ndi1</a></div><div class="ttdeci">uint8_t ndi1</div><div class="ttdoc">New Data Indicator 1.</div><div class="ttdef"><b>Definition:</b> <a href="dci_8h_source.html#l03019">dci.h:3019</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_5af9fdd4183f08096cdb22ec38cf11f9.html">openair1</a></li><li class="navelem"><a class="el" href="dir_e81a90d0e6897e24bae38777a1e7c8b9.html">PHY</a></li><li class="navelem"><a class="el" href="dir_c96d6d663b150f85e933331073ada5da.html">LTE_TRANSPORT</a></li><li class="navelem"><b>dci.h</b></li>
    <li class="footer">Generated on Mon Jul 5 2021 11:23:13 for OpenAirInterface by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
