<stg><name>bitrp</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="2" to="3">
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="3" to="3">
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="2">
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="4">
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="4" to="5">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="5" to="2">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0">
<![CDATA[
entry:0  br label %bb9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
bb9:0  %a_3 = phi i11 [ 0, %entry ], [ %i_1, %bb7 ], [ %i_1, %bb6 ] ; <i11> [#uses=4]

]]></node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="11">
<![CDATA[
bb9:1  %a_3_cast = zext i11 %a_3 to i32                ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="a_3_cast"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb9:2  %empty_155 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb9:3  %exitcond = icmp eq i11 %a_3, -1024             ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb9:4  %i_1 = add i11 %a_3, 1                          ; <i11> [#uses=2]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb9:5  br i1 %exitcond, label %return, label %bb5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0">
<![CDATA[
return:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb5:0  %a = phi i32 [ %a_1, %bb4 ], [ %a_3_cast, %bb9 ] ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb5:1  %j = phi i4 [ %j_2, %bb4 ], [ 0, %bb9 ]         ; <i4> [#uses=2]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb5:2  %b = phi i32 [ %b_1, %bb4 ], [ 0, %bb9 ]        ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb5:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb5:4  %exitcond2 = icmp eq i4 %j, -6                  ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb5:5  %j_2 = add i4 %j, 1                             ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5:6  br i1 %exitcond2, label %bb6, label %bb4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="31" op_0_bw="32">
<![CDATA[
bb4:0  %tmp_108 = trunc i32 %b to i31                  ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="32">
<![CDATA[
bb4:1  %tmp_109 = trunc i32 %a to i1                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
bb4:2  %b_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_108, i1 %tmp_109) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb4:3  %tmp_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %a, i32 1, i32 31) ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="31">
<![CDATA[
bb4:4  %a_1 = sext i31 %tmp_s to i32                   ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0">
<![CDATA[
bb4:5  br label %bb5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb6:0  %tmp = icmp sgt i32 %b, %a_3_cast               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb6:1  br i1 %tmp, label %bb7, label %bb9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="32">
<![CDATA[
bb7:0  %tmp_24 = zext i32 %b to i64                    ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb7:1  %xreal_V_addr = getelementptr [1024 x i32]* %xreal_V, i64 0, i64 %tmp_24 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="xreal_V_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="11">
<![CDATA[
bb7:2  %tmp_25 = zext i11 %a_3 to i64                  ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb7:3  %xreal_V_addr_4 = getelementptr [1024 x i32]* %xreal_V, i64 0, i64 %tmp_25 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="xreal_V_addr_4"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="10">
<![CDATA[
bb7:4  %t_V = load i32* %xreal_V_addr_4                ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="10">
<![CDATA[
bb7:5  %xreal_V_load_4 = load i32* %xreal_V_addr       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="xreal_V_load_4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb7:8  %ximag_V_addr = getelementptr [1024 x i32]* %ximag_V, i64 0, i64 %tmp_24 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="ximag_V_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb7:9  %ximag_V_addr_4 = getelementptr [1024 x i32]* %ximag_V, i64 0, i64 %tmp_25 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="ximag_V_addr_4"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="10">
<![CDATA[
bb7:10  %t_V_62 = load i32* %ximag_V_addr_4             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t_V_62"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="10">
<![CDATA[
bb7:11  %ximag_V_load_4 = load i32* %ximag_V_addr       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ximag_V_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="10">
<![CDATA[
bb7:4  %t_V = load i32* %xreal_V_addr_4                ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="10">
<![CDATA[
bb7:5  %xreal_V_load_4 = load i32* %xreal_V_addr       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="xreal_V_load_4"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb7:6  store i32 %xreal_V_load_4, i32* %xreal_V_addr_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="10">
<![CDATA[
bb7:10  %t_V_62 = load i32* %ximag_V_addr_4             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t_V_62"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="10">
<![CDATA[
bb7:11  %ximag_V_load_4 = load i32* %ximag_V_addr       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ximag_V_load_4"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb7:12  store i32 %ximag_V_load_4, i32* %ximag_V_addr_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb7:7  store i32 %t_V, i32* %xreal_V_addr

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb7:13  store i32 %t_V_62, i32* %ximag_V_addr

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
bb7:14  br label %bb9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="56" name="xreal_V" dir="2" iftype="2">
<core>RAM</core><StgValue><ssdm name="xreal_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="ximag_V" dir="2" iftype="2">
<core>RAM</core><StgValue><ssdm name="ximag_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="59" from="stg_58" to="a_3" fromId="58" toId="7">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="60" from="stg_6" to="a_3" fromId="6" toId="7">
</dataflow>
<dataflow id="61" from="i_1" to="a_3" fromId="11" toId="7">
<BackEdge/>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="62" from="stg_47" to="a_3" fromId="47" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="63" from="i_1" to="a_3" fromId="11" toId="7">
<BackEdge/>
<condition id="33">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="64" from="stg_28" to="a_3" fromId="28" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="65" from="a_3" to="a_3_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecLoopTripCount" to="empty_155" fromId="66" toId="9">
</dataflow>
<dataflow id="69" from="stg_68" to="empty_155" fromId="68" toId="9">
</dataflow>
<dataflow id="70" from="stg_68" to="empty_155" fromId="68" toId="9">
</dataflow>
<dataflow id="71" from="stg_68" to="empty_155" fromId="68" toId="9">
</dataflow>
<dataflow id="72" from="a_3" to="exitcond" fromId="7" toId="10">
</dataflow>
<dataflow id="74" from="stg_73" to="exitcond" fromId="73" toId="10">
</dataflow>
<dataflow id="75" from="a_3" to="i_1" fromId="7" toId="11">
</dataflow>
<dataflow id="77" from="stg_76" to="i_1" fromId="76" toId="11">
</dataflow>
<dataflow id="78" from="exitcond" to="stg_12" fromId="10" toId="12">
</dataflow>
<dataflow id="79" from="a_1" to="a" fromId="25" toId="14">
<BackEdge/>
<condition id="34">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="80" from="stg_26" to="a" fromId="26" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="81" from="a_3_cast" to="a" fromId="8" toId="14">
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="82" from="stg_12" to="a" fromId="12" toId="14">
</dataflow>
<dataflow id="83" from="j_2" to="j" fromId="19" toId="15">
<BackEdge/>
<condition id="36">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="84" from="stg_26" to="j" fromId="26" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="86" from="stg_85" to="j" fromId="85" toId="15">
<condition id="37">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="87" from="stg_12" to="j" fromId="12" toId="15">
</dataflow>
<dataflow id="88" from="b_1" to="b" fromId="23" toId="16">
<BackEdge/>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="89" from="stg_26" to="b" fromId="26" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="91" from="stg_90" to="b" fromId="90" toId="16">
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="92" from="stg_12" to="b" fromId="12" toId="16">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="66" toId="17">
</dataflow>
<dataflow id="95" from="stg_94" to="empty" fromId="94" toId="17">
</dataflow>
<dataflow id="96" from="stg_94" to="empty" fromId="94" toId="17">
</dataflow>
<dataflow id="97" from="stg_94" to="empty" fromId="94" toId="17">
</dataflow>
<dataflow id="98" from="j" to="exitcond2" fromId="15" toId="18">
</dataflow>
<dataflow id="100" from="stg_99" to="exitcond2" fromId="99" toId="18">
</dataflow>
<dataflow id="101" from="j" to="j_2" fromId="15" toId="19">
</dataflow>
<dataflow id="103" from="stg_102" to="j_2" fromId="102" toId="19">
</dataflow>
<dataflow id="104" from="exitcond2" to="stg_20" fromId="18" toId="20">
</dataflow>
<dataflow id="105" from="b" to="tmp_108" fromId="16" toId="21">
</dataflow>
<dataflow id="106" from="a" to="tmp_109" fromId="14" toId="22">
</dataflow>
<dataflow id="108" from="_ssdm_op_BitConcatenate.i32.i31.i1" to="b_1" fromId="107" toId="23">
</dataflow>
<dataflow id="109" from="tmp_108" to="b_1" fromId="21" toId="23">
</dataflow>
<dataflow id="110" from="tmp_109" to="b_1" fromId="22" toId="23">
</dataflow>
<dataflow id="112" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="tmp_s" fromId="111" toId="24">
</dataflow>
<dataflow id="113" from="a" to="tmp_s" fromId="14" toId="24">
</dataflow>
<dataflow id="115" from="stg_114" to="tmp_s" fromId="114" toId="24">
</dataflow>
<dataflow id="117" from="stg_116" to="tmp_s" fromId="116" toId="24">
</dataflow>
<dataflow id="118" from="tmp_s" to="a_1" fromId="24" toId="25">
</dataflow>
<dataflow id="119" from="b" to="tmp" fromId="16" toId="27">
</dataflow>
<dataflow id="120" from="a_3_cast" to="tmp" fromId="8" toId="27">
</dataflow>
<dataflow id="121" from="tmp" to="stg_28" fromId="27" toId="28">
</dataflow>
<dataflow id="122" from="b" to="tmp_24" fromId="16" toId="29">
</dataflow>
<dataflow id="123" from="xreal_V" to="xreal_V_addr" fromId="56" toId="30">
</dataflow>
<dataflow id="125" from="stg_124" to="xreal_V_addr" fromId="124" toId="30">
</dataflow>
<dataflow id="126" from="tmp_24" to="xreal_V_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="127" from="a_3" to="tmp_25" fromId="7" toId="31">
</dataflow>
<dataflow id="128" from="xreal_V" to="xreal_V_addr_4" fromId="56" toId="32">
</dataflow>
<dataflow id="129" from="stg_124" to="xreal_V_addr_4" fromId="124" toId="32">
</dataflow>
<dataflow id="130" from="tmp_25" to="xreal_V_addr_4" fromId="31" toId="32">
</dataflow>
<dataflow id="131" from="xreal_V_addr_4" to="t_V" fromId="32" toId="33">
</dataflow>
<dataflow id="132" from="xreal_V_addr" to="xreal_V_load_4" fromId="30" toId="34">
</dataflow>
<dataflow id="133" from="ximag_V" to="ximag_V_addr" fromId="57" toId="35">
</dataflow>
<dataflow id="134" from="stg_124" to="ximag_V_addr" fromId="124" toId="35">
</dataflow>
<dataflow id="135" from="tmp_24" to="ximag_V_addr" fromId="29" toId="35">
</dataflow>
<dataflow id="136" from="ximag_V" to="ximag_V_addr_4" fromId="57" toId="36">
</dataflow>
<dataflow id="137" from="stg_124" to="ximag_V_addr_4" fromId="124" toId="36">
</dataflow>
<dataflow id="138" from="tmp_25" to="ximag_V_addr_4" fromId="31" toId="36">
</dataflow>
<dataflow id="139" from="ximag_V_addr_4" to="t_V_62" fromId="36" toId="37">
</dataflow>
<dataflow id="140" from="ximag_V_addr" to="ximag_V_load_4" fromId="35" toId="38">
</dataflow>
<dataflow id="141" from="xreal_V_addr_4" to="t_V" fromId="32" toId="39">
</dataflow>
<dataflow id="142" from="xreal_V_addr" to="xreal_V_load_4" fromId="30" toId="40">
</dataflow>
<dataflow id="143" from="xreal_V_load_4" to="stg_41" fromId="40" toId="41">
</dataflow>
<dataflow id="144" from="xreal_V_addr_4" to="stg_41" fromId="32" toId="41">
</dataflow>
<dataflow id="145" from="ximag_V_addr_4" to="t_V_62" fromId="36" toId="42">
</dataflow>
<dataflow id="146" from="ximag_V_addr" to="ximag_V_load_4" fromId="35" toId="43">
</dataflow>
<dataflow id="147" from="ximag_V_load_4" to="stg_44" fromId="43" toId="44">
</dataflow>
<dataflow id="148" from="ximag_V_addr_4" to="stg_44" fromId="36" toId="44">
</dataflow>
<dataflow id="149" from="t_V" to="stg_45" fromId="39" toId="45">
</dataflow>
<dataflow id="150" from="xreal_V_addr" to="stg_45" fromId="30" toId="45">
</dataflow>
<dataflow id="151" from="t_V_62" to="stg_46" fromId="42" toId="46">
</dataflow>
<dataflow id="152" from="ximag_V_addr" to="stg_46" fromId="35" toId="46">
</dataflow>
<dataflow id="153" from="exitcond" to="stg_2" fromId="10" toId="2">
</dataflow>
<dataflow id="154" from="exitcond2" to="stg_3" fromId="18" toId="3">
</dataflow>
<dataflow id="155" from="tmp" to="stg_3" fromId="27" toId="3">
</dataflow>
</dataflows>


</stg>
