// Seed: 3696164111
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input id_12;
  inout id_11;
  input id_10;
  input id_9;
  input id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  timeunit 1ps;
  always @(1 or posedge 1) begin
    if (!id_12)
      assume (1);
      else if ("" && id_1) if (1 || 1) id_5 = 1;
  end
endmodule
