# 3.1 Data Structure

## 3.1.1 Kernel

```c
57 static LIST_HEAD(accel_table);
```



```c
447 struct adf_accel_dev {
448     struct adf_etr_data *transport;
449     struct adf_hw_device_data *hw_device; 
450     struct adf_cfg_device_data *cfg;
451     struct adf_fw_loader_data *fw_loader; 
452     struct adf_admin_comms *admin; 
453     struct adf_uio_control_accel *accel;
454     unsigned int num_ker_bundles;  
455     struct adf_heartbeat *heartbeat;
456     struct adf_ver *pver;
457     unsigned int autoreset_on_error;
458     struct list_head crypto_list;  
...
```

458 crypto\_list: instance队列.

```c
 55 struct qat_crypto_instance {
 56     struct adf_etr_ring_data *sym_tx;
 57     struct adf_etr_ring_data *sym_rx;
 58     struct adf_etr_ring_data *pke_tx;
 59     struct adf_etr_ring_data *pke_rx;
 60     struct adf_accel_dev *accel_dev;
 61     struct list_head list;
 62     unsigned long state;
 63     int id;
 64     atomic_t refctr;
 65 };
```



```c
 59 struct adf_etr_ring_data {
 60     void *base_addr;
 61     atomic_t *inflights;
 62     spinlock_t lock;    /* protects ring data struct */
 63     adf_callback_fn callback;
 64     struct adf_etr_bank_data *bank;
 65     dma_addr_t dma_addr;
 66     u32 head;
 67     u32 tail;
 68     uint8_t ring_number;
 69     uint8_t ring_size;
 70     uint8_t msg_size;
 71     uint8_t reserved;
 72     struct adf_etr_ring_debug_entry *ring_debug;
 73     u32 csr_tail_offset;
 74     u32 max_inflights;
 75 } __packed;
 76 
 77 struct adf_etr_bank_data {
 78     struct adf_etr_ring_data *rings;
 79     struct tasklet_struct resp_handler;
 80     void __iomem *csr_addr;
 81     struct adf_accel_dev *accel_dev;
 82     uint32_t irq_coalesc_timer;
 83     uint16_t ring_mask;
 84     uint16_t irq_mask;
 85     spinlock_t lock;    /* protects bank data struct */
 86     struct dentry *bank_debug_dir;
 87     struct dentry *bank_debug_cfg;
 88     uint32_t bank_number;
 89 } __packed;
 90     
 91 struct adf_etr_data {
 92     struct adf_etr_bank_data *banks;
 93     struct dentry *debug;
 94 };
 95 
```



```c
 86 struct adf_cfg_ring {     
 87     u8 mode:1;            
 88     enum adf_accel_serv_type serv_type; 
 89     u8 number:4;
 90 };
 91 
 92 struct adf_cfg_bundle {
 93     /* Section(s) name this bundle is shared by */
 94     char **sections;
 95     int max_section;
 96     int section_index;
 97     int number;
 98     enum adf_cfg_bundle_type type; 
 99     cpumask_t affinity_mask;
100     int polling_mode;
101     int instance_num;
102     int num_of_rings;
103     /* contains all the info about rings */
104     struct adf_cfg_ring **rings;   
105     u16 in_use;
106 };
```

![Relationship between key structure](../../.gitbook/assets/image%20%289%29.png)

## 3.1.2 UIO

```c
icp_accel_dev_t *accel_tbl[ADF_MAX_DEVICES]
```

```c
160 typedef struct accel_dev_s
161 {
162     /* Some generic information */
163     Cpa32U accelId;
164     Cpa32U aeMask;                               /* Acceleration Engine mask */
165     device_type_t deviceType;                    /* Device Type */
166     char deviceName[ADF_DEVICE_TYPE_LENGTH + 1]; /* Device name for SAL */
167     Cpa32U accelCapabilitiesMask; /* Accelerator's capabilities mask */
168     Cpa32U dcExtendedFeatures;    /* bit field of features */
169     OsalAtomic usageCounter;      /* Prevents shutting down the dev if not 0 */
170     /* Component specific fields - cast to relevent layer */
171     void *pRingInflight;       /* For offload optimization */
172     void *pSalHandle;          /* For SAL */
173     void *pQatStats;           /* For QATAL/SAL stats */
174     void *ringInfoCallBack;    /* Callback for user space ring enabling */
175     Cpa32U adfSubsystemStatus; /* Status of ADF and registered subsystems */
176     Cpa32S numa_node; /* Physical processor to which the dev is connected */
177     enum dev_sku_info sku;
178     Cpa8U devFileName[ADF_DEVICE_NAME_LENGTH];
179     Cpa32S csrFileHdl;
180     Cpa32S ringFileHdl;
181     void *accel;
182     Cpa32U revisionId;
183     Cpa32U maxNumBanks;
184     Cpa32U maxNumRingsPerBank;
185     void *pInstMgr; /* pointer to dynamic instance resource manager */
186     void *banks;    /* banks information */
187 #ifdef KERNEL_SPACE
188     const Cpa8U *pAccelName; /* Name given to accelerator */
189     struct adf_accel_dev *accel_dev;
190     struct accel_dev_s *pPrev;
191     struct accel_dev_s *pNext;
192 #endif
193 } icp_accel_dev_t;
```

```c
 51 typedef struct adf_dev_bank_handle_s
 52 {
 53     uint32_t accel_num;
 54     uint32_t bank_number;
 55     unsigned int bank_offset; /* offset from base addr (bank_sz * bank_nu) */
 56     uint32_t interrupt_mask;
 57     uint32_t pollingMask;
 58     void *user_bank_lock;
 59
 60     uint16_t tx_rings_mask;
 61     uint16_t ring_mask; /* enabled rings */
 62     uint32_t *csr_addr;
 63     void *bundle;
 64     struct adf_dev_ring_handle_s **rings; /* ring handle for this banks */
 65     int refs;                             /* reference count */
 66 } adf_dev_bank_handle_t;
```

```c
 68 typedef struct adf_dev_ring_handle_s
 69 {
 70     icp_accel_dev_t *accel_dev;
 71     icp_transport_type trans_type;
 72     char *service_name;
 73     uint32_t service_name_len;
 74     char *section_name;
 75     uint32_t section_name_len;
 76     uint32_t accel_num;
 77     uint32_t bank_num;
 78     uint32_t bank_offset; /* offset from base addr (bank_sz * bank_nu) */
 79     uint32_t ring_num;
 80     uint32_t ring_size;
 81     uint32_t message_size;
 82     uint64_t send_seq; /* packet sequence number */
 83
 84     icp_adf_ringInfoService_t info;
 85     icp_trans_callback callback;
 86     icp_resp_deliv_method resp;
 87
 88     /* Result Parameters */
 89     void *ring_virt_addr;
 90     uint64_t ring_phys_base_addr;
 91     uint32_t interrupt_user_mask;
 92     uint32_t pollingMask;
 93     uint32_t is_wireless : 1;
 94     uint32_t is_dyn : 1;
 95     adf_dev_bank_handle_t *bank_data;
 96
 97     /* userspace shadow values */
 98     void *user_lock;
 99     uint32_t head;
100     uint32_t tail;
101     uint32_t space;
102     uint32_t modulo;
103     uint32_t ringResponseQuota;
104     int64_t pollingInProgress;
105     Cpa32U *in_flight;
106     uint32_t max_requests_inflight;
107     uint32_t coal_write_count;
108     uint32_t min_resps_per_head_write;
109     /* the offset  of the actual csr tail */
110     uint32_t csrTailOffset;
111
112     uint32_t *csr_addr;
113 } adf_dev_ring_handle_t;
```



