{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552597907672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552597907674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 17:11:47 2019 " "Processing started: Thu Mar 14 17:11:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552597907674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597907674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4b -c 4b " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4b -c 4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597907674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552597908169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552597908170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/uze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/uze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uze-Description " "Found design unit 1: uze-Description" {  } { { "../lab4b/uze.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/uze.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919111 ""} { "Info" "ISGN_ENTITY_NAME" "1 uze " "Found entity 1: uze" {  } { { "../lab4b/uze.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/uze.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/sevenSeg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/sevenSeg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg_8bit-behaviour " "Found design unit 1: sevenSeg_8bit-behaviour" {  } { { "../lab4b/sevenSeg_8bit.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/sevenSeg_8bit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919114 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg_8bit " "Found entity 1: sevenSeg_8bit" {  } { { "../lab4b/sevenSeg_8bit.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/sevenSeg_8bit.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/ror32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/ror32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ror32-description " "Found design unit 1: ror32-description" {  } { { "../lab4b/ror32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/ror32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919117 ""} { "Info" "ISGN_ENTITY_NAME" "1 ror32 " "Found entity 1: ror32" {  } { { "../lab4b/ror32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/ror32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/rol32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/rol32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rol32-description " "Found design unit 1: rol32-description" {  } { { "../lab4b/rol32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/rol32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919120 ""} { "Info" "ISGN_ENTITY_NAME" "1 rol32 " "Found entity 1: rol32" {  } { { "../lab4b/rol32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/rol32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-description " "Found design unit 1: register32-description" {  } { { "../lab4b/register32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/register32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919122 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "../lab4b/register32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/register32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/red.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/red.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 red-Description " "Found design unit 1: red-Description" {  } { { "../lab4b/red.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/red.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919125 ""} { "Info" "ISGN_ENTITY_NAME" "1 red " "Found entity 1: red" {  } { { "../lab4b/red.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/red.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-description " "Found design unit 1: pc-description" {  } { { "../lab4b/pc.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/pc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919128 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../lab4b/pc.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/or32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/or32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or32-description " "Found design unit 1: or32-description" {  } { { "../lab4b/or32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/or32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919130 ""} { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "../lab4b/or32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/or32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/not32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/not32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not32-description " "Found design unit 1: not32-description" {  } { { "../lab4b/not32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/not32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919133 ""} { "Info" "ISGN_ENTITY_NAME" "1 not32 " "Found entity 1: not32" {  } { { "../lab4b/not32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/not32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/mux_3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/mux_3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3to1-mux_3to1 " "Found design unit 1: mux_3to1-mux_3to1" {  } { { "../lab4b/mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/mux_3to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919136 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1 " "Found entity 1: mux_3to1" {  } { { "../lab4b/mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/mux_3to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-description " "Found design unit 1: mux8to1-description" {  } { { "../lab4b/mux8to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/mux8to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919138 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "../lab4b/mux8to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/mux8to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-description " "Found design unit 1: mux2to1-description" {  } { { "../lab4b/mux2to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/mux2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919141 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../lab4b/mux2to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/mux2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/lze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/lze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lze-Description " "Found design unit 1: lze-Description" {  } { { "../lab4b/lze.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/lze.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919144 ""} { "Info" "ISGN_ENTITY_NAME" "1 lze " "Found entity 1: lze" {  } { { "../lab4b/lze.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/lze.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/lab3_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/lab3_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3_b-behavior " "Found design unit 1: lab3_b-behavior" {  } { { "../lab4b/lab3_b.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/lab3_b.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919147 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3_b " "Found entity 1: lab3_b" {  } { { "../lab4b/lab3_b.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/lab3_b.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-description " "Found design unit 1: fulladder-description" {  } { { "../lab4b/fulladder.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/fulladder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919149 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../lab4b/fulladder.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/fulladder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-description " "Found design unit 1: datapath-description" {  } { { "../lab4b/datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/datapath.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919152 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../lab4b/datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-Description " "Found design unit 1: data_mem-Description" {  } { { "../lab4b/data_mem.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/data_mem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919154 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../lab4b/data_mem.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/data_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/and32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/and32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and32-description " "Found design unit 1: and32-description" {  } { { "../lab4b/and32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/and32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919157 ""} { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "../lab4b/and32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/and32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-description " "Found design unit 1: alu-description" {  } { { "../lab4b/alu.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919160 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../lab4b/alu.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/lab4b/adder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4/lab4b/adder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder32-description " "Found design unit 1: adder32-description" {  } { { "../lab4b/adder32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/adder32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919163 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "../lab4b/adder32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/adder32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab3/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab3/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-mux_2to1Impl " "Found design unit 1: mux_2to1-mux_2to1Impl" {  } { { "../../lab3/mux_2to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab3/mux_2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919176 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../../lab3/mux_2to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab3/mux_2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552597919176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919176 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "data_mem work 4a.vhd(4) " "VHDL Primary Unit Declaration error at 4a.vhd(4): primary unit \"data_mem\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../4a.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/4a.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1552597919179 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "data_mem data_mem.vhd(4) " "HDL error at data_mem.vhd(4): see declaration for object \"data_mem\"" {  } { { "../lab4b/data_mem.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/data_mem.vhd" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552597919179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4/4a.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/student1/vshreeka/coe608/lab4/4a.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919179 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "mux_3to1 work mux3to1.vhd(6) " "VHDL Primary Unit Declaration error at mux3to1.vhd(6): primary unit \"mux_3to1\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mux3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/4b/mux3to1.vhd" 6 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1552597919181 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "mux_3to1 mux_3to1.vhd(5) " "HDL error at mux_3to1.vhd(5): see declaration for object \"mux_3to1\"" {  } { { "../lab4b/mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/lab4b/mux_3to1.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552597919181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mux3to1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919182 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement REG.vhd(30) " "VHDL syntax error at REG.vhd(30) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "REG.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/4b/REG.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919183 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \":=\", or \"<=\" REG.vhd(30) " "VHDL syntax error at REG.vhd(30) near text \"then\";  expecting \":=\", or \"<=\"" {  } { { "REG.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/4b/REG.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919184 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" REG.vhd(35) " "VHDL syntax error at REG.vhd(35) near text \"if\";  expecting \"process\"" {  } { { "REG.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4/4b/REG.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG.vhd 0 0 " "Found 0 design units, including 0 entities, in source file REG.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919184 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1296 " "Peak virtual memory: 1296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552597919384 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 14 17:11:59 2019 " "Processing ended: Thu Mar 14 17:11:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552597919384 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552597919384 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552597919384 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552597919384 ""}
