

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Wed Feb 28 20:09:40 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI_hls
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.909 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYERS_LOOP     |        ?|        ?|         ?|          -|          -|     4|        no|
        | + NEURONES_LOOP  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 24 
3 --> 4 
4 --> 5 20 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 4 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 25 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [RNI_hls/apc/src/RNI_v3.c:14]   --->   Operation 27 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 512, void @empty_7, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r" [RNI_hls/apc/src/RNI_v3.c:14]   --->   Operation 35 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r" [RNI_hls/apc/src/RNI_v3.c:14]   --->   Operation 36 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%n_i_load = load i32 %n_i" [RNI_hls/apc/src/RNI_v3.c:72]   --->   Operation 37 'load' 'n_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_r_read, i32 2, i32 63" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 39 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 40 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln27 = store i3 0, i3 %i" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 41 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 %n_i_load, i32 %j" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 42 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln27 = br void %NEURONES_LOOP" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 43 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.90>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i"   --->   Operation 44 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.65ns)   --->   "%icmp_ln27 = icmp_eq  i3 %i_1, i3 4" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 45 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.65ns)   --->   "%add_ln27 = add i3 %i_1, i3 1" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 46 'add' 'add_ln27' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %NEURONES_LOOP.split, void %for.end88" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 47 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%j_load_1 = load i32 %j"   --->   Operation 48 'load' 'j_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 50 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = trunc i3 %i_1"   --->   Operation 51 'trunc' 'empty' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.82ns)   --->   "%p_cast_cast_cast2 = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 16, i10 4, i10 16, i10 512, i2 %empty"   --->   Operation 52 'mux' 'p_cast_cast_cast2' <Predicate = (!icmp_ln27)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_cast_cast_cast2_cast = zext i10 %p_cast_cast_cast2"   --->   Operation 53 'zext' 'p_cast_cast_cast2_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_cast_cast_cast2_cast6 = zext i10 %p_cast_cast_cast2"   --->   Operation 54 'zext' 'p_cast_cast_cast2_cast6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.55ns)   --->   "%add = add i32 %p_cast_cast_cast2_cast, i32 %j_load_1"   --->   Operation 55 'add' 'add' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.65ns)   --->   "%cmp12 = icmp_eq  i3 %i_1, i3 0"   --->   Operation 56 'icmp' 'cmp12' <Predicate = (!icmp_ln27)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.65ns)   --->   "%cmp55 = icmp_eq  i3 %i_1, i3 3"   --->   Operation 57 'icmp' 'cmp55' <Predicate = (!icmp_ln27)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.55ns)   --->   "%icmp_ln29 = icmp_slt  i32 %j_load_1, i32 %add" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 58 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc86, void %for.body4.lr.ph" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 59 'br' 'br_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %j_load_1, i2 0" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 60 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln29_3 = sext i34 %shl_ln" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 61 'sext' 'sext_ln29_3' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.63ns)   --->   "%add_ln29 = add i35 %sext_ln29_3, i35 34359738224" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 62 'add' 'add_ln29' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln29_4 = sext i35 %add_ln29" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 63 'sext' 'sext_ln29_4' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (3.52ns)   --->   "%add_ln29_1 = add i64 %sext_ln29_4, i64 %output_r_read" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 64 'add' 'add_ln29_1' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln29_1, i32 2, i32 63" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 65 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln29_2 = sext i62 %trunc_ln1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 66 'sext' 'sext_ln29_2' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln29_2" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 67 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.68ns)   --->   "%select_ln29 = select i1 %cmp55, i10 %p_cast_cast_cast2, i10 0" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 68 'select' 'select_ln29' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [RNI_hls/apc/src/RNI_v3.c:72]   --->   Operation 69 'load' 'j_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln72 = store i32 %j_load, i32 %n_i" [RNI_hls/apc/src/RNI_v3.c:72]   --->   Operation 70 'store' 'store_ln72' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [RNI_hls/apc/src/RNI_v3.c:75]   --->   Operation 71 'ret' 'ret_ln75' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln70)   --->   "%tmp_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 1, i1 1, i1 1, i1 1, i2 %empty"   --->   Operation 72 'mux' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.82ns) (out node of the LUT)   --->   "%select_ln70 = select i1 %tmp_1, i32 127, i32 0" [RNI_hls/apc/src/RNI_v3.c:70]   --->   Operation 73 'select' 'select_ln70' <Predicate = true> <Delay = 1.82> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%w_i_load = load i32 %w_i" [RNI_hls/apc/src/RNI_v3.c:70]   --->   Operation 74 'load' 'w_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i32 %j_load_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 75 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %j_load_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 76 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i32 %add" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 77 'sext' 'sext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i10 %select_ln29" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 78 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (7.30ns)   --->   "%empty_22 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln29" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 79 'writereq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 80 [1/1] (1.73ns)   --->   "%add_ln50 = add i11 %p_cast_cast_cast2_cast6, i11 2047" [RNI_hls/apc/src/RNI_v3.c:50]   --->   Operation 80 'add' 'add_ln50' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i11 %add_ln50" [RNI_hls/apc/src/RNI_v3.c:50]   --->   Operation 81 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.55ns)   --->   "%add_ln50_1 = add i32 %sext_ln50, i32 %j_load_1" [RNI_hls/apc/src/RNI_v3.c:50]   --->   Operation 82 'add' 'add_ln50_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.58ns)   --->   "%br_ln29 = br void %WEIGHTS_LOOP" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 83 'br' 'br_ln29' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%j_1 = phi i64 %add_ln29_2, void %for.inc80, i64 %sext_ln29, void %for.body4.lr.ph" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 84 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%k = phi i32 %add8, void %for.inc80, i32 %w_i_load, void %for.body4.lr.ph" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 85 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i64 %j_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 86 'trunc' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (3.52ns)   --->   "%icmp_ln29_1 = icmp_eq  i64 %j_1, i64 %sext_ln29_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 87 'icmp' 'icmp_ln29_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_1, void %WEIGHTS_LOOP.split, void %for.inc86.loopexit" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 88 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%NEURONS_addr = getelementptr i10 %NEURONS, i64 0, i64 %j_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 89 'getelementptr' 'NEURONS_addr' <Predicate = (!icmp_ln29_1)> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%NEURONS_load = load i10 %NEURONS_addr" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 90 'load' 'NEURONS_load' <Predicate = (!icmp_ln29_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 548> <ROM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%empty_25 = trunc i64 %j_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 91 'trunc' 'empty_25' <Predicate = (!icmp_ln29_1)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (2.55ns)   --->   "%icmp_ln50 = icmp_eq  i32 %empty_25, i32 %add_ln50_1" [RNI_hls/apc/src/RNI_v3.c:50]   --->   Operation 92 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln29_1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 93 [1/2] (3.25ns)   --->   "%NEURONS_load = load i10 %NEURONS_addr" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 93 'load' 'NEURONS_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 548> <ROM>

State 6 <SV = 5> <Delay = 5.79>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%NEURONS_load_cast = zext i10 %NEURONS_load" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 94 'zext' 'NEURONS_load_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (2.55ns)   --->   "%add8 = add i32 %NEURONS_load_cast, i32 %k" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 95 'add' 'add8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (2.55ns)   --->   "%icmp_ln31 = icmp_slt  i32 %k, i32 %add8" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 96 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%select_ln31 = select i1 %cmp12, i10 %NEURONS_load, i10 0" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 97 'select' 'select_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.68ns) (out node of the LUT)   --->   "%empty_23 = select i1 %icmp_ln31, i10 %select_ln31, i10 0" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 98 'select' 'empty_23' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %empty_23" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 99 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [8/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 100 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [7/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 101 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 102 [6/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 102 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 103 [5/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 103 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 104 [4/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 104 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 105 [3/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 105 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 106 [2/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 106 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 107 [1/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 107 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 1.58>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %k" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 108 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [2/2] (1.58ns)   --->   "%call_ln29 = call void @RNI_Pipeline_WEIGHTS_LOOP, i32 %k, i32 %gmem, i10 %trunc_ln29_1, i62 %trunc_ln, i32 %add8, i1 %cmp12, i10 %trunc_ln31, i10 %trunc_ln29, i1 %icmp_ln50, i32 %add8, i11 %WEIGHTS, i32 %NEURONS_MEM, i1 %NEURONS_STATE" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 109 'call' 'call_ln29' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln29 = call void @RNI_Pipeline_WEIGHTS_LOOP, i32 %k, i32 %gmem, i10 %trunc_ln29_1, i62 %trunc_ln, i32 %add8, i1 %cmp12, i10 %trunc_ln31, i10 %trunc_ln29, i1 %icmp_ln50, i32 %add8, i11 %WEIGHTS, i32 %NEURONS_MEM, i1 %NEURONS_STATE" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 110 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%NEURONS_MEM_addr = getelementptr i32 %NEURONS_MEM, i64 0, i64 %j_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 111 'getelementptr' 'NEURONS_MEM_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [2/2] (3.25ns)   --->   "%NEURONS_MEM_load = load i10 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:64]   --->   Operation 112 'load' 'NEURONS_MEM_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 548> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 113 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/2] (3.25ns)   --->   "%NEURONS_MEM_load = load i10 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:64]   --->   Operation 114 'load' 'NEURONS_MEM_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 548> <RAM>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %cmp55, void %if.end63, void %if.then56" [RNI_hls/apc/src/RNI_v3.c:58]   --->   Operation 115 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 116 [1/1] (7.30ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %NEURONS_MEM_load, i4 15" [RNI_hls/apc/src/RNI_v3.c:59]   --->   Operation 116 'write' 'write_ln59' <Predicate = (cmp55)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln60 = br void %if.end63" [RNI_hls/apc/src/RNI_v3.c:60]   --->   Operation 117 'br' 'br_ln60' <Predicate = (cmp55)> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (2.55ns)   --->   "%icmp_ln64 = icmp_sgt  i32 %NEURONS_MEM_load, i32 %select_ln70" [RNI_hls/apc/src/RNI_v3.c:64]   --->   Operation 118 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc80, void %if.then69" [RNI_hls/apc/src/RNI_v3.c:64]   --->   Operation 119 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %j_1" [RNI_hls/apc/src/RNI_v3.c:66]   --->   Operation 120 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln66 = store i1 1, i10 %NEURONS_STATE_addr" [RNI_hls/apc/src/RNI_v3.c:66]   --->   Operation 121 'store' 'store_ln66' <Predicate = (icmp_ln64)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 548> <RAM>
ST_19 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln67 = store i32 0, i10 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:67]   --->   Operation 122 'store' 'store_ln67' <Predicate = (icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 548> <RAM>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc80" [RNI_hls/apc/src/RNI_v3.c:68]   --->   Operation 123 'br' 'br_ln68' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (3.52ns)   --->   "%add_ln29_2 = add i64 %j_1, i64 1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 124 'add' 'add_ln29_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln29 = br void %WEIGHTS_LOOP" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 125 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 7.30>
ST_20 : Operation 126 [5/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:70]   --->   Operation 126 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %k, i32 %w_i" [RNI_hls/apc/src/RNI_v3.c:70]   --->   Operation 127 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>

State 21 <SV = 5> <Delay = 7.30>
ST_21 : Operation 128 [4/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:70]   --->   Operation 128 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 6> <Delay = 7.30>
ST_22 : Operation 129 [3/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:70]   --->   Operation 129 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 7> <Delay = 7.30>
ST_23 : Operation 130 [2/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:70]   --->   Operation 130 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 8> <Delay = 7.30>
ST_24 : Operation 131 [1/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:70]   --->   Operation 131 'writeresp' 'empty_26' <Predicate = (icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.inc86" [RNI_hls/apc/src/RNI_v3.c:72]   --->   Operation 132 'br' 'br_ln72' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_24 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln27 = store i3 %add_ln27, i3 %i" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 133 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 134 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 %add, i32 %j" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 134 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln27 = br void %NEURONES_LOOP" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 135 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0.000 ns)
	'store' operation ('store_ln27', RNI_hls/apc/src/RNI_v3.c:27) of constant 0 on local variable 'i' [26]  (1.588 ns)

 <State 2>: 7.909ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'i' [30]  (0.000 ns)
	'mux' operation ('p_cast_cast_cast2') [39]  (1.827 ns)
	'add' operation ('add') [42]  (2.552 ns)
	'icmp' operation ('icmp_ln29', RNI_hls/apc/src/RNI_v3.c:29) [45]  (2.552 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_22', RNI_hls/apc/src/RNI_v3.c:29) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:29) [64]  (7.300 ns)

 <State 4>: 3.520ns
The critical path consists of the following:
	'phi' operation ('j', RNI_hls/apc/src/RNI_v3.c:29) with incoming values : ('sext_ln29', RNI_hls/apc/src/RNI_v3.c:29) ('add_ln29_2', RNI_hls/apc/src/RNI_v3.c:29) [70]  (0.000 ns)
	'icmp' operation ('icmp_ln29_1', RNI_hls/apc/src/RNI_v3.c:29) [73]  (3.520 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_load', RNI_hls/apc/src/RNI_v3.c:29) on array 'NEURONS' [78]  (3.254 ns)

 <State 6>: 5.791ns
The critical path consists of the following:
	'add' operation ('add8', RNI_hls/apc/src/RNI_v3.c:29) [80]  (2.552 ns)
	'icmp' operation ('icmp_ln31', RNI_hls/apc/src/RNI_v3.c:31) [82]  (2.552 ns)
	'select' operation ('empty_23', RNI_hls/apc/src/RNI_v3.c:31) [85]  (0.687 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_24', RNI_hls/apc/src/RNI_v3.c:31) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:31) [87]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_24', RNI_hls/apc/src/RNI_v3.c:31) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:31) [87]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_24', RNI_hls/apc/src/RNI_v3.c:31) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:31) [87]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_24', RNI_hls/apc/src/RNI_v3.c:31) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:31) [87]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_24', RNI_hls/apc/src/RNI_v3.c:31) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:31) [87]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_24', RNI_hls/apc/src/RNI_v3.c:31) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:31) [87]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_24', RNI_hls/apc/src/RNI_v3.c:31) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:31) [87]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_24', RNI_hls/apc/src/RNI_v3.c:31) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:31) [87]  (7.300 ns)

 <State 15>: 1.588ns
The critical path consists of the following:
	'call' operation ('call_ln29', RNI_hls/apc/src/RNI_v3.c:29) to 'RNI_Pipeline_WEIGHTS_LOOP' [90]  (1.588 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('NEURONS_MEM_addr', RNI_hls/apc/src/RNI_v3.c:29) [81]  (0.000 ns)
	'load' operation ('NEURONS_MEM_load', RNI_hls/apc/src/RNI_v3.c:64) on array 'NEURONS_MEM' [91]  (3.254 ns)

 <State 18>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEM_load', RNI_hls/apc/src/RNI_v3.c:64) on array 'NEURONS_MEM' [91]  (3.254 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln59', RNI_hls/apc/src/RNI_v3.c:59) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:59) [94]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_26', RNI_hls/apc/src/RNI_v3.c:70) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:70) [108]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_26', RNI_hls/apc/src/RNI_v3.c:70) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:70) [108]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_26', RNI_hls/apc/src/RNI_v3.c:70) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:70) [108]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_26', RNI_hls/apc/src/RNI_v3.c:70) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:70) [108]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_26', RNI_hls/apc/src/RNI_v3.c:70) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:70) [108]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
