// Seed: 1858839382
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_7;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input supply0 id_2
);
  tri1 id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_4 = id_4 - id_0;
endmodule
module module_2 #(
    parameter id_12 = 32'd51
) (
    input wand id_0,
    output supply1 id_1,
    output tri id_2,
    output tri0 id_3,
    input wor id_4,
    output tri id_5,
    output wand id_6,
    output supply1 id_7,
    input wire id_8,
    input wor id_9,
    output supply1 id_10,
    input wand id_11,
    input wire _id_12,
    output uwire id_13,
    output tri0 id_14,
    output tri0 id_15
    , id_21,
    output supply1 id_16,
    output tri id_17,
    input tri0 id_18,
    output tri1 id_19
);
  wire [id_12 : -1] id_22;
  wire id_23;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_23,
      id_22,
      id_22
  );
  assign id_6 = id_23 - -1;
endmodule
