# Tiny Tapeout project information
project:
  title:        "SPI test"      # Project title
  author:       "Caio Alonso da Costa"      # Your name
  discord:      "caioalonso5175"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "SPI test"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_calonso88_spi_test"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_calonso88_spi_test.v"
    - "spi_wrapper.sv"
    - "reclocking.sv"
    - "synchronizer.sv"
    - "mux.sv"
    - "spi_peripheral.sv"
    - "falling_edge_detector.sv"
    - "rising_edge_detector.sv"
    - "i2c_peripheral.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "cpol"
  ui[1]: "cpha"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: "sel[1]"
  ui[7]: "sel[0]"

  # Outputs
  uo[0]: "spare[0]"
  uo[1]: "spare[1]"
  uo[2]: "spare[2]"
  uo[3]: "spare[3]"
  uo[4]: "spare[4]"
  uo[5]: "spare[5]"
  uo[6]: "spare[6]"
  uo[7]: "spare[7]"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: "i2c_sda"
  uio[2]: "i2c_scl"
  uio[3]: "spi_miso"
  uio[4]: "spi_cs_n"
  uio[5]: "spi_clk"
  uio[6]: "spi_mosi"
  uio[7]: ""

# Do not change!
yaml_version: 6
