Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul 16 21:08:14 2018
| Host         : nonordon-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vending_machine_timing_summary_routed.rpt -rpx vending_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : vending_machine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.889        0.000                      0                  375        0.170        0.000                      0                  375        4.500        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.889        0.000                      0                  375        0.170        0.000                      0                  375        4.500        0.000                       0                   163  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 sevsege/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevsege/sevseg_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.836ns (37.630%)  route 3.043ns (62.370%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.629     5.150    sevsege/clk_IBUF_BUFG
    SLICE_X64Y32         FDCE                                         r  sevsege/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDCE (Prop_fdce_C_Q)         0.518     5.668 f  sevsege/count_reg[7]/Q
                         net (fo=2, routed)           0.807     6.476    sevsege/count_reg[7]
    SLICE_X65Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.600 r  sevsege/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.600    sevsege/count1_carry_i_6_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.150 r  sevsege/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.150    sevsege/count1_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.421 f  sevsege/count1_carry__0/CO[0]
                         net (fo=18, routed)          1.175     8.595    sevsege/count1
    SLICE_X64Y30         LUT1 (Prop_lut1_I0_O)        0.373     8.968 r  sevsege/sevseg[11]_i_1/O
                         net (fo=11, routed)          1.061    10.029    sevsege/load
    SLICE_X64Y28         FDPE                                         r  sevsege/sevseg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.507    14.848    sevsege/clk_IBUF_BUFG
    SLICE_X64Y28         FDPE                                         r  sevsege/sevseg_reg[11]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y28         FDPE (Setup_fdpe_C_CE)      -0.169    14.918    sevsege/sevseg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 sevsege/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevsege/sevseg_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.836ns (37.630%)  route 3.043ns (62.370%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.629     5.150    sevsege/clk_IBUF_BUFG
    SLICE_X64Y32         FDCE                                         r  sevsege/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDCE (Prop_fdce_C_Q)         0.518     5.668 f  sevsege/count_reg[7]/Q
                         net (fo=2, routed)           0.807     6.476    sevsege/count_reg[7]
    SLICE_X65Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.600 r  sevsege/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.600    sevsege/count1_carry_i_6_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.150 r  sevsege/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.150    sevsege/count1_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.421 f  sevsege/count1_carry__0/CO[0]
                         net (fo=18, routed)          1.175     8.595    sevsege/count1
    SLICE_X64Y30         LUT1 (Prop_lut1_I0_O)        0.373     8.968 r  sevsege/sevseg[11]_i_1/O
                         net (fo=11, routed)          1.061    10.029    sevsege/load
    SLICE_X64Y28         FDPE                                         r  sevsege/sevseg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.507    14.848    sevsege/clk_IBUF_BUFG
    SLICE_X64Y28         FDPE                                         r  sevsege/sevseg_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y28         FDPE (Setup_fdpe_C_CE)      -0.169    14.918    sevsege/sevseg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 sevsege/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevsege/sevseg_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.836ns (37.630%)  route 3.043ns (62.370%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.629     5.150    sevsege/clk_IBUF_BUFG
    SLICE_X64Y32         FDCE                                         r  sevsege/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDCE (Prop_fdce_C_Q)         0.518     5.668 f  sevsege/count_reg[7]/Q
                         net (fo=2, routed)           0.807     6.476    sevsege/count_reg[7]
    SLICE_X65Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.600 r  sevsege/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.600    sevsege/count1_carry_i_6_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.150 r  sevsege/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.150    sevsege/count1_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.421 f  sevsege/count1_carry__0/CO[0]
                         net (fo=18, routed)          1.175     8.595    sevsege/count1
    SLICE_X64Y30         LUT1 (Prop_lut1_I0_O)        0.373     8.968 r  sevsege/sevseg[11]_i_1/O
                         net (fo=11, routed)          1.061    10.029    sevsege/load
    SLICE_X64Y28         FDPE                                         r  sevsege/sevseg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.507    14.848    sevsege/clk_IBUF_BUFG
    SLICE_X64Y28         FDPE                                         r  sevsege/sevseg_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y28         FDPE (Setup_fdpe_C_CE)      -0.169    14.918    sevsege/sevseg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 btnd/debouncer1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer1/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.828ns (17.479%)  route 3.909ns (82.521%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.558     5.079    btnd/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  btnd/debouncer1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  btnd/debouncer1/counter_reg[7]/Q
                         net (fo=5, routed)           1.188     6.723    btnd/debouncer1/counter_reg[7]
    SLICE_X52Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.847 f  btnd/debouncer1/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.899     7.746    btnd/debouncer1/counter[0]_i_7__0_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.870 f  btnd/debouncer1/counter[0]_i_4__0/O
                         net (fo=3, routed)           0.984     8.854    btnd/debouncer1/counter[0]_i_4__0_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.978 r  btnd/debouncer1/counter[0]_i_2__0/O
                         net (fo=23, routed)          0.838     9.816    btnd/debouncer1/counter[0]_i_2__0_n_0
    SLICE_X55Y19         FDRE                                         r  btnd/debouncer1/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.441    14.782    btnd/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  btnd/debouncer1/counter_reg[0]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y19         FDRE (Setup_fdre_C_CE)      -0.205    14.816    btnd/debouncer1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 btnd/debouncer1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer1/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.828ns (17.479%)  route 3.909ns (82.521%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.558     5.079    btnd/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  btnd/debouncer1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  btnd/debouncer1/counter_reg[7]/Q
                         net (fo=5, routed)           1.188     6.723    btnd/debouncer1/counter_reg[7]
    SLICE_X52Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.847 f  btnd/debouncer1/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.899     7.746    btnd/debouncer1/counter[0]_i_7__0_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.870 f  btnd/debouncer1/counter[0]_i_4__0/O
                         net (fo=3, routed)           0.984     8.854    btnd/debouncer1/counter[0]_i_4__0_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.978 r  btnd/debouncer1/counter[0]_i_2__0/O
                         net (fo=23, routed)          0.838     9.816    btnd/debouncer1/counter[0]_i_2__0_n_0
    SLICE_X55Y19         FDRE                                         r  btnd/debouncer1/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.441    14.782    btnd/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  btnd/debouncer1/counter_reg[1]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y19         FDRE (Setup_fdre_C_CE)      -0.205    14.816    btnd/debouncer1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 btnd/debouncer1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer1/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.828ns (17.479%)  route 3.909ns (82.521%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.558     5.079    btnd/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  btnd/debouncer1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  btnd/debouncer1/counter_reg[7]/Q
                         net (fo=5, routed)           1.188     6.723    btnd/debouncer1/counter_reg[7]
    SLICE_X52Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.847 f  btnd/debouncer1/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.899     7.746    btnd/debouncer1/counter[0]_i_7__0_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.870 f  btnd/debouncer1/counter[0]_i_4__0/O
                         net (fo=3, routed)           0.984     8.854    btnd/debouncer1/counter[0]_i_4__0_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.978 r  btnd/debouncer1/counter[0]_i_2__0/O
                         net (fo=23, routed)          0.838     9.816    btnd/debouncer1/counter[0]_i_2__0_n_0
    SLICE_X55Y19         FDRE                                         r  btnd/debouncer1/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.441    14.782    btnd/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  btnd/debouncer1/counter_reg[2]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y19         FDRE (Setup_fdre_C_CE)      -0.205    14.816    btnd/debouncer1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 btnd/debouncer1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer1/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.828ns (17.479%)  route 3.909ns (82.521%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.558     5.079    btnd/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  btnd/debouncer1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  btnd/debouncer1/counter_reg[7]/Q
                         net (fo=5, routed)           1.188     6.723    btnd/debouncer1/counter_reg[7]
    SLICE_X52Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.847 f  btnd/debouncer1/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.899     7.746    btnd/debouncer1/counter[0]_i_7__0_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.870 f  btnd/debouncer1/counter[0]_i_4__0/O
                         net (fo=3, routed)           0.984     8.854    btnd/debouncer1/counter[0]_i_4__0_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.978 r  btnd/debouncer1/counter[0]_i_2__0/O
                         net (fo=23, routed)          0.838     9.816    btnd/debouncer1/counter[0]_i_2__0_n_0
    SLICE_X55Y19         FDRE                                         r  btnd/debouncer1/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.441    14.782    btnd/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  btnd/debouncer1/counter_reg[3]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y19         FDRE (Setup_fdre_C_CE)      -0.205    14.816    btnd/debouncer1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 sevsege/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevsege/sevseg_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.836ns (39.092%)  route 2.861ns (60.908%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.629     5.150    sevsege/clk_IBUF_BUFG
    SLICE_X64Y32         FDCE                                         r  sevsege/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDCE (Prop_fdce_C_Q)         0.518     5.668 f  sevsege/count_reg[7]/Q
                         net (fo=2, routed)           0.807     6.476    sevsege/count_reg[7]
    SLICE_X65Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.600 r  sevsege/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.600    sevsege/count1_carry_i_6_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.150 r  sevsege/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.150    sevsege/count1_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.421 f  sevsege/count1_carry__0/CO[0]
                         net (fo=18, routed)          1.175     8.595    sevsege/count1
    SLICE_X64Y30         LUT1 (Prop_lut1_I0_O)        0.373     8.968 r  sevsege/sevseg[11]_i_1/O
                         net (fo=11, routed)          0.879     9.847    sevsege/load
    SLICE_X65Y28         FDPE                                         r  sevsege/sevseg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.507    14.848    sevsege/clk_IBUF_BUFG
    SLICE_X65Y28         FDPE                                         r  sevsege/sevseg_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y28         FDPE (Setup_fdpe_C_CE)      -0.205    14.882    sevsege/sevseg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 sevsege/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevsege/sevseg_reg[9]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.836ns (39.092%)  route 2.861ns (60.908%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.629     5.150    sevsege/clk_IBUF_BUFG
    SLICE_X64Y32         FDCE                                         r  sevsege/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDCE (Prop_fdce_C_Q)         0.518     5.668 f  sevsege/count_reg[7]/Q
                         net (fo=2, routed)           0.807     6.476    sevsege/count_reg[7]
    SLICE_X65Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.600 r  sevsege/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.600    sevsege/count1_carry_i_6_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.150 r  sevsege/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.150    sevsege/count1_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.421 f  sevsege/count1_carry__0/CO[0]
                         net (fo=18, routed)          1.175     8.595    sevsege/count1
    SLICE_X64Y30         LUT1 (Prop_lut1_I0_O)        0.373     8.968 r  sevsege/sevseg[11]_i_1/O
                         net (fo=11, routed)          0.879     9.847    sevsege/load
    SLICE_X65Y28         FDPE                                         r  sevsege/sevseg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.507    14.848    sevsege/clk_IBUF_BUFG
    SLICE_X65Y28         FDPE                                         r  sevsege/sevseg_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y28         FDPE (Setup_fdpe_C_CE)      -0.205    14.882    sevsege/sevseg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 btnd/debouncer1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer1/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.828ns (18.015%)  route 3.768ns (81.985%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.558     5.079    btnd/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  btnd/debouncer1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  btnd/debouncer1/counter_reg[7]/Q
                         net (fo=5, routed)           1.188     6.723    btnd/debouncer1/counter_reg[7]
    SLICE_X52Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.847 f  btnd/debouncer1/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.899     7.746    btnd/debouncer1/counter[0]_i_7__0_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.870 f  btnd/debouncer1/counter[0]_i_4__0/O
                         net (fo=3, routed)           0.984     8.854    btnd/debouncer1/counter[0]_i_4__0_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.978 r  btnd/debouncer1/counter[0]_i_2__0/O
                         net (fo=23, routed)          0.697     9.675    btnd/debouncer1/counter[0]_i_2__0_n_0
    SLICE_X55Y20         FDRE                                         r  btnd/debouncer1/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.441    14.782    btnd/debouncer1/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  btnd/debouncer1/counter_reg[4]/C
                         clock pessimism              0.297    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X55Y20         FDRE (Setup_fdre_C_CE)      -0.205    14.839    btnd/debouncer1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  5.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 displayVal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevsege/sevseg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  displayVal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  displayVal_reg[2]/Q
                         net (fo=7, routed)           0.088     1.699    sevsege/Q[2]
    SLICE_X63Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.744 r  sevsege/sevseg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.744    sevsege/p_1_in[1]
    SLICE_X63Y30         FDPE                                         r  sevsege/sevseg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.856     1.983    sevsege/clk_IBUF_BUFG
    SLICE_X63Y30         FDPE                                         r  sevsege/sevseg_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X63Y30         FDPE (Hold_fdpe_C_D)         0.091     1.574    sevsege/sevseg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 row_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayVal_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.417%)  route 0.128ns (47.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X63Y31         FDSE                                         r  row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDSE (Prop_fdse_C_Q)         0.141     1.612 r  row_reg[0]/Q
                         net (fo=3, routed)           0.128     1.740    row_reg_n_0_[0]
    SLICE_X62Y30         FDCE                                         r  displayVal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  displayVal_reg[8]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X62Y30         FDCE (Hold_fdce_C_D)         0.075     1.559    displayVal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 col_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayVal_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.974%)  route 0.130ns (48.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y32         FDSE                                         r  col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  col_reg[2]/Q
                         net (fo=3, routed)           0.130     1.743    col_reg_n_0_[2]
    SLICE_X62Y30         FDCE                                         r  displayVal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  displayVal_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X62Y30         FDCE (Hold_fdce_C_D)         0.070     1.554    displayVal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 kypdd/output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.271%)  route 0.134ns (48.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.589     1.472    kypdd/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  kypdd/output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  kypdd/output_reg[3]/Q
                         net (fo=3, routed)           0.134     1.747    keypad[3]
    SLICE_X63Y31         FDSE                                         r  row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X63Y31         FDSE                                         r  row_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X63Y31         FDSE (Hold_fdse_C_D)         0.072     1.557    row_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 row_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayVal_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X63Y31         FDSE                                         r  row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDSE (Prop_fdse_C_Q)         0.141     1.612 r  row_reg[1]/Q
                         net (fo=3, routed)           0.133     1.745    row_reg_n_0_[1]
    SLICE_X62Y30         FDCE                                         r  displayVal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  displayVal_reg[9]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X62Y30         FDCE (Hold_fdce_C_D)         0.071     1.555    displayVal_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 kypdd/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.427%)  route 0.133ns (48.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.589     1.472    kypdd/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  kypdd/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  kypdd/output_reg[1]/Q
                         net (fo=3, routed)           0.133     1.746    keypad[1]
    SLICE_X63Y31         FDSE                                         r  row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X63Y31         FDSE                                         r  row_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X63Y31         FDSE (Hold_fdse_C_D)         0.066     1.551    row_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 col_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayVal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.430%)  route 0.144ns (50.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y32         FDSE                                         r  col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  col_reg[3]/Q
                         net (fo=3, routed)           0.144     1.757    col_reg_n_0_[3]
    SLICE_X62Y30         FDCE                                         r  displayVal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  displayVal_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X62Y30         FDCE (Hold_fdce_C_D)         0.072     1.556    displayVal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 row_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayVal_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.641%)  route 0.182ns (56.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X63Y31         FDSE                                         r  row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDSE (Prop_fdse_C_Q)         0.141     1.612 r  row_reg[3]/Q
                         net (fo=3, routed)           0.182     1.794    row_reg_n_0_[3]
    SLICE_X60Y30         FDCE                                         r  displayVal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  displayVal_reg[11]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.059     1.562    displayVal_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 kypdd/output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.581%)  route 0.141ns (52.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.589     1.472    kypdd/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  kypdd/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  kypdd/output_reg[4]/Q
                         net (fo=3, routed)           0.141     1.741    keypad[4]
    SLICE_X62Y32         FDSE                                         r  col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X62Y32         FDSE                                         r  col_reg[4]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X62Y32         FDSE (Hold_fdse_C_D)         0.021     1.506    col_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 btnd/debouncer0/val1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer0/val2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.970%)  route 0.203ns (59.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.584     1.467    btnd/debouncer0/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  btnd/debouncer0/val1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  btnd/debouncer0/val1_reg/Q
                         net (fo=4, routed)           0.203     1.811    btnd/debouncer0/val1
    SLICE_X62Y23         FDRE                                         r  btnd/debouncer0/val2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.851     1.978    btnd/debouncer0/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  btnd/debouncer0/val2_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.075     1.575    btnd/debouncer0/val2_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y30   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y30   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   btnd/debouncer0/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   btnd/debouncer0/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   btnd/debouncer0/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   btnd/debouncer0/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   btnd/debouncer0/counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   btnd/debouncer0/counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   btnd/debouncer3/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   displayVal_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   displayVal_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   btnd/debouncer3/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   btnd/debouncer3/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   btnd/debouncer3/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   btnd/debouncer3/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   btnd/debouncer3/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   btnd/debouncer0/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   btnd/debouncer0/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   btnd/debouncer0/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   btnd/debouncer0/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   btnd/debouncer0/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   btnd/debouncer0/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   btnd/debouncer0/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   btnd/debouncer0/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   btnd/debouncer0/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   btnd/debouncer0/counter_reg[4]/C



