INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/led_sw/Projects/Stop_watch/Stop_watch/Stop_watch.srcs/sources_1/imports/Desktop/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/led_sw/Projects/Stop_watch/Stop_watch/Stop_watch.srcs/sources_1/imports/Desktop/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/led_sw/Projects/Stop_watch/Stop_watch/Stop_watch.srcs/sources_1/imports/Desktop/enable_sr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enable_sr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/led_sw/Projects/Stop_watch/Stop_watch/Stop_watch.srcs/sources_1/imports/Desktop/ssd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/led_sw/Projects/Stop_watch/Stop_watch/Stop_watch.srcs/sources_1/imports/Desktop/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/led_sw/Projects/Stop_watch/Stop_watch/Stop_watch.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
