# Low-Power-High-Speed-CMOS-DAC-with-Split-Capacitor-Optimization
Design and simulation of 8-bit and 10-bit capacitive DACs using Cadence Virtuoso. Includes schematic, gain error analysis, power measurement, and optimization via split capacitor architecture.
