INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU_v1.1/ALU_v1.1.srcs/sim_1/imports/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
