Starting EDIF2BLIF....
readEDIF ended normally.

Inspect circuit converter_case
    Number of input ports   : 4
    Number of output ports  : 4
    Number of bidir ports   : 0
    Number of instances     : 21
    Number of nets          : 25

No design errors found in circuit converter_case

WriteBLIF ended normally.
