"use strict";(self.webpackChunksummary=self.webpackChunksummary||[]).push([["8703"],{46446(e,t,n){n.r(t),n.d(t,{metadata:()=>i,default:()=>m,frontMatter:()=>a,contentTitle:()=>c,toc:()=>d,assets:()=>l});var i=JSON.parse('{"id":"misc/Books/computor-theory/computer-composition-theory","title":"Computer Composition Theory","description":"High-level languages, Assembly language, Machine language, VON NEUMANN architecture, CPU structure, and Bus communication","source":"@site/i18n/en/docusaurus-plugin-content-docs/current/misc/Books/01-computor-theory/computer-composition-theory.mdx","sourceDirName":"misc/Books/01-computor-theory","slug":"/misc/Books/computor-theory/computer-composition-theory","permalink":"/en/misc/Books/computor-theory/computer-composition-theory","draft":false,"unlisted":false,"editUrl":"https://github.com/Halcyon666/summary/edit/main/docs/misc/Books/01-computor-theory/computer-composition-theory.mdx","tags":[{"inline":true,"label":"books","permalink":"/en/tags/books"},{"inline":true,"label":"learning","permalink":"/en/tags/learning"}],"version":"current","lastUpdatedBy":"halcyon666","lastUpdatedAt":1769299200000,"sidebarPosition":10,"frontMatter":{"id":"computer-composition-theory","title":"Computer Composition Theory","sidebar_label":"Computer Composition Theory","sidebar_position":10,"description":"High-level languages, Assembly language, Machine language, VON NEUMANN architecture, CPU structure, and Bus communication","tags":["books","learning"],"last_update":{"date":"2026-01-25","author":"halcyon666"},"sources":["command-usage"]},"sidebar":"tutorialSidebar","previous":{"title":"\u{1F4DA} Books & Reading Notes","permalink":"/en/category/-books--reading-notes"},"next":{"title":"Network Applications","permalink":"/en/misc/Books/computor-theory/computer-network-apps"}}'),r=n(62615),s=n(77545),o=n(4040);let a={id:"computer-composition-theory",title:"Computer Composition Theory",sidebar_label:"Computer Composition Theory",sidebar_position:10,description:"High-level languages, Assembly language, Machine language, VON NEUMANN architecture, CPU structure, and Bus communication",tags:["books","learning"],last_update:{date:"2026-01-25",author:"halcyon666"},sources:["command-usage"]},c,l={},d=[{value:"Overview",id:"overview",level:2},{value:"Bus",id:"bus",level:2},{value:"Bus Communication Control",id:"bus-communication-control",level:4},{value:"Memory",id:"memory",level:2},{value:"Connection between Memory and CPU",id:"connection-between-memory-and-cpu",level:3},{value:"Memory Verification",id:"memory-verification",level:3},{value:"Improving Memory Access Speed",id:"improving-memory-access-speed",level:3},{value:"I/O System",id:"io-system",level:2},{value:"Program Query Mode",id:"program-query-mode",level:3},{value:"Interrupt I/O Mode",id:"interrupt-io-mode",level:3},{value:"Direct Memory Access (DMA)",id:"direct-memory-access-dma",level:3},{value:"Channel Processor",id:"channel-processor",level:3},{value:"Input Output Processor",id:"input-output-processor",level:3}];function h(e){let t={blockquote:"blockquote",code:"code",em:"em",h2:"h2",h3:"h3",h4:"h4",img:"img",li:"li",ol:"ol",p:"p",strong:"strong",ul:"ul",...(0,s.R)(),...e.components};return(0,r.jsxs)(r.Fragment,{children:[(0,r.jsx)(t.h2,{id:"overview",children:"Overview"}),"\n",(0,r.jsxs)(t.p,{children:[(0,r.jsx)(t.strong,{children:"High-Level Language"}),": Also known as algorithmic language, oriented towards algorithms for solving practical problems, aiming at programs for problem processing and solving."]}),"\n",(0,r.jsxs)(t.p,{children:[(0,r.jsx)(t.strong,{children:"Assembly Language"}),": The result of symbolic processing of computer machine language, adding some extended functions to facilitate program design.\nIn assembly language, English words or abbreviations are used to replace binary instruction codes, making them easier to remember and understand."]}),"\n",(0,r.jsxs)(t.p,{children:[(0,r.jsx)(t.strong,{children:"Machine Language"}),": A collection of instructions that computer hardware can directly recognize and run, consisting of binary codes.\nThe smallest execution unit of a program is an instruction."]}),"\n",(0,r.jsxs)(t.p,{children:[(0,r.jsx)(t.strong,{children:"Translator"}),": Software that translates high-level language into machine language programs."]}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsxs)(t.li,{children:[(0,r.jsx)(t.em,{children:"Compiler"}),": Translates all statements of a high-level language program written by a user into a machine language program at once."]}),"\n",(0,r.jsxs)(t.li,{children:[(0,r.jsx)(t.em,{children:"Interpreter"}),": Translates one statement of the source program into a corresponding machine language statement and executes it immediately."]}),"\n"]}),"\n",(0,r.jsxs)(t.p,{children:[(0,r.jsx)(t.strong,{children:"Computer Architecture"}),": Refers to the attributes of the computer system that can be seen by programmers, i.e., conceptual structure and functional characteristics."]}),"\n",(0,r.jsxs)(t.p,{children:[(0,r.jsx)(t.strong,{children:"Computer Organization"}),": Refers to how to implement the attributes embodied in the computer architecture, including many hardware details transparent to programmers."]}),"\n",(0,r.jsx)(t.p,{children:(0,r.jsx)(t.strong,{children:"Von Neumann Computer"})}),"\n",(0,r.jsxs)(t.ol,{children:["\n",(0,r.jsx)(t.li,{children:"The computer consists of five major components: Arithmetic Unit, Memory, Controller, Output Device, and Input Device."}),"\n",(0,r.jsx)(t.li,{children:"Instructions and data are stored in the memory with equal status and can be accessed by address."}),"\n",(0,r.jsx)(t.li,{children:"Both instructions and data are represented by binary numbers."}),"\n",(0,r.jsx)(t.li,{children:"Instructions consist of opcodes and address codes. The opcode indicates the attribute of the operation, and the address code indicates the location of the operand in the memory (the operand field can contain the operand itself, the operand address, or the calculation method of the operand address)."}),"\n",(0,r.jsx)(t.li,{children:"Instructions are stored sequentially in the memory and are usually executed sequentially. Under specific conditions, the execution order can be changed based on calculation results or set conditions."}),"\n",(0,r.jsx)(t.li,{children:"The machine is centered on the arithmetic unit, and data transmission between I/O devices and memory is completed through the arithmetic unit (hence the bus)."}),"\n"]}),"\n",(0,r.jsx)(t.p,{children:(0,r.jsx)(t.em,{children:(0,r.jsx)(t.strong,{children:"CPU (Central Processing Unit)"})})}),"\n",(0,r.jsxs)(t.p,{children:[(0,r.jsx)(t.strong,{children:"ALU"})," (Arithmetic Logic Unit): Used to complete arithmetic and logic operations."]}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsxs)(t.li,{children:[(0,r.jsx)(t.strong,{children:"ACC"})," (Accumulator)"]}),"\n",(0,r.jsxs)(t.li,{children:[(0,r.jsx)(t.strong,{children:"MQ"})," (Multiplier-Quotient Register)"]}),"\n",(0,r.jsxs)(t.li,{children:[(0,r.jsx)(t.strong,{children:"X"})," (Operand Register)"]}),"\n"]}),"\n",(0,r.jsxs)(t.p,{children:[(0,r.jsx)(t.strong,{children:"CU"})," (Control Unit): Used to interpret instructions in memory and issue various operation commands to execute instructions."]}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsxs)(t.li,{children:[(0,r.jsx)(t.strong,{children:"PC"})," (Program Counter): Used to store the address of the instruction currently to be executed, has a path with MAR."]}),"\n",(0,r.jsxs)(t.li,{children:[(0,r.jsx)(t.strong,{children:"IR"})," (Instruction Register): Used to store the current instruction read from MDR."]}),"\n",(0,r.jsxs)(t.li,{children:[(0,r.jsx)(t.strong,{children:"CU"})," (Control Unit): Used to analyze the operations required by the current instruction and issue various micro-operation command sequences to control all controlled objects."]}),"\n"]}),"\n",(0,r.jsx)(t.p,{children:(0,r.jsx)(t.em,{children:"The execution of an instruction includes three processes: Fetch, Analyze, Execute"})}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsx)(t.li,{children:"Fetch: The command register reads an instruction."}),"\n",(0,r.jsx)(t.li,{children:"Analyze: Analyze the instruction to indicate what operation to complete and indicate the address of the operand according to the addressing characteristics."}),"\n",(0,r.jsx)(t.li,{children:"Execute: Complete a certain operation according to the address of the operand and the opcode of the instruction."}),"\n"]}),"\n",(0,r.jsx)(t.p,{children:(0,r.jsx)(t.em,{children:(0,r.jsx)(t.strong,{children:"MM (Main Memory)"})})}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsxs)(t.li,{children:[(0,r.jsx)(t.strong,{children:"MAR"})," (Memory Address Register): Used to store the address of the access unit, the number of bits represents the number of storage units."]}),"\n",(0,r.jsxs)(t.li,{children:[(0,r.jsx)(t.strong,{children:"MDR"})," (Memory Data Register): Used to store the code fetched from a memory unit or the code prepared to be stored into a memory unit."]}),"\n"]}),"\n",(0,r.jsx)(t.p,{children:(0,r.jsx)(t.em,{children:"Modern CPUs integrate MAR and MDR"})}),"\n",(0,r.jsxs)(t.p,{children:[(0,r.jsx)(t.strong,{children:"Machine Word Length"}),": Refers to the number of bits that the CPU can process at one time, usually related to the number of bits in the registers."]}),"\n",(0,r.jsxs)(t.p,{children:[(0,r.jsx)(t.strong,{children:"Storage Capacity"})," = Number of Storage Units (MAR) \xd7 Storage Word Length (MDR)"]}),"\n",(0,r.jsxs)(t.p,{children:[(0,r.jsx)(t.strong,{children:"Operation Speed"}),": Measured by the average number of instructions executed per unit time, using MIPS (Million Instructions Per Second) as the unit."]}),"\n",(0,r.jsxs)(t.p,{children:[(0,r.jsx)(t.strong,{children:"CPI"})," (Cycles Per Instruction): The clock cycles required to execute one instruction (the reciprocal of the machine main frequency)."]}),"\n",(0,r.jsxs)(t.p,{children:[(0,r.jsx)(t.strong,{children:"FLOPS"})," (Floating Point Operations Per Second)"]}),"\n",(0,r.jsx)(t.h2,{id:"bus",children:"Bus"}),"\n",(0,r.jsx)(t.p,{children:"Evolution from single bus to multiple buses:"}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsx)(t.li,{children:"Single bus to Dual bus: Separate lower speed I/O devices from the single bus."}),"\n",(0,r.jsx)(t.li,{children:"Dual bus to Triple bus: Connect high-speed devices in the I/O bus to the DMA bus."}),"\n",(0,r.jsxs)(t.li,{children:["Triple bus to Quadruple bus: Split the main memory bus into Local Bus (CPU and Cache) and System Bus (MM and Cache).\n",(0,r.jsx)(t.img,{src:"https://s2.loli.net/2023/07/15/iOzsyWID9xk4cHL.jpg",alt:"Triple Bus"})]}),"\n"]}),"\n",(0,r.jsx)(t.h4,{id:"bus-communication-control",children:"Bus Communication Control"}),"\n",(0,r.jsxs)(t.p,{children:["Synchronous Communication\n",(0,r.jsx)(t.img,{src:"https://s2.loli.net/2023/07/15/83qWzFMnCYEhxgo.jpg",alt:"Synchronous Communication"}),"\nCPU sends address information at the rising edge of T1; sends a read command at the rising edge of T2; before the rising edge of T3 arrives, sends the data required by the CPU to the data bus; sends the information on the data line to the internal register within the T3 clock cycle; withdraws the read command and withdraws the drive to the data bus at the rising edge of T4."]}),"\n",(0,r.jsxs)(t.blockquote,{children:["\n",(0,r.jsx)(t.p,{children:"Suitable for occasions where the bus length is short and the access cycle of each component is consistent."}),"\n"]}),"\n",(0,r.jsx)(t.p,{children:"Asynchronous Communication"}),"\n",(0,r.jsx)(t.p,{children:"Asynchronous communication is divided into non-interlocked, semi-interlocked, and fully interlocked."}),"\n",(0,r.jsxs)(t.p,{children:[(0,r.jsx)(t.img,{src:"https://s2.loli.net/2023/07/15/WuvBFiN5wYmM2rt.jpg",alt:"Asynchronous Communication"}),"\nNon-interlocked: After the master module sends a request signal, it does not need to wait for the answer signal from the slave module. Instead, after a period of time, after confirming that the slave module has received the request signal, it withdraws its request signal."]}),"\n",(0,r.jsx)(t.p,{children:"Semi-interlocked: The master module sends a request signal and must wait for the answer signal from the slave module before withdrawing its request signal, creating an interlock relationship; while the slave module sends an answer signal after receiving the request signal, but does not need to wait to know that the master module's request signal has been withdrawn, but automatically withdraws the answer signal after a period of time, no interlock relationship."}),"\n",(0,r.jsx)(t.p,{children:"Fully interlocked: The master module sends a request signal and must wait for the slave module to answer before withdrawing its request signal; the slave module sends an answer signal and must wait to know that the master module request signal has been withdrawn before withdrawing its answer signal."}),"\n",(0,r.jsxs)(t.p,{children:[(0,r.jsx)(t.img,{src:"https://s2.loli.net/2023/07/15/W5RAByDHbJh4vZr.jpg",alt:"Semi-synchronous Communication"}),"\nIf the slave module works slowly and cannot provide data in the T3 clock cycle, it must notify the master module before T3 arrives, giving a low level signal; if the master module detects a low level signal before the T3 cycle arrives, insert a clock cycle Tw."]}),"\n",(0,r.jsx)(t.p,{children:(0,r.jsx)(t.em,{children:"Split transaction communication omitted"})}),"\n",(0,r.jsx)(t.h2,{id:"memory",children:"Memory"}),"\n",(0,r.jsx)(t.p,{children:"RAM (Random Access Memory): Access time is independent of the physical location of the storage unit."}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsx)(t.li,{children:"Static SRAM (stores information based on flip-flop principle) and Dynamic DRAM (stores information based on capacitor charge and discharge principle, requires refreshing with refresh amplifier every 2ms to prevent data loss)."}),"\n"]}),"\n",(0,r.jsx)(t.p,{children:"ROM (Read Only Memory): Can only be read, not written."}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsx)(t.li,{children:"MROM: Made by manufacturers, cannot be written again. Intersection of row and column selection lines can have MOS transistors or not."}),"\n",(0,r.jsx)(t.li,{children:"PROM: Consists of bipolar circuits and fuses, can be written once and cannot be modified."}),"\n",(0,r.jsx)(t.li,{children:"EPROM: Uses floating gate MOS circuits. Applying high voltage to the drain causes the floating gate to float up and block the circuit; erased by UV irradiation."}),"\n",(0,r.jsx)(t.li,{children:"EEPROM: Electrically Erasable Programmable Read-Only Memory, Flash Memory."}),"\n"]}),"\n",(0,r.jsx)(t.p,{children:"Auxiliary Memory"}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsx)(t.li,{children:"Disk, Optical Disc, Tape"}),"\n"]}),"\n",(0,r.jsx)(t.p,{children:"Buffer"}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsx)(t.li,{children:"Cache"}),"\n"]}),"\n",(0,r.jsx)(t.p,{children:"Serial Memory: When reading/writing, need to search for addresses in the order of their physical locations."}),"\n",(0,r.jsx)(t.p,{children:"Storage Capacity = Number of storage units x Storage word length (Total number of binary bits that can be stored)"}),"\n",(0,r.jsx)(t.p,{children:"Storage Capacity = Number of storage units x Storage word length / 8 (Total number of bytes that can be stored)"}),"\n",(0,r.jsx)(t.p,{children:"Storage Speed"}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsx)(t.li,{children:"Memory Cycle (Minimum interval time required for two consecutive independent storage operations, MOS 100ns, TTL 10ns)"}),"\n",(0,r.jsx)(t.li,{children:"Access Time (Read or Write time)"}),"\n"]}),"\n",(0,r.jsx)(t.p,{children:"Memory Bandwidth: Amount of information stored per unit time (T 500ns 16 bits, Bandwidth is 32M bits/sec)"}),"\n",(0,r.jsx)(t.h3,{id:"connection-between-memory-and-cpu",children:"Connection between Memory and CPU"}),"\n",(0,r.jsx)(t.p,{children:"Expansion of Storage Capacity"}),"\n",(0,r.jsxs)(t.ol,{children:["\n",(0,r.jsx)(t.li,{children:"Bit expansion: Increase storage word length"}),"\n",(0,r.jsx)(t.li,{children:"Word expansion: Increase the number of memories"}),"\n",(0,r.jsx)(t.li,{children:"Simultaneous word and bit expansion"}),"\n"]}),"\n",(0,r.jsx)(t.p,{children:"Connection of Address Lines: Usually connect the low bits of CPU address lines to the low bits of the memory chip. CPU high bits are used for memory chip expansion, chip selection lines, etc."}),"\n",(0,r.jsx)(t.p,{children:"Connection of Data Lines: The memory chip must be expanded so that its data bits are equal to the CPU."}),"\n",(0,r.jsx)(t.p,{children:"Connection of Read/Write Command Lines: CPU read/write command lines are generally directly connected to the read/write terminals of the memory chip, usually high level for read, low level for write."}),"\n",(0,r.jsx)(t.p,{children:"Connection of Chip Select Lines: Memory is composed of many memory chips. Which chip is selected depends entirely on whether the chip select control terminal of the memory chip receives a chip select valid signal from the CPU; and the chip select valid signal is related to the memory access control signal (if accessing I/O, the memory access control signal is high level, indicating that memory is not required to work); high-order address lines in the CPU that are not connected to memory chips must generate chip select signals for memory chips together with memory access control signals."}),"\n",(0,r.jsx)(t.h3,{id:"memory-verification",children:"Memory Verification"}),"\n",(0,r.jsxs)(t.p,{children:["Binary bits are n, require k check bits, forming n+k bit code satisfying: ",(0,r.jsx)(t.code,{children:"2^k >= n + k + 1"})]}),"\n",(0,r.jsxs)(t.p,{children:["Hamming Code Even Parity: Just \u2295 ",(0,r.jsx)(t.code,{children:"1, 3, 5, 7"})," ",(0,r.jsx)(t.code,{children:"2, 3, 6, 7"})," ",(0,r.jsx)(t.code,{children:"4, 5, 6, 7"})," to get C1, C2, C3"]}),"\n",(0,r.jsx)(t.h3,{id:"improving-memory-access-speed",children:"Improving Memory Access Speed"}),"\n",(0,r.jsx)(t.p,{children:"Single-body Multi-word System: Suitable for instructions and data stored consecutively in main memory."}),"\n",(0,r.jsx)(t.p,{children:"Multi-body Parallel System: Uses memory composed of multi-body modules. Each module has the same capacity and storage speed, and each module has independent MAR, MDR, address decoder, drive circuit, and read/write circuit. They can work in parallel or in an interleaved manner."}),"\n",(0,r.jsx)(t.p,{children:"Multi-body modules are controlled by a memory controller. It consists of a arbiter, control circuit, beat generator, and flag flip-flop."}),"\n",(0,r.jsx)(t.h2,{id:"io-system",children:"I/O System"}),"\n",(0,r.jsx)(t.h3,{id:"program-query-mode",children:"Program Query Mode"}),"\n",(0,r.jsx)(t.p,{children:'Represents the working process of inputting a character from the keyboard to the processor, and then outputting this character to the display. When the DONE flag is "1", it means that a character has been input from the keyboard to the device buffer register. After this character is taken away by the CPU, the DONE flag is reset. The READY flag setting of the output device is exactly the opposite of the input device. When the READY flag is "1", it means that the device buffer register is empty and ready to receive data from the CPU. When there is data in the device buffer register, the READY flag is reset, indicating that the output device is outputting data in the buffer register to the device.'}),"\n",(0,r.jsx)(t.p,{children:(0,r.jsx)(t.img,{src:"https://s2.loli.net/2023/07/15/lECS7ULAnZ2oqHk.png",alt:"Program Query"})}),"\n",(0,r.jsx)(t.h3,{id:"interrupt-io-mode",children:"Interrupt I/O Mode"}),"\n",(0,r.jsx)(t.p,{children:"When the input device has prepared data or the output device is idle, it should proactively send a service request to the CPU. On the CPU side, after executing each instruction, it must test whether there is an interrupt service request from a peripheral device. If an interrupt service request from a peripheral device is found, the currently executing program must be temporarily stopped to serve the peripheral device first, and then continue executing the original program after the service is completed."}),"\n",(0,r.jsx)(t.p,{children:"The definition of interrupt I/O mode is: When any exceptional event occurs from outside the system, inside the machine, or even the processor itself, or although pre-arranged but occurring at an unknown place in the current program, the CPU pauses the execution of the current program, turns to handle these events, and then returns to continue executing the original program after completion."}),"\n",(0,r.jsx)(t.h3,{id:"direct-memory-access-dma",children:"Direct Memory Access (DMA)"}),"\n",(0,r.jsx)(t.p,{children:"For input devices:"}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsx)(t.li,{children:"Read a byte or word from the input medium to the data buffer register BD in the DMA controller. If the input device is character-oriented, the read characters must be assembled into words."}),"\n",(0,r.jsx)(t.li,{children:"If a word has not been assembled yet, return to the above; if a verification error occurs, issue an interrupt request; if a word has been assembled, send the data in BD to the main memory data register."}),"\n",(0,r.jsx)(t.li,{children:"Send the address in the main memory address register BA (in the DMA controller) to the main memory address register, and increment the address in BA to the next word address."}),"\n",(0,r.jsx)(t.li,{children:'Decrement the content of the data exchange count counter BC in the DMA controller by "1".'}),"\n",(0,r.jsx)(t.li,{children:'If the content of BC is "0", the entire DMA process ends, otherwise return to the top and continue.'}),"\n"]}),"\n",(0,r.jsx)(t.p,{children:"For output devices:"}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsx)(t.li,{children:"Send the address in the main memory address register BA (in the DMA controller) to the main memory address register, start the main memory, and increment the address in BA to the next word address."}),"\n",(0,r.jsx)(t.li,{children:"Send the data in the main memory data register to the data buffer register BD of the DMA controller. If the output device is character-oriented, the data in BD must be disassembled into characters."}),"\n",(0,r.jsx)(t.li,{children:"Write the data in BD character by character (for character-oriented devices) or entire words to the output medium."}),"\n",(0,r.jsx)(t.li,{children:'Decrement the content of the data exchange count counter BC in the DMA controller by "1".'}),"\n",(0,r.jsx)(t.li,{children:'If the content of BC is "0", the entire DMA process ends, otherwise return to the top and continue.'}),"\n"]}),"\n",(0,r.jsx)(t.h3,{id:"channel-processor",children:"Channel Processor"}),"\n",(0,r.jsxs)(t.ol,{children:["\n",(0,r.jsxs)(t.li,{children:["\n",(0,r.jsx)(t.p,{children:"In the user program, use a supervisor call instruction to enter the management program. The CPU organizes a channel program through the management program and starts the channel."}),"\n"]}),"\n",(0,r.jsxs)(t.li,{children:["\n",(0,r.jsx)(t.p,{children:"The channel processor executes the channel program organized for it by the CPU to complete the specified data input/output work. After the channel is started, the CPU can exit the operating system's management program and return to the user program to continue executing the original program, while the channel begins data transmission with the device. When the channel processor executes the last channel instruction \"Disconnect Channel Instruction\" of the channel program, the channel's data transmission work is completely finished."}),"\n"]}),"\n",(0,r.jsxs)(t.li,{children:["\n",(0,r.jsx)(t.p,{children:"After the channel program ends, it sends an interrupt request to the CPU. After the CPU responds to this interrupt request, it enters the operating system for the second time and calls the management program to process the input/output interrupt request. If it ends normally, the management program performs necessary registration work. If it is a fault, error, or other abnormal situation, exception handling is performed. Then, the CPU returns to the user program to continue execution."}),"\n"]}),"\n"]}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsx)(t.li,{children:"Byte Multiplexer Channel"}),"\n"]}),"\n",(0,r.jsx)(t.p,{children:(0,r.jsx)(t.em,{children:"If each device connected to the channel takes turns occupying a short time slice (usually less than 100 microseconds) to transmit a byte, or different devices establish different transmission connections with the channel logically within their allocated time slices, it is called Byte-interleave Mode. If a device is allowed to occupy the channel for a relatively long time to transmit a group of data at a time, or the connection between the device and the channel can be maintained until a group of data is completely transmitted as needed, it is called Block Mode."})}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsxs)(t.li,{children:["Selector Channel\n",(0,r.jsx)(t.img,{src:"https://s2.loli.net/2023/07/15/rn9DRqcwjZ1aCQW.png",alt:"Selector Channel"})]}),"\n"]}),"\n",(0,r.jsx)(t.p,{children:(0,r.jsx)(t.em,{children:'High-speed peripheral devices must have dedicated channels to serve a single peripheral device for a period of time, but different devices can be selected at different times. Once a device is selected, the channel enters a "busy" state until the data transmission work of that device is completely finished. This is the Selector Channel.'})}),"\n",(0,r.jsxs)(t.ul,{children:["\n",(0,r.jsx)(t.li,{children:"Block Multiplexer Channel"}),"\n"]}),"\n",(0,r.jsx)(t.p,{children:(0,r.jsx)(t.em,{children:"Process of reading a file from disk storage"})}),"\n",(0,r.jsxs)(t.blockquote,{children:["\n",(0,r.jsx)(t.p,{children:"The first step is positioning, moving the read/write head to the track where the file is recorded. This relies on mechanical action, called positioning time or seek time, usually takes about ten milliseconds."}),"\n"]}),"\n",(0,r.jsxs)(t.blockquote,{children:["\n",(0,r.jsx)(t.p,{children:"The second step is finding the sector, waiting for the read/write head to rotate to the start sector position where the file is recorded, called seek sector time or latency time. The length of the latency time is mainly related to two factors: one is the rotation speed of the disk, and the other is the relative distance between the position of the head and the start sector position recorded when the head is positioned to the required track. Therefore, the length of latency time is random, the longest is the time required for the disk to rotate one revolution, and the shortest is zero. Taking the average value, it is usually called average latency time. Currently, the speed of high-speed disks has reached more than 5000 revolutions per minute, so the average latency time of disk storage is generally less than 10 milliseconds."}),"\n"]}),"\n",(0,r.jsxs)(t.blockquote,{children:["\n",(0,r.jsx)(t.p,{children:"The third step is reading data. Currently, the data transfer rate of high-speed disk storage has reached more than 33 megabytes per second. Therefore, reading a sector (512 bytes) only takes a dozen microseconds."}),"\n"]}),"\n",(0,r.jsxs)(t.blockquote,{children:["\n",(0,r.jsx)(t.p,{children:"The block multiplexer channel logically disconnects from a high-speed device immediately after sending a positioning command, connects again when positioning is completed, disconnects again after sending a seek sector command, until data transmission begins. Therefore, the actual working mode of the block multiplexer channel is: when the channel is transmitting data for a high-speed device, multiple high-speed devices can be positioning or seeking sectors."}),"\n"]}),"\n",(0,r.jsx)(t.h3,{id:"input-output-processor",children:"Input Output Processor"}),"\n",(0,r.jsxs)(t.p,{children:[(0,r.jsx)(t.img,{src:"https://s2.loli.net/2023/07/15/nqpjtTo9xG8iBAy.png",alt:"Input Output Processor"}),"\nThe Input Output Processor is usually an independent processor with certain computing functions, which can undertake input/output, control operations, and arithmetic processing tasks of general peripheral processors. In addition, since the Input Output Processor has its own memory, it can complete data exchange with peripheral devices without passing through the main memory."]}),"\n",(0,r.jsxs)(t.blockquote,{children:["\n",(0,r.jsx)(t.p,{children:"References"}),"\n"]}),"\n",(0,r.jsxs)(t.blockquote,{children:["\n",(0,r.jsx)(t.p,{children:"[^1] Computer Composition Principles, Tang Shuofei, Second Edition"}),"\n"]}),"\n",(0,r.jsxs)(t.blockquote,{children:["\n",(0,r.jsx)(t.p,{children:"[^2] Computer Architecture, Zheng Weimin, Tang Zhizhong, Second Edition"}),"\n"]}),"\n","\n",(0,r.jsx)(o.A,{})]})}function m(e={}){let{wrapper:t}={...(0,s.R)(),...e.components};return t?(0,r.jsx)(t,{...e,children:(0,r.jsx)(h,{...e})}):h(e)}}}]);