#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Oct 14 13:04:50 2024
# Process ID: 15336
# Current directory: C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9844 C:\B_Git\MCS\MC\MC_V1_Zybo\Vivado\project_1.xpr
# Log file: C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/vivado.log
# Journal file: C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado\vivado.jou
# Running On: mikkelsPC, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 8379 MB
#-----------------------------------------------------------
start_gui
open_project C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.xpr
create_bd_design "Block_DIagram"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
file mkdir C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/new
close [ open C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/new/SDC_Monitor.vhd w ]
add_files C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/new/SDC_Monitor.vhd
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd] -top
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
make_wrapper -files [get_files C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd] -top
add_files -norecurse c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/hdl/Block_DIagram_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_cell -type module -reference SDC_Monitor_CAR SDC_Monitor_CAR_0
set_property location {1 78 22} [get_bd_cells SDC_Monitor_CAR_0]
set_property location {1 112 -83} [get_bd_cells SDC_Monitor_CAR_0]
undo
undo
undo
open_bd_design {C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd}
create_bd_cell -type module -reference SDC_Monitor_CAR SDC_Monitor_CAR_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins SDC_Monitor_CAR_0/IS_SDC_CLOSED_O] [get_bd_pins axi_gpio_0/gpio_io_i]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
save_bd_design
set_property location {3.5 1220 332} [get_bd_cells SDC_Monitor_CAR_0]
update_compile_order -fileset sources_1
undo
update_module_reference {Block_DIagram_SDC_Monitor_CAR_0_0 Block_DIagram_SDC_Monitor_CAR_0_1}
connect_bd_net [get_bd_pins SDC_Monitor_CAR_0/SDC_ERROR_VECTOR] [get_bd_pins axi_gpio_0/gpio_io_i]
startgroup
set_property CONFIG.C_GPIO_WIDTH {16} [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property CONFIG.C_INTERRUPT_PRESENT {1} [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PCW_IRQ_F2P_INTR {1} \
  CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins axi_gpio_0/ip2intc_irpt]
update_module_reference {Block_DIagram_SDC_Monitor_CAR_0_0 Block_DIagram_SDC_Monitor_CAR_0_1}
startgroup
set_property CONFIG.C_IS_DUAL {0} [get_bd_cells axi_gpio_0]
endgroup
update_module_reference {Block_DIagram_SDC_Monitor_CAR_0_0 Block_DIagram_SDC_Monitor_CAR_0_1}
startgroup
set_property CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins SDC_Monitor_CAR_0/CLK_I] [get_bd_pins processing_system7_0/FCLK_CLK0]
update_module_reference {Block_DIagram_SDC_Monitor_CAR_0_0 Block_DIagram_SDC_Monitor_CAR_0_1}
connect_bd_net [get_bd_pins SDC_Monitor_CAR_0/IS_SDC_CLOSED_VECTOR_O] [get_bd_pins axi_gpio_0/gpio_io_i]
generate_target all [get_files C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd]
launch_runs Block_DIagram_SDC_Monitor_CAR_0_1_synth_1
wait_on_run Block_DIagram_SDC_Monitor_CAR_0_1_synth_1
launch_runs Block_DIagram_auto_pc_0_synth_1
wait_on_run Block_DIagram_auto_pc_0_synth_1
launch_runs Block_DIagram_axi_gpio_0_0_synth_1
wait_on_run Block_DIagram_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
write_hw_platform -fixed -include_bit -force -file C:/B_Git/MCS/MC/MC_V1_Zybo/Vitis/Block_DIagram_wrapper.xsa
open_bd_design {C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd}
set_property offset 0x41200000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
save_bd_design
