# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/ip/clk_wiz_0" \
"../../../../project_1.srcs/sources_1/new/converter.v" \
"../../../../project_1.srcs/sources_1/new/segment.v" \
"../../../../project_1.srcs/sim_1/new/seg_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
