v 20130925 2
C 55100 57500 1 0 0 in-1.sym
{
T 55100 58000 5 10 0 0 0 0 1
footprint=anchor
T 55100 57800 5 10 0 0 0 0 1
device=INPUT
T 55100 57600 5 10 1 1 0 7 1
refdes=O5#
}
C 53800 59500 1 90 0 in-1.sym
{
T 53300 59500 5 10 0 0 90 0 1
footprint=anchor
T 53500 59500 5 10 0 0 90 0 1
device=INPUT
T 53700 59800 5 10 1 1 90 3 1
refdes=O2#
}
C 50400 61700 1 0 0 in-1.sym
{
T 50400 62200 5 10 0 0 0 0 1
footprint=anchor
T 50400 62000 5 10 0 0 0 0 1
device=INPUT
T 50400 61800 5 10 1 1 0 7 1
refdes=O3#
}
C 50400 61500 1 0 0 in-1.sym
{
T 50400 62000 5 10 0 0 0 0 1
footprint=anchor
T 50400 61800 5 10 0 0 0 0 1
device=INPUT
T 50400 61600 5 10 1 1 0 7 1
refdes=O4#
}
C 53900 59100 1 0 0 in-1.sym
{
T 53900 59600 5 10 0 0 0 0 1
footprint=anchor
T 53900 59400 5 10 0 0 0 0 1
device=INPUT
T 53900 59200 5 10 1 1 0 7 1
refdes=O6#
}
C 53900 58900 1 0 0 in-1.sym
{
T 53900 59400 5 10 0 0 0 0 1
footprint=anchor
T 53900 59200 5 10 0 0 0 0 1
device=INPUT
T 53900 59000 5 10 1 1 0 7 1
refdes=O7#
}
C 53900 58700 1 0 0 in-1.sym
{
T 53900 59200 5 10 0 0 0 0 1
footprint=anchor
T 53900 59000 5 10 0 0 0 0 1
device=INPUT
T 53900 58800 5 10 1 1 0 7 1
refdes=PO
}
N 51000 61800 52000 61800 4
N 51000 61600 52400 61600 4
N 54700 60600 55800 60600 4
C 54800 58500 1 0 0 nand3.sym
{
T 55200 59000 5 10 1 1 0 4 1
refdes=T
}
N 54600 59200 54600 61100 4
N 54500 59000 54800 59000 4
N 54700 60600 54700 59000 4
C 50300 59000 1 0 0 in-1.sym
{
T 50300 59500 5 10 0 0 0 0 1
footprint=anchor
T 50300 59300 5 10 0 0 0 0 1
device=INPUT
T 50300 59100 5 10 1 1 0 7 1
refdes=FC
}
C 50300 59600 1 0 0 in-1.sym
{
T 50300 60100 5 10 0 0 0 0 1
footprint=anchor
T 50300 59900 5 10 0 0 0 0 1
device=INPUT
T 50300 59700 5 10 1 1 0 7 1
refdes=FZ
}
C 50900 58800 1 0 0 2n7002.sym
{
T 51125 59100 5 10 0 1 0 1 1
refdes=M2
T 51000 59600 5 10 0 1 0 0 1
value=2N7002P
T 51400 59400 5 10 0 1 0 0 1
footprint=sot23-nmos
T 52400 59400 5 10 0 1 0 0 1
device=NMOS
}
C 51800 58800 1 0 0 2n7002.sym
{
T 52025 59100 5 10 0 1 0 1 1
refdes=M5
T 51900 59600 5 10 0 1 0 0 1
value=2N7002P
T 52300 59400 5 10 0 1 0 0 1
footprint=sot23-nmos
T 53300 59400 5 10 0 1 0 0 1
device=NMOS
}
C 51800 60000 1 0 0 2n7002.sym
{
T 52025 60300 5 10 0 1 0 1 1
refdes=M3
T 51900 60800 5 10 0 1 0 0 1
value=2N7002P
T 52300 60600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 53300 60600 5 10 0 1 0 0 1
device=NMOS
}
C 52500 58800 1 0 0 2n7002.sym
{
T 52600 59600 5 10 0 1 0 0 1
value=2N7002P
T 53000 59400 5 10 0 1 0 0 1
footprint=sot23-nmos
T 54000 59400 5 10 0 1 0 0 1
device=NMOS
T 52725 59100 5 10 0 1 0 1 1
refdes=M7
}
N 51300 58800 51300 58900 4
N 52200 58900 52200 58800 4
N 51300 58800 52900 58800 4
N 52900 58800 52900 58900 4
N 52400 59100 52400 61600 4
C 50700 61500 1 270 0 not.sym
{
T 51000 61150 5 10 1 1 0 4 1
refdes=I4
}
N 51000 61500 51000 61600 4
C 50900 59400 1 0 0 2n7002.sym
{
T 51125 59700 5 10 0 1 0 1 1
refdes=M1
T 51000 60200 5 10 0 1 0 0 1
value=2N7002P
T 51400 60000 5 10 0 1 0 0 1
footprint=sot23-nmos
T 52400 60000 5 10 0 1 0 0 1
device=NMOS
}
C 51800 59400 1 0 0 2n7002.sym
{
T 52025 59700 5 10 0 1 0 1 1
refdes=M4
T 51900 60200 5 10 0 1 0 0 1
value=2N7002P
T 52300 60000 5 10 0 1 0 0 1
footprint=sot23-nmos
T 53300 60000 5 10 0 1 0 0 1
device=NMOS
}
N 51300 59500 51300 59300 4
N 52200 59500 52200 59300 4
N 51500 59100 51500 61800 4
C 51700 61500 1 270 0 not.sym
{
T 52000 61150 5 10 1 1 0 4 1
refdes=I3
}
N 52000 61500 52000 61800 4
N 51300 60000 52200 60000 4
N 52200 59900 52200 60100 4
N 52900 60300 53700 60300 4
{
T 53050 60350 5 10 1 1 0 0 1
netname=Flag
}
C 53000 60600 1 90 0 resistor-load.sym
{
T 52600 60900 5 10 0 0 90 0 1
device=RESISTOR
T 52850 61300 5 10 1 1 90 0 1
refdes=R1
T 52900 61000 5 10 0 1 90 0 1
footprint=0603-boxed
T 52900 61000 5 10 0 1 90 0 1
value=3.3k
}
N 54500 60200 55800 60200 4
{
T 55000 60250 5 10 1 1 0 0 1
netname=Cond#
}
T 56900 58900 9 10 1 0 0 0 1
(includes call)
C 57400 60400 1 0 0 out-1.sym
{
T 57400 60900 5 10 0 0 0 0 1
footprint=anchor
T 57400 60700 5 10 0 0 0 0 1
device=OUTPUT
T 57550 60550 5 10 1 1 0 0 1
refdes=Ret
}
N 55800 59200 55800 60200 4
C 55800 58600 1 0 0 nor.sym
{
T 56200 59100 5 10 1 1 0 4 1
refdes=J
}
N 55600 59000 55800 59000 4
C 57400 59000 1 0 0 out-1.sym
{
T 57400 59500 5 10 0 0 0 0 1
footprint=anchor
T 57400 59300 5 10 0 0 0 0 1
device=OUTPUT
T 57450 59150 5 10 1 1 0 0 1
refdes=Jump
}
C 57400 57600 1 0 0 out-1.sym
{
T 57400 58100 5 10 0 0 0 0 1
footprint=anchor
T 57400 57900 5 10 0 0 0 0 1
device=OUTPUT
T 57450 57750 5 10 1 1 0 0 1
refdes=Push
}
C 56600 59300 1 0 0 nor.sym
{
T 57000 59800 5 10 1 1 0 4 1
refdes=S
}
N 56600 60500 56600 59900 4
N 56600 58400 56600 59700 4
C 57400 59700 1 0 0 out-1.sym
{
T 57400 60200 5 10 0 0 0 0 1
footprint=anchor
T 57400 60000 5 10 0 0 0 0 1
device=OUTPUT
T 57550 59850 5 10 1 1 0 0 1
refdes=Inc
}
C 50600 60800 1 0 0 gnd-1.sym
C 51600 60800 1 0 0 gnd-1.sym
C 53900 59400 1 0 0 gnd-1.sym
C 55000 58200 1 0 0 gnd-1.sym
C 56000 56900 1 0 0 gnd-1.sym
C 56000 58300 1 0 0 gnd-1.sym
C 56800 59000 1 0 0 gnd-1.sym
C 56000 59700 1 0 0 gnd-1.sym
C 51100 61100 1 0 0 vdd-1.sym
C 52700 61500 1 0 0 vdd-1.sym
C 53800 60700 1 0 0 vdd-1.sym
C 55900 61000 1 0 0 vdd-1.sym
C 56700 60300 1 0 0 vdd-1.sym
C 55900 59600 1 0 0 vdd-1.sym
C 55900 58200 1 0 0 vdd-1.sym
C 54900 59500 1 0 0 vdd-1.sym
C 52100 61100 1 0 0 vdd-1.sym
N 54500 58800 54800 58800 4
C 52500 59800 1 0 0 2n7002.sym
{
T 52600 60600 5 10 0 1 0 0 1
value=2N7002P
T 53000 60400 5 10 0 1 0 0 1
footprint=sot23-nmos
T 54000 60400 5 10 0 1 0 0 1
device=NMOS
T 52425 60000 5 10 0 1 0 1 1
refdes=M6
}
N 52400 59100 52500 59100 4
N 52500 60700 52500 60100 4
N 52900 59300 52900 59400 4
N 55800 57600 55700 57600 4
C 53300 59300 1 0 1 2n7002.sym
{
T 53200 60100 5 10 0 1 0 6 1
value=2N7002P
T 52800 59900 5 10 0 1 0 6 1
footprint=sot23-nmos
T 51800 59900 5 10 0 1 0 6 1
device=NMOS
T 53075 59600 5 10 0 1 0 7 1
refdes=M8
}
N 53700 60100 53300 60100 4
N 53300 60100 53300 59600 4
C 55800 60000 1 0 0 nor4.sym
{
T 56200 60500 5 10 1 1 0 4 1
refdes=R
}
N 57400 59100 56600 59100 4
N 55700 57600 55700 60400 4
N 55700 60400 55800 60400 4
N 54500 59200 54800 59200 4
N 57400 60500 56600 60500 4
C 55800 57200 1 0 0 nand.sym
{
T 56200 57700 5 10 1 1 0 4 1
refdes=P
}
C 56600 57400 1 0 0 cnot.sym
{
T 56925 57700 5 10 1 1 0 4 1
refdes=V
}
C 56800 58000 1 0 0 vdd-1.sym
C 56900 57100 1 0 0 gnd-1.sym
N 56600 58400 55800 58400 4
N 55800 58400 55800 57800 4
N 51000 60700 51000 60300 4
N 51000 60300 51800 60300 4
C 52100 58500 1 0 0 gnd-1.sym
C 51000 58000 1 0 0 in-1.sym
{
T 51000 58500 5 10 0 0 0 0 1
footprint=anchor
T 51000 58300 5 10 0 0 0 0 1
device=INPUT
T 51000 58100 5 10 1 1 0 7 1
refdes=Vdd
}
C 51000 57800 1 0 0 in-1.sym
{
T 51000 58300 5 10 0 0 0 0 1
footprint=anchor
T 51000 58100 5 10 0 0 0 0 1
device=INPUT
T 51000 57900 5 10 1 1 0 7 1
refdes=GND
}
C 51400 58100 1 0 0 vdd-1.sym
C 51500 57600 1 0 0 gnd-1.sym
N 51700 60700 52500 60700 4
N 52900 60600 52900 60300 4
C 53700 59700 1 0 0 xor.sym
{
T 53900 60300 5 10 1 1 0 0 1
refdes=C
}
N 51300 59400 52200 59400 4
N 51500 59100 51800 59100 4
N 51300 59900 51300 60000 4
N 52200 60500 52900 60500 4
N 51700 60700 51700 59700 4
N 51700 59700 51800 59700 4
N 52900 59800 52900 59900 4
C 54800 60800 1 0 0 not.sym
{
T 55150 61100 5 10 1 1 0 4 1
refdes=I6
}
C 55100 60500 1 0 0 gnd-1.sym
C 55000 61400 1 0 0 vdd-1.sym
N 54600 61100 54800 61100 4
N 55600 61100 55800 61100 4
N 55800 61100 55800 60800 4
