;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 6, 20
	SUB @121, 180
	CMP @131, 103
	JMN <131, 103
	SPL <131, 103
	SUB 0, <-148
	MOV 0, <-100
	MOV 0, <-100
	SUB 121, 103
	SUB 0, <-100
	SUB 0, <-100
	JMN <121, 106
	CMP -1, @-20
	SUB -1, <-20
	ADD -1, @-20
	SLT 0, 10
	CMP @0, @2
	DJN -1, <-20
	CMP 0, 10
	SUB -980, 600
	JMP 0, <2
	SUB #0, 0
	CMP 0, <-100
	CMP 0, 10
	CMP -980, 600
	CMP -980, 600
	SUB #0, 0
	CMP @131, 103
	SPL <121, 106
	ADD #-30, 9
	JMN 0, 10
	SLT 110, 21
	ADD -1, -20
	CMP 0, -100
	JMN <121, 106
	JMN <121, 106
	JMN 0, -100
	SUB -980, 600
	ADD #-30, 9
	SPL 0, -100
	SUB -980, 600
	SPL 0, -100
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
