[Inputs]
clk
[Outputs]
hsync
vsync
pix_clk
blank
=hcount[9:0]=
=vcount[9:0]=
[BiDir]
[ATTRIBUTES]
VeriModel vga_sync

