<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Mar 10 07:23:29 2021" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="kintex7" BOARD="xilinx.com:kc705:part0:1.6" DEVICE="7k325t" NAME="mod11" PACKAGE="ffg900" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="0" NAME="a1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bcdAdder_0" PORT="a1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="a2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bcdAdder_0" PORT="a2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="a3" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bcdAdder_0" PORT="a3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="a4" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bcdAdder_0" PORT="a4"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="b1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bcdAdder_1" PORT="b1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="b2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bcdAdder_1" PORT="b2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="b3" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bcdAdder_1" PORT="b3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="b4" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bcdAdder_1" PORT="b4"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="c1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_c1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bcdAdder_0" PORT="b1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="c2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_c2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bcdAdder_0" PORT="b2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="c3" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_c3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bcdAdder_0" PORT="b3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="c4" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_c4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bcdAdder_0" PORT="b4"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="d1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_d1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bcdAdder_1" PORT="a1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="d2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_d2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bcdAdder_1" PORT="a2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="d3" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_d3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bcdAdder_1" PORT="a3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="d4" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_d4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bcdAdder_1" PORT="a4"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_7_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_7" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/Adder_4bit_0" HWVERSION="2.0" INSTANCE="Adder_4bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Adder_4bit" VLNV="xilinx.com:user:Adder_4bit:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mod11_Adder_4bit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="C_in" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="C_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="a1" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_0_C_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bcdAdder_0" PORT="C_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="a2" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_0_C_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bcdAdder_0" PORT="C_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="a3" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_0_C_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bcdAdder_0" PORT="C_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="a4" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_0_C_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bcdAdder_0" PORT="C_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="b1" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_0_s1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bcdAdder_0" PORT="s1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="b2" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_0_s2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bcdAdder_0" PORT="s2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="b3" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_0_s3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bcdAdder_0" PORT="s3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="b4" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_0_s4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bcdAdder_0" PORT="s4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s1" RIGHT="0" SIGIS="undef" SIGNAME="Adder_4bit_0_s1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s2" RIGHT="0" SIGIS="undef" SIGNAME="Adder_4bit_0_s2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s3" RIGHT="0" SIGIS="undef" SIGNAME="Adder_4bit_0_s3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s4" RIGHT="0" SIGIS="undef" SIGNAME="Adder_4bit_0_s4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_3" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/Adder_4bit_1" HWVERSION="2.0" INSTANCE="Adder_4bit_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Adder_4bit" VLNV="xilinx.com:user:Adder_4bit:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mod11_Adder_4bit_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="C_in" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="C_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="a1" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_1_C_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bcdAdder_1" PORT="C_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="a2" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_1_C_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bcdAdder_1" PORT="C_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="a3" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_1_C_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bcdAdder_1" PORT="C_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="a4" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_1_C_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bcdAdder_1" PORT="C_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="b1" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_1_s1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bcdAdder_1" PORT="s1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="b2" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_1_s2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bcdAdder_1" PORT="s2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="b3" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_1_s3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bcdAdder_1" PORT="s3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="b4" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_1_s4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bcdAdder_1" PORT="s4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s1" RIGHT="0" SIGIS="undef" SIGNAME="Adder_4bit_1_s1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s2" RIGHT="0" SIGIS="undef" SIGNAME="Adder_4bit_1_s2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s3" RIGHT="0" SIGIS="undef" SIGNAME="Adder_4bit_1_s3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_2" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s4" RIGHT="0" SIGIS="undef" SIGNAME="Adder_4bit_1_s4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_3" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/bcdAdder_0" HWVERSION="1.0" INSTANCE="bcdAdder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bcdAdder" VLNV="xilinx.com:user:bcdAdder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mod11_bcdAdder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="C_in" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="C_out" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_0_C_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_0" PORT="a4"/>
            <CONNECTION INSTANCE="Adder_4bit_0" PORT="a3"/>
            <CONNECTION INSTANCE="Adder_4bit_0" PORT="a2"/>
            <CONNECTION INSTANCE="Adder_4bit_0" PORT="a1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="a1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="a2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="a3" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="a4" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="b1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_c1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="b2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_c2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="b3" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_c3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="b4" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_c4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s1" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_0_s1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_0" PORT="b1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s2" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_0_s2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_0" PORT="b2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s3" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_0_s3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_0" PORT="b3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s4" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_0_s4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_0" PORT="b4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/bcdAdder_1" HWVERSION="1.0" INSTANCE="bcdAdder_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bcdAdder" VLNV="xilinx.com:user:bcdAdder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mod11_bcdAdder_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="C_in" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="C_out" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_1_C_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_1" PORT="a4"/>
            <CONNECTION INSTANCE="Adder_4bit_1" PORT="a3"/>
            <CONNECTION INSTANCE="Adder_4bit_1" PORT="a2"/>
            <CONNECTION INSTANCE="Adder_4bit_1" PORT="a1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="a1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_d1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="d1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="a2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_d2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="d2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="a3" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_d3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="d3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="a4" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_d4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="d4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="b1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="b1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="b2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="b2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="b3" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="b3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="b4" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="b4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s1" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_1_s1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_1" PORT="b1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s2" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_1_s2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_1" PORT="b2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s3" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_1_s3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_1" PORT="b3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s4" RIGHT="0" SIGIS="undef" SIGNAME="bcdAdder_1_s4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_1" PORT="b4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="xor"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mod11_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_xorgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Adder_4bit_0_s1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_0" PORT="s1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Adder_4bit_1_s1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_1" PORT="s1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_4" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_1" HWVERSION="2.0" INSTANCE="util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="xor"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mod11_util_vector_logic_0_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_xorgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Adder_4bit_0_s2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_0" PORT="s2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Adder_4bit_1_s2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_1" PORT="s2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_4" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_2" HWVERSION="2.0" INSTANCE="util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="xor"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mod11_util_vector_logic_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_xorgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Adder_4bit_0_s3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_0" PORT="s3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Adder_4bit_1_s3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_1" PORT="s3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_5" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_3" HWVERSION="2.0" INSTANCE="util_vector_logic_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="xor"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mod11_util_vector_logic_2_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_xorgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Adder_4bit_0_s4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_0" PORT="s4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Adder_4bit_1_s4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Adder_4bit_1" PORT="s4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_5" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_4" HWVERSION="2.0" INSTANCE="util_vector_logic_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mod11_util_vector_logic_1_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_6" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_5" HWVERSION="2.0" INSTANCE="util_vector_logic_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mod11_util_vector_logic_4_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_6" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_6" HWVERSION="2.0" INSTANCE="util_vector_logic_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mod11_util_vector_logic_5_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_4" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_5" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_7" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_7" HWVERSION="2.0" INSTANCE="util_vector_logic_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mod11_util_vector_logic_6_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_6" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="mod11_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bcdAdder_0" PORT="C_in"/>
            <CONNECTION INSTANCE="bcdAdder_1" PORT="C_in"/>
            <CONNECTION INSTANCE="Adder_4bit_0" PORT="C_in"/>
            <CONNECTION INSTANCE="Adder_4bit_1" PORT="C_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
