
*** Running vivado
    with args -log fpgaTop.rdi -m64 -messageDb vivado.pb -mode batch -source fpgaTop.tcl -notrace


****** Vivado v2012.2.1 (64-bit)
  **** Build 200253 by xbuild on Wed Aug 29 11:42:44 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]

source fpgaTop.tcl -notrace
Parsing EDIF File [./.Xil/Vivado-5504-core980/dcp/fpgaTop.edf]
Finished Parsing EDIF File [./.Xil/Vivado-5504-core980/dcp/fpgaTop.edf]
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/drc.xml
INFO: [Constraints 18-510] IO constraint IOSTANDARD with a setting of GTE2 for cell ftop/sys1_clki will not be propagated through the buffer.  The constraint should be associated with the net that is connected to the top level port.
Parsing XDC File [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.runs/impl_1_5/.Xil/Vivado-5504-core980/dcp/fpgaTop.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.srcs/constrs_1/imports/blue7cp/kc705.xdc:135]
set_input_delay: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 587.336 ; gain = 46.445
Finished Parsing XDC File [/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.runs/impl_1_5/.Xil/Vivado-5504-core980/dcp/fpgaTop.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 588.336 ; gain = 1.000
Restoring placement.
Restored 53 out of 53 XDEF sites from archive | CPU: 0.140000 secs | Memory: 1.255783 MB |
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2853 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  FD => FDCE: 799 instances
  FDC => FDCE: 139 instances
  FDE => FDCE: 1768 instances
  FDP => FDPE: 2 instances
  FDR => FDRE: 88 instances
  FDS => FDSE: 10 instances
  INV => LUT1: 1 instances
  IODELAY => IDELAYE2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 44 instances

Phase 0 | Netlist Checksum: 3d3981ef
read_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 588.336 ; gain = 444.758
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-290] Got license for Implementation
INFO: [Common 17-291] Device 'xc7k325t' license available: Implementation

Starting Logic Optimization Task
Logic Optimization | Checksum: 701b3323
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 588.336 ; gain = 0.000

Phase 1 Retarget

Phase 1 Retarget | Checksum: 2e6eff15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 588.336 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-10] Eliminated 46 instances.
Phase 2 Constant Propagation | Checksum: 9f00e674

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 589.336 ; gain = 1.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 238 unconnected nets.
INFO: [Opt 31-11] Eliminated 3 unconnected instances.
Phase 3 Sweep | Checksum: 36d586ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 589.336 ; gain = 1.000
Ending Logic Optimization Task | Checksum: 36d586ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 589.336 ; gain = 1.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 589.336 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 589.336 ; gain = 0.000
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-290] Got license for Implementation
INFO: [Common 17-291] Device 'xc7k325t' license available: Implementation
Running DRC as a precondition to command place_design

Starting Placer Task
Effort Level for place_design : MEDIUM (Default)

Phase 1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 593.609 ; gain = 0.000
Phase 1 Mandatory Logic Optimization | Checksum: 967821b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 593.609 ; gain = 3.117

Phase 2 Build SLR Info
Phase 2 Build SLR Info | Checksum: 967821b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 594.609 ; gain = 4.117

Phase 3 Add Constraints
Phase 3 Add Constraints | Checksum: 967821b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 594.609 ; gain = 4.117

Phase 4 Build Shapes
Phase 4 Build Shapes | Checksum: 893712b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 594.609 ; gain = 4.117

Phase 5 PrePlace DRC check
Phase 5 PrePlace DRC check | Checksum: 893712b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 596.727 ; gain = 6.234

Phase 6 PrePlace Elements
Phase 6 PrePlace Elements | Checksum: 893712b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 596.727 ; gain = 6.234

Phase 7 Placer Initialization

Phase 7.1 IO & Clk Placer & Init

Phase 7.1.1 IO / Clock Placer
Phase 7.1.1 IO / Clock Placer | Checksum: 893712b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 598.844 ; gain = 8.352

Phase 7.1.2 Build Placer Device

Phase 7.1.2.1 Place Init Device
Phase 7.1.2.1 Place Init Device | Checksum: 893712b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 652.891 ; gain = 62.398
Phase 7.1.2 Build Placer Device | Checksum: 893712b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 652.891 ; gain = 62.398
Phase 7.1 IO & Clk Placer & Init | Checksum: 893712b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 652.891 ; gain = 62.398

Phase 7.2 Build Placer Netlist

Phase 7.2.1 Place Init Design
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

Phase 7.2.1.1 Build Clock Data
Phase 7.2.1.1 Build Clock Data | Checksum: c34ea364

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 655.895 ; gain = 65.402
Phase 7.2.1 Place Init Design | Checksum: b1ac5b56

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 658.895 ; gain = 68.402
Phase 7.2 Build Placer Netlist | Checksum: b1ac5b56

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 658.895 ; gain = 68.402

Phase 7.3 Constrain Clocks
Phase 7.3 Constrain Clocks | Checksum: d9d1ccba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 658.895 ; gain = 68.402
Phase 7 Placer Initialization | Checksum: d9d1ccba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 658.895 ; gain = 68.402

Phase 8 Global Placement
Phase 8 Global Placement | Checksum: 6b4cb8dc

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 683.957 ; gain = 93.465

Phase 9 Detail Placement

Phase 9.1 Commit Multi Column shapes
Phase 9.1 Commit Multi Column shapes | Checksum: 6b4cb8dc

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 683.957 ; gain = 93.465

Phase 9.2 Commit Most Shapes & LUTRAMs
Phase 9.2 Commit Most Shapes & LUTRAMs | Checksum: 1f803822

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 692.961 ; gain = 102.469

Phase 9.3 Area Swap
Phase 9.3 Area Swap | Checksum: be48b81d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 692.961 ; gain = 102.469

Phase 9.4 Path Optimizer
Phase 9.4 Path Optimizer | Checksum: ec80a4cb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 692.961 ; gain = 102.469

Phase 9.5 Commit Small Shapes
Phase 9.5 Commit Small Shapes | Checksum: 9d5d4c08

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 697.117 ; gain = 106.625
Phase 9 Detail Placement | Checksum: 9d5d4c08

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 697.117 ; gain = 106.625

Phase 10 PostPlace Cleanup
Phase 10 PostPlace Cleanup | Checksum: 9d5d4c08

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 697.117 ; gain = 106.625

Phase 11 Post-Commit Opt
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
Phase 11 Post-Commit Opt | Checksum: bd05f1da

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 697.117 ; gain = 106.625

Phase 12 Placer Reporting
INFO: [Place 30-100] Post Placement Timing Summary | WNS=-1.28  | TNS=-131   |

Phase 12 Placer Reporting | Checksum: bd05f1da

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 697.117 ; gain = 106.625

Phase 13 Cleanup
Phase 13 Cleanup | Checksum: 0b492ddc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 697.117 ; gain = 106.625
Ending Placer Task | Checksum: 9d429add

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 697.117 ; gain = 106.625
INFO: [Common 17-83] Releasing license: Implementation
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 697.117 ; gain = 107.781
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.15 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 697.117 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.01 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 697.117 ; gain = 0.000
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-290] Got license for Implementation
INFO: [Common 17-291] Device 'xc7k325t' license available: Implementation
Running DRC as a precondition to command route_design


Starting Routing Task

Effort Level for route_design : MEDIUM (Default)

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 697.117 ; gain = 0.000
Phase 1.1 Build Netlist | Checksum: 0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 697.117 ; gain = 0.000

Phase 1.2 Build Node Graph
Phase 1.2 Build Node Graph | Checksum: 0

Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 912.488 ; gain = 215.371
Phase 1 Build RT Design | Checksum: 0

Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 912.488 ; gain = 215.371

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1be48060

Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 912.488 ; gain = 215.371
INFO: [Route 35-23] Estimated Global Vertical Wire Utilization = 0.17 %
INFO: [Route 35-22] Estimated Global Horizontal Wire Utilization = 0.37 %

Phase 2.2 Restore Routing
  Num Routable Nets            : 6146
  Num Nets Restored            : 0
  Num Nets with Dirts          : 0
  Num Nets with Dirts Dropped  : 0

Phase 2.2 Restore Routing | Checksum: 1be48060

Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 914.488 ; gain = 217.371

Phase 2.3 Special Net Routing
 Number of Wires with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: c8371562

Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 931.520 ; gain = 234.402

Phase 2.4 Non Guided Clock Net Routing
Phase 2.4 Non Guided Clock Net Routing | Checksum: c8371562

Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 931.520 ; gain = 234.402

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: c8371562

Time (s): cpu = 00:01:20 ; elapsed = 00:01:19 . Memory (MB): peak = 931.520 ; gain = 234.402
Phase 2.5.1 Update timing with NCN CRPR | Checksum: c8371562

Time (s): cpu = 00:01:21 ; elapsed = 00:01:20 . Memory (MB): peak = 931.520 ; gain = 234.402
Phase 2.5 Update Timing | Checksum: c8371562

Time (s): cpu = 00:01:21 ; elapsed = 00:01:20 . Memory (MB): peak = 931.520 ; gain = 234.402
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.53  | TNS=-167   | WHS=-0.83  | THS=-231   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: c8371562

Time (s): cpu = 00:01:23 ; elapsed = 00:01:22 . Memory (MB): peak = 931.520 ; gain = 234.402
Phase 2 Router Initialization | Checksum: c8371562

Time (s): cpu = 00:01:23 ; elapsed = 00:01:22 . Memory (MB): peak = 931.520 ; gain = 234.402

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d95d89d2

Time (s): cpu = 00:01:25 ; elapsed = 00:01:24 . Memory (MB): peak = 931.520 ; gain = 234.402

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Wires with overlaps = 802
 Number of Wires with overlaps = 123
 Number of Wires with overlaps = 14
 Number of Wires with overlaps = 8
 Number of Wires with overlaps = 4
 Number of Wires with overlaps = 2
 Number of Wires with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 10cf9cca

Time (s): cpu = 00:01:31 ; elapsed = 00:01:30 . Memory (MB): peak = 931.520 ; gain = 234.402
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.35  | TNS=-130   | WHS=N/A    | THS=N/A    |


Phase 4.1.2 collectNewHoldAndFix
Phase 4.1.2 collectNewHoldAndFix | Checksum: 881d4568

Time (s): cpu = 00:01:31 ; elapsed = 00:01:30 . Memory (MB): peak = 931.520 ; gain = 234.402

Phase 4.1.3 Fast Budgeting
Phase 4.1.3 Fast Budgeting | Checksum: 881d4568

Time (s): cpu = 00:01:31 ; elapsed = 00:01:30 . Memory (MB): peak = 931.520 ; gain = 234.402

Phase 4.1.4 GlobIterForTiming
Phase 4.1.4 GlobIterForTiming | Checksum: 521bc83f

Time (s): cpu = 00:01:31 ; elapsed = 00:01:31 . Memory (MB): peak = 931.520 ; gain = 234.402
Phase 4.1 Global Iteration 0 | Checksum: 521bc83f

Time (s): cpu = 00:01:31 ; elapsed = 00:01:31 . Memory (MB): peak = 931.520 ; gain = 234.402

Phase 4.2 Global Iteration 1
 Number of Wires with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 577a0a18

Time (s): cpu = 00:01:32 ; elapsed = 00:01:31 . Memory (MB): peak = 931.520 ; gain = 234.402
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.37  | TNS=-130   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10cf9cca

Time (s): cpu = 00:01:32 ; elapsed = 00:01:31 . Memory (MB): peak = 931.520 ; gain = 234.402
Phase 4 Rip-up And Reroute | Checksum: 10cf9cca

Time (s): cpu = 00:01:32 ; elapsed = 00:01:32 . Memory (MB): peak = 931.520 ; gain = 234.402

Phase 5 Delay CleanUp

Phase 5.1 Levelize Netlist
Phase 5.1 Levelize Netlist | Checksum: 10cf9cca

Time (s): cpu = 00:01:33 ; elapsed = 00:01:32 . Memory (MB): peak = 931.520 ; gain = 234.402
Phase 5 Delay CleanUp | Checksum: 10cf9cca

Time (s): cpu = 00:01:33 ; elapsed = 00:01:32 . Memory (MB): peak = 931.520 ; gain = 234.402

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10cf9cca

Time (s): cpu = 00:01:35 ; elapsed = 00:01:34 . Memory (MB): peak = 931.520 ; gain = 234.402
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.35  | TNS=-125   | WHS=-0.904 | THS=-18.4  |

Phase 6.1 Full Hold Analysis | Checksum: 10cf9cca

Time (s): cpu = 00:01:35 ; elapsed = 00:01:34 . Memory (MB): peak = 931.520 ; gain = 234.402
Phase 6 Post Hold Fix | Checksum: 1fcdb4b7

Time (s): cpu = 00:01:41 ; elapsed = 00:01:40 . Memory (MB): peak = 960.582 ; gain = 263.465


  CostCode Usage Stats for the entire design:
  +----------+----------------------+------------+-----------+-------+
  | CostCode |         Name         | TotalCount | UsedCount | Usage |
  +----------+----------------------+------------+-----------+-------+
  |     0    | GENERIC              |       3139 |        18 |  0.57 |
  |     1    | DOUBLE               |    1016000 |      7419 |  0.73 |
  |     2    | INPUT                |     861760 |      4041 |  0.47 |
  |     3    | BENTQUAD             |     508000 |      1061 |  0.21 |
  |     4    | SLOWSINGLE           |       7448 |         0 |  0.00 |
  |     5    | CLKPIN               |      65832 |      1445 |  2.19 |
  |     6    | GLOBAL               |     397852 |       935 |  0.24 |
  |     7    | OUTPUT               |     906089 |      7990 |  0.88 |
  |     8    | PINFEED              |    2269836 |     21558 |  0.95 |
  |     9    | BOUNCEIN             |     286750 |      1653 |  0.58 |
  |    10    | LUTINPUT             |    1222800 |     19183 |  1.57 |
  |    11    | IOBOUTPUT            |      11860 |        46 |  0.39 |
  |    12    | BOUNCEACROSS         |     285750 |       710 |  0.25 |
  |    13    | VLONG                |      31750 |        72 |  0.23 |
  |    14    | OUTBOUND             |     883943 |      6165 |  0.70 |
  |    15    | HLONG                |      31750 |        51 |  0.16 |
  |    16    | PINBOUNCE            |     508000 |      5051 |  0.99 |
  |    17    | BUFGROUT             |         72 |         5 |  6.94 |
  |    18    | PINFEEDR             |          0 |         0 |  0.00 |
  |    19    | OPTDELAY             |      12000 |         0 |  0.00 |
  |    20    | IOBIN2OUT            |       2500 |        46 |  1.84 |
  |    21    | HQUAD                |     254000 |       851 |  0.34 |
  |    22    | IOBINPUT             |      15400 |        18 |  0.12 |
  |    23    | PADINPUT             |       2200 |        35 |  1.59 |
  |    24    | PADOUTPUT            |       1700 |        15 |  0.88 |
  |    25    | VLONG12              |      31750 |        59 |  0.19 |
  |    26    | HVCCGNDOUT           |      64340 |       216 |  0.34 |
  |    27    | SVLONG               |          0 |         0 |  0.00 |
  |    28    | VQUAD                |     254000 |       857 |  0.34 |
  |    29    | SINGLE               |    1016000 |     11850 |  1.17 |
  |    30    | BUFINP2OUT           |        168 |         5 |  2.98 |
  |    31    | REFCLK               |         10 |         2 | 20.00 |
  +----------+----------------------+------------+-----------+-------+
  | ****                TOTAL       |   10952699 |     91357 |  0.83 |
  +----------+----------------------+------------+-----------+-------+
  Global Vertical Wire Utilization    = 0.391317 %
  Global Horizontal Wire Utilization  = 0.446711 %
  Total Num Pips                      = 84987
  Number of Open Nets                 = 0
  Number of Pin Open Nets             = 0

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 1fcdb4b7

Time (s): cpu = 00:01:41 ; elapsed = 00:01:40 . Memory (MB): peak = 960.582 ; gain = 263.465

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: dd00df8c

Time (s): cpu = 00:01:42 ; elapsed = 00:01:41 . Memory (MB): peak = 960.582 ; gain = 263.465

Phase 9 Post Router Timing
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.95  | TNS=-194   | WHS=0.0696 | THS=0      |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Phase 9 Post Router Timing | Checksum: 0

Time (s): cpu = 00:01:47 ; elapsed = 00:01:45 . Memory (MB): peak = 960.582 ; gain = 263.465
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 0

Time (s): cpu = 00:01:47 ; elapsed = 00:01:45 . Memory (MB): peak = 960.582 ; gain = 263.465

Routing Is Done.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
sh: -c: line 0: syntax error near unexpected token `('
sh: -c: line 0: `/opt/Xilinx/14.2/ISE_DS/PlanAhead/bin/unwrapped/lnx64.o/xilcurl --cacert /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/webtalk/cacert.pem --max-time 3 -F file_loc=@"/home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.runs/impl_1_5/usage_statistics_webtalk.xml" -F domain=(none) -F regid=21811470_206273011_209528847_120 -F access=l0gic https://xapps2.xilinx.com/cgi-bin/webtalk.cgi >& ./.Xil/Vivado-5504-core980/wt/transmit.log'
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.

Time (s): cpu = 00:01:47 ; elapsed = 00:01:46 . Memory (MB): peak = 960.582 ; gain = 263.465
INFO: [Common 17-83] Releasing license: Implementation
route_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:47 . Memory (MB): peak = 960.582 ; gain = 263.465
INFO: [Coretcl 2-168] The results of DRC are in file /home/cms/projects/blue7/blue7cp/blue7cp/blue7cp.runs/impl_1_5/fpgaTop_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 960.582 ; gain = 0.000
Running Vector-less Activity Propagation
..........WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 960.582 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 960.582 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado...
