Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Mar  2 17:26:58 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bidir_shift_timing_summary_routed.rpt -pb bidir_shift_timing_summary_routed.pb -rpx bidir_shift_timing_summary_routed.rpx -warn_on_violation
| Design       : bidir_shift
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.536        0.000                      0                    8        0.215        0.000                      0                    8        9.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            18.536        0.000                      0                    8        0.215        0.000                      0                    8        9.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.536ns  (required time - arrival time)
  Source:                 shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.580ns (39.735%)  route 0.880ns (60.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 25.121 - 20.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.612     5.431    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  shift_reg[6]/Q
                         net (fo=3, routed)           0.880     6.767    Q_OBUF[6]
    SLICE_X65Y80         LUT5 (Prop_lut5_I4_O)        0.124     6.891 r  shift[5]_i_1/O
                         net (fo=1, routed)           0.000     6.891    p_1_in[5]
    SLICE_X65Y80         FDRE                                         r  shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.495    25.121    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[5]/C
                         clock pessimism              0.311    25.431    
                         clock uncertainty           -0.035    25.396    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)        0.031    25.427    shift_reg[5]
  -------------------------------------------------------------------
                         required time                         25.427    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                 18.536    

Slack (MET) :             18.568ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.580ns (41.454%)  route 0.819ns (58.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 25.122 - 20.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.615     5.434    clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.456     5.890 r  shift_reg[1]/Q
                         net (fo=3, routed)           0.819     6.710    Q_OBUF[1]
    SLICE_X65Y81         LUT5 (Prop_lut5_I2_O)        0.124     6.834 r  shift[2]_i_1/O
                         net (fo=1, routed)           0.000     6.834    p_1_in[2]
    SLICE_X65Y81         FDRE                                         r  shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.496    25.122    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[2]/C
                         clock pessimism              0.287    25.408    
                         clock uncertainty           -0.035    25.373    
    SLICE_X65Y81         FDRE (Setup_fdre_C_D)        0.029    25.402    shift_reg[2]
  -------------------------------------------------------------------
                         required time                         25.402    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                 18.568    

Slack (MET) :             18.731ns  (required time - arrival time)
  Source:                 shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.580ns (46.758%)  route 0.660ns (53.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 25.124 - 20.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.613     5.432    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.888 r  shift_reg[2]/Q
                         net (fo=3, routed)           0.660     6.549    Q_OBUF[2]
    SLICE_X65Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.673 r  shift[1]_i_1/O
                         net (fo=1, routed)           0.000     6.673    p_1_in[1]
    SLICE_X65Y82         FDRE                                         r  shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.498    25.124    clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  shift_reg[1]/C
                         clock pessimism              0.287    25.410    
                         clock uncertainty           -0.035    25.375    
    SLICE_X65Y82         FDRE (Setup_fdre_C_D)        0.029    25.404    shift_reg[1]
  -------------------------------------------------------------------
                         required time                         25.404    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                 18.731    

Slack (MET) :             18.734ns  (required time - arrival time)
  Source:                 shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.580ns (46.061%)  route 0.679ns (53.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 25.121 - 20.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.612     5.431    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  shift_reg[5]/Q
                         net (fo=3, routed)           0.679     6.567    Q_OBUF[5]
    SLICE_X65Y80         LUT5 (Prop_lut5_I4_O)        0.124     6.691 r  shift[4]_i_1/O
                         net (fo=1, routed)           0.000     6.691    p_1_in[4]
    SLICE_X65Y80         FDRE                                         r  shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.495    25.121    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[4]/C
                         clock pessimism              0.311    25.431    
                         clock uncertainty           -0.035    25.396    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)        0.029    25.425    shift_reg[4]
  -------------------------------------------------------------------
                         required time                         25.425    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 18.734    

Slack (MET) :             18.735ns  (required time - arrival time)
  Source:                 shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.580ns (45.988%)  route 0.681ns (54.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 25.121 - 20.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.612     5.431    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  shift_reg[6]/Q
                         net (fo=3, routed)           0.681     6.569    Q_OBUF[6]
    SLICE_X65Y80         LUT5 (Prop_lut5_I2_O)        0.124     6.693 r  shift[7]_i_3/O
                         net (fo=1, routed)           0.000     6.693    p_1_in[7]
    SLICE_X65Y80         FDRE                                         r  shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.495    25.121    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[7]/C
                         clock pessimism              0.311    25.431    
                         clock uncertainty           -0.035    25.396    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)        0.032    25.428    shift_reg[7]
  -------------------------------------------------------------------
                         required time                         25.428    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                 18.735    

Slack (MET) :             18.769ns  (required time - arrival time)
  Source:                 shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.580ns (47.274%)  route 0.647ns (52.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 25.122 - 20.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.613     5.432    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.888 r  shift_reg[2]/Q
                         net (fo=3, routed)           0.647     6.535    Q_OBUF[2]
    SLICE_X65Y81         LUT5 (Prop_lut5_I2_O)        0.124     6.659 r  shift[3]_i_1/O
                         net (fo=1, routed)           0.000     6.659    p_1_in[3]
    SLICE_X65Y81         FDRE                                         r  shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.496    25.122    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[3]/C
                         clock pessimism              0.311    25.432    
                         clock uncertainty           -0.035    25.397    
    SLICE_X65Y81         FDRE (Setup_fdre_C_D)        0.031    25.428    shift_reg[3]
  -------------------------------------------------------------------
                         required time                         25.428    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                 18.769    

Slack (MET) :             18.773ns  (required time - arrival time)
  Source:                 shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.580ns (47.437%)  route 0.643ns (52.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 25.121 - 20.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.612     5.431    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  shift_reg[5]/Q
                         net (fo=3, routed)           0.643     6.530    Q_OBUF[5]
    SLICE_X65Y80         LUT5 (Prop_lut5_I2_O)        0.124     6.654 r  shift[6]_i_1/O
                         net (fo=1, routed)           0.000     6.654    p_1_in[6]
    SLICE_X65Y80         FDRE                                         r  shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.495    25.121    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[6]/C
                         clock pessimism              0.311    25.431    
                         clock uncertainty           -0.035    25.396    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)        0.031    25.427    shift_reg[6]
  -------------------------------------------------------------------
                         required time                         25.427    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                 18.773    

Slack (MET) :             18.905ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.580ns (53.199%)  route 0.510ns (46.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 25.124 - 20.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.615     5.434    clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.456     5.890 r  shift_reg[1]/Q
                         net (fo=3, routed)           0.510     6.401    Q_OBUF[1]
    SLICE_X65Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.525 r  shift[0]_i_1/O
                         net (fo=1, routed)           0.000     6.525    p_1_in[0]
    SLICE_X65Y82         FDRE                                         r  shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.498    25.124    clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  shift_reg[0]/C
                         clock pessimism              0.311    25.434    
                         clock uncertainty           -0.035    25.399    
    SLICE_X65Y82         FDRE (Setup_fdre_C_D)        0.031    25.430    shift_reg[0]
  -------------------------------------------------------------------
                         required time                         25.430    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                 18.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.228%)  route 0.133ns (41.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.630    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  shift_reg[3]/Q
                         net (fo=3, routed)           0.133     1.904    Q_OBUF[3]
    SLICE_X65Y80         LUT5 (Prop_lut5_I2_O)        0.045     1.949 r  shift[4]_i_1/O
                         net (fo=1, routed)           0.000     1.949    p_1_in[4]
    SLICE_X65Y80         FDRE                                         r  shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.151    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[4]/C
                         clock pessimism             -0.508     1.643    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.091     1.734    shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.429%)  route 0.138ns (42.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.630    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  shift_reg[3]/Q
                         net (fo=3, routed)           0.138     1.908    Q_OBUF[3]
    SLICE_X65Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.953 r  shift[2]_i_1/O
                         net (fo=1, routed)           0.000     1.953    p_1_in[2]
    SLICE_X65Y81         FDRE                                         r  shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.152    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[2]/C
                         clock pessimism             -0.522     1.630    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.091     1.721    shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.726%)  route 0.160ns (46.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.629    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  shift_reg[4]/Q
                         net (fo=3, routed)           0.160     1.930    Q_OBUF[4]
    SLICE_X65Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.975 r  shift[3]_i_1/O
                         net (fo=1, routed)           0.000     1.975    p_1_in[3]
    SLICE_X65Y81         FDRE                                         r  shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.152    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[3]/C
                         clock pessimism             -0.508     1.644    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.092     1.736    shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.585     1.631    clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.772 r  shift_reg[1]/Q
                         net (fo=3, routed)           0.170     1.942    Q_OBUF[1]
    SLICE_X65Y82         LUT5 (Prop_lut5_I4_O)        0.045     1.987 r  shift[0]_i_1/O
                         net (fo=1, routed)           0.000     1.987    p_1_in[0]
    SLICE_X65Y82         FDRE                                         r  shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.153    clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  shift_reg[0]/C
                         clock pessimism             -0.522     1.631    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.092     1.723    shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.629    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  shift_reg[4]/Q
                         net (fo=3, routed)           0.170     1.940    Q_OBUF[4]
    SLICE_X65Y80         LUT5 (Prop_lut5_I2_O)        0.045     1.985 r  shift[5]_i_1/O
                         net (fo=1, routed)           0.000     1.985    p_1_in[5]
    SLICE_X65Y80         FDRE                                         r  shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.151    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[5]/C
                         clock pessimism             -0.522     1.629    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.092     1.721    shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.057%)  route 0.171ns (47.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.629    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  shift_reg[7]/Q
                         net (fo=2, routed)           0.171     1.941    Q_OBUF[7]
    SLICE_X65Y80         LUT5 (Prop_lut5_I4_O)        0.045     1.986 r  shift[6]_i_1/O
                         net (fo=1, routed)           0.000     1.986    p_1_in[6]
    SLICE_X65Y80         FDRE                                         r  shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.151    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[6]/C
                         clock pessimism             -0.522     1.629    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.092     1.721    shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.926%)  route 0.237ns (56.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.630    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  shift_reg[2]/Q
                         net (fo=3, routed)           0.237     2.008    Q_OBUF[2]
    SLICE_X65Y82         LUT5 (Prop_lut5_I4_O)        0.045     2.053 r  shift[1]_i_1/O
                         net (fo=1, routed)           0.000     2.053    p_1_in[1]
    SLICE_X65Y82         FDRE                                         r  shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.153    clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  shift_reg[1]/C
                         clock pessimism             -0.508     1.645    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.091     1.736    shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.336%)  route 0.243ns (56.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.629    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  shift_reg[6]/Q
                         net (fo=3, routed)           0.243     2.013    Q_OBUF[6]
    SLICE_X65Y80         LUT5 (Prop_lut5_I2_O)        0.045     2.058 r  shift[7]_i_3/O
                         net (fo=1, routed)           0.000     2.058    p_1_in[7]
    SLICE_X65Y80         FDRE                                         r  shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.151    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[7]/C
                         clock pessimism             -0.522     1.629    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.092     1.721    shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y82    shift_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y82    shift_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y81    shift_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y81    shift_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y80    shift_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y80    shift_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y80    shift_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y80    shift_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y82    shift_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y82    shift_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y82    shift_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y82    shift_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y81    shift_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y81    shift_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y81    shift_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y81    shift_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y80    shift_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y80    shift_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y82    shift_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y82    shift_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y82    shift_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y82    shift_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y81    shift_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y81    shift_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y81    shift_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y81    shift_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y80    shift_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y80    shift_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.458ns  (logic 3.971ns (61.496%)  route 2.487ns (38.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.612     5.431    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  shift_reg[7]/Q
                         net (fo=2, routed)           2.487     8.374    Q_OBUF[7]
    P1                   OBUF (Prop_obuf_I_O)         3.515    11.889 r  Q_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.889    Q[7]
    P1                                                                r  Q[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.847ns  (logic 3.972ns (67.937%)  route 1.875ns (32.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.615     5.434    clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.456     5.890 r  shift_reg[0]/Q
                         net (fo=2, routed)           1.875     7.765    Q_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         3.516    11.281 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.281    Q[0]
    L2                                                                r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 3.963ns (67.872%)  route 1.876ns (32.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.613     5.432    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.888 r  shift_reg[2]/Q
                         net (fo=3, routed)           1.876     7.764    Q_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         3.507    11.272 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.272    Q[2]
    N3                                                                r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 3.967ns (68.216%)  route 1.849ns (31.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.612     5.431    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  shift_reg[4]/Q
                         net (fo=3, routed)           1.849     7.736    Q_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.511    11.247 r  Q_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.247    Q[4]
    M2                                                                r  Q[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.790ns  (logic 3.967ns (68.518%)  route 1.823ns (31.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.615     5.434    clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.456     5.890 r  shift_reg[1]/Q
                         net (fo=3, routed)           1.823     7.713    Q_OBUF[1]
    M1                   OBUF (Prop_obuf_I_O)         3.511    11.224 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.224    Q[1]
    M1                                                                r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.727ns  (logic 3.974ns (69.388%)  route 1.753ns (30.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.613     5.432    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.888 r  shift_reg[3]/Q
                         net (fo=3, routed)           1.753     7.642    Q_OBUF[3]
    P3                   OBUF (Prop_obuf_I_O)         3.518    11.160 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.160    Q[3]
    P3                                                                r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.654ns  (logic 3.966ns (70.134%)  route 1.689ns (29.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.612     5.431    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  shift_reg[5]/Q
                         net (fo=3, routed)           1.689     7.576    Q_OBUF[5]
    N1                   OBUF (Prop_obuf_I_O)         3.510    11.086 r  Q_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.086    Q[5]
    N1                                                                r  Q[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.647ns  (logic 3.965ns (70.211%)  route 1.682ns (29.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.612     5.431    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  shift_reg[6]/Q
                         net (fo=3, routed)           1.682     7.570    Q_OBUF[6]
    N2                   OBUF (Prop_obuf_I_O)         3.509    11.079 r  Q_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.079    Q[6]
    N2                                                                r  Q[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.351ns (79.272%)  route 0.353ns (20.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.629    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  shift_reg[6]/Q
                         net (fo=3, routed)           0.353     2.123    Q_OBUF[6]
    N2                   OBUF (Prop_obuf_I_O)         1.210     3.333 r  Q_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.333    Q[6]
    N2                                                                r  Q[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.352ns (79.119%)  route 0.357ns (20.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.629    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  shift_reg[5]/Q
                         net (fo=3, routed)           0.357     2.126    Q_OBUF[5]
    N1                   OBUF (Prop_obuf_I_O)         1.211     3.337 r  Q_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.337    Q[5]
    N1                                                                r  Q[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.360ns (77.748%)  route 0.389ns (22.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.630    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  shift_reg[3]/Q
                         net (fo=3, routed)           0.389     2.160    Q_OBUF[3]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.379 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.379    Q[3]
    P3                                                                r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.353ns (76.932%)  route 0.406ns (23.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.585     1.631    clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.772 r  shift_reg[1]/Q
                         net (fo=3, routed)           0.406     2.177    Q_OBUF[1]
    M1                   OBUF (Prop_obuf_I_O)         1.212     3.390 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.390    Q[1]
    M1                                                                r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.353ns (76.465%)  route 0.417ns (23.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.629    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  shift_reg[4]/Q
                         net (fo=3, routed)           0.417     2.186    Q_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         1.212     3.399 r  Q_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.399    Q[4]
    M2                                                                r  Q[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.349ns (75.790%)  route 0.431ns (24.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.630    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  shift_reg[2]/Q
                         net (fo=3, routed)           0.431     2.202    Q_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.410 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.410    Q[2]
    N3                                                                r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.358ns (75.927%)  route 0.431ns (24.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.585     1.631    clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.772 r  shift_reg[0]/Q
                         net (fo=2, routed)           0.431     2.202    Q_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         1.217     3.419 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.419    Q[0]
    L2                                                                r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.357ns (65.354%)  route 0.720ns (34.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.629    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  shift_reg[7]/Q
                         net (fo=2, routed)           0.720     2.489    Q_OBUF[7]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.706 r  Q_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.706    Q[7]
    P1                                                                r  Q[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d[1]
                            (input port)
  Destination:            shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.385ns  (logic 1.572ns (24.622%)  route 4.813ns (75.378%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  d[1] (IN)
                         net (fo=0)                   0.000     0.000    d[1]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  d_IBUF[1]_inst/O
                         net (fo=1, routed)           4.813     6.261    d_IBUF[1]
    SLICE_X65Y82         LUT5 (Prop_lut5_I0_O)        0.124     6.385 r  shift[1]_i_1/O
                         net (fo=1, routed)           0.000     6.385    p_1_in[1]
    SLICE_X65Y82         FDRE                                         r  shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.498     5.124    clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  shift_reg[1]/C

Slack:                    inf
  Source:                 d[3]
                            (input port)
  Destination:            shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.385ns  (logic 1.589ns (24.890%)  route 4.795ns (75.110%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  d[3] (IN)
                         net (fo=0)                   0.000     0.000    d[3]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  d_IBUF[3]_inst/O
                         net (fo=1, routed)           4.795     6.261    d_IBUF[3]
    SLICE_X65Y81         LUT5 (Prop_lut5_I0_O)        0.124     6.385 r  shift[3]_i_1/O
                         net (fo=1, routed)           0.000     6.385    p_1_in[3]
    SLICE_X65Y81         FDRE                                         r  shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.496     5.122    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[3]/C

Slack:                    inf
  Source:                 d[2]
                            (input port)
  Destination:            shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.594ns (27.467%)  route 4.209ns (72.533%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  d[2] (IN)
                         net (fo=0)                   0.000     0.000    d[2]
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  d_IBUF[2]_inst/O
                         net (fo=1, routed)           4.209     5.679    d_IBUF[2]
    SLICE_X65Y81         LUT5 (Prop_lut5_I0_O)        0.124     5.803 r  shift[2]_i_1/O
                         net (fo=1, routed)           0.000     5.803    p_1_in[2]
    SLICE_X65Y81         FDRE                                         r  shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.496     5.122    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[2]/C

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.819ns  (logic 1.576ns (32.705%)  route 3.243ns (67.295%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_IBUF[0]_inst/O
                         net (fo=9, routed)           2.399     3.851    s_IBUF[0]
    SLICE_X65Y82         LUT3 (Prop_lut3_I1_O)        0.124     3.975 r  shift[7]_i_2/O
                         net (fo=8, routed)           0.844     4.819    shift
    SLICE_X65Y80         FDRE                                         r  shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.495     5.121    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[4]/C

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.819ns  (logic 1.576ns (32.705%)  route 3.243ns (67.295%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_IBUF[0]_inst/O
                         net (fo=9, routed)           2.399     3.851    s_IBUF[0]
    SLICE_X65Y82         LUT3 (Prop_lut3_I1_O)        0.124     3.975 r  shift[7]_i_2/O
                         net (fo=8, routed)           0.844     4.819    shift
    SLICE_X65Y80         FDRE                                         r  shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.495     5.121    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[5]/C

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.819ns  (logic 1.576ns (32.705%)  route 3.243ns (67.295%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_IBUF[0]_inst/O
                         net (fo=9, routed)           2.399     3.851    s_IBUF[0]
    SLICE_X65Y82         LUT3 (Prop_lut3_I1_O)        0.124     3.975 r  shift[7]_i_2/O
                         net (fo=8, routed)           0.844     4.819    shift
    SLICE_X65Y80         FDRE                                         r  shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.495     5.121    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[6]/C

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.819ns  (logic 1.576ns (32.705%)  route 3.243ns (67.295%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_IBUF[0]_inst/O
                         net (fo=9, routed)           2.399     3.851    s_IBUF[0]
    SLICE_X65Y82         LUT3 (Prop_lut3_I1_O)        0.124     3.975 r  shift[7]_i_2/O
                         net (fo=8, routed)           0.844     4.819    shift
    SLICE_X65Y80         FDRE                                         r  shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.495     5.121    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[7]/C

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.678ns  (logic 1.576ns (33.690%)  route 3.102ns (66.310%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_IBUF[0]_inst/O
                         net (fo=9, routed)           2.399     3.851    s_IBUF[0]
    SLICE_X65Y82         LUT3 (Prop_lut3_I1_O)        0.124     3.975 r  shift[7]_i_2/O
                         net (fo=8, routed)           0.704     4.678    shift
    SLICE_X65Y81         FDRE                                         r  shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.496     5.122    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[2]/C

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.678ns  (logic 1.576ns (33.690%)  route 3.102ns (66.310%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_IBUF[0]_inst/O
                         net (fo=9, routed)           2.399     3.851    s_IBUF[0]
    SLICE_X65Y82         LUT3 (Prop_lut3_I1_O)        0.124     3.975 r  shift[7]_i_2/O
                         net (fo=8, routed)           0.704     4.678    shift
    SLICE_X65Y81         FDRE                                         r  shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.496     5.122    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[3]/C

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.578ns  (logic 1.576ns (34.432%)  route 3.002ns (65.568%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_IBUF[0]_inst/O
                         net (fo=9, routed)           2.399     3.851    s_IBUF[0]
    SLICE_X65Y82         LUT3 (Prop_lut3_I1_O)        0.124     3.975 r  shift[7]_i_2/O
                         net (fo=8, routed)           0.603     4.578    shift
    SLICE_X65Y82         FDRE                                         r  shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.498     5.124    clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  shift_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d[4]
                            (input port)
  Destination:            shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.262ns (36.242%)  route 0.461ns (63.758%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  d[4] (IN)
                         net (fo=0)                   0.000     0.000    d[4]
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  d_IBUF[4]_inst/O
                         net (fo=1, routed)           0.461     0.677    d_IBUF[4]
    SLICE_X65Y80         LUT5 (Prop_lut5_I0_O)        0.045     0.722 r  shift[4]_i_1/O
                         net (fo=1, routed)           0.000     0.722    p_1_in[4]
    SLICE_X65Y80         FDRE                                         r  shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.151    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[4]/C

Slack:                    inf
  Source:                 rserin
                            (input port)
  Destination:            shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.262ns (35.619%)  route 0.473ns (64.381%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  rserin (IN)
                         net (fo=0)                   0.000     0.000    rserin
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  rserin_IBUF_inst/O
                         net (fo=1, routed)           0.473     0.690    rserin_IBUF
    SLICE_X65Y80         LUT5 (Prop_lut5_I4_O)        0.045     0.735 r  shift[7]_i_3/O
                         net (fo=1, routed)           0.000     0.735    p_1_in[7]
    SLICE_X65Y80         FDRE                                         r  shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.151    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[7]/C

Slack:                    inf
  Source:                 d[0]
                            (input port)
  Destination:            shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.263ns (34.711%)  route 0.494ns (65.289%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  d[0] (IN)
                         net (fo=0)                   0.000     0.000    d[0]
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  d_IBUF[0]_inst/O
                         net (fo=1, routed)           0.494     0.712    d_IBUF[0]
    SLICE_X65Y82         LUT5 (Prop_lut5_I0_O)        0.045     0.757 r  shift[0]_i_1/O
                         net (fo=1, routed)           0.000     0.757    p_1_in[0]
    SLICE_X65Y82         FDRE                                         r  shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.153    clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  shift_reg[0]/C

Slack:                    inf
  Source:                 d[5]
                            (input port)
  Destination:            shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.263ns (32.616%)  route 0.544ns (67.384%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  d[5] (IN)
                         net (fo=0)                   0.000     0.000    d[5]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  d_IBUF[5]_inst/O
                         net (fo=1, routed)           0.544     0.762    d_IBUF[5]
    SLICE_X65Y80         LUT5 (Prop_lut5_I0_O)        0.045     0.807 r  shift[5]_i_1/O
                         net (fo=1, routed)           0.000     0.807    p_1_in[5]
    SLICE_X65Y80         FDRE                                         r  shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.151    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[5]/C

Slack:                    inf
  Source:                 d[6]
                            (input port)
  Destination:            shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.265ns (32.602%)  route 0.548ns (67.398%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  d[6] (IN)
                         net (fo=0)                   0.000     0.000    d[6]
    K2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  d_IBUF[6]_inst/O
                         net (fo=1, routed)           0.548     0.768    d_IBUF[6]
    SLICE_X65Y80         LUT5 (Prop_lut5_I0_O)        0.045     0.813 r  shift[6]_i_1/O
                         net (fo=1, routed)           0.000     0.813    p_1_in[6]
    SLICE_X65Y80         FDRE                                         r  shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.151    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  shift_reg[6]/C

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.265ns (26.292%)  route 0.744ns (73.708%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  s_IBUF[0]_inst/O
                         net (fo=9, routed)           0.744     0.964    s_IBUF[0]
    SLICE_X65Y81         LUT5 (Prop_lut5_I1_O)        0.045     1.009 r  shift[3]_i_1/O
                         net (fo=1, routed)           0.000     1.009    p_1_in[3]
    SLICE_X65Y81         FDRE                                         r  shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.152    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[3]/C

Slack:                    inf
  Source:                 clken
                            (input port)
  Destination:            shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.269ns (26.543%)  route 0.744ns (73.457%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  clken (IN)
                         net (fo=0)                   0.000     0.000    clken
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clken_IBUF_inst/O
                         net (fo=1, routed)           0.540     0.763    clken_IBUF
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.045     0.808 r  shift[7]_i_2/O
                         net (fo=8, routed)           0.204     1.012    shift
    SLICE_X65Y82         FDRE                                         r  shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.153    clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  shift_reg[0]/C

Slack:                    inf
  Source:                 clken
                            (input port)
  Destination:            shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.269ns (26.543%)  route 0.744ns (73.457%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  clken (IN)
                         net (fo=0)                   0.000     0.000    clken
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clken_IBUF_inst/O
                         net (fo=1, routed)           0.540     0.763    clken_IBUF
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.045     0.808 r  shift[7]_i_2/O
                         net (fo=8, routed)           0.204     1.012    shift
    SLICE_X65Y82         FDRE                                         r  shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.153    clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  shift_reg[1]/C

Slack:                    inf
  Source:                 clken
                            (input port)
  Destination:            shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.269ns (25.589%)  route 0.781ns (74.411%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  clken (IN)
                         net (fo=0)                   0.000     0.000    clken
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clken_IBUF_inst/O
                         net (fo=1, routed)           0.540     0.763    clken_IBUF
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.045     0.808 r  shift[7]_i_2/O
                         net (fo=8, routed)           0.242     1.050    shift
    SLICE_X65Y81         FDRE                                         r  shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.152    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[2]/C

Slack:                    inf
  Source:                 clken
                            (input port)
  Destination:            shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.269ns (25.589%)  route 0.781ns (74.411%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  clken (IN)
                         net (fo=0)                   0.000     0.000    clken
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clken_IBUF_inst/O
                         net (fo=1, routed)           0.540     0.763    clken_IBUF
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.045     0.808 r  shift[7]_i_2/O
                         net (fo=8, routed)           0.242     1.050    shift
    SLICE_X65Y81         FDRE                                         r  shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.152    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  shift_reg[3]/C





