

================================================================
== Vitis HLS Report for 'syr2k'
================================================================
* Date:           Fri Feb 21 05:31:03 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        syr2k
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.517 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    45738|    45738|  0.229 ms|  0.229 ms|  45739|  45739|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84   |syr2k_Pipeline_lprd_1_lprd_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        |grp_syr2k_Pipeline_lp1_lp2_fu_108        |syr2k_Pipeline_lp1_lp2        |    16712|    16712|  83.560 us|  83.560 us|  16712|  16712|       no|
        |grp_syr2k_Pipeline_lp4_lp5_fu_117        |syr2k_Pipeline_lp4_lp5        |    16712|    16712|  83.560 us|  83.560 us|  16712|  16712|       no|
        |grp_syr2k_Pipeline_lp7_lp8_fu_125        |syr2k_Pipeline_lp7_lp8        |     4109|     4109|  20.545 us|  20.545 us|   4109|   4109|       no|
        |grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135  |syr2k_Pipeline_lpwr_1_lpwr_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 11 [1/1] (1.64ns)   --->   "%buff_A0 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:6]   --->   Operation 11 'alloca' 'buff_A0' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 12 [1/1] (1.64ns)   --->   "%buff_A1 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:6]   --->   Operation 12 'alloca' 'buff_A1' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 13 [1/1] (1.64ns)   --->   "%buff_B0 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:7]   --->   Operation 13 'alloca' 'buff_B0' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 14 [1/1] (1.64ns)   --->   "%buff_C = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:8]   --->   Operation 14 'alloca' 'buff_C' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 15 [1/1] (1.64ns)   --->   "%buff_D_out = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:9]   --->   Operation 15 'alloca' 'buff_D_out' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 16 [1/1] (1.64ns)   --->   "%tmp1 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:10]   --->   Operation 16 'alloca' 'tmp1' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 17 [1/1] (1.64ns)   --->   "%tmp2 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:11]   --->   Operation 17 'alloca' 'tmp2' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lprd_1_lprd_2, i32 %A, i32 %B, i32 %C, i32 %buff_A0, i32 %buff_A1, i32 %buff_B0, i32 %buff_C, i32 %buff_D_out, i32 %tmp1, i32 %tmp2"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lprd_1_lprd_2, i32 %A, i32 %B, i32 %C, i32 %buff_A0, i32 %buff_A1, i32 %buff_B0, i32 %buff_C, i32 %buff_D_out, i32 %tmp1, i32 %tmp2"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 20 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lp1_lp2, i32 %buff_A0, i32 %alpha_read, i32 %buff_B0, i32 %tmp1"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lp1_lp2, i32 %buff_A0, i32 %alpha_read, i32 %buff_B0, i32 %tmp1"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lp4_lp5, i32 %buff_B0, i32 %alpha_read, i32 %buff_A1, i32 %tmp2"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lp4_lp5, i32 %buff_B0, i32 %alpha_read, i32 %buff_A1, i32 %tmp2"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 25 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lp7_lp8, i32 %buff_C, i32 %buff_D_out, i32 %tmp1, i32 %tmp2, i32 %beta_read"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lp7_lp8, i32 %buff_C, i32 %buff_D_out, i32 %tmp1, i32 %tmp2, i32 %beta_read"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lpwr_1_lpwr_2, i32 %D_out, i32 %buff_D_out"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:4]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D_out, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D_out"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lpwr_1_lpwr_2, i32 %D_out, i32 %buff_D_out"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln58 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:58]   --->   Operation 43 'ret' 'ret_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buff_A0           (alloca       ) [ 00111000000]
buff_A1           (alloca       ) [ 00111110000]
buff_B0           (alloca       ) [ 00111110000]
buff_C            (alloca       ) [ 00111111100]
buff_D_out        (alloca       ) [ 00111111111]
tmp1              (alloca       ) [ 00111111100]
tmp2              (alloca       ) [ 00111111100]
call_ln0          (call         ) [ 00000000000]
alpha_read        (read         ) [ 00001110000]
call_ln0          (call         ) [ 00000000000]
call_ln0          (call         ) [ 00000000000]
beta_read         (read         ) [ 00000000100]
call_ln0          (call         ) [ 00000000000]
spectopmodule_ln4 (spectopmodule) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
call_ln0          (call         ) [ 00000000000]
ret_ln58          (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="alpha">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="beta">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="D_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_lprd_1_lprd_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_lp1_lp2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_lp4_lp5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_lp7_lp8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_lpwr_1_lpwr_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="buff_A0_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A0/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="buff_A1_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="buff_B0_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_B0/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="buff_C_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="buff_D_out_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_D_out/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp1_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp2_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="alpha_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="beta_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/7 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="0" index="3" bw="32" slack="0"/>
<pin id="89" dir="0" index="4" bw="32" slack="0"/>
<pin id="90" dir="0" index="5" bw="32" slack="0"/>
<pin id="91" dir="0" index="6" bw="32" slack="0"/>
<pin id="92" dir="0" index="7" bw="32" slack="0"/>
<pin id="93" dir="0" index="8" bw="32" slack="0"/>
<pin id="94" dir="0" index="9" bw="32" slack="0"/>
<pin id="95" dir="0" index="10" bw="32" slack="0"/>
<pin id="96" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_syr2k_Pipeline_lp1_lp2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="114" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_syr2k_Pipeline_lp4_lp5_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="32" slack="2"/>
<pin id="121" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="123" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_syr2k_Pipeline_lp7_lp8_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="5" bw="32" slack="0"/>
<pin id="132" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="142" class="1005" name="alpha_read_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="148" class="1005" name="beta_read_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="101"><net_src comp="44" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="102"><net_src comp="48" pin="1"/><net_sink comp="84" pin=5"/></net>

<net id="103"><net_src comp="52" pin="1"/><net_sink comp="84" pin=6"/></net>

<net id="104"><net_src comp="56" pin="1"/><net_sink comp="84" pin=7"/></net>

<net id="105"><net_src comp="60" pin="1"/><net_sink comp="84" pin=8"/></net>

<net id="106"><net_src comp="64" pin="1"/><net_sink comp="84" pin=9"/></net>

<net id="107"><net_src comp="68" pin="1"/><net_sink comp="84" pin=10"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="72" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="78" pin="2"/><net_sink comp="125" pin=5"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="72" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="151"><net_src comp="78" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="125" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: D_out | {9 10 }
 - Input state : 
	Port: syr2k : alpha | {3 }
	Port: syr2k : beta | {7 }
	Port: syr2k : A | {1 2 }
	Port: syr2k : B | {1 2 }
	Port: syr2k : C | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |  grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84 |    0    |  1.161  |   127   |   130   |
|          |    grp_syr2k_Pipeline_lp1_lp2_fu_108    |   128   | 73.8727 |  19786  |   9728  |
|   call   |    grp_syr2k_Pipeline_lp4_lp5_fu_117    |   128   | 73.8727 |  19786  |   9728  |
|          |    grp_syr2k_Pipeline_lp7_lp8_fu_125    |    7    |  1.161  |   905   |   648   |
|          | grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135 |    0    |  0.387  |   104   |   154   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   read   |          alpha_read_read_fu_72          |    0    |    0    |    0    |    0    |
|          |           beta_read_read_fu_78          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |   263   | 150.454 |  40708  |  20388  |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|  buff_A0 |    0   |    0   |    0   |   15   |
|  buff_A1 |    0   |    0   |    0   |   15   |
|  buff_B0 |    0   |    0   |    0   |   15   |
|  buff_C  |    0   |    0   |    0   |    1   |
|buff_D_out|    0   |    0   |    0   |    1   |
|   tmp1   |    0   |    0   |    0   |    1   |
|   tmp2   |    0   |    0   |    0   |    1   |
+----------+--------+--------+--------+--------+
|   Total  |    0   |    0   |    0   |   49   |
+----------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|alpha_read_reg_142|   32   |
| beta_read_reg_148|   32   |
+------------------+--------+
|       Total      |   64   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
| grp_syr2k_Pipeline_lp1_lp2_fu_108 |  p2  |   2  |  32  |   64   ||    9    |
| grp_syr2k_Pipeline_lp7_lp8_fu_125 |  p5  |   2  |  32  |   64   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   128  ||  0.774  ||    18   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   263  |   150  |  40708 |  20388 |    -   |
|   Memory  |    0   |    -   |    -   |    0   |    0   |   49   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   64   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   263  |   151  |  40772 |  20406 |   49   |
+-----------+--------+--------+--------+--------+--------+--------+
