/* Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE15F23) Path("D:/project/FPGA/2020-07-31_first_qsys/output_files/") File("first.sof") MfrSpec(OpMask(1) SEC_Device(EPCQ16) Child_OpMask(1 0) SFLPath("D:/project/FPGA/2020-07-31_first_qsys/output_files/output_file.jic"));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
