
NUCLEO-F767ZI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fc8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  080061c8  080061c8  000161c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065fc  080065fc  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080065fc  080065fc  000165fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006604  08006604  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006604  08006604  00016604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006608  08006608  00016608  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800660c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000114  200001dc  080067e8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f0  080067e8  000202f0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010132  00000000  00000000  0002020a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a0c  00000000  00000000  0003033c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b90  00000000  00000000  00031d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b08  00000000  00000000  000328d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a11c  00000000  00000000  000333e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e7e6  00000000  00000000  0005d4fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fce11  00000000  00000000  0006bce2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00168af3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000420c  00000000  00000000  00168b48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  0016cd54  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  0016ce20  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001dc 	.word	0x200001dc
 800021c:	00000000 	.word	0x00000000
 8000220:	080061b0 	.word	0x080061b0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e0 	.word	0x200001e0
 800023c:	080061b0 	.word	0x080061b0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <SysTick_Handler>:
 */
#include "main.h"

/* This function handles System tick timer. */
extern "C" void SysTick_Handler( void )
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80005ec:	f000 fb76 	bl	8000cdc <HAL_IncTick>
	// Invoke callback if it exists.
	HAL_SYSTICK_IRQHandler();
 80005f0:	f000 fcc2 	bl	8000f78 <HAL_SYSTICK_IRQHandler>
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <TIM2_IRQHandler>:
}
#endif // USE_BASIC_TIMER_EXAMPLE

#if defined( USE_INPUT_CAPTURE_TIMER_EXAMPLE ) || defined( USE_OUTPUT_CAPTURE_TIMER_EXAMPLE ) || defined( USE_PWM_TIMER_EXAMPLE )
extern "C" void TIM2_IRQHandler( void )
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
	// Invoke callback function.
	HAL_TIM_IRQHandler( &hTimer2 );
 80005fc:	4802      	ldr	r0, [pc, #8]	; (8000608 <TIM2_IRQHandler+0x10>)
 80005fe:	f001 fcc5 	bl	8001f8c <HAL_TIM_IRQHandler>
}
 8000602:	bf00      	nop
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	2000027c 	.word	0x2000027c

0800060c <main>:
#ifdef USE_UART_EXAMPLE
static inline char convert_to_Upper( char c );
#endif // USE_UART_EXAMPLE

int main( void )
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000610:	f000 fb27 	bl	8000c62 <HAL_Init>

	// Print current settings of clocks.
	displayClkInfo();
 8000614:	f000 f944 	bl	80008a0 <_ZL14displayClkInfov>

	/* Configure the system clock */
	SystemClock_Config();
 8000618:	f000 f878 	bl	800070c <_ZL18SystemClock_Configv>

	// Print current settings of clocks.
	displayClkInfo();
 800061c:	f000 f940 	bl	80008a0 <_ZL14displayClkInfov>
	// Start the Timer.
	HAL_TIM_Base_Start_IT( &hTimer6 );
#endif // USE_BASIC_TIMER_EXAMPLE

#if defined( USE_INPUT_CAPTURE_TIMER_EXAMPLE ) || defined( USE_OUTPUT_CAPTURE_TIMER_EXAMPLE ) || defined( USE_PWM_TIMER_EXAMPLE )
	TIM2_init();
 8000620:	f000 f982 	bl	8000928 <_ZL9TIM2_initv>
	{
		// Error in Timer Start.
		Error_Handler();
	}
#else
	if ( HAL_TIM_PWM_Start_IT( &hTimer2, TIM_CHANNEL_2 ) != HAL_OK)
 8000624:	2104      	movs	r1, #4
 8000626:	4807      	ldr	r0, [pc, #28]	; (8000644 <main+0x38>)
 8000628:	f001 fb68 	bl	8001cfc <HAL_TIM_PWM_Start_IT>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	bf14      	ite	ne
 8000632:	2301      	movne	r3, #1
 8000634:	2300      	moveq	r3, #0
 8000636:	b2db      	uxtb	r3, r3
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <main+0x34>
	{
		// Error in Timer Start.
		Error_Handler();
 800063c:	f000 f92c 	bl	8000898 <_ZL13Error_Handlerv>
	}
#endif
#endif // USE_PWM_TIMER_EXAMPLE

	while(true)
 8000640:	e7fe      	b.n	8000640 <main+0x34>
 8000642:	bf00      	nop
 8000644:	2000027c 	.word	0x2000027c

08000648 <HAL_TIM_PWM_PulseFinishedCallback>:
}
#endif // USE_OUTPUT_CAPTURE_TIMER_EXAMPLE

#ifdef USE_PWM_TIMER_EXAMPLE
extern "C" void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000648:	b480      	push	{r7}
 800064a:	b083      	sub	sp, #12
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
	static bool rool_back{false};

	// Logic to update duty cycle on the fly goes here.
	if ( !rool_back )
 8000650:	4b2b      	ldr	r3, [pc, #172]	; (8000700 <HAL_TIM_PWM_PulseFinishedCallback+0xb8>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	f083 0301 	eor.w	r3, r3, #1
 8000658:	b2db      	uxtb	r3, r3
 800065a:	2b00      	cmp	r3, #0
 800065c:	d020      	beq.n	80006a0 <HAL_TIM_PWM_PulseFinishedCallback+0x58>
	{
		if ( __HAL_TIM_GET_COMPARE( htim, TIM_CHANNEL_2 ) <= hTimer2.Init.Period )
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000664:	4b27      	ldr	r3, [pc, #156]	; (8000704 <HAL_TIM_PWM_PulseFinishedCallback+0xbc>)
 8000666:	68db      	ldr	r3, [r3, #12]
 8000668:	429a      	cmp	r2, r3
 800066a:	bf94      	ite	ls
 800066c:	2301      	movls	r3, #1
 800066e:	2300      	movhi	r3, #0
 8000670:	b2db      	uxtb	r3, r3
 8000672:	2b00      	cmp	r3, #0
 8000674:	d005      	beq.n	8000682 <HAL_TIM_PWM_PulseFinishedCallback+0x3a>
		{
			pulse_values[0]++;
 8000676:	4b24      	ldr	r3, [pc, #144]	; (8000708 <HAL_TIM_PWM_PulseFinishedCallback+0xc0>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	3301      	adds	r3, #1
 800067c:	4a22      	ldr	r2, [pc, #136]	; (8000708 <HAL_TIM_PWM_PulseFinishedCallback+0xc0>)
 800067e:	6013      	str	r3, [r2, #0]
 8000680:	e00e      	b.n	80006a0 <HAL_TIM_PWM_PulseFinishedCallback+0x58>
		}
		else if ( __HAL_TIM_GET_COMPARE( htim, TIM_CHANNEL_2 ) > hTimer2.Init.Period )
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000688:	4b1e      	ldr	r3, [pc, #120]	; (8000704 <HAL_TIM_PWM_PulseFinishedCallback+0xbc>)
 800068a:	68db      	ldr	r3, [r3, #12]
 800068c:	429a      	cmp	r2, r3
 800068e:	bf8c      	ite	hi
 8000690:	2301      	movhi	r3, #1
 8000692:	2300      	movls	r3, #0
 8000694:	b2db      	uxtb	r3, r3
 8000696:	2b00      	cmp	r3, #0
 8000698:	d002      	beq.n	80006a0 <HAL_TIM_PWM_PulseFinishedCallback+0x58>
		{
			rool_back = true;
 800069a:	4b19      	ldr	r3, [pc, #100]	; (8000700 <HAL_TIM_PWM_PulseFinishedCallback+0xb8>)
 800069c:	2201      	movs	r2, #1
 800069e:	701a      	strb	r2, [r3, #0]
		}
	}

	if ( rool_back )
 80006a0:	4b17      	ldr	r3, [pc, #92]	; (8000700 <HAL_TIM_PWM_PulseFinishedCallback+0xb8>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d01f      	beq.n	80006e8 <HAL_TIM_PWM_PulseFinishedCallback+0xa0>
	{
		if ( __HAL_TIM_GET_COMPARE( htim, TIM_CHANNEL_2 ) > 0 )
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	bf14      	ite	ne
 80006b2:	2301      	movne	r3, #1
 80006b4:	2300      	moveq	r3, #0
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d005      	beq.n	80006c8 <HAL_TIM_PWM_PulseFinishedCallback+0x80>
		{
			pulse_values[0]--;
 80006bc:	4b12      	ldr	r3, [pc, #72]	; (8000708 <HAL_TIM_PWM_PulseFinishedCallback+0xc0>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	3b01      	subs	r3, #1
 80006c2:	4a11      	ldr	r2, [pc, #68]	; (8000708 <HAL_TIM_PWM_PulseFinishedCallback+0xc0>)
 80006c4:	6013      	str	r3, [r2, #0]
 80006c6:	e00f      	b.n	80006e8 <HAL_TIM_PWM_PulseFinishedCallback+0xa0>
		}
		else if ( __HAL_TIM_GET_COMPARE( htim, TIM_CHANNEL_2 ) == 0 )
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	bf0c      	ite	eq
 80006d2:	2301      	moveq	r3, #1
 80006d4:	2300      	movne	r3, #0
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d005      	beq.n	80006e8 <HAL_TIM_PWM_PulseFinishedCallback+0xa0>
		{
			pulse_values[0] = 0;
 80006dc:	4b0a      	ldr	r3, [pc, #40]	; (8000708 <HAL_TIM_PWM_PulseFinishedCallback+0xc0>)
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
			rool_back = false;
 80006e2:	4b07      	ldr	r3, [pc, #28]	; (8000700 <HAL_TIM_PWM_PulseFinishedCallback+0xb8>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	701a      	strb	r2, [r3, #0]
		}
	}

	__HAL_TIM_SET_COMPARE( htim, TIM_CHANNEL_2, pulse_values[0] );
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a06      	ldr	r2, [pc, #24]	; (8000708 <HAL_TIM_PWM_PulseFinishedCallback+0xc0>)
 80006ee:	6812      	ldr	r2, [r2, #0]
 80006f0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80006f2:	bf00      	nop
 80006f4:	370c      	adds	r7, #12
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	200002cc 	.word	0x200002cc
 8000704:	2000027c 	.word	0x2000027c
 8000708:	200002c8 	.word	0x200002c8

0800070c <_ZL18SystemClock_Configv>:
#endif // USE_PWM_TIMER_EXAMPLE

static void SystemClock_Config( void )
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b096      	sub	sp, #88	; 0x58
 8000710:	af00      	add	r7, sp, #0
	// Configure the Clock Source.
	RCC_OscInitTypeDef Osc_init{0};
 8000712:	f107 0320 	add.w	r3, r7, #32
 8000716:	2234      	movs	r2, #52	; 0x34
 8000718:	2100      	movs	r1, #0
 800071a:	4618      	mov	r0, r3
 800071c:	f002 feea 	bl	80034f4 <memset>

	/* Configure PLL to generate 50MHz clock for SYSCLK using HSE as source. */

	// This configuration requires Power Scale 1 and Over drive OFF.
	__HAL_RCC_PWR_CLK_ENABLE();
 8000720:	4b3d      	ldr	r3, [pc, #244]	; (8000818 <_ZL18SystemClock_Configv+0x10c>)
 8000722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000724:	4a3c      	ldr	r2, [pc, #240]	; (8000818 <_ZL18SystemClock_Configv+0x10c>)
 8000726:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800072a:	6413      	str	r3, [r2, #64]	; 0x40
 800072c:	4b3a      	ldr	r3, [pc, #232]	; (8000818 <_ZL18SystemClock_Configv+0x10c>)
 800072e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000734:	60bb      	str	r3, [r7, #8]
 8000736:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG( PWR_REGULATOR_VOLTAGE_SCALE1 );
 8000738:	4b38      	ldr	r3, [pc, #224]	; (800081c <_ZL18SystemClock_Configv+0x110>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a37      	ldr	r2, [pc, #220]	; (800081c <_ZL18SystemClock_Configv+0x110>)
 800073e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000742:	6013      	str	r3, [r2, #0]
 8000744:	4b35      	ldr	r3, [pc, #212]	; (800081c <_ZL18SystemClock_Configv+0x110>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800074c:	607b      	str	r3, [r7, #4]
 800074e:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_OVERDRIVE_DISABLE();
 8000750:	4b32      	ldr	r3, [pc, #200]	; (800081c <_ZL18SystemClock_Configv+0x110>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a31      	ldr	r2, [pc, #196]	; (800081c <_ZL18SystemClock_Configv+0x110>)
 8000756:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800075a:	6013      	str	r3, [r2, #0]

	Osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800075c:	2301      	movs	r3, #1
 800075e:	623b      	str	r3, [r7, #32]
	Osc_init.HSEState = RCC_HSE_BYPASS;
 8000760:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000764:	627b      	str	r3, [r7, #36]	; 0x24
	Osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000766:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800076a:	63fb      	str	r3, [r7, #60]	; 0x3c
	Osc_init.PLL.PLLState = RCC_PLL_ON;
 800076c:	2302      	movs	r3, #2
 800076e:	63bb      	str	r3, [r7, #56]	; 0x38
	Osc_init.PLL.PLLM = 4;
 8000770:	2304      	movs	r3, #4
 8000772:	643b      	str	r3, [r7, #64]	; 0x40
	Osc_init.PLL.PLLN = 50;
 8000774:	2332      	movs	r3, #50	; 0x32
 8000776:	647b      	str	r3, [r7, #68]	; 0x44
	Osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 8000778:	2302      	movs	r3, #2
 800077a:	64bb      	str	r3, [r7, #72]	; 0x48
	/* End of 120Mhz specific configuration */
	Osc_init.PLL.PLLQ = 2;
 800077c:	2302      	movs	r3, #2
 800077e:	64fb      	str	r3, [r7, #76]	; 0x4c
	Osc_init.PLL.PLLR = 2;
 8000780:	2302      	movs	r3, #2
 8000782:	653b      	str	r3, [r7, #80]	; 0x50

	if ( HAL_RCC_OscConfig(&Osc_init) != HAL_OK )
 8000784:	f107 0320 	add.w	r3, r7, #32
 8000788:	4618      	mov	r0, r3
 800078a:	f000 fdaf 	bl	80012ec <HAL_RCC_OscConfig>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	bf14      	ite	ne
 8000794:	2301      	movne	r3, #1
 8000796:	2300      	moveq	r3, #0
 8000798:	b2db      	uxtb	r3, r3
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <_ZL18SystemClock_Configv+0x96>
	{
		// Error in Oscillator or PLL configuration.
		Error_Handler();
 800079e:	f000 f87b 	bl	8000898 <_ZL13Error_Handlerv>
	}

	// Configure the various clocks.
	RCC_ClkInitTypeDef Clk_init{0};
 80007a2:	f107 030c 	add.w	r3, r7, #12
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
 80007aa:	605a      	str	r2, [r3, #4]
 80007ac:	609a      	str	r2, [r3, #8]
 80007ae:	60da      	str	r2, [r3, #12]
 80007b0:	611a      	str	r2, [r3, #16]
	Clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80007b2:	230f      	movs	r3, #15
 80007b4:	60fb      	str	r3, [r7, #12]
	Clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b6:	2302      	movs	r3, #2
 80007b8:	613b      	str	r3, [r7, #16]
	std::uint32_t flash_latency{FLASH_LATENCY_1};
 80007ba:	2301      	movs	r3, #1
 80007bc:	657b      	str	r3, [r7, #84]	; 0x54
	Clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;	// for 50HHz HCLK.
 80007be:	2300      	movs	r3, #0
 80007c0:	617b      	str	r3, [r7, #20]
	Clk_init.APB1CLKDivider = RCC_HCLK_DIV1;	// for 50HHz PCLK1.
 80007c2:	2300      	movs	r3, #0
 80007c4:	61bb      	str	r3, [r7, #24]
	Clk_init.APB2CLKDivider = RCC_HCLK_DIV1;	// for 50HHz PCLK2.
 80007c6:	2300      	movs	r3, #0
 80007c8:	61fb      	str	r3, [r7, #28]
	if ( HAL_RCC_ClockConfig( &Clk_init, flash_latency ) != HAL_OK )
 80007ca:	f107 030c 	add.w	r3, r7, #12
 80007ce:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80007d0:	4618      	mov	r0, r3
 80007d2:	f001 f839 	bl	8001848 <HAL_RCC_ClockConfig>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	bf14      	ite	ne
 80007dc:	2301      	movne	r3, #1
 80007de:	2300      	moveq	r3, #0
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <_ZL18SystemClock_Configv+0xde>
	{
		// Error in Clock configuration.
		Error_Handler();
 80007e6:	f000 f857 	bl	8000898 <_ZL13Error_Handlerv>
	}

	// Disable HSI
	__HAL_RCC_HSI_DISABLE();
 80007ea:	4b0b      	ldr	r3, [pc, #44]	; (8000818 <_ZL18SystemClock_Configv+0x10c>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	4a0a      	ldr	r2, [pc, #40]	; (8000818 <_ZL18SystemClock_Configv+0x10c>)
 80007f0:	f023 0301 	bic.w	r3, r3, #1
 80007f4:	6013      	str	r3, [r2, #0]

	// Configure SysTick with new clock settings.
	HAL_SYSTICK_CLKSourceConfig( SYSTICK_CLKSOURCE_HCLK );
 80007f6:	2004      	movs	r0, #4
 80007f8:	f000 fba2 	bl	8000f40 <HAL_SYSTICK_CLKSourceConfig>
	HAL_SYSTICK_Config( ( HAL_RCC_GetHCLKFreq() / 1000 ) );
 80007fc:	f001 f9f2 	bl	8001be4 <HAL_RCC_GetHCLKFreq>
 8000800:	4603      	mov	r3, r0
 8000802:	4a07      	ldr	r2, [pc, #28]	; (8000820 <_ZL18SystemClock_Configv+0x114>)
 8000804:	fba2 2303 	umull	r2, r3, r2, r3
 8000808:	099b      	lsrs	r3, r3, #6
 800080a:	4618      	mov	r0, r3
 800080c:	f000 fb8b 	bl	8000f26 <HAL_SYSTICK_Config>
}
 8000810:	bf00      	nop
 8000812:	3758      	adds	r7, #88	; 0x58
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	40023800 	.word	0x40023800
 800081c:	40007000 	.word	0x40007000
 8000820:	10624dd3 	.word	0x10624dd3

08000824 <_ZL10UART3_Initv>:

/* USART3 Initialization Function */
static void UART3_Init( void )
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
	std::memset( &huart3, 0, sizeof(huart3) );
 8000828:	2284      	movs	r2, #132	; 0x84
 800082a:	2100      	movs	r1, #0
 800082c:	4818      	ldr	r0, [pc, #96]	; (8000890 <_ZL10UART3_Initv+0x6c>)
 800082e:	f002 fe61 	bl	80034f4 <memset>
	/* UART High level initilization */
	huart3.Instance = USART3;
 8000832:	4b17      	ldr	r3, [pc, #92]	; (8000890 <_ZL10UART3_Initv+0x6c>)
 8000834:	4a17      	ldr	r2, [pc, #92]	; (8000894 <_ZL10UART3_Initv+0x70>)
 8000836:	601a      	str	r2, [r3, #0]

	huart3.Init.BaudRate = 115200U;
 8000838:	4b15      	ldr	r3, [pc, #84]	; (8000890 <_ZL10UART3_Initv+0x6c>)
 800083a:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800083e:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000840:	4b13      	ldr	r3, [pc, #76]	; (8000890 <_ZL10UART3_Initv+0x6c>)
 8000842:	2200      	movs	r2, #0
 8000844:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000846:	4b12      	ldr	r3, [pc, #72]	; (8000890 <_ZL10UART3_Initv+0x6c>)
 8000848:	2200      	movs	r2, #0
 800084a:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 800084c:	4b10      	ldr	r3, [pc, #64]	; (8000890 <_ZL10UART3_Initv+0x6c>)
 800084e:	2200      	movs	r2, #0
 8000850:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000852:	4b0f      	ldr	r3, [pc, #60]	; (8000890 <_ZL10UART3_Initv+0x6c>)
 8000854:	220c      	movs	r2, #12
 8000856:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000858:	4b0d      	ldr	r3, [pc, #52]	; (8000890 <_ZL10UART3_Initv+0x6c>)
 800085a:	2200      	movs	r2, #0
 800085c:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800085e:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <_ZL10UART3_Initv+0x6c>)
 8000860:	2200      	movs	r2, #0
 8000862:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000864:	4b0a      	ldr	r3, [pc, #40]	; (8000890 <_ZL10UART3_Initv+0x6c>)
 8000866:	2200      	movs	r2, #0
 8000868:	621a      	str	r2, [r3, #32]

	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800086a:	4b09      	ldr	r3, [pc, #36]	; (8000890 <_ZL10UART3_Initv+0x6c>)
 800086c:	2200      	movs	r2, #0
 800086e:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_UART_Init( &huart3 ) != HAL_OK)
 8000870:	4807      	ldr	r0, [pc, #28]	; (8000890 <_ZL10UART3_Initv+0x6c>)
 8000872:	f002 f928 	bl	8002ac6 <HAL_UART_Init>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	bf14      	ite	ne
 800087c:	2301      	movne	r3, #1
 800087e:	2300      	moveq	r3, #0
 8000880:	b2db      	uxtb	r3, r3
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <_ZL10UART3_Initv+0x66>
	{
		// Initialization Error.
		Error_Handler();
 8000886:	f000 f807 	bl	8000898 <_ZL13Error_Handlerv>
	}
}
 800088a:	bf00      	nop
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	200001f8 	.word	0x200001f8
 8000894:	40004800 	.word	0x40004800

08000898 <_ZL13Error_Handlerv>:
}
#endif
#endif // USE_UART_EXAMPLE

static void Error_Handler( void )
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
	for (;;);
 800089c:	e7fe      	b.n	800089c <_ZL13Error_Handlerv+0x4>
	...

080008a0 <_ZL14displayClkInfov>:
}

static void displayClkInfo( void )
{
 80008a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008a2:	f2ad 4d0c 	subw	sp, sp, #1036	; 0x40c
 80008a6:	af02      	add	r7, sp, #8
	char msg[1024];

	/* Configure the UART for debug console */
	UART3_Init();
 80008a8:	f7ff ffbc 	bl	8000824 <_ZL10UART3_Initv>

	std::sprintf (msg, "SYSCLK:%luMHz, HCLK:%luMHz, PCLK1:%luMHz, PCLK2:%luMHz\r\n",
			( HAL_RCC_GetSysClockFreq() / 1000000 ), ( HAL_RCC_GetHCLKFreq() / 1000000 ), ( HAL_RCC_GetPCLK1Freq() / 1000000 ), ( HAL_RCC_GetPCLK2Freq() / 1000000 ) );
 80008ac:	f001 f8b8 	bl	8001a20 <HAL_RCC_GetSysClockFreq>
 80008b0:	4603      	mov	r3, r0
	std::sprintf (msg, "SYSCLK:%luMHz, HCLK:%luMHz, PCLK1:%luMHz, PCLK2:%luMHz\r\n",
 80008b2:	4a19      	ldr	r2, [pc, #100]	; (8000918 <_ZL14displayClkInfov+0x78>)
 80008b4:	fba2 2303 	umull	r2, r3, r2, r3
 80008b8:	0c9d      	lsrs	r5, r3, #18
			( HAL_RCC_GetSysClockFreq() / 1000000 ), ( HAL_RCC_GetHCLKFreq() / 1000000 ), ( HAL_RCC_GetPCLK1Freq() / 1000000 ), ( HAL_RCC_GetPCLK2Freq() / 1000000 ) );
 80008ba:	f001 f993 	bl	8001be4 <HAL_RCC_GetHCLKFreq>
 80008be:	4603      	mov	r3, r0
	std::sprintf (msg, "SYSCLK:%luMHz, HCLK:%luMHz, PCLK1:%luMHz, PCLK2:%luMHz\r\n",
 80008c0:	4a15      	ldr	r2, [pc, #84]	; (8000918 <_ZL14displayClkInfov+0x78>)
 80008c2:	fba2 2303 	umull	r2, r3, r2, r3
 80008c6:	0c9e      	lsrs	r6, r3, #18
			( HAL_RCC_GetSysClockFreq() / 1000000 ), ( HAL_RCC_GetHCLKFreq() / 1000000 ), ( HAL_RCC_GetPCLK1Freq() / 1000000 ), ( HAL_RCC_GetPCLK2Freq() / 1000000 ) );
 80008c8:	f001 f998 	bl	8001bfc <HAL_RCC_GetPCLK1Freq>
 80008cc:	4603      	mov	r3, r0
	std::sprintf (msg, "SYSCLK:%luMHz, HCLK:%luMHz, PCLK1:%luMHz, PCLK2:%luMHz\r\n",
 80008ce:	4a12      	ldr	r2, [pc, #72]	; (8000918 <_ZL14displayClkInfov+0x78>)
 80008d0:	fba2 2303 	umull	r2, r3, r2, r3
 80008d4:	0c9c      	lsrs	r4, r3, #18
			( HAL_RCC_GetSysClockFreq() / 1000000 ), ( HAL_RCC_GetHCLKFreq() / 1000000 ), ( HAL_RCC_GetPCLK1Freq() / 1000000 ), ( HAL_RCC_GetPCLK2Freq() / 1000000 ) );
 80008d6:	f001 f9a5 	bl	8001c24 <HAL_RCC_GetPCLK2Freq>
 80008da:	4603      	mov	r3, r0
	std::sprintf (msg, "SYSCLK:%luMHz, HCLK:%luMHz, PCLK1:%luMHz, PCLK2:%luMHz\r\n",
 80008dc:	4a0e      	ldr	r2, [pc, #56]	; (8000918 <_ZL14displayClkInfov+0x78>)
 80008de:	fba2 2303 	umull	r2, r3, r2, r3
 80008e2:	0c9b      	lsrs	r3, r3, #18
 80008e4:	4638      	mov	r0, r7
 80008e6:	9301      	str	r3, [sp, #4]
 80008e8:	9400      	str	r4, [sp, #0]
 80008ea:	4633      	mov	r3, r6
 80008ec:	462a      	mov	r2, r5
 80008ee:	490b      	ldr	r1, [pc, #44]	; (800091c <_ZL14displayClkInfov+0x7c>)
 80008f0:	f003 fa4c 	bl	8003d8c <siprintf>

	HAL_UART_Transmit( &huart3, (const std::uint8_t *)msg, std::strlen(msg), HAL_MAX_DELAY );
 80008f4:	463b      	mov	r3, r7
 80008f6:	4618      	mov	r0, r3
 80008f8:	f7ff fca2 	bl	8000240 <strlen>
 80008fc:	4603      	mov	r3, r0
 80008fe:	b29a      	uxth	r2, r3
 8000900:	4639      	mov	r1, r7
 8000902:	f04f 33ff 	mov.w	r3, #4294967295
 8000906:	4806      	ldr	r0, [pc, #24]	; (8000920 <_ZL14displayClkInfov+0x80>)
 8000908:	f002 f92b 	bl	8002b62 <HAL_UART_Transmit>
}
 800090c:	bf00      	nop
 800090e:	f207 4704 	addw	r7, r7, #1028	; 0x404
 8000912:	46bd      	mov	sp, r7
 8000914:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000916:	bf00      	nop
 8000918:	431bde83 	.word	0x431bde83
 800091c:	080061c8 	.word	0x080061c8
 8000920:	200001f8 	.word	0x200001f8
 8000924:	00000000 	.word	0x00000000

08000928 <_ZL9TIM2_initv>:
}
#endif // USE_BASIC_TIMER_EXAMPLE

#if defined( USE_INPUT_CAPTURE_TIMER_EXAMPLE ) || defined( USE_OUTPUT_CAPTURE_TIMER_EXAMPLE ) || defined( USE_PWM_TIMER_EXAMPLE )
static void TIM2_init( void )
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b088      	sub	sp, #32
 800092c:	af00      	add	r7, sp, #0
	hTimer2.Instance = TIM2;
 800092e:	4b58      	ldr	r3, [pc, #352]	; (8000a90 <_ZL9TIM2_initv+0x168>)
 8000930:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000934:	601a      	str	r2, [r3, #0]
	hTimer2.Init.Prescaler = 4;
 8000936:	4b56      	ldr	r3, [pc, #344]	; (8000a90 <_ZL9TIM2_initv+0x168>)
 8000938:	2204      	movs	r2, #4
 800093a:	605a      	str	r2, [r3, #4]
	hTimer2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800093c:	4b54      	ldr	r3, [pc, #336]	; (8000a90 <_ZL9TIM2_initv+0x168>)
 800093e:	2200      	movs	r2, #0
 8000940:	609a      	str	r2, [r3, #8]
	hTimer2.Init.Period = 10000 - 1; // Generate update event at every 1 ms.
 8000942:	4b53      	ldr	r3, [pc, #332]	; (8000a90 <_ZL9TIM2_initv+0x168>)
 8000944:	f242 720f 	movw	r2, #9999	; 0x270f
 8000948:	60da      	str	r2, [r3, #12]
	if ( HAL_TIM_PWM_Init( &hTimer2 ) != HAL_OK )
 800094a:	4851      	ldr	r0, [pc, #324]	; (8000a90 <_ZL9TIM2_initv+0x168>)
 800094c:	f001 f97e 	bl	8001c4c <HAL_TIM_PWM_Init>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	bf14      	ite	ne
 8000956:	2301      	movne	r3, #1
 8000958:	2300      	moveq	r3, #0
 800095a:	b2db      	uxtb	r3, r3
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <_ZL9TIM2_initv+0x3c>
	{
		// Error in initializing Timer.
		Error_Handler();
 8000960:	f7ff ff9a 	bl	8000898 <_ZL13Error_Handlerv>
	}
	TIM_OC_InitTypeDef tim_OC_channels_config{0};
 8000964:	463b      	mov	r3, r7
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
 800096a:	605a      	str	r2, [r3, #4]
 800096c:	609a      	str	r2, [r3, #8]
 800096e:	60da      	str	r2, [r3, #12]
 8000970:	611a      	str	r2, [r3, #16]
 8000972:	615a      	str	r2, [r3, #20]
 8000974:	619a      	str	r2, [r3, #24]
	tim_OC_channels_config.OCMode = TIM_OCMODE_PWM1;
 8000976:	2360      	movs	r3, #96	; 0x60
 8000978:	603b      	str	r3, [r7, #0]
	tim_OC_channels_config.OCPolarity = TIM_OCPOLARITY_HIGH;
 800097a:	2300      	movs	r3, #0
 800097c:	60bb      	str	r3, [r7, #8]
	for (std::uint8_t chan_idx{0}; chan_idx < PWM_CHANNELS; chan_idx++)
 800097e:	2300      	movs	r3, #0
 8000980:	77fb      	strb	r3, [r7, #31]
 8000982:	7ffb      	ldrb	r3, [r7, #31]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d173      	bne.n	8000a70 <_ZL9TIM2_initv+0x148>
	{
		// Compute initial duty cycle for each channel.
		switch(chan_idx)
 8000988:	7ffb      	ldrb	r3, [r7, #31]
 800098a:	2b03      	cmp	r3, #3
 800098c:	d856      	bhi.n	8000a3c <_ZL9TIM2_initv+0x114>
 800098e:	a201      	add	r2, pc, #4	; (adr r2, 8000994 <_ZL9TIM2_initv+0x6c>)
 8000990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000994:	080009a5 	.word	0x080009a5
 8000998:	080009cb 	.word	0x080009cb
 800099c:	080009f1 	.word	0x080009f1
 80009a0:	08000a17 	.word	0x08000a17
		{
		case 0:
			pulse_values[chan_idx] = hTimer2.Init.Period * 0.0; // 0% Duty cycle.
 80009a4:	4b3a      	ldr	r3, [pc, #232]	; (8000a90 <_ZL9TIM2_initv+0x168>)
 80009a6:	68db      	ldr	r3, [r3, #12]
 80009a8:	ee07 3a90 	vmov	s15, r3
 80009ac:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80009b0:	ed9f 6b31 	vldr	d6, [pc, #196]	; 8000a78 <_ZL9TIM2_initv+0x150>
 80009b4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80009b8:	7ffb      	ldrb	r3, [r7, #31]
 80009ba:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80009be:	ee17 1a90 	vmov	r1, s15
 80009c2:	4a34      	ldr	r2, [pc, #208]	; (8000a94 <_ZL9TIM2_initv+0x16c>)
 80009c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 80009c8:	e039      	b.n	8000a3e <_ZL9TIM2_initv+0x116>
		case 1:
			pulse_values[chan_idx] = hTimer2.Init.Period * 0.45; // 45% Duty cycle.
 80009ca:	4b31      	ldr	r3, [pc, #196]	; (8000a90 <_ZL9TIM2_initv+0x168>)
 80009cc:	68db      	ldr	r3, [r3, #12]
 80009ce:	ee07 3a90 	vmov	s15, r3
 80009d2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80009d6:	ed9f 6b2a 	vldr	d6, [pc, #168]	; 8000a80 <_ZL9TIM2_initv+0x158>
 80009da:	ee27 7b06 	vmul.f64	d7, d7, d6
 80009de:	7ffb      	ldrb	r3, [r7, #31]
 80009e0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80009e4:	ee17 1a90 	vmov	r1, s15
 80009e8:	4a2a      	ldr	r2, [pc, #168]	; (8000a94 <_ZL9TIM2_initv+0x16c>)
 80009ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 80009ee:	e026      	b.n	8000a3e <_ZL9TIM2_initv+0x116>
		case 2:
			pulse_values[chan_idx] = hTimer2.Init.Period * 0.75; // 75% Duty cycle.
 80009f0:	4b27      	ldr	r3, [pc, #156]	; (8000a90 <_ZL9TIM2_initv+0x168>)
 80009f2:	68db      	ldr	r3, [r3, #12]
 80009f4:	ee07 3a90 	vmov	s15, r3
 80009f8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80009fc:	eeb6 6b08 	vmov.f64	d6, #104	; 0x3f400000  0.750
 8000a00:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000a04:	7ffb      	ldrb	r3, [r7, #31]
 8000a06:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000a0a:	ee17 1a90 	vmov	r1, s15
 8000a0e:	4a21      	ldr	r2, [pc, #132]	; (8000a94 <_ZL9TIM2_initv+0x16c>)
 8000a10:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000a14:	e013      	b.n	8000a3e <_ZL9TIM2_initv+0x116>
		case 3:
			pulse_values[chan_idx] = hTimer2.Init.Period * 0.90; // 90% Duty cycle.
 8000a16:	4b1e      	ldr	r3, [pc, #120]	; (8000a90 <_ZL9TIM2_initv+0x168>)
 8000a18:	68db      	ldr	r3, [r3, #12]
 8000a1a:	ee07 3a90 	vmov	s15, r3
 8000a1e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000a22:	ed9f 6b19 	vldr	d6, [pc, #100]	; 8000a88 <_ZL9TIM2_initv+0x160>
 8000a26:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000a2a:	7ffb      	ldrb	r3, [r7, #31]
 8000a2c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000a30:	ee17 1a90 	vmov	r1, s15
 8000a34:	4a17      	ldr	r2, [pc, #92]	; (8000a94 <_ZL9TIM2_initv+0x16c>)
 8000a36:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000a3a:	e000      	b.n	8000a3e <_ZL9TIM2_initv+0x116>
		default:
			break;
 8000a3c:	bf00      	nop
		}

		tim_OC_channels_config.Pulse = pulse_values[chan_idx];
 8000a3e:	7ffb      	ldrb	r3, [r7, #31]
 8000a40:	4a14      	ldr	r2, [pc, #80]	; (8000a94 <_ZL9TIM2_initv+0x16c>)
 8000a42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a46:	607b      	str	r3, [r7, #4]
		{
			// Error in Timer channel configuration.
			Error_Handler();
		}
#else
		if ( HAL_TIM_PWM_ConfigChannel( &hTimer2, &tim_OC_channels_config, TIM_CHANNEL_2 ) != HAL_OK)
 8000a48:	463b      	mov	r3, r7
 8000a4a:	2204      	movs	r2, #4
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4810      	ldr	r0, [pc, #64]	; (8000a90 <_ZL9TIM2_initv+0x168>)
 8000a50:	f001 fbbc 	bl	80021cc <HAL_TIM_PWM_ConfigChannel>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	bf14      	ite	ne
 8000a5a:	2301      	movne	r3, #1
 8000a5c:	2300      	moveq	r3, #0
 8000a5e:	b2db      	uxtb	r3, r3
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <_ZL9TIM2_initv+0x140>
		{
			// Error in Timer channel configuration.
			Error_Handler();
 8000a64:	f7ff ff18 	bl	8000898 <_ZL13Error_Handlerv>
	for (std::uint8_t chan_idx{0}; chan_idx < PWM_CHANNELS; chan_idx++)
 8000a68:	7ffb      	ldrb	r3, [r7, #31]
 8000a6a:	3301      	adds	r3, #1
 8000a6c:	77fb      	strb	r3, [r7, #31]
 8000a6e:	e788      	b.n	8000982 <_ZL9TIM2_initv+0x5a>
		}
#endif
	}
}
 8000a70:	bf00      	nop
 8000a72:	3720      	adds	r7, #32
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
	...
 8000a80:	cccccccd 	.word	0xcccccccd
 8000a84:	3fdccccc 	.word	0x3fdccccc
 8000a88:	cccccccd 	.word	0xcccccccd
 8000a8c:	3feccccc 	.word	0x3feccccc
 8000a90:	2000027c 	.word	0x2000027c
 8000a94:	200002c8 	.word	0x200002c8

08000a98 <HAL_MspInit>:
#include <cstring>
#include "main.h"

/* Low level Processor specific initialization */
extern "C" void HAL_MspInit( void )
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
	// Set the priority grouping of the processor.
	HAL_NVIC_SetPriorityGrouping( NVIC_PRIORITYGROUP_4 );
 8000a9c:	2003      	movs	r0, #3
 8000a9e:	f000 fa0d 	bl	8000ebc <HAL_NVIC_SetPriorityGrouping>

	// Enable the required system exceptions (Usage, bus and memory fault exceptions).
	SCB->SHCSR |= ( (1U << 18U) | (1U << 17U) | (1U << 16U) );
 8000aa2:	4b0d      	ldr	r3, [pc, #52]	; (8000ad8 <HAL_MspInit+0x40>)
 8000aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aa6:	4a0c      	ldr	r2, [pc, #48]	; (8000ad8 <HAL_MspInit+0x40>)
 8000aa8:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8000aac:	6253      	str	r3, [r2, #36]	; 0x24

	// Configure the priority of the system exceptions.
	HAL_NVIC_SetPriority( UsageFault_IRQn, 0, 0 );
 8000aae:	2200      	movs	r2, #0
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	f06f 0009 	mvn.w	r0, #9
 8000ab6:	f000 fa0c 	bl	8000ed2 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority( BusFault_IRQn, 0, 0 );
 8000aba:	2200      	movs	r2, #0
 8000abc:	2100      	movs	r1, #0
 8000abe:	f06f 000a 	mvn.w	r0, #10
 8000ac2:	f000 fa06 	bl	8000ed2 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority( MemoryManagement_IRQn, 0, 0 );
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	2100      	movs	r1, #0
 8000aca:	f06f 000b 	mvn.w	r0, #11
 8000ace:	f000 fa00 	bl	8000ed2 <HAL_NVIC_SetPriority>
}
 8000ad2:	bf00      	nop
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	e000ed00 	.word	0xe000ed00

08000adc <HAL_UART_MspInit>:

/* UART Low level initilization */
extern "C" void HAL_UART_MspInit( UART_HandleTypeDef *huart )
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b08a      	sub	sp, #40	; 0x28
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef USART3_gpio_config{0};
 8000ae4:	f107 0314 	add.w	r3, r7, #20
 8000ae8:	2200      	movs	r2, #0
 8000aea:	601a      	str	r2, [r3, #0]
 8000aec:	605a      	str	r2, [r3, #4]
 8000aee:	609a      	str	r2, [r3, #8]
 8000af0:	60da      	str	r2, [r3, #12]
 8000af2:	611a      	str	r2, [r3, #16]

	// Enable the clock for USART3 peripheral.
	__HAL_RCC_USART3_CLK_ENABLE();
 8000af4:	4b1a      	ldr	r3, [pc, #104]	; (8000b60 <HAL_UART_MspInit+0x84>)
 8000af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af8:	4a19      	ldr	r2, [pc, #100]	; (8000b60 <HAL_UART_MspInit+0x84>)
 8000afa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000afe:	6413      	str	r3, [r2, #64]	; 0x40
 8000b00:	4b17      	ldr	r3, [pc, #92]	; (8000b60 <HAL_UART_MspInit+0x84>)
 8000b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000b08:	613b      	str	r3, [r7, #16]
 8000b0a:	693b      	ldr	r3, [r7, #16]

	// Enable the clock for GPIOD peripheral.
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000b0c:	4b14      	ldr	r3, [pc, #80]	; (8000b60 <HAL_UART_MspInit+0x84>)
 8000b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b10:	4a13      	ldr	r2, [pc, #76]	; (8000b60 <HAL_UART_MspInit+0x84>)
 8000b12:	f043 0308 	orr.w	r3, r3, #8
 8000b16:	6313      	str	r3, [r2, #48]	; 0x30
 8000b18:	4b11      	ldr	r3, [pc, #68]	; (8000b60 <HAL_UART_MspInit+0x84>)
 8000b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1c:	f003 0308 	and.w	r3, r3, #8
 8000b20:	60fb      	str	r3, [r7, #12]
 8000b22:	68fb      	ldr	r3, [r7, #12]

	// Do the GPIO multiplexing. PD8 is USART3 Tx and PD9 is USART3 Rx.
	USART3_gpio_config.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8000b24:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000b28:	617b      	str	r3, [r7, #20]
	USART3_gpio_config.Mode = GPIO_MODE_AF_PP;
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	61bb      	str	r3, [r7, #24]
	USART3_gpio_config.Pull = GPIO_PULLUP;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	61fb      	str	r3, [r7, #28]
	USART3_gpio_config.Speed = GPIO_SPEED_FREQ_LOW;
 8000b32:	2300      	movs	r3, #0
 8000b34:	623b      	str	r3, [r7, #32]
	USART3_gpio_config.Alternate = GPIO_AF7_USART3;
 8000b36:	2307      	movs	r3, #7
 8000b38:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init( GPIOD, &USART3_gpio_config );
 8000b3a:	f107 0314 	add.w	r3, r7, #20
 8000b3e:	4619      	mov	r1, r3
 8000b40:	4808      	ldr	r0, [pc, #32]	; (8000b64 <HAL_UART_MspInit+0x88>)
 8000b42:	f000 fa27 	bl	8000f94 <HAL_GPIO_Init>

	// Enable the IRQ and set up the priority (NVIC settings)
	HAL_NVIC_SetPriority( USART3_IRQn, 0x0F, 0 );
 8000b46:	2200      	movs	r2, #0
 8000b48:	210f      	movs	r1, #15
 8000b4a:	2027      	movs	r0, #39	; 0x27
 8000b4c:	f000 f9c1 	bl	8000ed2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ( USART3_IRQn );
 8000b50:	2027      	movs	r0, #39	; 0x27
 8000b52:	f000 f9da 	bl	8000f0a <HAL_NVIC_EnableIRQ>
}
 8000b56:	bf00      	nop
 8000b58:	3728      	adds	r7, #40	; 0x28
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40023800 	.word	0x40023800
 8000b64:	40020c00 	.word	0x40020c00

08000b68 <HAL_TIM_PWM_MspInit>:
}
#endif // USE_OUTPUT_CAPTURE_TIMER_EXAMPLE

#if defined( USE_PWM_TIMER_EXAMPLE )
extern "C" void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b08a      	sub	sp, #40	; 0x28
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
	/* Enable Clock for TIM2. */
	__HAL_RCC_TIM2_CLK_ENABLE();
 8000b70:	4b1c      	ldr	r3, [pc, #112]	; (8000be4 <HAL_TIM_PWM_MspInit+0x7c>)
 8000b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b74:	4a1b      	ldr	r2, [pc, #108]	; (8000be4 <HAL_TIM_PWM_MspInit+0x7c>)
 8000b76:	f043 0301 	orr.w	r3, r3, #1
 8000b7a:	6413      	str	r3, [r2, #64]	; 0x40
 8000b7c:	4b19      	ldr	r3, [pc, #100]	; (8000be4 <HAL_TIM_PWM_MspInit+0x7c>)
 8000b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b80:	f003 0301 	and.w	r3, r3, #1
 8000b84:	613b      	str	r3, [r7, #16]
 8000b86:	693b      	ldr	r3, [r7, #16]

	/* Configure GPIO pins (PA0 (TIM2-CH1), PB3 (TIM2-CH2), PA2 (TIM2-CH3), PA3 (TIM2-CH4)) as Timer 2 output channels. */
	GPIO_InitTypeDef tim2_ch_gpios{0};
 8000b88:	f107 0314 	add.w	r3, r7, #20
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]
 8000b90:	605a      	str	r2, [r3, #4]
 8000b92:	609a      	str	r2, [r3, #8]
 8000b94:	60da      	str	r2, [r3, #12]
 8000b96:	611a      	str	r2, [r3, #16]

	tim2_ch_gpios.Pin = GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_3;
 8000b98:	230d      	movs	r3, #13
 8000b9a:	617b      	str	r3, [r7, #20]
	tim2_ch_gpios.Mode = GPIO_MODE_AF_PP;
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	61bb      	str	r3, [r7, #24]
	tim2_ch_gpios.Alternate = GPIO_AF1_TIM2;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	627b      	str	r3, [r7, #36]	; 0x24
#if 0
	// Enable the clock for GPIOA.
	__HAL_RCC_GPIOA_CLK_ENABLE();
	HAL_GPIO_Init( GPIOA, &tim2_ch_gpios );
#endif
	tim2_ch_gpios.Pin = GPIO_PIN_3;
 8000ba4:	2308      	movs	r3, #8
 8000ba6:	617b      	str	r3, [r7, #20]
	// Enable the clock for GPIOB.
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba8:	4b0e      	ldr	r3, [pc, #56]	; (8000be4 <HAL_TIM_PWM_MspInit+0x7c>)
 8000baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bac:	4a0d      	ldr	r2, [pc, #52]	; (8000be4 <HAL_TIM_PWM_MspInit+0x7c>)
 8000bae:	f043 0302 	orr.w	r3, r3, #2
 8000bb2:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb4:	4b0b      	ldr	r3, [pc, #44]	; (8000be4 <HAL_TIM_PWM_MspInit+0x7c>)
 8000bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb8:	f003 0302 	and.w	r3, r3, #2
 8000bbc:	60fb      	str	r3, [r7, #12]
 8000bbe:	68fb      	ldr	r3, [r7, #12]
	HAL_GPIO_Init( GPIOB, &tim2_ch_gpios );
 8000bc0:	f107 0314 	add.w	r3, r7, #20
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4808      	ldr	r0, [pc, #32]	; (8000be8 <HAL_TIM_PWM_MspInit+0x80>)
 8000bc8:	f000 f9e4 	bl	8000f94 <HAL_GPIO_Init>

	/* Configure NVIC for TIM2 interrupt. */
	HAL_NVIC_SetPriority( TIM2_IRQn, 15, 0 );
 8000bcc:	2200      	movs	r2, #0
 8000bce:	210f      	movs	r1, #15
 8000bd0:	201c      	movs	r0, #28
 8000bd2:	f000 f97e 	bl	8000ed2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ( TIM2_IRQn );
 8000bd6:	201c      	movs	r0, #28
 8000bd8:	f000 f997 	bl	8000f0a <HAL_NVIC_EnableIRQ>
}
 8000bdc:	bf00      	nop
 8000bde:	3728      	adds	r7, #40	; 0x28
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	40023800 	.word	0x40023800
 8000be8:	40020400 	.word	0x40020400

08000bec <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bf0:	4b06      	ldr	r3, [pc, #24]	; (8000c0c <SystemInit+0x20>)
 8000bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bf6:	4a05      	ldr	r2, [pc, #20]	; (8000c0c <SystemInit+0x20>)
 8000bf8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bfc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	e000ed00 	.word	0xe000ed00

08000c10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c48 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c14:	480d      	ldr	r0, [pc, #52]	; (8000c4c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c16:	490e      	ldr	r1, [pc, #56]	; (8000c50 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c18:	4a0e      	ldr	r2, [pc, #56]	; (8000c54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c1c:	e002      	b.n	8000c24 <LoopCopyDataInit>

08000c1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c22:	3304      	adds	r3, #4

08000c24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c28:	d3f9      	bcc.n	8000c1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c2a:	4a0b      	ldr	r2, [pc, #44]	; (8000c58 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c2c:	4c0b      	ldr	r4, [pc, #44]	; (8000c5c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c30:	e001      	b.n	8000c36 <LoopFillZerobss>

08000c32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c34:	3204      	adds	r2, #4

08000c36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c38:	d3fb      	bcc.n	8000c32 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c3a:	f7ff ffd7 	bl	8000bec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c3e:	f002 fc35 	bl	80034ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c42:	f7ff fce3 	bl	800060c <main>
  bx  lr    
 8000c46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c48:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000c4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c50:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8000c54:	0800660c 	.word	0x0800660c
  ldr r2, =_sbss
 8000c58:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8000c5c:	200002f0 	.word	0x200002f0

08000c60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c60:	e7fe      	b.n	8000c60 <ADC_IRQHandler>

08000c62 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c62:	b580      	push	{r7, lr}
 8000c64:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c66:	2003      	movs	r0, #3
 8000c68:	f000 f928 	bl	8000ebc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	f000 f805 	bl	8000c7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c72:	f7ff ff11 	bl	8000a98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c76:	2300      	movs	r3, #0
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	bd80      	pop	{r7, pc}

08000c7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c84:	4b12      	ldr	r3, [pc, #72]	; (8000cd0 <HAL_InitTick+0x54>)
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	4b12      	ldr	r3, [pc, #72]	; (8000cd4 <HAL_InitTick+0x58>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c92:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f000 f943 	bl	8000f26 <HAL_SYSTICK_Config>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	e00e      	b.n	8000cc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2b0f      	cmp	r3, #15
 8000cae:	d80a      	bhi.n	8000cc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	6879      	ldr	r1, [r7, #4]
 8000cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cb8:	f000 f90b 	bl	8000ed2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cbc:	4a06      	ldr	r2, [pc, #24]	; (8000cd8 <HAL_InitTick+0x5c>)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e000      	b.n	8000cc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cc6:	2301      	movs	r3, #1
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	20000000 	.word	0x20000000
 8000cd4:	20000008 	.word	0x20000008
 8000cd8:	20000004 	.word	0x20000004

08000cdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ce0:	4b06      	ldr	r3, [pc, #24]	; (8000cfc <HAL_IncTick+0x20>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <HAL_IncTick+0x24>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4413      	add	r3, r2
 8000cec:	4a04      	ldr	r2, [pc, #16]	; (8000d00 <HAL_IncTick+0x24>)
 8000cee:	6013      	str	r3, [r2, #0]
}
 8000cf0:	bf00      	nop
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	20000008 	.word	0x20000008
 8000d00:	200002dc 	.word	0x200002dc

08000d04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  return uwTick;
 8000d08:	4b03      	ldr	r3, [pc, #12]	; (8000d18 <HAL_GetTick+0x14>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	200002dc 	.word	0x200002dc

08000d1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b085      	sub	sp, #20
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	f003 0307 	and.w	r3, r3, #7
 8000d2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d2c:	4b0b      	ldr	r3, [pc, #44]	; (8000d5c <__NVIC_SetPriorityGrouping+0x40>)
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d32:	68ba      	ldr	r2, [r7, #8]
 8000d34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d38:	4013      	ands	r3, r2
 8000d3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000d44:	4b06      	ldr	r3, [pc, #24]	; (8000d60 <__NVIC_SetPriorityGrouping+0x44>)
 8000d46:	4313      	orrs	r3, r2
 8000d48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d4a:	4a04      	ldr	r2, [pc, #16]	; (8000d5c <__NVIC_SetPriorityGrouping+0x40>)
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	60d3      	str	r3, [r2, #12]
}
 8000d50:	bf00      	nop
 8000d52:	3714      	adds	r7, #20
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr
 8000d5c:	e000ed00 	.word	0xe000ed00
 8000d60:	05fa0000 	.word	0x05fa0000

08000d64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d68:	4b04      	ldr	r3, [pc, #16]	; (8000d7c <__NVIC_GetPriorityGrouping+0x18>)
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	0a1b      	lsrs	r3, r3, #8
 8000d6e:	f003 0307 	and.w	r3, r3, #7
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	e000ed00 	.word	0xe000ed00

08000d80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	4603      	mov	r3, r0
 8000d88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	db0b      	blt.n	8000daa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d92:	79fb      	ldrb	r3, [r7, #7]
 8000d94:	f003 021f 	and.w	r2, r3, #31
 8000d98:	4907      	ldr	r1, [pc, #28]	; (8000db8 <__NVIC_EnableIRQ+0x38>)
 8000d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9e:	095b      	lsrs	r3, r3, #5
 8000da0:	2001      	movs	r0, #1
 8000da2:	fa00 f202 	lsl.w	r2, r0, r2
 8000da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000daa:	bf00      	nop
 8000dac:	370c      	adds	r7, #12
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	e000e100 	.word	0xe000e100

08000dbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	6039      	str	r1, [r7, #0]
 8000dc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	db0a      	blt.n	8000de6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	b2da      	uxtb	r2, r3
 8000dd4:	490c      	ldr	r1, [pc, #48]	; (8000e08 <__NVIC_SetPriority+0x4c>)
 8000dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dda:	0112      	lsls	r2, r2, #4
 8000ddc:	b2d2      	uxtb	r2, r2
 8000dde:	440b      	add	r3, r1
 8000de0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000de4:	e00a      	b.n	8000dfc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	b2da      	uxtb	r2, r3
 8000dea:	4908      	ldr	r1, [pc, #32]	; (8000e0c <__NVIC_SetPriority+0x50>)
 8000dec:	79fb      	ldrb	r3, [r7, #7]
 8000dee:	f003 030f 	and.w	r3, r3, #15
 8000df2:	3b04      	subs	r3, #4
 8000df4:	0112      	lsls	r2, r2, #4
 8000df6:	b2d2      	uxtb	r2, r2
 8000df8:	440b      	add	r3, r1
 8000dfa:	761a      	strb	r2, [r3, #24]
}
 8000dfc:	bf00      	nop
 8000dfe:	370c      	adds	r7, #12
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr
 8000e08:	e000e100 	.word	0xe000e100
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b089      	sub	sp, #36	; 0x24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	60f8      	str	r0, [r7, #12]
 8000e18:	60b9      	str	r1, [r7, #8]
 8000e1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	f003 0307 	and.w	r3, r3, #7
 8000e22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e24:	69fb      	ldr	r3, [r7, #28]
 8000e26:	f1c3 0307 	rsb	r3, r3, #7
 8000e2a:	2b04      	cmp	r3, #4
 8000e2c:	bf28      	it	cs
 8000e2e:	2304      	movcs	r3, #4
 8000e30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	3304      	adds	r3, #4
 8000e36:	2b06      	cmp	r3, #6
 8000e38:	d902      	bls.n	8000e40 <NVIC_EncodePriority+0x30>
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	3b03      	subs	r3, #3
 8000e3e:	e000      	b.n	8000e42 <NVIC_EncodePriority+0x32>
 8000e40:	2300      	movs	r3, #0
 8000e42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e44:	f04f 32ff 	mov.w	r2, #4294967295
 8000e48:	69bb      	ldr	r3, [r7, #24]
 8000e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4e:	43da      	mvns	r2, r3
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	401a      	ands	r2, r3
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e58:	f04f 31ff 	mov.w	r1, #4294967295
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e62:	43d9      	mvns	r1, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e68:	4313      	orrs	r3, r2
         );
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3724      	adds	r7, #36	; 0x24
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
	...

08000e78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	3b01      	subs	r3, #1
 8000e84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e88:	d301      	bcc.n	8000e8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	e00f      	b.n	8000eae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e8e:	4a0a      	ldr	r2, [pc, #40]	; (8000eb8 <SysTick_Config+0x40>)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	3b01      	subs	r3, #1
 8000e94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e96:	210f      	movs	r1, #15
 8000e98:	f04f 30ff 	mov.w	r0, #4294967295
 8000e9c:	f7ff ff8e 	bl	8000dbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ea0:	4b05      	ldr	r3, [pc, #20]	; (8000eb8 <SysTick_Config+0x40>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ea6:	4b04      	ldr	r3, [pc, #16]	; (8000eb8 <SysTick_Config+0x40>)
 8000ea8:	2207      	movs	r2, #7
 8000eaa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000eac:	2300      	movs	r3, #0
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	e000e010 	.word	0xe000e010

08000ebc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ec4:	6878      	ldr	r0, [r7, #4]
 8000ec6:	f7ff ff29 	bl	8000d1c <__NVIC_SetPriorityGrouping>
}
 8000eca:	bf00      	nop
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}

08000ed2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b086      	sub	sp, #24
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	4603      	mov	r3, r0
 8000eda:	60b9      	str	r1, [r7, #8]
 8000edc:	607a      	str	r2, [r7, #4]
 8000ede:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ee4:	f7ff ff3e 	bl	8000d64 <__NVIC_GetPriorityGrouping>
 8000ee8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eea:	687a      	ldr	r2, [r7, #4]
 8000eec:	68b9      	ldr	r1, [r7, #8]
 8000eee:	6978      	ldr	r0, [r7, #20]
 8000ef0:	f7ff ff8e 	bl	8000e10 <NVIC_EncodePriority>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000efa:	4611      	mov	r1, r2
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff ff5d 	bl	8000dbc <__NVIC_SetPriority>
}
 8000f02:	bf00      	nop
 8000f04:	3718      	adds	r7, #24
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b082      	sub	sp, #8
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	4603      	mov	r3, r0
 8000f12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff ff31 	bl	8000d80 <__NVIC_EnableIRQ>
}
 8000f1e:	bf00      	nop
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}

08000f26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f26:	b580      	push	{r7, lr}
 8000f28:	b082      	sub	sp, #8
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f7ff ffa2 	bl	8000e78 <SysTick_Config>
 8000f34:	4603      	mov	r3, r0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
	...

08000f40 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2b04      	cmp	r3, #4
 8000f4c:	d106      	bne.n	8000f5c <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000f4e:	4b09      	ldr	r3, [pc, #36]	; (8000f74 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4a08      	ldr	r2, [pc, #32]	; (8000f74 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f54:	f043 0304 	orr.w	r3, r3, #4
 8000f58:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000f5a:	e005      	b.n	8000f68 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000f5c:	4b05      	ldr	r3, [pc, #20]	; (8000f74 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a04      	ldr	r2, [pc, #16]	; (8000f74 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f62:	f023 0304 	bic.w	r3, r3, #4
 8000f66:	6013      	str	r3, [r2, #0]
}
 8000f68:	bf00      	nop
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	e000e010 	.word	0xe000e010

08000f78 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000f7c:	f000 f802 	bl	8000f84 <HAL_SYSTICK_Callback>
}
 8000f80:	bf00      	nop
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000f88:	bf00      	nop
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
	...

08000f94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b089      	sub	sp, #36	; 0x24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8000faa:	2300      	movs	r3, #0
 8000fac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61fb      	str	r3, [r7, #28]
 8000fb2:	e175      	b.n	80012a0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	697a      	ldr	r2, [r7, #20]
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fc8:	693a      	ldr	r2, [r7, #16]
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	f040 8164 	bne.w	800129a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	f003 0303 	and.w	r3, r3, #3
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d005      	beq.n	8000fea <HAL_GPIO_Init+0x56>
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	f003 0303 	and.w	r3, r3, #3
 8000fe6:	2b02      	cmp	r3, #2
 8000fe8:	d130      	bne.n	800104c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	689b      	ldr	r3, [r3, #8]
 8000fee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000ff0:	69fb      	ldr	r3, [r7, #28]
 8000ff2:	005b      	lsls	r3, r3, #1
 8000ff4:	2203      	movs	r2, #3
 8000ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffa:	43db      	mvns	r3, r3
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	4013      	ands	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	68da      	ldr	r2, [r3, #12]
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	fa02 f303 	lsl.w	r3, r2, r3
 800100e:	69ba      	ldr	r2, [r7, #24]
 8001010:	4313      	orrs	r3, r2
 8001012:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001020:	2201      	movs	r2, #1
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	43db      	mvns	r3, r3
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	4013      	ands	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	091b      	lsrs	r3, r3, #4
 8001036:	f003 0201 	and.w	r2, r3, #1
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	69ba      	ldr	r2, [r7, #24]
 8001042:	4313      	orrs	r3, r2
 8001044:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f003 0303 	and.w	r3, r3, #3
 8001054:	2b03      	cmp	r3, #3
 8001056:	d017      	beq.n	8001088 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	2203      	movs	r2, #3
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	43db      	mvns	r3, r3
 800106a:	69ba      	ldr	r2, [r7, #24]
 800106c:	4013      	ands	r3, r2
 800106e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	689a      	ldr	r2, [r3, #8]
 8001074:	69fb      	ldr	r3, [r7, #28]
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	4313      	orrs	r3, r2
 8001080:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	69ba      	ldr	r2, [r7, #24]
 8001086:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f003 0303 	and.w	r3, r3, #3
 8001090:	2b02      	cmp	r3, #2
 8001092:	d123      	bne.n	80010dc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	08da      	lsrs	r2, r3, #3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	3208      	adds	r2, #8
 800109c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	f003 0307 	and.w	r3, r3, #7
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	220f      	movs	r2, #15
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	43db      	mvns	r3, r3
 80010b2:	69ba      	ldr	r2, [r7, #24]
 80010b4:	4013      	ands	r3, r2
 80010b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	691a      	ldr	r2, [r3, #16]
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	f003 0307 	and.w	r3, r3, #7
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80010ce:	69fb      	ldr	r3, [r7, #28]
 80010d0:	08da      	lsrs	r2, r3, #3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	3208      	adds	r2, #8
 80010d6:	69b9      	ldr	r1, [r7, #24]
 80010d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	2203      	movs	r2, #3
 80010e8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ec:	43db      	mvns	r3, r3
 80010ee:	69ba      	ldr	r2, [r7, #24]
 80010f0:	4013      	ands	r3, r2
 80010f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f003 0203 	and.w	r2, r3, #3
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	005b      	lsls	r3, r3, #1
 8001100:	fa02 f303 	lsl.w	r3, r2, r3
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	4313      	orrs	r3, r2
 8001108:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001118:	2b00      	cmp	r3, #0
 800111a:	f000 80be 	beq.w	800129a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800111e:	4b66      	ldr	r3, [pc, #408]	; (80012b8 <HAL_GPIO_Init+0x324>)
 8001120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001122:	4a65      	ldr	r2, [pc, #404]	; (80012b8 <HAL_GPIO_Init+0x324>)
 8001124:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001128:	6453      	str	r3, [r2, #68]	; 0x44
 800112a:	4b63      	ldr	r3, [pc, #396]	; (80012b8 <HAL_GPIO_Init+0x324>)
 800112c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800112e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001136:	4a61      	ldr	r2, [pc, #388]	; (80012bc <HAL_GPIO_Init+0x328>)
 8001138:	69fb      	ldr	r3, [r7, #28]
 800113a:	089b      	lsrs	r3, r3, #2
 800113c:	3302      	adds	r3, #2
 800113e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001142:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001144:	69fb      	ldr	r3, [r7, #28]
 8001146:	f003 0303 	and.w	r3, r3, #3
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	220f      	movs	r2, #15
 800114e:	fa02 f303 	lsl.w	r3, r2, r3
 8001152:	43db      	mvns	r3, r3
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	4013      	ands	r3, r2
 8001158:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a58      	ldr	r2, [pc, #352]	; (80012c0 <HAL_GPIO_Init+0x32c>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d037      	beq.n	80011d2 <HAL_GPIO_Init+0x23e>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a57      	ldr	r2, [pc, #348]	; (80012c4 <HAL_GPIO_Init+0x330>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d031      	beq.n	80011ce <HAL_GPIO_Init+0x23a>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a56      	ldr	r2, [pc, #344]	; (80012c8 <HAL_GPIO_Init+0x334>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d02b      	beq.n	80011ca <HAL_GPIO_Init+0x236>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a55      	ldr	r2, [pc, #340]	; (80012cc <HAL_GPIO_Init+0x338>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d025      	beq.n	80011c6 <HAL_GPIO_Init+0x232>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a54      	ldr	r2, [pc, #336]	; (80012d0 <HAL_GPIO_Init+0x33c>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d01f      	beq.n	80011c2 <HAL_GPIO_Init+0x22e>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a53      	ldr	r2, [pc, #332]	; (80012d4 <HAL_GPIO_Init+0x340>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d019      	beq.n	80011be <HAL_GPIO_Init+0x22a>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a52      	ldr	r2, [pc, #328]	; (80012d8 <HAL_GPIO_Init+0x344>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d013      	beq.n	80011ba <HAL_GPIO_Init+0x226>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a51      	ldr	r2, [pc, #324]	; (80012dc <HAL_GPIO_Init+0x348>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d00d      	beq.n	80011b6 <HAL_GPIO_Init+0x222>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4a50      	ldr	r2, [pc, #320]	; (80012e0 <HAL_GPIO_Init+0x34c>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d007      	beq.n	80011b2 <HAL_GPIO_Init+0x21e>
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	4a4f      	ldr	r2, [pc, #316]	; (80012e4 <HAL_GPIO_Init+0x350>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d101      	bne.n	80011ae <HAL_GPIO_Init+0x21a>
 80011aa:	2309      	movs	r3, #9
 80011ac:	e012      	b.n	80011d4 <HAL_GPIO_Init+0x240>
 80011ae:	230a      	movs	r3, #10
 80011b0:	e010      	b.n	80011d4 <HAL_GPIO_Init+0x240>
 80011b2:	2308      	movs	r3, #8
 80011b4:	e00e      	b.n	80011d4 <HAL_GPIO_Init+0x240>
 80011b6:	2307      	movs	r3, #7
 80011b8:	e00c      	b.n	80011d4 <HAL_GPIO_Init+0x240>
 80011ba:	2306      	movs	r3, #6
 80011bc:	e00a      	b.n	80011d4 <HAL_GPIO_Init+0x240>
 80011be:	2305      	movs	r3, #5
 80011c0:	e008      	b.n	80011d4 <HAL_GPIO_Init+0x240>
 80011c2:	2304      	movs	r3, #4
 80011c4:	e006      	b.n	80011d4 <HAL_GPIO_Init+0x240>
 80011c6:	2303      	movs	r3, #3
 80011c8:	e004      	b.n	80011d4 <HAL_GPIO_Init+0x240>
 80011ca:	2302      	movs	r3, #2
 80011cc:	e002      	b.n	80011d4 <HAL_GPIO_Init+0x240>
 80011ce:	2301      	movs	r3, #1
 80011d0:	e000      	b.n	80011d4 <HAL_GPIO_Init+0x240>
 80011d2:	2300      	movs	r3, #0
 80011d4:	69fa      	ldr	r2, [r7, #28]
 80011d6:	f002 0203 	and.w	r2, r2, #3
 80011da:	0092      	lsls	r2, r2, #2
 80011dc:	4093      	lsls	r3, r2
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80011e4:	4935      	ldr	r1, [pc, #212]	; (80012bc <HAL_GPIO_Init+0x328>)
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	089b      	lsrs	r3, r3, #2
 80011ea:	3302      	adds	r3, #2
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011f2:	4b3d      	ldr	r3, [pc, #244]	; (80012e8 <HAL_GPIO_Init+0x354>)
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	43db      	mvns	r3, r3
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	4013      	ands	r3, r2
 8001200:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d003      	beq.n	8001216 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	4313      	orrs	r3, r2
 8001214:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001216:	4a34      	ldr	r2, [pc, #208]	; (80012e8 <HAL_GPIO_Init+0x354>)
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800121c:	4b32      	ldr	r3, [pc, #200]	; (80012e8 <HAL_GPIO_Init+0x354>)
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	43db      	mvns	r3, r3
 8001226:	69ba      	ldr	r2, [r7, #24]
 8001228:	4013      	ands	r3, r2
 800122a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d003      	beq.n	8001240 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	4313      	orrs	r3, r2
 800123e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001240:	4a29      	ldr	r2, [pc, #164]	; (80012e8 <HAL_GPIO_Init+0x354>)
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001246:	4b28      	ldr	r3, [pc, #160]	; (80012e8 <HAL_GPIO_Init+0x354>)
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	43db      	mvns	r3, r3
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	4013      	ands	r3, r2
 8001254:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800125e:	2b00      	cmp	r3, #0
 8001260:	d003      	beq.n	800126a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001262:	69ba      	ldr	r2, [r7, #24]
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	4313      	orrs	r3, r2
 8001268:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800126a:	4a1f      	ldr	r2, [pc, #124]	; (80012e8 <HAL_GPIO_Init+0x354>)
 800126c:	69bb      	ldr	r3, [r7, #24]
 800126e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001270:	4b1d      	ldr	r3, [pc, #116]	; (80012e8 <HAL_GPIO_Init+0x354>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	43db      	mvns	r3, r3
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	4013      	ands	r3, r2
 800127e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001288:	2b00      	cmp	r3, #0
 800128a:	d003      	beq.n	8001294 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	4313      	orrs	r3, r2
 8001292:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001294:	4a14      	ldr	r2, [pc, #80]	; (80012e8 <HAL_GPIO_Init+0x354>)
 8001296:	69bb      	ldr	r3, [r7, #24]
 8001298:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	3301      	adds	r3, #1
 800129e:	61fb      	str	r3, [r7, #28]
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	2b0f      	cmp	r3, #15
 80012a4:	f67f ae86 	bls.w	8000fb4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80012a8:	bf00      	nop
 80012aa:	bf00      	nop
 80012ac:	3724      	adds	r7, #36	; 0x24
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	40023800 	.word	0x40023800
 80012bc:	40013800 	.word	0x40013800
 80012c0:	40020000 	.word	0x40020000
 80012c4:	40020400 	.word	0x40020400
 80012c8:	40020800 	.word	0x40020800
 80012cc:	40020c00 	.word	0x40020c00
 80012d0:	40021000 	.word	0x40021000
 80012d4:	40021400 	.word	0x40021400
 80012d8:	40021800 	.word	0x40021800
 80012dc:	40021c00 	.word	0x40021c00
 80012e0:	40022000 	.word	0x40022000
 80012e4:	40022400 	.word	0x40022400
 80012e8:	40013c00 	.word	0x40013c00

080012ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b086      	sub	sp, #24
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80012f4:	2300      	movs	r3, #0
 80012f6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d101      	bne.n	8001302 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e29b      	b.n	800183a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	2b00      	cmp	r3, #0
 800130c:	f000 8087 	beq.w	800141e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001310:	4b96      	ldr	r3, [pc, #600]	; (800156c <HAL_RCC_OscConfig+0x280>)
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	f003 030c 	and.w	r3, r3, #12
 8001318:	2b04      	cmp	r3, #4
 800131a:	d00c      	beq.n	8001336 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800131c:	4b93      	ldr	r3, [pc, #588]	; (800156c <HAL_RCC_OscConfig+0x280>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	f003 030c 	and.w	r3, r3, #12
 8001324:	2b08      	cmp	r3, #8
 8001326:	d112      	bne.n	800134e <HAL_RCC_OscConfig+0x62>
 8001328:	4b90      	ldr	r3, [pc, #576]	; (800156c <HAL_RCC_OscConfig+0x280>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001330:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001334:	d10b      	bne.n	800134e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001336:	4b8d      	ldr	r3, [pc, #564]	; (800156c <HAL_RCC_OscConfig+0x280>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800133e:	2b00      	cmp	r3, #0
 8001340:	d06c      	beq.n	800141c <HAL_RCC_OscConfig+0x130>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d168      	bne.n	800141c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e275      	b.n	800183a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001356:	d106      	bne.n	8001366 <HAL_RCC_OscConfig+0x7a>
 8001358:	4b84      	ldr	r3, [pc, #528]	; (800156c <HAL_RCC_OscConfig+0x280>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a83      	ldr	r2, [pc, #524]	; (800156c <HAL_RCC_OscConfig+0x280>)
 800135e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001362:	6013      	str	r3, [r2, #0]
 8001364:	e02e      	b.n	80013c4 <HAL_RCC_OscConfig+0xd8>
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d10c      	bne.n	8001388 <HAL_RCC_OscConfig+0x9c>
 800136e:	4b7f      	ldr	r3, [pc, #508]	; (800156c <HAL_RCC_OscConfig+0x280>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a7e      	ldr	r2, [pc, #504]	; (800156c <HAL_RCC_OscConfig+0x280>)
 8001374:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001378:	6013      	str	r3, [r2, #0]
 800137a:	4b7c      	ldr	r3, [pc, #496]	; (800156c <HAL_RCC_OscConfig+0x280>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a7b      	ldr	r2, [pc, #492]	; (800156c <HAL_RCC_OscConfig+0x280>)
 8001380:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001384:	6013      	str	r3, [r2, #0]
 8001386:	e01d      	b.n	80013c4 <HAL_RCC_OscConfig+0xd8>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001390:	d10c      	bne.n	80013ac <HAL_RCC_OscConfig+0xc0>
 8001392:	4b76      	ldr	r3, [pc, #472]	; (800156c <HAL_RCC_OscConfig+0x280>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a75      	ldr	r2, [pc, #468]	; (800156c <HAL_RCC_OscConfig+0x280>)
 8001398:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800139c:	6013      	str	r3, [r2, #0]
 800139e:	4b73      	ldr	r3, [pc, #460]	; (800156c <HAL_RCC_OscConfig+0x280>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a72      	ldr	r2, [pc, #456]	; (800156c <HAL_RCC_OscConfig+0x280>)
 80013a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013a8:	6013      	str	r3, [r2, #0]
 80013aa:	e00b      	b.n	80013c4 <HAL_RCC_OscConfig+0xd8>
 80013ac:	4b6f      	ldr	r3, [pc, #444]	; (800156c <HAL_RCC_OscConfig+0x280>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a6e      	ldr	r2, [pc, #440]	; (800156c <HAL_RCC_OscConfig+0x280>)
 80013b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013b6:	6013      	str	r3, [r2, #0]
 80013b8:	4b6c      	ldr	r3, [pc, #432]	; (800156c <HAL_RCC_OscConfig+0x280>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a6b      	ldr	r2, [pc, #428]	; (800156c <HAL_RCC_OscConfig+0x280>)
 80013be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d013      	beq.n	80013f4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013cc:	f7ff fc9a 	bl	8000d04 <HAL_GetTick>
 80013d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013d2:	e008      	b.n	80013e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013d4:	f7ff fc96 	bl	8000d04 <HAL_GetTick>
 80013d8:	4602      	mov	r2, r0
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	2b64      	cmp	r3, #100	; 0x64
 80013e0:	d901      	bls.n	80013e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013e2:	2303      	movs	r3, #3
 80013e4:	e229      	b.n	800183a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013e6:	4b61      	ldr	r3, [pc, #388]	; (800156c <HAL_RCC_OscConfig+0x280>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d0f0      	beq.n	80013d4 <HAL_RCC_OscConfig+0xe8>
 80013f2:	e014      	b.n	800141e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013f4:	f7ff fc86 	bl	8000d04 <HAL_GetTick>
 80013f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013fa:	e008      	b.n	800140e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013fc:	f7ff fc82 	bl	8000d04 <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	2b64      	cmp	r3, #100	; 0x64
 8001408:	d901      	bls.n	800140e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e215      	b.n	800183a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800140e:	4b57      	ldr	r3, [pc, #348]	; (800156c <HAL_RCC_OscConfig+0x280>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d1f0      	bne.n	80013fc <HAL_RCC_OscConfig+0x110>
 800141a:	e000      	b.n	800141e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800141c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 0302 	and.w	r3, r3, #2
 8001426:	2b00      	cmp	r3, #0
 8001428:	d069      	beq.n	80014fe <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800142a:	4b50      	ldr	r3, [pc, #320]	; (800156c <HAL_RCC_OscConfig+0x280>)
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	f003 030c 	and.w	r3, r3, #12
 8001432:	2b00      	cmp	r3, #0
 8001434:	d00b      	beq.n	800144e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001436:	4b4d      	ldr	r3, [pc, #308]	; (800156c <HAL_RCC_OscConfig+0x280>)
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	f003 030c 	and.w	r3, r3, #12
 800143e:	2b08      	cmp	r3, #8
 8001440:	d11c      	bne.n	800147c <HAL_RCC_OscConfig+0x190>
 8001442:	4b4a      	ldr	r3, [pc, #296]	; (800156c <HAL_RCC_OscConfig+0x280>)
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800144a:	2b00      	cmp	r3, #0
 800144c:	d116      	bne.n	800147c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800144e:	4b47      	ldr	r3, [pc, #284]	; (800156c <HAL_RCC_OscConfig+0x280>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	2b00      	cmp	r3, #0
 8001458:	d005      	beq.n	8001466 <HAL_RCC_OscConfig+0x17a>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	68db      	ldr	r3, [r3, #12]
 800145e:	2b01      	cmp	r3, #1
 8001460:	d001      	beq.n	8001466 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e1e9      	b.n	800183a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001466:	4b41      	ldr	r3, [pc, #260]	; (800156c <HAL_RCC_OscConfig+0x280>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	691b      	ldr	r3, [r3, #16]
 8001472:	00db      	lsls	r3, r3, #3
 8001474:	493d      	ldr	r1, [pc, #244]	; (800156c <HAL_RCC_OscConfig+0x280>)
 8001476:	4313      	orrs	r3, r2
 8001478:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800147a:	e040      	b.n	80014fe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d023      	beq.n	80014cc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001484:	4b39      	ldr	r3, [pc, #228]	; (800156c <HAL_RCC_OscConfig+0x280>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a38      	ldr	r2, [pc, #224]	; (800156c <HAL_RCC_OscConfig+0x280>)
 800148a:	f043 0301 	orr.w	r3, r3, #1
 800148e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001490:	f7ff fc38 	bl	8000d04 <HAL_GetTick>
 8001494:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001496:	e008      	b.n	80014aa <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001498:	f7ff fc34 	bl	8000d04 <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d901      	bls.n	80014aa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e1c7      	b.n	800183a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014aa:	4b30      	ldr	r3, [pc, #192]	; (800156c <HAL_RCC_OscConfig+0x280>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 0302 	and.w	r3, r3, #2
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d0f0      	beq.n	8001498 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014b6:	4b2d      	ldr	r3, [pc, #180]	; (800156c <HAL_RCC_OscConfig+0x280>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	691b      	ldr	r3, [r3, #16]
 80014c2:	00db      	lsls	r3, r3, #3
 80014c4:	4929      	ldr	r1, [pc, #164]	; (800156c <HAL_RCC_OscConfig+0x280>)
 80014c6:	4313      	orrs	r3, r2
 80014c8:	600b      	str	r3, [r1, #0]
 80014ca:	e018      	b.n	80014fe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014cc:	4b27      	ldr	r3, [pc, #156]	; (800156c <HAL_RCC_OscConfig+0x280>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a26      	ldr	r2, [pc, #152]	; (800156c <HAL_RCC_OscConfig+0x280>)
 80014d2:	f023 0301 	bic.w	r3, r3, #1
 80014d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014d8:	f7ff fc14 	bl	8000d04 <HAL_GetTick>
 80014dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014de:	e008      	b.n	80014f2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014e0:	f7ff fc10 	bl	8000d04 <HAL_GetTick>
 80014e4:	4602      	mov	r2, r0
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d901      	bls.n	80014f2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	e1a3      	b.n	800183a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014f2:	4b1e      	ldr	r3, [pc, #120]	; (800156c <HAL_RCC_OscConfig+0x280>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 0302 	and.w	r3, r3, #2
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d1f0      	bne.n	80014e0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 0308 	and.w	r3, r3, #8
 8001506:	2b00      	cmp	r3, #0
 8001508:	d038      	beq.n	800157c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	695b      	ldr	r3, [r3, #20]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d019      	beq.n	8001546 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001512:	4b16      	ldr	r3, [pc, #88]	; (800156c <HAL_RCC_OscConfig+0x280>)
 8001514:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001516:	4a15      	ldr	r2, [pc, #84]	; (800156c <HAL_RCC_OscConfig+0x280>)
 8001518:	f043 0301 	orr.w	r3, r3, #1
 800151c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800151e:	f7ff fbf1 	bl	8000d04 <HAL_GetTick>
 8001522:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001524:	e008      	b.n	8001538 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001526:	f7ff fbed 	bl	8000d04 <HAL_GetTick>
 800152a:	4602      	mov	r2, r0
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	2b02      	cmp	r3, #2
 8001532:	d901      	bls.n	8001538 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001534:	2303      	movs	r3, #3
 8001536:	e180      	b.n	800183a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001538:	4b0c      	ldr	r3, [pc, #48]	; (800156c <HAL_RCC_OscConfig+0x280>)
 800153a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800153c:	f003 0302 	and.w	r3, r3, #2
 8001540:	2b00      	cmp	r3, #0
 8001542:	d0f0      	beq.n	8001526 <HAL_RCC_OscConfig+0x23a>
 8001544:	e01a      	b.n	800157c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001546:	4b09      	ldr	r3, [pc, #36]	; (800156c <HAL_RCC_OscConfig+0x280>)
 8001548:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800154a:	4a08      	ldr	r2, [pc, #32]	; (800156c <HAL_RCC_OscConfig+0x280>)
 800154c:	f023 0301 	bic.w	r3, r3, #1
 8001550:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001552:	f7ff fbd7 	bl	8000d04 <HAL_GetTick>
 8001556:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001558:	e00a      	b.n	8001570 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800155a:	f7ff fbd3 	bl	8000d04 <HAL_GetTick>
 800155e:	4602      	mov	r2, r0
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	2b02      	cmp	r3, #2
 8001566:	d903      	bls.n	8001570 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001568:	2303      	movs	r3, #3
 800156a:	e166      	b.n	800183a <HAL_RCC_OscConfig+0x54e>
 800156c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001570:	4b92      	ldr	r3, [pc, #584]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 8001572:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001574:	f003 0302 	and.w	r3, r3, #2
 8001578:	2b00      	cmp	r3, #0
 800157a:	d1ee      	bne.n	800155a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f003 0304 	and.w	r3, r3, #4
 8001584:	2b00      	cmp	r3, #0
 8001586:	f000 80a4 	beq.w	80016d2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800158a:	4b8c      	ldr	r3, [pc, #560]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 800158c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d10d      	bne.n	80015b2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001596:	4b89      	ldr	r3, [pc, #548]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 8001598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159a:	4a88      	ldr	r2, [pc, #544]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 800159c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015a0:	6413      	str	r3, [r2, #64]	; 0x40
 80015a2:	4b86      	ldr	r3, [pc, #536]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 80015a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015aa:	60bb      	str	r3, [r7, #8]
 80015ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015ae:	2301      	movs	r3, #1
 80015b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015b2:	4b83      	ldr	r3, [pc, #524]	; (80017c0 <HAL_RCC_OscConfig+0x4d4>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d118      	bne.n	80015f0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80015be:	4b80      	ldr	r3, [pc, #512]	; (80017c0 <HAL_RCC_OscConfig+0x4d4>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a7f      	ldr	r2, [pc, #508]	; (80017c0 <HAL_RCC_OscConfig+0x4d4>)
 80015c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015ca:	f7ff fb9b 	bl	8000d04 <HAL_GetTick>
 80015ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015d0:	e008      	b.n	80015e4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015d2:	f7ff fb97 	bl	8000d04 <HAL_GetTick>
 80015d6:	4602      	mov	r2, r0
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	2b64      	cmp	r3, #100	; 0x64
 80015de:	d901      	bls.n	80015e4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80015e0:	2303      	movs	r3, #3
 80015e2:	e12a      	b.n	800183a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015e4:	4b76      	ldr	r3, [pc, #472]	; (80017c0 <HAL_RCC_OscConfig+0x4d4>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d0f0      	beq.n	80015d2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d106      	bne.n	8001606 <HAL_RCC_OscConfig+0x31a>
 80015f8:	4b70      	ldr	r3, [pc, #448]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 80015fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015fc:	4a6f      	ldr	r2, [pc, #444]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 80015fe:	f043 0301 	orr.w	r3, r3, #1
 8001602:	6713      	str	r3, [r2, #112]	; 0x70
 8001604:	e02d      	b.n	8001662 <HAL_RCC_OscConfig+0x376>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d10c      	bne.n	8001628 <HAL_RCC_OscConfig+0x33c>
 800160e:	4b6b      	ldr	r3, [pc, #428]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 8001610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001612:	4a6a      	ldr	r2, [pc, #424]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 8001614:	f023 0301 	bic.w	r3, r3, #1
 8001618:	6713      	str	r3, [r2, #112]	; 0x70
 800161a:	4b68      	ldr	r3, [pc, #416]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 800161c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800161e:	4a67      	ldr	r2, [pc, #412]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 8001620:	f023 0304 	bic.w	r3, r3, #4
 8001624:	6713      	str	r3, [r2, #112]	; 0x70
 8001626:	e01c      	b.n	8001662 <HAL_RCC_OscConfig+0x376>
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	2b05      	cmp	r3, #5
 800162e:	d10c      	bne.n	800164a <HAL_RCC_OscConfig+0x35e>
 8001630:	4b62      	ldr	r3, [pc, #392]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 8001632:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001634:	4a61      	ldr	r2, [pc, #388]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 8001636:	f043 0304 	orr.w	r3, r3, #4
 800163a:	6713      	str	r3, [r2, #112]	; 0x70
 800163c:	4b5f      	ldr	r3, [pc, #380]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 800163e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001640:	4a5e      	ldr	r2, [pc, #376]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 8001642:	f043 0301 	orr.w	r3, r3, #1
 8001646:	6713      	str	r3, [r2, #112]	; 0x70
 8001648:	e00b      	b.n	8001662 <HAL_RCC_OscConfig+0x376>
 800164a:	4b5c      	ldr	r3, [pc, #368]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 800164c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800164e:	4a5b      	ldr	r2, [pc, #364]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 8001650:	f023 0301 	bic.w	r3, r3, #1
 8001654:	6713      	str	r3, [r2, #112]	; 0x70
 8001656:	4b59      	ldr	r3, [pc, #356]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 8001658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800165a:	4a58      	ldr	r2, [pc, #352]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 800165c:	f023 0304 	bic.w	r3, r3, #4
 8001660:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d015      	beq.n	8001696 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800166a:	f7ff fb4b 	bl	8000d04 <HAL_GetTick>
 800166e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001670:	e00a      	b.n	8001688 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001672:	f7ff fb47 	bl	8000d04 <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001680:	4293      	cmp	r3, r2
 8001682:	d901      	bls.n	8001688 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e0d8      	b.n	800183a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001688:	4b4c      	ldr	r3, [pc, #304]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 800168a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800168c:	f003 0302 	and.w	r3, r3, #2
 8001690:	2b00      	cmp	r3, #0
 8001692:	d0ee      	beq.n	8001672 <HAL_RCC_OscConfig+0x386>
 8001694:	e014      	b.n	80016c0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001696:	f7ff fb35 	bl	8000d04 <HAL_GetTick>
 800169a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800169c:	e00a      	b.n	80016b4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800169e:	f7ff fb31 	bl	8000d04 <HAL_GetTick>
 80016a2:	4602      	mov	r2, r0
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d901      	bls.n	80016b4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80016b0:	2303      	movs	r3, #3
 80016b2:	e0c2      	b.n	800183a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016b4:	4b41      	ldr	r3, [pc, #260]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 80016b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016b8:	f003 0302 	and.w	r3, r3, #2
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d1ee      	bne.n	800169e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80016c0:	7dfb      	ldrb	r3, [r7, #23]
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d105      	bne.n	80016d2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016c6:	4b3d      	ldr	r3, [pc, #244]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 80016c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ca:	4a3c      	ldr	r2, [pc, #240]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 80016cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016d0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	699b      	ldr	r3, [r3, #24]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	f000 80ae 	beq.w	8001838 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016dc:	4b37      	ldr	r3, [pc, #220]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	f003 030c 	and.w	r3, r3, #12
 80016e4:	2b08      	cmp	r3, #8
 80016e6:	d06d      	beq.n	80017c4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d14b      	bne.n	8001788 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016f0:	4b32      	ldr	r3, [pc, #200]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a31      	ldr	r2, [pc, #196]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 80016f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80016fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016fc:	f7ff fb02 	bl	8000d04 <HAL_GetTick>
 8001700:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001702:	e008      	b.n	8001716 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001704:	f7ff fafe 	bl	8000d04 <HAL_GetTick>
 8001708:	4602      	mov	r2, r0
 800170a:	693b      	ldr	r3, [r7, #16]
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	2b02      	cmp	r3, #2
 8001710:	d901      	bls.n	8001716 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001712:	2303      	movs	r3, #3
 8001714:	e091      	b.n	800183a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001716:	4b29      	ldr	r3, [pc, #164]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d1f0      	bne.n	8001704 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	69da      	ldr	r2, [r3, #28]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6a1b      	ldr	r3, [r3, #32]
 800172a:	431a      	orrs	r2, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001730:	019b      	lsls	r3, r3, #6
 8001732:	431a      	orrs	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001738:	085b      	lsrs	r3, r3, #1
 800173a:	3b01      	subs	r3, #1
 800173c:	041b      	lsls	r3, r3, #16
 800173e:	431a      	orrs	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001744:	061b      	lsls	r3, r3, #24
 8001746:	431a      	orrs	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174c:	071b      	lsls	r3, r3, #28
 800174e:	491b      	ldr	r1, [pc, #108]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 8001750:	4313      	orrs	r3, r2
 8001752:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001754:	4b19      	ldr	r3, [pc, #100]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a18      	ldr	r2, [pc, #96]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 800175a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800175e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001760:	f7ff fad0 	bl	8000d04 <HAL_GetTick>
 8001764:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001766:	e008      	b.n	800177a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001768:	f7ff facc 	bl	8000d04 <HAL_GetTick>
 800176c:	4602      	mov	r2, r0
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	2b02      	cmp	r3, #2
 8001774:	d901      	bls.n	800177a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001776:	2303      	movs	r3, #3
 8001778:	e05f      	b.n	800183a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800177a:	4b10      	ldr	r3, [pc, #64]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001782:	2b00      	cmp	r3, #0
 8001784:	d0f0      	beq.n	8001768 <HAL_RCC_OscConfig+0x47c>
 8001786:	e057      	b.n	8001838 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001788:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a0b      	ldr	r2, [pc, #44]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 800178e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001792:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001794:	f7ff fab6 	bl	8000d04 <HAL_GetTick>
 8001798:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800179a:	e008      	b.n	80017ae <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800179c:	f7ff fab2 	bl	8000d04 <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	2b02      	cmp	r3, #2
 80017a8:	d901      	bls.n	80017ae <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e045      	b.n	800183a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017ae:	4b03      	ldr	r3, [pc, #12]	; (80017bc <HAL_RCC_OscConfig+0x4d0>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1f0      	bne.n	800179c <HAL_RCC_OscConfig+0x4b0>
 80017ba:	e03d      	b.n	8001838 <HAL_RCC_OscConfig+0x54c>
 80017bc:	40023800 	.word	0x40023800
 80017c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80017c4:	4b1f      	ldr	r3, [pc, #124]	; (8001844 <HAL_RCC_OscConfig+0x558>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	699b      	ldr	r3, [r3, #24]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d030      	beq.n	8001834 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017dc:	429a      	cmp	r2, r3
 80017de:	d129      	bne.n	8001834 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d122      	bne.n	8001834 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017ee:	68fa      	ldr	r2, [r7, #12]
 80017f0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80017f4:	4013      	ands	r3, r2
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80017fa:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d119      	bne.n	8001834 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800180a:	085b      	lsrs	r3, r3, #1
 800180c:	3b01      	subs	r3, #1
 800180e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001810:	429a      	cmp	r2, r3
 8001812:	d10f      	bne.n	8001834 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800181e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001820:	429a      	cmp	r2, r3
 8001822:	d107      	bne.n	8001834 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001830:	429a      	cmp	r2, r3
 8001832:	d001      	beq.n	8001838 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e000      	b.n	800183a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001838:	2300      	movs	r3, #0
}
 800183a:	4618      	mov	r0, r3
 800183c:	3718      	adds	r7, #24
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40023800 	.word	0x40023800

08001848 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001852:	2300      	movs	r3, #0
 8001854:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d101      	bne.n	8001860 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	e0d0      	b.n	8001a02 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001860:	4b6a      	ldr	r3, [pc, #424]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 030f 	and.w	r3, r3, #15
 8001868:	683a      	ldr	r2, [r7, #0]
 800186a:	429a      	cmp	r2, r3
 800186c:	d910      	bls.n	8001890 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800186e:	4b67      	ldr	r3, [pc, #412]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f023 020f 	bic.w	r2, r3, #15
 8001876:	4965      	ldr	r1, [pc, #404]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	4313      	orrs	r3, r2
 800187c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800187e:	4b63      	ldr	r3, [pc, #396]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 030f 	and.w	r3, r3, #15
 8001886:	683a      	ldr	r2, [r7, #0]
 8001888:	429a      	cmp	r2, r3
 800188a:	d001      	beq.n	8001890 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e0b8      	b.n	8001a02 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 0302 	and.w	r3, r3, #2
 8001898:	2b00      	cmp	r3, #0
 800189a:	d020      	beq.n	80018de <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 0304 	and.w	r3, r3, #4
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d005      	beq.n	80018b4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018a8:	4b59      	ldr	r3, [pc, #356]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	4a58      	ldr	r2, [pc, #352]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 80018ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80018b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0308 	and.w	r3, r3, #8
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d005      	beq.n	80018cc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018c0:	4b53      	ldr	r3, [pc, #332]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	4a52      	ldr	r2, [pc, #328]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 80018c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80018ca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018cc:	4b50      	ldr	r3, [pc, #320]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	494d      	ldr	r1, [pc, #308]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 80018da:	4313      	orrs	r3, r2
 80018dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0301 	and.w	r3, r3, #1
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d040      	beq.n	800196c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d107      	bne.n	8001902 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018f2:	4b47      	ldr	r3, [pc, #284]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d115      	bne.n	800192a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	e07f      	b.n	8001a02 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	2b02      	cmp	r3, #2
 8001908:	d107      	bne.n	800191a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800190a:	4b41      	ldr	r3, [pc, #260]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d109      	bne.n	800192a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e073      	b.n	8001a02 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800191a:	4b3d      	ldr	r3, [pc, #244]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0302 	and.w	r3, r3, #2
 8001922:	2b00      	cmp	r3, #0
 8001924:	d101      	bne.n	800192a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e06b      	b.n	8001a02 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800192a:	4b39      	ldr	r3, [pc, #228]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	f023 0203 	bic.w	r2, r3, #3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	4936      	ldr	r1, [pc, #216]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 8001938:	4313      	orrs	r3, r2
 800193a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800193c:	f7ff f9e2 	bl	8000d04 <HAL_GetTick>
 8001940:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001942:	e00a      	b.n	800195a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001944:	f7ff f9de 	bl	8000d04 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001952:	4293      	cmp	r3, r2
 8001954:	d901      	bls.n	800195a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e053      	b.n	8001a02 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800195a:	4b2d      	ldr	r3, [pc, #180]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	f003 020c 	and.w	r2, r3, #12
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	429a      	cmp	r2, r3
 800196a:	d1eb      	bne.n	8001944 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800196c:	4b27      	ldr	r3, [pc, #156]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 030f 	and.w	r3, r3, #15
 8001974:	683a      	ldr	r2, [r7, #0]
 8001976:	429a      	cmp	r2, r3
 8001978:	d210      	bcs.n	800199c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800197a:	4b24      	ldr	r3, [pc, #144]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f023 020f 	bic.w	r2, r3, #15
 8001982:	4922      	ldr	r1, [pc, #136]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	4313      	orrs	r3, r2
 8001988:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800198a:	4b20      	ldr	r3, [pc, #128]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 030f 	and.w	r3, r3, #15
 8001992:	683a      	ldr	r2, [r7, #0]
 8001994:	429a      	cmp	r2, r3
 8001996:	d001      	beq.n	800199c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	e032      	b.n	8001a02 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0304 	and.w	r3, r3, #4
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d008      	beq.n	80019ba <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019a8:	4b19      	ldr	r3, [pc, #100]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	4916      	ldr	r1, [pc, #88]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 80019b6:	4313      	orrs	r3, r2
 80019b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0308 	and.w	r3, r3, #8
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d009      	beq.n	80019da <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80019c6:	4b12      	ldr	r3, [pc, #72]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	691b      	ldr	r3, [r3, #16]
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	490e      	ldr	r1, [pc, #56]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 80019d6:	4313      	orrs	r3, r2
 80019d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019da:	f000 f821 	bl	8001a20 <HAL_RCC_GetSysClockFreq>
 80019de:	4602      	mov	r2, r0
 80019e0:	4b0b      	ldr	r3, [pc, #44]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	091b      	lsrs	r3, r3, #4
 80019e6:	f003 030f 	and.w	r3, r3, #15
 80019ea:	490a      	ldr	r1, [pc, #40]	; (8001a14 <HAL_RCC_ClockConfig+0x1cc>)
 80019ec:	5ccb      	ldrb	r3, [r1, r3]
 80019ee:	fa22 f303 	lsr.w	r3, r2, r3
 80019f2:	4a09      	ldr	r2, [pc, #36]	; (8001a18 <HAL_RCC_ClockConfig+0x1d0>)
 80019f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80019f6:	4b09      	ldr	r3, [pc, #36]	; (8001a1c <HAL_RCC_ClockConfig+0x1d4>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff f93e 	bl	8000c7c <HAL_InitTick>

  return HAL_OK;
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3710      	adds	r7, #16
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40023c00 	.word	0x40023c00
 8001a10:	40023800 	.word	0x40023800
 8001a14:	08006204 	.word	0x08006204
 8001a18:	20000000 	.word	0x20000000
 8001a1c:	20000004 	.word	0x20000004

08001a20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a20:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001a24:	b084      	sub	sp, #16
 8001a26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	2300      	movs	r3, #0
 8001a32:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8001a34:	2300      	movs	r3, #0
 8001a36:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a38:	4b67      	ldr	r3, [pc, #412]	; (8001bd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	f003 030c 	and.w	r3, r3, #12
 8001a40:	2b08      	cmp	r3, #8
 8001a42:	d00d      	beq.n	8001a60 <HAL_RCC_GetSysClockFreq+0x40>
 8001a44:	2b08      	cmp	r3, #8
 8001a46:	f200 80bd 	bhi.w	8001bc4 <HAL_RCC_GetSysClockFreq+0x1a4>
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d002      	beq.n	8001a54 <HAL_RCC_GetSysClockFreq+0x34>
 8001a4e:	2b04      	cmp	r3, #4
 8001a50:	d003      	beq.n	8001a5a <HAL_RCC_GetSysClockFreq+0x3a>
 8001a52:	e0b7      	b.n	8001bc4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a54:	4b61      	ldr	r3, [pc, #388]	; (8001bdc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001a56:	60bb      	str	r3, [r7, #8]
      break;
 8001a58:	e0b7      	b.n	8001bca <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a5a:	4b61      	ldr	r3, [pc, #388]	; (8001be0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001a5c:	60bb      	str	r3, [r7, #8]
      break;
 8001a5e:	e0b4      	b.n	8001bca <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a60:	4b5d      	ldr	r3, [pc, #372]	; (8001bd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a68:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001a6a:	4b5b      	ldr	r3, [pc, #364]	; (8001bd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d04d      	beq.n	8001b12 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a76:	4b58      	ldr	r3, [pc, #352]	; (8001bd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	099b      	lsrs	r3, r3, #6
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	f04f 0300 	mov.w	r3, #0
 8001a82:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a86:	f04f 0100 	mov.w	r1, #0
 8001a8a:	ea02 0800 	and.w	r8, r2, r0
 8001a8e:	ea03 0901 	and.w	r9, r3, r1
 8001a92:	4640      	mov	r0, r8
 8001a94:	4649      	mov	r1, r9
 8001a96:	f04f 0200 	mov.w	r2, #0
 8001a9a:	f04f 0300 	mov.w	r3, #0
 8001a9e:	014b      	lsls	r3, r1, #5
 8001aa0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001aa4:	0142      	lsls	r2, r0, #5
 8001aa6:	4610      	mov	r0, r2
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	ebb0 0008 	subs.w	r0, r0, r8
 8001aae:	eb61 0109 	sbc.w	r1, r1, r9
 8001ab2:	f04f 0200 	mov.w	r2, #0
 8001ab6:	f04f 0300 	mov.w	r3, #0
 8001aba:	018b      	lsls	r3, r1, #6
 8001abc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001ac0:	0182      	lsls	r2, r0, #6
 8001ac2:	1a12      	subs	r2, r2, r0
 8001ac4:	eb63 0301 	sbc.w	r3, r3, r1
 8001ac8:	f04f 0000 	mov.w	r0, #0
 8001acc:	f04f 0100 	mov.w	r1, #0
 8001ad0:	00d9      	lsls	r1, r3, #3
 8001ad2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001ad6:	00d0      	lsls	r0, r2, #3
 8001ad8:	4602      	mov	r2, r0
 8001ada:	460b      	mov	r3, r1
 8001adc:	eb12 0208 	adds.w	r2, r2, r8
 8001ae0:	eb43 0309 	adc.w	r3, r3, r9
 8001ae4:	f04f 0000 	mov.w	r0, #0
 8001ae8:	f04f 0100 	mov.w	r1, #0
 8001aec:	0259      	lsls	r1, r3, #9
 8001aee:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001af2:	0250      	lsls	r0, r2, #9
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	4610      	mov	r0, r2
 8001afa:	4619      	mov	r1, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	461a      	mov	r2, r3
 8001b00:	f04f 0300 	mov.w	r3, #0
 8001b04:	f7fe fbf4 	bl	80002f0 <__aeabi_uldivmod>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	60fb      	str	r3, [r7, #12]
 8001b10:	e04a      	b.n	8001ba8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b12:	4b31      	ldr	r3, [pc, #196]	; (8001bd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	099b      	lsrs	r3, r3, #6
 8001b18:	461a      	mov	r2, r3
 8001b1a:	f04f 0300 	mov.w	r3, #0
 8001b1e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001b22:	f04f 0100 	mov.w	r1, #0
 8001b26:	ea02 0400 	and.w	r4, r2, r0
 8001b2a:	ea03 0501 	and.w	r5, r3, r1
 8001b2e:	4620      	mov	r0, r4
 8001b30:	4629      	mov	r1, r5
 8001b32:	f04f 0200 	mov.w	r2, #0
 8001b36:	f04f 0300 	mov.w	r3, #0
 8001b3a:	014b      	lsls	r3, r1, #5
 8001b3c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001b40:	0142      	lsls	r2, r0, #5
 8001b42:	4610      	mov	r0, r2
 8001b44:	4619      	mov	r1, r3
 8001b46:	1b00      	subs	r0, r0, r4
 8001b48:	eb61 0105 	sbc.w	r1, r1, r5
 8001b4c:	f04f 0200 	mov.w	r2, #0
 8001b50:	f04f 0300 	mov.w	r3, #0
 8001b54:	018b      	lsls	r3, r1, #6
 8001b56:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001b5a:	0182      	lsls	r2, r0, #6
 8001b5c:	1a12      	subs	r2, r2, r0
 8001b5e:	eb63 0301 	sbc.w	r3, r3, r1
 8001b62:	f04f 0000 	mov.w	r0, #0
 8001b66:	f04f 0100 	mov.w	r1, #0
 8001b6a:	00d9      	lsls	r1, r3, #3
 8001b6c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001b70:	00d0      	lsls	r0, r2, #3
 8001b72:	4602      	mov	r2, r0
 8001b74:	460b      	mov	r3, r1
 8001b76:	1912      	adds	r2, r2, r4
 8001b78:	eb45 0303 	adc.w	r3, r5, r3
 8001b7c:	f04f 0000 	mov.w	r0, #0
 8001b80:	f04f 0100 	mov.w	r1, #0
 8001b84:	0299      	lsls	r1, r3, #10
 8001b86:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001b8a:	0290      	lsls	r0, r2, #10
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	460b      	mov	r3, r1
 8001b90:	4610      	mov	r0, r2
 8001b92:	4619      	mov	r1, r3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	461a      	mov	r2, r3
 8001b98:	f04f 0300 	mov.w	r3, #0
 8001b9c:	f7fe fba8 	bl	80002f0 <__aeabi_uldivmod>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001ba8:	4b0b      	ldr	r3, [pc, #44]	; (8001bd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	0c1b      	lsrs	r3, r3, #16
 8001bae:	f003 0303 	and.w	r3, r3, #3
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8001bb8:	68fa      	ldr	r2, [r7, #12]
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bc0:	60bb      	str	r3, [r7, #8]
      break;
 8001bc2:	e002      	b.n	8001bca <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001bc4:	4b05      	ldr	r3, [pc, #20]	; (8001bdc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001bc6:	60bb      	str	r3, [r7, #8]
      break;
 8001bc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bca:	68bb      	ldr	r3, [r7, #8]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3710      	adds	r7, #16
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	00f42400 	.word	0x00f42400
 8001be0:	007a1200 	.word	0x007a1200

08001be4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001be8:	4b03      	ldr	r3, [pc, #12]	; (8001bf8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001bea:	681b      	ldr	r3, [r3, #0]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	20000000 	.word	0x20000000

08001bfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c00:	f7ff fff0 	bl	8001be4 <HAL_RCC_GetHCLKFreq>
 8001c04:	4602      	mov	r2, r0
 8001c06:	4b05      	ldr	r3, [pc, #20]	; (8001c1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	0a9b      	lsrs	r3, r3, #10
 8001c0c:	f003 0307 	and.w	r3, r3, #7
 8001c10:	4903      	ldr	r1, [pc, #12]	; (8001c20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c12:	5ccb      	ldrb	r3, [r1, r3]
 8001c14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40023800 	.word	0x40023800
 8001c20:	08006214 	.word	0x08006214

08001c24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c28:	f7ff ffdc 	bl	8001be4 <HAL_RCC_GetHCLKFreq>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	4b05      	ldr	r3, [pc, #20]	; (8001c44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	0b5b      	lsrs	r3, r3, #13
 8001c34:	f003 0307 	and.w	r3, r3, #7
 8001c38:	4903      	ldr	r1, [pc, #12]	; (8001c48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c3a:	5ccb      	ldrb	r3, [r1, r3]
 8001c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40023800 	.word	0x40023800
 8001c48:	08006214 	.word	0x08006214

08001c4c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d101      	bne.n	8001c5e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e049      	b.n	8001cf2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d106      	bne.n	8001c78 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	f7fe ff78 	bl	8000b68 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2202      	movs	r2, #2
 8001c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	3304      	adds	r3, #4
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4610      	mov	r0, r2
 8001c8c:	f000 fbda 	bl	8002444 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2201      	movs	r2, #1
 8001c94:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2201      	movs	r2, #1
 8001cac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
	...

08001cfc <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d06:	2300      	movs	r3, #0
 8001d08:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d109      	bne.n	8001d24 <HAL_TIM_PWM_Start_IT+0x28>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	bf14      	ite	ne
 8001d1c:	2301      	movne	r3, #1
 8001d1e:	2300      	moveq	r3, #0
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	e03c      	b.n	8001d9e <HAL_TIM_PWM_Start_IT+0xa2>
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	2b04      	cmp	r3, #4
 8001d28:	d109      	bne.n	8001d3e <HAL_TIM_PWM_Start_IT+0x42>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	bf14      	ite	ne
 8001d36:	2301      	movne	r3, #1
 8001d38:	2300      	moveq	r3, #0
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	e02f      	b.n	8001d9e <HAL_TIM_PWM_Start_IT+0xa2>
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	2b08      	cmp	r3, #8
 8001d42:	d109      	bne.n	8001d58 <HAL_TIM_PWM_Start_IT+0x5c>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	bf14      	ite	ne
 8001d50:	2301      	movne	r3, #1
 8001d52:	2300      	moveq	r3, #0
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	e022      	b.n	8001d9e <HAL_TIM_PWM_Start_IT+0xa2>
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	2b0c      	cmp	r3, #12
 8001d5c:	d109      	bne.n	8001d72 <HAL_TIM_PWM_Start_IT+0x76>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	bf14      	ite	ne
 8001d6a:	2301      	movne	r3, #1
 8001d6c:	2300      	moveq	r3, #0
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	e015      	b.n	8001d9e <HAL_TIM_PWM_Start_IT+0xa2>
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	2b10      	cmp	r3, #16
 8001d76:	d109      	bne.n	8001d8c <HAL_TIM_PWM_Start_IT+0x90>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	bf14      	ite	ne
 8001d84:	2301      	movne	r3, #1
 8001d86:	2300      	moveq	r3, #0
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	e008      	b.n	8001d9e <HAL_TIM_PWM_Start_IT+0xa2>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	bf14      	ite	ne
 8001d98:	2301      	movne	r3, #1
 8001d9a:	2300      	moveq	r3, #0
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e0dd      	b.n	8001f62 <HAL_TIM_PWM_Start_IT+0x266>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d104      	bne.n	8001db6 <HAL_TIM_PWM_Start_IT+0xba>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2202      	movs	r2, #2
 8001db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001db4:	e023      	b.n	8001dfe <HAL_TIM_PWM_Start_IT+0x102>
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	2b04      	cmp	r3, #4
 8001dba:	d104      	bne.n	8001dc6 <HAL_TIM_PWM_Start_IT+0xca>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2202      	movs	r2, #2
 8001dc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001dc4:	e01b      	b.n	8001dfe <HAL_TIM_PWM_Start_IT+0x102>
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	2b08      	cmp	r3, #8
 8001dca:	d104      	bne.n	8001dd6 <HAL_TIM_PWM_Start_IT+0xda>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2202      	movs	r2, #2
 8001dd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001dd4:	e013      	b.n	8001dfe <HAL_TIM_PWM_Start_IT+0x102>
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	2b0c      	cmp	r3, #12
 8001dda:	d104      	bne.n	8001de6 <HAL_TIM_PWM_Start_IT+0xea>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2202      	movs	r2, #2
 8001de0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001de4:	e00b      	b.n	8001dfe <HAL_TIM_PWM_Start_IT+0x102>
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	2b10      	cmp	r3, #16
 8001dea:	d104      	bne.n	8001df6 <HAL_TIM_PWM_Start_IT+0xfa>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2202      	movs	r2, #2
 8001df0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001df4:	e003      	b.n	8001dfe <HAL_TIM_PWM_Start_IT+0x102>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2202      	movs	r2, #2
 8001dfa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	2b0c      	cmp	r3, #12
 8001e02:	d841      	bhi.n	8001e88 <HAL_TIM_PWM_Start_IT+0x18c>
 8001e04:	a201      	add	r2, pc, #4	; (adr r2, 8001e0c <HAL_TIM_PWM_Start_IT+0x110>)
 8001e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e0a:	bf00      	nop
 8001e0c:	08001e41 	.word	0x08001e41
 8001e10:	08001e89 	.word	0x08001e89
 8001e14:	08001e89 	.word	0x08001e89
 8001e18:	08001e89 	.word	0x08001e89
 8001e1c:	08001e53 	.word	0x08001e53
 8001e20:	08001e89 	.word	0x08001e89
 8001e24:	08001e89 	.word	0x08001e89
 8001e28:	08001e89 	.word	0x08001e89
 8001e2c:	08001e65 	.word	0x08001e65
 8001e30:	08001e89 	.word	0x08001e89
 8001e34:	08001e89 	.word	0x08001e89
 8001e38:	08001e89 	.word	0x08001e89
 8001e3c:	08001e77 	.word	0x08001e77
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	68da      	ldr	r2, [r3, #12]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f042 0202 	orr.w	r2, r2, #2
 8001e4e:	60da      	str	r2, [r3, #12]
      break;
 8001e50:	e01d      	b.n	8001e8e <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	68da      	ldr	r2, [r3, #12]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f042 0204 	orr.w	r2, r2, #4
 8001e60:	60da      	str	r2, [r3, #12]
      break;
 8001e62:	e014      	b.n	8001e8e <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	68da      	ldr	r2, [r3, #12]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f042 0208 	orr.w	r2, r2, #8
 8001e72:	60da      	str	r2, [r3, #12]
      break;
 8001e74:	e00b      	b.n	8001e8e <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	68da      	ldr	r2, [r3, #12]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f042 0210 	orr.w	r2, r2, #16
 8001e84:	60da      	str	r2, [r3, #12]
      break;
 8001e86:	e002      	b.n	8001e8e <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	73fb      	strb	r3, [r7, #15]
      break;
 8001e8c:	bf00      	nop
  }

  if (status == HAL_OK)
 8001e8e:	7bfb      	ldrb	r3, [r7, #15]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d165      	bne.n	8001f60 <HAL_TIM_PWM_Start_IT+0x264>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2201      	movs	r2, #1
 8001e9a:	6839      	ldr	r1, [r7, #0]
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f000 fdcf 	bl	8002a40 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a31      	ldr	r2, [pc, #196]	; (8001f6c <HAL_TIM_PWM_Start_IT+0x270>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d004      	beq.n	8001eb6 <HAL_TIM_PWM_Start_IT+0x1ba>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a2f      	ldr	r2, [pc, #188]	; (8001f70 <HAL_TIM_PWM_Start_IT+0x274>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d101      	bne.n	8001eba <HAL_TIM_PWM_Start_IT+0x1be>
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e000      	b.n	8001ebc <HAL_TIM_PWM_Start_IT+0x1c0>
 8001eba:	2300      	movs	r3, #0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d007      	beq.n	8001ed0 <HAL_TIM_PWM_Start_IT+0x1d4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001ece:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a25      	ldr	r2, [pc, #148]	; (8001f6c <HAL_TIM_PWM_Start_IT+0x270>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d022      	beq.n	8001f20 <HAL_TIM_PWM_Start_IT+0x224>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ee2:	d01d      	beq.n	8001f20 <HAL_TIM_PWM_Start_IT+0x224>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a22      	ldr	r2, [pc, #136]	; (8001f74 <HAL_TIM_PWM_Start_IT+0x278>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d018      	beq.n	8001f20 <HAL_TIM_PWM_Start_IT+0x224>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a21      	ldr	r2, [pc, #132]	; (8001f78 <HAL_TIM_PWM_Start_IT+0x27c>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d013      	beq.n	8001f20 <HAL_TIM_PWM_Start_IT+0x224>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a1f      	ldr	r2, [pc, #124]	; (8001f7c <HAL_TIM_PWM_Start_IT+0x280>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d00e      	beq.n	8001f20 <HAL_TIM_PWM_Start_IT+0x224>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a1a      	ldr	r2, [pc, #104]	; (8001f70 <HAL_TIM_PWM_Start_IT+0x274>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d009      	beq.n	8001f20 <HAL_TIM_PWM_Start_IT+0x224>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a1b      	ldr	r2, [pc, #108]	; (8001f80 <HAL_TIM_PWM_Start_IT+0x284>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d004      	beq.n	8001f20 <HAL_TIM_PWM_Start_IT+0x224>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a1a      	ldr	r2, [pc, #104]	; (8001f84 <HAL_TIM_PWM_Start_IT+0x288>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d115      	bne.n	8001f4c <HAL_TIM_PWM_Start_IT+0x250>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	689a      	ldr	r2, [r3, #8]
 8001f26:	4b18      	ldr	r3, [pc, #96]	; (8001f88 <HAL_TIM_PWM_Start_IT+0x28c>)
 8001f28:	4013      	ands	r3, r2
 8001f2a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	2b06      	cmp	r3, #6
 8001f30:	d015      	beq.n	8001f5e <HAL_TIM_PWM_Start_IT+0x262>
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f38:	d011      	beq.n	8001f5e <HAL_TIM_PWM_Start_IT+0x262>
      {
        __HAL_TIM_ENABLE(htim);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f042 0201 	orr.w	r2, r2, #1
 8001f48:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f4a:	e008      	b.n	8001f5e <HAL_TIM_PWM_Start_IT+0x262>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f042 0201 	orr.w	r2, r2, #1
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	e000      	b.n	8001f60 <HAL_TIM_PWM_Start_IT+0x264>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f5e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8001f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40010000 	.word	0x40010000
 8001f70:	40010400 	.word	0x40010400
 8001f74:	40000400 	.word	0x40000400
 8001f78:	40000800 	.word	0x40000800
 8001f7c:	40000c00 	.word	0x40000c00
 8001f80:	40014000 	.word	0x40014000
 8001f84:	40001800 	.word	0x40001800
 8001f88:	00010007 	.word	0x00010007

08001f8c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d122      	bne.n	8001fe8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	f003 0302 	and.w	r3, r3, #2
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	d11b      	bne.n	8001fe8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f06f 0202 	mvn.w	r2, #2
 8001fb8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	699b      	ldr	r3, [r3, #24]
 8001fc6:	f003 0303 	and.w	r3, r3, #3
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d003      	beq.n	8001fd6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f000 fa24 	bl	800241c <HAL_TIM_IC_CaptureCallback>
 8001fd4:	e005      	b.n	8001fe2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f000 fa16 	bl	8002408 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7fe fb33 	bl	8000648 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	691b      	ldr	r3, [r3, #16]
 8001fee:	f003 0304 	and.w	r3, r3, #4
 8001ff2:	2b04      	cmp	r3, #4
 8001ff4:	d122      	bne.n	800203c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	f003 0304 	and.w	r3, r3, #4
 8002000:	2b04      	cmp	r3, #4
 8002002:	d11b      	bne.n	800203c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f06f 0204 	mvn.w	r2, #4
 800200c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2202      	movs	r2, #2
 8002012:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	699b      	ldr	r3, [r3, #24]
 800201a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800201e:	2b00      	cmp	r3, #0
 8002020:	d003      	beq.n	800202a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f000 f9fa 	bl	800241c <HAL_TIM_IC_CaptureCallback>
 8002028:	e005      	b.n	8002036 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f000 f9ec 	bl	8002408 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f7fe fb09 	bl	8000648 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2200      	movs	r2, #0
 800203a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	691b      	ldr	r3, [r3, #16]
 8002042:	f003 0308 	and.w	r3, r3, #8
 8002046:	2b08      	cmp	r3, #8
 8002048:	d122      	bne.n	8002090 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	f003 0308 	and.w	r3, r3, #8
 8002054:	2b08      	cmp	r3, #8
 8002056:	d11b      	bne.n	8002090 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f06f 0208 	mvn.w	r2, #8
 8002060:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2204      	movs	r2, #4
 8002066:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	69db      	ldr	r3, [r3, #28]
 800206e:	f003 0303 	and.w	r3, r3, #3
 8002072:	2b00      	cmp	r3, #0
 8002074:	d003      	beq.n	800207e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f000 f9d0 	bl	800241c <HAL_TIM_IC_CaptureCallback>
 800207c:	e005      	b.n	800208a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 f9c2 	bl	8002408 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f7fe fadf 	bl	8000648 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	691b      	ldr	r3, [r3, #16]
 8002096:	f003 0310 	and.w	r3, r3, #16
 800209a:	2b10      	cmp	r3, #16
 800209c:	d122      	bne.n	80020e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	f003 0310 	and.w	r3, r3, #16
 80020a8:	2b10      	cmp	r3, #16
 80020aa:	d11b      	bne.n	80020e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f06f 0210 	mvn.w	r2, #16
 80020b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2208      	movs	r2, #8
 80020ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	69db      	ldr	r3, [r3, #28]
 80020c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d003      	beq.n	80020d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f000 f9a6 	bl	800241c <HAL_TIM_IC_CaptureCallback>
 80020d0:	e005      	b.n	80020de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f000 f998 	bl	8002408 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f7fe fab5 	bl	8000648 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	691b      	ldr	r3, [r3, #16]
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d10e      	bne.n	8002110 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	f003 0301 	and.w	r3, r3, #1
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d107      	bne.n	8002110 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f06f 0201 	mvn.w	r2, #1
 8002108:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f000 f972 	bl	80023f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800211a:	2b80      	cmp	r3, #128	; 0x80
 800211c:	d10e      	bne.n	800213c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002128:	2b80      	cmp	r3, #128	; 0x80
 800212a:	d107      	bne.n	800213c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002134:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f000 fcb1 	bl	8002a9e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002146:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800214a:	d10e      	bne.n	800216a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002156:	2b80      	cmp	r3, #128	; 0x80
 8002158:	d107      	bne.n	800216a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002162:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f000 fca4 	bl	8002ab2 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	691b      	ldr	r3, [r3, #16]
 8002170:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002174:	2b40      	cmp	r3, #64	; 0x40
 8002176:	d10e      	bne.n	8002196 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	68db      	ldr	r3, [r3, #12]
 800217e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002182:	2b40      	cmp	r3, #64	; 0x40
 8002184:	d107      	bne.n	8002196 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800218e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f000 f94d 	bl	8002430 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	691b      	ldr	r3, [r3, #16]
 800219c:	f003 0320 	and.w	r3, r3, #32
 80021a0:	2b20      	cmp	r3, #32
 80021a2:	d10e      	bne.n	80021c2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	68db      	ldr	r3, [r3, #12]
 80021aa:	f003 0320 	and.w	r3, r3, #32
 80021ae:	2b20      	cmp	r3, #32
 80021b0:	d107      	bne.n	80021c2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f06f 0220 	mvn.w	r2, #32
 80021ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f000 fc64 	bl	8002a8a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021c2:	bf00      	nop
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
	...

080021cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b086      	sub	sp, #24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	60f8      	str	r0, [r7, #12]
 80021d4:	60b9      	str	r1, [r7, #8]
 80021d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021d8:	2300      	movs	r3, #0
 80021da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d101      	bne.n	80021ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80021e6:	2302      	movs	r3, #2
 80021e8:	e0ff      	b.n	80023ea <HAL_TIM_PWM_ConfigChannel+0x21e>
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	2201      	movs	r2, #1
 80021ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2b14      	cmp	r3, #20
 80021f6:	f200 80f0 	bhi.w	80023da <HAL_TIM_PWM_ConfigChannel+0x20e>
 80021fa:	a201      	add	r2, pc, #4	; (adr r2, 8002200 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80021fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002200:	08002255 	.word	0x08002255
 8002204:	080023db 	.word	0x080023db
 8002208:	080023db 	.word	0x080023db
 800220c:	080023db 	.word	0x080023db
 8002210:	08002295 	.word	0x08002295
 8002214:	080023db 	.word	0x080023db
 8002218:	080023db 	.word	0x080023db
 800221c:	080023db 	.word	0x080023db
 8002220:	080022d7 	.word	0x080022d7
 8002224:	080023db 	.word	0x080023db
 8002228:	080023db 	.word	0x080023db
 800222c:	080023db 	.word	0x080023db
 8002230:	08002317 	.word	0x08002317
 8002234:	080023db 	.word	0x080023db
 8002238:	080023db 	.word	0x080023db
 800223c:	080023db 	.word	0x080023db
 8002240:	08002359 	.word	0x08002359
 8002244:	080023db 	.word	0x080023db
 8002248:	080023db 	.word	0x080023db
 800224c:	080023db 	.word	0x080023db
 8002250:	08002399 	.word	0x08002399
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	68b9      	ldr	r1, [r7, #8]
 800225a:	4618      	mov	r0, r3
 800225c:	f000 f992 	bl	8002584 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	699a      	ldr	r2, [r3, #24]
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f042 0208 	orr.w	r2, r2, #8
 800226e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	699a      	ldr	r2, [r3, #24]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f022 0204 	bic.w	r2, r2, #4
 800227e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	6999      	ldr	r1, [r3, #24]
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	691a      	ldr	r2, [r3, #16]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	430a      	orrs	r2, r1
 8002290:	619a      	str	r2, [r3, #24]
      break;
 8002292:	e0a5      	b.n	80023e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	68b9      	ldr	r1, [r7, #8]
 800229a:	4618      	mov	r0, r3
 800229c:	f000 f9e4 	bl	8002668 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	699a      	ldr	r2, [r3, #24]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	699a      	ldr	r2, [r3, #24]
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6999      	ldr	r1, [r3, #24]
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	691b      	ldr	r3, [r3, #16]
 80022ca:	021a      	lsls	r2, r3, #8
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	430a      	orrs	r2, r1
 80022d2:	619a      	str	r2, [r3, #24]
      break;
 80022d4:	e084      	b.n	80023e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	68b9      	ldr	r1, [r7, #8]
 80022dc:	4618      	mov	r0, r3
 80022de:	f000 fa3b 	bl	8002758 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	69da      	ldr	r2, [r3, #28]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f042 0208 	orr.w	r2, r2, #8
 80022f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	69da      	ldr	r2, [r3, #28]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f022 0204 	bic.w	r2, r2, #4
 8002300:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	69d9      	ldr	r1, [r3, #28]
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	691a      	ldr	r2, [r3, #16]
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	430a      	orrs	r2, r1
 8002312:	61da      	str	r2, [r3, #28]
      break;
 8002314:	e064      	b.n	80023e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	68b9      	ldr	r1, [r7, #8]
 800231c:	4618      	mov	r0, r3
 800231e:	f000 fa91 	bl	8002844 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	69da      	ldr	r2, [r3, #28]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002330:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	69da      	ldr	r2, [r3, #28]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002340:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	69d9      	ldr	r1, [r3, #28]
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	691b      	ldr	r3, [r3, #16]
 800234c:	021a      	lsls	r2, r3, #8
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	430a      	orrs	r2, r1
 8002354:	61da      	str	r2, [r3, #28]
      break;
 8002356:	e043      	b.n	80023e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	68b9      	ldr	r1, [r7, #8]
 800235e:	4618      	mov	r0, r3
 8002360:	f000 fac8 	bl	80028f4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f042 0208 	orr.w	r2, r2, #8
 8002372:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f022 0204 	bic.w	r2, r2, #4
 8002382:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	691a      	ldr	r2, [r3, #16]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	430a      	orrs	r2, r1
 8002394:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002396:	e023      	b.n	80023e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	68b9      	ldr	r1, [r7, #8]
 800239e:	4618      	mov	r0, r3
 80023a0:	f000 fafa 	bl	8002998 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023b2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023c2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	691b      	ldr	r3, [r3, #16]
 80023ce:	021a      	lsls	r2, r3, #8
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	430a      	orrs	r2, r1
 80023d6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80023d8:	e002      	b.n	80023e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	75fb      	strb	r3, [r7, #23]
      break;
 80023de:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80023e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3718      	adds	r7, #24
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop

080023f4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80023fc:	bf00      	nop
 80023fe:	370c      	adds	r7, #12
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr

08002408 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002424:	bf00      	nop
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002438:	bf00      	nop
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	4a40      	ldr	r2, [pc, #256]	; (8002558 <TIM_Base_SetConfig+0x114>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d013      	beq.n	8002484 <TIM_Base_SetConfig+0x40>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002462:	d00f      	beq.n	8002484 <TIM_Base_SetConfig+0x40>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	4a3d      	ldr	r2, [pc, #244]	; (800255c <TIM_Base_SetConfig+0x118>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d00b      	beq.n	8002484 <TIM_Base_SetConfig+0x40>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a3c      	ldr	r2, [pc, #240]	; (8002560 <TIM_Base_SetConfig+0x11c>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d007      	beq.n	8002484 <TIM_Base_SetConfig+0x40>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a3b      	ldr	r2, [pc, #236]	; (8002564 <TIM_Base_SetConfig+0x120>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d003      	beq.n	8002484 <TIM_Base_SetConfig+0x40>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	4a3a      	ldr	r2, [pc, #232]	; (8002568 <TIM_Base_SetConfig+0x124>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d108      	bne.n	8002496 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800248a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	68fa      	ldr	r2, [r7, #12]
 8002492:	4313      	orrs	r3, r2
 8002494:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a2f      	ldr	r2, [pc, #188]	; (8002558 <TIM_Base_SetConfig+0x114>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d02b      	beq.n	80024f6 <TIM_Base_SetConfig+0xb2>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024a4:	d027      	beq.n	80024f6 <TIM_Base_SetConfig+0xb2>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a2c      	ldr	r2, [pc, #176]	; (800255c <TIM_Base_SetConfig+0x118>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d023      	beq.n	80024f6 <TIM_Base_SetConfig+0xb2>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a2b      	ldr	r2, [pc, #172]	; (8002560 <TIM_Base_SetConfig+0x11c>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d01f      	beq.n	80024f6 <TIM_Base_SetConfig+0xb2>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a2a      	ldr	r2, [pc, #168]	; (8002564 <TIM_Base_SetConfig+0x120>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d01b      	beq.n	80024f6 <TIM_Base_SetConfig+0xb2>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a29      	ldr	r2, [pc, #164]	; (8002568 <TIM_Base_SetConfig+0x124>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d017      	beq.n	80024f6 <TIM_Base_SetConfig+0xb2>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a28      	ldr	r2, [pc, #160]	; (800256c <TIM_Base_SetConfig+0x128>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d013      	beq.n	80024f6 <TIM_Base_SetConfig+0xb2>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a27      	ldr	r2, [pc, #156]	; (8002570 <TIM_Base_SetConfig+0x12c>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d00f      	beq.n	80024f6 <TIM_Base_SetConfig+0xb2>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a26      	ldr	r2, [pc, #152]	; (8002574 <TIM_Base_SetConfig+0x130>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d00b      	beq.n	80024f6 <TIM_Base_SetConfig+0xb2>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a25      	ldr	r2, [pc, #148]	; (8002578 <TIM_Base_SetConfig+0x134>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d007      	beq.n	80024f6 <TIM_Base_SetConfig+0xb2>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a24      	ldr	r2, [pc, #144]	; (800257c <TIM_Base_SetConfig+0x138>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d003      	beq.n	80024f6 <TIM_Base_SetConfig+0xb2>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a23      	ldr	r2, [pc, #140]	; (8002580 <TIM_Base_SetConfig+0x13c>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d108      	bne.n	8002508 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	4313      	orrs	r3, r2
 8002506:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	695b      	ldr	r3, [r3, #20]
 8002512:	4313      	orrs	r3, r2
 8002514:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	68fa      	ldr	r2, [r7, #12]
 800251a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	689a      	ldr	r2, [r3, #8]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	4a0a      	ldr	r2, [pc, #40]	; (8002558 <TIM_Base_SetConfig+0x114>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d003      	beq.n	800253c <TIM_Base_SetConfig+0xf8>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	4a0c      	ldr	r2, [pc, #48]	; (8002568 <TIM_Base_SetConfig+0x124>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d103      	bne.n	8002544 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	691a      	ldr	r2, [r3, #16]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	615a      	str	r2, [r3, #20]
}
 800254a:	bf00      	nop
 800254c:	3714      	adds	r7, #20
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	40010000 	.word	0x40010000
 800255c:	40000400 	.word	0x40000400
 8002560:	40000800 	.word	0x40000800
 8002564:	40000c00 	.word	0x40000c00
 8002568:	40010400 	.word	0x40010400
 800256c:	40014000 	.word	0x40014000
 8002570:	40014400 	.word	0x40014400
 8002574:	40014800 	.word	0x40014800
 8002578:	40001800 	.word	0x40001800
 800257c:	40001c00 	.word	0x40001c00
 8002580:	40002000 	.word	0x40002000

08002584 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002584:	b480      	push	{r7}
 8002586:	b087      	sub	sp, #28
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6a1b      	ldr	r3, [r3, #32]
 8002592:	f023 0201 	bic.w	r2, r3, #1
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a1b      	ldr	r3, [r3, #32]
 800259e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	699b      	ldr	r3, [r3, #24]
 80025aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80025ac:	68fa      	ldr	r2, [r7, #12]
 80025ae:	4b2b      	ldr	r3, [pc, #172]	; (800265c <TIM_OC1_SetConfig+0xd8>)
 80025b0:	4013      	ands	r3, r2
 80025b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	f023 0303 	bic.w	r3, r3, #3
 80025ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	68fa      	ldr	r2, [r7, #12]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	f023 0302 	bic.w	r3, r3, #2
 80025cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	697a      	ldr	r2, [r7, #20]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4a21      	ldr	r2, [pc, #132]	; (8002660 <TIM_OC1_SetConfig+0xdc>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d003      	beq.n	80025e8 <TIM_OC1_SetConfig+0x64>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	4a20      	ldr	r2, [pc, #128]	; (8002664 <TIM_OC1_SetConfig+0xe0>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d10c      	bne.n	8002602 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	f023 0308 	bic.w	r3, r3, #8
 80025ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	f023 0304 	bic.w	r3, r3, #4
 8002600:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a16      	ldr	r2, [pc, #88]	; (8002660 <TIM_OC1_SetConfig+0xdc>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d003      	beq.n	8002612 <TIM_OC1_SetConfig+0x8e>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a15      	ldr	r2, [pc, #84]	; (8002664 <TIM_OC1_SetConfig+0xe0>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d111      	bne.n	8002636 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002618:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002620:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	693a      	ldr	r2, [r7, #16]
 8002628:	4313      	orrs	r3, r2
 800262a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	4313      	orrs	r3, r2
 8002634:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	68fa      	ldr	r2, [r7, #12]
 8002640:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685a      	ldr	r2, [r3, #4]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	697a      	ldr	r2, [r7, #20]
 800264e:	621a      	str	r2, [r3, #32]
}
 8002650:	bf00      	nop
 8002652:	371c      	adds	r7, #28
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr
 800265c:	fffeff8f 	.word	0xfffeff8f
 8002660:	40010000 	.word	0x40010000
 8002664:	40010400 	.word	0x40010400

08002668 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002668:	b480      	push	{r7}
 800266a:	b087      	sub	sp, #28
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a1b      	ldr	r3, [r3, #32]
 8002676:	f023 0210 	bic.w	r2, r3, #16
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6a1b      	ldr	r3, [r3, #32]
 8002682:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	699b      	ldr	r3, [r3, #24]
 800268e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002690:	68fa      	ldr	r2, [r7, #12]
 8002692:	4b2e      	ldr	r3, [pc, #184]	; (800274c <TIM_OC2_SetConfig+0xe4>)
 8002694:	4013      	ands	r3, r2
 8002696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800269e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	021b      	lsls	r3, r3, #8
 80026a6:	68fa      	ldr	r2, [r7, #12]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	f023 0320 	bic.w	r3, r3, #32
 80026b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	011b      	lsls	r3, r3, #4
 80026ba:	697a      	ldr	r2, [r7, #20]
 80026bc:	4313      	orrs	r3, r2
 80026be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4a23      	ldr	r2, [pc, #140]	; (8002750 <TIM_OC2_SetConfig+0xe8>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d003      	beq.n	80026d0 <TIM_OC2_SetConfig+0x68>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4a22      	ldr	r2, [pc, #136]	; (8002754 <TIM_OC2_SetConfig+0xec>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d10d      	bne.n	80026ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80026d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	011b      	lsls	r3, r3, #4
 80026de:	697a      	ldr	r2, [r7, #20]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80026ea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	4a18      	ldr	r2, [pc, #96]	; (8002750 <TIM_OC2_SetConfig+0xe8>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d003      	beq.n	80026fc <TIM_OC2_SetConfig+0x94>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	4a17      	ldr	r2, [pc, #92]	; (8002754 <TIM_OC2_SetConfig+0xec>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d113      	bne.n	8002724 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002702:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800270a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	695b      	ldr	r3, [r3, #20]
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	693a      	ldr	r2, [r7, #16]
 8002714:	4313      	orrs	r3, r2
 8002716:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	699b      	ldr	r3, [r3, #24]
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	693a      	ldr	r2, [r7, #16]
 8002720:	4313      	orrs	r3, r2
 8002722:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	693a      	ldr	r2, [r7, #16]
 8002728:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	68fa      	ldr	r2, [r7, #12]
 800272e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	685a      	ldr	r2, [r3, #4]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	697a      	ldr	r2, [r7, #20]
 800273c:	621a      	str	r2, [r3, #32]
}
 800273e:	bf00      	nop
 8002740:	371c      	adds	r7, #28
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	feff8fff 	.word	0xfeff8fff
 8002750:	40010000 	.word	0x40010000
 8002754:	40010400 	.word	0x40010400

08002758 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002758:	b480      	push	{r7}
 800275a:	b087      	sub	sp, #28
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a1b      	ldr	r3, [r3, #32]
 8002766:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a1b      	ldr	r3, [r3, #32]
 8002772:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	69db      	ldr	r3, [r3, #28]
 800277e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002780:	68fa      	ldr	r2, [r7, #12]
 8002782:	4b2d      	ldr	r3, [pc, #180]	; (8002838 <TIM_OC3_SetConfig+0xe0>)
 8002784:	4013      	ands	r3, r2
 8002786:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	f023 0303 	bic.w	r3, r3, #3
 800278e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	68fa      	ldr	r2, [r7, #12]
 8002796:	4313      	orrs	r3, r2
 8002798:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80027a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	021b      	lsls	r3, r3, #8
 80027a8:	697a      	ldr	r2, [r7, #20]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a22      	ldr	r2, [pc, #136]	; (800283c <TIM_OC3_SetConfig+0xe4>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d003      	beq.n	80027be <TIM_OC3_SetConfig+0x66>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a21      	ldr	r2, [pc, #132]	; (8002840 <TIM_OC3_SetConfig+0xe8>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d10d      	bne.n	80027da <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80027c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	021b      	lsls	r3, r3, #8
 80027cc:	697a      	ldr	r2, [r7, #20]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80027d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a17      	ldr	r2, [pc, #92]	; (800283c <TIM_OC3_SetConfig+0xe4>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d003      	beq.n	80027ea <TIM_OC3_SetConfig+0x92>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a16      	ldr	r2, [pc, #88]	; (8002840 <TIM_OC3_SetConfig+0xe8>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d113      	bne.n	8002812 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80027f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80027f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	695b      	ldr	r3, [r3, #20]
 80027fe:	011b      	lsls	r3, r3, #4
 8002800:	693a      	ldr	r2, [r7, #16]
 8002802:	4313      	orrs	r3, r2
 8002804:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	011b      	lsls	r3, r3, #4
 800280c:	693a      	ldr	r2, [r7, #16]
 800280e:	4313      	orrs	r3, r2
 8002810:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	693a      	ldr	r2, [r7, #16]
 8002816:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	68fa      	ldr	r2, [r7, #12]
 800281c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685a      	ldr	r2, [r3, #4]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	697a      	ldr	r2, [r7, #20]
 800282a:	621a      	str	r2, [r3, #32]
}
 800282c:	bf00      	nop
 800282e:	371c      	adds	r7, #28
 8002830:	46bd      	mov	sp, r7
 8002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002836:	4770      	bx	lr
 8002838:	fffeff8f 	.word	0xfffeff8f
 800283c:	40010000 	.word	0x40010000
 8002840:	40010400 	.word	0x40010400

08002844 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002844:	b480      	push	{r7}
 8002846:	b087      	sub	sp, #28
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6a1b      	ldr	r3, [r3, #32]
 8002852:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6a1b      	ldr	r3, [r3, #32]
 800285e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	69db      	ldr	r3, [r3, #28]
 800286a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800286c:	68fa      	ldr	r2, [r7, #12]
 800286e:	4b1e      	ldr	r3, [pc, #120]	; (80028e8 <TIM_OC4_SetConfig+0xa4>)
 8002870:	4013      	ands	r3, r2
 8002872:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800287a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	021b      	lsls	r3, r3, #8
 8002882:	68fa      	ldr	r2, [r7, #12]
 8002884:	4313      	orrs	r3, r2
 8002886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800288e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	031b      	lsls	r3, r3, #12
 8002896:	693a      	ldr	r2, [r7, #16]
 8002898:	4313      	orrs	r3, r2
 800289a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	4a13      	ldr	r2, [pc, #76]	; (80028ec <TIM_OC4_SetConfig+0xa8>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d003      	beq.n	80028ac <TIM_OC4_SetConfig+0x68>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	4a12      	ldr	r2, [pc, #72]	; (80028f0 <TIM_OC4_SetConfig+0xac>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d109      	bne.n	80028c0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80028b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	695b      	ldr	r3, [r3, #20]
 80028b8:	019b      	lsls	r3, r3, #6
 80028ba:	697a      	ldr	r2, [r7, #20]
 80028bc:	4313      	orrs	r3, r2
 80028be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	697a      	ldr	r2, [r7, #20]
 80028c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	68fa      	ldr	r2, [r7, #12]
 80028ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	693a      	ldr	r2, [r7, #16]
 80028d8:	621a      	str	r2, [r3, #32]
}
 80028da:	bf00      	nop
 80028dc:	371c      	adds	r7, #28
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	feff8fff 	.word	0xfeff8fff
 80028ec:	40010000 	.word	0x40010000
 80028f0:	40010400 	.word	0x40010400

080028f4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b087      	sub	sp, #28
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a1b      	ldr	r3, [r3, #32]
 800290e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800291a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800291c:	68fa      	ldr	r2, [r7, #12]
 800291e:	4b1b      	ldr	r3, [pc, #108]	; (800298c <TIM_OC5_SetConfig+0x98>)
 8002920:	4013      	ands	r3, r2
 8002922:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68fa      	ldr	r2, [r7, #12]
 800292a:	4313      	orrs	r3, r2
 800292c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002934:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	041b      	lsls	r3, r3, #16
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	4313      	orrs	r3, r2
 8002940:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a12      	ldr	r2, [pc, #72]	; (8002990 <TIM_OC5_SetConfig+0x9c>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d003      	beq.n	8002952 <TIM_OC5_SetConfig+0x5e>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a11      	ldr	r2, [pc, #68]	; (8002994 <TIM_OC5_SetConfig+0xa0>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d109      	bne.n	8002966 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002958:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	695b      	ldr	r3, [r3, #20]
 800295e:	021b      	lsls	r3, r3, #8
 8002960:	697a      	ldr	r2, [r7, #20]
 8002962:	4313      	orrs	r3, r2
 8002964:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	697a      	ldr	r2, [r7, #20]
 800296a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	68fa      	ldr	r2, [r7, #12]
 8002970:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	685a      	ldr	r2, [r3, #4]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	693a      	ldr	r2, [r7, #16]
 800297e:	621a      	str	r2, [r3, #32]
}
 8002980:	bf00      	nop
 8002982:	371c      	adds	r7, #28
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr
 800298c:	fffeff8f 	.word	0xfffeff8f
 8002990:	40010000 	.word	0x40010000
 8002994:	40010400 	.word	0x40010400

08002998 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002998:	b480      	push	{r7}
 800299a:	b087      	sub	sp, #28
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a1b      	ldr	r3, [r3, #32]
 80029a6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a1b      	ldr	r3, [r3, #32]
 80029b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80029c0:	68fa      	ldr	r2, [r7, #12]
 80029c2:	4b1c      	ldr	r3, [pc, #112]	; (8002a34 <TIM_OC6_SetConfig+0x9c>)
 80029c4:	4013      	ands	r3, r2
 80029c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	021b      	lsls	r3, r3, #8
 80029ce:	68fa      	ldr	r2, [r7, #12]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80029da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	051b      	lsls	r3, r3, #20
 80029e2:	693a      	ldr	r2, [r7, #16]
 80029e4:	4313      	orrs	r3, r2
 80029e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	4a13      	ldr	r2, [pc, #76]	; (8002a38 <TIM_OC6_SetConfig+0xa0>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d003      	beq.n	80029f8 <TIM_OC6_SetConfig+0x60>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4a12      	ldr	r2, [pc, #72]	; (8002a3c <TIM_OC6_SetConfig+0xa4>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d109      	bne.n	8002a0c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029fe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	695b      	ldr	r3, [r3, #20]
 8002a04:	029b      	lsls	r3, r3, #10
 8002a06:	697a      	ldr	r2, [r7, #20]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	697a      	ldr	r2, [r7, #20]
 8002a10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	68fa      	ldr	r2, [r7, #12]
 8002a16:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	685a      	ldr	r2, [r3, #4]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	693a      	ldr	r2, [r7, #16]
 8002a24:	621a      	str	r2, [r3, #32]
}
 8002a26:	bf00      	nop
 8002a28:	371c      	adds	r7, #28
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	feff8fff 	.word	0xfeff8fff
 8002a38:	40010000 	.word	0x40010000
 8002a3c:	40010400 	.word	0x40010400

08002a40 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b087      	sub	sp, #28
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	f003 031f 	and.w	r3, r3, #31
 8002a52:	2201      	movs	r2, #1
 8002a54:	fa02 f303 	lsl.w	r3, r2, r3
 8002a58:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	6a1a      	ldr	r2, [r3, #32]
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	43db      	mvns	r3, r3
 8002a62:	401a      	ands	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6a1a      	ldr	r2, [r3, #32]
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	f003 031f 	and.w	r3, r3, #31
 8002a72:	6879      	ldr	r1, [r7, #4]
 8002a74:	fa01 f303 	lsl.w	r3, r1, r3
 8002a78:	431a      	orrs	r2, r3
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	621a      	str	r2, [r3, #32]
}
 8002a7e:	bf00      	nop
 8002a80:	371c      	adds	r7, #28
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr

08002a8a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a8a:	b480      	push	{r7}
 8002a8c:	b083      	sub	sp, #12
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a92:	bf00      	nop
 8002a94:	370c      	adds	r7, #12
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr

08002a9e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	b083      	sub	sp, #12
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002aa6:	bf00      	nop
 8002aa8:	370c      	adds	r7, #12
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr

08002ab2 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002ab2:	b480      	push	{r7}
 8002ab4:	b083      	sub	sp, #12
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002aba:	bf00      	nop
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr

08002ac6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	b082      	sub	sp, #8
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d101      	bne.n	8002ad8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e040      	b.n	8002b5a <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d106      	bne.n	8002aee <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f7fd fff7 	bl	8000adc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2224      	movs	r2, #36	; 0x24
 8002af2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f022 0201 	bic.w	r2, r2, #1
 8002b02:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f000 f8bf 	bl	8002c88 <UART_SetConfig>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d101      	bne.n	8002b14 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e022      	b.n	8002b5a <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d002      	beq.n	8002b22 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f000 fb15 	bl	800314c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	685a      	ldr	r2, [r3, #4]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b30:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	689a      	ldr	r2, [r3, #8]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b40:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f042 0201 	orr.w	r2, r2, #1
 8002b50:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f000 fb9c 	bl	8003290 <UART_CheckIdleState>
 8002b58:	4603      	mov	r3, r0
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3708      	adds	r7, #8
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b62:	b580      	push	{r7, lr}
 8002b64:	b08a      	sub	sp, #40	; 0x28
 8002b66:	af02      	add	r7, sp, #8
 8002b68:	60f8      	str	r0, [r7, #12]
 8002b6a:	60b9      	str	r1, [r7, #8]
 8002b6c:	603b      	str	r3, [r7, #0]
 8002b6e:	4613      	mov	r3, r2
 8002b70:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b76:	2b20      	cmp	r3, #32
 8002b78:	f040 8081 	bne.w	8002c7e <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d002      	beq.n	8002b88 <HAL_UART_Transmit+0x26>
 8002b82:	88fb      	ldrh	r3, [r7, #6]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d101      	bne.n	8002b8c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e079      	b.n	8002c80 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d101      	bne.n	8002b9a <HAL_UART_Transmit+0x38>
 8002b96:	2302      	movs	r3, #2
 8002b98:	e072      	b.n	8002c80 <HAL_UART_Transmit+0x11e>
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2221      	movs	r2, #33	; 0x21
 8002bae:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bb0:	f7fe f8a8 	bl	8000d04 <HAL_GetTick>
 8002bb4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	88fa      	ldrh	r2, [r7, #6]
 8002bba:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	88fa      	ldrh	r2, [r7, #6]
 8002bc2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bce:	d108      	bne.n	8002be2 <HAL_UART_Transmit+0x80>
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	691b      	ldr	r3, [r3, #16]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d104      	bne.n	8002be2 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	61bb      	str	r3, [r7, #24]
 8002be0:	e003      	b.n	8002bea <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002be6:	2300      	movs	r3, #0
 8002be8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8002bf2:	e02c      	b.n	8002c4e <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	9300      	str	r3, [sp, #0]
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	2180      	movs	r1, #128	; 0x80
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f000 fb8f 	bl	8003322 <UART_WaitOnFlagUntilTimeout>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d001      	beq.n	8002c0e <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e038      	b.n	8002c80 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d10b      	bne.n	8002c2c <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	881b      	ldrh	r3, [r3, #0]
 8002c18:	461a      	mov	r2, r3
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c22:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	3302      	adds	r3, #2
 8002c28:	61bb      	str	r3, [r7, #24]
 8002c2a:	e007      	b.n	8002c3c <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	781a      	ldrb	r2, [r3, #0]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	3b01      	subs	r3, #1
 8002c46:	b29a      	uxth	r2, r3
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d1cc      	bne.n	8002bf4 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	9300      	str	r3, [sp, #0]
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	2200      	movs	r2, #0
 8002c62:	2140      	movs	r1, #64	; 0x40
 8002c64:	68f8      	ldr	r0, [r7, #12]
 8002c66:	f000 fb5c 	bl	8003322 <UART_WaitOnFlagUntilTimeout>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d001      	beq.n	8002c74 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8002c70:	2303      	movs	r3, #3
 8002c72:	e005      	b.n	8002c80 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2220      	movs	r2, #32
 8002c78:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	e000      	b.n	8002c80 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8002c7e:	2302      	movs	r3, #2
  }
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3720      	adds	r7, #32
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b088      	sub	sp, #32
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c90:	2300      	movs	r3, #0
 8002c92:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	689a      	ldr	r2, [r3, #8]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	691b      	ldr	r3, [r3, #16]
 8002c9c:	431a      	orrs	r2, r3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	695b      	ldr	r3, [r3, #20]
 8002ca2:	431a      	orrs	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	69db      	ldr	r3, [r3, #28]
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	4ba7      	ldr	r3, [pc, #668]	; (8002f50 <UART_SetConfig+0x2c8>)
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	6812      	ldr	r2, [r2, #0]
 8002cba:	6979      	ldr	r1, [r7, #20]
 8002cbc:	430b      	orrs	r3, r1
 8002cbe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	68da      	ldr	r2, [r3, #12]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	699b      	ldr	r3, [r3, #24]
 8002cda:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a1b      	ldr	r3, [r3, #32]
 8002ce0:	697a      	ldr	r2, [r7, #20]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	697a      	ldr	r2, [r7, #20]
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a95      	ldr	r2, [pc, #596]	; (8002f54 <UART_SetConfig+0x2cc>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d120      	bne.n	8002d46 <UART_SetConfig+0xbe>
 8002d04:	4b94      	ldr	r3, [pc, #592]	; (8002f58 <UART_SetConfig+0x2d0>)
 8002d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d0a:	f003 0303 	and.w	r3, r3, #3
 8002d0e:	2b03      	cmp	r3, #3
 8002d10:	d816      	bhi.n	8002d40 <UART_SetConfig+0xb8>
 8002d12:	a201      	add	r2, pc, #4	; (adr r2, 8002d18 <UART_SetConfig+0x90>)
 8002d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d18:	08002d29 	.word	0x08002d29
 8002d1c:	08002d35 	.word	0x08002d35
 8002d20:	08002d2f 	.word	0x08002d2f
 8002d24:	08002d3b 	.word	0x08002d3b
 8002d28:	2301      	movs	r3, #1
 8002d2a:	77fb      	strb	r3, [r7, #31]
 8002d2c:	e14f      	b.n	8002fce <UART_SetConfig+0x346>
 8002d2e:	2302      	movs	r3, #2
 8002d30:	77fb      	strb	r3, [r7, #31]
 8002d32:	e14c      	b.n	8002fce <UART_SetConfig+0x346>
 8002d34:	2304      	movs	r3, #4
 8002d36:	77fb      	strb	r3, [r7, #31]
 8002d38:	e149      	b.n	8002fce <UART_SetConfig+0x346>
 8002d3a:	2308      	movs	r3, #8
 8002d3c:	77fb      	strb	r3, [r7, #31]
 8002d3e:	e146      	b.n	8002fce <UART_SetConfig+0x346>
 8002d40:	2310      	movs	r3, #16
 8002d42:	77fb      	strb	r3, [r7, #31]
 8002d44:	e143      	b.n	8002fce <UART_SetConfig+0x346>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a84      	ldr	r2, [pc, #528]	; (8002f5c <UART_SetConfig+0x2d4>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d132      	bne.n	8002db6 <UART_SetConfig+0x12e>
 8002d50:	4b81      	ldr	r3, [pc, #516]	; (8002f58 <UART_SetConfig+0x2d0>)
 8002d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d56:	f003 030c 	and.w	r3, r3, #12
 8002d5a:	2b0c      	cmp	r3, #12
 8002d5c:	d828      	bhi.n	8002db0 <UART_SetConfig+0x128>
 8002d5e:	a201      	add	r2, pc, #4	; (adr r2, 8002d64 <UART_SetConfig+0xdc>)
 8002d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d64:	08002d99 	.word	0x08002d99
 8002d68:	08002db1 	.word	0x08002db1
 8002d6c:	08002db1 	.word	0x08002db1
 8002d70:	08002db1 	.word	0x08002db1
 8002d74:	08002da5 	.word	0x08002da5
 8002d78:	08002db1 	.word	0x08002db1
 8002d7c:	08002db1 	.word	0x08002db1
 8002d80:	08002db1 	.word	0x08002db1
 8002d84:	08002d9f 	.word	0x08002d9f
 8002d88:	08002db1 	.word	0x08002db1
 8002d8c:	08002db1 	.word	0x08002db1
 8002d90:	08002db1 	.word	0x08002db1
 8002d94:	08002dab 	.word	0x08002dab
 8002d98:	2300      	movs	r3, #0
 8002d9a:	77fb      	strb	r3, [r7, #31]
 8002d9c:	e117      	b.n	8002fce <UART_SetConfig+0x346>
 8002d9e:	2302      	movs	r3, #2
 8002da0:	77fb      	strb	r3, [r7, #31]
 8002da2:	e114      	b.n	8002fce <UART_SetConfig+0x346>
 8002da4:	2304      	movs	r3, #4
 8002da6:	77fb      	strb	r3, [r7, #31]
 8002da8:	e111      	b.n	8002fce <UART_SetConfig+0x346>
 8002daa:	2308      	movs	r3, #8
 8002dac:	77fb      	strb	r3, [r7, #31]
 8002dae:	e10e      	b.n	8002fce <UART_SetConfig+0x346>
 8002db0:	2310      	movs	r3, #16
 8002db2:	77fb      	strb	r3, [r7, #31]
 8002db4:	e10b      	b.n	8002fce <UART_SetConfig+0x346>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a69      	ldr	r2, [pc, #420]	; (8002f60 <UART_SetConfig+0x2d8>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d120      	bne.n	8002e02 <UART_SetConfig+0x17a>
 8002dc0:	4b65      	ldr	r3, [pc, #404]	; (8002f58 <UART_SetConfig+0x2d0>)
 8002dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dc6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002dca:	2b30      	cmp	r3, #48	; 0x30
 8002dcc:	d013      	beq.n	8002df6 <UART_SetConfig+0x16e>
 8002dce:	2b30      	cmp	r3, #48	; 0x30
 8002dd0:	d814      	bhi.n	8002dfc <UART_SetConfig+0x174>
 8002dd2:	2b20      	cmp	r3, #32
 8002dd4:	d009      	beq.n	8002dea <UART_SetConfig+0x162>
 8002dd6:	2b20      	cmp	r3, #32
 8002dd8:	d810      	bhi.n	8002dfc <UART_SetConfig+0x174>
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d002      	beq.n	8002de4 <UART_SetConfig+0x15c>
 8002dde:	2b10      	cmp	r3, #16
 8002de0:	d006      	beq.n	8002df0 <UART_SetConfig+0x168>
 8002de2:	e00b      	b.n	8002dfc <UART_SetConfig+0x174>
 8002de4:	2300      	movs	r3, #0
 8002de6:	77fb      	strb	r3, [r7, #31]
 8002de8:	e0f1      	b.n	8002fce <UART_SetConfig+0x346>
 8002dea:	2302      	movs	r3, #2
 8002dec:	77fb      	strb	r3, [r7, #31]
 8002dee:	e0ee      	b.n	8002fce <UART_SetConfig+0x346>
 8002df0:	2304      	movs	r3, #4
 8002df2:	77fb      	strb	r3, [r7, #31]
 8002df4:	e0eb      	b.n	8002fce <UART_SetConfig+0x346>
 8002df6:	2308      	movs	r3, #8
 8002df8:	77fb      	strb	r3, [r7, #31]
 8002dfa:	e0e8      	b.n	8002fce <UART_SetConfig+0x346>
 8002dfc:	2310      	movs	r3, #16
 8002dfe:	77fb      	strb	r3, [r7, #31]
 8002e00:	e0e5      	b.n	8002fce <UART_SetConfig+0x346>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a57      	ldr	r2, [pc, #348]	; (8002f64 <UART_SetConfig+0x2dc>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d120      	bne.n	8002e4e <UART_SetConfig+0x1c6>
 8002e0c:	4b52      	ldr	r3, [pc, #328]	; (8002f58 <UART_SetConfig+0x2d0>)
 8002e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e12:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002e16:	2bc0      	cmp	r3, #192	; 0xc0
 8002e18:	d013      	beq.n	8002e42 <UART_SetConfig+0x1ba>
 8002e1a:	2bc0      	cmp	r3, #192	; 0xc0
 8002e1c:	d814      	bhi.n	8002e48 <UART_SetConfig+0x1c0>
 8002e1e:	2b80      	cmp	r3, #128	; 0x80
 8002e20:	d009      	beq.n	8002e36 <UART_SetConfig+0x1ae>
 8002e22:	2b80      	cmp	r3, #128	; 0x80
 8002e24:	d810      	bhi.n	8002e48 <UART_SetConfig+0x1c0>
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d002      	beq.n	8002e30 <UART_SetConfig+0x1a8>
 8002e2a:	2b40      	cmp	r3, #64	; 0x40
 8002e2c:	d006      	beq.n	8002e3c <UART_SetConfig+0x1b4>
 8002e2e:	e00b      	b.n	8002e48 <UART_SetConfig+0x1c0>
 8002e30:	2300      	movs	r3, #0
 8002e32:	77fb      	strb	r3, [r7, #31]
 8002e34:	e0cb      	b.n	8002fce <UART_SetConfig+0x346>
 8002e36:	2302      	movs	r3, #2
 8002e38:	77fb      	strb	r3, [r7, #31]
 8002e3a:	e0c8      	b.n	8002fce <UART_SetConfig+0x346>
 8002e3c:	2304      	movs	r3, #4
 8002e3e:	77fb      	strb	r3, [r7, #31]
 8002e40:	e0c5      	b.n	8002fce <UART_SetConfig+0x346>
 8002e42:	2308      	movs	r3, #8
 8002e44:	77fb      	strb	r3, [r7, #31]
 8002e46:	e0c2      	b.n	8002fce <UART_SetConfig+0x346>
 8002e48:	2310      	movs	r3, #16
 8002e4a:	77fb      	strb	r3, [r7, #31]
 8002e4c:	e0bf      	b.n	8002fce <UART_SetConfig+0x346>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a45      	ldr	r2, [pc, #276]	; (8002f68 <UART_SetConfig+0x2e0>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d125      	bne.n	8002ea4 <UART_SetConfig+0x21c>
 8002e58:	4b3f      	ldr	r3, [pc, #252]	; (8002f58 <UART_SetConfig+0x2d0>)
 8002e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002e66:	d017      	beq.n	8002e98 <UART_SetConfig+0x210>
 8002e68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002e6c:	d817      	bhi.n	8002e9e <UART_SetConfig+0x216>
 8002e6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e72:	d00b      	beq.n	8002e8c <UART_SetConfig+0x204>
 8002e74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e78:	d811      	bhi.n	8002e9e <UART_SetConfig+0x216>
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d003      	beq.n	8002e86 <UART_SetConfig+0x1fe>
 8002e7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e82:	d006      	beq.n	8002e92 <UART_SetConfig+0x20a>
 8002e84:	e00b      	b.n	8002e9e <UART_SetConfig+0x216>
 8002e86:	2300      	movs	r3, #0
 8002e88:	77fb      	strb	r3, [r7, #31]
 8002e8a:	e0a0      	b.n	8002fce <UART_SetConfig+0x346>
 8002e8c:	2302      	movs	r3, #2
 8002e8e:	77fb      	strb	r3, [r7, #31]
 8002e90:	e09d      	b.n	8002fce <UART_SetConfig+0x346>
 8002e92:	2304      	movs	r3, #4
 8002e94:	77fb      	strb	r3, [r7, #31]
 8002e96:	e09a      	b.n	8002fce <UART_SetConfig+0x346>
 8002e98:	2308      	movs	r3, #8
 8002e9a:	77fb      	strb	r3, [r7, #31]
 8002e9c:	e097      	b.n	8002fce <UART_SetConfig+0x346>
 8002e9e:	2310      	movs	r3, #16
 8002ea0:	77fb      	strb	r3, [r7, #31]
 8002ea2:	e094      	b.n	8002fce <UART_SetConfig+0x346>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a30      	ldr	r2, [pc, #192]	; (8002f6c <UART_SetConfig+0x2e4>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d125      	bne.n	8002efa <UART_SetConfig+0x272>
 8002eae:	4b2a      	ldr	r3, [pc, #168]	; (8002f58 <UART_SetConfig+0x2d0>)
 8002eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eb4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002eb8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002ebc:	d017      	beq.n	8002eee <UART_SetConfig+0x266>
 8002ebe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002ec2:	d817      	bhi.n	8002ef4 <UART_SetConfig+0x26c>
 8002ec4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ec8:	d00b      	beq.n	8002ee2 <UART_SetConfig+0x25a>
 8002eca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ece:	d811      	bhi.n	8002ef4 <UART_SetConfig+0x26c>
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d003      	beq.n	8002edc <UART_SetConfig+0x254>
 8002ed4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ed8:	d006      	beq.n	8002ee8 <UART_SetConfig+0x260>
 8002eda:	e00b      	b.n	8002ef4 <UART_SetConfig+0x26c>
 8002edc:	2301      	movs	r3, #1
 8002ede:	77fb      	strb	r3, [r7, #31]
 8002ee0:	e075      	b.n	8002fce <UART_SetConfig+0x346>
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	77fb      	strb	r3, [r7, #31]
 8002ee6:	e072      	b.n	8002fce <UART_SetConfig+0x346>
 8002ee8:	2304      	movs	r3, #4
 8002eea:	77fb      	strb	r3, [r7, #31]
 8002eec:	e06f      	b.n	8002fce <UART_SetConfig+0x346>
 8002eee:	2308      	movs	r3, #8
 8002ef0:	77fb      	strb	r3, [r7, #31]
 8002ef2:	e06c      	b.n	8002fce <UART_SetConfig+0x346>
 8002ef4:	2310      	movs	r3, #16
 8002ef6:	77fb      	strb	r3, [r7, #31]
 8002ef8:	e069      	b.n	8002fce <UART_SetConfig+0x346>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a1c      	ldr	r2, [pc, #112]	; (8002f70 <UART_SetConfig+0x2e8>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d137      	bne.n	8002f74 <UART_SetConfig+0x2ec>
 8002f04:	4b14      	ldr	r3, [pc, #80]	; (8002f58 <UART_SetConfig+0x2d0>)
 8002f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f0a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002f0e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002f12:	d017      	beq.n	8002f44 <UART_SetConfig+0x2bc>
 8002f14:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002f18:	d817      	bhi.n	8002f4a <UART_SetConfig+0x2c2>
 8002f1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f1e:	d00b      	beq.n	8002f38 <UART_SetConfig+0x2b0>
 8002f20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f24:	d811      	bhi.n	8002f4a <UART_SetConfig+0x2c2>
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d003      	beq.n	8002f32 <UART_SetConfig+0x2aa>
 8002f2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f2e:	d006      	beq.n	8002f3e <UART_SetConfig+0x2b6>
 8002f30:	e00b      	b.n	8002f4a <UART_SetConfig+0x2c2>
 8002f32:	2300      	movs	r3, #0
 8002f34:	77fb      	strb	r3, [r7, #31]
 8002f36:	e04a      	b.n	8002fce <UART_SetConfig+0x346>
 8002f38:	2302      	movs	r3, #2
 8002f3a:	77fb      	strb	r3, [r7, #31]
 8002f3c:	e047      	b.n	8002fce <UART_SetConfig+0x346>
 8002f3e:	2304      	movs	r3, #4
 8002f40:	77fb      	strb	r3, [r7, #31]
 8002f42:	e044      	b.n	8002fce <UART_SetConfig+0x346>
 8002f44:	2308      	movs	r3, #8
 8002f46:	77fb      	strb	r3, [r7, #31]
 8002f48:	e041      	b.n	8002fce <UART_SetConfig+0x346>
 8002f4a:	2310      	movs	r3, #16
 8002f4c:	77fb      	strb	r3, [r7, #31]
 8002f4e:	e03e      	b.n	8002fce <UART_SetConfig+0x346>
 8002f50:	efff69f3 	.word	0xefff69f3
 8002f54:	40011000 	.word	0x40011000
 8002f58:	40023800 	.word	0x40023800
 8002f5c:	40004400 	.word	0x40004400
 8002f60:	40004800 	.word	0x40004800
 8002f64:	40004c00 	.word	0x40004c00
 8002f68:	40005000 	.word	0x40005000
 8002f6c:	40011400 	.word	0x40011400
 8002f70:	40007800 	.word	0x40007800
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a71      	ldr	r2, [pc, #452]	; (8003140 <UART_SetConfig+0x4b8>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d125      	bne.n	8002fca <UART_SetConfig+0x342>
 8002f7e:	4b71      	ldr	r3, [pc, #452]	; (8003144 <UART_SetConfig+0x4bc>)
 8002f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f84:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002f88:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002f8c:	d017      	beq.n	8002fbe <UART_SetConfig+0x336>
 8002f8e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002f92:	d817      	bhi.n	8002fc4 <UART_SetConfig+0x33c>
 8002f94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f98:	d00b      	beq.n	8002fb2 <UART_SetConfig+0x32a>
 8002f9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f9e:	d811      	bhi.n	8002fc4 <UART_SetConfig+0x33c>
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d003      	beq.n	8002fac <UART_SetConfig+0x324>
 8002fa4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002fa8:	d006      	beq.n	8002fb8 <UART_SetConfig+0x330>
 8002faa:	e00b      	b.n	8002fc4 <UART_SetConfig+0x33c>
 8002fac:	2300      	movs	r3, #0
 8002fae:	77fb      	strb	r3, [r7, #31]
 8002fb0:	e00d      	b.n	8002fce <UART_SetConfig+0x346>
 8002fb2:	2302      	movs	r3, #2
 8002fb4:	77fb      	strb	r3, [r7, #31]
 8002fb6:	e00a      	b.n	8002fce <UART_SetConfig+0x346>
 8002fb8:	2304      	movs	r3, #4
 8002fba:	77fb      	strb	r3, [r7, #31]
 8002fbc:	e007      	b.n	8002fce <UART_SetConfig+0x346>
 8002fbe:	2308      	movs	r3, #8
 8002fc0:	77fb      	strb	r3, [r7, #31]
 8002fc2:	e004      	b.n	8002fce <UART_SetConfig+0x346>
 8002fc4:	2310      	movs	r3, #16
 8002fc6:	77fb      	strb	r3, [r7, #31]
 8002fc8:	e001      	b.n	8002fce <UART_SetConfig+0x346>
 8002fca:	2310      	movs	r3, #16
 8002fcc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	69db      	ldr	r3, [r3, #28]
 8002fd2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002fd6:	d15a      	bne.n	800308e <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8002fd8:	7ffb      	ldrb	r3, [r7, #31]
 8002fda:	2b08      	cmp	r3, #8
 8002fdc:	d827      	bhi.n	800302e <UART_SetConfig+0x3a6>
 8002fde:	a201      	add	r2, pc, #4	; (adr r2, 8002fe4 <UART_SetConfig+0x35c>)
 8002fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe4:	08003009 	.word	0x08003009
 8002fe8:	08003011 	.word	0x08003011
 8002fec:	08003019 	.word	0x08003019
 8002ff0:	0800302f 	.word	0x0800302f
 8002ff4:	0800301f 	.word	0x0800301f
 8002ff8:	0800302f 	.word	0x0800302f
 8002ffc:	0800302f 	.word	0x0800302f
 8003000:	0800302f 	.word	0x0800302f
 8003004:	08003027 	.word	0x08003027
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003008:	f7fe fdf8 	bl	8001bfc <HAL_RCC_GetPCLK1Freq>
 800300c:	61b8      	str	r0, [r7, #24]
        break;
 800300e:	e013      	b.n	8003038 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003010:	f7fe fe08 	bl	8001c24 <HAL_RCC_GetPCLK2Freq>
 8003014:	61b8      	str	r0, [r7, #24]
        break;
 8003016:	e00f      	b.n	8003038 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003018:	4b4b      	ldr	r3, [pc, #300]	; (8003148 <UART_SetConfig+0x4c0>)
 800301a:	61bb      	str	r3, [r7, #24]
        break;
 800301c:	e00c      	b.n	8003038 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800301e:	f7fe fcff 	bl	8001a20 <HAL_RCC_GetSysClockFreq>
 8003022:	61b8      	str	r0, [r7, #24]
        break;
 8003024:	e008      	b.n	8003038 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003026:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800302a:	61bb      	str	r3, [r7, #24]
        break;
 800302c:	e004      	b.n	8003038 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800302e:	2300      	movs	r3, #0
 8003030:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	77bb      	strb	r3, [r7, #30]
        break;
 8003036:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003038:	69bb      	ldr	r3, [r7, #24]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d074      	beq.n	8003128 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	005a      	lsls	r2, r3, #1
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	085b      	lsrs	r3, r3, #1
 8003048:	441a      	add	r2, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003052:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	2b0f      	cmp	r3, #15
 8003058:	d916      	bls.n	8003088 <UART_SetConfig+0x400>
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003060:	d212      	bcs.n	8003088 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	b29b      	uxth	r3, r3
 8003066:	f023 030f 	bic.w	r3, r3, #15
 800306a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	085b      	lsrs	r3, r3, #1
 8003070:	b29b      	uxth	r3, r3
 8003072:	f003 0307 	and.w	r3, r3, #7
 8003076:	b29a      	uxth	r2, r3
 8003078:	89fb      	ldrh	r3, [r7, #14]
 800307a:	4313      	orrs	r3, r2
 800307c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	89fa      	ldrh	r2, [r7, #14]
 8003084:	60da      	str	r2, [r3, #12]
 8003086:	e04f      	b.n	8003128 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	77bb      	strb	r3, [r7, #30]
 800308c:	e04c      	b.n	8003128 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800308e:	7ffb      	ldrb	r3, [r7, #31]
 8003090:	2b08      	cmp	r3, #8
 8003092:	d828      	bhi.n	80030e6 <UART_SetConfig+0x45e>
 8003094:	a201      	add	r2, pc, #4	; (adr r2, 800309c <UART_SetConfig+0x414>)
 8003096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800309a:	bf00      	nop
 800309c:	080030c1 	.word	0x080030c1
 80030a0:	080030c9 	.word	0x080030c9
 80030a4:	080030d1 	.word	0x080030d1
 80030a8:	080030e7 	.word	0x080030e7
 80030ac:	080030d7 	.word	0x080030d7
 80030b0:	080030e7 	.word	0x080030e7
 80030b4:	080030e7 	.word	0x080030e7
 80030b8:	080030e7 	.word	0x080030e7
 80030bc:	080030df 	.word	0x080030df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80030c0:	f7fe fd9c 	bl	8001bfc <HAL_RCC_GetPCLK1Freq>
 80030c4:	61b8      	str	r0, [r7, #24]
        break;
 80030c6:	e013      	b.n	80030f0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80030c8:	f7fe fdac 	bl	8001c24 <HAL_RCC_GetPCLK2Freq>
 80030cc:	61b8      	str	r0, [r7, #24]
        break;
 80030ce:	e00f      	b.n	80030f0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80030d0:	4b1d      	ldr	r3, [pc, #116]	; (8003148 <UART_SetConfig+0x4c0>)
 80030d2:	61bb      	str	r3, [r7, #24]
        break;
 80030d4:	e00c      	b.n	80030f0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030d6:	f7fe fca3 	bl	8001a20 <HAL_RCC_GetSysClockFreq>
 80030da:	61b8      	str	r0, [r7, #24]
        break;
 80030dc:	e008      	b.n	80030f0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80030de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80030e2:	61bb      	str	r3, [r7, #24]
        break;
 80030e4:	e004      	b.n	80030f0 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80030e6:	2300      	movs	r3, #0
 80030e8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	77bb      	strb	r3, [r7, #30]
        break;
 80030ee:	bf00      	nop
    }

    if (pclk != 0U)
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d018      	beq.n	8003128 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	085a      	lsrs	r2, r3, #1
 80030fc:	69bb      	ldr	r3, [r7, #24]
 80030fe:	441a      	add	r2, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	fbb2 f3f3 	udiv	r3, r2, r3
 8003108:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	2b0f      	cmp	r3, #15
 800310e:	d909      	bls.n	8003124 <UART_SetConfig+0x49c>
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003116:	d205      	bcs.n	8003124 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	b29a      	uxth	r2, r3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	60da      	str	r2, [r3, #12]
 8003122:	e001      	b.n	8003128 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003134:	7fbb      	ldrb	r3, [r7, #30]
}
 8003136:	4618      	mov	r0, r3
 8003138:	3720      	adds	r7, #32
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	40007c00 	.word	0x40007c00
 8003144:	40023800 	.word	0x40023800
 8003148:	00f42400 	.word	0x00f42400

0800314c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003158:	f003 0301 	and.w	r3, r3, #1
 800315c:	2b00      	cmp	r3, #0
 800315e:	d00a      	beq.n	8003176 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	430a      	orrs	r2, r1
 8003174:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800317a:	f003 0302 	and.w	r3, r3, #2
 800317e:	2b00      	cmp	r3, #0
 8003180:	d00a      	beq.n	8003198 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	430a      	orrs	r2, r1
 8003196:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319c:	f003 0304 	and.w	r3, r3, #4
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d00a      	beq.n	80031ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031be:	f003 0308 	and.w	r3, r3, #8
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d00a      	beq.n	80031dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	430a      	orrs	r2, r1
 80031da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e0:	f003 0310 	and.w	r3, r3, #16
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d00a      	beq.n	80031fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	430a      	orrs	r2, r1
 80031fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003202:	f003 0320 	and.w	r3, r3, #32
 8003206:	2b00      	cmp	r3, #0
 8003208:	d00a      	beq.n	8003220 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	430a      	orrs	r2, r1
 800321e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003224:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003228:	2b00      	cmp	r3, #0
 800322a:	d01a      	beq.n	8003262 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	430a      	orrs	r2, r1
 8003240:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003246:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800324a:	d10a      	bne.n	8003262 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	430a      	orrs	r2, r1
 8003260:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800326a:	2b00      	cmp	r3, #0
 800326c:	d00a      	beq.n	8003284 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	430a      	orrs	r2, r1
 8003282:	605a      	str	r2, [r3, #4]
  }
}
 8003284:	bf00      	nop
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b086      	sub	sp, #24
 8003294:	af02      	add	r7, sp, #8
 8003296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80032a0:	f7fd fd30 	bl	8000d04 <HAL_GetTick>
 80032a4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0308 	and.w	r3, r3, #8
 80032b0:	2b08      	cmp	r3, #8
 80032b2:	d10e      	bne.n	80032d2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80032b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80032b8:	9300      	str	r3, [sp, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2200      	movs	r2, #0
 80032be:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 f82d 	bl	8003322 <UART_WaitOnFlagUntilTimeout>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d001      	beq.n	80032d2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e023      	b.n	800331a <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0304 	and.w	r3, r3, #4
 80032dc:	2b04      	cmp	r3, #4
 80032de:	d10e      	bne.n	80032fe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80032e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80032e4:	9300      	str	r3, [sp, #0]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f000 f817 	bl	8003322 <UART_WaitOnFlagUntilTimeout>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e00d      	b.n	800331a <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2220      	movs	r2, #32
 8003302:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2220      	movs	r2, #32
 8003308:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	3710      	adds	r7, #16
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b09c      	sub	sp, #112	; 0x70
 8003326:	af00      	add	r7, sp, #0
 8003328:	60f8      	str	r0, [r7, #12]
 800332a:	60b9      	str	r1, [r7, #8]
 800332c:	603b      	str	r3, [r7, #0]
 800332e:	4613      	mov	r3, r2
 8003330:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003332:	e0a5      	b.n	8003480 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003334:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800333a:	f000 80a1 	beq.w	8003480 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800333e:	f7fd fce1 	bl	8000d04 <HAL_GetTick>
 8003342:	4602      	mov	r2, r0
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800334a:	429a      	cmp	r2, r3
 800334c:	d302      	bcc.n	8003354 <UART_WaitOnFlagUntilTimeout+0x32>
 800334e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003350:	2b00      	cmp	r3, #0
 8003352:	d13e      	bne.n	80033d2 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800335a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800335c:	e853 3f00 	ldrex	r3, [r3]
 8003360:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003362:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003364:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003368:	667b      	str	r3, [r7, #100]	; 0x64
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	461a      	mov	r2, r3
 8003370:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003372:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003374:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003376:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003378:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800337a:	e841 2300 	strex	r3, r2, [r1]
 800337e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003380:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1e6      	bne.n	8003354 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	3308      	adds	r3, #8
 800338c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800338e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003390:	e853 3f00 	ldrex	r3, [r3]
 8003394:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003396:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003398:	f023 0301 	bic.w	r3, r3, #1
 800339c:	663b      	str	r3, [r7, #96]	; 0x60
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	3308      	adds	r3, #8
 80033a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80033a6:	64ba      	str	r2, [r7, #72]	; 0x48
 80033a8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80033ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80033ae:	e841 2300 	strex	r3, r2, [r1]
 80033b2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80033b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1e5      	bne.n	8003386 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2220      	movs	r2, #32
 80033be:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2220      	movs	r2, #32
 80033c4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e067      	b.n	80034a2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0304 	and.w	r3, r3, #4
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d04f      	beq.n	8003480 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	69db      	ldr	r3, [r3, #28]
 80033e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033ee:	d147      	bne.n	8003480 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80033f8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003402:	e853 3f00 	ldrex	r3, [r3]
 8003406:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800340a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800340e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	461a      	mov	r2, r3
 8003416:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003418:	637b      	str	r3, [r7, #52]	; 0x34
 800341a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800341c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800341e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003420:	e841 2300 	strex	r3, r2, [r1]
 8003424:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003428:	2b00      	cmp	r3, #0
 800342a:	d1e6      	bne.n	80033fa <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	3308      	adds	r3, #8
 8003432:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	e853 3f00 	ldrex	r3, [r3]
 800343a:	613b      	str	r3, [r7, #16]
   return(result);
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	f023 0301 	bic.w	r3, r3, #1
 8003442:	66bb      	str	r3, [r7, #104]	; 0x68
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	3308      	adds	r3, #8
 800344a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800344c:	623a      	str	r2, [r7, #32]
 800344e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003450:	69f9      	ldr	r1, [r7, #28]
 8003452:	6a3a      	ldr	r2, [r7, #32]
 8003454:	e841 2300 	strex	r3, r2, [r1]
 8003458:	61bb      	str	r3, [r7, #24]
   return(result);
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d1e5      	bne.n	800342c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2220      	movs	r2, #32
 8003464:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2220      	movs	r2, #32
 800346a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2220      	movs	r2, #32
 8003470:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2200      	movs	r2, #0
 8003478:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800347c:	2303      	movs	r3, #3
 800347e:	e010      	b.n	80034a2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	69da      	ldr	r2, [r3, #28]
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	4013      	ands	r3, r2
 800348a:	68ba      	ldr	r2, [r7, #8]
 800348c:	429a      	cmp	r2, r3
 800348e:	bf0c      	ite	eq
 8003490:	2301      	moveq	r3, #1
 8003492:	2300      	movne	r3, #0
 8003494:	b2db      	uxtb	r3, r3
 8003496:	461a      	mov	r2, r3
 8003498:	79fb      	ldrb	r3, [r7, #7]
 800349a:	429a      	cmp	r2, r3
 800349c:	f43f af4a 	beq.w	8003334 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3770      	adds	r7, #112	; 0x70
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
	...

080034ac <__libc_init_array>:
 80034ac:	b570      	push	{r4, r5, r6, lr}
 80034ae:	4d0d      	ldr	r5, [pc, #52]	; (80034e4 <__libc_init_array+0x38>)
 80034b0:	4c0d      	ldr	r4, [pc, #52]	; (80034e8 <__libc_init_array+0x3c>)
 80034b2:	1b64      	subs	r4, r4, r5
 80034b4:	10a4      	asrs	r4, r4, #2
 80034b6:	2600      	movs	r6, #0
 80034b8:	42a6      	cmp	r6, r4
 80034ba:	d109      	bne.n	80034d0 <__libc_init_array+0x24>
 80034bc:	4d0b      	ldr	r5, [pc, #44]	; (80034ec <__libc_init_array+0x40>)
 80034be:	4c0c      	ldr	r4, [pc, #48]	; (80034f0 <__libc_init_array+0x44>)
 80034c0:	f002 fe76 	bl	80061b0 <_init>
 80034c4:	1b64      	subs	r4, r4, r5
 80034c6:	10a4      	asrs	r4, r4, #2
 80034c8:	2600      	movs	r6, #0
 80034ca:	42a6      	cmp	r6, r4
 80034cc:	d105      	bne.n	80034da <__libc_init_array+0x2e>
 80034ce:	bd70      	pop	{r4, r5, r6, pc}
 80034d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80034d4:	4798      	blx	r3
 80034d6:	3601      	adds	r6, #1
 80034d8:	e7ee      	b.n	80034b8 <__libc_init_array+0xc>
 80034da:	f855 3b04 	ldr.w	r3, [r5], #4
 80034de:	4798      	blx	r3
 80034e0:	3601      	adds	r6, #1
 80034e2:	e7f2      	b.n	80034ca <__libc_init_array+0x1e>
 80034e4:	08006604 	.word	0x08006604
 80034e8:	08006604 	.word	0x08006604
 80034ec:	08006604 	.word	0x08006604
 80034f0:	08006608 	.word	0x08006608

080034f4 <memset>:
 80034f4:	4402      	add	r2, r0
 80034f6:	4603      	mov	r3, r0
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d100      	bne.n	80034fe <memset+0xa>
 80034fc:	4770      	bx	lr
 80034fe:	f803 1b01 	strb.w	r1, [r3], #1
 8003502:	e7f9      	b.n	80034f8 <memset+0x4>

08003504 <__cvt>:
 8003504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003506:	ed2d 8b02 	vpush	{d8}
 800350a:	eeb0 8b40 	vmov.f64	d8, d0
 800350e:	b085      	sub	sp, #20
 8003510:	4617      	mov	r7, r2
 8003512:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8003514:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8003516:	ee18 2a90 	vmov	r2, s17
 800351a:	f025 0520 	bic.w	r5, r5, #32
 800351e:	2a00      	cmp	r2, #0
 8003520:	bfb6      	itet	lt
 8003522:	222d      	movlt	r2, #45	; 0x2d
 8003524:	2200      	movge	r2, #0
 8003526:	eeb1 8b40 	vneglt.f64	d8, d0
 800352a:	2d46      	cmp	r5, #70	; 0x46
 800352c:	460c      	mov	r4, r1
 800352e:	701a      	strb	r2, [r3, #0]
 8003530:	d004      	beq.n	800353c <__cvt+0x38>
 8003532:	2d45      	cmp	r5, #69	; 0x45
 8003534:	d100      	bne.n	8003538 <__cvt+0x34>
 8003536:	3401      	adds	r4, #1
 8003538:	2102      	movs	r1, #2
 800353a:	e000      	b.n	800353e <__cvt+0x3a>
 800353c:	2103      	movs	r1, #3
 800353e:	ab03      	add	r3, sp, #12
 8003540:	9301      	str	r3, [sp, #4]
 8003542:	ab02      	add	r3, sp, #8
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	4622      	mov	r2, r4
 8003548:	4633      	mov	r3, r6
 800354a:	eeb0 0b48 	vmov.f64	d0, d8
 800354e:	f000 fccb 	bl	8003ee8 <_dtoa_r>
 8003552:	2d47      	cmp	r5, #71	; 0x47
 8003554:	d109      	bne.n	800356a <__cvt+0x66>
 8003556:	07fb      	lsls	r3, r7, #31
 8003558:	d407      	bmi.n	800356a <__cvt+0x66>
 800355a:	9b03      	ldr	r3, [sp, #12]
 800355c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800355e:	1a1b      	subs	r3, r3, r0
 8003560:	6013      	str	r3, [r2, #0]
 8003562:	b005      	add	sp, #20
 8003564:	ecbd 8b02 	vpop	{d8}
 8003568:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800356a:	2d46      	cmp	r5, #70	; 0x46
 800356c:	eb00 0204 	add.w	r2, r0, r4
 8003570:	d10c      	bne.n	800358c <__cvt+0x88>
 8003572:	7803      	ldrb	r3, [r0, #0]
 8003574:	2b30      	cmp	r3, #48	; 0x30
 8003576:	d107      	bne.n	8003588 <__cvt+0x84>
 8003578:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800357c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003580:	bf1c      	itt	ne
 8003582:	f1c4 0401 	rsbne	r4, r4, #1
 8003586:	6034      	strne	r4, [r6, #0]
 8003588:	6833      	ldr	r3, [r6, #0]
 800358a:	441a      	add	r2, r3
 800358c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8003590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003594:	bf08      	it	eq
 8003596:	9203      	streq	r2, [sp, #12]
 8003598:	2130      	movs	r1, #48	; 0x30
 800359a:	9b03      	ldr	r3, [sp, #12]
 800359c:	4293      	cmp	r3, r2
 800359e:	d2dc      	bcs.n	800355a <__cvt+0x56>
 80035a0:	1c5c      	adds	r4, r3, #1
 80035a2:	9403      	str	r4, [sp, #12]
 80035a4:	7019      	strb	r1, [r3, #0]
 80035a6:	e7f8      	b.n	800359a <__cvt+0x96>

080035a8 <__exponent>:
 80035a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035aa:	4603      	mov	r3, r0
 80035ac:	2900      	cmp	r1, #0
 80035ae:	bfb8      	it	lt
 80035b0:	4249      	neglt	r1, r1
 80035b2:	f803 2b02 	strb.w	r2, [r3], #2
 80035b6:	bfb4      	ite	lt
 80035b8:	222d      	movlt	r2, #45	; 0x2d
 80035ba:	222b      	movge	r2, #43	; 0x2b
 80035bc:	2909      	cmp	r1, #9
 80035be:	7042      	strb	r2, [r0, #1]
 80035c0:	dd2a      	ble.n	8003618 <__exponent+0x70>
 80035c2:	f10d 0407 	add.w	r4, sp, #7
 80035c6:	46a4      	mov	ip, r4
 80035c8:	270a      	movs	r7, #10
 80035ca:	46a6      	mov	lr, r4
 80035cc:	460a      	mov	r2, r1
 80035ce:	fb91 f6f7 	sdiv	r6, r1, r7
 80035d2:	fb07 1516 	mls	r5, r7, r6, r1
 80035d6:	3530      	adds	r5, #48	; 0x30
 80035d8:	2a63      	cmp	r2, #99	; 0x63
 80035da:	f104 34ff 	add.w	r4, r4, #4294967295
 80035de:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80035e2:	4631      	mov	r1, r6
 80035e4:	dcf1      	bgt.n	80035ca <__exponent+0x22>
 80035e6:	3130      	adds	r1, #48	; 0x30
 80035e8:	f1ae 0502 	sub.w	r5, lr, #2
 80035ec:	f804 1c01 	strb.w	r1, [r4, #-1]
 80035f0:	1c44      	adds	r4, r0, #1
 80035f2:	4629      	mov	r1, r5
 80035f4:	4561      	cmp	r1, ip
 80035f6:	d30a      	bcc.n	800360e <__exponent+0x66>
 80035f8:	f10d 0209 	add.w	r2, sp, #9
 80035fc:	eba2 020e 	sub.w	r2, r2, lr
 8003600:	4565      	cmp	r5, ip
 8003602:	bf88      	it	hi
 8003604:	2200      	movhi	r2, #0
 8003606:	4413      	add	r3, r2
 8003608:	1a18      	subs	r0, r3, r0
 800360a:	b003      	add	sp, #12
 800360c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800360e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003612:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003616:	e7ed      	b.n	80035f4 <__exponent+0x4c>
 8003618:	2330      	movs	r3, #48	; 0x30
 800361a:	3130      	adds	r1, #48	; 0x30
 800361c:	7083      	strb	r3, [r0, #2]
 800361e:	70c1      	strb	r1, [r0, #3]
 8003620:	1d03      	adds	r3, r0, #4
 8003622:	e7f1      	b.n	8003608 <__exponent+0x60>
 8003624:	0000      	movs	r0, r0
	...

08003628 <_printf_float>:
 8003628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800362c:	b08b      	sub	sp, #44	; 0x2c
 800362e:	460c      	mov	r4, r1
 8003630:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8003634:	4616      	mov	r6, r2
 8003636:	461f      	mov	r7, r3
 8003638:	4605      	mov	r5, r0
 800363a:	f001 f9d7 	bl	80049ec <_localeconv_r>
 800363e:	f8d0 b000 	ldr.w	fp, [r0]
 8003642:	4658      	mov	r0, fp
 8003644:	f7fc fdfc 	bl	8000240 <strlen>
 8003648:	2300      	movs	r3, #0
 800364a:	9308      	str	r3, [sp, #32]
 800364c:	f8d8 3000 	ldr.w	r3, [r8]
 8003650:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003654:	6822      	ldr	r2, [r4, #0]
 8003656:	3307      	adds	r3, #7
 8003658:	f023 0307 	bic.w	r3, r3, #7
 800365c:	f103 0108 	add.w	r1, r3, #8
 8003660:	f8c8 1000 	str.w	r1, [r8]
 8003664:	4682      	mov	sl, r0
 8003666:	e9d3 0100 	ldrd	r0, r1, [r3]
 800366a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800366e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 80038d0 <_printf_float+0x2a8>
 8003672:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8003676:	eeb0 6bc0 	vabs.f64	d6, d0
 800367a:	eeb4 6b47 	vcmp.f64	d6, d7
 800367e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003682:	dd24      	ble.n	80036ce <_printf_float+0xa6>
 8003684:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8003688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800368c:	d502      	bpl.n	8003694 <_printf_float+0x6c>
 800368e:	232d      	movs	r3, #45	; 0x2d
 8003690:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003694:	4b90      	ldr	r3, [pc, #576]	; (80038d8 <_printf_float+0x2b0>)
 8003696:	4891      	ldr	r0, [pc, #580]	; (80038dc <_printf_float+0x2b4>)
 8003698:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800369c:	bf94      	ite	ls
 800369e:	4698      	movls	r8, r3
 80036a0:	4680      	movhi	r8, r0
 80036a2:	2303      	movs	r3, #3
 80036a4:	6123      	str	r3, [r4, #16]
 80036a6:	f022 0204 	bic.w	r2, r2, #4
 80036aa:	2300      	movs	r3, #0
 80036ac:	6022      	str	r2, [r4, #0]
 80036ae:	9304      	str	r3, [sp, #16]
 80036b0:	9700      	str	r7, [sp, #0]
 80036b2:	4633      	mov	r3, r6
 80036b4:	aa09      	add	r2, sp, #36	; 0x24
 80036b6:	4621      	mov	r1, r4
 80036b8:	4628      	mov	r0, r5
 80036ba:	f000 f9d3 	bl	8003a64 <_printf_common>
 80036be:	3001      	adds	r0, #1
 80036c0:	f040 808a 	bne.w	80037d8 <_printf_float+0x1b0>
 80036c4:	f04f 30ff 	mov.w	r0, #4294967295
 80036c8:	b00b      	add	sp, #44	; 0x2c
 80036ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036ce:	eeb4 0b40 	vcmp.f64	d0, d0
 80036d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036d6:	d709      	bvc.n	80036ec <_printf_float+0xc4>
 80036d8:	ee10 3a90 	vmov	r3, s1
 80036dc:	2b00      	cmp	r3, #0
 80036de:	bfbc      	itt	lt
 80036e0:	232d      	movlt	r3, #45	; 0x2d
 80036e2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80036e6:	487e      	ldr	r0, [pc, #504]	; (80038e0 <_printf_float+0x2b8>)
 80036e8:	4b7e      	ldr	r3, [pc, #504]	; (80038e4 <_printf_float+0x2bc>)
 80036ea:	e7d5      	b.n	8003698 <_printf_float+0x70>
 80036ec:	6863      	ldr	r3, [r4, #4]
 80036ee:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80036f2:	9104      	str	r1, [sp, #16]
 80036f4:	1c59      	adds	r1, r3, #1
 80036f6:	d13c      	bne.n	8003772 <_printf_float+0x14a>
 80036f8:	2306      	movs	r3, #6
 80036fa:	6063      	str	r3, [r4, #4]
 80036fc:	2300      	movs	r3, #0
 80036fe:	9303      	str	r3, [sp, #12]
 8003700:	ab08      	add	r3, sp, #32
 8003702:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8003706:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800370a:	ab07      	add	r3, sp, #28
 800370c:	6861      	ldr	r1, [r4, #4]
 800370e:	9300      	str	r3, [sp, #0]
 8003710:	6022      	str	r2, [r4, #0]
 8003712:	f10d 031b 	add.w	r3, sp, #27
 8003716:	4628      	mov	r0, r5
 8003718:	f7ff fef4 	bl	8003504 <__cvt>
 800371c:	9b04      	ldr	r3, [sp, #16]
 800371e:	9907      	ldr	r1, [sp, #28]
 8003720:	2b47      	cmp	r3, #71	; 0x47
 8003722:	4680      	mov	r8, r0
 8003724:	d108      	bne.n	8003738 <_printf_float+0x110>
 8003726:	1cc8      	adds	r0, r1, #3
 8003728:	db02      	blt.n	8003730 <_printf_float+0x108>
 800372a:	6863      	ldr	r3, [r4, #4]
 800372c:	4299      	cmp	r1, r3
 800372e:	dd41      	ble.n	80037b4 <_printf_float+0x18c>
 8003730:	f1a9 0902 	sub.w	r9, r9, #2
 8003734:	fa5f f989 	uxtb.w	r9, r9
 8003738:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800373c:	d820      	bhi.n	8003780 <_printf_float+0x158>
 800373e:	3901      	subs	r1, #1
 8003740:	464a      	mov	r2, r9
 8003742:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003746:	9107      	str	r1, [sp, #28]
 8003748:	f7ff ff2e 	bl	80035a8 <__exponent>
 800374c:	9a08      	ldr	r2, [sp, #32]
 800374e:	9004      	str	r0, [sp, #16]
 8003750:	1813      	adds	r3, r2, r0
 8003752:	2a01      	cmp	r2, #1
 8003754:	6123      	str	r3, [r4, #16]
 8003756:	dc02      	bgt.n	800375e <_printf_float+0x136>
 8003758:	6822      	ldr	r2, [r4, #0]
 800375a:	07d2      	lsls	r2, r2, #31
 800375c:	d501      	bpl.n	8003762 <_printf_float+0x13a>
 800375e:	3301      	adds	r3, #1
 8003760:	6123      	str	r3, [r4, #16]
 8003762:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d0a2      	beq.n	80036b0 <_printf_float+0x88>
 800376a:	232d      	movs	r3, #45	; 0x2d
 800376c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003770:	e79e      	b.n	80036b0 <_printf_float+0x88>
 8003772:	9904      	ldr	r1, [sp, #16]
 8003774:	2947      	cmp	r1, #71	; 0x47
 8003776:	d1c1      	bne.n	80036fc <_printf_float+0xd4>
 8003778:	2b00      	cmp	r3, #0
 800377a:	d1bf      	bne.n	80036fc <_printf_float+0xd4>
 800377c:	2301      	movs	r3, #1
 800377e:	e7bc      	b.n	80036fa <_printf_float+0xd2>
 8003780:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003784:	d118      	bne.n	80037b8 <_printf_float+0x190>
 8003786:	2900      	cmp	r1, #0
 8003788:	6863      	ldr	r3, [r4, #4]
 800378a:	dd0b      	ble.n	80037a4 <_printf_float+0x17c>
 800378c:	6121      	str	r1, [r4, #16]
 800378e:	b913      	cbnz	r3, 8003796 <_printf_float+0x16e>
 8003790:	6822      	ldr	r2, [r4, #0]
 8003792:	07d0      	lsls	r0, r2, #31
 8003794:	d502      	bpl.n	800379c <_printf_float+0x174>
 8003796:	3301      	adds	r3, #1
 8003798:	440b      	add	r3, r1
 800379a:	6123      	str	r3, [r4, #16]
 800379c:	2300      	movs	r3, #0
 800379e:	65a1      	str	r1, [r4, #88]	; 0x58
 80037a0:	9304      	str	r3, [sp, #16]
 80037a2:	e7de      	b.n	8003762 <_printf_float+0x13a>
 80037a4:	b913      	cbnz	r3, 80037ac <_printf_float+0x184>
 80037a6:	6822      	ldr	r2, [r4, #0]
 80037a8:	07d2      	lsls	r2, r2, #31
 80037aa:	d501      	bpl.n	80037b0 <_printf_float+0x188>
 80037ac:	3302      	adds	r3, #2
 80037ae:	e7f4      	b.n	800379a <_printf_float+0x172>
 80037b0:	2301      	movs	r3, #1
 80037b2:	e7f2      	b.n	800379a <_printf_float+0x172>
 80037b4:	f04f 0967 	mov.w	r9, #103	; 0x67
 80037b8:	9b08      	ldr	r3, [sp, #32]
 80037ba:	4299      	cmp	r1, r3
 80037bc:	db05      	blt.n	80037ca <_printf_float+0x1a2>
 80037be:	6823      	ldr	r3, [r4, #0]
 80037c0:	6121      	str	r1, [r4, #16]
 80037c2:	07d8      	lsls	r0, r3, #31
 80037c4:	d5ea      	bpl.n	800379c <_printf_float+0x174>
 80037c6:	1c4b      	adds	r3, r1, #1
 80037c8:	e7e7      	b.n	800379a <_printf_float+0x172>
 80037ca:	2900      	cmp	r1, #0
 80037cc:	bfd4      	ite	le
 80037ce:	f1c1 0202 	rsble	r2, r1, #2
 80037d2:	2201      	movgt	r2, #1
 80037d4:	4413      	add	r3, r2
 80037d6:	e7e0      	b.n	800379a <_printf_float+0x172>
 80037d8:	6823      	ldr	r3, [r4, #0]
 80037da:	055a      	lsls	r2, r3, #21
 80037dc:	d407      	bmi.n	80037ee <_printf_float+0x1c6>
 80037de:	6923      	ldr	r3, [r4, #16]
 80037e0:	4642      	mov	r2, r8
 80037e2:	4631      	mov	r1, r6
 80037e4:	4628      	mov	r0, r5
 80037e6:	47b8      	blx	r7
 80037e8:	3001      	adds	r0, #1
 80037ea:	d12a      	bne.n	8003842 <_printf_float+0x21a>
 80037ec:	e76a      	b.n	80036c4 <_printf_float+0x9c>
 80037ee:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80037f2:	f240 80e2 	bls.w	80039ba <_printf_float+0x392>
 80037f6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80037fa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80037fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003802:	d133      	bne.n	800386c <_printf_float+0x244>
 8003804:	4a38      	ldr	r2, [pc, #224]	; (80038e8 <_printf_float+0x2c0>)
 8003806:	2301      	movs	r3, #1
 8003808:	4631      	mov	r1, r6
 800380a:	4628      	mov	r0, r5
 800380c:	47b8      	blx	r7
 800380e:	3001      	adds	r0, #1
 8003810:	f43f af58 	beq.w	80036c4 <_printf_float+0x9c>
 8003814:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8003818:	429a      	cmp	r2, r3
 800381a:	db02      	blt.n	8003822 <_printf_float+0x1fa>
 800381c:	6823      	ldr	r3, [r4, #0]
 800381e:	07d8      	lsls	r0, r3, #31
 8003820:	d50f      	bpl.n	8003842 <_printf_float+0x21a>
 8003822:	4653      	mov	r3, sl
 8003824:	465a      	mov	r2, fp
 8003826:	4631      	mov	r1, r6
 8003828:	4628      	mov	r0, r5
 800382a:	47b8      	blx	r7
 800382c:	3001      	adds	r0, #1
 800382e:	f43f af49 	beq.w	80036c4 <_printf_float+0x9c>
 8003832:	f04f 0800 	mov.w	r8, #0
 8003836:	f104 091a 	add.w	r9, r4, #26
 800383a:	9b08      	ldr	r3, [sp, #32]
 800383c:	3b01      	subs	r3, #1
 800383e:	4543      	cmp	r3, r8
 8003840:	dc09      	bgt.n	8003856 <_printf_float+0x22e>
 8003842:	6823      	ldr	r3, [r4, #0]
 8003844:	079b      	lsls	r3, r3, #30
 8003846:	f100 8108 	bmi.w	8003a5a <_printf_float+0x432>
 800384a:	68e0      	ldr	r0, [r4, #12]
 800384c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800384e:	4298      	cmp	r0, r3
 8003850:	bfb8      	it	lt
 8003852:	4618      	movlt	r0, r3
 8003854:	e738      	b.n	80036c8 <_printf_float+0xa0>
 8003856:	2301      	movs	r3, #1
 8003858:	464a      	mov	r2, r9
 800385a:	4631      	mov	r1, r6
 800385c:	4628      	mov	r0, r5
 800385e:	47b8      	blx	r7
 8003860:	3001      	adds	r0, #1
 8003862:	f43f af2f 	beq.w	80036c4 <_printf_float+0x9c>
 8003866:	f108 0801 	add.w	r8, r8, #1
 800386a:	e7e6      	b.n	800383a <_printf_float+0x212>
 800386c:	9b07      	ldr	r3, [sp, #28]
 800386e:	2b00      	cmp	r3, #0
 8003870:	dc3c      	bgt.n	80038ec <_printf_float+0x2c4>
 8003872:	4a1d      	ldr	r2, [pc, #116]	; (80038e8 <_printf_float+0x2c0>)
 8003874:	2301      	movs	r3, #1
 8003876:	4631      	mov	r1, r6
 8003878:	4628      	mov	r0, r5
 800387a:	47b8      	blx	r7
 800387c:	3001      	adds	r0, #1
 800387e:	f43f af21 	beq.w	80036c4 <_printf_float+0x9c>
 8003882:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8003886:	4313      	orrs	r3, r2
 8003888:	d102      	bne.n	8003890 <_printf_float+0x268>
 800388a:	6823      	ldr	r3, [r4, #0]
 800388c:	07d9      	lsls	r1, r3, #31
 800388e:	d5d8      	bpl.n	8003842 <_printf_float+0x21a>
 8003890:	4653      	mov	r3, sl
 8003892:	465a      	mov	r2, fp
 8003894:	4631      	mov	r1, r6
 8003896:	4628      	mov	r0, r5
 8003898:	47b8      	blx	r7
 800389a:	3001      	adds	r0, #1
 800389c:	f43f af12 	beq.w	80036c4 <_printf_float+0x9c>
 80038a0:	f04f 0900 	mov.w	r9, #0
 80038a4:	f104 0a1a 	add.w	sl, r4, #26
 80038a8:	9b07      	ldr	r3, [sp, #28]
 80038aa:	425b      	negs	r3, r3
 80038ac:	454b      	cmp	r3, r9
 80038ae:	dc01      	bgt.n	80038b4 <_printf_float+0x28c>
 80038b0:	9b08      	ldr	r3, [sp, #32]
 80038b2:	e795      	b.n	80037e0 <_printf_float+0x1b8>
 80038b4:	2301      	movs	r3, #1
 80038b6:	4652      	mov	r2, sl
 80038b8:	4631      	mov	r1, r6
 80038ba:	4628      	mov	r0, r5
 80038bc:	47b8      	blx	r7
 80038be:	3001      	adds	r0, #1
 80038c0:	f43f af00 	beq.w	80036c4 <_printf_float+0x9c>
 80038c4:	f109 0901 	add.w	r9, r9, #1
 80038c8:	e7ee      	b.n	80038a8 <_printf_float+0x280>
 80038ca:	bf00      	nop
 80038cc:	f3af 8000 	nop.w
 80038d0:	ffffffff 	.word	0xffffffff
 80038d4:	7fefffff 	.word	0x7fefffff
 80038d8:	08006220 	.word	0x08006220
 80038dc:	08006224 	.word	0x08006224
 80038e0:	0800622c 	.word	0x0800622c
 80038e4:	08006228 	.word	0x08006228
 80038e8:	08006230 	.word	0x08006230
 80038ec:	9a08      	ldr	r2, [sp, #32]
 80038ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80038f0:	429a      	cmp	r2, r3
 80038f2:	bfa8      	it	ge
 80038f4:	461a      	movge	r2, r3
 80038f6:	2a00      	cmp	r2, #0
 80038f8:	4691      	mov	r9, r2
 80038fa:	dc38      	bgt.n	800396e <_printf_float+0x346>
 80038fc:	2300      	movs	r3, #0
 80038fe:	9305      	str	r3, [sp, #20]
 8003900:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003904:	f104 021a 	add.w	r2, r4, #26
 8003908:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800390a:	9905      	ldr	r1, [sp, #20]
 800390c:	9304      	str	r3, [sp, #16]
 800390e:	eba3 0309 	sub.w	r3, r3, r9
 8003912:	428b      	cmp	r3, r1
 8003914:	dc33      	bgt.n	800397e <_printf_float+0x356>
 8003916:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800391a:	429a      	cmp	r2, r3
 800391c:	db3c      	blt.n	8003998 <_printf_float+0x370>
 800391e:	6823      	ldr	r3, [r4, #0]
 8003920:	07da      	lsls	r2, r3, #31
 8003922:	d439      	bmi.n	8003998 <_printf_float+0x370>
 8003924:	9a08      	ldr	r2, [sp, #32]
 8003926:	9b04      	ldr	r3, [sp, #16]
 8003928:	9907      	ldr	r1, [sp, #28]
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	eba2 0901 	sub.w	r9, r2, r1
 8003930:	4599      	cmp	r9, r3
 8003932:	bfa8      	it	ge
 8003934:	4699      	movge	r9, r3
 8003936:	f1b9 0f00 	cmp.w	r9, #0
 800393a:	dc35      	bgt.n	80039a8 <_printf_float+0x380>
 800393c:	f04f 0800 	mov.w	r8, #0
 8003940:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003944:	f104 0a1a 	add.w	sl, r4, #26
 8003948:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800394c:	1a9b      	subs	r3, r3, r2
 800394e:	eba3 0309 	sub.w	r3, r3, r9
 8003952:	4543      	cmp	r3, r8
 8003954:	f77f af75 	ble.w	8003842 <_printf_float+0x21a>
 8003958:	2301      	movs	r3, #1
 800395a:	4652      	mov	r2, sl
 800395c:	4631      	mov	r1, r6
 800395e:	4628      	mov	r0, r5
 8003960:	47b8      	blx	r7
 8003962:	3001      	adds	r0, #1
 8003964:	f43f aeae 	beq.w	80036c4 <_printf_float+0x9c>
 8003968:	f108 0801 	add.w	r8, r8, #1
 800396c:	e7ec      	b.n	8003948 <_printf_float+0x320>
 800396e:	4613      	mov	r3, r2
 8003970:	4631      	mov	r1, r6
 8003972:	4642      	mov	r2, r8
 8003974:	4628      	mov	r0, r5
 8003976:	47b8      	blx	r7
 8003978:	3001      	adds	r0, #1
 800397a:	d1bf      	bne.n	80038fc <_printf_float+0x2d4>
 800397c:	e6a2      	b.n	80036c4 <_printf_float+0x9c>
 800397e:	2301      	movs	r3, #1
 8003980:	4631      	mov	r1, r6
 8003982:	4628      	mov	r0, r5
 8003984:	9204      	str	r2, [sp, #16]
 8003986:	47b8      	blx	r7
 8003988:	3001      	adds	r0, #1
 800398a:	f43f ae9b 	beq.w	80036c4 <_printf_float+0x9c>
 800398e:	9b05      	ldr	r3, [sp, #20]
 8003990:	9a04      	ldr	r2, [sp, #16]
 8003992:	3301      	adds	r3, #1
 8003994:	9305      	str	r3, [sp, #20]
 8003996:	e7b7      	b.n	8003908 <_printf_float+0x2e0>
 8003998:	4653      	mov	r3, sl
 800399a:	465a      	mov	r2, fp
 800399c:	4631      	mov	r1, r6
 800399e:	4628      	mov	r0, r5
 80039a0:	47b8      	blx	r7
 80039a2:	3001      	adds	r0, #1
 80039a4:	d1be      	bne.n	8003924 <_printf_float+0x2fc>
 80039a6:	e68d      	b.n	80036c4 <_printf_float+0x9c>
 80039a8:	9a04      	ldr	r2, [sp, #16]
 80039aa:	464b      	mov	r3, r9
 80039ac:	4442      	add	r2, r8
 80039ae:	4631      	mov	r1, r6
 80039b0:	4628      	mov	r0, r5
 80039b2:	47b8      	blx	r7
 80039b4:	3001      	adds	r0, #1
 80039b6:	d1c1      	bne.n	800393c <_printf_float+0x314>
 80039b8:	e684      	b.n	80036c4 <_printf_float+0x9c>
 80039ba:	9a08      	ldr	r2, [sp, #32]
 80039bc:	2a01      	cmp	r2, #1
 80039be:	dc01      	bgt.n	80039c4 <_printf_float+0x39c>
 80039c0:	07db      	lsls	r3, r3, #31
 80039c2:	d537      	bpl.n	8003a34 <_printf_float+0x40c>
 80039c4:	2301      	movs	r3, #1
 80039c6:	4642      	mov	r2, r8
 80039c8:	4631      	mov	r1, r6
 80039ca:	4628      	mov	r0, r5
 80039cc:	47b8      	blx	r7
 80039ce:	3001      	adds	r0, #1
 80039d0:	f43f ae78 	beq.w	80036c4 <_printf_float+0x9c>
 80039d4:	4653      	mov	r3, sl
 80039d6:	465a      	mov	r2, fp
 80039d8:	4631      	mov	r1, r6
 80039da:	4628      	mov	r0, r5
 80039dc:	47b8      	blx	r7
 80039de:	3001      	adds	r0, #1
 80039e0:	f43f ae70 	beq.w	80036c4 <_printf_float+0x9c>
 80039e4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80039e8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80039ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039f0:	d01b      	beq.n	8003a2a <_printf_float+0x402>
 80039f2:	9b08      	ldr	r3, [sp, #32]
 80039f4:	f108 0201 	add.w	r2, r8, #1
 80039f8:	3b01      	subs	r3, #1
 80039fa:	4631      	mov	r1, r6
 80039fc:	4628      	mov	r0, r5
 80039fe:	47b8      	blx	r7
 8003a00:	3001      	adds	r0, #1
 8003a02:	d10e      	bne.n	8003a22 <_printf_float+0x3fa>
 8003a04:	e65e      	b.n	80036c4 <_printf_float+0x9c>
 8003a06:	2301      	movs	r3, #1
 8003a08:	464a      	mov	r2, r9
 8003a0a:	4631      	mov	r1, r6
 8003a0c:	4628      	mov	r0, r5
 8003a0e:	47b8      	blx	r7
 8003a10:	3001      	adds	r0, #1
 8003a12:	f43f ae57 	beq.w	80036c4 <_printf_float+0x9c>
 8003a16:	f108 0801 	add.w	r8, r8, #1
 8003a1a:	9b08      	ldr	r3, [sp, #32]
 8003a1c:	3b01      	subs	r3, #1
 8003a1e:	4543      	cmp	r3, r8
 8003a20:	dcf1      	bgt.n	8003a06 <_printf_float+0x3de>
 8003a22:	9b04      	ldr	r3, [sp, #16]
 8003a24:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003a28:	e6db      	b.n	80037e2 <_printf_float+0x1ba>
 8003a2a:	f04f 0800 	mov.w	r8, #0
 8003a2e:	f104 091a 	add.w	r9, r4, #26
 8003a32:	e7f2      	b.n	8003a1a <_printf_float+0x3f2>
 8003a34:	2301      	movs	r3, #1
 8003a36:	4642      	mov	r2, r8
 8003a38:	e7df      	b.n	80039fa <_printf_float+0x3d2>
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	464a      	mov	r2, r9
 8003a3e:	4631      	mov	r1, r6
 8003a40:	4628      	mov	r0, r5
 8003a42:	47b8      	blx	r7
 8003a44:	3001      	adds	r0, #1
 8003a46:	f43f ae3d 	beq.w	80036c4 <_printf_float+0x9c>
 8003a4a:	f108 0801 	add.w	r8, r8, #1
 8003a4e:	68e3      	ldr	r3, [r4, #12]
 8003a50:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003a52:	1a5b      	subs	r3, r3, r1
 8003a54:	4543      	cmp	r3, r8
 8003a56:	dcf0      	bgt.n	8003a3a <_printf_float+0x412>
 8003a58:	e6f7      	b.n	800384a <_printf_float+0x222>
 8003a5a:	f04f 0800 	mov.w	r8, #0
 8003a5e:	f104 0919 	add.w	r9, r4, #25
 8003a62:	e7f4      	b.n	8003a4e <_printf_float+0x426>

08003a64 <_printf_common>:
 8003a64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a68:	4616      	mov	r6, r2
 8003a6a:	4699      	mov	r9, r3
 8003a6c:	688a      	ldr	r2, [r1, #8]
 8003a6e:	690b      	ldr	r3, [r1, #16]
 8003a70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003a74:	4293      	cmp	r3, r2
 8003a76:	bfb8      	it	lt
 8003a78:	4613      	movlt	r3, r2
 8003a7a:	6033      	str	r3, [r6, #0]
 8003a7c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003a80:	4607      	mov	r7, r0
 8003a82:	460c      	mov	r4, r1
 8003a84:	b10a      	cbz	r2, 8003a8a <_printf_common+0x26>
 8003a86:	3301      	adds	r3, #1
 8003a88:	6033      	str	r3, [r6, #0]
 8003a8a:	6823      	ldr	r3, [r4, #0]
 8003a8c:	0699      	lsls	r1, r3, #26
 8003a8e:	bf42      	ittt	mi
 8003a90:	6833      	ldrmi	r3, [r6, #0]
 8003a92:	3302      	addmi	r3, #2
 8003a94:	6033      	strmi	r3, [r6, #0]
 8003a96:	6825      	ldr	r5, [r4, #0]
 8003a98:	f015 0506 	ands.w	r5, r5, #6
 8003a9c:	d106      	bne.n	8003aac <_printf_common+0x48>
 8003a9e:	f104 0a19 	add.w	sl, r4, #25
 8003aa2:	68e3      	ldr	r3, [r4, #12]
 8003aa4:	6832      	ldr	r2, [r6, #0]
 8003aa6:	1a9b      	subs	r3, r3, r2
 8003aa8:	42ab      	cmp	r3, r5
 8003aaa:	dc26      	bgt.n	8003afa <_printf_common+0x96>
 8003aac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003ab0:	1e13      	subs	r3, r2, #0
 8003ab2:	6822      	ldr	r2, [r4, #0]
 8003ab4:	bf18      	it	ne
 8003ab6:	2301      	movne	r3, #1
 8003ab8:	0692      	lsls	r2, r2, #26
 8003aba:	d42b      	bmi.n	8003b14 <_printf_common+0xb0>
 8003abc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003ac0:	4649      	mov	r1, r9
 8003ac2:	4638      	mov	r0, r7
 8003ac4:	47c0      	blx	r8
 8003ac6:	3001      	adds	r0, #1
 8003ac8:	d01e      	beq.n	8003b08 <_printf_common+0xa4>
 8003aca:	6823      	ldr	r3, [r4, #0]
 8003acc:	68e5      	ldr	r5, [r4, #12]
 8003ace:	6832      	ldr	r2, [r6, #0]
 8003ad0:	f003 0306 	and.w	r3, r3, #6
 8003ad4:	2b04      	cmp	r3, #4
 8003ad6:	bf08      	it	eq
 8003ad8:	1aad      	subeq	r5, r5, r2
 8003ada:	68a3      	ldr	r3, [r4, #8]
 8003adc:	6922      	ldr	r2, [r4, #16]
 8003ade:	bf0c      	ite	eq
 8003ae0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ae4:	2500      	movne	r5, #0
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	bfc4      	itt	gt
 8003aea:	1a9b      	subgt	r3, r3, r2
 8003aec:	18ed      	addgt	r5, r5, r3
 8003aee:	2600      	movs	r6, #0
 8003af0:	341a      	adds	r4, #26
 8003af2:	42b5      	cmp	r5, r6
 8003af4:	d11a      	bne.n	8003b2c <_printf_common+0xc8>
 8003af6:	2000      	movs	r0, #0
 8003af8:	e008      	b.n	8003b0c <_printf_common+0xa8>
 8003afa:	2301      	movs	r3, #1
 8003afc:	4652      	mov	r2, sl
 8003afe:	4649      	mov	r1, r9
 8003b00:	4638      	mov	r0, r7
 8003b02:	47c0      	blx	r8
 8003b04:	3001      	adds	r0, #1
 8003b06:	d103      	bne.n	8003b10 <_printf_common+0xac>
 8003b08:	f04f 30ff 	mov.w	r0, #4294967295
 8003b0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b10:	3501      	adds	r5, #1
 8003b12:	e7c6      	b.n	8003aa2 <_printf_common+0x3e>
 8003b14:	18e1      	adds	r1, r4, r3
 8003b16:	1c5a      	adds	r2, r3, #1
 8003b18:	2030      	movs	r0, #48	; 0x30
 8003b1a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003b1e:	4422      	add	r2, r4
 8003b20:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003b24:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003b28:	3302      	adds	r3, #2
 8003b2a:	e7c7      	b.n	8003abc <_printf_common+0x58>
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	4622      	mov	r2, r4
 8003b30:	4649      	mov	r1, r9
 8003b32:	4638      	mov	r0, r7
 8003b34:	47c0      	blx	r8
 8003b36:	3001      	adds	r0, #1
 8003b38:	d0e6      	beq.n	8003b08 <_printf_common+0xa4>
 8003b3a:	3601      	adds	r6, #1
 8003b3c:	e7d9      	b.n	8003af2 <_printf_common+0x8e>
	...

08003b40 <_printf_i>:
 8003b40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b44:	460c      	mov	r4, r1
 8003b46:	4691      	mov	r9, r2
 8003b48:	7e27      	ldrb	r7, [r4, #24]
 8003b4a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003b4c:	2f78      	cmp	r7, #120	; 0x78
 8003b4e:	4680      	mov	r8, r0
 8003b50:	469a      	mov	sl, r3
 8003b52:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b56:	d807      	bhi.n	8003b68 <_printf_i+0x28>
 8003b58:	2f62      	cmp	r7, #98	; 0x62
 8003b5a:	d80a      	bhi.n	8003b72 <_printf_i+0x32>
 8003b5c:	2f00      	cmp	r7, #0
 8003b5e:	f000 80d8 	beq.w	8003d12 <_printf_i+0x1d2>
 8003b62:	2f58      	cmp	r7, #88	; 0x58
 8003b64:	f000 80a3 	beq.w	8003cae <_printf_i+0x16e>
 8003b68:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003b6c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003b70:	e03a      	b.n	8003be8 <_printf_i+0xa8>
 8003b72:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003b76:	2b15      	cmp	r3, #21
 8003b78:	d8f6      	bhi.n	8003b68 <_printf_i+0x28>
 8003b7a:	a001      	add	r0, pc, #4	; (adr r0, 8003b80 <_printf_i+0x40>)
 8003b7c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003b80:	08003bd9 	.word	0x08003bd9
 8003b84:	08003bed 	.word	0x08003bed
 8003b88:	08003b69 	.word	0x08003b69
 8003b8c:	08003b69 	.word	0x08003b69
 8003b90:	08003b69 	.word	0x08003b69
 8003b94:	08003b69 	.word	0x08003b69
 8003b98:	08003bed 	.word	0x08003bed
 8003b9c:	08003b69 	.word	0x08003b69
 8003ba0:	08003b69 	.word	0x08003b69
 8003ba4:	08003b69 	.word	0x08003b69
 8003ba8:	08003b69 	.word	0x08003b69
 8003bac:	08003cf9 	.word	0x08003cf9
 8003bb0:	08003c1d 	.word	0x08003c1d
 8003bb4:	08003cdb 	.word	0x08003cdb
 8003bb8:	08003b69 	.word	0x08003b69
 8003bbc:	08003b69 	.word	0x08003b69
 8003bc0:	08003d1b 	.word	0x08003d1b
 8003bc4:	08003b69 	.word	0x08003b69
 8003bc8:	08003c1d 	.word	0x08003c1d
 8003bcc:	08003b69 	.word	0x08003b69
 8003bd0:	08003b69 	.word	0x08003b69
 8003bd4:	08003ce3 	.word	0x08003ce3
 8003bd8:	680b      	ldr	r3, [r1, #0]
 8003bda:	1d1a      	adds	r2, r3, #4
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	600a      	str	r2, [r1, #0]
 8003be0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003be4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003be8:	2301      	movs	r3, #1
 8003bea:	e0a3      	b.n	8003d34 <_printf_i+0x1f4>
 8003bec:	6825      	ldr	r5, [r4, #0]
 8003bee:	6808      	ldr	r0, [r1, #0]
 8003bf0:	062e      	lsls	r6, r5, #24
 8003bf2:	f100 0304 	add.w	r3, r0, #4
 8003bf6:	d50a      	bpl.n	8003c0e <_printf_i+0xce>
 8003bf8:	6805      	ldr	r5, [r0, #0]
 8003bfa:	600b      	str	r3, [r1, #0]
 8003bfc:	2d00      	cmp	r5, #0
 8003bfe:	da03      	bge.n	8003c08 <_printf_i+0xc8>
 8003c00:	232d      	movs	r3, #45	; 0x2d
 8003c02:	426d      	negs	r5, r5
 8003c04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c08:	485e      	ldr	r0, [pc, #376]	; (8003d84 <_printf_i+0x244>)
 8003c0a:	230a      	movs	r3, #10
 8003c0c:	e019      	b.n	8003c42 <_printf_i+0x102>
 8003c0e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003c12:	6805      	ldr	r5, [r0, #0]
 8003c14:	600b      	str	r3, [r1, #0]
 8003c16:	bf18      	it	ne
 8003c18:	b22d      	sxthne	r5, r5
 8003c1a:	e7ef      	b.n	8003bfc <_printf_i+0xbc>
 8003c1c:	680b      	ldr	r3, [r1, #0]
 8003c1e:	6825      	ldr	r5, [r4, #0]
 8003c20:	1d18      	adds	r0, r3, #4
 8003c22:	6008      	str	r0, [r1, #0]
 8003c24:	0628      	lsls	r0, r5, #24
 8003c26:	d501      	bpl.n	8003c2c <_printf_i+0xec>
 8003c28:	681d      	ldr	r5, [r3, #0]
 8003c2a:	e002      	b.n	8003c32 <_printf_i+0xf2>
 8003c2c:	0669      	lsls	r1, r5, #25
 8003c2e:	d5fb      	bpl.n	8003c28 <_printf_i+0xe8>
 8003c30:	881d      	ldrh	r5, [r3, #0]
 8003c32:	4854      	ldr	r0, [pc, #336]	; (8003d84 <_printf_i+0x244>)
 8003c34:	2f6f      	cmp	r7, #111	; 0x6f
 8003c36:	bf0c      	ite	eq
 8003c38:	2308      	moveq	r3, #8
 8003c3a:	230a      	movne	r3, #10
 8003c3c:	2100      	movs	r1, #0
 8003c3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003c42:	6866      	ldr	r6, [r4, #4]
 8003c44:	60a6      	str	r6, [r4, #8]
 8003c46:	2e00      	cmp	r6, #0
 8003c48:	bfa2      	ittt	ge
 8003c4a:	6821      	ldrge	r1, [r4, #0]
 8003c4c:	f021 0104 	bicge.w	r1, r1, #4
 8003c50:	6021      	strge	r1, [r4, #0]
 8003c52:	b90d      	cbnz	r5, 8003c58 <_printf_i+0x118>
 8003c54:	2e00      	cmp	r6, #0
 8003c56:	d04d      	beq.n	8003cf4 <_printf_i+0x1b4>
 8003c58:	4616      	mov	r6, r2
 8003c5a:	fbb5 f1f3 	udiv	r1, r5, r3
 8003c5e:	fb03 5711 	mls	r7, r3, r1, r5
 8003c62:	5dc7      	ldrb	r7, [r0, r7]
 8003c64:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003c68:	462f      	mov	r7, r5
 8003c6a:	42bb      	cmp	r3, r7
 8003c6c:	460d      	mov	r5, r1
 8003c6e:	d9f4      	bls.n	8003c5a <_printf_i+0x11a>
 8003c70:	2b08      	cmp	r3, #8
 8003c72:	d10b      	bne.n	8003c8c <_printf_i+0x14c>
 8003c74:	6823      	ldr	r3, [r4, #0]
 8003c76:	07df      	lsls	r7, r3, #31
 8003c78:	d508      	bpl.n	8003c8c <_printf_i+0x14c>
 8003c7a:	6923      	ldr	r3, [r4, #16]
 8003c7c:	6861      	ldr	r1, [r4, #4]
 8003c7e:	4299      	cmp	r1, r3
 8003c80:	bfde      	ittt	le
 8003c82:	2330      	movle	r3, #48	; 0x30
 8003c84:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003c88:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003c8c:	1b92      	subs	r2, r2, r6
 8003c8e:	6122      	str	r2, [r4, #16]
 8003c90:	f8cd a000 	str.w	sl, [sp]
 8003c94:	464b      	mov	r3, r9
 8003c96:	aa03      	add	r2, sp, #12
 8003c98:	4621      	mov	r1, r4
 8003c9a:	4640      	mov	r0, r8
 8003c9c:	f7ff fee2 	bl	8003a64 <_printf_common>
 8003ca0:	3001      	adds	r0, #1
 8003ca2:	d14c      	bne.n	8003d3e <_printf_i+0x1fe>
 8003ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ca8:	b004      	add	sp, #16
 8003caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cae:	4835      	ldr	r0, [pc, #212]	; (8003d84 <_printf_i+0x244>)
 8003cb0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003cb4:	6823      	ldr	r3, [r4, #0]
 8003cb6:	680e      	ldr	r6, [r1, #0]
 8003cb8:	061f      	lsls	r7, r3, #24
 8003cba:	f856 5b04 	ldr.w	r5, [r6], #4
 8003cbe:	600e      	str	r6, [r1, #0]
 8003cc0:	d514      	bpl.n	8003cec <_printf_i+0x1ac>
 8003cc2:	07d9      	lsls	r1, r3, #31
 8003cc4:	bf44      	itt	mi
 8003cc6:	f043 0320 	orrmi.w	r3, r3, #32
 8003cca:	6023      	strmi	r3, [r4, #0]
 8003ccc:	b91d      	cbnz	r5, 8003cd6 <_printf_i+0x196>
 8003cce:	6823      	ldr	r3, [r4, #0]
 8003cd0:	f023 0320 	bic.w	r3, r3, #32
 8003cd4:	6023      	str	r3, [r4, #0]
 8003cd6:	2310      	movs	r3, #16
 8003cd8:	e7b0      	b.n	8003c3c <_printf_i+0xfc>
 8003cda:	6823      	ldr	r3, [r4, #0]
 8003cdc:	f043 0320 	orr.w	r3, r3, #32
 8003ce0:	6023      	str	r3, [r4, #0]
 8003ce2:	2378      	movs	r3, #120	; 0x78
 8003ce4:	4828      	ldr	r0, [pc, #160]	; (8003d88 <_printf_i+0x248>)
 8003ce6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003cea:	e7e3      	b.n	8003cb4 <_printf_i+0x174>
 8003cec:	065e      	lsls	r6, r3, #25
 8003cee:	bf48      	it	mi
 8003cf0:	b2ad      	uxthmi	r5, r5
 8003cf2:	e7e6      	b.n	8003cc2 <_printf_i+0x182>
 8003cf4:	4616      	mov	r6, r2
 8003cf6:	e7bb      	b.n	8003c70 <_printf_i+0x130>
 8003cf8:	680b      	ldr	r3, [r1, #0]
 8003cfa:	6826      	ldr	r6, [r4, #0]
 8003cfc:	6960      	ldr	r0, [r4, #20]
 8003cfe:	1d1d      	adds	r5, r3, #4
 8003d00:	600d      	str	r5, [r1, #0]
 8003d02:	0635      	lsls	r5, r6, #24
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	d501      	bpl.n	8003d0c <_printf_i+0x1cc>
 8003d08:	6018      	str	r0, [r3, #0]
 8003d0a:	e002      	b.n	8003d12 <_printf_i+0x1d2>
 8003d0c:	0671      	lsls	r1, r6, #25
 8003d0e:	d5fb      	bpl.n	8003d08 <_printf_i+0x1c8>
 8003d10:	8018      	strh	r0, [r3, #0]
 8003d12:	2300      	movs	r3, #0
 8003d14:	6123      	str	r3, [r4, #16]
 8003d16:	4616      	mov	r6, r2
 8003d18:	e7ba      	b.n	8003c90 <_printf_i+0x150>
 8003d1a:	680b      	ldr	r3, [r1, #0]
 8003d1c:	1d1a      	adds	r2, r3, #4
 8003d1e:	600a      	str	r2, [r1, #0]
 8003d20:	681e      	ldr	r6, [r3, #0]
 8003d22:	6862      	ldr	r2, [r4, #4]
 8003d24:	2100      	movs	r1, #0
 8003d26:	4630      	mov	r0, r6
 8003d28:	f7fc fa92 	bl	8000250 <memchr>
 8003d2c:	b108      	cbz	r0, 8003d32 <_printf_i+0x1f2>
 8003d2e:	1b80      	subs	r0, r0, r6
 8003d30:	6060      	str	r0, [r4, #4]
 8003d32:	6863      	ldr	r3, [r4, #4]
 8003d34:	6123      	str	r3, [r4, #16]
 8003d36:	2300      	movs	r3, #0
 8003d38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d3c:	e7a8      	b.n	8003c90 <_printf_i+0x150>
 8003d3e:	6923      	ldr	r3, [r4, #16]
 8003d40:	4632      	mov	r2, r6
 8003d42:	4649      	mov	r1, r9
 8003d44:	4640      	mov	r0, r8
 8003d46:	47d0      	blx	sl
 8003d48:	3001      	adds	r0, #1
 8003d4a:	d0ab      	beq.n	8003ca4 <_printf_i+0x164>
 8003d4c:	6823      	ldr	r3, [r4, #0]
 8003d4e:	079b      	lsls	r3, r3, #30
 8003d50:	d413      	bmi.n	8003d7a <_printf_i+0x23a>
 8003d52:	68e0      	ldr	r0, [r4, #12]
 8003d54:	9b03      	ldr	r3, [sp, #12]
 8003d56:	4298      	cmp	r0, r3
 8003d58:	bfb8      	it	lt
 8003d5a:	4618      	movlt	r0, r3
 8003d5c:	e7a4      	b.n	8003ca8 <_printf_i+0x168>
 8003d5e:	2301      	movs	r3, #1
 8003d60:	4632      	mov	r2, r6
 8003d62:	4649      	mov	r1, r9
 8003d64:	4640      	mov	r0, r8
 8003d66:	47d0      	blx	sl
 8003d68:	3001      	adds	r0, #1
 8003d6a:	d09b      	beq.n	8003ca4 <_printf_i+0x164>
 8003d6c:	3501      	adds	r5, #1
 8003d6e:	68e3      	ldr	r3, [r4, #12]
 8003d70:	9903      	ldr	r1, [sp, #12]
 8003d72:	1a5b      	subs	r3, r3, r1
 8003d74:	42ab      	cmp	r3, r5
 8003d76:	dcf2      	bgt.n	8003d5e <_printf_i+0x21e>
 8003d78:	e7eb      	b.n	8003d52 <_printf_i+0x212>
 8003d7a:	2500      	movs	r5, #0
 8003d7c:	f104 0619 	add.w	r6, r4, #25
 8003d80:	e7f5      	b.n	8003d6e <_printf_i+0x22e>
 8003d82:	bf00      	nop
 8003d84:	08006232 	.word	0x08006232
 8003d88:	08006243 	.word	0x08006243

08003d8c <siprintf>:
 8003d8c:	b40e      	push	{r1, r2, r3}
 8003d8e:	b500      	push	{lr}
 8003d90:	b09c      	sub	sp, #112	; 0x70
 8003d92:	ab1d      	add	r3, sp, #116	; 0x74
 8003d94:	9002      	str	r0, [sp, #8]
 8003d96:	9006      	str	r0, [sp, #24]
 8003d98:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003d9c:	4809      	ldr	r0, [pc, #36]	; (8003dc4 <siprintf+0x38>)
 8003d9e:	9107      	str	r1, [sp, #28]
 8003da0:	9104      	str	r1, [sp, #16]
 8003da2:	4909      	ldr	r1, [pc, #36]	; (8003dc8 <siprintf+0x3c>)
 8003da4:	f853 2b04 	ldr.w	r2, [r3], #4
 8003da8:	9105      	str	r1, [sp, #20]
 8003daa:	6800      	ldr	r0, [r0, #0]
 8003dac:	9301      	str	r3, [sp, #4]
 8003dae:	a902      	add	r1, sp, #8
 8003db0:	f001 faca 	bl	8005348 <_svfiprintf_r>
 8003db4:	9b02      	ldr	r3, [sp, #8]
 8003db6:	2200      	movs	r2, #0
 8003db8:	701a      	strb	r2, [r3, #0]
 8003dba:	b01c      	add	sp, #112	; 0x70
 8003dbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8003dc0:	b003      	add	sp, #12
 8003dc2:	4770      	bx	lr
 8003dc4:	2000000c 	.word	0x2000000c
 8003dc8:	ffff0208 	.word	0xffff0208

08003dcc <quorem>:
 8003dcc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dd0:	6903      	ldr	r3, [r0, #16]
 8003dd2:	690c      	ldr	r4, [r1, #16]
 8003dd4:	42a3      	cmp	r3, r4
 8003dd6:	4607      	mov	r7, r0
 8003dd8:	f2c0 8081 	blt.w	8003ede <quorem+0x112>
 8003ddc:	3c01      	subs	r4, #1
 8003dde:	f101 0814 	add.w	r8, r1, #20
 8003de2:	f100 0514 	add.w	r5, r0, #20
 8003de6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003dea:	9301      	str	r3, [sp, #4]
 8003dec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003df0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003df4:	3301      	adds	r3, #1
 8003df6:	429a      	cmp	r2, r3
 8003df8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003dfc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003e00:	fbb2 f6f3 	udiv	r6, r2, r3
 8003e04:	d331      	bcc.n	8003e6a <quorem+0x9e>
 8003e06:	f04f 0e00 	mov.w	lr, #0
 8003e0a:	4640      	mov	r0, r8
 8003e0c:	46ac      	mov	ip, r5
 8003e0e:	46f2      	mov	sl, lr
 8003e10:	f850 2b04 	ldr.w	r2, [r0], #4
 8003e14:	b293      	uxth	r3, r2
 8003e16:	fb06 e303 	mla	r3, r6, r3, lr
 8003e1a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	ebaa 0303 	sub.w	r3, sl, r3
 8003e24:	0c12      	lsrs	r2, r2, #16
 8003e26:	f8dc a000 	ldr.w	sl, [ip]
 8003e2a:	fb06 e202 	mla	r2, r6, r2, lr
 8003e2e:	fa13 f38a 	uxtah	r3, r3, sl
 8003e32:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003e36:	fa1f fa82 	uxth.w	sl, r2
 8003e3a:	f8dc 2000 	ldr.w	r2, [ip]
 8003e3e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8003e42:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003e4c:	4581      	cmp	r9, r0
 8003e4e:	f84c 3b04 	str.w	r3, [ip], #4
 8003e52:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003e56:	d2db      	bcs.n	8003e10 <quorem+0x44>
 8003e58:	f855 300b 	ldr.w	r3, [r5, fp]
 8003e5c:	b92b      	cbnz	r3, 8003e6a <quorem+0x9e>
 8003e5e:	9b01      	ldr	r3, [sp, #4]
 8003e60:	3b04      	subs	r3, #4
 8003e62:	429d      	cmp	r5, r3
 8003e64:	461a      	mov	r2, r3
 8003e66:	d32e      	bcc.n	8003ec6 <quorem+0xfa>
 8003e68:	613c      	str	r4, [r7, #16]
 8003e6a:	4638      	mov	r0, r7
 8003e6c:	f001 f856 	bl	8004f1c <__mcmp>
 8003e70:	2800      	cmp	r0, #0
 8003e72:	db24      	blt.n	8003ebe <quorem+0xf2>
 8003e74:	3601      	adds	r6, #1
 8003e76:	4628      	mov	r0, r5
 8003e78:	f04f 0c00 	mov.w	ip, #0
 8003e7c:	f858 2b04 	ldr.w	r2, [r8], #4
 8003e80:	f8d0 e000 	ldr.w	lr, [r0]
 8003e84:	b293      	uxth	r3, r2
 8003e86:	ebac 0303 	sub.w	r3, ip, r3
 8003e8a:	0c12      	lsrs	r2, r2, #16
 8003e8c:	fa13 f38e 	uxtah	r3, r3, lr
 8003e90:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003e94:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003e9e:	45c1      	cmp	r9, r8
 8003ea0:	f840 3b04 	str.w	r3, [r0], #4
 8003ea4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003ea8:	d2e8      	bcs.n	8003e7c <quorem+0xb0>
 8003eaa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003eae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003eb2:	b922      	cbnz	r2, 8003ebe <quorem+0xf2>
 8003eb4:	3b04      	subs	r3, #4
 8003eb6:	429d      	cmp	r5, r3
 8003eb8:	461a      	mov	r2, r3
 8003eba:	d30a      	bcc.n	8003ed2 <quorem+0x106>
 8003ebc:	613c      	str	r4, [r7, #16]
 8003ebe:	4630      	mov	r0, r6
 8003ec0:	b003      	add	sp, #12
 8003ec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ec6:	6812      	ldr	r2, [r2, #0]
 8003ec8:	3b04      	subs	r3, #4
 8003eca:	2a00      	cmp	r2, #0
 8003ecc:	d1cc      	bne.n	8003e68 <quorem+0x9c>
 8003ece:	3c01      	subs	r4, #1
 8003ed0:	e7c7      	b.n	8003e62 <quorem+0x96>
 8003ed2:	6812      	ldr	r2, [r2, #0]
 8003ed4:	3b04      	subs	r3, #4
 8003ed6:	2a00      	cmp	r2, #0
 8003ed8:	d1f0      	bne.n	8003ebc <quorem+0xf0>
 8003eda:	3c01      	subs	r4, #1
 8003edc:	e7eb      	b.n	8003eb6 <quorem+0xea>
 8003ede:	2000      	movs	r0, #0
 8003ee0:	e7ee      	b.n	8003ec0 <quorem+0xf4>
 8003ee2:	0000      	movs	r0, r0
 8003ee4:	0000      	movs	r0, r0
	...

08003ee8 <_dtoa_r>:
 8003ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003eec:	ec59 8b10 	vmov	r8, r9, d0
 8003ef0:	b095      	sub	sp, #84	; 0x54
 8003ef2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003ef4:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8003ef6:	9107      	str	r1, [sp, #28]
 8003ef8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003efc:	4606      	mov	r6, r0
 8003efe:	9209      	str	r2, [sp, #36]	; 0x24
 8003f00:	9310      	str	r3, [sp, #64]	; 0x40
 8003f02:	b975      	cbnz	r5, 8003f22 <_dtoa_r+0x3a>
 8003f04:	2010      	movs	r0, #16
 8003f06:	f000 fd75 	bl	80049f4 <malloc>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	6270      	str	r0, [r6, #36]	; 0x24
 8003f0e:	b920      	cbnz	r0, 8003f1a <_dtoa_r+0x32>
 8003f10:	4bab      	ldr	r3, [pc, #684]	; (80041c0 <_dtoa_r+0x2d8>)
 8003f12:	21ea      	movs	r1, #234	; 0xea
 8003f14:	48ab      	ldr	r0, [pc, #684]	; (80041c4 <_dtoa_r+0x2dc>)
 8003f16:	f001 fb27 	bl	8005568 <__assert_func>
 8003f1a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003f1e:	6005      	str	r5, [r0, #0]
 8003f20:	60c5      	str	r5, [r0, #12]
 8003f22:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8003f24:	6819      	ldr	r1, [r3, #0]
 8003f26:	b151      	cbz	r1, 8003f3e <_dtoa_r+0x56>
 8003f28:	685a      	ldr	r2, [r3, #4]
 8003f2a:	604a      	str	r2, [r1, #4]
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	4093      	lsls	r3, r2
 8003f30:	608b      	str	r3, [r1, #8]
 8003f32:	4630      	mov	r0, r6
 8003f34:	f000 fdb4 	bl	8004aa0 <_Bfree>
 8003f38:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	601a      	str	r2, [r3, #0]
 8003f3e:	f1b9 0300 	subs.w	r3, r9, #0
 8003f42:	bfbb      	ittet	lt
 8003f44:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003f48:	9303      	strlt	r3, [sp, #12]
 8003f4a:	2300      	movge	r3, #0
 8003f4c:	2201      	movlt	r2, #1
 8003f4e:	bfac      	ite	ge
 8003f50:	6023      	strge	r3, [r4, #0]
 8003f52:	6022      	strlt	r2, [r4, #0]
 8003f54:	4b9c      	ldr	r3, [pc, #624]	; (80041c8 <_dtoa_r+0x2e0>)
 8003f56:	9c03      	ldr	r4, [sp, #12]
 8003f58:	43a3      	bics	r3, r4
 8003f5a:	d11a      	bne.n	8003f92 <_dtoa_r+0xaa>
 8003f5c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003f5e:	f242 730f 	movw	r3, #9999	; 0x270f
 8003f62:	6013      	str	r3, [r2, #0]
 8003f64:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8003f68:	ea53 0308 	orrs.w	r3, r3, r8
 8003f6c:	f000 8512 	beq.w	8004994 <_dtoa_r+0xaac>
 8003f70:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003f72:	b953      	cbnz	r3, 8003f8a <_dtoa_r+0xa2>
 8003f74:	4b95      	ldr	r3, [pc, #596]	; (80041cc <_dtoa_r+0x2e4>)
 8003f76:	e01f      	b.n	8003fb8 <_dtoa_r+0xd0>
 8003f78:	4b95      	ldr	r3, [pc, #596]	; (80041d0 <_dtoa_r+0x2e8>)
 8003f7a:	9300      	str	r3, [sp, #0]
 8003f7c:	3308      	adds	r3, #8
 8003f7e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8003f80:	6013      	str	r3, [r2, #0]
 8003f82:	9800      	ldr	r0, [sp, #0]
 8003f84:	b015      	add	sp, #84	; 0x54
 8003f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f8a:	4b90      	ldr	r3, [pc, #576]	; (80041cc <_dtoa_r+0x2e4>)
 8003f8c:	9300      	str	r3, [sp, #0]
 8003f8e:	3303      	adds	r3, #3
 8003f90:	e7f5      	b.n	8003f7e <_dtoa_r+0x96>
 8003f92:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003f96:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8003f9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f9e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8003fa2:	d10b      	bne.n	8003fbc <_dtoa_r+0xd4>
 8003fa4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	6013      	str	r3, [r2, #0]
 8003faa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f000 84ee 	beq.w	800498e <_dtoa_r+0xaa6>
 8003fb2:	4888      	ldr	r0, [pc, #544]	; (80041d4 <_dtoa_r+0x2ec>)
 8003fb4:	6018      	str	r0, [r3, #0]
 8003fb6:	1e43      	subs	r3, r0, #1
 8003fb8:	9300      	str	r3, [sp, #0]
 8003fba:	e7e2      	b.n	8003f82 <_dtoa_r+0x9a>
 8003fbc:	a913      	add	r1, sp, #76	; 0x4c
 8003fbe:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8003fc2:	aa12      	add	r2, sp, #72	; 0x48
 8003fc4:	4630      	mov	r0, r6
 8003fc6:	f001 f84d 	bl	8005064 <__d2b>
 8003fca:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8003fce:	4605      	mov	r5, r0
 8003fd0:	9812      	ldr	r0, [sp, #72]	; 0x48
 8003fd2:	2900      	cmp	r1, #0
 8003fd4:	d047      	beq.n	8004066 <_dtoa_r+0x17e>
 8003fd6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8003fd8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8003fdc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003fe0:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8003fe4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8003fe8:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8003fec:	2400      	movs	r4, #0
 8003fee:	ec43 2b16 	vmov	d6, r2, r3
 8003ff2:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8003ff6:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 80041a8 <_dtoa_r+0x2c0>
 8003ffa:	ee36 7b47 	vsub.f64	d7, d6, d7
 8003ffe:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 80041b0 <_dtoa_r+0x2c8>
 8004002:	eea7 6b05 	vfma.f64	d6, d7, d5
 8004006:	eeb0 7b46 	vmov.f64	d7, d6
 800400a:	ee06 1a90 	vmov	s13, r1
 800400e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8004012:	ed9f 6b69 	vldr	d6, [pc, #420]	; 80041b8 <_dtoa_r+0x2d0>
 8004016:	eea5 7b06 	vfma.f64	d7, d5, d6
 800401a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800401e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004026:	ee16 ba90 	vmov	fp, s13
 800402a:	9411      	str	r4, [sp, #68]	; 0x44
 800402c:	d508      	bpl.n	8004040 <_dtoa_r+0x158>
 800402e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8004032:	eeb4 6b47 	vcmp.f64	d6, d7
 8004036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800403a:	bf18      	it	ne
 800403c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8004040:	f1bb 0f16 	cmp.w	fp, #22
 8004044:	d832      	bhi.n	80040ac <_dtoa_r+0x1c4>
 8004046:	4b64      	ldr	r3, [pc, #400]	; (80041d8 <_dtoa_r+0x2f0>)
 8004048:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800404c:	ed93 7b00 	vldr	d7, [r3]
 8004050:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8004054:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800405c:	d501      	bpl.n	8004062 <_dtoa_r+0x17a>
 800405e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004062:	2300      	movs	r3, #0
 8004064:	e023      	b.n	80040ae <_dtoa_r+0x1c6>
 8004066:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8004068:	4401      	add	r1, r0
 800406a:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800406e:	2b20      	cmp	r3, #32
 8004070:	bfc3      	ittte	gt
 8004072:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004076:	fa04 f303 	lslgt.w	r3, r4, r3
 800407a:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800407e:	f1c3 0320 	rsble	r3, r3, #32
 8004082:	bfc6      	itte	gt
 8004084:	fa28 f804 	lsrgt.w	r8, r8, r4
 8004088:	ea43 0308 	orrgt.w	r3, r3, r8
 800408c:	fa08 f303 	lslle.w	r3, r8, r3
 8004090:	ee07 3a90 	vmov	s15, r3
 8004094:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004098:	3901      	subs	r1, #1
 800409a:	ed8d 7b00 	vstr	d7, [sp]
 800409e:	9c01      	ldr	r4, [sp, #4]
 80040a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80040a4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 80040a8:	2401      	movs	r4, #1
 80040aa:	e7a0      	b.n	8003fee <_dtoa_r+0x106>
 80040ac:	2301      	movs	r3, #1
 80040ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80040b0:	1a43      	subs	r3, r0, r1
 80040b2:	1e5a      	subs	r2, r3, #1
 80040b4:	bf45      	ittet	mi
 80040b6:	f1c3 0301 	rsbmi	r3, r3, #1
 80040ba:	9305      	strmi	r3, [sp, #20]
 80040bc:	2300      	movpl	r3, #0
 80040be:	2300      	movmi	r3, #0
 80040c0:	9206      	str	r2, [sp, #24]
 80040c2:	bf54      	ite	pl
 80040c4:	9305      	strpl	r3, [sp, #20]
 80040c6:	9306      	strmi	r3, [sp, #24]
 80040c8:	f1bb 0f00 	cmp.w	fp, #0
 80040cc:	db18      	blt.n	8004100 <_dtoa_r+0x218>
 80040ce:	9b06      	ldr	r3, [sp, #24]
 80040d0:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80040d4:	445b      	add	r3, fp
 80040d6:	9306      	str	r3, [sp, #24]
 80040d8:	2300      	movs	r3, #0
 80040da:	9a07      	ldr	r2, [sp, #28]
 80040dc:	2a09      	cmp	r2, #9
 80040de:	d849      	bhi.n	8004174 <_dtoa_r+0x28c>
 80040e0:	2a05      	cmp	r2, #5
 80040e2:	bfc4      	itt	gt
 80040e4:	3a04      	subgt	r2, #4
 80040e6:	9207      	strgt	r2, [sp, #28]
 80040e8:	9a07      	ldr	r2, [sp, #28]
 80040ea:	f1a2 0202 	sub.w	r2, r2, #2
 80040ee:	bfcc      	ite	gt
 80040f0:	2400      	movgt	r4, #0
 80040f2:	2401      	movle	r4, #1
 80040f4:	2a03      	cmp	r2, #3
 80040f6:	d848      	bhi.n	800418a <_dtoa_r+0x2a2>
 80040f8:	e8df f002 	tbb	[pc, r2]
 80040fc:	3a2c2e0b 	.word	0x3a2c2e0b
 8004100:	9b05      	ldr	r3, [sp, #20]
 8004102:	2200      	movs	r2, #0
 8004104:	eba3 030b 	sub.w	r3, r3, fp
 8004108:	9305      	str	r3, [sp, #20]
 800410a:	920e      	str	r2, [sp, #56]	; 0x38
 800410c:	f1cb 0300 	rsb	r3, fp, #0
 8004110:	e7e3      	b.n	80040da <_dtoa_r+0x1f2>
 8004112:	2200      	movs	r2, #0
 8004114:	9208      	str	r2, [sp, #32]
 8004116:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004118:	2a00      	cmp	r2, #0
 800411a:	dc39      	bgt.n	8004190 <_dtoa_r+0x2a8>
 800411c:	f04f 0a01 	mov.w	sl, #1
 8004120:	46d1      	mov	r9, sl
 8004122:	4652      	mov	r2, sl
 8004124:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8004128:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800412a:	2100      	movs	r1, #0
 800412c:	6079      	str	r1, [r7, #4]
 800412e:	2004      	movs	r0, #4
 8004130:	f100 0c14 	add.w	ip, r0, #20
 8004134:	4594      	cmp	ip, r2
 8004136:	6879      	ldr	r1, [r7, #4]
 8004138:	d92f      	bls.n	800419a <_dtoa_r+0x2b2>
 800413a:	4630      	mov	r0, r6
 800413c:	930c      	str	r3, [sp, #48]	; 0x30
 800413e:	f000 fc6f 	bl	8004a20 <_Balloc>
 8004142:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004144:	9000      	str	r0, [sp, #0]
 8004146:	4602      	mov	r2, r0
 8004148:	2800      	cmp	r0, #0
 800414a:	d149      	bne.n	80041e0 <_dtoa_r+0x2f8>
 800414c:	4b23      	ldr	r3, [pc, #140]	; (80041dc <_dtoa_r+0x2f4>)
 800414e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004152:	e6df      	b.n	8003f14 <_dtoa_r+0x2c>
 8004154:	2201      	movs	r2, #1
 8004156:	e7dd      	b.n	8004114 <_dtoa_r+0x22c>
 8004158:	2200      	movs	r2, #0
 800415a:	9208      	str	r2, [sp, #32]
 800415c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800415e:	eb0b 0a02 	add.w	sl, fp, r2
 8004162:	f10a 0901 	add.w	r9, sl, #1
 8004166:	464a      	mov	r2, r9
 8004168:	2a01      	cmp	r2, #1
 800416a:	bfb8      	it	lt
 800416c:	2201      	movlt	r2, #1
 800416e:	e7db      	b.n	8004128 <_dtoa_r+0x240>
 8004170:	2201      	movs	r2, #1
 8004172:	e7f2      	b.n	800415a <_dtoa_r+0x272>
 8004174:	2401      	movs	r4, #1
 8004176:	2200      	movs	r2, #0
 8004178:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800417c:	f04f 3aff 	mov.w	sl, #4294967295
 8004180:	2100      	movs	r1, #0
 8004182:	46d1      	mov	r9, sl
 8004184:	2212      	movs	r2, #18
 8004186:	9109      	str	r1, [sp, #36]	; 0x24
 8004188:	e7ce      	b.n	8004128 <_dtoa_r+0x240>
 800418a:	2201      	movs	r2, #1
 800418c:	9208      	str	r2, [sp, #32]
 800418e:	e7f5      	b.n	800417c <_dtoa_r+0x294>
 8004190:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8004194:	46d1      	mov	r9, sl
 8004196:	4652      	mov	r2, sl
 8004198:	e7c6      	b.n	8004128 <_dtoa_r+0x240>
 800419a:	3101      	adds	r1, #1
 800419c:	6079      	str	r1, [r7, #4]
 800419e:	0040      	lsls	r0, r0, #1
 80041a0:	e7c6      	b.n	8004130 <_dtoa_r+0x248>
 80041a2:	bf00      	nop
 80041a4:	f3af 8000 	nop.w
 80041a8:	636f4361 	.word	0x636f4361
 80041ac:	3fd287a7 	.word	0x3fd287a7
 80041b0:	8b60c8b3 	.word	0x8b60c8b3
 80041b4:	3fc68a28 	.word	0x3fc68a28
 80041b8:	509f79fb 	.word	0x509f79fb
 80041bc:	3fd34413 	.word	0x3fd34413
 80041c0:	08006261 	.word	0x08006261
 80041c4:	08006278 	.word	0x08006278
 80041c8:	7ff00000 	.word	0x7ff00000
 80041cc:	0800625d 	.word	0x0800625d
 80041d0:	08006254 	.word	0x08006254
 80041d4:	08006231 	.word	0x08006231
 80041d8:	08006370 	.word	0x08006370
 80041dc:	080062d7 	.word	0x080062d7
 80041e0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80041e2:	9900      	ldr	r1, [sp, #0]
 80041e4:	6011      	str	r1, [r2, #0]
 80041e6:	f1b9 0f0e 	cmp.w	r9, #14
 80041ea:	d872      	bhi.n	80042d2 <_dtoa_r+0x3ea>
 80041ec:	2c00      	cmp	r4, #0
 80041ee:	d070      	beq.n	80042d2 <_dtoa_r+0x3ea>
 80041f0:	f1bb 0f00 	cmp.w	fp, #0
 80041f4:	f340 80a6 	ble.w	8004344 <_dtoa_r+0x45c>
 80041f8:	49ca      	ldr	r1, [pc, #808]	; (8004524 <_dtoa_r+0x63c>)
 80041fa:	f00b 020f 	and.w	r2, fp, #15
 80041fe:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8004202:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8004206:	ed92 7b00 	vldr	d7, [r2]
 800420a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800420e:	f000 808d 	beq.w	800432c <_dtoa_r+0x444>
 8004212:	4ac5      	ldr	r2, [pc, #788]	; (8004528 <_dtoa_r+0x640>)
 8004214:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8004218:	ed92 6b08 	vldr	d6, [r2, #32]
 800421c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8004220:	ed8d 6b02 	vstr	d6, [sp, #8]
 8004224:	f001 010f 	and.w	r1, r1, #15
 8004228:	2203      	movs	r2, #3
 800422a:	48bf      	ldr	r0, [pc, #764]	; (8004528 <_dtoa_r+0x640>)
 800422c:	2900      	cmp	r1, #0
 800422e:	d17f      	bne.n	8004330 <_dtoa_r+0x448>
 8004230:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004234:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8004238:	ed8d 7b02 	vstr	d7, [sp, #8]
 800423c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800423e:	2900      	cmp	r1, #0
 8004240:	f000 80b2 	beq.w	80043a8 <_dtoa_r+0x4c0>
 8004244:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8004248:	ed9d 7b02 	vldr	d7, [sp, #8]
 800424c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004254:	f140 80a8 	bpl.w	80043a8 <_dtoa_r+0x4c0>
 8004258:	f1b9 0f00 	cmp.w	r9, #0
 800425c:	f000 80a4 	beq.w	80043a8 <_dtoa_r+0x4c0>
 8004260:	f1ba 0f00 	cmp.w	sl, #0
 8004264:	dd31      	ble.n	80042ca <_dtoa_r+0x3e2>
 8004266:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800426a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800426e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004272:	f10b 37ff 	add.w	r7, fp, #4294967295
 8004276:	3201      	adds	r2, #1
 8004278:	4650      	mov	r0, sl
 800427a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800427e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8004282:	ee07 2a90 	vmov	s15, r2
 8004286:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800428a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800428e:	ed8d 5b02 	vstr	d5, [sp, #8]
 8004292:	9c03      	ldr	r4, [sp, #12]
 8004294:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8004298:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800429c:	2800      	cmp	r0, #0
 800429e:	f040 8086 	bne.w	80043ae <_dtoa_r+0x4c6>
 80042a2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80042a6:	ee36 6b47 	vsub.f64	d6, d6, d7
 80042aa:	ec42 1b17 	vmov	d7, r1, r2
 80042ae:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80042b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042b6:	f300 8272 	bgt.w	800479e <_dtoa_r+0x8b6>
 80042ba:	eeb1 7b47 	vneg.f64	d7, d7
 80042be:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80042c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042c6:	f100 8267 	bmi.w	8004798 <_dtoa_r+0x8b0>
 80042ca:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 80042ce:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80042d2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80042d4:	2a00      	cmp	r2, #0
 80042d6:	f2c0 8129 	blt.w	800452c <_dtoa_r+0x644>
 80042da:	f1bb 0f0e 	cmp.w	fp, #14
 80042de:	f300 8125 	bgt.w	800452c <_dtoa_r+0x644>
 80042e2:	4b90      	ldr	r3, [pc, #576]	; (8004524 <_dtoa_r+0x63c>)
 80042e4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80042e8:	ed93 6b00 	vldr	d6, [r3]
 80042ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	f280 80c3 	bge.w	800447a <_dtoa_r+0x592>
 80042f4:	f1b9 0f00 	cmp.w	r9, #0
 80042f8:	f300 80bf 	bgt.w	800447a <_dtoa_r+0x592>
 80042fc:	f040 824c 	bne.w	8004798 <_dtoa_r+0x8b0>
 8004300:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8004304:	ee26 6b07 	vmul.f64	d6, d6, d7
 8004308:	ed9d 7b02 	vldr	d7, [sp, #8]
 800430c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004314:	464c      	mov	r4, r9
 8004316:	464f      	mov	r7, r9
 8004318:	f280 8222 	bge.w	8004760 <_dtoa_r+0x878>
 800431c:	f8dd 8000 	ldr.w	r8, [sp]
 8004320:	2331      	movs	r3, #49	; 0x31
 8004322:	f808 3b01 	strb.w	r3, [r8], #1
 8004326:	f10b 0b01 	add.w	fp, fp, #1
 800432a:	e21e      	b.n	800476a <_dtoa_r+0x882>
 800432c:	2202      	movs	r2, #2
 800432e:	e77c      	b.n	800422a <_dtoa_r+0x342>
 8004330:	07cc      	lsls	r4, r1, #31
 8004332:	d504      	bpl.n	800433e <_dtoa_r+0x456>
 8004334:	ed90 6b00 	vldr	d6, [r0]
 8004338:	3201      	adds	r2, #1
 800433a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800433e:	1049      	asrs	r1, r1, #1
 8004340:	3008      	adds	r0, #8
 8004342:	e773      	b.n	800422c <_dtoa_r+0x344>
 8004344:	d02e      	beq.n	80043a4 <_dtoa_r+0x4bc>
 8004346:	f1cb 0100 	rsb	r1, fp, #0
 800434a:	4a76      	ldr	r2, [pc, #472]	; (8004524 <_dtoa_r+0x63c>)
 800434c:	f001 000f 	and.w	r0, r1, #15
 8004350:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8004354:	ed92 7b00 	vldr	d7, [r2]
 8004358:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800435c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004360:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8004364:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8004368:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800436c:	486e      	ldr	r0, [pc, #440]	; (8004528 <_dtoa_r+0x640>)
 800436e:	1109      	asrs	r1, r1, #4
 8004370:	2400      	movs	r4, #0
 8004372:	2202      	movs	r2, #2
 8004374:	b939      	cbnz	r1, 8004386 <_dtoa_r+0x49e>
 8004376:	2c00      	cmp	r4, #0
 8004378:	f43f af60 	beq.w	800423c <_dtoa_r+0x354>
 800437c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004380:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004384:	e75a      	b.n	800423c <_dtoa_r+0x354>
 8004386:	07cf      	lsls	r7, r1, #31
 8004388:	d509      	bpl.n	800439e <_dtoa_r+0x4b6>
 800438a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800438e:	ed90 7b00 	vldr	d7, [r0]
 8004392:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004396:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800439a:	3201      	adds	r2, #1
 800439c:	2401      	movs	r4, #1
 800439e:	1049      	asrs	r1, r1, #1
 80043a0:	3008      	adds	r0, #8
 80043a2:	e7e7      	b.n	8004374 <_dtoa_r+0x48c>
 80043a4:	2202      	movs	r2, #2
 80043a6:	e749      	b.n	800423c <_dtoa_r+0x354>
 80043a8:	465f      	mov	r7, fp
 80043aa:	4648      	mov	r0, r9
 80043ac:	e765      	b.n	800427a <_dtoa_r+0x392>
 80043ae:	ec42 1b17 	vmov	d7, r1, r2
 80043b2:	4a5c      	ldr	r2, [pc, #368]	; (8004524 <_dtoa_r+0x63c>)
 80043b4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80043b8:	ed12 4b02 	vldr	d4, [r2, #-8]
 80043bc:	9a00      	ldr	r2, [sp, #0]
 80043be:	1814      	adds	r4, r2, r0
 80043c0:	9a08      	ldr	r2, [sp, #32]
 80043c2:	b352      	cbz	r2, 800441a <_dtoa_r+0x532>
 80043c4:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80043c8:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80043cc:	f8dd 8000 	ldr.w	r8, [sp]
 80043d0:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80043d4:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80043d8:	ee35 7b47 	vsub.f64	d7, d5, d7
 80043dc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80043e0:	ee14 2a90 	vmov	r2, s9
 80043e4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80043e8:	3230      	adds	r2, #48	; 0x30
 80043ea:	ee36 6b45 	vsub.f64	d6, d6, d5
 80043ee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80043f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043f6:	f808 2b01 	strb.w	r2, [r8], #1
 80043fa:	d439      	bmi.n	8004470 <_dtoa_r+0x588>
 80043fc:	ee32 5b46 	vsub.f64	d5, d2, d6
 8004400:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8004404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004408:	d472      	bmi.n	80044f0 <_dtoa_r+0x608>
 800440a:	45a0      	cmp	r8, r4
 800440c:	f43f af5d 	beq.w	80042ca <_dtoa_r+0x3e2>
 8004410:	ee27 7b03 	vmul.f64	d7, d7, d3
 8004414:	ee26 6b03 	vmul.f64	d6, d6, d3
 8004418:	e7e0      	b.n	80043dc <_dtoa_r+0x4f4>
 800441a:	f8dd 8000 	ldr.w	r8, [sp]
 800441e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8004422:	4621      	mov	r1, r4
 8004424:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8004428:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800442c:	ee14 2a90 	vmov	r2, s9
 8004430:	3230      	adds	r2, #48	; 0x30
 8004432:	f808 2b01 	strb.w	r2, [r8], #1
 8004436:	45a0      	cmp	r8, r4
 8004438:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800443c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8004440:	d118      	bne.n	8004474 <_dtoa_r+0x58c>
 8004442:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8004446:	ee37 4b05 	vadd.f64	d4, d7, d5
 800444a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800444e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004452:	dc4d      	bgt.n	80044f0 <_dtoa_r+0x608>
 8004454:	ee35 7b47 	vsub.f64	d7, d5, d7
 8004458:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800445c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004460:	f57f af33 	bpl.w	80042ca <_dtoa_r+0x3e2>
 8004464:	4688      	mov	r8, r1
 8004466:	3901      	subs	r1, #1
 8004468:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800446c:	2b30      	cmp	r3, #48	; 0x30
 800446e:	d0f9      	beq.n	8004464 <_dtoa_r+0x57c>
 8004470:	46bb      	mov	fp, r7
 8004472:	e02a      	b.n	80044ca <_dtoa_r+0x5e2>
 8004474:	ee26 6b03 	vmul.f64	d6, d6, d3
 8004478:	e7d6      	b.n	8004428 <_dtoa_r+0x540>
 800447a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800447e:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8004482:	f8dd 8000 	ldr.w	r8, [sp]
 8004486:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800448a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800448e:	ee15 3a10 	vmov	r3, s10
 8004492:	3330      	adds	r3, #48	; 0x30
 8004494:	f808 3b01 	strb.w	r3, [r8], #1
 8004498:	9b00      	ldr	r3, [sp, #0]
 800449a:	eba8 0303 	sub.w	r3, r8, r3
 800449e:	4599      	cmp	r9, r3
 80044a0:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80044a4:	eea3 7b46 	vfms.f64	d7, d3, d6
 80044a8:	d133      	bne.n	8004512 <_dtoa_r+0x62a>
 80044aa:	ee37 7b07 	vadd.f64	d7, d7, d7
 80044ae:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80044b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044b6:	dc1a      	bgt.n	80044ee <_dtoa_r+0x606>
 80044b8:	eeb4 7b46 	vcmp.f64	d7, d6
 80044bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044c0:	d103      	bne.n	80044ca <_dtoa_r+0x5e2>
 80044c2:	ee15 3a10 	vmov	r3, s10
 80044c6:	07d9      	lsls	r1, r3, #31
 80044c8:	d411      	bmi.n	80044ee <_dtoa_r+0x606>
 80044ca:	4629      	mov	r1, r5
 80044cc:	4630      	mov	r0, r6
 80044ce:	f000 fae7 	bl	8004aa0 <_Bfree>
 80044d2:	2300      	movs	r3, #0
 80044d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80044d6:	f888 3000 	strb.w	r3, [r8]
 80044da:	f10b 0301 	add.w	r3, fp, #1
 80044de:	6013      	str	r3, [r2, #0]
 80044e0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	f43f ad4d 	beq.w	8003f82 <_dtoa_r+0x9a>
 80044e8:	f8c3 8000 	str.w	r8, [r3]
 80044ec:	e549      	b.n	8003f82 <_dtoa_r+0x9a>
 80044ee:	465f      	mov	r7, fp
 80044f0:	4643      	mov	r3, r8
 80044f2:	4698      	mov	r8, r3
 80044f4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80044f8:	2a39      	cmp	r2, #57	; 0x39
 80044fa:	d106      	bne.n	800450a <_dtoa_r+0x622>
 80044fc:	9a00      	ldr	r2, [sp, #0]
 80044fe:	429a      	cmp	r2, r3
 8004500:	d1f7      	bne.n	80044f2 <_dtoa_r+0x60a>
 8004502:	9900      	ldr	r1, [sp, #0]
 8004504:	2230      	movs	r2, #48	; 0x30
 8004506:	3701      	adds	r7, #1
 8004508:	700a      	strb	r2, [r1, #0]
 800450a:	781a      	ldrb	r2, [r3, #0]
 800450c:	3201      	adds	r2, #1
 800450e:	701a      	strb	r2, [r3, #0]
 8004510:	e7ae      	b.n	8004470 <_dtoa_r+0x588>
 8004512:	ee27 7b04 	vmul.f64	d7, d7, d4
 8004516:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800451a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800451e:	d1b2      	bne.n	8004486 <_dtoa_r+0x59e>
 8004520:	e7d3      	b.n	80044ca <_dtoa_r+0x5e2>
 8004522:	bf00      	nop
 8004524:	08006370 	.word	0x08006370
 8004528:	08006348 	.word	0x08006348
 800452c:	9908      	ldr	r1, [sp, #32]
 800452e:	2900      	cmp	r1, #0
 8004530:	f000 80d1 	beq.w	80046d6 <_dtoa_r+0x7ee>
 8004534:	9907      	ldr	r1, [sp, #28]
 8004536:	2901      	cmp	r1, #1
 8004538:	f300 80b4 	bgt.w	80046a4 <_dtoa_r+0x7bc>
 800453c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800453e:	2900      	cmp	r1, #0
 8004540:	f000 80ac 	beq.w	800469c <_dtoa_r+0x7b4>
 8004544:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004548:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800454c:	461c      	mov	r4, r3
 800454e:	930a      	str	r3, [sp, #40]	; 0x28
 8004550:	9b05      	ldr	r3, [sp, #20]
 8004552:	4413      	add	r3, r2
 8004554:	9305      	str	r3, [sp, #20]
 8004556:	9b06      	ldr	r3, [sp, #24]
 8004558:	2101      	movs	r1, #1
 800455a:	4413      	add	r3, r2
 800455c:	4630      	mov	r0, r6
 800455e:	9306      	str	r3, [sp, #24]
 8004560:	f000 fb5a 	bl	8004c18 <__i2b>
 8004564:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004566:	4607      	mov	r7, r0
 8004568:	f1b8 0f00 	cmp.w	r8, #0
 800456c:	dd0d      	ble.n	800458a <_dtoa_r+0x6a2>
 800456e:	9a06      	ldr	r2, [sp, #24]
 8004570:	2a00      	cmp	r2, #0
 8004572:	dd0a      	ble.n	800458a <_dtoa_r+0x6a2>
 8004574:	4542      	cmp	r2, r8
 8004576:	9905      	ldr	r1, [sp, #20]
 8004578:	bfa8      	it	ge
 800457a:	4642      	movge	r2, r8
 800457c:	1a89      	subs	r1, r1, r2
 800457e:	9105      	str	r1, [sp, #20]
 8004580:	9906      	ldr	r1, [sp, #24]
 8004582:	eba8 0802 	sub.w	r8, r8, r2
 8004586:	1a8a      	subs	r2, r1, r2
 8004588:	9206      	str	r2, [sp, #24]
 800458a:	b303      	cbz	r3, 80045ce <_dtoa_r+0x6e6>
 800458c:	9a08      	ldr	r2, [sp, #32]
 800458e:	2a00      	cmp	r2, #0
 8004590:	f000 80a6 	beq.w	80046e0 <_dtoa_r+0x7f8>
 8004594:	2c00      	cmp	r4, #0
 8004596:	dd13      	ble.n	80045c0 <_dtoa_r+0x6d8>
 8004598:	4639      	mov	r1, r7
 800459a:	4622      	mov	r2, r4
 800459c:	4630      	mov	r0, r6
 800459e:	930c      	str	r3, [sp, #48]	; 0x30
 80045a0:	f000 fbf6 	bl	8004d90 <__pow5mult>
 80045a4:	462a      	mov	r2, r5
 80045a6:	4601      	mov	r1, r0
 80045a8:	4607      	mov	r7, r0
 80045aa:	4630      	mov	r0, r6
 80045ac:	f000 fb4a 	bl	8004c44 <__multiply>
 80045b0:	4629      	mov	r1, r5
 80045b2:	900a      	str	r0, [sp, #40]	; 0x28
 80045b4:	4630      	mov	r0, r6
 80045b6:	f000 fa73 	bl	8004aa0 <_Bfree>
 80045ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80045bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80045be:	4615      	mov	r5, r2
 80045c0:	1b1a      	subs	r2, r3, r4
 80045c2:	d004      	beq.n	80045ce <_dtoa_r+0x6e6>
 80045c4:	4629      	mov	r1, r5
 80045c6:	4630      	mov	r0, r6
 80045c8:	f000 fbe2 	bl	8004d90 <__pow5mult>
 80045cc:	4605      	mov	r5, r0
 80045ce:	2101      	movs	r1, #1
 80045d0:	4630      	mov	r0, r6
 80045d2:	f000 fb21 	bl	8004c18 <__i2b>
 80045d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80045d8:	2b00      	cmp	r3, #0
 80045da:	4604      	mov	r4, r0
 80045dc:	f340 8082 	ble.w	80046e4 <_dtoa_r+0x7fc>
 80045e0:	461a      	mov	r2, r3
 80045e2:	4601      	mov	r1, r0
 80045e4:	4630      	mov	r0, r6
 80045e6:	f000 fbd3 	bl	8004d90 <__pow5mult>
 80045ea:	9b07      	ldr	r3, [sp, #28]
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	4604      	mov	r4, r0
 80045f0:	dd7b      	ble.n	80046ea <_dtoa_r+0x802>
 80045f2:	2300      	movs	r3, #0
 80045f4:	930a      	str	r3, [sp, #40]	; 0x28
 80045f6:	6922      	ldr	r2, [r4, #16]
 80045f8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80045fc:	6910      	ldr	r0, [r2, #16]
 80045fe:	f000 fabb 	bl	8004b78 <__hi0bits>
 8004602:	f1c0 0020 	rsb	r0, r0, #32
 8004606:	9b06      	ldr	r3, [sp, #24]
 8004608:	4418      	add	r0, r3
 800460a:	f010 001f 	ands.w	r0, r0, #31
 800460e:	f000 808d 	beq.w	800472c <_dtoa_r+0x844>
 8004612:	f1c0 0220 	rsb	r2, r0, #32
 8004616:	2a04      	cmp	r2, #4
 8004618:	f340 8086 	ble.w	8004728 <_dtoa_r+0x840>
 800461c:	f1c0 001c 	rsb	r0, r0, #28
 8004620:	9b05      	ldr	r3, [sp, #20]
 8004622:	4403      	add	r3, r0
 8004624:	9305      	str	r3, [sp, #20]
 8004626:	9b06      	ldr	r3, [sp, #24]
 8004628:	4403      	add	r3, r0
 800462a:	4480      	add	r8, r0
 800462c:	9306      	str	r3, [sp, #24]
 800462e:	9b05      	ldr	r3, [sp, #20]
 8004630:	2b00      	cmp	r3, #0
 8004632:	dd05      	ble.n	8004640 <_dtoa_r+0x758>
 8004634:	4629      	mov	r1, r5
 8004636:	461a      	mov	r2, r3
 8004638:	4630      	mov	r0, r6
 800463a:	f000 fc03 	bl	8004e44 <__lshift>
 800463e:	4605      	mov	r5, r0
 8004640:	9b06      	ldr	r3, [sp, #24]
 8004642:	2b00      	cmp	r3, #0
 8004644:	dd05      	ble.n	8004652 <_dtoa_r+0x76a>
 8004646:	4621      	mov	r1, r4
 8004648:	461a      	mov	r2, r3
 800464a:	4630      	mov	r0, r6
 800464c:	f000 fbfa 	bl	8004e44 <__lshift>
 8004650:	4604      	mov	r4, r0
 8004652:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004654:	2b00      	cmp	r3, #0
 8004656:	d06b      	beq.n	8004730 <_dtoa_r+0x848>
 8004658:	4621      	mov	r1, r4
 800465a:	4628      	mov	r0, r5
 800465c:	f000 fc5e 	bl	8004f1c <__mcmp>
 8004660:	2800      	cmp	r0, #0
 8004662:	da65      	bge.n	8004730 <_dtoa_r+0x848>
 8004664:	2300      	movs	r3, #0
 8004666:	4629      	mov	r1, r5
 8004668:	220a      	movs	r2, #10
 800466a:	4630      	mov	r0, r6
 800466c:	f000 fa3a 	bl	8004ae4 <__multadd>
 8004670:	9b08      	ldr	r3, [sp, #32]
 8004672:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004676:	4605      	mov	r5, r0
 8004678:	2b00      	cmp	r3, #0
 800467a:	f000 8192 	beq.w	80049a2 <_dtoa_r+0xaba>
 800467e:	4639      	mov	r1, r7
 8004680:	2300      	movs	r3, #0
 8004682:	220a      	movs	r2, #10
 8004684:	4630      	mov	r0, r6
 8004686:	f000 fa2d 	bl	8004ae4 <__multadd>
 800468a:	f1ba 0f00 	cmp.w	sl, #0
 800468e:	4607      	mov	r7, r0
 8004690:	f300 808e 	bgt.w	80047b0 <_dtoa_r+0x8c8>
 8004694:	9b07      	ldr	r3, [sp, #28]
 8004696:	2b02      	cmp	r3, #2
 8004698:	dc51      	bgt.n	800473e <_dtoa_r+0x856>
 800469a:	e089      	b.n	80047b0 <_dtoa_r+0x8c8>
 800469c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800469e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80046a2:	e751      	b.n	8004548 <_dtoa_r+0x660>
 80046a4:	f109 34ff 	add.w	r4, r9, #4294967295
 80046a8:	42a3      	cmp	r3, r4
 80046aa:	bfbf      	itttt	lt
 80046ac:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80046ae:	1ae3      	sublt	r3, r4, r3
 80046b0:	18d2      	addlt	r2, r2, r3
 80046b2:	4613      	movlt	r3, r2
 80046b4:	bfb7      	itett	lt
 80046b6:	930e      	strlt	r3, [sp, #56]	; 0x38
 80046b8:	1b1c      	subge	r4, r3, r4
 80046ba:	4623      	movlt	r3, r4
 80046bc:	2400      	movlt	r4, #0
 80046be:	f1b9 0f00 	cmp.w	r9, #0
 80046c2:	bfb5      	itete	lt
 80046c4:	9a05      	ldrlt	r2, [sp, #20]
 80046c6:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 80046ca:	eba2 0809 	sublt.w	r8, r2, r9
 80046ce:	464a      	movge	r2, r9
 80046d0:	bfb8      	it	lt
 80046d2:	2200      	movlt	r2, #0
 80046d4:	e73b      	b.n	800454e <_dtoa_r+0x666>
 80046d6:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80046da:	9f08      	ldr	r7, [sp, #32]
 80046dc:	461c      	mov	r4, r3
 80046de:	e743      	b.n	8004568 <_dtoa_r+0x680>
 80046e0:	461a      	mov	r2, r3
 80046e2:	e76f      	b.n	80045c4 <_dtoa_r+0x6dc>
 80046e4:	9b07      	ldr	r3, [sp, #28]
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	dc18      	bgt.n	800471c <_dtoa_r+0x834>
 80046ea:	9b02      	ldr	r3, [sp, #8]
 80046ec:	b9b3      	cbnz	r3, 800471c <_dtoa_r+0x834>
 80046ee:	9b03      	ldr	r3, [sp, #12]
 80046f0:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80046f4:	b9a2      	cbnz	r2, 8004720 <_dtoa_r+0x838>
 80046f6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80046fa:	0d12      	lsrs	r2, r2, #20
 80046fc:	0512      	lsls	r2, r2, #20
 80046fe:	b18a      	cbz	r2, 8004724 <_dtoa_r+0x83c>
 8004700:	9b05      	ldr	r3, [sp, #20]
 8004702:	3301      	adds	r3, #1
 8004704:	9305      	str	r3, [sp, #20]
 8004706:	9b06      	ldr	r3, [sp, #24]
 8004708:	3301      	adds	r3, #1
 800470a:	9306      	str	r3, [sp, #24]
 800470c:	2301      	movs	r3, #1
 800470e:	930a      	str	r3, [sp, #40]	; 0x28
 8004710:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004712:	2b00      	cmp	r3, #0
 8004714:	f47f af6f 	bne.w	80045f6 <_dtoa_r+0x70e>
 8004718:	2001      	movs	r0, #1
 800471a:	e774      	b.n	8004606 <_dtoa_r+0x71e>
 800471c:	2300      	movs	r3, #0
 800471e:	e7f6      	b.n	800470e <_dtoa_r+0x826>
 8004720:	9b02      	ldr	r3, [sp, #8]
 8004722:	e7f4      	b.n	800470e <_dtoa_r+0x826>
 8004724:	920a      	str	r2, [sp, #40]	; 0x28
 8004726:	e7f3      	b.n	8004710 <_dtoa_r+0x828>
 8004728:	d081      	beq.n	800462e <_dtoa_r+0x746>
 800472a:	4610      	mov	r0, r2
 800472c:	301c      	adds	r0, #28
 800472e:	e777      	b.n	8004620 <_dtoa_r+0x738>
 8004730:	f1b9 0f00 	cmp.w	r9, #0
 8004734:	dc37      	bgt.n	80047a6 <_dtoa_r+0x8be>
 8004736:	9b07      	ldr	r3, [sp, #28]
 8004738:	2b02      	cmp	r3, #2
 800473a:	dd34      	ble.n	80047a6 <_dtoa_r+0x8be>
 800473c:	46ca      	mov	sl, r9
 800473e:	f1ba 0f00 	cmp.w	sl, #0
 8004742:	d10d      	bne.n	8004760 <_dtoa_r+0x878>
 8004744:	4621      	mov	r1, r4
 8004746:	4653      	mov	r3, sl
 8004748:	2205      	movs	r2, #5
 800474a:	4630      	mov	r0, r6
 800474c:	f000 f9ca 	bl	8004ae4 <__multadd>
 8004750:	4601      	mov	r1, r0
 8004752:	4604      	mov	r4, r0
 8004754:	4628      	mov	r0, r5
 8004756:	f000 fbe1 	bl	8004f1c <__mcmp>
 800475a:	2800      	cmp	r0, #0
 800475c:	f73f adde 	bgt.w	800431c <_dtoa_r+0x434>
 8004760:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004762:	f8dd 8000 	ldr.w	r8, [sp]
 8004766:	ea6f 0b03 	mvn.w	fp, r3
 800476a:	f04f 0900 	mov.w	r9, #0
 800476e:	4621      	mov	r1, r4
 8004770:	4630      	mov	r0, r6
 8004772:	f000 f995 	bl	8004aa0 <_Bfree>
 8004776:	2f00      	cmp	r7, #0
 8004778:	f43f aea7 	beq.w	80044ca <_dtoa_r+0x5e2>
 800477c:	f1b9 0f00 	cmp.w	r9, #0
 8004780:	d005      	beq.n	800478e <_dtoa_r+0x8a6>
 8004782:	45b9      	cmp	r9, r7
 8004784:	d003      	beq.n	800478e <_dtoa_r+0x8a6>
 8004786:	4649      	mov	r1, r9
 8004788:	4630      	mov	r0, r6
 800478a:	f000 f989 	bl	8004aa0 <_Bfree>
 800478e:	4639      	mov	r1, r7
 8004790:	4630      	mov	r0, r6
 8004792:	f000 f985 	bl	8004aa0 <_Bfree>
 8004796:	e698      	b.n	80044ca <_dtoa_r+0x5e2>
 8004798:	2400      	movs	r4, #0
 800479a:	4627      	mov	r7, r4
 800479c:	e7e0      	b.n	8004760 <_dtoa_r+0x878>
 800479e:	46bb      	mov	fp, r7
 80047a0:	4604      	mov	r4, r0
 80047a2:	4607      	mov	r7, r0
 80047a4:	e5ba      	b.n	800431c <_dtoa_r+0x434>
 80047a6:	9b08      	ldr	r3, [sp, #32]
 80047a8:	46ca      	mov	sl, r9
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	f000 8100 	beq.w	80049b0 <_dtoa_r+0xac8>
 80047b0:	f1b8 0f00 	cmp.w	r8, #0
 80047b4:	dd05      	ble.n	80047c2 <_dtoa_r+0x8da>
 80047b6:	4639      	mov	r1, r7
 80047b8:	4642      	mov	r2, r8
 80047ba:	4630      	mov	r0, r6
 80047bc:	f000 fb42 	bl	8004e44 <__lshift>
 80047c0:	4607      	mov	r7, r0
 80047c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d05d      	beq.n	8004884 <_dtoa_r+0x99c>
 80047c8:	6879      	ldr	r1, [r7, #4]
 80047ca:	4630      	mov	r0, r6
 80047cc:	f000 f928 	bl	8004a20 <_Balloc>
 80047d0:	4680      	mov	r8, r0
 80047d2:	b928      	cbnz	r0, 80047e0 <_dtoa_r+0x8f8>
 80047d4:	4b82      	ldr	r3, [pc, #520]	; (80049e0 <_dtoa_r+0xaf8>)
 80047d6:	4602      	mov	r2, r0
 80047d8:	f240 21ea 	movw	r1, #746	; 0x2ea
 80047dc:	f7ff bb9a 	b.w	8003f14 <_dtoa_r+0x2c>
 80047e0:	693a      	ldr	r2, [r7, #16]
 80047e2:	3202      	adds	r2, #2
 80047e4:	0092      	lsls	r2, r2, #2
 80047e6:	f107 010c 	add.w	r1, r7, #12
 80047ea:	300c      	adds	r0, #12
 80047ec:	f000 f90a 	bl	8004a04 <memcpy>
 80047f0:	2201      	movs	r2, #1
 80047f2:	4641      	mov	r1, r8
 80047f4:	4630      	mov	r0, r6
 80047f6:	f000 fb25 	bl	8004e44 <__lshift>
 80047fa:	9b00      	ldr	r3, [sp, #0]
 80047fc:	3301      	adds	r3, #1
 80047fe:	9305      	str	r3, [sp, #20]
 8004800:	9b00      	ldr	r3, [sp, #0]
 8004802:	4453      	add	r3, sl
 8004804:	9309      	str	r3, [sp, #36]	; 0x24
 8004806:	9b02      	ldr	r3, [sp, #8]
 8004808:	f003 0301 	and.w	r3, r3, #1
 800480c:	46b9      	mov	r9, r7
 800480e:	9308      	str	r3, [sp, #32]
 8004810:	4607      	mov	r7, r0
 8004812:	9b05      	ldr	r3, [sp, #20]
 8004814:	4621      	mov	r1, r4
 8004816:	3b01      	subs	r3, #1
 8004818:	4628      	mov	r0, r5
 800481a:	9302      	str	r3, [sp, #8]
 800481c:	f7ff fad6 	bl	8003dcc <quorem>
 8004820:	4603      	mov	r3, r0
 8004822:	3330      	adds	r3, #48	; 0x30
 8004824:	9006      	str	r0, [sp, #24]
 8004826:	4649      	mov	r1, r9
 8004828:	4628      	mov	r0, r5
 800482a:	930a      	str	r3, [sp, #40]	; 0x28
 800482c:	f000 fb76 	bl	8004f1c <__mcmp>
 8004830:	463a      	mov	r2, r7
 8004832:	4682      	mov	sl, r0
 8004834:	4621      	mov	r1, r4
 8004836:	4630      	mov	r0, r6
 8004838:	f000 fb8c 	bl	8004f54 <__mdiff>
 800483c:	68c2      	ldr	r2, [r0, #12]
 800483e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004840:	4680      	mov	r8, r0
 8004842:	bb0a      	cbnz	r2, 8004888 <_dtoa_r+0x9a0>
 8004844:	4601      	mov	r1, r0
 8004846:	4628      	mov	r0, r5
 8004848:	f000 fb68 	bl	8004f1c <__mcmp>
 800484c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800484e:	4602      	mov	r2, r0
 8004850:	4641      	mov	r1, r8
 8004852:	4630      	mov	r0, r6
 8004854:	920e      	str	r2, [sp, #56]	; 0x38
 8004856:	930a      	str	r3, [sp, #40]	; 0x28
 8004858:	f000 f922 	bl	8004aa0 <_Bfree>
 800485c:	9b07      	ldr	r3, [sp, #28]
 800485e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004860:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8004864:	ea43 0102 	orr.w	r1, r3, r2
 8004868:	9b08      	ldr	r3, [sp, #32]
 800486a:	430b      	orrs	r3, r1
 800486c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800486e:	d10d      	bne.n	800488c <_dtoa_r+0x9a4>
 8004870:	2b39      	cmp	r3, #57	; 0x39
 8004872:	d029      	beq.n	80048c8 <_dtoa_r+0x9e0>
 8004874:	f1ba 0f00 	cmp.w	sl, #0
 8004878:	dd01      	ble.n	800487e <_dtoa_r+0x996>
 800487a:	9b06      	ldr	r3, [sp, #24]
 800487c:	3331      	adds	r3, #49	; 0x31
 800487e:	9a02      	ldr	r2, [sp, #8]
 8004880:	7013      	strb	r3, [r2, #0]
 8004882:	e774      	b.n	800476e <_dtoa_r+0x886>
 8004884:	4638      	mov	r0, r7
 8004886:	e7b8      	b.n	80047fa <_dtoa_r+0x912>
 8004888:	2201      	movs	r2, #1
 800488a:	e7e1      	b.n	8004850 <_dtoa_r+0x968>
 800488c:	f1ba 0f00 	cmp.w	sl, #0
 8004890:	db06      	blt.n	80048a0 <_dtoa_r+0x9b8>
 8004892:	9907      	ldr	r1, [sp, #28]
 8004894:	ea41 0a0a 	orr.w	sl, r1, sl
 8004898:	9908      	ldr	r1, [sp, #32]
 800489a:	ea5a 0101 	orrs.w	r1, sl, r1
 800489e:	d120      	bne.n	80048e2 <_dtoa_r+0x9fa>
 80048a0:	2a00      	cmp	r2, #0
 80048a2:	ddec      	ble.n	800487e <_dtoa_r+0x996>
 80048a4:	4629      	mov	r1, r5
 80048a6:	2201      	movs	r2, #1
 80048a8:	4630      	mov	r0, r6
 80048aa:	9305      	str	r3, [sp, #20]
 80048ac:	f000 faca 	bl	8004e44 <__lshift>
 80048b0:	4621      	mov	r1, r4
 80048b2:	4605      	mov	r5, r0
 80048b4:	f000 fb32 	bl	8004f1c <__mcmp>
 80048b8:	2800      	cmp	r0, #0
 80048ba:	9b05      	ldr	r3, [sp, #20]
 80048bc:	dc02      	bgt.n	80048c4 <_dtoa_r+0x9dc>
 80048be:	d1de      	bne.n	800487e <_dtoa_r+0x996>
 80048c0:	07da      	lsls	r2, r3, #31
 80048c2:	d5dc      	bpl.n	800487e <_dtoa_r+0x996>
 80048c4:	2b39      	cmp	r3, #57	; 0x39
 80048c6:	d1d8      	bne.n	800487a <_dtoa_r+0x992>
 80048c8:	9a02      	ldr	r2, [sp, #8]
 80048ca:	2339      	movs	r3, #57	; 0x39
 80048cc:	7013      	strb	r3, [r2, #0]
 80048ce:	4643      	mov	r3, r8
 80048d0:	4698      	mov	r8, r3
 80048d2:	3b01      	subs	r3, #1
 80048d4:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80048d8:	2a39      	cmp	r2, #57	; 0x39
 80048da:	d051      	beq.n	8004980 <_dtoa_r+0xa98>
 80048dc:	3201      	adds	r2, #1
 80048de:	701a      	strb	r2, [r3, #0]
 80048e0:	e745      	b.n	800476e <_dtoa_r+0x886>
 80048e2:	2a00      	cmp	r2, #0
 80048e4:	dd03      	ble.n	80048ee <_dtoa_r+0xa06>
 80048e6:	2b39      	cmp	r3, #57	; 0x39
 80048e8:	d0ee      	beq.n	80048c8 <_dtoa_r+0x9e0>
 80048ea:	3301      	adds	r3, #1
 80048ec:	e7c7      	b.n	800487e <_dtoa_r+0x996>
 80048ee:	9a05      	ldr	r2, [sp, #20]
 80048f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80048f2:	f802 3c01 	strb.w	r3, [r2, #-1]
 80048f6:	428a      	cmp	r2, r1
 80048f8:	d02b      	beq.n	8004952 <_dtoa_r+0xa6a>
 80048fa:	4629      	mov	r1, r5
 80048fc:	2300      	movs	r3, #0
 80048fe:	220a      	movs	r2, #10
 8004900:	4630      	mov	r0, r6
 8004902:	f000 f8ef 	bl	8004ae4 <__multadd>
 8004906:	45b9      	cmp	r9, r7
 8004908:	4605      	mov	r5, r0
 800490a:	f04f 0300 	mov.w	r3, #0
 800490e:	f04f 020a 	mov.w	r2, #10
 8004912:	4649      	mov	r1, r9
 8004914:	4630      	mov	r0, r6
 8004916:	d107      	bne.n	8004928 <_dtoa_r+0xa40>
 8004918:	f000 f8e4 	bl	8004ae4 <__multadd>
 800491c:	4681      	mov	r9, r0
 800491e:	4607      	mov	r7, r0
 8004920:	9b05      	ldr	r3, [sp, #20]
 8004922:	3301      	adds	r3, #1
 8004924:	9305      	str	r3, [sp, #20]
 8004926:	e774      	b.n	8004812 <_dtoa_r+0x92a>
 8004928:	f000 f8dc 	bl	8004ae4 <__multadd>
 800492c:	4639      	mov	r1, r7
 800492e:	4681      	mov	r9, r0
 8004930:	2300      	movs	r3, #0
 8004932:	220a      	movs	r2, #10
 8004934:	4630      	mov	r0, r6
 8004936:	f000 f8d5 	bl	8004ae4 <__multadd>
 800493a:	4607      	mov	r7, r0
 800493c:	e7f0      	b.n	8004920 <_dtoa_r+0xa38>
 800493e:	f1ba 0f00 	cmp.w	sl, #0
 8004942:	9a00      	ldr	r2, [sp, #0]
 8004944:	bfcc      	ite	gt
 8004946:	46d0      	movgt	r8, sl
 8004948:	f04f 0801 	movle.w	r8, #1
 800494c:	4490      	add	r8, r2
 800494e:	f04f 0900 	mov.w	r9, #0
 8004952:	4629      	mov	r1, r5
 8004954:	2201      	movs	r2, #1
 8004956:	4630      	mov	r0, r6
 8004958:	9302      	str	r3, [sp, #8]
 800495a:	f000 fa73 	bl	8004e44 <__lshift>
 800495e:	4621      	mov	r1, r4
 8004960:	4605      	mov	r5, r0
 8004962:	f000 fadb 	bl	8004f1c <__mcmp>
 8004966:	2800      	cmp	r0, #0
 8004968:	dcb1      	bgt.n	80048ce <_dtoa_r+0x9e6>
 800496a:	d102      	bne.n	8004972 <_dtoa_r+0xa8a>
 800496c:	9b02      	ldr	r3, [sp, #8]
 800496e:	07db      	lsls	r3, r3, #31
 8004970:	d4ad      	bmi.n	80048ce <_dtoa_r+0x9e6>
 8004972:	4643      	mov	r3, r8
 8004974:	4698      	mov	r8, r3
 8004976:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800497a:	2a30      	cmp	r2, #48	; 0x30
 800497c:	d0fa      	beq.n	8004974 <_dtoa_r+0xa8c>
 800497e:	e6f6      	b.n	800476e <_dtoa_r+0x886>
 8004980:	9a00      	ldr	r2, [sp, #0]
 8004982:	429a      	cmp	r2, r3
 8004984:	d1a4      	bne.n	80048d0 <_dtoa_r+0x9e8>
 8004986:	f10b 0b01 	add.w	fp, fp, #1
 800498a:	2331      	movs	r3, #49	; 0x31
 800498c:	e778      	b.n	8004880 <_dtoa_r+0x998>
 800498e:	4b15      	ldr	r3, [pc, #84]	; (80049e4 <_dtoa_r+0xafc>)
 8004990:	f7ff bb12 	b.w	8003fb8 <_dtoa_r+0xd0>
 8004994:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004996:	2b00      	cmp	r3, #0
 8004998:	f47f aaee 	bne.w	8003f78 <_dtoa_r+0x90>
 800499c:	4b12      	ldr	r3, [pc, #72]	; (80049e8 <_dtoa_r+0xb00>)
 800499e:	f7ff bb0b 	b.w	8003fb8 <_dtoa_r+0xd0>
 80049a2:	f1ba 0f00 	cmp.w	sl, #0
 80049a6:	dc03      	bgt.n	80049b0 <_dtoa_r+0xac8>
 80049a8:	9b07      	ldr	r3, [sp, #28]
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	f73f aec7 	bgt.w	800473e <_dtoa_r+0x856>
 80049b0:	f8dd 8000 	ldr.w	r8, [sp]
 80049b4:	4621      	mov	r1, r4
 80049b6:	4628      	mov	r0, r5
 80049b8:	f7ff fa08 	bl	8003dcc <quorem>
 80049bc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80049c0:	f808 3b01 	strb.w	r3, [r8], #1
 80049c4:	9a00      	ldr	r2, [sp, #0]
 80049c6:	eba8 0202 	sub.w	r2, r8, r2
 80049ca:	4592      	cmp	sl, r2
 80049cc:	ddb7      	ble.n	800493e <_dtoa_r+0xa56>
 80049ce:	4629      	mov	r1, r5
 80049d0:	2300      	movs	r3, #0
 80049d2:	220a      	movs	r2, #10
 80049d4:	4630      	mov	r0, r6
 80049d6:	f000 f885 	bl	8004ae4 <__multadd>
 80049da:	4605      	mov	r5, r0
 80049dc:	e7ea      	b.n	80049b4 <_dtoa_r+0xacc>
 80049de:	bf00      	nop
 80049e0:	080062d7 	.word	0x080062d7
 80049e4:	08006230 	.word	0x08006230
 80049e8:	08006254 	.word	0x08006254

080049ec <_localeconv_r>:
 80049ec:	4800      	ldr	r0, [pc, #0]	; (80049f0 <_localeconv_r+0x4>)
 80049ee:	4770      	bx	lr
 80049f0:	20000160 	.word	0x20000160

080049f4 <malloc>:
 80049f4:	4b02      	ldr	r3, [pc, #8]	; (8004a00 <malloc+0xc>)
 80049f6:	4601      	mov	r1, r0
 80049f8:	6818      	ldr	r0, [r3, #0]
 80049fa:	f000 bbef 	b.w	80051dc <_malloc_r>
 80049fe:	bf00      	nop
 8004a00:	2000000c 	.word	0x2000000c

08004a04 <memcpy>:
 8004a04:	440a      	add	r2, r1
 8004a06:	4291      	cmp	r1, r2
 8004a08:	f100 33ff 	add.w	r3, r0, #4294967295
 8004a0c:	d100      	bne.n	8004a10 <memcpy+0xc>
 8004a0e:	4770      	bx	lr
 8004a10:	b510      	push	{r4, lr}
 8004a12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a16:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a1a:	4291      	cmp	r1, r2
 8004a1c:	d1f9      	bne.n	8004a12 <memcpy+0xe>
 8004a1e:	bd10      	pop	{r4, pc}

08004a20 <_Balloc>:
 8004a20:	b570      	push	{r4, r5, r6, lr}
 8004a22:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004a24:	4604      	mov	r4, r0
 8004a26:	460d      	mov	r5, r1
 8004a28:	b976      	cbnz	r6, 8004a48 <_Balloc+0x28>
 8004a2a:	2010      	movs	r0, #16
 8004a2c:	f7ff ffe2 	bl	80049f4 <malloc>
 8004a30:	4602      	mov	r2, r0
 8004a32:	6260      	str	r0, [r4, #36]	; 0x24
 8004a34:	b920      	cbnz	r0, 8004a40 <_Balloc+0x20>
 8004a36:	4b18      	ldr	r3, [pc, #96]	; (8004a98 <_Balloc+0x78>)
 8004a38:	4818      	ldr	r0, [pc, #96]	; (8004a9c <_Balloc+0x7c>)
 8004a3a:	2166      	movs	r1, #102	; 0x66
 8004a3c:	f000 fd94 	bl	8005568 <__assert_func>
 8004a40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004a44:	6006      	str	r6, [r0, #0]
 8004a46:	60c6      	str	r6, [r0, #12]
 8004a48:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004a4a:	68f3      	ldr	r3, [r6, #12]
 8004a4c:	b183      	cbz	r3, 8004a70 <_Balloc+0x50>
 8004a4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004a56:	b9b8      	cbnz	r0, 8004a88 <_Balloc+0x68>
 8004a58:	2101      	movs	r1, #1
 8004a5a:	fa01 f605 	lsl.w	r6, r1, r5
 8004a5e:	1d72      	adds	r2, r6, #5
 8004a60:	0092      	lsls	r2, r2, #2
 8004a62:	4620      	mov	r0, r4
 8004a64:	f000 fb5a 	bl	800511c <_calloc_r>
 8004a68:	b160      	cbz	r0, 8004a84 <_Balloc+0x64>
 8004a6a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004a6e:	e00e      	b.n	8004a8e <_Balloc+0x6e>
 8004a70:	2221      	movs	r2, #33	; 0x21
 8004a72:	2104      	movs	r1, #4
 8004a74:	4620      	mov	r0, r4
 8004a76:	f000 fb51 	bl	800511c <_calloc_r>
 8004a7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a7c:	60f0      	str	r0, [r6, #12]
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d1e4      	bne.n	8004a4e <_Balloc+0x2e>
 8004a84:	2000      	movs	r0, #0
 8004a86:	bd70      	pop	{r4, r5, r6, pc}
 8004a88:	6802      	ldr	r2, [r0, #0]
 8004a8a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004a8e:	2300      	movs	r3, #0
 8004a90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004a94:	e7f7      	b.n	8004a86 <_Balloc+0x66>
 8004a96:	bf00      	nop
 8004a98:	08006261 	.word	0x08006261
 8004a9c:	080062e8 	.word	0x080062e8

08004aa0 <_Bfree>:
 8004aa0:	b570      	push	{r4, r5, r6, lr}
 8004aa2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004aa4:	4605      	mov	r5, r0
 8004aa6:	460c      	mov	r4, r1
 8004aa8:	b976      	cbnz	r6, 8004ac8 <_Bfree+0x28>
 8004aaa:	2010      	movs	r0, #16
 8004aac:	f7ff ffa2 	bl	80049f4 <malloc>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	6268      	str	r0, [r5, #36]	; 0x24
 8004ab4:	b920      	cbnz	r0, 8004ac0 <_Bfree+0x20>
 8004ab6:	4b09      	ldr	r3, [pc, #36]	; (8004adc <_Bfree+0x3c>)
 8004ab8:	4809      	ldr	r0, [pc, #36]	; (8004ae0 <_Bfree+0x40>)
 8004aba:	218a      	movs	r1, #138	; 0x8a
 8004abc:	f000 fd54 	bl	8005568 <__assert_func>
 8004ac0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004ac4:	6006      	str	r6, [r0, #0]
 8004ac6:	60c6      	str	r6, [r0, #12]
 8004ac8:	b13c      	cbz	r4, 8004ada <_Bfree+0x3a>
 8004aca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004acc:	6862      	ldr	r2, [r4, #4]
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004ad4:	6021      	str	r1, [r4, #0]
 8004ad6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004ada:	bd70      	pop	{r4, r5, r6, pc}
 8004adc:	08006261 	.word	0x08006261
 8004ae0:	080062e8 	.word	0x080062e8

08004ae4 <__multadd>:
 8004ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ae8:	690e      	ldr	r6, [r1, #16]
 8004aea:	4607      	mov	r7, r0
 8004aec:	4698      	mov	r8, r3
 8004aee:	460c      	mov	r4, r1
 8004af0:	f101 0014 	add.w	r0, r1, #20
 8004af4:	2300      	movs	r3, #0
 8004af6:	6805      	ldr	r5, [r0, #0]
 8004af8:	b2a9      	uxth	r1, r5
 8004afa:	fb02 8101 	mla	r1, r2, r1, r8
 8004afe:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8004b02:	0c2d      	lsrs	r5, r5, #16
 8004b04:	fb02 c505 	mla	r5, r2, r5, ip
 8004b08:	b289      	uxth	r1, r1
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8004b10:	429e      	cmp	r6, r3
 8004b12:	f840 1b04 	str.w	r1, [r0], #4
 8004b16:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8004b1a:	dcec      	bgt.n	8004af6 <__multadd+0x12>
 8004b1c:	f1b8 0f00 	cmp.w	r8, #0
 8004b20:	d022      	beq.n	8004b68 <__multadd+0x84>
 8004b22:	68a3      	ldr	r3, [r4, #8]
 8004b24:	42b3      	cmp	r3, r6
 8004b26:	dc19      	bgt.n	8004b5c <__multadd+0x78>
 8004b28:	6861      	ldr	r1, [r4, #4]
 8004b2a:	4638      	mov	r0, r7
 8004b2c:	3101      	adds	r1, #1
 8004b2e:	f7ff ff77 	bl	8004a20 <_Balloc>
 8004b32:	4605      	mov	r5, r0
 8004b34:	b928      	cbnz	r0, 8004b42 <__multadd+0x5e>
 8004b36:	4602      	mov	r2, r0
 8004b38:	4b0d      	ldr	r3, [pc, #52]	; (8004b70 <__multadd+0x8c>)
 8004b3a:	480e      	ldr	r0, [pc, #56]	; (8004b74 <__multadd+0x90>)
 8004b3c:	21b5      	movs	r1, #181	; 0xb5
 8004b3e:	f000 fd13 	bl	8005568 <__assert_func>
 8004b42:	6922      	ldr	r2, [r4, #16]
 8004b44:	3202      	adds	r2, #2
 8004b46:	f104 010c 	add.w	r1, r4, #12
 8004b4a:	0092      	lsls	r2, r2, #2
 8004b4c:	300c      	adds	r0, #12
 8004b4e:	f7ff ff59 	bl	8004a04 <memcpy>
 8004b52:	4621      	mov	r1, r4
 8004b54:	4638      	mov	r0, r7
 8004b56:	f7ff ffa3 	bl	8004aa0 <_Bfree>
 8004b5a:	462c      	mov	r4, r5
 8004b5c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8004b60:	3601      	adds	r6, #1
 8004b62:	f8c3 8014 	str.w	r8, [r3, #20]
 8004b66:	6126      	str	r6, [r4, #16]
 8004b68:	4620      	mov	r0, r4
 8004b6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b6e:	bf00      	nop
 8004b70:	080062d7 	.word	0x080062d7
 8004b74:	080062e8 	.word	0x080062e8

08004b78 <__hi0bits>:
 8004b78:	0c03      	lsrs	r3, r0, #16
 8004b7a:	041b      	lsls	r3, r3, #16
 8004b7c:	b9d3      	cbnz	r3, 8004bb4 <__hi0bits+0x3c>
 8004b7e:	0400      	lsls	r0, r0, #16
 8004b80:	2310      	movs	r3, #16
 8004b82:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004b86:	bf04      	itt	eq
 8004b88:	0200      	lsleq	r0, r0, #8
 8004b8a:	3308      	addeq	r3, #8
 8004b8c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004b90:	bf04      	itt	eq
 8004b92:	0100      	lsleq	r0, r0, #4
 8004b94:	3304      	addeq	r3, #4
 8004b96:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004b9a:	bf04      	itt	eq
 8004b9c:	0080      	lsleq	r0, r0, #2
 8004b9e:	3302      	addeq	r3, #2
 8004ba0:	2800      	cmp	r0, #0
 8004ba2:	db05      	blt.n	8004bb0 <__hi0bits+0x38>
 8004ba4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004ba8:	f103 0301 	add.w	r3, r3, #1
 8004bac:	bf08      	it	eq
 8004bae:	2320      	moveq	r3, #32
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	4770      	bx	lr
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	e7e4      	b.n	8004b82 <__hi0bits+0xa>

08004bb8 <__lo0bits>:
 8004bb8:	6803      	ldr	r3, [r0, #0]
 8004bba:	f013 0207 	ands.w	r2, r3, #7
 8004bbe:	4601      	mov	r1, r0
 8004bc0:	d00b      	beq.n	8004bda <__lo0bits+0x22>
 8004bc2:	07da      	lsls	r2, r3, #31
 8004bc4:	d424      	bmi.n	8004c10 <__lo0bits+0x58>
 8004bc6:	0798      	lsls	r0, r3, #30
 8004bc8:	bf49      	itett	mi
 8004bca:	085b      	lsrmi	r3, r3, #1
 8004bcc:	089b      	lsrpl	r3, r3, #2
 8004bce:	2001      	movmi	r0, #1
 8004bd0:	600b      	strmi	r3, [r1, #0]
 8004bd2:	bf5c      	itt	pl
 8004bd4:	600b      	strpl	r3, [r1, #0]
 8004bd6:	2002      	movpl	r0, #2
 8004bd8:	4770      	bx	lr
 8004bda:	b298      	uxth	r0, r3
 8004bdc:	b9b0      	cbnz	r0, 8004c0c <__lo0bits+0x54>
 8004bde:	0c1b      	lsrs	r3, r3, #16
 8004be0:	2010      	movs	r0, #16
 8004be2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004be6:	bf04      	itt	eq
 8004be8:	0a1b      	lsreq	r3, r3, #8
 8004bea:	3008      	addeq	r0, #8
 8004bec:	071a      	lsls	r2, r3, #28
 8004bee:	bf04      	itt	eq
 8004bf0:	091b      	lsreq	r3, r3, #4
 8004bf2:	3004      	addeq	r0, #4
 8004bf4:	079a      	lsls	r2, r3, #30
 8004bf6:	bf04      	itt	eq
 8004bf8:	089b      	lsreq	r3, r3, #2
 8004bfa:	3002      	addeq	r0, #2
 8004bfc:	07da      	lsls	r2, r3, #31
 8004bfe:	d403      	bmi.n	8004c08 <__lo0bits+0x50>
 8004c00:	085b      	lsrs	r3, r3, #1
 8004c02:	f100 0001 	add.w	r0, r0, #1
 8004c06:	d005      	beq.n	8004c14 <__lo0bits+0x5c>
 8004c08:	600b      	str	r3, [r1, #0]
 8004c0a:	4770      	bx	lr
 8004c0c:	4610      	mov	r0, r2
 8004c0e:	e7e8      	b.n	8004be2 <__lo0bits+0x2a>
 8004c10:	2000      	movs	r0, #0
 8004c12:	4770      	bx	lr
 8004c14:	2020      	movs	r0, #32
 8004c16:	4770      	bx	lr

08004c18 <__i2b>:
 8004c18:	b510      	push	{r4, lr}
 8004c1a:	460c      	mov	r4, r1
 8004c1c:	2101      	movs	r1, #1
 8004c1e:	f7ff feff 	bl	8004a20 <_Balloc>
 8004c22:	4602      	mov	r2, r0
 8004c24:	b928      	cbnz	r0, 8004c32 <__i2b+0x1a>
 8004c26:	4b05      	ldr	r3, [pc, #20]	; (8004c3c <__i2b+0x24>)
 8004c28:	4805      	ldr	r0, [pc, #20]	; (8004c40 <__i2b+0x28>)
 8004c2a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004c2e:	f000 fc9b 	bl	8005568 <__assert_func>
 8004c32:	2301      	movs	r3, #1
 8004c34:	6144      	str	r4, [r0, #20]
 8004c36:	6103      	str	r3, [r0, #16]
 8004c38:	bd10      	pop	{r4, pc}
 8004c3a:	bf00      	nop
 8004c3c:	080062d7 	.word	0x080062d7
 8004c40:	080062e8 	.word	0x080062e8

08004c44 <__multiply>:
 8004c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c48:	4614      	mov	r4, r2
 8004c4a:	690a      	ldr	r2, [r1, #16]
 8004c4c:	6923      	ldr	r3, [r4, #16]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	bfb8      	it	lt
 8004c52:	460b      	movlt	r3, r1
 8004c54:	460d      	mov	r5, r1
 8004c56:	bfbc      	itt	lt
 8004c58:	4625      	movlt	r5, r4
 8004c5a:	461c      	movlt	r4, r3
 8004c5c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8004c60:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004c64:	68ab      	ldr	r3, [r5, #8]
 8004c66:	6869      	ldr	r1, [r5, #4]
 8004c68:	eb0a 0709 	add.w	r7, sl, r9
 8004c6c:	42bb      	cmp	r3, r7
 8004c6e:	b085      	sub	sp, #20
 8004c70:	bfb8      	it	lt
 8004c72:	3101      	addlt	r1, #1
 8004c74:	f7ff fed4 	bl	8004a20 <_Balloc>
 8004c78:	b930      	cbnz	r0, 8004c88 <__multiply+0x44>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	4b42      	ldr	r3, [pc, #264]	; (8004d88 <__multiply+0x144>)
 8004c7e:	4843      	ldr	r0, [pc, #268]	; (8004d8c <__multiply+0x148>)
 8004c80:	f240 115d 	movw	r1, #349	; 0x15d
 8004c84:	f000 fc70 	bl	8005568 <__assert_func>
 8004c88:	f100 0614 	add.w	r6, r0, #20
 8004c8c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8004c90:	4633      	mov	r3, r6
 8004c92:	2200      	movs	r2, #0
 8004c94:	4543      	cmp	r3, r8
 8004c96:	d31e      	bcc.n	8004cd6 <__multiply+0x92>
 8004c98:	f105 0c14 	add.w	ip, r5, #20
 8004c9c:	f104 0314 	add.w	r3, r4, #20
 8004ca0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8004ca4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8004ca8:	9202      	str	r2, [sp, #8]
 8004caa:	ebac 0205 	sub.w	r2, ip, r5
 8004cae:	3a15      	subs	r2, #21
 8004cb0:	f022 0203 	bic.w	r2, r2, #3
 8004cb4:	3204      	adds	r2, #4
 8004cb6:	f105 0115 	add.w	r1, r5, #21
 8004cba:	458c      	cmp	ip, r1
 8004cbc:	bf38      	it	cc
 8004cbe:	2204      	movcc	r2, #4
 8004cc0:	9201      	str	r2, [sp, #4]
 8004cc2:	9a02      	ldr	r2, [sp, #8]
 8004cc4:	9303      	str	r3, [sp, #12]
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d808      	bhi.n	8004cdc <__multiply+0x98>
 8004cca:	2f00      	cmp	r7, #0
 8004ccc:	dc55      	bgt.n	8004d7a <__multiply+0x136>
 8004cce:	6107      	str	r7, [r0, #16]
 8004cd0:	b005      	add	sp, #20
 8004cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cd6:	f843 2b04 	str.w	r2, [r3], #4
 8004cda:	e7db      	b.n	8004c94 <__multiply+0x50>
 8004cdc:	f8b3 a000 	ldrh.w	sl, [r3]
 8004ce0:	f1ba 0f00 	cmp.w	sl, #0
 8004ce4:	d020      	beq.n	8004d28 <__multiply+0xe4>
 8004ce6:	f105 0e14 	add.w	lr, r5, #20
 8004cea:	46b1      	mov	r9, r6
 8004cec:	2200      	movs	r2, #0
 8004cee:	f85e 4b04 	ldr.w	r4, [lr], #4
 8004cf2:	f8d9 b000 	ldr.w	fp, [r9]
 8004cf6:	b2a1      	uxth	r1, r4
 8004cf8:	fa1f fb8b 	uxth.w	fp, fp
 8004cfc:	fb0a b101 	mla	r1, sl, r1, fp
 8004d00:	4411      	add	r1, r2
 8004d02:	f8d9 2000 	ldr.w	r2, [r9]
 8004d06:	0c24      	lsrs	r4, r4, #16
 8004d08:	0c12      	lsrs	r2, r2, #16
 8004d0a:	fb0a 2404 	mla	r4, sl, r4, r2
 8004d0e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8004d12:	b289      	uxth	r1, r1
 8004d14:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8004d18:	45f4      	cmp	ip, lr
 8004d1a:	f849 1b04 	str.w	r1, [r9], #4
 8004d1e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8004d22:	d8e4      	bhi.n	8004cee <__multiply+0xaa>
 8004d24:	9901      	ldr	r1, [sp, #4]
 8004d26:	5072      	str	r2, [r6, r1]
 8004d28:	9a03      	ldr	r2, [sp, #12]
 8004d2a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004d2e:	3304      	adds	r3, #4
 8004d30:	f1b9 0f00 	cmp.w	r9, #0
 8004d34:	d01f      	beq.n	8004d76 <__multiply+0x132>
 8004d36:	6834      	ldr	r4, [r6, #0]
 8004d38:	f105 0114 	add.w	r1, r5, #20
 8004d3c:	46b6      	mov	lr, r6
 8004d3e:	f04f 0a00 	mov.w	sl, #0
 8004d42:	880a      	ldrh	r2, [r1, #0]
 8004d44:	f8be b002 	ldrh.w	fp, [lr, #2]
 8004d48:	fb09 b202 	mla	r2, r9, r2, fp
 8004d4c:	4492      	add	sl, r2
 8004d4e:	b2a4      	uxth	r4, r4
 8004d50:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8004d54:	f84e 4b04 	str.w	r4, [lr], #4
 8004d58:	f851 4b04 	ldr.w	r4, [r1], #4
 8004d5c:	f8be 2000 	ldrh.w	r2, [lr]
 8004d60:	0c24      	lsrs	r4, r4, #16
 8004d62:	fb09 2404 	mla	r4, r9, r4, r2
 8004d66:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8004d6a:	458c      	cmp	ip, r1
 8004d6c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004d70:	d8e7      	bhi.n	8004d42 <__multiply+0xfe>
 8004d72:	9a01      	ldr	r2, [sp, #4]
 8004d74:	50b4      	str	r4, [r6, r2]
 8004d76:	3604      	adds	r6, #4
 8004d78:	e7a3      	b.n	8004cc2 <__multiply+0x7e>
 8004d7a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1a5      	bne.n	8004cce <__multiply+0x8a>
 8004d82:	3f01      	subs	r7, #1
 8004d84:	e7a1      	b.n	8004cca <__multiply+0x86>
 8004d86:	bf00      	nop
 8004d88:	080062d7 	.word	0x080062d7
 8004d8c:	080062e8 	.word	0x080062e8

08004d90 <__pow5mult>:
 8004d90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d94:	4615      	mov	r5, r2
 8004d96:	f012 0203 	ands.w	r2, r2, #3
 8004d9a:	4606      	mov	r6, r0
 8004d9c:	460f      	mov	r7, r1
 8004d9e:	d007      	beq.n	8004db0 <__pow5mult+0x20>
 8004da0:	4c25      	ldr	r4, [pc, #148]	; (8004e38 <__pow5mult+0xa8>)
 8004da2:	3a01      	subs	r2, #1
 8004da4:	2300      	movs	r3, #0
 8004da6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004daa:	f7ff fe9b 	bl	8004ae4 <__multadd>
 8004dae:	4607      	mov	r7, r0
 8004db0:	10ad      	asrs	r5, r5, #2
 8004db2:	d03d      	beq.n	8004e30 <__pow5mult+0xa0>
 8004db4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004db6:	b97c      	cbnz	r4, 8004dd8 <__pow5mult+0x48>
 8004db8:	2010      	movs	r0, #16
 8004dba:	f7ff fe1b 	bl	80049f4 <malloc>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	6270      	str	r0, [r6, #36]	; 0x24
 8004dc2:	b928      	cbnz	r0, 8004dd0 <__pow5mult+0x40>
 8004dc4:	4b1d      	ldr	r3, [pc, #116]	; (8004e3c <__pow5mult+0xac>)
 8004dc6:	481e      	ldr	r0, [pc, #120]	; (8004e40 <__pow5mult+0xb0>)
 8004dc8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004dcc:	f000 fbcc 	bl	8005568 <__assert_func>
 8004dd0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004dd4:	6004      	str	r4, [r0, #0]
 8004dd6:	60c4      	str	r4, [r0, #12]
 8004dd8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004ddc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004de0:	b94c      	cbnz	r4, 8004df6 <__pow5mult+0x66>
 8004de2:	f240 2171 	movw	r1, #625	; 0x271
 8004de6:	4630      	mov	r0, r6
 8004de8:	f7ff ff16 	bl	8004c18 <__i2b>
 8004dec:	2300      	movs	r3, #0
 8004dee:	f8c8 0008 	str.w	r0, [r8, #8]
 8004df2:	4604      	mov	r4, r0
 8004df4:	6003      	str	r3, [r0, #0]
 8004df6:	f04f 0900 	mov.w	r9, #0
 8004dfa:	07eb      	lsls	r3, r5, #31
 8004dfc:	d50a      	bpl.n	8004e14 <__pow5mult+0x84>
 8004dfe:	4639      	mov	r1, r7
 8004e00:	4622      	mov	r2, r4
 8004e02:	4630      	mov	r0, r6
 8004e04:	f7ff ff1e 	bl	8004c44 <__multiply>
 8004e08:	4639      	mov	r1, r7
 8004e0a:	4680      	mov	r8, r0
 8004e0c:	4630      	mov	r0, r6
 8004e0e:	f7ff fe47 	bl	8004aa0 <_Bfree>
 8004e12:	4647      	mov	r7, r8
 8004e14:	106d      	asrs	r5, r5, #1
 8004e16:	d00b      	beq.n	8004e30 <__pow5mult+0xa0>
 8004e18:	6820      	ldr	r0, [r4, #0]
 8004e1a:	b938      	cbnz	r0, 8004e2c <__pow5mult+0x9c>
 8004e1c:	4622      	mov	r2, r4
 8004e1e:	4621      	mov	r1, r4
 8004e20:	4630      	mov	r0, r6
 8004e22:	f7ff ff0f 	bl	8004c44 <__multiply>
 8004e26:	6020      	str	r0, [r4, #0]
 8004e28:	f8c0 9000 	str.w	r9, [r0]
 8004e2c:	4604      	mov	r4, r0
 8004e2e:	e7e4      	b.n	8004dfa <__pow5mult+0x6a>
 8004e30:	4638      	mov	r0, r7
 8004e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e36:	bf00      	nop
 8004e38:	08006438 	.word	0x08006438
 8004e3c:	08006261 	.word	0x08006261
 8004e40:	080062e8 	.word	0x080062e8

08004e44 <__lshift>:
 8004e44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e48:	460c      	mov	r4, r1
 8004e4a:	6849      	ldr	r1, [r1, #4]
 8004e4c:	6923      	ldr	r3, [r4, #16]
 8004e4e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004e52:	68a3      	ldr	r3, [r4, #8]
 8004e54:	4607      	mov	r7, r0
 8004e56:	4691      	mov	r9, r2
 8004e58:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004e5c:	f108 0601 	add.w	r6, r8, #1
 8004e60:	42b3      	cmp	r3, r6
 8004e62:	db0b      	blt.n	8004e7c <__lshift+0x38>
 8004e64:	4638      	mov	r0, r7
 8004e66:	f7ff fddb 	bl	8004a20 <_Balloc>
 8004e6a:	4605      	mov	r5, r0
 8004e6c:	b948      	cbnz	r0, 8004e82 <__lshift+0x3e>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	4b28      	ldr	r3, [pc, #160]	; (8004f14 <__lshift+0xd0>)
 8004e72:	4829      	ldr	r0, [pc, #164]	; (8004f18 <__lshift+0xd4>)
 8004e74:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004e78:	f000 fb76 	bl	8005568 <__assert_func>
 8004e7c:	3101      	adds	r1, #1
 8004e7e:	005b      	lsls	r3, r3, #1
 8004e80:	e7ee      	b.n	8004e60 <__lshift+0x1c>
 8004e82:	2300      	movs	r3, #0
 8004e84:	f100 0114 	add.w	r1, r0, #20
 8004e88:	f100 0210 	add.w	r2, r0, #16
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	4553      	cmp	r3, sl
 8004e90:	db33      	blt.n	8004efa <__lshift+0xb6>
 8004e92:	6920      	ldr	r0, [r4, #16]
 8004e94:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004e98:	f104 0314 	add.w	r3, r4, #20
 8004e9c:	f019 091f 	ands.w	r9, r9, #31
 8004ea0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004ea4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004ea8:	d02b      	beq.n	8004f02 <__lshift+0xbe>
 8004eaa:	f1c9 0e20 	rsb	lr, r9, #32
 8004eae:	468a      	mov	sl, r1
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	6818      	ldr	r0, [r3, #0]
 8004eb4:	fa00 f009 	lsl.w	r0, r0, r9
 8004eb8:	4302      	orrs	r2, r0
 8004eba:	f84a 2b04 	str.w	r2, [sl], #4
 8004ebe:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ec2:	459c      	cmp	ip, r3
 8004ec4:	fa22 f20e 	lsr.w	r2, r2, lr
 8004ec8:	d8f3      	bhi.n	8004eb2 <__lshift+0x6e>
 8004eca:	ebac 0304 	sub.w	r3, ip, r4
 8004ece:	3b15      	subs	r3, #21
 8004ed0:	f023 0303 	bic.w	r3, r3, #3
 8004ed4:	3304      	adds	r3, #4
 8004ed6:	f104 0015 	add.w	r0, r4, #21
 8004eda:	4584      	cmp	ip, r0
 8004edc:	bf38      	it	cc
 8004ede:	2304      	movcc	r3, #4
 8004ee0:	50ca      	str	r2, [r1, r3]
 8004ee2:	b10a      	cbz	r2, 8004ee8 <__lshift+0xa4>
 8004ee4:	f108 0602 	add.w	r6, r8, #2
 8004ee8:	3e01      	subs	r6, #1
 8004eea:	4638      	mov	r0, r7
 8004eec:	612e      	str	r6, [r5, #16]
 8004eee:	4621      	mov	r1, r4
 8004ef0:	f7ff fdd6 	bl	8004aa0 <_Bfree>
 8004ef4:	4628      	mov	r0, r5
 8004ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004efa:	f842 0f04 	str.w	r0, [r2, #4]!
 8004efe:	3301      	adds	r3, #1
 8004f00:	e7c5      	b.n	8004e8e <__lshift+0x4a>
 8004f02:	3904      	subs	r1, #4
 8004f04:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f08:	f841 2f04 	str.w	r2, [r1, #4]!
 8004f0c:	459c      	cmp	ip, r3
 8004f0e:	d8f9      	bhi.n	8004f04 <__lshift+0xc0>
 8004f10:	e7ea      	b.n	8004ee8 <__lshift+0xa4>
 8004f12:	bf00      	nop
 8004f14:	080062d7 	.word	0x080062d7
 8004f18:	080062e8 	.word	0x080062e8

08004f1c <__mcmp>:
 8004f1c:	b530      	push	{r4, r5, lr}
 8004f1e:	6902      	ldr	r2, [r0, #16]
 8004f20:	690c      	ldr	r4, [r1, #16]
 8004f22:	1b12      	subs	r2, r2, r4
 8004f24:	d10e      	bne.n	8004f44 <__mcmp+0x28>
 8004f26:	f100 0314 	add.w	r3, r0, #20
 8004f2a:	3114      	adds	r1, #20
 8004f2c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8004f30:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004f34:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8004f38:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8004f3c:	42a5      	cmp	r5, r4
 8004f3e:	d003      	beq.n	8004f48 <__mcmp+0x2c>
 8004f40:	d305      	bcc.n	8004f4e <__mcmp+0x32>
 8004f42:	2201      	movs	r2, #1
 8004f44:	4610      	mov	r0, r2
 8004f46:	bd30      	pop	{r4, r5, pc}
 8004f48:	4283      	cmp	r3, r0
 8004f4a:	d3f3      	bcc.n	8004f34 <__mcmp+0x18>
 8004f4c:	e7fa      	b.n	8004f44 <__mcmp+0x28>
 8004f4e:	f04f 32ff 	mov.w	r2, #4294967295
 8004f52:	e7f7      	b.n	8004f44 <__mcmp+0x28>

08004f54 <__mdiff>:
 8004f54:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f58:	460c      	mov	r4, r1
 8004f5a:	4606      	mov	r6, r0
 8004f5c:	4611      	mov	r1, r2
 8004f5e:	4620      	mov	r0, r4
 8004f60:	4617      	mov	r7, r2
 8004f62:	f7ff ffdb 	bl	8004f1c <__mcmp>
 8004f66:	1e05      	subs	r5, r0, #0
 8004f68:	d110      	bne.n	8004f8c <__mdiff+0x38>
 8004f6a:	4629      	mov	r1, r5
 8004f6c:	4630      	mov	r0, r6
 8004f6e:	f7ff fd57 	bl	8004a20 <_Balloc>
 8004f72:	b930      	cbnz	r0, 8004f82 <__mdiff+0x2e>
 8004f74:	4b39      	ldr	r3, [pc, #228]	; (800505c <__mdiff+0x108>)
 8004f76:	4602      	mov	r2, r0
 8004f78:	f240 2132 	movw	r1, #562	; 0x232
 8004f7c:	4838      	ldr	r0, [pc, #224]	; (8005060 <__mdiff+0x10c>)
 8004f7e:	f000 faf3 	bl	8005568 <__assert_func>
 8004f82:	2301      	movs	r3, #1
 8004f84:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004f88:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f8c:	bfa4      	itt	ge
 8004f8e:	463b      	movge	r3, r7
 8004f90:	4627      	movge	r7, r4
 8004f92:	4630      	mov	r0, r6
 8004f94:	6879      	ldr	r1, [r7, #4]
 8004f96:	bfa6      	itte	ge
 8004f98:	461c      	movge	r4, r3
 8004f9a:	2500      	movge	r5, #0
 8004f9c:	2501      	movlt	r5, #1
 8004f9e:	f7ff fd3f 	bl	8004a20 <_Balloc>
 8004fa2:	b920      	cbnz	r0, 8004fae <__mdiff+0x5a>
 8004fa4:	4b2d      	ldr	r3, [pc, #180]	; (800505c <__mdiff+0x108>)
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004fac:	e7e6      	b.n	8004f7c <__mdiff+0x28>
 8004fae:	693e      	ldr	r6, [r7, #16]
 8004fb0:	60c5      	str	r5, [r0, #12]
 8004fb2:	6925      	ldr	r5, [r4, #16]
 8004fb4:	f107 0114 	add.w	r1, r7, #20
 8004fb8:	f104 0914 	add.w	r9, r4, #20
 8004fbc:	f100 0e14 	add.w	lr, r0, #20
 8004fc0:	f107 0210 	add.w	r2, r7, #16
 8004fc4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8004fc8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8004fcc:	46f2      	mov	sl, lr
 8004fce:	2700      	movs	r7, #0
 8004fd0:	f859 3b04 	ldr.w	r3, [r9], #4
 8004fd4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8004fd8:	fa1f f883 	uxth.w	r8, r3
 8004fdc:	fa17 f78b 	uxtah	r7, r7, fp
 8004fe0:	0c1b      	lsrs	r3, r3, #16
 8004fe2:	eba7 0808 	sub.w	r8, r7, r8
 8004fe6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004fea:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8004fee:	fa1f f888 	uxth.w	r8, r8
 8004ff2:	141f      	asrs	r7, r3, #16
 8004ff4:	454d      	cmp	r5, r9
 8004ff6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8004ffa:	f84a 3b04 	str.w	r3, [sl], #4
 8004ffe:	d8e7      	bhi.n	8004fd0 <__mdiff+0x7c>
 8005000:	1b2b      	subs	r3, r5, r4
 8005002:	3b15      	subs	r3, #21
 8005004:	f023 0303 	bic.w	r3, r3, #3
 8005008:	3304      	adds	r3, #4
 800500a:	3415      	adds	r4, #21
 800500c:	42a5      	cmp	r5, r4
 800500e:	bf38      	it	cc
 8005010:	2304      	movcc	r3, #4
 8005012:	4419      	add	r1, r3
 8005014:	4473      	add	r3, lr
 8005016:	469e      	mov	lr, r3
 8005018:	460d      	mov	r5, r1
 800501a:	4565      	cmp	r5, ip
 800501c:	d30e      	bcc.n	800503c <__mdiff+0xe8>
 800501e:	f10c 0203 	add.w	r2, ip, #3
 8005022:	1a52      	subs	r2, r2, r1
 8005024:	f022 0203 	bic.w	r2, r2, #3
 8005028:	3903      	subs	r1, #3
 800502a:	458c      	cmp	ip, r1
 800502c:	bf38      	it	cc
 800502e:	2200      	movcc	r2, #0
 8005030:	441a      	add	r2, r3
 8005032:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005036:	b17b      	cbz	r3, 8005058 <__mdiff+0x104>
 8005038:	6106      	str	r6, [r0, #16]
 800503a:	e7a5      	b.n	8004f88 <__mdiff+0x34>
 800503c:	f855 8b04 	ldr.w	r8, [r5], #4
 8005040:	fa17 f488 	uxtah	r4, r7, r8
 8005044:	1422      	asrs	r2, r4, #16
 8005046:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800504a:	b2a4      	uxth	r4, r4
 800504c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8005050:	f84e 4b04 	str.w	r4, [lr], #4
 8005054:	1417      	asrs	r7, r2, #16
 8005056:	e7e0      	b.n	800501a <__mdiff+0xc6>
 8005058:	3e01      	subs	r6, #1
 800505a:	e7ea      	b.n	8005032 <__mdiff+0xde>
 800505c:	080062d7 	.word	0x080062d7
 8005060:	080062e8 	.word	0x080062e8

08005064 <__d2b>:
 8005064:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005068:	4689      	mov	r9, r1
 800506a:	2101      	movs	r1, #1
 800506c:	ec57 6b10 	vmov	r6, r7, d0
 8005070:	4690      	mov	r8, r2
 8005072:	f7ff fcd5 	bl	8004a20 <_Balloc>
 8005076:	4604      	mov	r4, r0
 8005078:	b930      	cbnz	r0, 8005088 <__d2b+0x24>
 800507a:	4602      	mov	r2, r0
 800507c:	4b25      	ldr	r3, [pc, #148]	; (8005114 <__d2b+0xb0>)
 800507e:	4826      	ldr	r0, [pc, #152]	; (8005118 <__d2b+0xb4>)
 8005080:	f240 310a 	movw	r1, #778	; 0x30a
 8005084:	f000 fa70 	bl	8005568 <__assert_func>
 8005088:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800508c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005090:	bb35      	cbnz	r5, 80050e0 <__d2b+0x7c>
 8005092:	2e00      	cmp	r6, #0
 8005094:	9301      	str	r3, [sp, #4]
 8005096:	d028      	beq.n	80050ea <__d2b+0x86>
 8005098:	4668      	mov	r0, sp
 800509a:	9600      	str	r6, [sp, #0]
 800509c:	f7ff fd8c 	bl	8004bb8 <__lo0bits>
 80050a0:	9900      	ldr	r1, [sp, #0]
 80050a2:	b300      	cbz	r0, 80050e6 <__d2b+0x82>
 80050a4:	9a01      	ldr	r2, [sp, #4]
 80050a6:	f1c0 0320 	rsb	r3, r0, #32
 80050aa:	fa02 f303 	lsl.w	r3, r2, r3
 80050ae:	430b      	orrs	r3, r1
 80050b0:	40c2      	lsrs	r2, r0
 80050b2:	6163      	str	r3, [r4, #20]
 80050b4:	9201      	str	r2, [sp, #4]
 80050b6:	9b01      	ldr	r3, [sp, #4]
 80050b8:	61a3      	str	r3, [r4, #24]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	bf14      	ite	ne
 80050be:	2202      	movne	r2, #2
 80050c0:	2201      	moveq	r2, #1
 80050c2:	6122      	str	r2, [r4, #16]
 80050c4:	b1d5      	cbz	r5, 80050fc <__d2b+0x98>
 80050c6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80050ca:	4405      	add	r5, r0
 80050cc:	f8c9 5000 	str.w	r5, [r9]
 80050d0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80050d4:	f8c8 0000 	str.w	r0, [r8]
 80050d8:	4620      	mov	r0, r4
 80050da:	b003      	add	sp, #12
 80050dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80050e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80050e4:	e7d5      	b.n	8005092 <__d2b+0x2e>
 80050e6:	6161      	str	r1, [r4, #20]
 80050e8:	e7e5      	b.n	80050b6 <__d2b+0x52>
 80050ea:	a801      	add	r0, sp, #4
 80050ec:	f7ff fd64 	bl	8004bb8 <__lo0bits>
 80050f0:	9b01      	ldr	r3, [sp, #4]
 80050f2:	6163      	str	r3, [r4, #20]
 80050f4:	2201      	movs	r2, #1
 80050f6:	6122      	str	r2, [r4, #16]
 80050f8:	3020      	adds	r0, #32
 80050fa:	e7e3      	b.n	80050c4 <__d2b+0x60>
 80050fc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005100:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005104:	f8c9 0000 	str.w	r0, [r9]
 8005108:	6918      	ldr	r0, [r3, #16]
 800510a:	f7ff fd35 	bl	8004b78 <__hi0bits>
 800510e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005112:	e7df      	b.n	80050d4 <__d2b+0x70>
 8005114:	080062d7 	.word	0x080062d7
 8005118:	080062e8 	.word	0x080062e8

0800511c <_calloc_r>:
 800511c:	b513      	push	{r0, r1, r4, lr}
 800511e:	434a      	muls	r2, r1
 8005120:	4611      	mov	r1, r2
 8005122:	9201      	str	r2, [sp, #4]
 8005124:	f000 f85a 	bl	80051dc <_malloc_r>
 8005128:	4604      	mov	r4, r0
 800512a:	b118      	cbz	r0, 8005134 <_calloc_r+0x18>
 800512c:	9a01      	ldr	r2, [sp, #4]
 800512e:	2100      	movs	r1, #0
 8005130:	f7fe f9e0 	bl	80034f4 <memset>
 8005134:	4620      	mov	r0, r4
 8005136:	b002      	add	sp, #8
 8005138:	bd10      	pop	{r4, pc}
	...

0800513c <_free_r>:
 800513c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800513e:	2900      	cmp	r1, #0
 8005140:	d048      	beq.n	80051d4 <_free_r+0x98>
 8005142:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005146:	9001      	str	r0, [sp, #4]
 8005148:	2b00      	cmp	r3, #0
 800514a:	f1a1 0404 	sub.w	r4, r1, #4
 800514e:	bfb8      	it	lt
 8005150:	18e4      	addlt	r4, r4, r3
 8005152:	f000 fa65 	bl	8005620 <__malloc_lock>
 8005156:	4a20      	ldr	r2, [pc, #128]	; (80051d8 <_free_r+0x9c>)
 8005158:	9801      	ldr	r0, [sp, #4]
 800515a:	6813      	ldr	r3, [r2, #0]
 800515c:	4615      	mov	r5, r2
 800515e:	b933      	cbnz	r3, 800516e <_free_r+0x32>
 8005160:	6063      	str	r3, [r4, #4]
 8005162:	6014      	str	r4, [r2, #0]
 8005164:	b003      	add	sp, #12
 8005166:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800516a:	f000 ba5f 	b.w	800562c <__malloc_unlock>
 800516e:	42a3      	cmp	r3, r4
 8005170:	d90b      	bls.n	800518a <_free_r+0x4e>
 8005172:	6821      	ldr	r1, [r4, #0]
 8005174:	1862      	adds	r2, r4, r1
 8005176:	4293      	cmp	r3, r2
 8005178:	bf04      	itt	eq
 800517a:	681a      	ldreq	r2, [r3, #0]
 800517c:	685b      	ldreq	r3, [r3, #4]
 800517e:	6063      	str	r3, [r4, #4]
 8005180:	bf04      	itt	eq
 8005182:	1852      	addeq	r2, r2, r1
 8005184:	6022      	streq	r2, [r4, #0]
 8005186:	602c      	str	r4, [r5, #0]
 8005188:	e7ec      	b.n	8005164 <_free_r+0x28>
 800518a:	461a      	mov	r2, r3
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	b10b      	cbz	r3, 8005194 <_free_r+0x58>
 8005190:	42a3      	cmp	r3, r4
 8005192:	d9fa      	bls.n	800518a <_free_r+0x4e>
 8005194:	6811      	ldr	r1, [r2, #0]
 8005196:	1855      	adds	r5, r2, r1
 8005198:	42a5      	cmp	r5, r4
 800519a:	d10b      	bne.n	80051b4 <_free_r+0x78>
 800519c:	6824      	ldr	r4, [r4, #0]
 800519e:	4421      	add	r1, r4
 80051a0:	1854      	adds	r4, r2, r1
 80051a2:	42a3      	cmp	r3, r4
 80051a4:	6011      	str	r1, [r2, #0]
 80051a6:	d1dd      	bne.n	8005164 <_free_r+0x28>
 80051a8:	681c      	ldr	r4, [r3, #0]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	6053      	str	r3, [r2, #4]
 80051ae:	4421      	add	r1, r4
 80051b0:	6011      	str	r1, [r2, #0]
 80051b2:	e7d7      	b.n	8005164 <_free_r+0x28>
 80051b4:	d902      	bls.n	80051bc <_free_r+0x80>
 80051b6:	230c      	movs	r3, #12
 80051b8:	6003      	str	r3, [r0, #0]
 80051ba:	e7d3      	b.n	8005164 <_free_r+0x28>
 80051bc:	6825      	ldr	r5, [r4, #0]
 80051be:	1961      	adds	r1, r4, r5
 80051c0:	428b      	cmp	r3, r1
 80051c2:	bf04      	itt	eq
 80051c4:	6819      	ldreq	r1, [r3, #0]
 80051c6:	685b      	ldreq	r3, [r3, #4]
 80051c8:	6063      	str	r3, [r4, #4]
 80051ca:	bf04      	itt	eq
 80051cc:	1949      	addeq	r1, r1, r5
 80051ce:	6021      	streq	r1, [r4, #0]
 80051d0:	6054      	str	r4, [r2, #4]
 80051d2:	e7c7      	b.n	8005164 <_free_r+0x28>
 80051d4:	b003      	add	sp, #12
 80051d6:	bd30      	pop	{r4, r5, pc}
 80051d8:	200002d0 	.word	0x200002d0

080051dc <_malloc_r>:
 80051dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051de:	1ccd      	adds	r5, r1, #3
 80051e0:	f025 0503 	bic.w	r5, r5, #3
 80051e4:	3508      	adds	r5, #8
 80051e6:	2d0c      	cmp	r5, #12
 80051e8:	bf38      	it	cc
 80051ea:	250c      	movcc	r5, #12
 80051ec:	2d00      	cmp	r5, #0
 80051ee:	4606      	mov	r6, r0
 80051f0:	db01      	blt.n	80051f6 <_malloc_r+0x1a>
 80051f2:	42a9      	cmp	r1, r5
 80051f4:	d903      	bls.n	80051fe <_malloc_r+0x22>
 80051f6:	230c      	movs	r3, #12
 80051f8:	6033      	str	r3, [r6, #0]
 80051fa:	2000      	movs	r0, #0
 80051fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051fe:	f000 fa0f 	bl	8005620 <__malloc_lock>
 8005202:	4921      	ldr	r1, [pc, #132]	; (8005288 <_malloc_r+0xac>)
 8005204:	680a      	ldr	r2, [r1, #0]
 8005206:	4614      	mov	r4, r2
 8005208:	b99c      	cbnz	r4, 8005232 <_malloc_r+0x56>
 800520a:	4f20      	ldr	r7, [pc, #128]	; (800528c <_malloc_r+0xb0>)
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	b923      	cbnz	r3, 800521a <_malloc_r+0x3e>
 8005210:	4621      	mov	r1, r4
 8005212:	4630      	mov	r0, r6
 8005214:	f000 f998 	bl	8005548 <_sbrk_r>
 8005218:	6038      	str	r0, [r7, #0]
 800521a:	4629      	mov	r1, r5
 800521c:	4630      	mov	r0, r6
 800521e:	f000 f993 	bl	8005548 <_sbrk_r>
 8005222:	1c43      	adds	r3, r0, #1
 8005224:	d123      	bne.n	800526e <_malloc_r+0x92>
 8005226:	230c      	movs	r3, #12
 8005228:	6033      	str	r3, [r6, #0]
 800522a:	4630      	mov	r0, r6
 800522c:	f000 f9fe 	bl	800562c <__malloc_unlock>
 8005230:	e7e3      	b.n	80051fa <_malloc_r+0x1e>
 8005232:	6823      	ldr	r3, [r4, #0]
 8005234:	1b5b      	subs	r3, r3, r5
 8005236:	d417      	bmi.n	8005268 <_malloc_r+0x8c>
 8005238:	2b0b      	cmp	r3, #11
 800523a:	d903      	bls.n	8005244 <_malloc_r+0x68>
 800523c:	6023      	str	r3, [r4, #0]
 800523e:	441c      	add	r4, r3
 8005240:	6025      	str	r5, [r4, #0]
 8005242:	e004      	b.n	800524e <_malloc_r+0x72>
 8005244:	6863      	ldr	r3, [r4, #4]
 8005246:	42a2      	cmp	r2, r4
 8005248:	bf0c      	ite	eq
 800524a:	600b      	streq	r3, [r1, #0]
 800524c:	6053      	strne	r3, [r2, #4]
 800524e:	4630      	mov	r0, r6
 8005250:	f000 f9ec 	bl	800562c <__malloc_unlock>
 8005254:	f104 000b 	add.w	r0, r4, #11
 8005258:	1d23      	adds	r3, r4, #4
 800525a:	f020 0007 	bic.w	r0, r0, #7
 800525e:	1ac2      	subs	r2, r0, r3
 8005260:	d0cc      	beq.n	80051fc <_malloc_r+0x20>
 8005262:	1a1b      	subs	r3, r3, r0
 8005264:	50a3      	str	r3, [r4, r2]
 8005266:	e7c9      	b.n	80051fc <_malloc_r+0x20>
 8005268:	4622      	mov	r2, r4
 800526a:	6864      	ldr	r4, [r4, #4]
 800526c:	e7cc      	b.n	8005208 <_malloc_r+0x2c>
 800526e:	1cc4      	adds	r4, r0, #3
 8005270:	f024 0403 	bic.w	r4, r4, #3
 8005274:	42a0      	cmp	r0, r4
 8005276:	d0e3      	beq.n	8005240 <_malloc_r+0x64>
 8005278:	1a21      	subs	r1, r4, r0
 800527a:	4630      	mov	r0, r6
 800527c:	f000 f964 	bl	8005548 <_sbrk_r>
 8005280:	3001      	adds	r0, #1
 8005282:	d1dd      	bne.n	8005240 <_malloc_r+0x64>
 8005284:	e7cf      	b.n	8005226 <_malloc_r+0x4a>
 8005286:	bf00      	nop
 8005288:	200002d0 	.word	0x200002d0
 800528c:	200002d4 	.word	0x200002d4

08005290 <__ssputs_r>:
 8005290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005294:	688e      	ldr	r6, [r1, #8]
 8005296:	429e      	cmp	r6, r3
 8005298:	4682      	mov	sl, r0
 800529a:	460c      	mov	r4, r1
 800529c:	4690      	mov	r8, r2
 800529e:	461f      	mov	r7, r3
 80052a0:	d838      	bhi.n	8005314 <__ssputs_r+0x84>
 80052a2:	898a      	ldrh	r2, [r1, #12]
 80052a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80052a8:	d032      	beq.n	8005310 <__ssputs_r+0x80>
 80052aa:	6825      	ldr	r5, [r4, #0]
 80052ac:	6909      	ldr	r1, [r1, #16]
 80052ae:	eba5 0901 	sub.w	r9, r5, r1
 80052b2:	6965      	ldr	r5, [r4, #20]
 80052b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80052b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80052bc:	3301      	adds	r3, #1
 80052be:	444b      	add	r3, r9
 80052c0:	106d      	asrs	r5, r5, #1
 80052c2:	429d      	cmp	r5, r3
 80052c4:	bf38      	it	cc
 80052c6:	461d      	movcc	r5, r3
 80052c8:	0553      	lsls	r3, r2, #21
 80052ca:	d531      	bpl.n	8005330 <__ssputs_r+0xa0>
 80052cc:	4629      	mov	r1, r5
 80052ce:	f7ff ff85 	bl	80051dc <_malloc_r>
 80052d2:	4606      	mov	r6, r0
 80052d4:	b950      	cbnz	r0, 80052ec <__ssputs_r+0x5c>
 80052d6:	230c      	movs	r3, #12
 80052d8:	f8ca 3000 	str.w	r3, [sl]
 80052dc:	89a3      	ldrh	r3, [r4, #12]
 80052de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80052e2:	81a3      	strh	r3, [r4, #12]
 80052e4:	f04f 30ff 	mov.w	r0, #4294967295
 80052e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052ec:	6921      	ldr	r1, [r4, #16]
 80052ee:	464a      	mov	r2, r9
 80052f0:	f7ff fb88 	bl	8004a04 <memcpy>
 80052f4:	89a3      	ldrh	r3, [r4, #12]
 80052f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80052fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052fe:	81a3      	strh	r3, [r4, #12]
 8005300:	6126      	str	r6, [r4, #16]
 8005302:	6165      	str	r5, [r4, #20]
 8005304:	444e      	add	r6, r9
 8005306:	eba5 0509 	sub.w	r5, r5, r9
 800530a:	6026      	str	r6, [r4, #0]
 800530c:	60a5      	str	r5, [r4, #8]
 800530e:	463e      	mov	r6, r7
 8005310:	42be      	cmp	r6, r7
 8005312:	d900      	bls.n	8005316 <__ssputs_r+0x86>
 8005314:	463e      	mov	r6, r7
 8005316:	4632      	mov	r2, r6
 8005318:	6820      	ldr	r0, [r4, #0]
 800531a:	4641      	mov	r1, r8
 800531c:	f000 f966 	bl	80055ec <memmove>
 8005320:	68a3      	ldr	r3, [r4, #8]
 8005322:	6822      	ldr	r2, [r4, #0]
 8005324:	1b9b      	subs	r3, r3, r6
 8005326:	4432      	add	r2, r6
 8005328:	60a3      	str	r3, [r4, #8]
 800532a:	6022      	str	r2, [r4, #0]
 800532c:	2000      	movs	r0, #0
 800532e:	e7db      	b.n	80052e8 <__ssputs_r+0x58>
 8005330:	462a      	mov	r2, r5
 8005332:	f000 f981 	bl	8005638 <_realloc_r>
 8005336:	4606      	mov	r6, r0
 8005338:	2800      	cmp	r0, #0
 800533a:	d1e1      	bne.n	8005300 <__ssputs_r+0x70>
 800533c:	6921      	ldr	r1, [r4, #16]
 800533e:	4650      	mov	r0, sl
 8005340:	f7ff fefc 	bl	800513c <_free_r>
 8005344:	e7c7      	b.n	80052d6 <__ssputs_r+0x46>
	...

08005348 <_svfiprintf_r>:
 8005348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800534c:	4698      	mov	r8, r3
 800534e:	898b      	ldrh	r3, [r1, #12]
 8005350:	061b      	lsls	r3, r3, #24
 8005352:	b09d      	sub	sp, #116	; 0x74
 8005354:	4607      	mov	r7, r0
 8005356:	460d      	mov	r5, r1
 8005358:	4614      	mov	r4, r2
 800535a:	d50e      	bpl.n	800537a <_svfiprintf_r+0x32>
 800535c:	690b      	ldr	r3, [r1, #16]
 800535e:	b963      	cbnz	r3, 800537a <_svfiprintf_r+0x32>
 8005360:	2140      	movs	r1, #64	; 0x40
 8005362:	f7ff ff3b 	bl	80051dc <_malloc_r>
 8005366:	6028      	str	r0, [r5, #0]
 8005368:	6128      	str	r0, [r5, #16]
 800536a:	b920      	cbnz	r0, 8005376 <_svfiprintf_r+0x2e>
 800536c:	230c      	movs	r3, #12
 800536e:	603b      	str	r3, [r7, #0]
 8005370:	f04f 30ff 	mov.w	r0, #4294967295
 8005374:	e0d1      	b.n	800551a <_svfiprintf_r+0x1d2>
 8005376:	2340      	movs	r3, #64	; 0x40
 8005378:	616b      	str	r3, [r5, #20]
 800537a:	2300      	movs	r3, #0
 800537c:	9309      	str	r3, [sp, #36]	; 0x24
 800537e:	2320      	movs	r3, #32
 8005380:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005384:	f8cd 800c 	str.w	r8, [sp, #12]
 8005388:	2330      	movs	r3, #48	; 0x30
 800538a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005534 <_svfiprintf_r+0x1ec>
 800538e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005392:	f04f 0901 	mov.w	r9, #1
 8005396:	4623      	mov	r3, r4
 8005398:	469a      	mov	sl, r3
 800539a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800539e:	b10a      	cbz	r2, 80053a4 <_svfiprintf_r+0x5c>
 80053a0:	2a25      	cmp	r2, #37	; 0x25
 80053a2:	d1f9      	bne.n	8005398 <_svfiprintf_r+0x50>
 80053a4:	ebba 0b04 	subs.w	fp, sl, r4
 80053a8:	d00b      	beq.n	80053c2 <_svfiprintf_r+0x7a>
 80053aa:	465b      	mov	r3, fp
 80053ac:	4622      	mov	r2, r4
 80053ae:	4629      	mov	r1, r5
 80053b0:	4638      	mov	r0, r7
 80053b2:	f7ff ff6d 	bl	8005290 <__ssputs_r>
 80053b6:	3001      	adds	r0, #1
 80053b8:	f000 80aa 	beq.w	8005510 <_svfiprintf_r+0x1c8>
 80053bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80053be:	445a      	add	r2, fp
 80053c0:	9209      	str	r2, [sp, #36]	; 0x24
 80053c2:	f89a 3000 	ldrb.w	r3, [sl]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	f000 80a2 	beq.w	8005510 <_svfiprintf_r+0x1c8>
 80053cc:	2300      	movs	r3, #0
 80053ce:	f04f 32ff 	mov.w	r2, #4294967295
 80053d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80053d6:	f10a 0a01 	add.w	sl, sl, #1
 80053da:	9304      	str	r3, [sp, #16]
 80053dc:	9307      	str	r3, [sp, #28]
 80053de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80053e2:	931a      	str	r3, [sp, #104]	; 0x68
 80053e4:	4654      	mov	r4, sl
 80053e6:	2205      	movs	r2, #5
 80053e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053ec:	4851      	ldr	r0, [pc, #324]	; (8005534 <_svfiprintf_r+0x1ec>)
 80053ee:	f7fa ff2f 	bl	8000250 <memchr>
 80053f2:	9a04      	ldr	r2, [sp, #16]
 80053f4:	b9d8      	cbnz	r0, 800542e <_svfiprintf_r+0xe6>
 80053f6:	06d0      	lsls	r0, r2, #27
 80053f8:	bf44      	itt	mi
 80053fa:	2320      	movmi	r3, #32
 80053fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005400:	0711      	lsls	r1, r2, #28
 8005402:	bf44      	itt	mi
 8005404:	232b      	movmi	r3, #43	; 0x2b
 8005406:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800540a:	f89a 3000 	ldrb.w	r3, [sl]
 800540e:	2b2a      	cmp	r3, #42	; 0x2a
 8005410:	d015      	beq.n	800543e <_svfiprintf_r+0xf6>
 8005412:	9a07      	ldr	r2, [sp, #28]
 8005414:	4654      	mov	r4, sl
 8005416:	2000      	movs	r0, #0
 8005418:	f04f 0c0a 	mov.w	ip, #10
 800541c:	4621      	mov	r1, r4
 800541e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005422:	3b30      	subs	r3, #48	; 0x30
 8005424:	2b09      	cmp	r3, #9
 8005426:	d94e      	bls.n	80054c6 <_svfiprintf_r+0x17e>
 8005428:	b1b0      	cbz	r0, 8005458 <_svfiprintf_r+0x110>
 800542a:	9207      	str	r2, [sp, #28]
 800542c:	e014      	b.n	8005458 <_svfiprintf_r+0x110>
 800542e:	eba0 0308 	sub.w	r3, r0, r8
 8005432:	fa09 f303 	lsl.w	r3, r9, r3
 8005436:	4313      	orrs	r3, r2
 8005438:	9304      	str	r3, [sp, #16]
 800543a:	46a2      	mov	sl, r4
 800543c:	e7d2      	b.n	80053e4 <_svfiprintf_r+0x9c>
 800543e:	9b03      	ldr	r3, [sp, #12]
 8005440:	1d19      	adds	r1, r3, #4
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	9103      	str	r1, [sp, #12]
 8005446:	2b00      	cmp	r3, #0
 8005448:	bfbb      	ittet	lt
 800544a:	425b      	neglt	r3, r3
 800544c:	f042 0202 	orrlt.w	r2, r2, #2
 8005450:	9307      	strge	r3, [sp, #28]
 8005452:	9307      	strlt	r3, [sp, #28]
 8005454:	bfb8      	it	lt
 8005456:	9204      	strlt	r2, [sp, #16]
 8005458:	7823      	ldrb	r3, [r4, #0]
 800545a:	2b2e      	cmp	r3, #46	; 0x2e
 800545c:	d10c      	bne.n	8005478 <_svfiprintf_r+0x130>
 800545e:	7863      	ldrb	r3, [r4, #1]
 8005460:	2b2a      	cmp	r3, #42	; 0x2a
 8005462:	d135      	bne.n	80054d0 <_svfiprintf_r+0x188>
 8005464:	9b03      	ldr	r3, [sp, #12]
 8005466:	1d1a      	adds	r2, r3, #4
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	9203      	str	r2, [sp, #12]
 800546c:	2b00      	cmp	r3, #0
 800546e:	bfb8      	it	lt
 8005470:	f04f 33ff 	movlt.w	r3, #4294967295
 8005474:	3402      	adds	r4, #2
 8005476:	9305      	str	r3, [sp, #20]
 8005478:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005544 <_svfiprintf_r+0x1fc>
 800547c:	7821      	ldrb	r1, [r4, #0]
 800547e:	2203      	movs	r2, #3
 8005480:	4650      	mov	r0, sl
 8005482:	f7fa fee5 	bl	8000250 <memchr>
 8005486:	b140      	cbz	r0, 800549a <_svfiprintf_r+0x152>
 8005488:	2340      	movs	r3, #64	; 0x40
 800548a:	eba0 000a 	sub.w	r0, r0, sl
 800548e:	fa03 f000 	lsl.w	r0, r3, r0
 8005492:	9b04      	ldr	r3, [sp, #16]
 8005494:	4303      	orrs	r3, r0
 8005496:	3401      	adds	r4, #1
 8005498:	9304      	str	r3, [sp, #16]
 800549a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800549e:	4826      	ldr	r0, [pc, #152]	; (8005538 <_svfiprintf_r+0x1f0>)
 80054a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80054a4:	2206      	movs	r2, #6
 80054a6:	f7fa fed3 	bl	8000250 <memchr>
 80054aa:	2800      	cmp	r0, #0
 80054ac:	d038      	beq.n	8005520 <_svfiprintf_r+0x1d8>
 80054ae:	4b23      	ldr	r3, [pc, #140]	; (800553c <_svfiprintf_r+0x1f4>)
 80054b0:	bb1b      	cbnz	r3, 80054fa <_svfiprintf_r+0x1b2>
 80054b2:	9b03      	ldr	r3, [sp, #12]
 80054b4:	3307      	adds	r3, #7
 80054b6:	f023 0307 	bic.w	r3, r3, #7
 80054ba:	3308      	adds	r3, #8
 80054bc:	9303      	str	r3, [sp, #12]
 80054be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054c0:	4433      	add	r3, r6
 80054c2:	9309      	str	r3, [sp, #36]	; 0x24
 80054c4:	e767      	b.n	8005396 <_svfiprintf_r+0x4e>
 80054c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80054ca:	460c      	mov	r4, r1
 80054cc:	2001      	movs	r0, #1
 80054ce:	e7a5      	b.n	800541c <_svfiprintf_r+0xd4>
 80054d0:	2300      	movs	r3, #0
 80054d2:	3401      	adds	r4, #1
 80054d4:	9305      	str	r3, [sp, #20]
 80054d6:	4619      	mov	r1, r3
 80054d8:	f04f 0c0a 	mov.w	ip, #10
 80054dc:	4620      	mov	r0, r4
 80054de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80054e2:	3a30      	subs	r2, #48	; 0x30
 80054e4:	2a09      	cmp	r2, #9
 80054e6:	d903      	bls.n	80054f0 <_svfiprintf_r+0x1a8>
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d0c5      	beq.n	8005478 <_svfiprintf_r+0x130>
 80054ec:	9105      	str	r1, [sp, #20]
 80054ee:	e7c3      	b.n	8005478 <_svfiprintf_r+0x130>
 80054f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80054f4:	4604      	mov	r4, r0
 80054f6:	2301      	movs	r3, #1
 80054f8:	e7f0      	b.n	80054dc <_svfiprintf_r+0x194>
 80054fa:	ab03      	add	r3, sp, #12
 80054fc:	9300      	str	r3, [sp, #0]
 80054fe:	462a      	mov	r2, r5
 8005500:	4b0f      	ldr	r3, [pc, #60]	; (8005540 <_svfiprintf_r+0x1f8>)
 8005502:	a904      	add	r1, sp, #16
 8005504:	4638      	mov	r0, r7
 8005506:	f7fe f88f 	bl	8003628 <_printf_float>
 800550a:	1c42      	adds	r2, r0, #1
 800550c:	4606      	mov	r6, r0
 800550e:	d1d6      	bne.n	80054be <_svfiprintf_r+0x176>
 8005510:	89ab      	ldrh	r3, [r5, #12]
 8005512:	065b      	lsls	r3, r3, #25
 8005514:	f53f af2c 	bmi.w	8005370 <_svfiprintf_r+0x28>
 8005518:	9809      	ldr	r0, [sp, #36]	; 0x24
 800551a:	b01d      	add	sp, #116	; 0x74
 800551c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005520:	ab03      	add	r3, sp, #12
 8005522:	9300      	str	r3, [sp, #0]
 8005524:	462a      	mov	r2, r5
 8005526:	4b06      	ldr	r3, [pc, #24]	; (8005540 <_svfiprintf_r+0x1f8>)
 8005528:	a904      	add	r1, sp, #16
 800552a:	4638      	mov	r0, r7
 800552c:	f7fe fb08 	bl	8003b40 <_printf_i>
 8005530:	e7eb      	b.n	800550a <_svfiprintf_r+0x1c2>
 8005532:	bf00      	nop
 8005534:	08006444 	.word	0x08006444
 8005538:	0800644e 	.word	0x0800644e
 800553c:	08003629 	.word	0x08003629
 8005540:	08005291 	.word	0x08005291
 8005544:	0800644a 	.word	0x0800644a

08005548 <_sbrk_r>:
 8005548:	b538      	push	{r3, r4, r5, lr}
 800554a:	4d06      	ldr	r5, [pc, #24]	; (8005564 <_sbrk_r+0x1c>)
 800554c:	2300      	movs	r3, #0
 800554e:	4604      	mov	r4, r0
 8005550:	4608      	mov	r0, r1
 8005552:	602b      	str	r3, [r5, #0]
 8005554:	f000 fe14 	bl	8006180 <_sbrk>
 8005558:	1c43      	adds	r3, r0, #1
 800555a:	d102      	bne.n	8005562 <_sbrk_r+0x1a>
 800555c:	682b      	ldr	r3, [r5, #0]
 800555e:	b103      	cbz	r3, 8005562 <_sbrk_r+0x1a>
 8005560:	6023      	str	r3, [r4, #0]
 8005562:	bd38      	pop	{r3, r4, r5, pc}
 8005564:	200002e0 	.word	0x200002e0

08005568 <__assert_func>:
 8005568:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800556a:	4614      	mov	r4, r2
 800556c:	461a      	mov	r2, r3
 800556e:	4b09      	ldr	r3, [pc, #36]	; (8005594 <__assert_func+0x2c>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4605      	mov	r5, r0
 8005574:	68d8      	ldr	r0, [r3, #12]
 8005576:	b14c      	cbz	r4, 800558c <__assert_func+0x24>
 8005578:	4b07      	ldr	r3, [pc, #28]	; (8005598 <__assert_func+0x30>)
 800557a:	9100      	str	r1, [sp, #0]
 800557c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005580:	4906      	ldr	r1, [pc, #24]	; (800559c <__assert_func+0x34>)
 8005582:	462b      	mov	r3, r5
 8005584:	f000 f80e 	bl	80055a4 <fiprintf>
 8005588:	f000 faa4 	bl	8005ad4 <abort>
 800558c:	4b04      	ldr	r3, [pc, #16]	; (80055a0 <__assert_func+0x38>)
 800558e:	461c      	mov	r4, r3
 8005590:	e7f3      	b.n	800557a <__assert_func+0x12>
 8005592:	bf00      	nop
 8005594:	2000000c 	.word	0x2000000c
 8005598:	08006455 	.word	0x08006455
 800559c:	08006462 	.word	0x08006462
 80055a0:	08006490 	.word	0x08006490

080055a4 <fiprintf>:
 80055a4:	b40e      	push	{r1, r2, r3}
 80055a6:	b503      	push	{r0, r1, lr}
 80055a8:	4601      	mov	r1, r0
 80055aa:	ab03      	add	r3, sp, #12
 80055ac:	4805      	ldr	r0, [pc, #20]	; (80055c4 <fiprintf+0x20>)
 80055ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80055b2:	6800      	ldr	r0, [r0, #0]
 80055b4:	9301      	str	r3, [sp, #4]
 80055b6:	f000 f88f 	bl	80056d8 <_vfiprintf_r>
 80055ba:	b002      	add	sp, #8
 80055bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80055c0:	b003      	add	sp, #12
 80055c2:	4770      	bx	lr
 80055c4:	2000000c 	.word	0x2000000c

080055c8 <__ascii_mbtowc>:
 80055c8:	b082      	sub	sp, #8
 80055ca:	b901      	cbnz	r1, 80055ce <__ascii_mbtowc+0x6>
 80055cc:	a901      	add	r1, sp, #4
 80055ce:	b142      	cbz	r2, 80055e2 <__ascii_mbtowc+0x1a>
 80055d0:	b14b      	cbz	r3, 80055e6 <__ascii_mbtowc+0x1e>
 80055d2:	7813      	ldrb	r3, [r2, #0]
 80055d4:	600b      	str	r3, [r1, #0]
 80055d6:	7812      	ldrb	r2, [r2, #0]
 80055d8:	1e10      	subs	r0, r2, #0
 80055da:	bf18      	it	ne
 80055dc:	2001      	movne	r0, #1
 80055de:	b002      	add	sp, #8
 80055e0:	4770      	bx	lr
 80055e2:	4610      	mov	r0, r2
 80055e4:	e7fb      	b.n	80055de <__ascii_mbtowc+0x16>
 80055e6:	f06f 0001 	mvn.w	r0, #1
 80055ea:	e7f8      	b.n	80055de <__ascii_mbtowc+0x16>

080055ec <memmove>:
 80055ec:	4288      	cmp	r0, r1
 80055ee:	b510      	push	{r4, lr}
 80055f0:	eb01 0402 	add.w	r4, r1, r2
 80055f4:	d902      	bls.n	80055fc <memmove+0x10>
 80055f6:	4284      	cmp	r4, r0
 80055f8:	4623      	mov	r3, r4
 80055fa:	d807      	bhi.n	800560c <memmove+0x20>
 80055fc:	1e43      	subs	r3, r0, #1
 80055fe:	42a1      	cmp	r1, r4
 8005600:	d008      	beq.n	8005614 <memmove+0x28>
 8005602:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005606:	f803 2f01 	strb.w	r2, [r3, #1]!
 800560a:	e7f8      	b.n	80055fe <memmove+0x12>
 800560c:	4402      	add	r2, r0
 800560e:	4601      	mov	r1, r0
 8005610:	428a      	cmp	r2, r1
 8005612:	d100      	bne.n	8005616 <memmove+0x2a>
 8005614:	bd10      	pop	{r4, pc}
 8005616:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800561a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800561e:	e7f7      	b.n	8005610 <memmove+0x24>

08005620 <__malloc_lock>:
 8005620:	4801      	ldr	r0, [pc, #4]	; (8005628 <__malloc_lock+0x8>)
 8005622:	f000 bc17 	b.w	8005e54 <__retarget_lock_acquire_recursive>
 8005626:	bf00      	nop
 8005628:	200002e8 	.word	0x200002e8

0800562c <__malloc_unlock>:
 800562c:	4801      	ldr	r0, [pc, #4]	; (8005634 <__malloc_unlock+0x8>)
 800562e:	f000 bc12 	b.w	8005e56 <__retarget_lock_release_recursive>
 8005632:	bf00      	nop
 8005634:	200002e8 	.word	0x200002e8

08005638 <_realloc_r>:
 8005638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800563a:	4607      	mov	r7, r0
 800563c:	4614      	mov	r4, r2
 800563e:	460e      	mov	r6, r1
 8005640:	b921      	cbnz	r1, 800564c <_realloc_r+0x14>
 8005642:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005646:	4611      	mov	r1, r2
 8005648:	f7ff bdc8 	b.w	80051dc <_malloc_r>
 800564c:	b922      	cbnz	r2, 8005658 <_realloc_r+0x20>
 800564e:	f7ff fd75 	bl	800513c <_free_r>
 8005652:	4625      	mov	r5, r4
 8005654:	4628      	mov	r0, r5
 8005656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005658:	f000 fc62 	bl	8005f20 <_malloc_usable_size_r>
 800565c:	42a0      	cmp	r0, r4
 800565e:	d20f      	bcs.n	8005680 <_realloc_r+0x48>
 8005660:	4621      	mov	r1, r4
 8005662:	4638      	mov	r0, r7
 8005664:	f7ff fdba 	bl	80051dc <_malloc_r>
 8005668:	4605      	mov	r5, r0
 800566a:	2800      	cmp	r0, #0
 800566c:	d0f2      	beq.n	8005654 <_realloc_r+0x1c>
 800566e:	4631      	mov	r1, r6
 8005670:	4622      	mov	r2, r4
 8005672:	f7ff f9c7 	bl	8004a04 <memcpy>
 8005676:	4631      	mov	r1, r6
 8005678:	4638      	mov	r0, r7
 800567a:	f7ff fd5f 	bl	800513c <_free_r>
 800567e:	e7e9      	b.n	8005654 <_realloc_r+0x1c>
 8005680:	4635      	mov	r5, r6
 8005682:	e7e7      	b.n	8005654 <_realloc_r+0x1c>

08005684 <__sfputc_r>:
 8005684:	6893      	ldr	r3, [r2, #8]
 8005686:	3b01      	subs	r3, #1
 8005688:	2b00      	cmp	r3, #0
 800568a:	b410      	push	{r4}
 800568c:	6093      	str	r3, [r2, #8]
 800568e:	da08      	bge.n	80056a2 <__sfputc_r+0x1e>
 8005690:	6994      	ldr	r4, [r2, #24]
 8005692:	42a3      	cmp	r3, r4
 8005694:	db01      	blt.n	800569a <__sfputc_r+0x16>
 8005696:	290a      	cmp	r1, #10
 8005698:	d103      	bne.n	80056a2 <__sfputc_r+0x1e>
 800569a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800569e:	f000 b94b 	b.w	8005938 <__swbuf_r>
 80056a2:	6813      	ldr	r3, [r2, #0]
 80056a4:	1c58      	adds	r0, r3, #1
 80056a6:	6010      	str	r0, [r2, #0]
 80056a8:	7019      	strb	r1, [r3, #0]
 80056aa:	4608      	mov	r0, r1
 80056ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80056b0:	4770      	bx	lr

080056b2 <__sfputs_r>:
 80056b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056b4:	4606      	mov	r6, r0
 80056b6:	460f      	mov	r7, r1
 80056b8:	4614      	mov	r4, r2
 80056ba:	18d5      	adds	r5, r2, r3
 80056bc:	42ac      	cmp	r4, r5
 80056be:	d101      	bne.n	80056c4 <__sfputs_r+0x12>
 80056c0:	2000      	movs	r0, #0
 80056c2:	e007      	b.n	80056d4 <__sfputs_r+0x22>
 80056c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056c8:	463a      	mov	r2, r7
 80056ca:	4630      	mov	r0, r6
 80056cc:	f7ff ffda 	bl	8005684 <__sfputc_r>
 80056d0:	1c43      	adds	r3, r0, #1
 80056d2:	d1f3      	bne.n	80056bc <__sfputs_r+0xa>
 80056d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080056d8 <_vfiprintf_r>:
 80056d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056dc:	460d      	mov	r5, r1
 80056de:	b09d      	sub	sp, #116	; 0x74
 80056e0:	4614      	mov	r4, r2
 80056e2:	4698      	mov	r8, r3
 80056e4:	4606      	mov	r6, r0
 80056e6:	b118      	cbz	r0, 80056f0 <_vfiprintf_r+0x18>
 80056e8:	6983      	ldr	r3, [r0, #24]
 80056ea:	b90b      	cbnz	r3, 80056f0 <_vfiprintf_r+0x18>
 80056ec:	f000 fb14 	bl	8005d18 <__sinit>
 80056f0:	4b89      	ldr	r3, [pc, #548]	; (8005918 <_vfiprintf_r+0x240>)
 80056f2:	429d      	cmp	r5, r3
 80056f4:	d11b      	bne.n	800572e <_vfiprintf_r+0x56>
 80056f6:	6875      	ldr	r5, [r6, #4]
 80056f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80056fa:	07d9      	lsls	r1, r3, #31
 80056fc:	d405      	bmi.n	800570a <_vfiprintf_r+0x32>
 80056fe:	89ab      	ldrh	r3, [r5, #12]
 8005700:	059a      	lsls	r2, r3, #22
 8005702:	d402      	bmi.n	800570a <_vfiprintf_r+0x32>
 8005704:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005706:	f000 fba5 	bl	8005e54 <__retarget_lock_acquire_recursive>
 800570a:	89ab      	ldrh	r3, [r5, #12]
 800570c:	071b      	lsls	r3, r3, #28
 800570e:	d501      	bpl.n	8005714 <_vfiprintf_r+0x3c>
 8005710:	692b      	ldr	r3, [r5, #16]
 8005712:	b9eb      	cbnz	r3, 8005750 <_vfiprintf_r+0x78>
 8005714:	4629      	mov	r1, r5
 8005716:	4630      	mov	r0, r6
 8005718:	f000 f96e 	bl	80059f8 <__swsetup_r>
 800571c:	b1c0      	cbz	r0, 8005750 <_vfiprintf_r+0x78>
 800571e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005720:	07dc      	lsls	r4, r3, #31
 8005722:	d50e      	bpl.n	8005742 <_vfiprintf_r+0x6a>
 8005724:	f04f 30ff 	mov.w	r0, #4294967295
 8005728:	b01d      	add	sp, #116	; 0x74
 800572a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800572e:	4b7b      	ldr	r3, [pc, #492]	; (800591c <_vfiprintf_r+0x244>)
 8005730:	429d      	cmp	r5, r3
 8005732:	d101      	bne.n	8005738 <_vfiprintf_r+0x60>
 8005734:	68b5      	ldr	r5, [r6, #8]
 8005736:	e7df      	b.n	80056f8 <_vfiprintf_r+0x20>
 8005738:	4b79      	ldr	r3, [pc, #484]	; (8005920 <_vfiprintf_r+0x248>)
 800573a:	429d      	cmp	r5, r3
 800573c:	bf08      	it	eq
 800573e:	68f5      	ldreq	r5, [r6, #12]
 8005740:	e7da      	b.n	80056f8 <_vfiprintf_r+0x20>
 8005742:	89ab      	ldrh	r3, [r5, #12]
 8005744:	0598      	lsls	r0, r3, #22
 8005746:	d4ed      	bmi.n	8005724 <_vfiprintf_r+0x4c>
 8005748:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800574a:	f000 fb84 	bl	8005e56 <__retarget_lock_release_recursive>
 800574e:	e7e9      	b.n	8005724 <_vfiprintf_r+0x4c>
 8005750:	2300      	movs	r3, #0
 8005752:	9309      	str	r3, [sp, #36]	; 0x24
 8005754:	2320      	movs	r3, #32
 8005756:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800575a:	f8cd 800c 	str.w	r8, [sp, #12]
 800575e:	2330      	movs	r3, #48	; 0x30
 8005760:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005924 <_vfiprintf_r+0x24c>
 8005764:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005768:	f04f 0901 	mov.w	r9, #1
 800576c:	4623      	mov	r3, r4
 800576e:	469a      	mov	sl, r3
 8005770:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005774:	b10a      	cbz	r2, 800577a <_vfiprintf_r+0xa2>
 8005776:	2a25      	cmp	r2, #37	; 0x25
 8005778:	d1f9      	bne.n	800576e <_vfiprintf_r+0x96>
 800577a:	ebba 0b04 	subs.w	fp, sl, r4
 800577e:	d00b      	beq.n	8005798 <_vfiprintf_r+0xc0>
 8005780:	465b      	mov	r3, fp
 8005782:	4622      	mov	r2, r4
 8005784:	4629      	mov	r1, r5
 8005786:	4630      	mov	r0, r6
 8005788:	f7ff ff93 	bl	80056b2 <__sfputs_r>
 800578c:	3001      	adds	r0, #1
 800578e:	f000 80aa 	beq.w	80058e6 <_vfiprintf_r+0x20e>
 8005792:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005794:	445a      	add	r2, fp
 8005796:	9209      	str	r2, [sp, #36]	; 0x24
 8005798:	f89a 3000 	ldrb.w	r3, [sl]
 800579c:	2b00      	cmp	r3, #0
 800579e:	f000 80a2 	beq.w	80058e6 <_vfiprintf_r+0x20e>
 80057a2:	2300      	movs	r3, #0
 80057a4:	f04f 32ff 	mov.w	r2, #4294967295
 80057a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80057ac:	f10a 0a01 	add.w	sl, sl, #1
 80057b0:	9304      	str	r3, [sp, #16]
 80057b2:	9307      	str	r3, [sp, #28]
 80057b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80057b8:	931a      	str	r3, [sp, #104]	; 0x68
 80057ba:	4654      	mov	r4, sl
 80057bc:	2205      	movs	r2, #5
 80057be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057c2:	4858      	ldr	r0, [pc, #352]	; (8005924 <_vfiprintf_r+0x24c>)
 80057c4:	f7fa fd44 	bl	8000250 <memchr>
 80057c8:	9a04      	ldr	r2, [sp, #16]
 80057ca:	b9d8      	cbnz	r0, 8005804 <_vfiprintf_r+0x12c>
 80057cc:	06d1      	lsls	r1, r2, #27
 80057ce:	bf44      	itt	mi
 80057d0:	2320      	movmi	r3, #32
 80057d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80057d6:	0713      	lsls	r3, r2, #28
 80057d8:	bf44      	itt	mi
 80057da:	232b      	movmi	r3, #43	; 0x2b
 80057dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80057e0:	f89a 3000 	ldrb.w	r3, [sl]
 80057e4:	2b2a      	cmp	r3, #42	; 0x2a
 80057e6:	d015      	beq.n	8005814 <_vfiprintf_r+0x13c>
 80057e8:	9a07      	ldr	r2, [sp, #28]
 80057ea:	4654      	mov	r4, sl
 80057ec:	2000      	movs	r0, #0
 80057ee:	f04f 0c0a 	mov.w	ip, #10
 80057f2:	4621      	mov	r1, r4
 80057f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80057f8:	3b30      	subs	r3, #48	; 0x30
 80057fa:	2b09      	cmp	r3, #9
 80057fc:	d94e      	bls.n	800589c <_vfiprintf_r+0x1c4>
 80057fe:	b1b0      	cbz	r0, 800582e <_vfiprintf_r+0x156>
 8005800:	9207      	str	r2, [sp, #28]
 8005802:	e014      	b.n	800582e <_vfiprintf_r+0x156>
 8005804:	eba0 0308 	sub.w	r3, r0, r8
 8005808:	fa09 f303 	lsl.w	r3, r9, r3
 800580c:	4313      	orrs	r3, r2
 800580e:	9304      	str	r3, [sp, #16]
 8005810:	46a2      	mov	sl, r4
 8005812:	e7d2      	b.n	80057ba <_vfiprintf_r+0xe2>
 8005814:	9b03      	ldr	r3, [sp, #12]
 8005816:	1d19      	adds	r1, r3, #4
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	9103      	str	r1, [sp, #12]
 800581c:	2b00      	cmp	r3, #0
 800581e:	bfbb      	ittet	lt
 8005820:	425b      	neglt	r3, r3
 8005822:	f042 0202 	orrlt.w	r2, r2, #2
 8005826:	9307      	strge	r3, [sp, #28]
 8005828:	9307      	strlt	r3, [sp, #28]
 800582a:	bfb8      	it	lt
 800582c:	9204      	strlt	r2, [sp, #16]
 800582e:	7823      	ldrb	r3, [r4, #0]
 8005830:	2b2e      	cmp	r3, #46	; 0x2e
 8005832:	d10c      	bne.n	800584e <_vfiprintf_r+0x176>
 8005834:	7863      	ldrb	r3, [r4, #1]
 8005836:	2b2a      	cmp	r3, #42	; 0x2a
 8005838:	d135      	bne.n	80058a6 <_vfiprintf_r+0x1ce>
 800583a:	9b03      	ldr	r3, [sp, #12]
 800583c:	1d1a      	adds	r2, r3, #4
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	9203      	str	r2, [sp, #12]
 8005842:	2b00      	cmp	r3, #0
 8005844:	bfb8      	it	lt
 8005846:	f04f 33ff 	movlt.w	r3, #4294967295
 800584a:	3402      	adds	r4, #2
 800584c:	9305      	str	r3, [sp, #20]
 800584e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005934 <_vfiprintf_r+0x25c>
 8005852:	7821      	ldrb	r1, [r4, #0]
 8005854:	2203      	movs	r2, #3
 8005856:	4650      	mov	r0, sl
 8005858:	f7fa fcfa 	bl	8000250 <memchr>
 800585c:	b140      	cbz	r0, 8005870 <_vfiprintf_r+0x198>
 800585e:	2340      	movs	r3, #64	; 0x40
 8005860:	eba0 000a 	sub.w	r0, r0, sl
 8005864:	fa03 f000 	lsl.w	r0, r3, r0
 8005868:	9b04      	ldr	r3, [sp, #16]
 800586a:	4303      	orrs	r3, r0
 800586c:	3401      	adds	r4, #1
 800586e:	9304      	str	r3, [sp, #16]
 8005870:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005874:	482c      	ldr	r0, [pc, #176]	; (8005928 <_vfiprintf_r+0x250>)
 8005876:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800587a:	2206      	movs	r2, #6
 800587c:	f7fa fce8 	bl	8000250 <memchr>
 8005880:	2800      	cmp	r0, #0
 8005882:	d03f      	beq.n	8005904 <_vfiprintf_r+0x22c>
 8005884:	4b29      	ldr	r3, [pc, #164]	; (800592c <_vfiprintf_r+0x254>)
 8005886:	bb1b      	cbnz	r3, 80058d0 <_vfiprintf_r+0x1f8>
 8005888:	9b03      	ldr	r3, [sp, #12]
 800588a:	3307      	adds	r3, #7
 800588c:	f023 0307 	bic.w	r3, r3, #7
 8005890:	3308      	adds	r3, #8
 8005892:	9303      	str	r3, [sp, #12]
 8005894:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005896:	443b      	add	r3, r7
 8005898:	9309      	str	r3, [sp, #36]	; 0x24
 800589a:	e767      	b.n	800576c <_vfiprintf_r+0x94>
 800589c:	fb0c 3202 	mla	r2, ip, r2, r3
 80058a0:	460c      	mov	r4, r1
 80058a2:	2001      	movs	r0, #1
 80058a4:	e7a5      	b.n	80057f2 <_vfiprintf_r+0x11a>
 80058a6:	2300      	movs	r3, #0
 80058a8:	3401      	adds	r4, #1
 80058aa:	9305      	str	r3, [sp, #20]
 80058ac:	4619      	mov	r1, r3
 80058ae:	f04f 0c0a 	mov.w	ip, #10
 80058b2:	4620      	mov	r0, r4
 80058b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80058b8:	3a30      	subs	r2, #48	; 0x30
 80058ba:	2a09      	cmp	r2, #9
 80058bc:	d903      	bls.n	80058c6 <_vfiprintf_r+0x1ee>
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d0c5      	beq.n	800584e <_vfiprintf_r+0x176>
 80058c2:	9105      	str	r1, [sp, #20]
 80058c4:	e7c3      	b.n	800584e <_vfiprintf_r+0x176>
 80058c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80058ca:	4604      	mov	r4, r0
 80058cc:	2301      	movs	r3, #1
 80058ce:	e7f0      	b.n	80058b2 <_vfiprintf_r+0x1da>
 80058d0:	ab03      	add	r3, sp, #12
 80058d2:	9300      	str	r3, [sp, #0]
 80058d4:	462a      	mov	r2, r5
 80058d6:	4b16      	ldr	r3, [pc, #88]	; (8005930 <_vfiprintf_r+0x258>)
 80058d8:	a904      	add	r1, sp, #16
 80058da:	4630      	mov	r0, r6
 80058dc:	f7fd fea4 	bl	8003628 <_printf_float>
 80058e0:	4607      	mov	r7, r0
 80058e2:	1c78      	adds	r0, r7, #1
 80058e4:	d1d6      	bne.n	8005894 <_vfiprintf_r+0x1bc>
 80058e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80058e8:	07d9      	lsls	r1, r3, #31
 80058ea:	d405      	bmi.n	80058f8 <_vfiprintf_r+0x220>
 80058ec:	89ab      	ldrh	r3, [r5, #12]
 80058ee:	059a      	lsls	r2, r3, #22
 80058f0:	d402      	bmi.n	80058f8 <_vfiprintf_r+0x220>
 80058f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80058f4:	f000 faaf 	bl	8005e56 <__retarget_lock_release_recursive>
 80058f8:	89ab      	ldrh	r3, [r5, #12]
 80058fa:	065b      	lsls	r3, r3, #25
 80058fc:	f53f af12 	bmi.w	8005724 <_vfiprintf_r+0x4c>
 8005900:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005902:	e711      	b.n	8005728 <_vfiprintf_r+0x50>
 8005904:	ab03      	add	r3, sp, #12
 8005906:	9300      	str	r3, [sp, #0]
 8005908:	462a      	mov	r2, r5
 800590a:	4b09      	ldr	r3, [pc, #36]	; (8005930 <_vfiprintf_r+0x258>)
 800590c:	a904      	add	r1, sp, #16
 800590e:	4630      	mov	r0, r6
 8005910:	f7fe f916 	bl	8003b40 <_printf_i>
 8005914:	e7e4      	b.n	80058e0 <_vfiprintf_r+0x208>
 8005916:	bf00      	nop
 8005918:	080065bc 	.word	0x080065bc
 800591c:	080065dc 	.word	0x080065dc
 8005920:	0800659c 	.word	0x0800659c
 8005924:	08006444 	.word	0x08006444
 8005928:	0800644e 	.word	0x0800644e
 800592c:	08003629 	.word	0x08003629
 8005930:	080056b3 	.word	0x080056b3
 8005934:	0800644a 	.word	0x0800644a

08005938 <__swbuf_r>:
 8005938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800593a:	460e      	mov	r6, r1
 800593c:	4614      	mov	r4, r2
 800593e:	4605      	mov	r5, r0
 8005940:	b118      	cbz	r0, 800594a <__swbuf_r+0x12>
 8005942:	6983      	ldr	r3, [r0, #24]
 8005944:	b90b      	cbnz	r3, 800594a <__swbuf_r+0x12>
 8005946:	f000 f9e7 	bl	8005d18 <__sinit>
 800594a:	4b21      	ldr	r3, [pc, #132]	; (80059d0 <__swbuf_r+0x98>)
 800594c:	429c      	cmp	r4, r3
 800594e:	d12b      	bne.n	80059a8 <__swbuf_r+0x70>
 8005950:	686c      	ldr	r4, [r5, #4]
 8005952:	69a3      	ldr	r3, [r4, #24]
 8005954:	60a3      	str	r3, [r4, #8]
 8005956:	89a3      	ldrh	r3, [r4, #12]
 8005958:	071a      	lsls	r2, r3, #28
 800595a:	d52f      	bpl.n	80059bc <__swbuf_r+0x84>
 800595c:	6923      	ldr	r3, [r4, #16]
 800595e:	b36b      	cbz	r3, 80059bc <__swbuf_r+0x84>
 8005960:	6923      	ldr	r3, [r4, #16]
 8005962:	6820      	ldr	r0, [r4, #0]
 8005964:	1ac0      	subs	r0, r0, r3
 8005966:	6963      	ldr	r3, [r4, #20]
 8005968:	b2f6      	uxtb	r6, r6
 800596a:	4283      	cmp	r3, r0
 800596c:	4637      	mov	r7, r6
 800596e:	dc04      	bgt.n	800597a <__swbuf_r+0x42>
 8005970:	4621      	mov	r1, r4
 8005972:	4628      	mov	r0, r5
 8005974:	f000 f93c 	bl	8005bf0 <_fflush_r>
 8005978:	bb30      	cbnz	r0, 80059c8 <__swbuf_r+0x90>
 800597a:	68a3      	ldr	r3, [r4, #8]
 800597c:	3b01      	subs	r3, #1
 800597e:	60a3      	str	r3, [r4, #8]
 8005980:	6823      	ldr	r3, [r4, #0]
 8005982:	1c5a      	adds	r2, r3, #1
 8005984:	6022      	str	r2, [r4, #0]
 8005986:	701e      	strb	r6, [r3, #0]
 8005988:	6963      	ldr	r3, [r4, #20]
 800598a:	3001      	adds	r0, #1
 800598c:	4283      	cmp	r3, r0
 800598e:	d004      	beq.n	800599a <__swbuf_r+0x62>
 8005990:	89a3      	ldrh	r3, [r4, #12]
 8005992:	07db      	lsls	r3, r3, #31
 8005994:	d506      	bpl.n	80059a4 <__swbuf_r+0x6c>
 8005996:	2e0a      	cmp	r6, #10
 8005998:	d104      	bne.n	80059a4 <__swbuf_r+0x6c>
 800599a:	4621      	mov	r1, r4
 800599c:	4628      	mov	r0, r5
 800599e:	f000 f927 	bl	8005bf0 <_fflush_r>
 80059a2:	b988      	cbnz	r0, 80059c8 <__swbuf_r+0x90>
 80059a4:	4638      	mov	r0, r7
 80059a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059a8:	4b0a      	ldr	r3, [pc, #40]	; (80059d4 <__swbuf_r+0x9c>)
 80059aa:	429c      	cmp	r4, r3
 80059ac:	d101      	bne.n	80059b2 <__swbuf_r+0x7a>
 80059ae:	68ac      	ldr	r4, [r5, #8]
 80059b0:	e7cf      	b.n	8005952 <__swbuf_r+0x1a>
 80059b2:	4b09      	ldr	r3, [pc, #36]	; (80059d8 <__swbuf_r+0xa0>)
 80059b4:	429c      	cmp	r4, r3
 80059b6:	bf08      	it	eq
 80059b8:	68ec      	ldreq	r4, [r5, #12]
 80059ba:	e7ca      	b.n	8005952 <__swbuf_r+0x1a>
 80059bc:	4621      	mov	r1, r4
 80059be:	4628      	mov	r0, r5
 80059c0:	f000 f81a 	bl	80059f8 <__swsetup_r>
 80059c4:	2800      	cmp	r0, #0
 80059c6:	d0cb      	beq.n	8005960 <__swbuf_r+0x28>
 80059c8:	f04f 37ff 	mov.w	r7, #4294967295
 80059cc:	e7ea      	b.n	80059a4 <__swbuf_r+0x6c>
 80059ce:	bf00      	nop
 80059d0:	080065bc 	.word	0x080065bc
 80059d4:	080065dc 	.word	0x080065dc
 80059d8:	0800659c 	.word	0x0800659c

080059dc <__ascii_wctomb>:
 80059dc:	b149      	cbz	r1, 80059f2 <__ascii_wctomb+0x16>
 80059de:	2aff      	cmp	r2, #255	; 0xff
 80059e0:	bf85      	ittet	hi
 80059e2:	238a      	movhi	r3, #138	; 0x8a
 80059e4:	6003      	strhi	r3, [r0, #0]
 80059e6:	700a      	strbls	r2, [r1, #0]
 80059e8:	f04f 30ff 	movhi.w	r0, #4294967295
 80059ec:	bf98      	it	ls
 80059ee:	2001      	movls	r0, #1
 80059f0:	4770      	bx	lr
 80059f2:	4608      	mov	r0, r1
 80059f4:	4770      	bx	lr
	...

080059f8 <__swsetup_r>:
 80059f8:	4b32      	ldr	r3, [pc, #200]	; (8005ac4 <__swsetup_r+0xcc>)
 80059fa:	b570      	push	{r4, r5, r6, lr}
 80059fc:	681d      	ldr	r5, [r3, #0]
 80059fe:	4606      	mov	r6, r0
 8005a00:	460c      	mov	r4, r1
 8005a02:	b125      	cbz	r5, 8005a0e <__swsetup_r+0x16>
 8005a04:	69ab      	ldr	r3, [r5, #24]
 8005a06:	b913      	cbnz	r3, 8005a0e <__swsetup_r+0x16>
 8005a08:	4628      	mov	r0, r5
 8005a0a:	f000 f985 	bl	8005d18 <__sinit>
 8005a0e:	4b2e      	ldr	r3, [pc, #184]	; (8005ac8 <__swsetup_r+0xd0>)
 8005a10:	429c      	cmp	r4, r3
 8005a12:	d10f      	bne.n	8005a34 <__swsetup_r+0x3c>
 8005a14:	686c      	ldr	r4, [r5, #4]
 8005a16:	89a3      	ldrh	r3, [r4, #12]
 8005a18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005a1c:	0719      	lsls	r1, r3, #28
 8005a1e:	d42c      	bmi.n	8005a7a <__swsetup_r+0x82>
 8005a20:	06dd      	lsls	r5, r3, #27
 8005a22:	d411      	bmi.n	8005a48 <__swsetup_r+0x50>
 8005a24:	2309      	movs	r3, #9
 8005a26:	6033      	str	r3, [r6, #0]
 8005a28:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005a2c:	81a3      	strh	r3, [r4, #12]
 8005a2e:	f04f 30ff 	mov.w	r0, #4294967295
 8005a32:	e03e      	b.n	8005ab2 <__swsetup_r+0xba>
 8005a34:	4b25      	ldr	r3, [pc, #148]	; (8005acc <__swsetup_r+0xd4>)
 8005a36:	429c      	cmp	r4, r3
 8005a38:	d101      	bne.n	8005a3e <__swsetup_r+0x46>
 8005a3a:	68ac      	ldr	r4, [r5, #8]
 8005a3c:	e7eb      	b.n	8005a16 <__swsetup_r+0x1e>
 8005a3e:	4b24      	ldr	r3, [pc, #144]	; (8005ad0 <__swsetup_r+0xd8>)
 8005a40:	429c      	cmp	r4, r3
 8005a42:	bf08      	it	eq
 8005a44:	68ec      	ldreq	r4, [r5, #12]
 8005a46:	e7e6      	b.n	8005a16 <__swsetup_r+0x1e>
 8005a48:	0758      	lsls	r0, r3, #29
 8005a4a:	d512      	bpl.n	8005a72 <__swsetup_r+0x7a>
 8005a4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a4e:	b141      	cbz	r1, 8005a62 <__swsetup_r+0x6a>
 8005a50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005a54:	4299      	cmp	r1, r3
 8005a56:	d002      	beq.n	8005a5e <__swsetup_r+0x66>
 8005a58:	4630      	mov	r0, r6
 8005a5a:	f7ff fb6f 	bl	800513c <_free_r>
 8005a5e:	2300      	movs	r3, #0
 8005a60:	6363      	str	r3, [r4, #52]	; 0x34
 8005a62:	89a3      	ldrh	r3, [r4, #12]
 8005a64:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005a68:	81a3      	strh	r3, [r4, #12]
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	6063      	str	r3, [r4, #4]
 8005a6e:	6923      	ldr	r3, [r4, #16]
 8005a70:	6023      	str	r3, [r4, #0]
 8005a72:	89a3      	ldrh	r3, [r4, #12]
 8005a74:	f043 0308 	orr.w	r3, r3, #8
 8005a78:	81a3      	strh	r3, [r4, #12]
 8005a7a:	6923      	ldr	r3, [r4, #16]
 8005a7c:	b94b      	cbnz	r3, 8005a92 <__swsetup_r+0x9a>
 8005a7e:	89a3      	ldrh	r3, [r4, #12]
 8005a80:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005a84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a88:	d003      	beq.n	8005a92 <__swsetup_r+0x9a>
 8005a8a:	4621      	mov	r1, r4
 8005a8c:	4630      	mov	r0, r6
 8005a8e:	f000 fa07 	bl	8005ea0 <__smakebuf_r>
 8005a92:	89a0      	ldrh	r0, [r4, #12]
 8005a94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005a98:	f010 0301 	ands.w	r3, r0, #1
 8005a9c:	d00a      	beq.n	8005ab4 <__swsetup_r+0xbc>
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	60a3      	str	r3, [r4, #8]
 8005aa2:	6963      	ldr	r3, [r4, #20]
 8005aa4:	425b      	negs	r3, r3
 8005aa6:	61a3      	str	r3, [r4, #24]
 8005aa8:	6923      	ldr	r3, [r4, #16]
 8005aaa:	b943      	cbnz	r3, 8005abe <__swsetup_r+0xc6>
 8005aac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005ab0:	d1ba      	bne.n	8005a28 <__swsetup_r+0x30>
 8005ab2:	bd70      	pop	{r4, r5, r6, pc}
 8005ab4:	0781      	lsls	r1, r0, #30
 8005ab6:	bf58      	it	pl
 8005ab8:	6963      	ldrpl	r3, [r4, #20]
 8005aba:	60a3      	str	r3, [r4, #8]
 8005abc:	e7f4      	b.n	8005aa8 <__swsetup_r+0xb0>
 8005abe:	2000      	movs	r0, #0
 8005ac0:	e7f7      	b.n	8005ab2 <__swsetup_r+0xba>
 8005ac2:	bf00      	nop
 8005ac4:	2000000c 	.word	0x2000000c
 8005ac8:	080065bc 	.word	0x080065bc
 8005acc:	080065dc 	.word	0x080065dc
 8005ad0:	0800659c 	.word	0x0800659c

08005ad4 <abort>:
 8005ad4:	b508      	push	{r3, lr}
 8005ad6:	2006      	movs	r0, #6
 8005ad8:	f000 fa52 	bl	8005f80 <raise>
 8005adc:	2001      	movs	r0, #1
 8005ade:	f000 fb65 	bl	80061ac <_exit>
	...

08005ae4 <__sflush_r>:
 8005ae4:	898a      	ldrh	r2, [r1, #12]
 8005ae6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005aea:	4605      	mov	r5, r0
 8005aec:	0710      	lsls	r0, r2, #28
 8005aee:	460c      	mov	r4, r1
 8005af0:	d458      	bmi.n	8005ba4 <__sflush_r+0xc0>
 8005af2:	684b      	ldr	r3, [r1, #4]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	dc05      	bgt.n	8005b04 <__sflush_r+0x20>
 8005af8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	dc02      	bgt.n	8005b04 <__sflush_r+0x20>
 8005afe:	2000      	movs	r0, #0
 8005b00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005b06:	2e00      	cmp	r6, #0
 8005b08:	d0f9      	beq.n	8005afe <__sflush_r+0x1a>
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005b10:	682f      	ldr	r7, [r5, #0]
 8005b12:	602b      	str	r3, [r5, #0]
 8005b14:	d032      	beq.n	8005b7c <__sflush_r+0x98>
 8005b16:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005b18:	89a3      	ldrh	r3, [r4, #12]
 8005b1a:	075a      	lsls	r2, r3, #29
 8005b1c:	d505      	bpl.n	8005b2a <__sflush_r+0x46>
 8005b1e:	6863      	ldr	r3, [r4, #4]
 8005b20:	1ac0      	subs	r0, r0, r3
 8005b22:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005b24:	b10b      	cbz	r3, 8005b2a <__sflush_r+0x46>
 8005b26:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005b28:	1ac0      	subs	r0, r0, r3
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005b30:	6a21      	ldr	r1, [r4, #32]
 8005b32:	4628      	mov	r0, r5
 8005b34:	47b0      	blx	r6
 8005b36:	1c43      	adds	r3, r0, #1
 8005b38:	89a3      	ldrh	r3, [r4, #12]
 8005b3a:	d106      	bne.n	8005b4a <__sflush_r+0x66>
 8005b3c:	6829      	ldr	r1, [r5, #0]
 8005b3e:	291d      	cmp	r1, #29
 8005b40:	d82c      	bhi.n	8005b9c <__sflush_r+0xb8>
 8005b42:	4a2a      	ldr	r2, [pc, #168]	; (8005bec <__sflush_r+0x108>)
 8005b44:	40ca      	lsrs	r2, r1
 8005b46:	07d6      	lsls	r6, r2, #31
 8005b48:	d528      	bpl.n	8005b9c <__sflush_r+0xb8>
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	6062      	str	r2, [r4, #4]
 8005b4e:	04d9      	lsls	r1, r3, #19
 8005b50:	6922      	ldr	r2, [r4, #16]
 8005b52:	6022      	str	r2, [r4, #0]
 8005b54:	d504      	bpl.n	8005b60 <__sflush_r+0x7c>
 8005b56:	1c42      	adds	r2, r0, #1
 8005b58:	d101      	bne.n	8005b5e <__sflush_r+0x7a>
 8005b5a:	682b      	ldr	r3, [r5, #0]
 8005b5c:	b903      	cbnz	r3, 8005b60 <__sflush_r+0x7c>
 8005b5e:	6560      	str	r0, [r4, #84]	; 0x54
 8005b60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b62:	602f      	str	r7, [r5, #0]
 8005b64:	2900      	cmp	r1, #0
 8005b66:	d0ca      	beq.n	8005afe <__sflush_r+0x1a>
 8005b68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b6c:	4299      	cmp	r1, r3
 8005b6e:	d002      	beq.n	8005b76 <__sflush_r+0x92>
 8005b70:	4628      	mov	r0, r5
 8005b72:	f7ff fae3 	bl	800513c <_free_r>
 8005b76:	2000      	movs	r0, #0
 8005b78:	6360      	str	r0, [r4, #52]	; 0x34
 8005b7a:	e7c1      	b.n	8005b00 <__sflush_r+0x1c>
 8005b7c:	6a21      	ldr	r1, [r4, #32]
 8005b7e:	2301      	movs	r3, #1
 8005b80:	4628      	mov	r0, r5
 8005b82:	47b0      	blx	r6
 8005b84:	1c41      	adds	r1, r0, #1
 8005b86:	d1c7      	bne.n	8005b18 <__sflush_r+0x34>
 8005b88:	682b      	ldr	r3, [r5, #0]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d0c4      	beq.n	8005b18 <__sflush_r+0x34>
 8005b8e:	2b1d      	cmp	r3, #29
 8005b90:	d001      	beq.n	8005b96 <__sflush_r+0xb2>
 8005b92:	2b16      	cmp	r3, #22
 8005b94:	d101      	bne.n	8005b9a <__sflush_r+0xb6>
 8005b96:	602f      	str	r7, [r5, #0]
 8005b98:	e7b1      	b.n	8005afe <__sflush_r+0x1a>
 8005b9a:	89a3      	ldrh	r3, [r4, #12]
 8005b9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ba0:	81a3      	strh	r3, [r4, #12]
 8005ba2:	e7ad      	b.n	8005b00 <__sflush_r+0x1c>
 8005ba4:	690f      	ldr	r7, [r1, #16]
 8005ba6:	2f00      	cmp	r7, #0
 8005ba8:	d0a9      	beq.n	8005afe <__sflush_r+0x1a>
 8005baa:	0793      	lsls	r3, r2, #30
 8005bac:	680e      	ldr	r6, [r1, #0]
 8005bae:	bf08      	it	eq
 8005bb0:	694b      	ldreq	r3, [r1, #20]
 8005bb2:	600f      	str	r7, [r1, #0]
 8005bb4:	bf18      	it	ne
 8005bb6:	2300      	movne	r3, #0
 8005bb8:	eba6 0807 	sub.w	r8, r6, r7
 8005bbc:	608b      	str	r3, [r1, #8]
 8005bbe:	f1b8 0f00 	cmp.w	r8, #0
 8005bc2:	dd9c      	ble.n	8005afe <__sflush_r+0x1a>
 8005bc4:	6a21      	ldr	r1, [r4, #32]
 8005bc6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005bc8:	4643      	mov	r3, r8
 8005bca:	463a      	mov	r2, r7
 8005bcc:	4628      	mov	r0, r5
 8005bce:	47b0      	blx	r6
 8005bd0:	2800      	cmp	r0, #0
 8005bd2:	dc06      	bgt.n	8005be2 <__sflush_r+0xfe>
 8005bd4:	89a3      	ldrh	r3, [r4, #12]
 8005bd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005bda:	81a3      	strh	r3, [r4, #12]
 8005bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8005be0:	e78e      	b.n	8005b00 <__sflush_r+0x1c>
 8005be2:	4407      	add	r7, r0
 8005be4:	eba8 0800 	sub.w	r8, r8, r0
 8005be8:	e7e9      	b.n	8005bbe <__sflush_r+0xda>
 8005bea:	bf00      	nop
 8005bec:	20400001 	.word	0x20400001

08005bf0 <_fflush_r>:
 8005bf0:	b538      	push	{r3, r4, r5, lr}
 8005bf2:	690b      	ldr	r3, [r1, #16]
 8005bf4:	4605      	mov	r5, r0
 8005bf6:	460c      	mov	r4, r1
 8005bf8:	b913      	cbnz	r3, 8005c00 <_fflush_r+0x10>
 8005bfa:	2500      	movs	r5, #0
 8005bfc:	4628      	mov	r0, r5
 8005bfe:	bd38      	pop	{r3, r4, r5, pc}
 8005c00:	b118      	cbz	r0, 8005c0a <_fflush_r+0x1a>
 8005c02:	6983      	ldr	r3, [r0, #24]
 8005c04:	b90b      	cbnz	r3, 8005c0a <_fflush_r+0x1a>
 8005c06:	f000 f887 	bl	8005d18 <__sinit>
 8005c0a:	4b14      	ldr	r3, [pc, #80]	; (8005c5c <_fflush_r+0x6c>)
 8005c0c:	429c      	cmp	r4, r3
 8005c0e:	d11b      	bne.n	8005c48 <_fflush_r+0x58>
 8005c10:	686c      	ldr	r4, [r5, #4]
 8005c12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d0ef      	beq.n	8005bfa <_fflush_r+0xa>
 8005c1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005c1c:	07d0      	lsls	r0, r2, #31
 8005c1e:	d404      	bmi.n	8005c2a <_fflush_r+0x3a>
 8005c20:	0599      	lsls	r1, r3, #22
 8005c22:	d402      	bmi.n	8005c2a <_fflush_r+0x3a>
 8005c24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c26:	f000 f915 	bl	8005e54 <__retarget_lock_acquire_recursive>
 8005c2a:	4628      	mov	r0, r5
 8005c2c:	4621      	mov	r1, r4
 8005c2e:	f7ff ff59 	bl	8005ae4 <__sflush_r>
 8005c32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005c34:	07da      	lsls	r2, r3, #31
 8005c36:	4605      	mov	r5, r0
 8005c38:	d4e0      	bmi.n	8005bfc <_fflush_r+0xc>
 8005c3a:	89a3      	ldrh	r3, [r4, #12]
 8005c3c:	059b      	lsls	r3, r3, #22
 8005c3e:	d4dd      	bmi.n	8005bfc <_fflush_r+0xc>
 8005c40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c42:	f000 f908 	bl	8005e56 <__retarget_lock_release_recursive>
 8005c46:	e7d9      	b.n	8005bfc <_fflush_r+0xc>
 8005c48:	4b05      	ldr	r3, [pc, #20]	; (8005c60 <_fflush_r+0x70>)
 8005c4a:	429c      	cmp	r4, r3
 8005c4c:	d101      	bne.n	8005c52 <_fflush_r+0x62>
 8005c4e:	68ac      	ldr	r4, [r5, #8]
 8005c50:	e7df      	b.n	8005c12 <_fflush_r+0x22>
 8005c52:	4b04      	ldr	r3, [pc, #16]	; (8005c64 <_fflush_r+0x74>)
 8005c54:	429c      	cmp	r4, r3
 8005c56:	bf08      	it	eq
 8005c58:	68ec      	ldreq	r4, [r5, #12]
 8005c5a:	e7da      	b.n	8005c12 <_fflush_r+0x22>
 8005c5c:	080065bc 	.word	0x080065bc
 8005c60:	080065dc 	.word	0x080065dc
 8005c64:	0800659c 	.word	0x0800659c

08005c68 <std>:
 8005c68:	2300      	movs	r3, #0
 8005c6a:	b510      	push	{r4, lr}
 8005c6c:	4604      	mov	r4, r0
 8005c6e:	e9c0 3300 	strd	r3, r3, [r0]
 8005c72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005c76:	6083      	str	r3, [r0, #8]
 8005c78:	8181      	strh	r1, [r0, #12]
 8005c7a:	6643      	str	r3, [r0, #100]	; 0x64
 8005c7c:	81c2      	strh	r2, [r0, #14]
 8005c7e:	6183      	str	r3, [r0, #24]
 8005c80:	4619      	mov	r1, r3
 8005c82:	2208      	movs	r2, #8
 8005c84:	305c      	adds	r0, #92	; 0x5c
 8005c86:	f7fd fc35 	bl	80034f4 <memset>
 8005c8a:	4b05      	ldr	r3, [pc, #20]	; (8005ca0 <std+0x38>)
 8005c8c:	6263      	str	r3, [r4, #36]	; 0x24
 8005c8e:	4b05      	ldr	r3, [pc, #20]	; (8005ca4 <std+0x3c>)
 8005c90:	62a3      	str	r3, [r4, #40]	; 0x28
 8005c92:	4b05      	ldr	r3, [pc, #20]	; (8005ca8 <std+0x40>)
 8005c94:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005c96:	4b05      	ldr	r3, [pc, #20]	; (8005cac <std+0x44>)
 8005c98:	6224      	str	r4, [r4, #32]
 8005c9a:	6323      	str	r3, [r4, #48]	; 0x30
 8005c9c:	bd10      	pop	{r4, pc}
 8005c9e:	bf00      	nop
 8005ca0:	08005fb9 	.word	0x08005fb9
 8005ca4:	08005fdb 	.word	0x08005fdb
 8005ca8:	08006013 	.word	0x08006013
 8005cac:	08006037 	.word	0x08006037

08005cb0 <_cleanup_r>:
 8005cb0:	4901      	ldr	r1, [pc, #4]	; (8005cb8 <_cleanup_r+0x8>)
 8005cb2:	f000 b8af 	b.w	8005e14 <_fwalk_reent>
 8005cb6:	bf00      	nop
 8005cb8:	08005bf1 	.word	0x08005bf1

08005cbc <__sfmoreglue>:
 8005cbc:	b570      	push	{r4, r5, r6, lr}
 8005cbe:	1e4a      	subs	r2, r1, #1
 8005cc0:	2568      	movs	r5, #104	; 0x68
 8005cc2:	4355      	muls	r5, r2
 8005cc4:	460e      	mov	r6, r1
 8005cc6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005cca:	f7ff fa87 	bl	80051dc <_malloc_r>
 8005cce:	4604      	mov	r4, r0
 8005cd0:	b140      	cbz	r0, 8005ce4 <__sfmoreglue+0x28>
 8005cd2:	2100      	movs	r1, #0
 8005cd4:	e9c0 1600 	strd	r1, r6, [r0]
 8005cd8:	300c      	adds	r0, #12
 8005cda:	60a0      	str	r0, [r4, #8]
 8005cdc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005ce0:	f7fd fc08 	bl	80034f4 <memset>
 8005ce4:	4620      	mov	r0, r4
 8005ce6:	bd70      	pop	{r4, r5, r6, pc}

08005ce8 <__sfp_lock_acquire>:
 8005ce8:	4801      	ldr	r0, [pc, #4]	; (8005cf0 <__sfp_lock_acquire+0x8>)
 8005cea:	f000 b8b3 	b.w	8005e54 <__retarget_lock_acquire_recursive>
 8005cee:	bf00      	nop
 8005cf0:	200002ec 	.word	0x200002ec

08005cf4 <__sfp_lock_release>:
 8005cf4:	4801      	ldr	r0, [pc, #4]	; (8005cfc <__sfp_lock_release+0x8>)
 8005cf6:	f000 b8ae 	b.w	8005e56 <__retarget_lock_release_recursive>
 8005cfa:	bf00      	nop
 8005cfc:	200002ec 	.word	0x200002ec

08005d00 <__sinit_lock_acquire>:
 8005d00:	4801      	ldr	r0, [pc, #4]	; (8005d08 <__sinit_lock_acquire+0x8>)
 8005d02:	f000 b8a7 	b.w	8005e54 <__retarget_lock_acquire_recursive>
 8005d06:	bf00      	nop
 8005d08:	200002e7 	.word	0x200002e7

08005d0c <__sinit_lock_release>:
 8005d0c:	4801      	ldr	r0, [pc, #4]	; (8005d14 <__sinit_lock_release+0x8>)
 8005d0e:	f000 b8a2 	b.w	8005e56 <__retarget_lock_release_recursive>
 8005d12:	bf00      	nop
 8005d14:	200002e7 	.word	0x200002e7

08005d18 <__sinit>:
 8005d18:	b510      	push	{r4, lr}
 8005d1a:	4604      	mov	r4, r0
 8005d1c:	f7ff fff0 	bl	8005d00 <__sinit_lock_acquire>
 8005d20:	69a3      	ldr	r3, [r4, #24]
 8005d22:	b11b      	cbz	r3, 8005d2c <__sinit+0x14>
 8005d24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d28:	f7ff bff0 	b.w	8005d0c <__sinit_lock_release>
 8005d2c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005d30:	6523      	str	r3, [r4, #80]	; 0x50
 8005d32:	4b13      	ldr	r3, [pc, #76]	; (8005d80 <__sinit+0x68>)
 8005d34:	4a13      	ldr	r2, [pc, #76]	; (8005d84 <__sinit+0x6c>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	62a2      	str	r2, [r4, #40]	; 0x28
 8005d3a:	42a3      	cmp	r3, r4
 8005d3c:	bf04      	itt	eq
 8005d3e:	2301      	moveq	r3, #1
 8005d40:	61a3      	streq	r3, [r4, #24]
 8005d42:	4620      	mov	r0, r4
 8005d44:	f000 f820 	bl	8005d88 <__sfp>
 8005d48:	6060      	str	r0, [r4, #4]
 8005d4a:	4620      	mov	r0, r4
 8005d4c:	f000 f81c 	bl	8005d88 <__sfp>
 8005d50:	60a0      	str	r0, [r4, #8]
 8005d52:	4620      	mov	r0, r4
 8005d54:	f000 f818 	bl	8005d88 <__sfp>
 8005d58:	2200      	movs	r2, #0
 8005d5a:	60e0      	str	r0, [r4, #12]
 8005d5c:	2104      	movs	r1, #4
 8005d5e:	6860      	ldr	r0, [r4, #4]
 8005d60:	f7ff ff82 	bl	8005c68 <std>
 8005d64:	68a0      	ldr	r0, [r4, #8]
 8005d66:	2201      	movs	r2, #1
 8005d68:	2109      	movs	r1, #9
 8005d6a:	f7ff ff7d 	bl	8005c68 <std>
 8005d6e:	68e0      	ldr	r0, [r4, #12]
 8005d70:	2202      	movs	r2, #2
 8005d72:	2112      	movs	r1, #18
 8005d74:	f7ff ff78 	bl	8005c68 <std>
 8005d78:	2301      	movs	r3, #1
 8005d7a:	61a3      	str	r3, [r4, #24]
 8005d7c:	e7d2      	b.n	8005d24 <__sinit+0xc>
 8005d7e:	bf00      	nop
 8005d80:	0800621c 	.word	0x0800621c
 8005d84:	08005cb1 	.word	0x08005cb1

08005d88 <__sfp>:
 8005d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d8a:	4607      	mov	r7, r0
 8005d8c:	f7ff ffac 	bl	8005ce8 <__sfp_lock_acquire>
 8005d90:	4b1e      	ldr	r3, [pc, #120]	; (8005e0c <__sfp+0x84>)
 8005d92:	681e      	ldr	r6, [r3, #0]
 8005d94:	69b3      	ldr	r3, [r6, #24]
 8005d96:	b913      	cbnz	r3, 8005d9e <__sfp+0x16>
 8005d98:	4630      	mov	r0, r6
 8005d9a:	f7ff ffbd 	bl	8005d18 <__sinit>
 8005d9e:	3648      	adds	r6, #72	; 0x48
 8005da0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005da4:	3b01      	subs	r3, #1
 8005da6:	d503      	bpl.n	8005db0 <__sfp+0x28>
 8005da8:	6833      	ldr	r3, [r6, #0]
 8005daa:	b30b      	cbz	r3, 8005df0 <__sfp+0x68>
 8005dac:	6836      	ldr	r6, [r6, #0]
 8005dae:	e7f7      	b.n	8005da0 <__sfp+0x18>
 8005db0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005db4:	b9d5      	cbnz	r5, 8005dec <__sfp+0x64>
 8005db6:	4b16      	ldr	r3, [pc, #88]	; (8005e10 <__sfp+0x88>)
 8005db8:	60e3      	str	r3, [r4, #12]
 8005dba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005dbe:	6665      	str	r5, [r4, #100]	; 0x64
 8005dc0:	f000 f847 	bl	8005e52 <__retarget_lock_init_recursive>
 8005dc4:	f7ff ff96 	bl	8005cf4 <__sfp_lock_release>
 8005dc8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005dcc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005dd0:	6025      	str	r5, [r4, #0]
 8005dd2:	61a5      	str	r5, [r4, #24]
 8005dd4:	2208      	movs	r2, #8
 8005dd6:	4629      	mov	r1, r5
 8005dd8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005ddc:	f7fd fb8a 	bl	80034f4 <memset>
 8005de0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005de4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005de8:	4620      	mov	r0, r4
 8005dea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005dec:	3468      	adds	r4, #104	; 0x68
 8005dee:	e7d9      	b.n	8005da4 <__sfp+0x1c>
 8005df0:	2104      	movs	r1, #4
 8005df2:	4638      	mov	r0, r7
 8005df4:	f7ff ff62 	bl	8005cbc <__sfmoreglue>
 8005df8:	4604      	mov	r4, r0
 8005dfa:	6030      	str	r0, [r6, #0]
 8005dfc:	2800      	cmp	r0, #0
 8005dfe:	d1d5      	bne.n	8005dac <__sfp+0x24>
 8005e00:	f7ff ff78 	bl	8005cf4 <__sfp_lock_release>
 8005e04:	230c      	movs	r3, #12
 8005e06:	603b      	str	r3, [r7, #0]
 8005e08:	e7ee      	b.n	8005de8 <__sfp+0x60>
 8005e0a:	bf00      	nop
 8005e0c:	0800621c 	.word	0x0800621c
 8005e10:	ffff0001 	.word	0xffff0001

08005e14 <_fwalk_reent>:
 8005e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e18:	4606      	mov	r6, r0
 8005e1a:	4688      	mov	r8, r1
 8005e1c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005e20:	2700      	movs	r7, #0
 8005e22:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005e26:	f1b9 0901 	subs.w	r9, r9, #1
 8005e2a:	d505      	bpl.n	8005e38 <_fwalk_reent+0x24>
 8005e2c:	6824      	ldr	r4, [r4, #0]
 8005e2e:	2c00      	cmp	r4, #0
 8005e30:	d1f7      	bne.n	8005e22 <_fwalk_reent+0xe>
 8005e32:	4638      	mov	r0, r7
 8005e34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e38:	89ab      	ldrh	r3, [r5, #12]
 8005e3a:	2b01      	cmp	r3, #1
 8005e3c:	d907      	bls.n	8005e4e <_fwalk_reent+0x3a>
 8005e3e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e42:	3301      	adds	r3, #1
 8005e44:	d003      	beq.n	8005e4e <_fwalk_reent+0x3a>
 8005e46:	4629      	mov	r1, r5
 8005e48:	4630      	mov	r0, r6
 8005e4a:	47c0      	blx	r8
 8005e4c:	4307      	orrs	r7, r0
 8005e4e:	3568      	adds	r5, #104	; 0x68
 8005e50:	e7e9      	b.n	8005e26 <_fwalk_reent+0x12>

08005e52 <__retarget_lock_init_recursive>:
 8005e52:	4770      	bx	lr

08005e54 <__retarget_lock_acquire_recursive>:
 8005e54:	4770      	bx	lr

08005e56 <__retarget_lock_release_recursive>:
 8005e56:	4770      	bx	lr

08005e58 <__swhatbuf_r>:
 8005e58:	b570      	push	{r4, r5, r6, lr}
 8005e5a:	460e      	mov	r6, r1
 8005e5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e60:	2900      	cmp	r1, #0
 8005e62:	b096      	sub	sp, #88	; 0x58
 8005e64:	4614      	mov	r4, r2
 8005e66:	461d      	mov	r5, r3
 8005e68:	da07      	bge.n	8005e7a <__swhatbuf_r+0x22>
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	602b      	str	r3, [r5, #0]
 8005e6e:	89b3      	ldrh	r3, [r6, #12]
 8005e70:	061a      	lsls	r2, r3, #24
 8005e72:	d410      	bmi.n	8005e96 <__swhatbuf_r+0x3e>
 8005e74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e78:	e00e      	b.n	8005e98 <__swhatbuf_r+0x40>
 8005e7a:	466a      	mov	r2, sp
 8005e7c:	f000 f902 	bl	8006084 <_fstat_r>
 8005e80:	2800      	cmp	r0, #0
 8005e82:	dbf2      	blt.n	8005e6a <__swhatbuf_r+0x12>
 8005e84:	9a01      	ldr	r2, [sp, #4]
 8005e86:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005e8a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005e8e:	425a      	negs	r2, r3
 8005e90:	415a      	adcs	r2, r3
 8005e92:	602a      	str	r2, [r5, #0]
 8005e94:	e7ee      	b.n	8005e74 <__swhatbuf_r+0x1c>
 8005e96:	2340      	movs	r3, #64	; 0x40
 8005e98:	2000      	movs	r0, #0
 8005e9a:	6023      	str	r3, [r4, #0]
 8005e9c:	b016      	add	sp, #88	; 0x58
 8005e9e:	bd70      	pop	{r4, r5, r6, pc}

08005ea0 <__smakebuf_r>:
 8005ea0:	898b      	ldrh	r3, [r1, #12]
 8005ea2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005ea4:	079d      	lsls	r5, r3, #30
 8005ea6:	4606      	mov	r6, r0
 8005ea8:	460c      	mov	r4, r1
 8005eaa:	d507      	bpl.n	8005ebc <__smakebuf_r+0x1c>
 8005eac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005eb0:	6023      	str	r3, [r4, #0]
 8005eb2:	6123      	str	r3, [r4, #16]
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	6163      	str	r3, [r4, #20]
 8005eb8:	b002      	add	sp, #8
 8005eba:	bd70      	pop	{r4, r5, r6, pc}
 8005ebc:	ab01      	add	r3, sp, #4
 8005ebe:	466a      	mov	r2, sp
 8005ec0:	f7ff ffca 	bl	8005e58 <__swhatbuf_r>
 8005ec4:	9900      	ldr	r1, [sp, #0]
 8005ec6:	4605      	mov	r5, r0
 8005ec8:	4630      	mov	r0, r6
 8005eca:	f7ff f987 	bl	80051dc <_malloc_r>
 8005ece:	b948      	cbnz	r0, 8005ee4 <__smakebuf_r+0x44>
 8005ed0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ed4:	059a      	lsls	r2, r3, #22
 8005ed6:	d4ef      	bmi.n	8005eb8 <__smakebuf_r+0x18>
 8005ed8:	f023 0303 	bic.w	r3, r3, #3
 8005edc:	f043 0302 	orr.w	r3, r3, #2
 8005ee0:	81a3      	strh	r3, [r4, #12]
 8005ee2:	e7e3      	b.n	8005eac <__smakebuf_r+0xc>
 8005ee4:	4b0d      	ldr	r3, [pc, #52]	; (8005f1c <__smakebuf_r+0x7c>)
 8005ee6:	62b3      	str	r3, [r6, #40]	; 0x28
 8005ee8:	89a3      	ldrh	r3, [r4, #12]
 8005eea:	6020      	str	r0, [r4, #0]
 8005eec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ef0:	81a3      	strh	r3, [r4, #12]
 8005ef2:	9b00      	ldr	r3, [sp, #0]
 8005ef4:	6163      	str	r3, [r4, #20]
 8005ef6:	9b01      	ldr	r3, [sp, #4]
 8005ef8:	6120      	str	r0, [r4, #16]
 8005efa:	b15b      	cbz	r3, 8005f14 <__smakebuf_r+0x74>
 8005efc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f00:	4630      	mov	r0, r6
 8005f02:	f000 f8d1 	bl	80060a8 <_isatty_r>
 8005f06:	b128      	cbz	r0, 8005f14 <__smakebuf_r+0x74>
 8005f08:	89a3      	ldrh	r3, [r4, #12]
 8005f0a:	f023 0303 	bic.w	r3, r3, #3
 8005f0e:	f043 0301 	orr.w	r3, r3, #1
 8005f12:	81a3      	strh	r3, [r4, #12]
 8005f14:	89a0      	ldrh	r0, [r4, #12]
 8005f16:	4305      	orrs	r5, r0
 8005f18:	81a5      	strh	r5, [r4, #12]
 8005f1a:	e7cd      	b.n	8005eb8 <__smakebuf_r+0x18>
 8005f1c:	08005cb1 	.word	0x08005cb1

08005f20 <_malloc_usable_size_r>:
 8005f20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f24:	1f18      	subs	r0, r3, #4
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	bfbc      	itt	lt
 8005f2a:	580b      	ldrlt	r3, [r1, r0]
 8005f2c:	18c0      	addlt	r0, r0, r3
 8005f2e:	4770      	bx	lr

08005f30 <_raise_r>:
 8005f30:	291f      	cmp	r1, #31
 8005f32:	b538      	push	{r3, r4, r5, lr}
 8005f34:	4604      	mov	r4, r0
 8005f36:	460d      	mov	r5, r1
 8005f38:	d904      	bls.n	8005f44 <_raise_r+0x14>
 8005f3a:	2316      	movs	r3, #22
 8005f3c:	6003      	str	r3, [r0, #0]
 8005f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f42:	bd38      	pop	{r3, r4, r5, pc}
 8005f44:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005f46:	b112      	cbz	r2, 8005f4e <_raise_r+0x1e>
 8005f48:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005f4c:	b94b      	cbnz	r3, 8005f62 <_raise_r+0x32>
 8005f4e:	4620      	mov	r0, r4
 8005f50:	f000 f830 	bl	8005fb4 <_getpid_r>
 8005f54:	462a      	mov	r2, r5
 8005f56:	4601      	mov	r1, r0
 8005f58:	4620      	mov	r0, r4
 8005f5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f5e:	f000 b817 	b.w	8005f90 <_kill_r>
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d00a      	beq.n	8005f7c <_raise_r+0x4c>
 8005f66:	1c59      	adds	r1, r3, #1
 8005f68:	d103      	bne.n	8005f72 <_raise_r+0x42>
 8005f6a:	2316      	movs	r3, #22
 8005f6c:	6003      	str	r3, [r0, #0]
 8005f6e:	2001      	movs	r0, #1
 8005f70:	e7e7      	b.n	8005f42 <_raise_r+0x12>
 8005f72:	2400      	movs	r4, #0
 8005f74:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005f78:	4628      	mov	r0, r5
 8005f7a:	4798      	blx	r3
 8005f7c:	2000      	movs	r0, #0
 8005f7e:	e7e0      	b.n	8005f42 <_raise_r+0x12>

08005f80 <raise>:
 8005f80:	4b02      	ldr	r3, [pc, #8]	; (8005f8c <raise+0xc>)
 8005f82:	4601      	mov	r1, r0
 8005f84:	6818      	ldr	r0, [r3, #0]
 8005f86:	f7ff bfd3 	b.w	8005f30 <_raise_r>
 8005f8a:	bf00      	nop
 8005f8c:	2000000c 	.word	0x2000000c

08005f90 <_kill_r>:
 8005f90:	b538      	push	{r3, r4, r5, lr}
 8005f92:	4d07      	ldr	r5, [pc, #28]	; (8005fb0 <_kill_r+0x20>)
 8005f94:	2300      	movs	r3, #0
 8005f96:	4604      	mov	r4, r0
 8005f98:	4608      	mov	r0, r1
 8005f9a:	4611      	mov	r1, r2
 8005f9c:	602b      	str	r3, [r5, #0]
 8005f9e:	f000 f8d7 	bl	8006150 <_kill>
 8005fa2:	1c43      	adds	r3, r0, #1
 8005fa4:	d102      	bne.n	8005fac <_kill_r+0x1c>
 8005fa6:	682b      	ldr	r3, [r5, #0]
 8005fa8:	b103      	cbz	r3, 8005fac <_kill_r+0x1c>
 8005faa:	6023      	str	r3, [r4, #0]
 8005fac:	bd38      	pop	{r3, r4, r5, pc}
 8005fae:	bf00      	nop
 8005fb0:	200002e0 	.word	0x200002e0

08005fb4 <_getpid_r>:
 8005fb4:	f000 b8bc 	b.w	8006130 <_getpid>

08005fb8 <__sread>:
 8005fb8:	b510      	push	{r4, lr}
 8005fba:	460c      	mov	r4, r1
 8005fbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fc0:	f000 f894 	bl	80060ec <_read_r>
 8005fc4:	2800      	cmp	r0, #0
 8005fc6:	bfab      	itete	ge
 8005fc8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005fca:	89a3      	ldrhlt	r3, [r4, #12]
 8005fcc:	181b      	addge	r3, r3, r0
 8005fce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005fd2:	bfac      	ite	ge
 8005fd4:	6563      	strge	r3, [r4, #84]	; 0x54
 8005fd6:	81a3      	strhlt	r3, [r4, #12]
 8005fd8:	bd10      	pop	{r4, pc}

08005fda <__swrite>:
 8005fda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fde:	461f      	mov	r7, r3
 8005fe0:	898b      	ldrh	r3, [r1, #12]
 8005fe2:	05db      	lsls	r3, r3, #23
 8005fe4:	4605      	mov	r5, r0
 8005fe6:	460c      	mov	r4, r1
 8005fe8:	4616      	mov	r6, r2
 8005fea:	d505      	bpl.n	8005ff8 <__swrite+0x1e>
 8005fec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ff0:	2302      	movs	r3, #2
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f000 f868 	bl	80060c8 <_lseek_r>
 8005ff8:	89a3      	ldrh	r3, [r4, #12]
 8005ffa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ffe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006002:	81a3      	strh	r3, [r4, #12]
 8006004:	4632      	mov	r2, r6
 8006006:	463b      	mov	r3, r7
 8006008:	4628      	mov	r0, r5
 800600a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800600e:	f000 b817 	b.w	8006040 <_write_r>

08006012 <__sseek>:
 8006012:	b510      	push	{r4, lr}
 8006014:	460c      	mov	r4, r1
 8006016:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800601a:	f000 f855 	bl	80060c8 <_lseek_r>
 800601e:	1c43      	adds	r3, r0, #1
 8006020:	89a3      	ldrh	r3, [r4, #12]
 8006022:	bf15      	itete	ne
 8006024:	6560      	strne	r0, [r4, #84]	; 0x54
 8006026:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800602a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800602e:	81a3      	strheq	r3, [r4, #12]
 8006030:	bf18      	it	ne
 8006032:	81a3      	strhne	r3, [r4, #12]
 8006034:	bd10      	pop	{r4, pc}

08006036 <__sclose>:
 8006036:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800603a:	f000 b813 	b.w	8006064 <_close_r>
	...

08006040 <_write_r>:
 8006040:	b538      	push	{r3, r4, r5, lr}
 8006042:	4d07      	ldr	r5, [pc, #28]	; (8006060 <_write_r+0x20>)
 8006044:	4604      	mov	r4, r0
 8006046:	4608      	mov	r0, r1
 8006048:	4611      	mov	r1, r2
 800604a:	2200      	movs	r2, #0
 800604c:	602a      	str	r2, [r5, #0]
 800604e:	461a      	mov	r2, r3
 8006050:	f000 f8a4 	bl	800619c <_write>
 8006054:	1c43      	adds	r3, r0, #1
 8006056:	d102      	bne.n	800605e <_write_r+0x1e>
 8006058:	682b      	ldr	r3, [r5, #0]
 800605a:	b103      	cbz	r3, 800605e <_write_r+0x1e>
 800605c:	6023      	str	r3, [r4, #0]
 800605e:	bd38      	pop	{r3, r4, r5, pc}
 8006060:	200002e0 	.word	0x200002e0

08006064 <_close_r>:
 8006064:	b538      	push	{r3, r4, r5, lr}
 8006066:	4d06      	ldr	r5, [pc, #24]	; (8006080 <_close_r+0x1c>)
 8006068:	2300      	movs	r3, #0
 800606a:	4604      	mov	r4, r0
 800606c:	4608      	mov	r0, r1
 800606e:	602b      	str	r3, [r5, #0]
 8006070:	f000 f84e 	bl	8006110 <_close>
 8006074:	1c43      	adds	r3, r0, #1
 8006076:	d102      	bne.n	800607e <_close_r+0x1a>
 8006078:	682b      	ldr	r3, [r5, #0]
 800607a:	b103      	cbz	r3, 800607e <_close_r+0x1a>
 800607c:	6023      	str	r3, [r4, #0]
 800607e:	bd38      	pop	{r3, r4, r5, pc}
 8006080:	200002e0 	.word	0x200002e0

08006084 <_fstat_r>:
 8006084:	b538      	push	{r3, r4, r5, lr}
 8006086:	4d07      	ldr	r5, [pc, #28]	; (80060a4 <_fstat_r+0x20>)
 8006088:	2300      	movs	r3, #0
 800608a:	4604      	mov	r4, r0
 800608c:	4608      	mov	r0, r1
 800608e:	4611      	mov	r1, r2
 8006090:	602b      	str	r3, [r5, #0]
 8006092:	f000 f845 	bl	8006120 <_fstat>
 8006096:	1c43      	adds	r3, r0, #1
 8006098:	d102      	bne.n	80060a0 <_fstat_r+0x1c>
 800609a:	682b      	ldr	r3, [r5, #0]
 800609c:	b103      	cbz	r3, 80060a0 <_fstat_r+0x1c>
 800609e:	6023      	str	r3, [r4, #0]
 80060a0:	bd38      	pop	{r3, r4, r5, pc}
 80060a2:	bf00      	nop
 80060a4:	200002e0 	.word	0x200002e0

080060a8 <_isatty_r>:
 80060a8:	b538      	push	{r3, r4, r5, lr}
 80060aa:	4d06      	ldr	r5, [pc, #24]	; (80060c4 <_isatty_r+0x1c>)
 80060ac:	2300      	movs	r3, #0
 80060ae:	4604      	mov	r4, r0
 80060b0:	4608      	mov	r0, r1
 80060b2:	602b      	str	r3, [r5, #0]
 80060b4:	f000 f844 	bl	8006140 <_isatty>
 80060b8:	1c43      	adds	r3, r0, #1
 80060ba:	d102      	bne.n	80060c2 <_isatty_r+0x1a>
 80060bc:	682b      	ldr	r3, [r5, #0]
 80060be:	b103      	cbz	r3, 80060c2 <_isatty_r+0x1a>
 80060c0:	6023      	str	r3, [r4, #0]
 80060c2:	bd38      	pop	{r3, r4, r5, pc}
 80060c4:	200002e0 	.word	0x200002e0

080060c8 <_lseek_r>:
 80060c8:	b538      	push	{r3, r4, r5, lr}
 80060ca:	4d07      	ldr	r5, [pc, #28]	; (80060e8 <_lseek_r+0x20>)
 80060cc:	4604      	mov	r4, r0
 80060ce:	4608      	mov	r0, r1
 80060d0:	4611      	mov	r1, r2
 80060d2:	2200      	movs	r2, #0
 80060d4:	602a      	str	r2, [r5, #0]
 80060d6:	461a      	mov	r2, r3
 80060d8:	f000 f842 	bl	8006160 <_lseek>
 80060dc:	1c43      	adds	r3, r0, #1
 80060de:	d102      	bne.n	80060e6 <_lseek_r+0x1e>
 80060e0:	682b      	ldr	r3, [r5, #0]
 80060e2:	b103      	cbz	r3, 80060e6 <_lseek_r+0x1e>
 80060e4:	6023      	str	r3, [r4, #0]
 80060e6:	bd38      	pop	{r3, r4, r5, pc}
 80060e8:	200002e0 	.word	0x200002e0

080060ec <_read_r>:
 80060ec:	b538      	push	{r3, r4, r5, lr}
 80060ee:	4d07      	ldr	r5, [pc, #28]	; (800610c <_read_r+0x20>)
 80060f0:	4604      	mov	r4, r0
 80060f2:	4608      	mov	r0, r1
 80060f4:	4611      	mov	r1, r2
 80060f6:	2200      	movs	r2, #0
 80060f8:	602a      	str	r2, [r5, #0]
 80060fa:	461a      	mov	r2, r3
 80060fc:	f000 f838 	bl	8006170 <_read>
 8006100:	1c43      	adds	r3, r0, #1
 8006102:	d102      	bne.n	800610a <_read_r+0x1e>
 8006104:	682b      	ldr	r3, [r5, #0]
 8006106:	b103      	cbz	r3, 800610a <_read_r+0x1e>
 8006108:	6023      	str	r3, [r4, #0]
 800610a:	bd38      	pop	{r3, r4, r5, pc}
 800610c:	200002e0 	.word	0x200002e0

08006110 <_close>:
 8006110:	4b02      	ldr	r3, [pc, #8]	; (800611c <_close+0xc>)
 8006112:	2258      	movs	r2, #88	; 0x58
 8006114:	601a      	str	r2, [r3, #0]
 8006116:	f04f 30ff 	mov.w	r0, #4294967295
 800611a:	4770      	bx	lr
 800611c:	200002e0 	.word	0x200002e0

08006120 <_fstat>:
 8006120:	4b02      	ldr	r3, [pc, #8]	; (800612c <_fstat+0xc>)
 8006122:	2258      	movs	r2, #88	; 0x58
 8006124:	601a      	str	r2, [r3, #0]
 8006126:	f04f 30ff 	mov.w	r0, #4294967295
 800612a:	4770      	bx	lr
 800612c:	200002e0 	.word	0x200002e0

08006130 <_getpid>:
 8006130:	4b02      	ldr	r3, [pc, #8]	; (800613c <_getpid+0xc>)
 8006132:	2258      	movs	r2, #88	; 0x58
 8006134:	601a      	str	r2, [r3, #0]
 8006136:	f04f 30ff 	mov.w	r0, #4294967295
 800613a:	4770      	bx	lr
 800613c:	200002e0 	.word	0x200002e0

08006140 <_isatty>:
 8006140:	4b02      	ldr	r3, [pc, #8]	; (800614c <_isatty+0xc>)
 8006142:	2258      	movs	r2, #88	; 0x58
 8006144:	601a      	str	r2, [r3, #0]
 8006146:	2000      	movs	r0, #0
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop
 800614c:	200002e0 	.word	0x200002e0

08006150 <_kill>:
 8006150:	4b02      	ldr	r3, [pc, #8]	; (800615c <_kill+0xc>)
 8006152:	2258      	movs	r2, #88	; 0x58
 8006154:	601a      	str	r2, [r3, #0]
 8006156:	f04f 30ff 	mov.w	r0, #4294967295
 800615a:	4770      	bx	lr
 800615c:	200002e0 	.word	0x200002e0

08006160 <_lseek>:
 8006160:	4b02      	ldr	r3, [pc, #8]	; (800616c <_lseek+0xc>)
 8006162:	2258      	movs	r2, #88	; 0x58
 8006164:	601a      	str	r2, [r3, #0]
 8006166:	f04f 30ff 	mov.w	r0, #4294967295
 800616a:	4770      	bx	lr
 800616c:	200002e0 	.word	0x200002e0

08006170 <_read>:
 8006170:	4b02      	ldr	r3, [pc, #8]	; (800617c <_read+0xc>)
 8006172:	2258      	movs	r2, #88	; 0x58
 8006174:	601a      	str	r2, [r3, #0]
 8006176:	f04f 30ff 	mov.w	r0, #4294967295
 800617a:	4770      	bx	lr
 800617c:	200002e0 	.word	0x200002e0

08006180 <_sbrk>:
 8006180:	4b04      	ldr	r3, [pc, #16]	; (8006194 <_sbrk+0x14>)
 8006182:	6819      	ldr	r1, [r3, #0]
 8006184:	4602      	mov	r2, r0
 8006186:	b909      	cbnz	r1, 800618c <_sbrk+0xc>
 8006188:	4903      	ldr	r1, [pc, #12]	; (8006198 <_sbrk+0x18>)
 800618a:	6019      	str	r1, [r3, #0]
 800618c:	6818      	ldr	r0, [r3, #0]
 800618e:	4402      	add	r2, r0
 8006190:	601a      	str	r2, [r3, #0]
 8006192:	4770      	bx	lr
 8006194:	200002d8 	.word	0x200002d8
 8006198:	200002f0 	.word	0x200002f0

0800619c <_write>:
 800619c:	4b02      	ldr	r3, [pc, #8]	; (80061a8 <_write+0xc>)
 800619e:	2258      	movs	r2, #88	; 0x58
 80061a0:	601a      	str	r2, [r3, #0]
 80061a2:	f04f 30ff 	mov.w	r0, #4294967295
 80061a6:	4770      	bx	lr
 80061a8:	200002e0 	.word	0x200002e0

080061ac <_exit>:
 80061ac:	e7fe      	b.n	80061ac <_exit>
	...

080061b0 <_init>:
 80061b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061b2:	bf00      	nop
 80061b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061b6:	bc08      	pop	{r3}
 80061b8:	469e      	mov	lr, r3
 80061ba:	4770      	bx	lr

080061bc <_fini>:
 80061bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061be:	bf00      	nop
 80061c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061c2:	bc08      	pop	{r3}
 80061c4:	469e      	mov	lr, r3
 80061c6:	4770      	bx	lr
