// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/04/2023 13:44:09"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cla_clk (
	a,
	b,
	ci,
	clk,
	co,
	s);
input 	[31:0] a;
input 	[31:0] b;
input 	ci;
input 	clk;
output 	co;
output 	[31:0] s;

// Design Ports Information
// co	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[0]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[1]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[2]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[3]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[4]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[6]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[7]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[8]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[9]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[10]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[11]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[12]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[13]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[14]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[15]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[16]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[17]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[18]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[19]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[20]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[21]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[22]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[23]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[24]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[25]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[26]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[27]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[28]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[29]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[30]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[31]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[31]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[31]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[30]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[30]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[29]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[29]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[28]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[28]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ci	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[0]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[1]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[3]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[4]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[4]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[5]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[5]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[6]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[6]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[7]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[7]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[8]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[8]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[9]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[9]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[10]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[10]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[11]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[11]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[12]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[12]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[13]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[13]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[14]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[14]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[15]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[15]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[16]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[16]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[17]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[17]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[18]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[18]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[19]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[19]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[20]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[20]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[21]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[21]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[22]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[22]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[23]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[23]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[24]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[24]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[25]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[25]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[26]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[26]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[27]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[27]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \a[30]~input_o ;
wire \reg_a[30]~feeder_combout ;
wire \b[30]~input_o ;
wire \b[28]~input_o ;
wire \reg_b[28]~feeder_combout ;
wire \a[28]~input_o ;
wire \reg_a[28]~feeder_combout ;
wire \a[29]~input_o ;
wire \b[29]~input_o ;
wire \u0_cla32|U7_cla4|U4_clb|_or8_|y~0_combout ;
wire \b[31]~input_o ;
wire \a[31]~input_o ;
wire \u0_cla32|U7_cla4|U4_clb|_or8_|y~1_combout ;
wire \reg_co~q ;
wire \a[0]~input_o ;
wire \b[0]~input_o ;
wire \ci~input_o ;
wire \reg_ci~q ;
wire \u0_cla32|U0_cla4|U0_fa_v2|x2|_or|y~0_combout ;
wire \a[1]~input_o ;
wire \reg_a[1]~feeder_combout ;
wire \b[1]~input_o ;
wire \u0_cla32|U0_cla4|U1_fa_v2|x2|_or|y~0_combout ;
wire \b[2]~input_o ;
wire \reg_b[2]~feeder_combout ;
wire \u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~0_combout ;
wire \a[2]~input_o ;
wire \reg_a[2]~feeder_combout ;
wire \u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~1_combout ;
wire \b[3]~input_o ;
wire \a[3]~input_o ;
wire \u0_cla32|U0_cla4|U3_fa_v2|x2|_or|y~0_combout ;
wire \u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout ;
wire \u0_cla32|U0_cla4|U4_clb|_or8_|y~1_combout ;
wire \a[4]~input_o ;
wire \b[4]~input_o ;
wire \u0_cla32|U0_cla4|U4_clb|_or8_|y~0_combout ;
wire \u0_cla32|U1_cla4|U0_fa_v2|x2|_or|y~0_combout ;
wire \a[5]~input_o ;
wire \b[5]~input_o ;
wire \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~0_combout ;
wire \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~1_combout ;
wire \b[6]~input_o ;
wire \a[6]~input_o ;
wire \reg_a[6]~feeder_combout ;
wire \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~2_combout ;
wire \u0_cla32|U1_cla4|U2_fa_v2|x2|_or|y~0_combout ;
wire \b[7]~input_o ;
wire \a[7]~input_o ;
wire \u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~0_combout ;
wire \u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~1_combout ;
wire \u0_cla32|U1_cla4|U4_clb|_or8_|y~0_combout ;
wire \u0_cla32|U1_cla4|U4_clb|_or8_|y~1_combout ;
wire \a[8]~input_o ;
wire \u0_cla32|U1_cla4|U4_clb|_or8_|y~2_combout ;
wire \b[8]~input_o ;
wire \u0_cla32|U2_cla4|U0_fa_v2|x2|_or|y~0_combout ;
wire \b[9]~input_o ;
wire \a[9]~input_o ;
wire \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~0_combout ;
wire \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~1_combout ;
wire \b[10]~input_o ;
wire \reg_b[10]~feeder_combout ;
wire \a[10]~input_o ;
wire \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~2_combout ;
wire \u0_cla32|U2_cla4|U2_fa_v2|x2|_or|y~0_combout ;
wire \b[11]~input_o ;
wire \a[11]~input_o ;
wire \reg_a[11]~feeder_combout ;
wire \u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~0_combout ;
wire \u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~1_combout ;
wire \u0_cla32|U2_cla4|U4_clb|_or8_|y~0_combout ;
wire \u0_cla32|U2_cla4|U4_clb|_or8_|y~2_combout ;
wire \b[12]~input_o ;
wire \a[12]~input_o ;
wire \u0_cla32|U2_cla4|U4_clb|_or8_|y~1_combout ;
wire \u0_cla32|U3_cla4|U0_fa_v2|x2|_or|y~0_combout ;
wire \b[13]~input_o ;
wire \a[13]~input_o ;
wire \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~0_combout ;
wire \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~1_combout ;
wire \b[14]~input_o ;
wire \reg_b[14]~feeder_combout ;
wire \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~2_combout ;
wire \a[14]~input_o ;
wire \reg_a[14]~feeder_combout ;
wire \u0_cla32|U3_cla4|U2_fa_v2|x2|_or|y~0_combout ;
wire \a[15]~input_o ;
wire \reg_a[15]~feeder_combout ;
wire \b[15]~input_o ;
wire \u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~0_combout ;
wire \u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~1_combout ;
wire \a[16]~input_o ;
wire \reg_a[16]~feeder_combout ;
wire \b[16]~input_o ;
wire \u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout ;
wire \u0_cla32|U3_cla4|U4_clb|_or8_|y~0_combout ;
wire \u0_cla32|U3_cla4|U4_clb|_or8_|y~1_combout ;
wire \u0_cla32|U4_cla4|U0_fa_v2|x2|_or|y~0_combout ;
wire \b[17]~input_o ;
wire \a[17]~input_o ;
wire \reg_a[17]~feeder_combout ;
wire \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~0_combout ;
wire \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~1_combout ;
wire \a[18]~input_o ;
wire \b[18]~input_o ;
wire \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~2_combout ;
wire \u0_cla32|U4_cla4|U2_fa_v2|x2|_or|y~0_combout ;
wire \b[19]~input_o ;
wire \a[19]~input_o ;
wire \u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~0_combout ;
wire \u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~1_combout ;
wire \a[20]~input_o ;
wire \u0_cla32|U4_cla4|U4_clb|_or8_|y~0_combout ;
wire \b[20]~input_o ;
wire \u0_cla32|U4_cla4|U4_clb|_or8_|y~2_combout ;
wire \u0_cla32|U4_cla4|U4_clb|_or8_|y~1_combout ;
wire \u0_cla32|U5_cla4|U0_fa_v2|x2|_or|y~0_combout ;
wire \a[21]~input_o ;
wire \reg_a[21]~feeder_combout ;
wire \b[21]~input_o ;
wire \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~0_combout ;
wire \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~1_combout ;
wire \a[22]~input_o ;
wire \b[22]~input_o ;
wire \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~2_combout ;
wire \u0_cla32|U5_cla4|U2_fa_v2|x2|_or|y~0_combout ;
wire \a[23]~input_o ;
wire \b[23]~input_o ;
wire \reg_b[23]~feeder_combout ;
wire \u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~0_combout ;
wire \u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~1_combout ;
wire \b[24]~input_o ;
wire \reg_b[24]~feeder_combout ;
wire \a[24]~input_o ;
wire \u0_cla32|U5_cla4|U4_clb|_or8_|y~0_combout ;
wire \u0_cla32|U5_cla4|U4_clb|_or8_|y~2_combout ;
wire \u0_cla32|U5_cla4|U4_clb|_or8_|y~1_combout ;
wire \u0_cla32|U6_cla4|U0_fa_v2|x2|_or|y~0_combout ;
wire \a[25]~input_o ;
wire \b[25]~input_o ;
wire \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~0_combout ;
wire \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~1_combout ;
wire \a[26]~input_o ;
wire \b[26]~input_o ;
wire \reg_b[26]~feeder_combout ;
wire \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~2_combout ;
wire \u0_cla32|U6_cla4|U2_fa_v2|x2|_or|y~0_combout ;
wire \b[27]~input_o ;
wire \a[27]~input_o ;
wire \u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~0_combout ;
wire \u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~1_combout ;
wire \u0_cla32|U6_cla4|U4_clb|_or8_|y~1_combout ;
wire \u0_cla32|U6_cla4|U4_clb|_or8_|y~2_combout ;
wire \u0_cla32|U6_cla4|U4_clb|_or8_|y~0_combout ;
wire \u0_cla32|U7_cla4|U0_fa_v2|x2|_or|y~0_combout ;
wire \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~0_combout ;
wire \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~1_combout ;
wire \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~2_combout ;
wire \u0_cla32|U7_cla4|U2_fa_v2|x2|_or|y~0_combout ;
wire \u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~0_combout ;
wire \u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~1_combout ;
wire [31:0] reg_s;
wire [31:0] reg_b;
wire [31:0] reg_a;


// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \co~output (
	.i(\reg_co~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(co),
	.obar());
// synopsys translate_off
defparam \co~output .bus_hold = "false";
defparam \co~output .open_drain_output = "false";
defparam \co~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \s[0]~output (
	.i(reg_s[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[0]),
	.obar());
// synopsys translate_off
defparam \s[0]~output .bus_hold = "false";
defparam \s[0]~output .open_drain_output = "false";
defparam \s[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \s[1]~output (
	.i(reg_s[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[1]),
	.obar());
// synopsys translate_off
defparam \s[1]~output .bus_hold = "false";
defparam \s[1]~output .open_drain_output = "false";
defparam \s[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \s[2]~output (
	.i(reg_s[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[2]),
	.obar());
// synopsys translate_off
defparam \s[2]~output .bus_hold = "false";
defparam \s[2]~output .open_drain_output = "false";
defparam \s[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \s[3]~output (
	.i(reg_s[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[3]),
	.obar());
// synopsys translate_off
defparam \s[3]~output .bus_hold = "false";
defparam \s[3]~output .open_drain_output = "false";
defparam \s[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \s[4]~output (
	.i(reg_s[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[4]),
	.obar());
// synopsys translate_off
defparam \s[4]~output .bus_hold = "false";
defparam \s[4]~output .open_drain_output = "false";
defparam \s[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \s[5]~output (
	.i(reg_s[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[5]),
	.obar());
// synopsys translate_off
defparam \s[5]~output .bus_hold = "false";
defparam \s[5]~output .open_drain_output = "false";
defparam \s[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \s[6]~output (
	.i(reg_s[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[6]),
	.obar());
// synopsys translate_off
defparam \s[6]~output .bus_hold = "false";
defparam \s[6]~output .open_drain_output = "false";
defparam \s[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \s[7]~output (
	.i(reg_s[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[7]),
	.obar());
// synopsys translate_off
defparam \s[7]~output .bus_hold = "false";
defparam \s[7]~output .open_drain_output = "false";
defparam \s[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \s[8]~output (
	.i(reg_s[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[8]),
	.obar());
// synopsys translate_off
defparam \s[8]~output .bus_hold = "false";
defparam \s[8]~output .open_drain_output = "false";
defparam \s[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \s[9]~output (
	.i(reg_s[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[9]),
	.obar());
// synopsys translate_off
defparam \s[9]~output .bus_hold = "false";
defparam \s[9]~output .open_drain_output = "false";
defparam \s[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \s[10]~output (
	.i(reg_s[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[10]),
	.obar());
// synopsys translate_off
defparam \s[10]~output .bus_hold = "false";
defparam \s[10]~output .open_drain_output = "false";
defparam \s[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \s[11]~output (
	.i(reg_s[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[11]),
	.obar());
// synopsys translate_off
defparam \s[11]~output .bus_hold = "false";
defparam \s[11]~output .open_drain_output = "false";
defparam \s[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \s[12]~output (
	.i(reg_s[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[12]),
	.obar());
// synopsys translate_off
defparam \s[12]~output .bus_hold = "false";
defparam \s[12]~output .open_drain_output = "false";
defparam \s[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \s[13]~output (
	.i(reg_s[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[13]),
	.obar());
// synopsys translate_off
defparam \s[13]~output .bus_hold = "false";
defparam \s[13]~output .open_drain_output = "false";
defparam \s[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \s[14]~output (
	.i(reg_s[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[14]),
	.obar());
// synopsys translate_off
defparam \s[14]~output .bus_hold = "false";
defparam \s[14]~output .open_drain_output = "false";
defparam \s[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \s[15]~output (
	.i(reg_s[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[15]),
	.obar());
// synopsys translate_off
defparam \s[15]~output .bus_hold = "false";
defparam \s[15]~output .open_drain_output = "false";
defparam \s[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \s[16]~output (
	.i(reg_s[16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[16]),
	.obar());
// synopsys translate_off
defparam \s[16]~output .bus_hold = "false";
defparam \s[16]~output .open_drain_output = "false";
defparam \s[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \s[17]~output (
	.i(reg_s[17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[17]),
	.obar());
// synopsys translate_off
defparam \s[17]~output .bus_hold = "false";
defparam \s[17]~output .open_drain_output = "false";
defparam \s[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \s[18]~output (
	.i(reg_s[18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[18]),
	.obar());
// synopsys translate_off
defparam \s[18]~output .bus_hold = "false";
defparam \s[18]~output .open_drain_output = "false";
defparam \s[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \s[19]~output (
	.i(reg_s[19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[19]),
	.obar());
// synopsys translate_off
defparam \s[19]~output .bus_hold = "false";
defparam \s[19]~output .open_drain_output = "false";
defparam \s[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \s[20]~output (
	.i(reg_s[20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[20]),
	.obar());
// synopsys translate_off
defparam \s[20]~output .bus_hold = "false";
defparam \s[20]~output .open_drain_output = "false";
defparam \s[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \s[21]~output (
	.i(reg_s[21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[21]),
	.obar());
// synopsys translate_off
defparam \s[21]~output .bus_hold = "false";
defparam \s[21]~output .open_drain_output = "false";
defparam \s[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \s[22]~output (
	.i(reg_s[22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[22]),
	.obar());
// synopsys translate_off
defparam \s[22]~output .bus_hold = "false";
defparam \s[22]~output .open_drain_output = "false";
defparam \s[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \s[23]~output (
	.i(reg_s[23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[23]),
	.obar());
// synopsys translate_off
defparam \s[23]~output .bus_hold = "false";
defparam \s[23]~output .open_drain_output = "false";
defparam \s[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \s[24]~output (
	.i(reg_s[24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[24]),
	.obar());
// synopsys translate_off
defparam \s[24]~output .bus_hold = "false";
defparam \s[24]~output .open_drain_output = "false";
defparam \s[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \s[25]~output (
	.i(reg_s[25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[25]),
	.obar());
// synopsys translate_off
defparam \s[25]~output .bus_hold = "false";
defparam \s[25]~output .open_drain_output = "false";
defparam \s[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \s[26]~output (
	.i(reg_s[26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[26]),
	.obar());
// synopsys translate_off
defparam \s[26]~output .bus_hold = "false";
defparam \s[26]~output .open_drain_output = "false";
defparam \s[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \s[27]~output (
	.i(reg_s[27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[27]),
	.obar());
// synopsys translate_off
defparam \s[27]~output .bus_hold = "false";
defparam \s[27]~output .open_drain_output = "false";
defparam \s[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \s[28]~output (
	.i(reg_s[28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[28]),
	.obar());
// synopsys translate_off
defparam \s[28]~output .bus_hold = "false";
defparam \s[28]~output .open_drain_output = "false";
defparam \s[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \s[29]~output (
	.i(reg_s[29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[29]),
	.obar());
// synopsys translate_off
defparam \s[29]~output .bus_hold = "false";
defparam \s[29]~output .open_drain_output = "false";
defparam \s[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \s[30]~output (
	.i(reg_s[30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[30]),
	.obar());
// synopsys translate_off
defparam \s[30]~output .bus_hold = "false";
defparam \s[30]~output .open_drain_output = "false";
defparam \s[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \s[31]~output (
	.i(reg_s[31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(s[31]),
	.obar());
// synopsys translate_off
defparam \s[31]~output .bus_hold = "false";
defparam \s[31]~output .open_drain_output = "false";
defparam \s[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \a[30]~input (
	.i(a[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[30]~input_o ));
// synopsys translate_off
defparam \a[30]~input .bus_hold = "false";
defparam \a[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N9
cyclonev_lcell_comb \reg_a[30]~feeder (
// Equation(s):
// \reg_a[30]~feeder_combout  = ( \a[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_a[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_a[30]~feeder .extended_lut = "off";
defparam \reg_a[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_a[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N11
dffeas \reg_a[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_a[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[30]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[30] .is_wysiwyg = "true";
defparam \reg_a[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \b[30]~input (
	.i(b[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[30]~input_o ));
// synopsys translate_off
defparam \b[30]~input .bus_hold = "false";
defparam \b[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y1_N32
dffeas \reg_b[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[30]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[30] .is_wysiwyg = "true";
defparam \reg_b[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \b[28]~input (
	.i(b[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[28]~input_o ));
// synopsys translate_off
defparam \b[28]~input .bus_hold = "false";
defparam \b[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N51
cyclonev_lcell_comb \reg_b[28]~feeder (
// Equation(s):
// \reg_b[28]~feeder_combout  = ( \b[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_b[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_b[28]~feeder .extended_lut = "off";
defparam \reg_b[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_b[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N53
dffeas \reg_b[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_b[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[28]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[28] .is_wysiwyg = "true";
defparam \reg_b[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \a[28]~input (
	.i(a[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[28]~input_o ));
// synopsys translate_off
defparam \a[28]~input .bus_hold = "false";
defparam \a[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N24
cyclonev_lcell_comb \reg_a[28]~feeder (
// Equation(s):
// \reg_a[28]~feeder_combout  = ( \a[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_a[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_a[28]~feeder .extended_lut = "off";
defparam \reg_a[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_a[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N26
dffeas \reg_a[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_a[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[28]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[28] .is_wysiwyg = "true";
defparam \reg_a[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \a[29]~input (
	.i(a[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[29]~input_o ));
// synopsys translate_off
defparam \a[29]~input .bus_hold = "false";
defparam \a[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y1_N50
dffeas \reg_a[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[29]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[29] .is_wysiwyg = "true";
defparam \reg_a[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \b[29]~input (
	.i(b[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[29]~input_o ));
// synopsys translate_off
defparam \b[29]~input .bus_hold = "false";
defparam \b[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y1_N17
dffeas \reg_b[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[29]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[29] .is_wysiwyg = "true";
defparam \reg_b[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N12
cyclonev_lcell_comb \u0_cla32|U7_cla4|U4_clb|_or8_|y~0 (
// Equation(s):
// \u0_cla32|U7_cla4|U4_clb|_or8_|y~0_combout  = ( reg_b[29] & ( ((reg_b[28] & reg_a[28])) # (reg_a[29]) ) ) # ( !reg_b[29] & ( (reg_b[28] & (reg_a[28] & reg_a[29])) ) )

	.dataa(!reg_b[28]),
	.datab(!reg_a[28]),
	.datac(!reg_a[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reg_b[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U7_cla4|U4_clb|_or8_|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U7_cla4|U4_clb|_or8_|y~0 .extended_lut = "off";
defparam \u0_cla32|U7_cla4|U4_clb|_or8_|y~0 .lut_mask = 64'h010101011F1F1F1F;
defparam \u0_cla32|U7_cla4|U4_clb|_or8_|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \b[31]~input (
	.i(b[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[31]~input_o ));
// synopsys translate_off
defparam \b[31]~input .bus_hold = "false";
defparam \b[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y1_N59
dffeas \reg_b[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[31]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[31] .is_wysiwyg = "true";
defparam \reg_b[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \a[31]~input (
	.i(a[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[31]~input_o ));
// synopsys translate_off
defparam \a[31]~input .bus_hold = "false";
defparam \a[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y1_N55
dffeas \reg_a[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[31]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[31] .is_wysiwyg = "true";
defparam \reg_a[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N3
cyclonev_lcell_comb \u0_cla32|U7_cla4|U4_clb|_or8_|y~1 (
// Equation(s):
// \u0_cla32|U7_cla4|U4_clb|_or8_|y~1_combout  = ( reg_a[31] & ( ((!reg_a[30] & (reg_b[30] & \u0_cla32|U7_cla4|U4_clb|_or8_|y~0_combout )) # (reg_a[30] & ((\u0_cla32|U7_cla4|U4_clb|_or8_|y~0_combout ) # (reg_b[30])))) # (reg_b[31]) ) ) # ( !reg_a[31] & ( 
// (reg_b[31] & ((!reg_a[30] & (reg_b[30] & \u0_cla32|U7_cla4|U4_clb|_or8_|y~0_combout )) # (reg_a[30] & ((\u0_cla32|U7_cla4|U4_clb|_or8_|y~0_combout ) # (reg_b[30]))))) ) )

	.dataa(!reg_a[30]),
	.datab(!reg_b[30]),
	.datac(!\u0_cla32|U7_cla4|U4_clb|_or8_|y~0_combout ),
	.datad(!reg_b[31]),
	.datae(gnd),
	.dataf(!reg_a[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U7_cla4|U4_clb|_or8_|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U7_cla4|U4_clb|_or8_|y~1 .extended_lut = "off";
defparam \u0_cla32|U7_cla4|U4_clb|_or8_|y~1 .lut_mask = 64'h0017001717FF17FF;
defparam \u0_cla32|U7_cla4|U4_clb|_or8_|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N4
dffeas reg_co(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U7_cla4|U4_clb|_or8_|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_co~q ),
	.prn(vcc));
// synopsys translate_off
defparam reg_co.is_wysiwyg = "true";
defparam reg_co.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \a[0]~input (
	.i(a[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[0]~input_o ));
// synopsys translate_off
defparam \a[0]~input .bus_hold = "false";
defparam \a[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y1_N2
dffeas \reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[0] .is_wysiwyg = "true";
defparam \reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \b[0]~input (
	.i(b[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[0]~input_o ));
// synopsys translate_off
defparam \b[0]~input .bus_hold = "false";
defparam \b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y1_N59
dffeas \reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[0] .is_wysiwyg = "true";
defparam \reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \ci~input (
	.i(ci),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ci~input_o ));
// synopsys translate_off
defparam \ci~input .bus_hold = "false";
defparam \ci~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y1_N20
dffeas reg_ci(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ci~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ci~q ),
	.prn(vcc));
// synopsys translate_off
defparam reg_ci.is_wysiwyg = "true";
defparam reg_ci.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N33
cyclonev_lcell_comb \u0_cla32|U0_cla4|U0_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U0_cla4|U0_fa_v2|x2|_or|y~0_combout  = ( \reg_ci~q  & ( !reg_a[0] $ (reg_b[0]) ) ) # ( !\reg_ci~q  & ( !reg_a[0] $ (!reg_b[0]) ) )

	.dataa(!reg_a[0]),
	.datab(!reg_b[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_ci~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U0_cla4|U0_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U0_cla4|U0_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U0_cla4|U0_fa_v2|x2|_or|y~0 .lut_mask = 64'h6666666699999999;
defparam \u0_cla32|U0_cla4|U0_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N34
dffeas \reg_s[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U0_cla4|U0_fa_v2|x2|_or|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[0] .is_wysiwyg = "true";
defparam \reg_s[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \a[1]~input (
	.i(a[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[1]~input_o ));
// synopsys translate_off
defparam \a[1]~input .bus_hold = "false";
defparam \a[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N42
cyclonev_lcell_comb \reg_a[1]~feeder (
// Equation(s):
// \reg_a[1]~feeder_combout  = ( \a[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_a[1]~feeder .extended_lut = "off";
defparam \reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N44
dffeas \reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[1] .is_wysiwyg = "true";
defparam \reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \b[1]~input (
	.i(b[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[1]~input_o ));
// synopsys translate_off
defparam \b[1]~input .bus_hold = "false";
defparam \b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y1_N41
dffeas \reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[1] .is_wysiwyg = "true";
defparam \reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N6
cyclonev_lcell_comb \u0_cla32|U0_cla4|U1_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U0_cla4|U1_fa_v2|x2|_or|y~0_combout  = ( reg_b[1] & ( !reg_a[1] $ (((!\reg_ci~q  & (reg_a[0] & reg_b[0])) # (\reg_ci~q  & ((reg_b[0]) # (reg_a[0]))))) ) ) # ( !reg_b[1] & ( !reg_a[1] $ (((!\reg_ci~q  & ((!reg_a[0]) # (!reg_b[0]))) # (\reg_ci~q  
// & (!reg_a[0] & !reg_b[0])))) ) )

	.dataa(!\reg_ci~q ),
	.datab(!reg_a[1]),
	.datac(!reg_a[0]),
	.datad(!reg_b[0]),
	.datae(gnd),
	.dataf(!reg_b[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U0_cla4|U1_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U0_cla4|U1_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U0_cla4|U1_fa_v2|x2|_or|y~0 .lut_mask = 64'h366C366CC993C993;
defparam \u0_cla32|U0_cla4|U1_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N7
dffeas \reg_s[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U0_cla4|U1_fa_v2|x2|_or|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[1] .is_wysiwyg = "true";
defparam \reg_s[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \b[2]~input (
	.i(b[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[2]~input_o ));
// synopsys translate_off
defparam \b[2]~input .bus_hold = "false";
defparam \b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N45
cyclonev_lcell_comb \reg_b[2]~feeder (
// Equation(s):
// \reg_b[2]~feeder_combout  = ( \b[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_b[2]~feeder .extended_lut = "off";
defparam \reg_b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N47
dffeas \reg_b[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[2] .is_wysiwyg = "true";
defparam \reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N54
cyclonev_lcell_comb \u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~0_combout  = ( reg_a[0] & ( reg_a[1] & ( ((reg_b[1]) # (reg_b[0])) # (\reg_ci~q ) ) ) ) # ( !reg_a[0] & ( reg_a[1] & ( ((\reg_ci~q  & reg_b[0])) # (reg_b[1]) ) ) ) # ( reg_a[0] & ( !reg_a[1] & ( (reg_b[1] & ((reg_b[0]) 
// # (\reg_ci~q ))) ) ) ) # ( !reg_a[0] & ( !reg_a[1] & ( (\reg_ci~q  & (reg_b[0] & reg_b[1])) ) ) )

	.dataa(!\reg_ci~q ),
	.datab(!reg_b[0]),
	.datac(!reg_b[1]),
	.datad(gnd),
	.datae(!reg_a[0]),
	.dataf(!reg_a[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~0 .lut_mask = 64'h010107071F1F7F7F;
defparam \u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \a[2]~input (
	.i(a[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[2]~input_o ));
// synopsys translate_off
defparam \a[2]~input .bus_hold = "false";
defparam \a[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N48
cyclonev_lcell_comb \reg_a[2]~feeder (
// Equation(s):
// \reg_a[2]~feeder_combout  = ( \a[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_a[2]~feeder .extended_lut = "off";
defparam \reg_a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N50
dffeas \reg_a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[2] .is_wysiwyg = "true";
defparam \reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N15
cyclonev_lcell_comb \u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~1 (
// Equation(s):
// \u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~1_combout  = ( reg_a[2] & ( !reg_b[2] $ (\u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~0_combout ) ) ) # ( !reg_a[2] & ( !reg_b[2] $ (!\u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_b[2]),
	.datad(!\u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~0_combout ),
	.datae(gnd),
	.dataf(!reg_a[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~1 .extended_lut = "off";
defparam \u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~1 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N16
dffeas \reg_s[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[2] .is_wysiwyg = "true";
defparam \reg_s[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \b[3]~input (
	.i(b[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[3]~input_o ));
// synopsys translate_off
defparam \b[3]~input .bus_hold = "false";
defparam \b[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y1_N26
dffeas \reg_b[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[3] .is_wysiwyg = "true";
defparam \reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \a[3]~input (
	.i(a[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[3]~input_o ));
// synopsys translate_off
defparam \a[3]~input .bus_hold = "false";
defparam \a[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y1_N53
dffeas \reg_a[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[3] .is_wysiwyg = "true";
defparam \reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N12
cyclonev_lcell_comb \u0_cla32|U0_cla4|U3_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U0_cla4|U3_fa_v2|x2|_or|y~0_combout  = ( reg_a[2] & ( !reg_b[3] $ (!reg_a[3] $ (((\u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~0_combout ) # (reg_b[2])))) ) ) # ( !reg_a[2] & ( !reg_b[3] $ (!reg_a[3] $ (((reg_b[2] & 
// \u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~0_combout )))) ) )

	.dataa(!reg_b[3]),
	.datab(!reg_b[2]),
	.datac(!reg_a[3]),
	.datad(!\u0_cla32|U0_cla4|U2_fa_v2|x2|_or|y~0_combout ),
	.datae(gnd),
	.dataf(!reg_a[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U0_cla4|U3_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U0_cla4|U3_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U0_cla4|U3_fa_v2|x2|_or|y~0 .lut_mask = 64'h5A695A6969A569A5;
defparam \u0_cla32|U0_cla4|U3_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N13
dffeas \reg_s[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U0_cla4|U3_fa_v2|x2|_or|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[3] .is_wysiwyg = "true";
defparam \reg_s[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N27
cyclonev_lcell_comb \u0_cla32|U0_cla4|U4_clb|_or8_|y~2 (
// Equation(s):
// \u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout  = ( reg_a[2] & ( (!reg_b[3] & (reg_b[2] & reg_a[3])) # (reg_b[3] & ((reg_a[3]) # (reg_b[2]))) ) ) # ( !reg_a[2] & ( (reg_b[3] & reg_a[3]) ) )

	.dataa(!reg_b[3]),
	.datab(gnd),
	.datac(!reg_b[2]),
	.datad(!reg_a[3]),
	.datae(gnd),
	.dataf(!reg_a[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U0_cla4|U4_clb|_or8_|y~2 .extended_lut = "off";
defparam \u0_cla32|U0_cla4|U4_clb|_or8_|y~2 .lut_mask = 64'h00550055055F055F;
defparam \u0_cla32|U0_cla4|U4_clb|_or8_|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N36
cyclonev_lcell_comb \u0_cla32|U0_cla4|U4_clb|_or8_|y~1 (
// Equation(s):
// \u0_cla32|U0_cla4|U4_clb|_or8_|y~1_combout  = ( !reg_b[2] & ( reg_b[3] & ( !reg_a[2] ) ) ) # ( reg_b[2] & ( !reg_b[3] & ( !reg_a[3] ) ) ) # ( !reg_b[2] & ( !reg_b[3] & ( (!reg_a[3]) # (!reg_a[2]) ) ) )

	.dataa(!reg_a[3]),
	.datab(gnd),
	.datac(!reg_a[2]),
	.datad(gnd),
	.datae(!reg_b[2]),
	.dataf(!reg_b[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U0_cla4|U4_clb|_or8_|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U0_cla4|U4_clb|_or8_|y~1 .extended_lut = "off";
defparam \u0_cla32|U0_cla4|U4_clb|_or8_|y~1 .lut_mask = 64'hFAFAAAAAF0F00000;
defparam \u0_cla32|U0_cla4|U4_clb|_or8_|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \a[4]~input (
	.i(a[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[4]~input_o ));
// synopsys translate_off
defparam \a[4]~input .bus_hold = "false";
defparam \a[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y1_N32
dffeas \reg_a[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[4] .is_wysiwyg = "true";
defparam \reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \b[4]~input (
	.i(b[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[4]~input_o ));
// synopsys translate_off
defparam \b[4]~input .bus_hold = "false";
defparam \b[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y1_N56
dffeas \reg_b[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[4] .is_wysiwyg = "true";
defparam \reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N30
cyclonev_lcell_comb \u0_cla32|U0_cla4|U4_clb|_or8_|y~0 (
// Equation(s):
// \u0_cla32|U0_cla4|U4_clb|_or8_|y~0_combout  = ( reg_b[1] & ( ((reg_b[0] & reg_a[0])) # (reg_a[1]) ) ) # ( !reg_b[1] & ( (reg_b[0] & (reg_a[1] & reg_a[0])) ) )

	.dataa(gnd),
	.datab(!reg_b[0]),
	.datac(!reg_a[1]),
	.datad(!reg_a[0]),
	.datae(gnd),
	.dataf(!reg_b[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U0_cla4|U4_clb|_or8_|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U0_cla4|U4_clb|_or8_|y~0 .extended_lut = "off";
defparam \u0_cla32|U0_cla4|U4_clb|_or8_|y~0 .lut_mask = 64'h000300030F3F0F3F;
defparam \u0_cla32|U0_cla4|U4_clb|_or8_|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N3
cyclonev_lcell_comb \u0_cla32|U1_cla4|U0_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U1_cla4|U0_fa_v2|x2|_or|y~0_combout  = ( \u0_cla32|U0_cla4|U4_clb|_or8_|y~0_combout  & ( !reg_a[4] $ (!reg_b[4] $ (((!\u0_cla32|U0_cla4|U4_clb|_or8_|y~1_combout ) # (\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout )))) ) ) # ( 
// !\u0_cla32|U0_cla4|U4_clb|_or8_|y~0_combout  & ( !\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout  $ (!reg_a[4] $ (reg_b[4])) ) )

	.dataa(!\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout ),
	.datab(!\u0_cla32|U0_cla4|U4_clb|_or8_|y~1_combout ),
	.datac(!reg_a[4]),
	.datad(!reg_b[4]),
	.datae(gnd),
	.dataf(!\u0_cla32|U0_cla4|U4_clb|_or8_|y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U1_cla4|U0_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U1_cla4|U0_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U1_cla4|U0_fa_v2|x2|_or|y~0 .lut_mask = 64'h5AA55AA5D22DD22D;
defparam \u0_cla32|U1_cla4|U0_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N4
dffeas \reg_s[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U1_cla4|U0_fa_v2|x2|_or|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[4] .is_wysiwyg = "true";
defparam \reg_s[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \a[5]~input (
	.i(a[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[5]~input_o ));
// synopsys translate_off
defparam \a[5]~input .bus_hold = "false";
defparam \a[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y1_N35
dffeas \reg_a[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[5] .is_wysiwyg = "true";
defparam \reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \b[5]~input (
	.i(b[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[5]~input_o ));
// synopsys translate_off
defparam \b[5]~input .bus_hold = "false";
defparam \b[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y1_N41
dffeas \reg_b[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[5] .is_wysiwyg = "true";
defparam \reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N15
cyclonev_lcell_comb \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~0_combout  = !reg_a[5] $ (!reg_b[5])

	.dataa(!reg_a[5]),
	.datab(!reg_b[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~0 .lut_mask = 64'h6666666666666666;
defparam \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N6
cyclonev_lcell_comb \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~1 (
// Equation(s):
// \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~1_combout  = ( \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~0_combout  & ( \u0_cla32|U0_cla4|U4_clb|_or8_|y~0_combout  & ( (!reg_b[4] & ((!reg_a[4]) # ((!\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout  & 
// \u0_cla32|U0_cla4|U4_clb|_or8_|y~1_combout )))) # (reg_b[4] & (!\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout  & (\u0_cla32|U0_cla4|U4_clb|_or8_|y~1_combout  & !reg_a[4]))) ) ) ) # ( !\u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~0_combout  & ( 
// \u0_cla32|U0_cla4|U4_clb|_or8_|y~0_combout  & ( (!reg_b[4] & (reg_a[4] & ((!\u0_cla32|U0_cla4|U4_clb|_or8_|y~1_combout ) # (\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout )))) # (reg_b[4] & (((!\u0_cla32|U0_cla4|U4_clb|_or8_|y~1_combout ) # (reg_a[4])) # 
// (\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout ))) ) ) ) # ( \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~0_combout  & ( !\u0_cla32|U0_cla4|U4_clb|_or8_|y~0_combout  & ( (!\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout  & ((!reg_b[4]) # (!reg_a[4]))) # 
// (\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout  & (!reg_b[4] & !reg_a[4])) ) ) ) # ( !\u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~0_combout  & ( !\u0_cla32|U0_cla4|U4_clb|_or8_|y~0_combout  & ( (!\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout  & (reg_b[4] & reg_a[4])) # 
// (\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout  & ((reg_a[4]) # (reg_b[4]))) ) ) )

	.dataa(!\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout ),
	.datab(!\u0_cla32|U0_cla4|U4_clb|_or8_|y~1_combout ),
	.datac(!reg_b[4]),
	.datad(!reg_a[4]),
	.datae(!\u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~0_combout ),
	.dataf(!\u0_cla32|U0_cla4|U4_clb|_or8_|y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~1 .extended_lut = "off";
defparam \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~1 .lut_mask = 64'h055FFAA00DDFF220;
defparam \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N7
dffeas \reg_s[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[5] .is_wysiwyg = "true";
defparam \reg_s[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \b[6]~input (
	.i(b[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[6]~input_o ));
// synopsys translate_off
defparam \b[6]~input .bus_hold = "false";
defparam \b[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y1_N23
dffeas \reg_b[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[6] .is_wysiwyg = "true";
defparam \reg_b[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \a[6]~input (
	.i(a[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[6]~input_o ));
// synopsys translate_off
defparam \a[6]~input .bus_hold = "false";
defparam \a[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N51
cyclonev_lcell_comb \reg_a[6]~feeder (
// Equation(s):
// \reg_a[6]~feeder_combout  = ( \a[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_a[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_a[6]~feeder .extended_lut = "off";
defparam \reg_a[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_a[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N53
dffeas \reg_a[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[6] .is_wysiwyg = "true";
defparam \reg_a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N42
cyclonev_lcell_comb \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~2 (
// Equation(s):
// \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~2_combout  = ( \u0_cla32|U0_cla4|U4_clb|_or8_|y~0_combout  & ( (!reg_b[4] & ((!reg_a[4]) # ((!\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout  & \u0_cla32|U0_cla4|U4_clb|_or8_|y~1_combout )))) # (reg_b[4] & (!reg_a[4] & 
// (!\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout  & \u0_cla32|U0_cla4|U4_clb|_or8_|y~1_combout ))) ) ) # ( !\u0_cla32|U0_cla4|U4_clb|_or8_|y~0_combout  & ( (!reg_b[4] & ((!reg_a[4]) # (!\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout ))) # (reg_b[4] & (!reg_a[4] & 
// !\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout )) ) )

	.dataa(!reg_b[4]),
	.datab(!reg_a[4]),
	.datac(!\u0_cla32|U0_cla4|U4_clb|_or8_|y~2_combout ),
	.datad(!\u0_cla32|U0_cla4|U4_clb|_or8_|y~1_combout ),
	.datae(gnd),
	.dataf(!\u0_cla32|U0_cla4|U4_clb|_or8_|y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~2 .extended_lut = "off";
defparam \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~2 .lut_mask = 64'hE8E8E8E888E888E8;
defparam \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N12
cyclonev_lcell_comb \u0_cla32|U1_cla4|U2_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U1_cla4|U2_fa_v2|x2|_or|y~0_combout  = ( \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !reg_b[6] $ (!reg_a[6] $ (((reg_a[5] & reg_b[5])))) ) ) # ( !\u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !reg_b[6] $ (!reg_a[6] $ (((reg_b[5]) # 
// (reg_a[5])))) ) )

	.dataa(!reg_a[5]),
	.datab(!reg_b[5]),
	.datac(!reg_b[6]),
	.datad(!reg_a[6]),
	.datae(gnd),
	.dataf(!\u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U1_cla4|U2_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U1_cla4|U2_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U1_cla4|U2_fa_v2|x2|_or|y~0 .lut_mask = 64'h788778871EE11EE1;
defparam \u0_cla32|U1_cla4|U2_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N13
dffeas \reg_s[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U1_cla4|U2_fa_v2|x2|_or|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[6] .is_wysiwyg = "true";
defparam \reg_s[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \b[7]~input (
	.i(b[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[7]~input_o ));
// synopsys translate_off
defparam \b[7]~input .bus_hold = "false";
defparam \b[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y1_N26
dffeas \reg_b[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[7] .is_wysiwyg = "true";
defparam \reg_b[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \a[7]~input (
	.i(a[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[7]~input_o ));
// synopsys translate_off
defparam \a[7]~input .bus_hold = "false";
defparam \a[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y1_N50
dffeas \reg_a[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[7] .is_wysiwyg = "true";
defparam \reg_a[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N45
cyclonev_lcell_comb \u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~0_combout  = ( reg_a[7] & ( !reg_b[7] ) ) # ( !reg_a[7] & ( reg_b[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_b[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reg_a[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N18
cyclonev_lcell_comb \u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~1 (
// Equation(s):
// \u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~1_combout  = ( reg_b[6] & ( \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !\u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[6] & ((!reg_a[5]) # (!reg_b[5]))))) ) ) ) # ( !reg_b[6] & ( 
// \u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !\u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[6]) # ((!reg_a[5]) # (!reg_b[5])))) ) ) ) # ( reg_b[6] & ( !\u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( 
// !\u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[6] & (!reg_a[5] & !reg_b[5])))) ) ) ) # ( !reg_b[6] & ( !\u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !\u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[6]) # ((!reg_a[5] & 
// !reg_b[5])))) ) ) )

	.dataa(!reg_a[6]),
	.datab(!\u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~0_combout ),
	.datac(!reg_a[5]),
	.datad(!reg_b[5]),
	.datae(!reg_b[6]),
	.dataf(!\u0_cla32|U1_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~1 .extended_lut = "off";
defparam \u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~1 .lut_mask = 64'h36666CCC3336666C;
defparam \u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N20
dffeas \reg_s[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U1_cla4|U3_fa_v2|x2|_or|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[7] .is_wysiwyg = "true";
defparam \reg_s[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N36
cyclonev_lcell_comb \u0_cla32|U1_cla4|U4_clb|_or8_|y~0 (
// Equation(s):
// \u0_cla32|U1_cla4|U4_clb|_or8_|y~0_combout  = ( reg_b[4] & ( reg_a[5] & ( (reg_b[5]) # (reg_a[4]) ) ) ) # ( !reg_b[4] & ( reg_a[5] & ( reg_b[5] ) ) ) # ( reg_b[4] & ( !reg_a[5] & ( (reg_a[4] & reg_b[5]) ) ) )

	.dataa(gnd),
	.datab(!reg_a[4]),
	.datac(gnd),
	.datad(!reg_b[5]),
	.datae(!reg_b[4]),
	.dataf(!reg_a[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U1_cla4|U4_clb|_or8_|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U1_cla4|U4_clb|_or8_|y~0 .extended_lut = "off";
defparam \u0_cla32|U1_cla4|U4_clb|_or8_|y~0 .lut_mask = 64'h0000003300FF33FF;
defparam \u0_cla32|U1_cla4|U4_clb|_or8_|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N27
cyclonev_lcell_comb \u0_cla32|U1_cla4|U4_clb|_or8_|y~1 (
// Equation(s):
// \u0_cla32|U1_cla4|U4_clb|_or8_|y~1_combout  = ( !reg_b[6] & ( reg_a[7] & ( !reg_a[6] ) ) ) # ( reg_b[6] & ( !reg_a[7] & ( !reg_b[7] ) ) ) # ( !reg_b[6] & ( !reg_a[7] & ( (!reg_b[7]) # (!reg_a[6]) ) ) )

	.dataa(!reg_b[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_a[6]),
	.datae(!reg_b[6]),
	.dataf(!reg_a[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U1_cla4|U4_clb|_or8_|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U1_cla4|U4_clb|_or8_|y~1 .extended_lut = "off";
defparam \u0_cla32|U1_cla4|U4_clb|_or8_|y~1 .lut_mask = 64'hFFAAAAAAFF000000;
defparam \u0_cla32|U1_cla4|U4_clb|_or8_|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \a[8]~input (
	.i(a[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[8]~input_o ));
// synopsys translate_off
defparam \a[8]~input .bus_hold = "false";
defparam \a[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y1_N8
dffeas \reg_a[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[8] .is_wysiwyg = "true";
defparam \reg_a[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N57
cyclonev_lcell_comb \u0_cla32|U1_cla4|U4_clb|_or8_|y~2 (
// Equation(s):
// \u0_cla32|U1_cla4|U4_clb|_or8_|y~2_combout  = ( reg_a[6] & ( reg_a[7] & ( (reg_b[6]) # (reg_b[7]) ) ) ) # ( !reg_a[6] & ( reg_a[7] & ( reg_b[7] ) ) ) # ( reg_a[6] & ( !reg_a[7] & ( (reg_b[7] & reg_b[6]) ) ) )

	.dataa(!reg_b[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_b[6]),
	.datae(!reg_a[6]),
	.dataf(!reg_a[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U1_cla4|U4_clb|_or8_|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U1_cla4|U4_clb|_or8_|y~2 .extended_lut = "off";
defparam \u0_cla32|U1_cla4|U4_clb|_or8_|y~2 .lut_mask = 64'h00000055555555FF;
defparam \u0_cla32|U1_cla4|U4_clb|_or8_|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \b[8]~input (
	.i(b[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[8]~input_o ));
// synopsys translate_off
defparam \b[8]~input .bus_hold = "false";
defparam \b[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y1_N41
dffeas \reg_b[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[8] .is_wysiwyg = "true";
defparam \reg_b[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N33
cyclonev_lcell_comb \u0_cla32|U2_cla4|U0_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U2_cla4|U0_fa_v2|x2|_or|y~0_combout  = ( reg_b[8] & ( !reg_a[8] $ ((((\u0_cla32|U1_cla4|U4_clb|_or8_|y~0_combout  & !\u0_cla32|U1_cla4|U4_clb|_or8_|y~1_combout )) # (\u0_cla32|U1_cla4|U4_clb|_or8_|y~2_combout ))) ) ) # ( !reg_b[8] & ( !reg_a[8] 
// $ (((!\u0_cla32|U1_cla4|U4_clb|_or8_|y~2_combout  & ((!\u0_cla32|U1_cla4|U4_clb|_or8_|y~0_combout ) # (\u0_cla32|U1_cla4|U4_clb|_or8_|y~1_combout ))))) ) )

	.dataa(!\u0_cla32|U1_cla4|U4_clb|_or8_|y~0_combout ),
	.datab(!\u0_cla32|U1_cla4|U4_clb|_or8_|y~1_combout ),
	.datac(!reg_a[8]),
	.datad(!\u0_cla32|U1_cla4|U4_clb|_or8_|y~2_combout ),
	.datae(gnd),
	.dataf(!reg_b[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U2_cla4|U0_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U2_cla4|U0_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U2_cla4|U0_fa_v2|x2|_or|y~0 .lut_mask = 64'h4BF04BF0B40FB40F;
defparam \u0_cla32|U2_cla4|U0_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N34
dffeas \reg_s[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U2_cla4|U0_fa_v2|x2|_or|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[8] .is_wysiwyg = "true";
defparam \reg_s[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \b[9]~input (
	.i(b[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[9]~input_o ));
// synopsys translate_off
defparam \b[9]~input .bus_hold = "false";
defparam \b[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y1_N5
dffeas \reg_b[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[9] .is_wysiwyg = "true";
defparam \reg_b[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \a[9]~input (
	.i(a[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[9]~input_o ));
// synopsys translate_off
defparam \a[9]~input .bus_hold = "false";
defparam \a[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y1_N14
dffeas \reg_a[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[9] .is_wysiwyg = "true";
defparam \reg_a[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N12
cyclonev_lcell_comb \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~0_combout  = ( reg_a[9] & ( !reg_b[9] ) ) # ( !reg_a[9] & ( reg_b[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_b[9]),
	.datad(gnd),
	.datae(!reg_a[9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~0 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N36
cyclonev_lcell_comb \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~1 (
// Equation(s):
// \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~1_combout  = ( \u0_cla32|U1_cla4|U4_clb|_or8_|y~2_combout  & ( reg_b[8] & ( !\u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~0_combout  ) ) ) # ( !\u0_cla32|U1_cla4|U4_clb|_or8_|y~2_combout  & ( reg_b[8] & ( 
// !\u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[8] & ((!\u0_cla32|U1_cla4|U4_clb|_or8_|y~0_combout ) # (\u0_cla32|U1_cla4|U4_clb|_or8_|y~1_combout ))))) ) ) ) # ( \u0_cla32|U1_cla4|U4_clb|_or8_|y~2_combout  & ( !reg_b[8] & ( 
// !\u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (!reg_a[8]) ) ) ) # ( !\u0_cla32|U1_cla4|U4_clb|_or8_|y~2_combout  & ( !reg_b[8] & ( !\u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~0_combout  $ ((((!\u0_cla32|U1_cla4|U4_clb|_or8_|y~0_combout ) # (!reg_a[8])) # 
// (\u0_cla32|U1_cla4|U4_clb|_or8_|y~1_combout ))) ) ) )

	.dataa(!\u0_cla32|U1_cla4|U4_clb|_or8_|y~1_combout ),
	.datab(!\u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~0_combout ),
	.datac(!\u0_cla32|U1_cla4|U4_clb|_or8_|y~0_combout ),
	.datad(!reg_a[8]),
	.datae(!\u0_cla32|U1_cla4|U4_clb|_or8_|y~2_combout ),
	.dataf(!reg_b[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~1 .extended_lut = "off";
defparam \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~1 .lut_mask = 64'h333933CC39CCCCCC;
defparam \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N37
dffeas \reg_s[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[9] .is_wysiwyg = "true";
defparam \reg_s[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \b[10]~input (
	.i(b[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[10]~input_o ));
// synopsys translate_off
defparam \b[10]~input .bus_hold = "false";
defparam \b[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N33
cyclonev_lcell_comb \reg_b[10]~feeder (
// Equation(s):
// \reg_b[10]~feeder_combout  = ( \b[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_b[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_b[10]~feeder .extended_lut = "off";
defparam \reg_b[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_b[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N35
dffeas \reg_b[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_b[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[10] .is_wysiwyg = "true";
defparam \reg_b[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \a[10]~input (
	.i(a[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[10]~input_o ));
// synopsys translate_off
defparam \a[10]~input .bus_hold = "false";
defparam \a[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y1_N11
dffeas \reg_a[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[10] .is_wysiwyg = "true";
defparam \reg_a[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N30
cyclonev_lcell_comb \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~2 (
// Equation(s):
// \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~2_combout  = ( reg_a[8] & ( (!reg_b[8] & (!\u0_cla32|U1_cla4|U4_clb|_or8_|y~2_combout  & ((!\u0_cla32|U1_cla4|U4_clb|_or8_|y~0_combout ) # (\u0_cla32|U1_cla4|U4_clb|_or8_|y~1_combout )))) ) ) # ( !reg_a[8] & ( 
// (!reg_b[8]) # ((!\u0_cla32|U1_cla4|U4_clb|_or8_|y~2_combout  & ((!\u0_cla32|U1_cla4|U4_clb|_or8_|y~0_combout ) # (\u0_cla32|U1_cla4|U4_clb|_or8_|y~1_combout )))) ) )

	.dataa(!\u0_cla32|U1_cla4|U4_clb|_or8_|y~0_combout ),
	.datab(!\u0_cla32|U1_cla4|U4_clb|_or8_|y~1_combout ),
	.datac(!reg_b[8]),
	.datad(!\u0_cla32|U1_cla4|U4_clb|_or8_|y~2_combout ),
	.datae(gnd),
	.dataf(!reg_a[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~2 .extended_lut = "off";
defparam \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~2 .lut_mask = 64'hFBF0FBF0B000B000;
defparam \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N45
cyclonev_lcell_comb \u0_cla32|U2_cla4|U2_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U2_cla4|U2_fa_v2|x2|_or|y~0_combout  = ( \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !reg_b[10] $ (!reg_a[10] $ (((reg_a[9] & reg_b[9])))) ) ) # ( !\u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !reg_b[10] $ (!reg_a[10] $ (((reg_b[9]) 
// # (reg_a[9])))) ) )

	.dataa(!reg_b[10]),
	.datab(!reg_a[10]),
	.datac(!reg_a[9]),
	.datad(!reg_b[9]),
	.datae(gnd),
	.dataf(!\u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U2_cla4|U2_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U2_cla4|U2_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U2_cla4|U2_fa_v2|x2|_or|y~0 .lut_mask = 64'h6999699966696669;
defparam \u0_cla32|U2_cla4|U2_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N47
dffeas \reg_s[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U2_cla4|U2_fa_v2|x2|_or|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[10] .is_wysiwyg = "true";
defparam \reg_s[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \b[11]~input (
	.i(b[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[11]~input_o ));
// synopsys translate_off
defparam \b[11]~input .bus_hold = "false";
defparam \b[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y1_N29
dffeas \reg_b[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[11] .is_wysiwyg = "true";
defparam \reg_b[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \a[11]~input (
	.i(a[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[11]~input_o ));
// synopsys translate_off
defparam \a[11]~input .bus_hold = "false";
defparam \a[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N33
cyclonev_lcell_comb \reg_a[11]~feeder (
// Equation(s):
// \reg_a[11]~feeder_combout  = ( \a[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_a[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_a[11]~feeder .extended_lut = "off";
defparam \reg_a[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_a[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N35
dffeas \reg_a[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[11] .is_wysiwyg = "true";
defparam \reg_a[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N27
cyclonev_lcell_comb \u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~0_combout  = ( reg_a[11] & ( !reg_b[11] ) ) # ( !reg_a[11] & ( reg_b[11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_b[11]),
	.datae(gnd),
	.dataf(!reg_a[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N18
cyclonev_lcell_comb \u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~1 (
// Equation(s):
// \u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~1_combout  = ( \u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~0_combout  & ( \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( (!reg_b[10] & ((!reg_a[10]) # ((!reg_b[9]) # (!reg_a[9])))) # (reg_b[10] & (!reg_a[10] & ((!reg_b[9]) 
// # (!reg_a[9])))) ) ) ) # ( !\u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~0_combout  & ( \u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( (!reg_b[10] & (reg_a[10] & (reg_b[9] & reg_a[9]))) # (reg_b[10] & (((reg_b[9] & reg_a[9])) # (reg_a[10]))) ) ) ) # ( 
// \u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~0_combout  & ( !\u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( (!reg_b[10] & ((!reg_a[10]) # ((!reg_b[9] & !reg_a[9])))) # (reg_b[10] & (!reg_a[10] & (!reg_b[9] & !reg_a[9]))) ) ) ) # ( 
// !\u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~0_combout  & ( !\u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( (!reg_b[10] & (reg_a[10] & ((reg_a[9]) # (reg_b[9])))) # (reg_b[10] & (((reg_a[9]) # (reg_b[9])) # (reg_a[10]))) ) ) )

	.dataa(!reg_b[10]),
	.datab(!reg_a[10]),
	.datac(!reg_b[9]),
	.datad(!reg_a[9]),
	.datae(!\u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~0_combout ),
	.dataf(!\u0_cla32|U2_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~1 .extended_lut = "off";
defparam \u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~1 .lut_mask = 64'h1777E8881117EEE8;
defparam \u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N19
dffeas \reg_s[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U2_cla4|U3_fa_v2|x2|_or|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[11] .is_wysiwyg = "true";
defparam \reg_s[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N6
cyclonev_lcell_comb \u0_cla32|U2_cla4|U4_clb|_or8_|y~0 (
// Equation(s):
// \u0_cla32|U2_cla4|U4_clb|_or8_|y~0_combout  = ( reg_b[8] & ( (!reg_a[9] & (reg_b[9] & reg_a[8])) # (reg_a[9] & ((reg_a[8]) # (reg_b[9]))) ) ) # ( !reg_b[8] & ( (reg_a[9] & reg_b[9]) ) )

	.dataa(gnd),
	.datab(!reg_a[9]),
	.datac(!reg_b[9]),
	.datad(!reg_a[8]),
	.datae(gnd),
	.dataf(!reg_b[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U2_cla4|U4_clb|_or8_|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U2_cla4|U4_clb|_or8_|y~0 .extended_lut = "off";
defparam \u0_cla32|U2_cla4|U4_clb|_or8_|y~0 .lut_mask = 64'h03030303033F033F;
defparam \u0_cla32|U2_cla4|U4_clb|_or8_|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N42
cyclonev_lcell_comb \u0_cla32|U2_cla4|U4_clb|_or8_|y~2 (
// Equation(s):
// \u0_cla32|U2_cla4|U4_clb|_or8_|y~2_combout  = ( reg_a[10] & ( (!reg_b[10] & (reg_b[11] & reg_a[11])) # (reg_b[10] & ((reg_a[11]) # (reg_b[11]))) ) ) # ( !reg_a[10] & ( (reg_b[11] & reg_a[11]) ) )

	.dataa(!reg_b[10]),
	.datab(gnd),
	.datac(!reg_b[11]),
	.datad(!reg_a[11]),
	.datae(gnd),
	.dataf(!reg_a[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U2_cla4|U4_clb|_or8_|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U2_cla4|U4_clb|_or8_|y~2 .extended_lut = "off";
defparam \u0_cla32|U2_cla4|U4_clb|_or8_|y~2 .lut_mask = 64'h000F000F055F055F;
defparam \u0_cla32|U2_cla4|U4_clb|_or8_|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \b[12]~input (
	.i(b[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[12]~input_o ));
// synopsys translate_off
defparam \b[12]~input .bus_hold = "false";
defparam \b[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y1_N50
dffeas \reg_b[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[12] .is_wysiwyg = "true";
defparam \reg_b[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \a[12]~input (
	.i(a[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[12]~input_o ));
// synopsys translate_off
defparam \a[12]~input .bus_hold = "false";
defparam \a[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y1_N59
dffeas \reg_a[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[12] .is_wysiwyg = "true";
defparam \reg_a[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N9
cyclonev_lcell_comb \u0_cla32|U2_cla4|U4_clb|_or8_|y~1 (
// Equation(s):
// \u0_cla32|U2_cla4|U4_clb|_or8_|y~1_combout  = ( reg_a[11] & ( (!reg_b[10] & !reg_a[10]) ) ) # ( !reg_a[11] & ( (!reg_b[11]) # ((!reg_b[10] & !reg_a[10])) ) )

	.dataa(!reg_b[10]),
	.datab(gnd),
	.datac(!reg_b[11]),
	.datad(!reg_a[10]),
	.datae(gnd),
	.dataf(!reg_a[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U2_cla4|U4_clb|_or8_|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U2_cla4|U4_clb|_or8_|y~1 .extended_lut = "off";
defparam \u0_cla32|U2_cla4|U4_clb|_or8_|y~1 .lut_mask = 64'hFAF0FAF0AA00AA00;
defparam \u0_cla32|U2_cla4|U4_clb|_or8_|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N24
cyclonev_lcell_comb \u0_cla32|U3_cla4|U0_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U3_cla4|U0_fa_v2|x2|_or|y~0_combout  = ( \u0_cla32|U2_cla4|U4_clb|_or8_|y~1_combout  & ( !\u0_cla32|U2_cla4|U4_clb|_or8_|y~2_combout  $ (!reg_b[12] $ (reg_a[12])) ) ) # ( !\u0_cla32|U2_cla4|U4_clb|_or8_|y~1_combout  & ( !reg_b[12] $ (!reg_a[12] 
// $ (((\u0_cla32|U2_cla4|U4_clb|_or8_|y~2_combout ) # (\u0_cla32|U2_cla4|U4_clb|_or8_|y~0_combout )))) ) )

	.dataa(!\u0_cla32|U2_cla4|U4_clb|_or8_|y~0_combout ),
	.datab(!\u0_cla32|U2_cla4|U4_clb|_or8_|y~2_combout ),
	.datac(!reg_b[12]),
	.datad(!reg_a[12]),
	.datae(gnd),
	.dataf(!\u0_cla32|U2_cla4|U4_clb|_or8_|y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U3_cla4|U0_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U3_cla4|U0_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U3_cla4|U0_fa_v2|x2|_or|y~0 .lut_mask = 64'h788778873CC33CC3;
defparam \u0_cla32|U3_cla4|U0_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N25
dffeas \reg_s[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U3_cla4|U0_fa_v2|x2|_or|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[12] .is_wysiwyg = "true";
defparam \reg_s[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \b[13]~input (
	.i(b[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[13]~input_o ));
// synopsys translate_off
defparam \b[13]~input .bus_hold = "false";
defparam \b[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y1_N17
dffeas \reg_b[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[13] .is_wysiwyg = "true";
defparam \reg_b[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \a[13]~input (
	.i(a[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[13]~input_o ));
// synopsys translate_off
defparam \a[13]~input .bus_hold = "false";
defparam \a[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y1_N53
dffeas \reg_a[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[13] .is_wysiwyg = "true";
defparam \reg_a[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N51
cyclonev_lcell_comb \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~0_combout  = !reg_b[13] $ (!reg_a[13])

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_b[13]),
	.datad(!reg_a[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N0
cyclonev_lcell_comb \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~1 (
// Equation(s):
// \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~1_combout  = ( \u0_cla32|U2_cla4|U4_clb|_or8_|y~0_combout  & ( \u0_cla32|U2_cla4|U4_clb|_or8_|y~2_combout  & ( !\u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (((!reg_b[12] & !reg_a[12]))) ) ) ) # ( 
// !\u0_cla32|U2_cla4|U4_clb|_or8_|y~0_combout  & ( \u0_cla32|U2_cla4|U4_clb|_or8_|y~2_combout  & ( !\u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (((!reg_b[12] & !reg_a[12]))) ) ) ) # ( \u0_cla32|U2_cla4|U4_clb|_or8_|y~0_combout  & ( 
// !\u0_cla32|U2_cla4|U4_clb|_or8_|y~2_combout  & ( !\u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (((!\u0_cla32|U2_cla4|U4_clb|_or8_|y~1_combout  & (!reg_b[12] & !reg_a[12])) # (\u0_cla32|U2_cla4|U4_clb|_or8_|y~1_combout  & ((!reg_b[12]) # 
// (!reg_a[12]))))) ) ) ) # ( !\u0_cla32|U2_cla4|U4_clb|_or8_|y~0_combout  & ( !\u0_cla32|U2_cla4|U4_clb|_or8_|y~2_combout  & ( !\u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (((!reg_b[12]) # (!reg_a[12]))) ) ) )

	.dataa(!\u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~0_combout ),
	.datab(!\u0_cla32|U2_cla4|U4_clb|_or8_|y~1_combout ),
	.datac(!reg_b[12]),
	.datad(!reg_a[12]),
	.datae(!\u0_cla32|U2_cla4|U4_clb|_or8_|y~0_combout ),
	.dataf(!\u0_cla32|U2_cla4|U4_clb|_or8_|y~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~1 .extended_lut = "off";
defparam \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~1 .lut_mask = 64'h555A599A5AAA5AAA;
defparam \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N1
dffeas \reg_s[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[13] .is_wysiwyg = "true";
defparam \reg_s[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \b[14]~input (
	.i(b[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[14]~input_o ));
// synopsys translate_off
defparam \b[14]~input .bus_hold = "false";
defparam \b[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N33
cyclonev_lcell_comb \reg_b[14]~feeder (
// Equation(s):
// \reg_b[14]~feeder_combout  = ( \b[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_b[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_b[14]~feeder .extended_lut = "off";
defparam \reg_b[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_b[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N35
dffeas \reg_b[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_b[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[14] .is_wysiwyg = "true";
defparam \reg_b[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N48
cyclonev_lcell_comb \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~2 (
// Equation(s):
// \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~2_combout  = ( \u0_cla32|U2_cla4|U4_clb|_or8_|y~2_combout  & ( (!reg_a[12] & !reg_b[12]) ) ) # ( !\u0_cla32|U2_cla4|U4_clb|_or8_|y~2_combout  & ( (!reg_a[12] & (((!\u0_cla32|U2_cla4|U4_clb|_or8_|y~0_combout ) # 
// (!reg_b[12])) # (\u0_cla32|U2_cla4|U4_clb|_or8_|y~1_combout ))) # (reg_a[12] & (!reg_b[12] & ((!\u0_cla32|U2_cla4|U4_clb|_or8_|y~0_combout ) # (\u0_cla32|U2_cla4|U4_clb|_or8_|y~1_combout )))) ) )

	.dataa(!\u0_cla32|U2_cla4|U4_clb|_or8_|y~1_combout ),
	.datab(!reg_a[12]),
	.datac(!\u0_cla32|U2_cla4|U4_clb|_or8_|y~0_combout ),
	.datad(!reg_b[12]),
	.datae(gnd),
	.dataf(!\u0_cla32|U2_cla4|U4_clb|_or8_|y~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~2 .extended_lut = "off";
defparam \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~2 .lut_mask = 64'hFDC4FDC4CC00CC00;
defparam \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \a[14]~input (
	.i(a[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[14]~input_o ));
// synopsys translate_off
defparam \a[14]~input .bus_hold = "false";
defparam \a[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N54
cyclonev_lcell_comb \reg_a[14]~feeder (
// Equation(s):
// \reg_a[14]~feeder_combout  = ( \a[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_a[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_a[14]~feeder .extended_lut = "off";
defparam \reg_a[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_a[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N56
dffeas \reg_a[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_a[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[14] .is_wysiwyg = "true";
defparam \reg_a[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N0
cyclonev_lcell_comb \u0_cla32|U3_cla4|U2_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U3_cla4|U2_fa_v2|x2|_or|y~0_combout  = ( reg_b[13] & ( reg_a[13] & ( !reg_b[14] $ (reg_a[14]) ) ) ) # ( !reg_b[13] & ( reg_a[13] & ( !reg_b[14] $ (!\u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~2_combout  $ (!reg_a[14])) ) ) ) # ( reg_b[13] & ( !reg_a[13] 
// & ( !reg_b[14] $ (!\u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~2_combout  $ (!reg_a[14])) ) ) ) # ( !reg_b[13] & ( !reg_a[13] & ( !reg_b[14] $ (!reg_a[14]) ) ) )

	.dataa(!reg_b[14]),
	.datab(!\u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.datac(!reg_a[14]),
	.datad(gnd),
	.datae(!reg_b[13]),
	.dataf(!reg_a[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U3_cla4|U2_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U3_cla4|U2_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U3_cla4|U2_fa_v2|x2|_or|y~0 .lut_mask = 64'h5A5A96969696A5A5;
defparam \u0_cla32|U3_cla4|U2_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N1
dffeas \reg_s[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U3_cla4|U2_fa_v2|x2|_or|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[14] .is_wysiwyg = "true";
defparam \reg_s[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \a[15]~input (
	.i(a[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[15]~input_o ));
// synopsys translate_off
defparam \a[15]~input .bus_hold = "false";
defparam \a[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N3
cyclonev_lcell_comb \reg_a[15]~feeder (
// Equation(s):
// \reg_a[15]~feeder_combout  = ( \a[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_a[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_a[15]~feeder .extended_lut = "off";
defparam \reg_a[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_a[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N5
dffeas \reg_a[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_a[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[15] .is_wysiwyg = "true";
defparam \reg_a[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \b[15]~input (
	.i(b[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[15]~input_o ));
// synopsys translate_off
defparam \b[15]~input .bus_hold = "false";
defparam \b[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y1_N32
dffeas \reg_b[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[15] .is_wysiwyg = "true";
defparam \reg_b[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N42
cyclonev_lcell_comb \u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~0_combout  = ( reg_b[15] & ( !reg_a[15] ) ) # ( !reg_b[15] & ( reg_a[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_a[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reg_b[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N6
cyclonev_lcell_comb \u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~1 (
// Equation(s):
// \u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~1_combout  = ( reg_b[13] & ( reg_a[13] & ( !\u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_b[14] & !reg_a[14]))) ) ) ) # ( !reg_b[13] & ( reg_a[13] & ( !\u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~0_combout  $ 
// (((!reg_b[14] & ((!reg_a[14]) # (\u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~2_combout ))) # (reg_b[14] & (!reg_a[14] & \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~2_combout )))) ) ) ) # ( reg_b[13] & ( !reg_a[13] & ( !\u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~0_combout  $ 
// (((!reg_b[14] & ((!reg_a[14]) # (\u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~2_combout ))) # (reg_b[14] & (!reg_a[14] & \u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~2_combout )))) ) ) ) # ( !reg_b[13] & ( !reg_a[13] & ( !\u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~0_combout  $ 
// (((!reg_b[14]) # (!reg_a[14]))) ) ) )

	.dataa(!reg_b[14]),
	.datab(!\u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~0_combout ),
	.datac(!reg_a[14]),
	.datad(!\u0_cla32|U3_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.datae(!reg_b[13]),
	.dataf(!reg_a[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~1 .extended_lut = "off";
defparam \u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~1 .lut_mask = 64'h36366C366C366C6C;
defparam \u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N7
dffeas \reg_s[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U3_cla4|U3_fa_v2|x2|_or|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[15] .is_wysiwyg = "true";
defparam \reg_s[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \a[16]~input (
	.i(a[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[16]~input_o ));
// synopsys translate_off
defparam \a[16]~input .bus_hold = "false";
defparam \a[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N12
cyclonev_lcell_comb \reg_a[16]~feeder (
// Equation(s):
// \reg_a[16]~feeder_combout  = ( \a[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_a[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_a[16]~feeder .extended_lut = "off";
defparam \reg_a[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_a[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N14
dffeas \reg_a[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_a[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[16]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[16] .is_wysiwyg = "true";
defparam \reg_a[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \b[16]~input (
	.i(b[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[16]~input_o ));
// synopsys translate_off
defparam \b[16]~input .bus_hold = "false";
defparam \b[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y1_N8
dffeas \reg_b[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[16]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[16] .is_wysiwyg = "true";
defparam \reg_b[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N9
cyclonev_lcell_comb \u0_cla32|U3_cla4|U4_clb|_or8_|y~2 (
// Equation(s):
// \u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout  = ( reg_b[14] & ( (!reg_a[15] & (reg_b[15] & reg_a[14])) # (reg_a[15] & ((reg_a[14]) # (reg_b[15]))) ) ) # ( !reg_b[14] & ( (reg_a[15] & reg_b[15]) ) )

	.dataa(!reg_a[15]),
	.datab(!reg_b[15]),
	.datac(gnd),
	.datad(!reg_a[14]),
	.datae(!reg_b[14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U3_cla4|U4_clb|_or8_|y~2 .extended_lut = "off";
defparam \u0_cla32|U3_cla4|U4_clb|_or8_|y~2 .lut_mask = 64'h1111117711111177;
defparam \u0_cla32|U3_cla4|U4_clb|_or8_|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N57
cyclonev_lcell_comb \u0_cla32|U3_cla4|U4_clb|_or8_|y~0 (
// Equation(s):
// \u0_cla32|U3_cla4|U4_clb|_or8_|y~0_combout  = ( reg_a[12] & ( reg_a[13] & ( (reg_b[13]) # (reg_b[12]) ) ) ) # ( !reg_a[12] & ( reg_a[13] & ( reg_b[13] ) ) ) # ( reg_a[12] & ( !reg_a[13] & ( (reg_b[12] & reg_b[13]) ) ) )

	.dataa(!reg_b[12]),
	.datab(!reg_b[13]),
	.datac(gnd),
	.datad(gnd),
	.datae(!reg_a[12]),
	.dataf(!reg_a[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U3_cla4|U4_clb|_or8_|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U3_cla4|U4_clb|_or8_|y~0 .extended_lut = "off";
defparam \u0_cla32|U3_cla4|U4_clb|_or8_|y~0 .lut_mask = 64'h0000111133337777;
defparam \u0_cla32|U3_cla4|U4_clb|_or8_|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N18
cyclonev_lcell_comb \u0_cla32|U3_cla4|U4_clb|_or8_|y~1 (
// Equation(s):
// \u0_cla32|U3_cla4|U4_clb|_or8_|y~1_combout  = ( reg_b[14] & ( (!reg_a[15] & !reg_b[15]) ) ) # ( !reg_b[14] & ( (!reg_a[14]) # ((!reg_a[15] & !reg_b[15])) ) )

	.dataa(!reg_a[14]),
	.datab(gnd),
	.datac(!reg_a[15]),
	.datad(!reg_b[15]),
	.datae(!reg_b[14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U3_cla4|U4_clb|_or8_|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U3_cla4|U4_clb|_or8_|y~1 .extended_lut = "off";
defparam \u0_cla32|U3_cla4|U4_clb|_or8_|y~1 .lut_mask = 64'hFAAAF000FAAAF000;
defparam \u0_cla32|U3_cla4|U4_clb|_or8_|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N3
cyclonev_lcell_comb \u0_cla32|U4_cla4|U0_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U4_cla4|U0_fa_v2|x2|_or|y~0_combout  = ( \u0_cla32|U3_cla4|U4_clb|_or8_|y~1_combout  & ( !reg_a[16] $ (!reg_b[16] $ (\u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout )) ) ) # ( !\u0_cla32|U3_cla4|U4_clb|_or8_|y~1_combout  & ( !reg_a[16] $ (!reg_b[16] 
// $ (((\u0_cla32|U3_cla4|U4_clb|_or8_|y~0_combout ) # (\u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout )))) ) )

	.dataa(!reg_a[16]),
	.datab(!reg_b[16]),
	.datac(!\u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout ),
	.datad(!\u0_cla32|U3_cla4|U4_clb|_or8_|y~0_combout ),
	.datae(gnd),
	.dataf(!\u0_cla32|U3_cla4|U4_clb|_or8_|y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U4_cla4|U0_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U4_cla4|U0_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U4_cla4|U0_fa_v2|x2|_or|y~0 .lut_mask = 64'h6999699969696969;
defparam \u0_cla32|U4_cla4|U0_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N4
dffeas \reg_s[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U4_cla4|U0_fa_v2|x2|_or|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[16]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[16] .is_wysiwyg = "true";
defparam \reg_s[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \b[17]~input (
	.i(b[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[17]~input_o ));
// synopsys translate_off
defparam \b[17]~input .bus_hold = "false";
defparam \b[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y1_N23
dffeas \reg_b[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[17]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[17] .is_wysiwyg = "true";
defparam \reg_b[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \a[17]~input (
	.i(a[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[17]~input_o ));
// synopsys translate_off
defparam \a[17]~input .bus_hold = "false";
defparam \a[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N33
cyclonev_lcell_comb \reg_a[17]~feeder (
// Equation(s):
// \reg_a[17]~feeder_combout  = ( \a[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_a[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_a[17]~feeder .extended_lut = "off";
defparam \reg_a[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_a[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N35
dffeas \reg_a[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_a[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[17]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[17] .is_wysiwyg = "true";
defparam \reg_a[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N27
cyclonev_lcell_comb \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~0_combout  = ( reg_a[17] & ( !reg_b[17] ) ) # ( !reg_a[17] & ( reg_b[17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_b[17]),
	.datae(gnd),
	.dataf(!reg_a[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N36
cyclonev_lcell_comb \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~1 (
// Equation(s):
// \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~1_combout  = ( \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~0_combout  & ( \u0_cla32|U3_cla4|U4_clb|_or8_|y~1_combout  & ( (!\u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout  & ((!reg_a[16]) # (!reg_b[16]))) # 
// (\u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout  & (!reg_a[16] & !reg_b[16])) ) ) ) # ( !\u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~0_combout  & ( \u0_cla32|U3_cla4|U4_clb|_or8_|y~1_combout  & ( (!\u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout  & (reg_a[16] & 
// reg_b[16])) # (\u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout  & ((reg_b[16]) # (reg_a[16]))) ) ) ) # ( \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~0_combout  & ( !\u0_cla32|U3_cla4|U4_clb|_or8_|y~1_combout  & ( (!reg_a[16] & ((!reg_b[16]) # 
// ((!\u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout  & !\u0_cla32|U3_cla4|U4_clb|_or8_|y~0_combout )))) # (reg_a[16] & (!\u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout  & (!\u0_cla32|U3_cla4|U4_clb|_or8_|y~0_combout  & !reg_b[16]))) ) ) ) # ( 
// !\u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~0_combout  & ( !\u0_cla32|U3_cla4|U4_clb|_or8_|y~1_combout  & ( (!reg_a[16] & (reg_b[16] & ((\u0_cla32|U3_cla4|U4_clb|_or8_|y~0_combout ) # (\u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout )))) # (reg_a[16] & (((reg_b[16]) 
// # (\u0_cla32|U3_cla4|U4_clb|_or8_|y~0_combout )) # (\u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout ))) ) ) )

	.dataa(!\u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout ),
	.datab(!reg_a[16]),
	.datac(!\u0_cla32|U3_cla4|U4_clb|_or8_|y~0_combout ),
	.datad(!reg_b[16]),
	.datae(!\u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~0_combout ),
	.dataf(!\u0_cla32|U3_cla4|U4_clb|_or8_|y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~1 .extended_lut = "off";
defparam \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~1 .lut_mask = 64'h137FEC801177EE88;
defparam \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N38
dffeas \reg_s[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[17]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[17] .is_wysiwyg = "true";
defparam \reg_s[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \a[18]~input (
	.i(a[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[18]~input_o ));
// synopsys translate_off
defparam \a[18]~input .bus_hold = "false";
defparam \a[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y1_N41
dffeas \reg_a[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[18]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[18] .is_wysiwyg = "true";
defparam \reg_a[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \b[18]~input (
	.i(b[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[18]~input_o ));
// synopsys translate_off
defparam \b[18]~input .bus_hold = "false";
defparam \b[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y1_N20
dffeas \reg_b[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[18]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[18] .is_wysiwyg = "true";
defparam \reg_b[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N24
cyclonev_lcell_comb \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~2 (
// Equation(s):
// \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~2_combout  = ( \u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout  & ( (!reg_b[16] & !reg_a[16]) ) ) # ( !\u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout  & ( (!reg_b[16] & (((!reg_a[16]) # 
// (!\u0_cla32|U3_cla4|U4_clb|_or8_|y~0_combout )) # (\u0_cla32|U3_cla4|U4_clb|_or8_|y~1_combout ))) # (reg_b[16] & (!reg_a[16] & ((!\u0_cla32|U3_cla4|U4_clb|_or8_|y~0_combout ) # (\u0_cla32|U3_cla4|U4_clb|_or8_|y~1_combout )))) ) )

	.dataa(!\u0_cla32|U3_cla4|U4_clb|_or8_|y~1_combout ),
	.datab(!reg_b[16]),
	.datac(!reg_a[16]),
	.datad(!\u0_cla32|U3_cla4|U4_clb|_or8_|y~0_combout ),
	.datae(gnd),
	.dataf(!\u0_cla32|U3_cla4|U4_clb|_or8_|y~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~2 .extended_lut = "off";
defparam \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~2 .lut_mask = 64'hFCD4FCD4C0C0C0C0;
defparam \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N45
cyclonev_lcell_comb \u0_cla32|U4_cla4|U2_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U4_cla4|U2_fa_v2|x2|_or|y~0_combout  = ( \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !reg_a[18] $ (!reg_b[18] $ (((reg_b[17] & reg_a[17])))) ) ) # ( !\u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !reg_a[18] $ (!reg_b[18] $ 
// (((reg_a[17]) # (reg_b[17])))) ) )

	.dataa(!reg_b[17]),
	.datab(!reg_a[18]),
	.datac(!reg_b[18]),
	.datad(!reg_a[17]),
	.datae(gnd),
	.dataf(!\u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U4_cla4|U2_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U4_cla4|U2_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U4_cla4|U2_fa_v2|x2|_or|y~0 .lut_mask = 64'h69C369C33C693C69;
defparam \u0_cla32|U4_cla4|U2_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N46
dffeas \reg_s[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U4_cla4|U2_fa_v2|x2|_or|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[18]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[18] .is_wysiwyg = "true";
defparam \reg_s[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \b[19]~input (
	.i(b[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[19]~input_o ));
// synopsys translate_off
defparam \b[19]~input .bus_hold = "false";
defparam \b[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y1_N59
dffeas \reg_b[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[19]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[19] .is_wysiwyg = "true";
defparam \reg_b[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \a[19]~input (
	.i(a[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[19]~input_o ));
// synopsys translate_off
defparam \a[19]~input .bus_hold = "false";
defparam \a[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y1_N35
dffeas \reg_a[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[19]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[19] .is_wysiwyg = "true";
defparam \reg_a[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N0
cyclonev_lcell_comb \u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~0_combout  = ( reg_a[19] & ( !reg_b[19] ) ) # ( !reg_a[19] & ( reg_b[19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_b[19]),
	.datae(gnd),
	.dataf(!reg_a[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N48
cyclonev_lcell_comb \u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~1 (
// Equation(s):
// \u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~1_combout  = ( reg_a[17] & ( \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !\u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_b[17] & ((!reg_a[18]) # (!reg_b[18]))) # (reg_b[17] & (!reg_a[18] & 
// !reg_b[18])))) ) ) ) # ( !reg_a[17] & ( \u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !\u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[18]) # (!reg_b[18]))) ) ) ) # ( reg_a[17] & ( !\u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( 
// !\u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[18] & !reg_b[18]))) ) ) ) # ( !reg_a[17] & ( !\u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !\u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_b[17] & ((!reg_a[18]) # (!reg_b[18]))) # 
// (reg_b[17] & (!reg_a[18] & !reg_b[18])))) ) ) )

	.dataa(!reg_b[17]),
	.datab(!reg_a[18]),
	.datac(!reg_b[18]),
	.datad(!\u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~0_combout ),
	.datae(!reg_a[17]),
	.dataf(!\u0_cla32|U4_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~1 .extended_lut = "off";
defparam \u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~1 .lut_mask = 64'h17E83FC003FC17E8;
defparam \u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N49
dffeas \reg_s[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U4_cla4|U3_fa_v2|x2|_or|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[19]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[19] .is_wysiwyg = "true";
defparam \reg_s[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \a[20]~input (
	.i(a[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[20]~input_o ));
// synopsys translate_off
defparam \a[20]~input .bus_hold = "false";
defparam \a[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y1_N32
dffeas \reg_a[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[20]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[20] .is_wysiwyg = "true";
defparam \reg_a[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N0
cyclonev_lcell_comb \u0_cla32|U4_cla4|U4_clb|_or8_|y~0 (
// Equation(s):
// \u0_cla32|U4_cla4|U4_clb|_or8_|y~0_combout  = ( reg_b[16] & ( (!reg_a[16] & (reg_a[17] & reg_b[17])) # (reg_a[16] & ((reg_b[17]) # (reg_a[17]))) ) ) # ( !reg_b[16] & ( (reg_a[17] & reg_b[17]) ) )

	.dataa(!reg_a[16]),
	.datab(gnd),
	.datac(!reg_a[17]),
	.datad(!reg_b[17]),
	.datae(gnd),
	.dataf(!reg_b[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U4_cla4|U4_clb|_or8_|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U4_cla4|U4_clb|_or8_|y~0 .extended_lut = "off";
defparam \u0_cla32|U4_cla4|U4_clb|_or8_|y~0 .lut_mask = 64'h000F000F055F055F;
defparam \u0_cla32|U4_cla4|U4_clb|_or8_|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \b[20]~input (
	.i(b[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[20]~input_o ));
// synopsys translate_off
defparam \b[20]~input .bus_hold = "false";
defparam \b[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y1_N8
dffeas \reg_b[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[20]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[20] .is_wysiwyg = "true";
defparam \reg_b[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N54
cyclonev_lcell_comb \u0_cla32|U4_cla4|U4_clb|_or8_|y~2 (
// Equation(s):
// \u0_cla32|U4_cla4|U4_clb|_or8_|y~2_combout  = ( reg_b[19] & ( reg_a[19] ) ) # ( !reg_b[19] & ( reg_a[19] & ( (reg_a[18] & reg_b[18]) ) ) ) # ( reg_b[19] & ( !reg_a[19] & ( (reg_a[18] & reg_b[18]) ) ) )

	.dataa(!reg_a[18]),
	.datab(gnd),
	.datac(!reg_b[18]),
	.datad(gnd),
	.datae(!reg_b[19]),
	.dataf(!reg_a[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U4_cla4|U4_clb|_or8_|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U4_cla4|U4_clb|_or8_|y~2 .extended_lut = "off";
defparam \u0_cla32|U4_cla4|U4_clb|_or8_|y~2 .lut_mask = 64'h000005050505FFFF;
defparam \u0_cla32|U4_cla4|U4_clb|_or8_|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N12
cyclonev_lcell_comb \u0_cla32|U4_cla4|U4_clb|_or8_|y~1 (
// Equation(s):
// \u0_cla32|U4_cla4|U4_clb|_or8_|y~1_combout  = ( reg_b[19] & ( reg_a[19] & ( (!reg_a[18] & !reg_b[18]) ) ) ) # ( !reg_b[19] & ( reg_a[19] & ( (!reg_a[18] & !reg_b[18]) ) ) ) # ( reg_b[19] & ( !reg_a[19] & ( (!reg_a[18] & !reg_b[18]) ) ) ) # ( !reg_b[19] & 
// ( !reg_a[19] ) )

	.dataa(!reg_a[18]),
	.datab(gnd),
	.datac(!reg_b[18]),
	.datad(gnd),
	.datae(!reg_b[19]),
	.dataf(!reg_a[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U4_cla4|U4_clb|_or8_|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U4_cla4|U4_clb|_or8_|y~1 .extended_lut = "off";
defparam \u0_cla32|U4_cla4|U4_clb|_or8_|y~1 .lut_mask = 64'hFFFFA0A0A0A0A0A0;
defparam \u0_cla32|U4_cla4|U4_clb|_or8_|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N3
cyclonev_lcell_comb \u0_cla32|U5_cla4|U0_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U5_cla4|U0_fa_v2|x2|_or|y~0_combout  = ( \u0_cla32|U4_cla4|U4_clb|_or8_|y~1_combout  & ( !reg_a[20] $ (!reg_b[20] $ (\u0_cla32|U4_cla4|U4_clb|_or8_|y~2_combout )) ) ) # ( !\u0_cla32|U4_cla4|U4_clb|_or8_|y~1_combout  & ( !reg_a[20] $ (!reg_b[20] 
// $ (((\u0_cla32|U4_cla4|U4_clb|_or8_|y~2_combout ) # (\u0_cla32|U4_cla4|U4_clb|_or8_|y~0_combout )))) ) )

	.dataa(!reg_a[20]),
	.datab(!\u0_cla32|U4_cla4|U4_clb|_or8_|y~0_combout ),
	.datac(!reg_b[20]),
	.datad(!\u0_cla32|U4_cla4|U4_clb|_or8_|y~2_combout ),
	.datae(gnd),
	.dataf(!\u0_cla32|U4_cla4|U4_clb|_or8_|y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U5_cla4|U0_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U5_cla4|U0_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U5_cla4|U0_fa_v2|x2|_or|y~0 .lut_mask = 64'h69A569A55AA55AA5;
defparam \u0_cla32|U5_cla4|U0_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N4
dffeas \reg_s[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U5_cla4|U0_fa_v2|x2|_or|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[20]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[20] .is_wysiwyg = "true";
defparam \reg_s[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \a[21]~input (
	.i(a[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[21]~input_o ));
// synopsys translate_off
defparam \a[21]~input .bus_hold = "false";
defparam \a[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N21
cyclonev_lcell_comb \reg_a[21]~feeder (
// Equation(s):
// \reg_a[21]~feeder_combout  = ( \a[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_a[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_a[21]~feeder .extended_lut = "off";
defparam \reg_a[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_a[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N23
dffeas \reg_a[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_a[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[21]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[21] .is_wysiwyg = "true";
defparam \reg_a[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \b[21]~input (
	.i(b[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[21]~input_o ));
// synopsys translate_off
defparam \b[21]~input .bus_hold = "false";
defparam \b[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y1_N17
dffeas \reg_b[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[21]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[21] .is_wysiwyg = "true";
defparam \reg_b[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N45
cyclonev_lcell_comb \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~0_combout  = !reg_a[21] $ (!reg_b[21])

	.dataa(!reg_a[21]),
	.datab(!reg_b[21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~0 .lut_mask = 64'h6666666666666666;
defparam \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N36
cyclonev_lcell_comb \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~1 (
// Equation(s):
// \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~1_combout  = ( \u0_cla32|U4_cla4|U4_clb|_or8_|y~2_combout  & ( \u0_cla32|U4_cla4|U4_clb|_or8_|y~1_combout  & ( !\u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (((!reg_b[20] & !reg_a[20]))) ) ) ) # ( 
// !\u0_cla32|U4_cla4|U4_clb|_or8_|y~2_combout  & ( \u0_cla32|U4_cla4|U4_clb|_or8_|y~1_combout  & ( !\u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (((!reg_b[20]) # (!reg_a[20]))) ) ) ) # ( \u0_cla32|U4_cla4|U4_clb|_or8_|y~2_combout  & ( 
// !\u0_cla32|U4_cla4|U4_clb|_or8_|y~1_combout  & ( !\u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (((!reg_b[20] & !reg_a[20]))) ) ) ) # ( !\u0_cla32|U4_cla4|U4_clb|_or8_|y~2_combout  & ( !\u0_cla32|U4_cla4|U4_clb|_or8_|y~1_combout  & ( 
// !\u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (((!reg_b[20] & ((!reg_a[20]) # (!\u0_cla32|U4_cla4|U4_clb|_or8_|y~0_combout ))) # (reg_b[20] & (!reg_a[20] & !\u0_cla32|U4_cla4|U4_clb|_or8_|y~0_combout )))) ) ) )

	.dataa(!\u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~0_combout ),
	.datab(!reg_b[20]),
	.datac(!reg_a[20]),
	.datad(!\u0_cla32|U4_cla4|U4_clb|_or8_|y~0_combout ),
	.datae(!\u0_cla32|U4_cla4|U4_clb|_or8_|y~2_combout ),
	.dataf(!\u0_cla32|U4_cla4|U4_clb|_or8_|y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~1 .extended_lut = "off";
defparam \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~1 .lut_mask = 64'h566A6A6A56566A6A;
defparam \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N38
dffeas \reg_s[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[21]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[21] .is_wysiwyg = "true";
defparam \reg_s[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \a[22]~input (
	.i(a[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[22]~input_o ));
// synopsys translate_off
defparam \a[22]~input .bus_hold = "false";
defparam \a[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y1_N2
dffeas \reg_a[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[22]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[22] .is_wysiwyg = "true";
defparam \reg_a[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \b[22]~input (
	.i(b[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[22]~input_o ));
// synopsys translate_off
defparam \b[22]~input .bus_hold = "false";
defparam \b[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y1_N29
dffeas \reg_b[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[22]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[22] .is_wysiwyg = "true";
defparam \reg_b[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N24
cyclonev_lcell_comb \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~2 (
// Equation(s):
// \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~2_combout  = ( !reg_a[20] & ( reg_b[20] & ( (!\u0_cla32|U4_cla4|U4_clb|_or8_|y~2_combout  & ((!\u0_cla32|U4_cla4|U4_clb|_or8_|y~0_combout ) # (\u0_cla32|U4_cla4|U4_clb|_or8_|y~1_combout ))) ) ) ) # ( reg_a[20] & ( 
// !reg_b[20] & ( (!\u0_cla32|U4_cla4|U4_clb|_or8_|y~2_combout  & ((!\u0_cla32|U4_cla4|U4_clb|_or8_|y~0_combout ) # (\u0_cla32|U4_cla4|U4_clb|_or8_|y~1_combout ))) ) ) ) # ( !reg_a[20] & ( !reg_b[20] ) )

	.dataa(gnd),
	.datab(!\u0_cla32|U4_cla4|U4_clb|_or8_|y~0_combout ),
	.datac(!\u0_cla32|U4_cla4|U4_clb|_or8_|y~2_combout ),
	.datad(!\u0_cla32|U4_cla4|U4_clb|_or8_|y~1_combout ),
	.datae(!reg_a[20]),
	.dataf(!reg_b[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~2 .extended_lut = "off";
defparam \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~2 .lut_mask = 64'hFFFFC0F0C0F00000;
defparam \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N42
cyclonev_lcell_comb \u0_cla32|U5_cla4|U2_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U5_cla4|U2_fa_v2|x2|_or|y~0_combout  = ( \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !reg_a[22] $ (!reg_b[22] $ (((reg_a[21] & reg_b[21])))) ) ) # ( !\u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !reg_a[22] $ (!reg_b[22] $ 
// (((reg_b[21]) # (reg_a[21])))) ) )

	.dataa(!reg_a[21]),
	.datab(!reg_b[21]),
	.datac(!reg_a[22]),
	.datad(!reg_b[22]),
	.datae(gnd),
	.dataf(!\u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U5_cla4|U2_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U5_cla4|U2_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U5_cla4|U2_fa_v2|x2|_or|y~0 .lut_mask = 64'h788778871EE11EE1;
defparam \u0_cla32|U5_cla4|U2_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N44
dffeas \reg_s[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U5_cla4|U2_fa_v2|x2|_or|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[22]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[22] .is_wysiwyg = "true";
defparam \reg_s[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \a[23]~input (
	.i(a[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[23]~input_o ));
// synopsys translate_off
defparam \a[23]~input .bus_hold = "false";
defparam \a[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y1_N5
dffeas \reg_a[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[23]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[23] .is_wysiwyg = "true";
defparam \reg_a[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \b[23]~input (
	.i(b[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[23]~input_o ));
// synopsys translate_off
defparam \b[23]~input .bus_hold = "false";
defparam \b[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N24
cyclonev_lcell_comb \reg_b[23]~feeder (
// Equation(s):
// \reg_b[23]~feeder_combout  = ( \b[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_b[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_b[23]~feeder .extended_lut = "off";
defparam \reg_b[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_b[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N26
dffeas \reg_b[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_b[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[23]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[23] .is_wysiwyg = "true";
defparam \reg_b[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N39
cyclonev_lcell_comb \u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~0_combout  = ( reg_b[23] & ( !reg_a[23] ) ) # ( !reg_b[23] & ( reg_a[23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_a[23]),
	.datae(gnd),
	.dataf(!reg_b[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N48
cyclonev_lcell_comb \u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~1 (
// Equation(s):
// \u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~1_combout  = ( reg_b[22] & ( \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !\u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[22] & ((!reg_a[21]) # (!reg_b[21]))))) ) ) ) # ( !reg_b[22] & ( 
// \u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !\u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[22]) # ((!reg_a[21]) # (!reg_b[21])))) ) ) ) # ( reg_b[22] & ( !\u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( 
// !\u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[22] & (!reg_a[21] & !reg_b[21])))) ) ) ) # ( !reg_b[22] & ( !\u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !\u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[22]) # ((!reg_a[21] & 
// !reg_b[21])))) ) ) )

	.dataa(!\u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~0_combout ),
	.datab(!reg_a[22]),
	.datac(!reg_a[21]),
	.datad(!reg_b[21]),
	.datae(!reg_b[22]),
	.dataf(!\u0_cla32|U5_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~1 .extended_lut = "off";
defparam \u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~1 .lut_mask = 64'h56666AAA5556666A;
defparam \u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N50
dffeas \reg_s[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U5_cla4|U3_fa_v2|x2|_or|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[23]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[23] .is_wysiwyg = "true";
defparam \reg_s[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \b[24]~input (
	.i(b[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[24]~input_o ));
// synopsys translate_off
defparam \b[24]~input .bus_hold = "false";
defparam \b[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N9
cyclonev_lcell_comb \reg_b[24]~feeder (
// Equation(s):
// \reg_b[24]~feeder_combout  = ( \b[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_b[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_b[24]~feeder .extended_lut = "off";
defparam \reg_b[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_b[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N11
dffeas \reg_b[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_b[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[24]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[24] .is_wysiwyg = "true";
defparam \reg_b[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \a[24]~input (
	.i(a[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[24]~input_o ));
// synopsys translate_off
defparam \a[24]~input .bus_hold = "false";
defparam \a[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y1_N47
dffeas \reg_a[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[24]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[24] .is_wysiwyg = "true";
defparam \reg_a[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N9
cyclonev_lcell_comb \u0_cla32|U5_cla4|U4_clb|_or8_|y~0 (
// Equation(s):
// \u0_cla32|U5_cla4|U4_clb|_or8_|y~0_combout  = ( reg_a[20] & ( reg_b[20] & ( (reg_b[21]) # (reg_a[21]) ) ) ) # ( !reg_a[20] & ( reg_b[20] & ( (reg_a[21] & reg_b[21]) ) ) ) # ( reg_a[20] & ( !reg_b[20] & ( (reg_a[21] & reg_b[21]) ) ) ) # ( !reg_a[20] & ( 
// !reg_b[20] & ( (reg_a[21] & reg_b[21]) ) ) )

	.dataa(!reg_a[21]),
	.datab(gnd),
	.datac(!reg_b[21]),
	.datad(gnd),
	.datae(!reg_a[20]),
	.dataf(!reg_b[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U5_cla4|U4_clb|_or8_|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U5_cla4|U4_clb|_or8_|y~0 .extended_lut = "off";
defparam \u0_cla32|U5_cla4|U4_clb|_or8_|y~0 .lut_mask = 64'h0505050505055F5F;
defparam \u0_cla32|U5_cla4|U4_clb|_or8_|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N3
cyclonev_lcell_comb \u0_cla32|U5_cla4|U4_clb|_or8_|y~2 (
// Equation(s):
// \u0_cla32|U5_cla4|U4_clb|_or8_|y~2_combout  = ( reg_a[23] & ( reg_b[23] ) ) # ( !reg_a[23] & ( reg_b[23] & ( (reg_b[22] & reg_a[22]) ) ) ) # ( reg_a[23] & ( !reg_b[23] & ( (reg_b[22] & reg_a[22]) ) ) )

	.dataa(!reg_b[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_a[22]),
	.datae(!reg_a[23]),
	.dataf(!reg_b[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U5_cla4|U4_clb|_or8_|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U5_cla4|U4_clb|_or8_|y~2 .extended_lut = "off";
defparam \u0_cla32|U5_cla4|U4_clb|_or8_|y~2 .lut_mask = 64'h000000550055FFFF;
defparam \u0_cla32|U5_cla4|U4_clb|_or8_|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N15
cyclonev_lcell_comb \u0_cla32|U5_cla4|U4_clb|_or8_|y~1 (
// Equation(s):
// \u0_cla32|U5_cla4|U4_clb|_or8_|y~1_combout  = ( !reg_a[22] & ( reg_b[23] & ( !reg_b[22] ) ) ) # ( reg_a[22] & ( !reg_b[23] & ( !reg_a[23] ) ) ) # ( !reg_a[22] & ( !reg_b[23] & ( (!reg_a[23]) # (!reg_b[22]) ) ) )

	.dataa(!reg_a[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_b[22]),
	.datae(!reg_a[22]),
	.dataf(!reg_b[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U5_cla4|U4_clb|_or8_|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U5_cla4|U4_clb|_or8_|y~1 .extended_lut = "off";
defparam \u0_cla32|U5_cla4|U4_clb|_or8_|y~1 .lut_mask = 64'hFFAAAAAAFF000000;
defparam \u0_cla32|U5_cla4|U4_clb|_or8_|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N33
cyclonev_lcell_comb \u0_cla32|U6_cla4|U0_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U6_cla4|U0_fa_v2|x2|_or|y~0_combout  = ( \u0_cla32|U5_cla4|U4_clb|_or8_|y~1_combout  & ( !reg_b[24] $ (!reg_a[24] $ (\u0_cla32|U5_cla4|U4_clb|_or8_|y~2_combout )) ) ) # ( !\u0_cla32|U5_cla4|U4_clb|_or8_|y~1_combout  & ( !reg_b[24] $ (!reg_a[24] 
// $ (((\u0_cla32|U5_cla4|U4_clb|_or8_|y~2_combout ) # (\u0_cla32|U5_cla4|U4_clb|_or8_|y~0_combout )))) ) )

	.dataa(!reg_b[24]),
	.datab(!reg_a[24]),
	.datac(!\u0_cla32|U5_cla4|U4_clb|_or8_|y~0_combout ),
	.datad(!\u0_cla32|U5_cla4|U4_clb|_or8_|y~2_combout ),
	.datae(gnd),
	.dataf(!\u0_cla32|U5_cla4|U4_clb|_or8_|y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U6_cla4|U0_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U6_cla4|U0_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U6_cla4|U0_fa_v2|x2|_or|y~0 .lut_mask = 64'h6999699966996699;
defparam \u0_cla32|U6_cla4|U0_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N34
dffeas \reg_s[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U6_cla4|U0_fa_v2|x2|_or|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[24]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[24] .is_wysiwyg = "true";
defparam \reg_s[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \a[25]~input (
	.i(a[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[25]~input_o ));
// synopsys translate_off
defparam \a[25]~input .bus_hold = "false";
defparam \a[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y1_N20
dffeas \reg_a[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[25]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[25] .is_wysiwyg = "true";
defparam \reg_a[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \b[25]~input (
	.i(b[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[25]~input_o ));
// synopsys translate_off
defparam \b[25]~input .bus_hold = "false";
defparam \b[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y1_N53
dffeas \reg_b[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[25]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[25] .is_wysiwyg = "true";
defparam \reg_b[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N18
cyclonev_lcell_comb \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~0_combout  = ( reg_b[25] & ( !reg_a[25] ) ) # ( !reg_b[25] & ( reg_a[25] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_a[25]),
	.datae(gnd),
	.dataf(!reg_b[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N6
cyclonev_lcell_comb \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~1 (
// Equation(s):
// \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~1_combout  = ( \u0_cla32|U5_cla4|U4_clb|_or8_|y~2_combout  & ( \u0_cla32|U5_cla4|U4_clb|_or8_|y~1_combout  & ( !\u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (((!reg_b[24] & !reg_a[24]))) ) ) ) # ( 
// !\u0_cla32|U5_cla4|U4_clb|_or8_|y~2_combout  & ( \u0_cla32|U5_cla4|U4_clb|_or8_|y~1_combout  & ( !\u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (((!reg_b[24]) # (!reg_a[24]))) ) ) ) # ( \u0_cla32|U5_cla4|U4_clb|_or8_|y~2_combout  & ( 
// !\u0_cla32|U5_cla4|U4_clb|_or8_|y~1_combout  & ( !\u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (((!reg_b[24] & !reg_a[24]))) ) ) ) # ( !\u0_cla32|U5_cla4|U4_clb|_or8_|y~2_combout  & ( !\u0_cla32|U5_cla4|U4_clb|_or8_|y~1_combout  & ( 
// !\u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (((!reg_b[24] & ((!\u0_cla32|U5_cla4|U4_clb|_or8_|y~0_combout ) # (!reg_a[24]))) # (reg_b[24] & (!\u0_cla32|U5_cla4|U4_clb|_or8_|y~0_combout  & !reg_a[24])))) ) ) )

	.dataa(!\u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~0_combout ),
	.datab(!reg_b[24]),
	.datac(!\u0_cla32|U5_cla4|U4_clb|_or8_|y~0_combout ),
	.datad(!reg_a[24]),
	.datae(!\u0_cla32|U5_cla4|U4_clb|_or8_|y~2_combout ),
	.dataf(!\u0_cla32|U5_cla4|U4_clb|_or8_|y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~1 .extended_lut = "off";
defparam \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~1 .lut_mask = 64'h566A66AA556666AA;
defparam \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N7
dffeas \reg_s[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[25]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[25] .is_wysiwyg = "true";
defparam \reg_s[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \a[26]~input (
	.i(a[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[26]~input_o ));
// synopsys translate_off
defparam \a[26]~input .bus_hold = "false";
defparam \a[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y1_N56
dffeas \reg_a[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[26]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[26] .is_wysiwyg = "true";
defparam \reg_a[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \b[26]~input (
	.i(b[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[26]~input_o ));
// synopsys translate_off
defparam \b[26]~input .bus_hold = "false";
defparam \b[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N33
cyclonev_lcell_comb \reg_b[26]~feeder (
// Equation(s):
// \reg_b[26]~feeder_combout  = ( \b[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_b[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_b[26]~feeder .extended_lut = "off";
defparam \reg_b[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_b[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N35
dffeas \reg_b[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_b[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[26]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[26] .is_wysiwyg = "true";
defparam \reg_b[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N36
cyclonev_lcell_comb \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~2 (
// Equation(s):
// \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~2_combout  = ( reg_b[24] & ( (!\u0_cla32|U5_cla4|U4_clb|_or8_|y~2_combout  & (!reg_a[24] & ((!\u0_cla32|U5_cla4|U4_clb|_or8_|y~0_combout ) # (\u0_cla32|U5_cla4|U4_clb|_or8_|y~1_combout )))) ) ) # ( !reg_b[24] & ( 
// (!reg_a[24]) # ((!\u0_cla32|U5_cla4|U4_clb|_or8_|y~2_combout  & ((!\u0_cla32|U5_cla4|U4_clb|_or8_|y~0_combout ) # (\u0_cla32|U5_cla4|U4_clb|_or8_|y~1_combout )))) ) )

	.dataa(!\u0_cla32|U5_cla4|U4_clb|_or8_|y~2_combout ),
	.datab(!\u0_cla32|U5_cla4|U4_clb|_or8_|y~1_combout ),
	.datac(!\u0_cla32|U5_cla4|U4_clb|_or8_|y~0_combout ),
	.datad(!reg_a[24]),
	.datae(gnd),
	.dataf(!reg_b[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~2 .extended_lut = "off";
defparam \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~2 .lut_mask = 64'hFFA2FFA2A200A200;
defparam \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N42
cyclonev_lcell_comb \u0_cla32|U6_cla4|U2_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U6_cla4|U2_fa_v2|x2|_or|y~0_combout  = ( \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( reg_a[25] & ( !reg_a[26] $ (!reg_b[26] $ (reg_b[25])) ) ) ) # ( !\u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( reg_a[25] & ( !reg_a[26] $ 
// (reg_b[26]) ) ) ) # ( \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !reg_a[25] & ( !reg_a[26] $ (!reg_b[26]) ) ) ) # ( !\u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !reg_a[25] & ( !reg_a[26] $ (!reg_b[26] $ (reg_b[25])) ) ) )

	.dataa(!reg_a[26]),
	.datab(!reg_b[26]),
	.datac(!reg_b[25]),
	.datad(gnd),
	.datae(!\u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.dataf(!reg_a[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U6_cla4|U2_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U6_cla4|U2_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U6_cla4|U2_fa_v2|x2|_or|y~0 .lut_mask = 64'h6969666699996969;
defparam \u0_cla32|U6_cla4|U2_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N43
dffeas \reg_s[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U6_cla4|U2_fa_v2|x2|_or|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[26]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[26] .is_wysiwyg = "true";
defparam \reg_s[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \b[27]~input (
	.i(b[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[27]~input_o ));
// synopsys translate_off
defparam \b[27]~input .bus_hold = "false";
defparam \b[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y1_N11
dffeas \reg_b[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[27]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[27] .is_wysiwyg = "true";
defparam \reg_b[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \a[27]~input (
	.i(a[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[27]~input_o ));
// synopsys translate_off
defparam \a[27]~input .bus_hold = "false";
defparam \a[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y1_N23
dffeas \reg_a[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[27]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[27] .is_wysiwyg = "true";
defparam \reg_a[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N21
cyclonev_lcell_comb \u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~0_combout  = !reg_b[27] $ (!reg_a[27])

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_b[27]),
	.datad(!reg_a[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N48
cyclonev_lcell_comb \u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~1 (
// Equation(s):
// \u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~1_combout  = ( \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( reg_a[25] & ( !\u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[26] & ((!reg_b[25]) # (!reg_b[26]))) # (reg_a[26] & (!reg_b[25] & 
// !reg_b[26])))) ) ) ) # ( !\u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( reg_a[25] & ( !\u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[26] & !reg_b[26]))) ) ) ) # ( \u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !reg_a[25] & ( 
// !\u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[26]) # (!reg_b[26]))) ) ) ) # ( !\u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !reg_a[25] & ( !\u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[26] & ((!reg_b[25]) # (!reg_b[26]))) 
// # (reg_a[26] & (!reg_b[25] & !reg_b[26])))) ) ) )

	.dataa(!reg_a[26]),
	.datab(!\u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~0_combout ),
	.datac(!reg_b[25]),
	.datad(!reg_b[26]),
	.datae(!\u0_cla32|U6_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.dataf(!reg_a[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~1 .extended_lut = "off";
defparam \u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~1 .lut_mask = 64'h366C336666CC366C;
defparam \u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N49
dffeas \reg_s[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U6_cla4|U3_fa_v2|x2|_or|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[27]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[27] .is_wysiwyg = "true";
defparam \reg_s[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N54
cyclonev_lcell_comb \u0_cla32|U6_cla4|U4_clb|_or8_|y~1 (
// Equation(s):
// \u0_cla32|U6_cla4|U4_clb|_or8_|y~1_combout  = ( reg_b[26] & ( (!reg_b[27] & !reg_a[27]) ) ) # ( !reg_b[26] & ( (!reg_a[26]) # ((!reg_b[27] & !reg_a[27])) ) )

	.dataa(gnd),
	.datab(!reg_b[27]),
	.datac(!reg_a[27]),
	.datad(!reg_a[26]),
	.datae(gnd),
	.dataf(!reg_b[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U6_cla4|U4_clb|_or8_|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U6_cla4|U4_clb|_or8_|y~1 .extended_lut = "off";
defparam \u0_cla32|U6_cla4|U4_clb|_or8_|y~1 .lut_mask = 64'hFFC0FFC0C0C0C0C0;
defparam \u0_cla32|U6_cla4|U4_clb|_or8_|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N57
cyclonev_lcell_comb \u0_cla32|U6_cla4|U4_clb|_or8_|y~2 (
// Equation(s):
// \u0_cla32|U6_cla4|U4_clb|_or8_|y~2_combout  = (!reg_a[27] & (reg_b[27] & (reg_b[26] & reg_a[26]))) # (reg_a[27] & (((reg_b[26] & reg_a[26])) # (reg_b[27])))

	.dataa(!reg_a[27]),
	.datab(!reg_b[27]),
	.datac(!reg_b[26]),
	.datad(!reg_a[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U6_cla4|U4_clb|_or8_|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U6_cla4|U4_clb|_or8_|y~2 .extended_lut = "off";
defparam \u0_cla32|U6_cla4|U4_clb|_or8_|y~2 .lut_mask = 64'h1117111711171117;
defparam \u0_cla32|U6_cla4|U4_clb|_or8_|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N30
cyclonev_lcell_comb \u0_cla32|U6_cla4|U4_clb|_or8_|y~0 (
// Equation(s):
// \u0_cla32|U6_cla4|U4_clb|_or8_|y~0_combout  = ( reg_a[25] & ( ((reg_a[24] & reg_b[24])) # (reg_b[25]) ) ) # ( !reg_a[25] & ( (reg_a[24] & (reg_b[25] & reg_b[24])) ) )

	.dataa(gnd),
	.datab(!reg_a[24]),
	.datac(!reg_b[25]),
	.datad(!reg_b[24]),
	.datae(gnd),
	.dataf(!reg_a[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U6_cla4|U4_clb|_or8_|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U6_cla4|U4_clb|_or8_|y~0 .extended_lut = "off";
defparam \u0_cla32|U6_cla4|U4_clb|_or8_|y~0 .lut_mask = 64'h000300030F3F0F3F;
defparam \u0_cla32|U6_cla4|U4_clb|_or8_|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N39
cyclonev_lcell_comb \u0_cla32|U7_cla4|U0_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U7_cla4|U0_fa_v2|x2|_or|y~0_combout  = ( reg_b[28] & ( !reg_a[28] $ ((((!\u0_cla32|U6_cla4|U4_clb|_or8_|y~1_combout  & \u0_cla32|U6_cla4|U4_clb|_or8_|y~0_combout )) # (\u0_cla32|U6_cla4|U4_clb|_or8_|y~2_combout ))) ) ) # ( !reg_b[28] & ( 
// !reg_a[28] $ (((!\u0_cla32|U6_cla4|U4_clb|_or8_|y~2_combout  & ((!\u0_cla32|U6_cla4|U4_clb|_or8_|y~0_combout ) # (\u0_cla32|U6_cla4|U4_clb|_or8_|y~1_combout ))))) ) )

	.dataa(!reg_a[28]),
	.datab(!\u0_cla32|U6_cla4|U4_clb|_or8_|y~1_combout ),
	.datac(!\u0_cla32|U6_cla4|U4_clb|_or8_|y~2_combout ),
	.datad(!\u0_cla32|U6_cla4|U4_clb|_or8_|y~0_combout ),
	.datae(gnd),
	.dataf(!reg_b[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U7_cla4|U0_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U7_cla4|U0_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U7_cla4|U0_fa_v2|x2|_or|y~0 .lut_mask = 64'h5A9A5A9AA565A565;
defparam \u0_cla32|U7_cla4|U0_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N40
dffeas \reg_s[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U7_cla4|U0_fa_v2|x2|_or|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[28]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[28] .is_wysiwyg = "true";
defparam \reg_s[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N36
cyclonev_lcell_comb \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~0_combout  = ( reg_b[29] & ( !reg_a[29] ) ) # ( !reg_b[29] & ( reg_a[29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_a[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reg_b[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N42
cyclonev_lcell_comb \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~1 (
// Equation(s):
// \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~1_combout  = ( \u0_cla32|U6_cla4|U4_clb|_or8_|y~1_combout  & ( reg_a[28] & ( !\u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (((!\u0_cla32|U6_cla4|U4_clb|_or8_|y~2_combout  & !reg_b[28]))) ) ) ) # ( 
// !\u0_cla32|U6_cla4|U4_clb|_or8_|y~1_combout  & ( reg_a[28] & ( !\u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (((!\u0_cla32|U6_cla4|U4_clb|_or8_|y~2_combout  & (!reg_b[28] & !\u0_cla32|U6_cla4|U4_clb|_or8_|y~0_combout )))) ) ) ) # ( 
// \u0_cla32|U6_cla4|U4_clb|_or8_|y~1_combout  & ( !reg_a[28] & ( !\u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (((!\u0_cla32|U6_cla4|U4_clb|_or8_|y~2_combout ) # (!reg_b[28]))) ) ) ) # ( !\u0_cla32|U6_cla4|U4_clb|_or8_|y~1_combout  & ( !reg_a[28] & ( 
// !\u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~0_combout  $ (((!reg_b[28]) # ((!\u0_cla32|U6_cla4|U4_clb|_or8_|y~2_combout  & !\u0_cla32|U6_cla4|U4_clb|_or8_|y~0_combout )))) ) ) )

	.dataa(!\u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~0_combout ),
	.datab(!\u0_cla32|U6_cla4|U4_clb|_or8_|y~2_combout ),
	.datac(!reg_b[28]),
	.datad(!\u0_cla32|U6_cla4|U4_clb|_or8_|y~0_combout ),
	.datae(!\u0_cla32|U6_cla4|U4_clb|_or8_|y~1_combout ),
	.dataf(!reg_a[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~1 .extended_lut = "off";
defparam \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~1 .lut_mask = 64'h565A56566AAA6A6A;
defparam \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N43
dffeas \reg_s[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[29]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[29] .is_wysiwyg = "true";
defparam \reg_s[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N57
cyclonev_lcell_comb \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~2 (
// Equation(s):
// \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~2_combout  = ( reg_b[28] & ( (!reg_a[28] & (!\u0_cla32|U6_cla4|U4_clb|_or8_|y~2_combout  & ((!\u0_cla32|U6_cla4|U4_clb|_or8_|y~0_combout ) # (\u0_cla32|U6_cla4|U4_clb|_or8_|y~1_combout )))) ) ) # ( !reg_b[28] & ( 
// (!reg_a[28]) # ((!\u0_cla32|U6_cla4|U4_clb|_or8_|y~2_combout  & ((!\u0_cla32|U6_cla4|U4_clb|_or8_|y~0_combout ) # (\u0_cla32|U6_cla4|U4_clb|_or8_|y~1_combout )))) ) )

	.dataa(!reg_a[28]),
	.datab(!\u0_cla32|U6_cla4|U4_clb|_or8_|y~1_combout ),
	.datac(!\u0_cla32|U6_cla4|U4_clb|_or8_|y~0_combout ),
	.datad(!\u0_cla32|U6_cla4|U4_clb|_or8_|y~2_combout ),
	.datae(gnd),
	.dataf(!reg_b[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~2 .extended_lut = "off";
defparam \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~2 .lut_mask = 64'hFBAAFBAAA200A200;
defparam \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N0
cyclonev_lcell_comb \u0_cla32|U7_cla4|U2_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U7_cla4|U2_fa_v2|x2|_or|y~0_combout  = ( reg_b[29] & ( !reg_a[30] $ (!reg_b[30] $ (((!\u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~2_combout ) # (reg_a[29])))) ) ) # ( !reg_b[29] & ( !reg_a[30] $ (!reg_b[30] $ (((reg_a[29] & 
// !\u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~2_combout )))) ) )

	.dataa(!reg_a[30]),
	.datab(!reg_b[30]),
	.datac(!reg_a[29]),
	.datad(!\u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.datae(gnd),
	.dataf(!reg_b[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U7_cla4|U2_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U7_cla4|U2_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U7_cla4|U2_fa_v2|x2|_or|y~0 .lut_mask = 64'h6966696699699969;
defparam \u0_cla32|U7_cla4|U2_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N1
dffeas \reg_s[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U7_cla4|U2_fa_v2|x2|_or|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[30]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[30] .is_wysiwyg = "true";
defparam \reg_s[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N54
cyclonev_lcell_comb \u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~0 (
// Equation(s):
// \u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~0_combout  = !reg_b[31] $ (!reg_a[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_b[31]),
	.datad(!reg_a[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~0 .extended_lut = "off";
defparam \u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N18
cyclonev_lcell_comb \u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~1 (
// Equation(s):
// \u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~1_combout  = ( \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( reg_b[29] & ( !\u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[30] & ((!reg_a[29]) # (!reg_b[30]))) # (reg_a[30] & (!reg_a[29] & 
// !reg_b[30])))) ) ) ) # ( !\u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( reg_b[29] & ( !\u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[30] & !reg_b[30]))) ) ) ) # ( \u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !reg_b[29] & ( 
// !\u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[30]) # (!reg_b[30]))) ) ) ) # ( !\u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~2_combout  & ( !reg_b[29] & ( !\u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~0_combout  $ (((!reg_a[30] & ((!reg_a[29]) # (!reg_b[30]))) 
// # (reg_a[30] & (!reg_a[29] & !reg_b[30])))) ) ) )

	.dataa(!\u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~0_combout ),
	.datab(!reg_a[30]),
	.datac(!reg_a[29]),
	.datad(!reg_b[30]),
	.datae(!\u0_cla32|U7_cla4|U1_fa_v2|x2|_or|y~2_combout ),
	.dataf(!reg_b[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~1 .extended_lut = "off";
defparam \u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~1 .lut_mask = 64'h566A556666AA566A;
defparam \u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N19
dffeas \reg_s[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0_cla32|U7_cla4|U3_fa_v2|x2|_or|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_s[31]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_s[31] .is_wysiwyg = "true";
defparam \reg_s[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
