
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.12

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.26 source latency shift_reg[4]$_DFF_PN0_/CLK ^
  -0.26 target latency shift_reg[3]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg[7]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    0.71 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net11 (net)
                  0.05    0.00    0.71 ^ hold1/A (sky130_fd_sc_hd__buf_2)
     8    0.04    0.20    0.22    0.93 ^ hold1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.20    0.00    0.93 ^ shift_reg[7]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.93   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.26 ^ shift_reg[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.26   clock reconvergence pessimism
                          0.36    0.62   library removal time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: parallel_in[2] (input port clocked by core_clock)
Endpoint: shift_reg[2]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ parallel_in[2] (in)
                                         parallel_in[2] (net)
                  0.00    0.00    0.20 ^ input3/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.06    0.26 ^ input3/X (sky130_fd_sc_hd__clkbuf_1)
                                         net4 (net)
                  0.04    0.00    0.26 ^ _16_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.38 ^ _16_/X (sky130_fd_sc_hd__mux2_1)
                                         _02_ (net)
                  0.05    0.00    0.38 ^ shift_reg[2]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.38   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.26 ^ shift_reg[2]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.26   clock reconvergence pessimism
                         -0.03    0.22   library hold time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    0.71 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net11 (net)
                  0.05    0.00    0.71 ^ hold1/A (sky130_fd_sc_hd__buf_2)
     8    0.04    0.20    0.22    0.93 ^ hold1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.20    0.00    0.93 ^ shift_reg[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.93   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    5.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.26 ^ shift_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.26   clock reconvergence pessimism
                          0.19    5.45   library recovery time
                                  5.45   data required time
-----------------------------------------------------------------------------
                                  5.45   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  4.52   slack (MET)


Startpoint: shift_reg[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: serial_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.26 ^ shift_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.00    0.04    0.36    0.61 v shift_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net10 (net)
                  0.04    0.00    0.61 v output9/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.68 v output9/X (sky130_fd_sc_hd__clkbuf_1)
                                         serial_out (net)
                  0.02    0.00    0.68 v serial_out (out)
                                  0.68   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  4.12   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    0.71 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net11 (net)
                  0.05    0.00    0.71 ^ hold1/A (sky130_fd_sc_hd__buf_2)
     8    0.04    0.20    0.22    0.93 ^ hold1/X (sky130_fd_sc_hd__buf_2)
                                         net1 (net)
                  0.20    0.00    0.93 ^ shift_reg[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.93   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    5.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.26 ^ shift_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.26   clock reconvergence pessimism
                          0.19    5.45   library recovery time
                                  5.45   data required time
-----------------------------------------------------------------------------
                                  5.45   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  4.52   slack (MET)


Startpoint: shift_reg[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: serial_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.26 ^ shift_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.00    0.04    0.36    0.61 v shift_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net10 (net)
                  0.04    0.00    0.61 v output9/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.68 v output9/X (sky130_fd_sc_hd__clkbuf_1)
                                         serial_out (net)
                  0.02    0.00    0.68 v serial_out (out)
                                  0.68   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  4.12   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.304677128791809

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8698

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.1060054823756218

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.10895799845457077

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9729

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.14    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.26 ^ shift_reg[1]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.37    0.62 v shift_reg[1]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.28    0.91 v _14_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.91 v shift_reg[0]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
           0.91   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.14    5.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.26 ^ shift_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.26   clock reconvergence pessimism
  -0.12    5.14   library setup time
           5.14   data required time
---------------------------------------------------------
           5.14   data required time
          -0.91   data arrival time
---------------------------------------------------------
           4.23   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[5]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.14    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.26 ^ shift_reg[5]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.31    0.57 ^ shift_reg[5]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.11    0.68 ^ _10_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.68 ^ shift_reg[4]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
           0.68   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.14    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.26 ^ shift_reg[4]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.26   clock reconvergence pessimism
  -0.03    0.22   library hold time
           0.22   data required time
---------------------------------------------------------
           0.22   data required time
          -0.68   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2559

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2579

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.6837

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
4.1163

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
602.062308

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.05e-05   1.29e-06   9.57e-11   7.18e-05  53.6%
Combinational          6.79e-06   5.07e-06   5.63e-11   1.19e-05   8.9%
Clock                  2.75e-05   2.27e-05   1.38e-11   5.02e-05  37.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.05e-04   2.91e-05   1.66e-10   1.34e-04 100.0%
                          78.3%      21.7%       0.0%
