Info: Generated by version: 18.1 build 221
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo --family="Stratix 10" --part=1SG280HU2F50E2VG
Progress: Loading fifo_dcfifo/dc_fifo.qsys
Progress: Reading input file
Progress: Adding dc_fifo_0 [altera_generic_component 1.0]
Progress: Parameterizing module dc_fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: dc_fifo.dc_fifo_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Info: dc_fifo: "Transforming system: dc_fifo"
Info: dc_fifo: "Naming system components in system: dc_fifo"
Info: dc_fifo: "Processing generation queue"
Info: dc_fifo: "Generating: dc_fifo"
Info: dc_fifo: "Generating: dc_fifo_0"
Info: dc_fifo: Done "dc_fifo" with 2 modules, 1 files
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo.qsys --output-directory=/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	1 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo.qsys --synthesis=VERILOG --output-directory=/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo --family="Stratix 10" --part=1SG280HU2F50E2VG
Progress: Loading fifo_dcfifo/dc_fifo.qsys
Progress: Reading input file
Progress: Adding dc_fifo_0 [altera_generic_component 1.0]
Progress: Parameterizing module dc_fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: dc_fifo.dc_fifo_0: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Info: dc_fifo: "Transforming system: dc_fifo"
Info: dc_fifo: "Naming system components in system: dc_fifo"
Info: dc_fifo: "Processing generation queue"
Info: dc_fifo: "Generating: dc_fifo"
Info: dc_fifo: "Generating: dc_fifo_0"
Info: dc_fifo: Done "dc_fifo" with 2 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo.qsys --synthesis=VERILOG --ipxact --output-directory=/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_dcfifo/dc_fifo --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: Finished: IP-XACT
