read -sv run_verilog_mid/adder_32b_23_76_1fb0ee184690331949be534889674306.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_23_76_1fb0ee184690331949be534889674306_yosys.v
