# vsim +UVM_TESTNAME=rf_r_stat_test -assertdebug -coverage -fsmdebug -c -debugDB top_opt 
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.param_pkg
# Loading work.seq_item_pkg
# Loading work.reg_model_pkg
# Loading work.seq_lib_pkg
# Loading work.rf_agent_pkg
# Loading work.test_lib_pkg
# Loading work.apb_rf_pkg
# Loading work.top_sv_unit
# Loading work.top(fast)
# Loading work.apb_rf_intf(fast)
# Loading work.apb_register_file(fast)
# Loading D:\questasim_10.0b\uvm-1.0p1\win32\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.0p1 
# (C) 2007-2011 Mentor Graphics Corporation
# (C) 2007-2011 Cadence Design Systems, Inc.
# (C) 2006-2011 Synopsys, Inc.
# ----------------------------------------------------------------
# UVM_INFO @ 0: reporter [RNTST] Running test rf_r_stat_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               rf_r_stat_test          -     @460 
#   rf_env_h                 apb_rf_env              -     @469 
#     rf_agent_h             rf_agent                -     @481 
#       rf_drv               rf_driver               -     @622 
#         rsp_port           uvm_analysis_port       -     @637 
#         sqr_pull_port      uvm_seq_item_pull_port  -     @629 
#       rf_sqr               rf_sequencer            -     @513 
#         rsp_export         uvm_analysis_export     -     @520 
#         seq_item_export    uvm_seq_item_pull_imp   -     @614 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
# --------------------------------------------------------------
# 
# UVM_INFO E:/UVM/APB_register_file/tb/seq_lib//reg_seq_read_stat.svh(16) @ 0: uvm_test_top.rf_env_h.rf_agent_h.rf_sqr@@seq_1 [Initial stat reg] stat_reg = 0
# stat = 0
# 
# UVM_INFO E:/UVM/APB_register_file/tb/seq_lib//reg_seq_read_stat.svh(22) @ 100: uvm_test_top.rf_env_h.rf_agent_h.rf_sqr@@seq_1 [After read stat reg] stat_reg = 0
# stat = 0
# 
# UVM_INFO E:/UVM/APB_register_file/tb/seq_lib//reg_seq_read_stat.svh(16) @ 100: uvm_test_top.rf_env_h.rf_agent_h.rf_sqr@@seq_1 [Initial stat reg] stat_reg = 0
# stat = 0
# 
# UVM_INFO E:/UVM/APB_register_file/tb/seq_lib//reg_seq_read_stat.svh(22) @ 140: uvm_test_top.rf_env_h.rf_agent_h.rf_sqr@@seq_1 [After read stat reg] stat_reg = 0
# stat = 0
# 
# UVM_INFO verilog_src/uvm-1.0p1/src/base/uvm_objection.svh(1116) @ 140: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    7
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [After read stat reg]     2
# [Initial stat reg]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# ** Note: $finish    : D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_root.svh(392)
#    Time: 140 ns  Iteration: 50  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/questasim_10.0b/win32/../verilog_src/uvm-1.0p1/src/base/uvm_root.svh line 392
