#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Apr 22 01:33:53 2024
# Process ID: 3712
# Current directory: C:/Users/ay140/Desktop/Boids_FPGA/project_1.runs/synth_1
# Command line: vivado.exe -log Wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Wrapper.tcl
# Log file: C:/Users/ay140/Desktop/Boids_FPGA/project_1.runs/synth_1/Wrapper.vds
# Journal file: C:/Users/ay140/Desktop/Boids_FPGA/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Wrapper.tcl -notrace
Command: synth_design -top Wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1624
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/ay140/Desktop/Boids_FPGA/BPU/BPU.v:8]
WARNING: [Synth 8-6901] identifier 'screenEnd' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/VGA_files/VGAController.v:24]
WARNING: [Synth 8-992] hazard is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:106]
WARNING: [Synth 8-992] BypassX_B is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:129]
WARNING: [Synth 8-992] stall is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:148]
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:44]
WARNING: [Synth 8-6901] identifier 'conditional_branch' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:73]
WARNING: [Synth 8-6901] identifier 'conditional_increment' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:73]
WARNING: [Synth 8-6901] identifier 'conditional_branch' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:74]
WARNING: [Synth 8-6901] identifier 'jumping' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:76]
WARNING: [Synth 8-6901] identifier 'jump_destination' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:76]
WARNING: [Synth 8-6901] identifier 'flush' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:80]
WARNING: [Synth 8-6901] identifier 'flush' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:85]
WARNING: [Synth 8-6901] identifier 'flush' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:87]
WARNING: [Synth 8-6901] identifier 'isLwX' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:111]
WARNING: [Synth 8-6901] identifier 'X_writeback_reg' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:111]
WARNING: [Synth 8-6901] identifier 'X_writeback_reg' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:111]
WARNING: [Synth 8-6901] identifier 'X_writeback_reg' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:111]
WARNING: [Synth 8-6901] identifier 'X_writeback_reg' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:111]
WARNING: [Synth 8-6901] identifier 'x_loc_out_testing' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:129]
WARNING: [Synth 8-6901] identifier 'which_boid_to_write_to_one_hot' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:131]
WARNING: [Synth 8-6901] identifier 'BITS_FOR_BOIDS' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:141]
WARNING: [Synth 8-6901] identifier 'BITS_FOR_BOIDS' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:143]
WARNING: [Synth 8-6901] identifier 'screenEnd_out' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:276]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.148 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Wrapper' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:27]
INFO: [Synth 8-6157] synthesizing module 'BPU' [C:/Users/ay140/Desktop/Boids_FPGA/BPU/BPU.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BPU' (1#1) [C:/Users/ay140/Desktop/Boids_FPGA/BPU/BPU.v:11]
INFO: [Synth 8-6157] synthesizing module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/tristate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tristate' (2#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/tristate.v:1]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:204]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:205]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:208]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:210]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:200]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:200]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:204]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:205]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:208]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:210]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:200]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:200]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:204]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:205]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:208]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:210]
WARNING: [Synth 8-605] same-named implicit nets 'screenEnd_out' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:200]
INFO: [Synth 8-556] previous implicit net 'screenEnd_out' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:200]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:204]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:205]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:208]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:210]
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:22]
INFO: [Synth 8-6157] synthesizing module 'carry_look_ahead_adder' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/carry_look_ahead_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla_8' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/cla_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'bitwise_and_8' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/logic/bitwise_and_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bitwise_and_8' (3#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/logic/bitwise_and_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'bitwise_or_8' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/logic/bitwise_or_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bitwise_or_8' (4#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/logic/bitwise_or_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'propagate_generate_block' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/cla_8.v:73]
INFO: [Synth 8-6155] done synthesizing module 'propagate_generate_block' (5#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/cla_8.v:73]
INFO: [Synth 8-6157] synthesizing module 'look_ahead' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/cla_8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'look_ahead' (6#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/cla_8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cla_8' (7#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/cla_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'carry_look_ahead_adder' (8#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/carry_look_ahead_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'dffe_ref' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dffe_ref' (9#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register' (10#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'get_instr' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:230]
INFO: [Synth 8-6155] done synthesizing module 'get_instr' (11#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:230]
WARNING: [Synth 8-7071] port 'isAdd' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isAddi' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isSub' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isAnd' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'IsOr' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isSll' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isSra' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isMul' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isDiv' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isLw' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isJ' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isBne' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isJr' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isBlt' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isBex' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7071] port 'isSetx' of module 'get_instr' is unconnected for instance 'get_instrD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:107]
WARNING: [Synth 8-7023] instance 'get_instrD' of module 'get_instr' has 20 connections declared, but only 4 given [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:107]
INFO: [Synth 8-6157] synthesizing module 'instruction_registers' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:270]
INFO: [Synth 8-6157] synthesizing module 'get_type' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:218]
INFO: [Synth 8-6155] done synthesizing module 'get_type' (12#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:218]
WARNING: [Synth 8-7071] port 'isI' of module 'get_type' is unconnected for instance 'get_typeD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:278]
WARNING: [Synth 8-7071] port 'isJ1' of module 'get_type' is unconnected for instance 'get_typeD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:278]
WARNING: [Synth 8-7071] port 'isJ2' of module 'get_type' is unconnected for instance 'get_typeD' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:278]
WARNING: [Synth 8-7023] instance 'get_typeD' of module 'get_type' has 5 connections declared, but only 2 given [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:278]
INFO: [Synth 8-6155] done synthesizing module 'instruction_registers' (13#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:270]
WARNING: [Synth 8-7071] port 'writeback_reg' of module 'instruction_registers' is unconnected for instance 'instr_regs' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:108]
WARNING: [Synth 8-7071] port 'will_writeback' of module 'instruction_registers' is unconnected for instance 'instr_regs' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:108]
WARNING: [Synth 8-7023] instance 'instr_regs' of module 'instruction_registers' has 5 connections declared, but only 3 given [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:111]
WARNING: [Synth 8-7071] port 'isI' of module 'get_type' is unconnected for instance 'get_typeX' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:124]
WARNING: [Synth 8-7071] port 'isJ1' of module 'get_type' is unconnected for instance 'get_typeX' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:124]
WARNING: [Synth 8-7071] port 'isJ2' of module 'get_type' is unconnected for instance 'get_typeX' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:124]
WARNING: [Synth 8-7023] instance 'get_typeX' of module 'get_type' has 5 connections declared, but only 2 given [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:124]
WARNING: [Synth 8-7071] port 'regA' of module 'instruction_registers' is unconnected for instance 'instr_regsM' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:132]
WARNING: [Synth 8-7023] instance 'instr_regsM' of module 'instruction_registers' has 5 connections declared, but only 4 given [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:134]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:136]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:137]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'cnot' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/cnot.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cnot' (14#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/cnot.v:1]
INFO: [Synth 8-6157] synthesizing module 'bitwise_and_32' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/logic/bitwise_and_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bitwise_and_32' (15#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/logic/bitwise_and_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'bitwise_or_32' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/logic/bitwise_or_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bitwise_or_32' (16#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/logic/bitwise_or_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_logical_right' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_logical_left.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_log_left_1' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_log_left_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_log_left_1' (17#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_log_left_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_log_left_2' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_log_left_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_log_left_2' (18#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_log_left_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_log_left_4' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_log_left_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_log_left_4' (19#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_log_left_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_log_left_8' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_log_left_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_log_left_8' (20#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_log_left_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_log_left_16' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_log_left_16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_log_left_16' (21#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_log_left_16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_logical_right' (22#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_logical_left.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_arithmetic_right' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_arithmetic_right.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_ari_right_1' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_ari_right_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_ari_right_1' (23#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_ari_right_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_ari_right_2' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_ari_right_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_ari_right_2' (24#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_ari_right_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_ari_right_4' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_ari_right_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_ari_right_4' (25#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_ari_right_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_ari_right_8' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_ari_right_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_ari_right_8' (26#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_ari_right_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_ari_right_16' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_ari_right_16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_ari_right_16' (27#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_ari_right_16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_arithmetic_right' (28#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_arithmetic_right.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_8' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux8.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux4.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (29#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (30#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_8' (31#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux8.v:1]
INFO: [Synth 8-6157] synthesizing module 'or_32' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/logic/or_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'or_32' (32#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/logic/or_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (33#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'multdiv' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/multdiv/multdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'abs' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/abs.v:1]
INFO: [Synth 8-6157] synthesizing module 'twos_complement' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/twos_complement.v:1]
INFO: [Synth 8-6155] done synthesizing module 'twos_complement' (34#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/twos_complement.v:1]
INFO: [Synth 8-6155] done synthesizing module 'abs' (35#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/abs.v:1]
INFO: [Synth 8-6157] synthesizing module 'wallaceTreeMultiplier' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/multdiv/wallaceTreee.v:3]
INFO: [Synth 8-6157] synthesizing module 'bit_adder' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/1bit_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bit_adder' (36#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/1bit_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wallaceTreeMultiplier' (37#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/multdiv/wallaceTreee.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/multdiv/divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter64' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/multdiv/counter64.v:1]
INFO: [Synth 8-6157] synthesizing module 'T_flip_flop' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/T_flip_flop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'T_flip_flop' (38#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/T_flip_flop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter64' (39#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/multdiv/counter64.v:1]
INFO: [Synth 8-6157] synthesizing module 'register64' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/register64.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register64' (40#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/register64.v:1]
WARNING: [Synth 8-7071] port 'clr' of module 'register64' is unconnected for instance 'reg1' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/multdiv/divider.v:29]
WARNING: [Synth 8-7023] instance 'reg1' of module 'register64' has 5 connections declared, but only 4 given [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/multdiv/divider.v:29]
INFO: [Synth 8-6155] done synthesizing module 'divider' (41#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/multdiv/divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multdiv' (42#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/multdiv/multdiv.v:1]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:205]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:205]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:45]
INFO: [Synth 8-6155] done synthesizing module 'processor' (43#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v:22]
WARNING: [Synth 8-7023] instance 'CPU' of module 'processor' has 16 connections declared, but only 15 given [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:68]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/ay140/Desktop/Boids_FPGA/ROM.v:2]
	Parameter MEMFILE bound to: 104'b01000010010100000101010100101111011100110110110101100001011011000110110000101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'BPU/small.mem' is read successfully [C:/Users/ay140/Desktop/Boids_FPGA/ROM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (44#1) [C:/Users/ay140/Desktop/Boids_FPGA/ROM.v:2]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder32' [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/decoder32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder32' (45#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/decoder32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (46#1) [C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/regfile.v:1]
ERROR: [Synth 8-448] named port connection 'reg_out26' does not exist for instance 'RegisterFile' of module 'regfile' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:96]
ERROR: [Synth 8-448] named port connection 'reg_out27' does not exist for instance 'RegisterFile' of module 'regfile' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:96]
ERROR: [Synth 8-448] named port connection 'reg_out28' does not exist for instance 'RegisterFile' of module 'regfile' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:96]
ERROR: [Synth 8-448] named port connection 'reg_out29' does not exist for instance 'RegisterFile' of module 'regfile' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:96]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/ay140/Desktop/Boids_FPGA/RAM.v:2]
ERROR: [Synth 8-6156] failed synthesizing module 'RAM' [C:/Users/ay140/Desktop/Boids_FPGA/RAM.v:2]
ERROR: [Synth 8-6156] failed synthesizing module 'Wrapper' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.148 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 85 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 01:34:05 2024...
