{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746205105608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746205105609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  2 17:58:25 2025 " "Processing started: Fri May  2 17:58:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746205105609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746205105609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc-v -c risc-v " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc-v -c risc-v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746205105609 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746205106081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746205106082 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_V2K_KEYWORD" "signed cpu.v(988) " "Verilog HDL Declaration warning at cpu.v(988): \"signed\" is Verilog-2001 keyword" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 988 0 0 } }  } 0 10456 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is Verilog-2001 keyword" 0 0 "Analysis & Synthesis" 0 -1 1746205116484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 29 29 " "Found 29 design units, including 29 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIG_ROM_1024X32_Instructionsrom " "Found entity 1: DIG_ROM_1024X32_Instructionsrom" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instructions_rom " "Found entity 2: Instructions_rom" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "3 DIG_RegisterFile " "Found entity 3: DIG_RegisterFile" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "4 register_file " "Found entity 4: register_file" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "5 DIG_CounterPreset " "Found entity 5: DIG_CounterPreset" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "6 program_counter " "Found entity 6: program_counter" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "7 CompSigned " "Found entity 7: CompSigned" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "8 CompUnsigned " "Found entity 8: CompUnsigned" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "9 Mux_2x1_NBits " "Found entity 9: Mux_2x1_NBits" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "10 shifter_logical_left " "Found entity 10: shifter_logical_left" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "11 shifter_logic_arithmetic_right " "Found entity 11: shifter_logic_arithmetic_right" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "12 DIG_Add " "Found entity 12: DIG_Add" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "13 Mux_8x1 " "Found entity 13: Mux_8x1" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 462 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "14 Mux_8x1_NBits " "Found entity 14: Mux_8x1_NBits" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "15 arethmetic_and_logic_unit " "Found entity 15: arethmetic_and_logic_unit" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "16 Mux_4x1_NBits " "Found entity 16: Mux_4x1_NBits" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 644 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "17 DIG_BitExtender " "Found entity 17: DIG_BitExtender" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "18 sign_extender " "Found entity 18: sign_extender" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "19 adder " "Found entity 19: adder" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "20 large_sign_extender " "Found entity 20: large_sign_extender" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 712 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "21 shifter " "Found entity 21: shifter" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 727 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "22 strDataGen_inc " "Found entity 22: strDataGen_inc" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "23 strGen_inc " "Found entity 23: strGen_inc" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "24 DIG_RAMDualPort " "Found entity 24: DIG_RAMDualPort" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "25 outDataGen_inc " "Found entity 25: outDataGen_inc" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "26 RAM32Bit_gen0 " "Found entity 26: RAM32Bit_gen0" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 980 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "27 data_ram " "Found entity 27: data_ram" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "28 control_unit " "Found entity 28: control_unit" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""} { "Info" "ISGN_ENTITY_NAME" "29 cpu " "Found entity 29: cpu" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205116486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746205116486 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk cpu.v(1307) " "Verilog HDL Implicit Net warning at cpu.v(1307): created implicit net for \"clk\"" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1307 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746205116556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instructions_rom Instructions_rom:Instructions_rom_i0 " "Elaborating entity \"Instructions_rom\" for hierarchy \"Instructions_rom:Instructions_rom_i0\"" {  } { { "cpu.v" "Instructions_rom_i0" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_ROM_1024X32_Instructionsrom Instructions_rom:Instructions_rom_i0\|DIG_ROM_1024X32_Instructionsrom:DIG_ROM_1024X32_Instructionsrom_i0 " "Elaborating entity \"DIG_ROM_1024X32_Instructionsrom\" for hierarchy \"Instructions_rom:Instructions_rom_i0\|DIG_ROM_1024X32_Instructionsrom:DIG_ROM_1024X32_Instructionsrom_i0\"" {  } { { "cpu.v" "DIG_ROM_1024X32_Instructionsrom_i0" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116586 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "my_rom.data_a 0 cpu.v(10) " "Net \"my_rom.data_a\" at cpu.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746205116590 "|cpu|Instructions_rom:Instructions_rom_i0|DIG_ROM_1024X32_Instructionsrom:DIG_ROM_1024X32_Instructionsrom_i0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "my_rom.waddr_a 0 cpu.v(10) " "Net \"my_rom.waddr_a\" at cpu.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746205116590 "|cpu|Instructions_rom:Instructions_rom_i0|DIG_ROM_1024X32_Instructionsrom:DIG_ROM_1024X32_Instructionsrom_i0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "my_rom.we_a 0 cpu.v(10) " "Net \"my_rom.we_a\" at cpu.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746205116590 "|cpu|Instructions_rom:Instructions_rom_i0|DIG_ROM_1024X32_Instructionsrom:DIG_ROM_1024X32_Instructionsrom_i0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file_i1 " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file_i1\"" {  } { { "cpu.v" "register_file_i1" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_RegisterFile register_file:register_file_i1\|DIG_RegisterFile:DIG_RegisterFile_i0 " "Elaborating entity \"DIG_RegisterFile\" for hierarchy \"register_file:register_file_i1\|DIG_RegisterFile:DIG_RegisterFile_i0\"" {  } { { "cpu.v" "DIG_RegisterFile_i0" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:program_counter_i2 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:program_counter_i2\"" {  } { { "cpu.v" "program_counter_i2" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_CounterPreset program_counter:program_counter_i2\|DIG_CounterPreset:DIG_CounterPreset_i0 " "Elaborating entity \"DIG_CounterPreset\" for hierarchy \"program_counter:program_counter_i2\|DIG_CounterPreset:DIG_CounterPreset_i0\"" {  } { { "cpu.v" "DIG_CounterPreset_i0" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arethmetic_and_logic_unit arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3 " "Elaborating entity \"arethmetic_and_logic_unit\" for hierarchy \"arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\"" {  } { { "cpu.v" "arethmetic_and_logic_unit_i3" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompSigned arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|CompSigned:CompSigned_i0 " "Elaborating entity \"CompSigned\" for hierarchy \"arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|CompSigned:CompSigned_i0\"" {  } { { "cpu.v" "CompSigned_i0" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompUnsigned arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|CompUnsigned:CompUnsigned_i1 " "Elaborating entity \"CompUnsigned\" for hierarchy \"arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|CompUnsigned:CompUnsigned_i1\"" {  } { { "cpu.v" "CompUnsigned_i1" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1_NBits arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|Mux_2x1_NBits:Mux_2x1_NBits_i2 " "Elaborating entity \"Mux_2x1_NBits\" for hierarchy \"arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|Mux_2x1_NBits:Mux_2x1_NBits_i2\"" {  } { { "cpu.v" "Mux_2x1_NBits_i2" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_logical_left arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|shifter_logical_left:shifter_logical_left_i3 " "Elaborating entity \"shifter_logical_left\" for hierarchy \"arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|shifter_logical_left:shifter_logical_left_i3\"" {  } { { "cpu.v" "shifter_logical_left_i3" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_logic_arithmetic_right arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4 " "Elaborating entity \"shifter_logic_arithmetic_right\" for hierarchy \"arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4\"" {  } { { "cpu.v" "shifter_logic_arithmetic_right_i4" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1_NBits arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4\|Mux_2x1_NBits:Mux_2x1_NBits_i0 " "Elaborating entity \"Mux_2x1_NBits\" for hierarchy \"arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4\|Mux_2x1_NBits:Mux_2x1_NBits_i0\"" {  } { { "cpu.v" "Mux_2x1_NBits_i0" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_Add arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|DIG_Add:DIG_Add_i5 " "Elaborating entity \"DIG_Add\" for hierarchy \"arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|DIG_Add:DIG_Add_i5\"" {  } { { "cpu.v" "DIG_Add_i5" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_8x1 arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|Mux_8x1:Mux_8x1_i6 " "Elaborating entity \"Mux_8x1\" for hierarchy \"arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|Mux_8x1:Mux_8x1_i6\"" {  } { { "cpu.v" "Mux_8x1_i6" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_8x1_NBits arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|Mux_8x1_NBits:Mux_8x1_NBits_i7 " "Elaborating entity \"Mux_8x1_NBits\" for hierarchy \"arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3\|Mux_8x1_NBits:Mux_8x1_NBits_i7\"" {  } { { "cpu.v" "Mux_8x1_NBits_i7" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1_NBits Mux_4x1_NBits:Mux_4x1_NBits_i4 " "Elaborating entity \"Mux_4x1_NBits\" for hierarchy \"Mux_4x1_NBits:Mux_4x1_NBits_i4\"" {  } { { "cpu.v" "Mux_4x1_NBits_i4" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:sign_extender_i5 " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:sign_extender_i5\"" {  } { { "cpu.v" "sign_extender_i5" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_BitExtender sign_extender:sign_extender_i5\|DIG_BitExtender:DIG_BitExtender_i0 " "Elaborating entity \"DIG_BitExtender\" for hierarchy \"sign_extender:sign_extender_i5\|DIG_BitExtender:DIG_BitExtender_i0\"" {  } { { "cpu.v" "DIG_BitExtender_i0" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder_i6 " "Elaborating entity \"adder\" for hierarchy \"adder:adder_i6\"" {  } { { "cpu.v" "adder_i6" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "large_sign_extender large_sign_extender:large_sign_extender_i9 " "Elaborating entity \"large_sign_extender\" for hierarchy \"large_sign_extender:large_sign_extender_i9\"" {  } { { "cpu.v" "large_sign_extender_i9" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_BitExtender large_sign_extender:large_sign_extender_i9\|DIG_BitExtender:DIG_BitExtender_i0 " "Elaborating entity \"DIG_BitExtender\" for hierarchy \"large_sign_extender:large_sign_extender_i9\|DIG_BitExtender:DIG_BitExtender_i0\"" {  } { { "cpu.v" "DIG_BitExtender_i0" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter_i12 " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter_i12\"" {  } { { "cpu.v" "shifter_i12" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram data_ram:data_ram_i13 " "Elaborating entity \"data_ram\" for hierarchy \"data_ram:data_ram_i13\"" {  } { { "cpu.v" "data_ram_i13" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM32Bit_gen0 data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0 " "Elaborating entity \"RAM32Bit_gen0\" for hierarchy \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\"" {  } { { "cpu.v" "RAM32Bit_gen0_i0" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_Add data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_Add:DIG_Add_i0 " "Elaborating entity \"DIG_Add\" for hierarchy \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_Add:DIG_Add_i0\"" {  } { { "cpu.v" "DIG_Add_i0" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strDataGen_inc data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|strDataGen_inc:strDataGen_inc_i1 " "Elaborating entity \"strDataGen_inc\" for hierarchy \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|strDataGen_inc:strDataGen_inc_i1\"" {  } { { "cpu.v" "strDataGen_inc_i1" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205116929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strGen_inc data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|strGen_inc:strGen_inc_i2 " "Elaborating entity \"strGen_inc\" for hierarchy \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|strGen_inc:strGen_inc_i2\"" {  } { { "cpu.v" "strGen_inc_i2" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205117092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1_NBits data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|strGen_inc:strGen_inc_i2\|Mux_4x1_NBits:Mux_4x1_NBits_i0 " "Elaborating entity \"Mux_4x1_NBits\" for hierarchy \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|strGen_inc:strGen_inc_i2\|Mux_4x1_NBits:Mux_4x1_NBits_i0\"" {  } { { "cpu.v" "Mux_4x1_NBits_i0" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205117120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1_NBits data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|strGen_inc:strGen_inc_i2\|Mux_2x1_NBits:Mux_2x1_NBits_i2 " "Elaborating entity \"Mux_2x1_NBits\" for hierarchy \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|strGen_inc:strGen_inc_i2\|Mux_2x1_NBits:Mux_2x1_NBits_i2\"" {  } { { "cpu.v" "Mux_2x1_NBits_i2" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205117147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_RAMDualPort data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i3 " "Elaborating entity \"DIG_RAMDualPort\" for hierarchy \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i3\"" {  } { { "cpu.v" "DIG_RAMDualPort_i3" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205117155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1_NBits data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|Mux_2x1_NBits:Mux_2x1_NBits_i4 " "Elaborating entity \"Mux_2x1_NBits\" for hierarchy \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|Mux_2x1_NBits:Mux_2x1_NBits_i4\"" {  } { { "cpu.v" "Mux_2x1_NBits_i4" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205117167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outDataGen_inc data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|outDataGen_inc:outDataGen_inc_i10 " "Elaborating entity \"outDataGen_inc\" for hierarchy \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|outDataGen_inc:outDataGen_inc_i10\"" {  } { { "cpu.v" "outDataGen_inc_i10" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205117177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_BitExtender data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|outDataGen_inc:outDataGen_inc_i10\|DIG_BitExtender:DIG_BitExtender_i1 " "Elaborating entity \"DIG_BitExtender\" for hierarchy \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|outDataGen_inc:outDataGen_inc_i10\|DIG_BitExtender:DIG_BitExtender_i1\"" {  } { { "cpu.v" "DIG_BitExtender_i1" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205117201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_BitExtender data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|outDataGen_inc:outDataGen_inc_i10\|DIG_BitExtender:DIG_BitExtender_i2 " "Elaborating entity \"DIG_BitExtender\" for hierarchy \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|outDataGen_inc:outDataGen_inc_i10\|DIG_BitExtender:DIG_BitExtender_i2\"" {  } { { "cpu.v" "DIG_BitExtender_i2" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205117209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1_NBits Mux_2x1_NBits:Mux_2x1_NBits_i18 " "Elaborating entity \"Mux_2x1_NBits\" for hierarchy \"Mux_2x1_NBits:Mux_2x1_NBits_i18\"" {  } { { "cpu.v" "Mux_2x1_NBits_i18" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205117220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit_i19 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit_i19\"" {  } { { "cpu.v" "control_unit_i19" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205117242 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s8 cpu.v(1201) " "Verilog HDL or VHDL warning at cpu.v(1201): object \"s8\" assigned a value but never read" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 1201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746205117242 "|cpu|control_unit:control_unit_i19"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i7\|memory_rtl_0 " "Inferred dual-clock RAM node \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i7\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1746205117925 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i8\|memory_rtl_0 " "Inferred dual-clock RAM node \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i8\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1746205117925 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i9\|memory_rtl_0 " "Inferred dual-clock RAM node \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i9\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1746205117925 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i3\|memory_rtl_0 " "Inferred dual-clock RAM node \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i3\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1746205117926 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "register_file:register_file_i1\|DIG_RegisterFile:DIG_RegisterFile_i0\|memory " "RAM logic \"register_file:register_file_i1\|DIG_RegisterFile:DIG_RegisterFile_i0\|memory\" is uninferred due to asynchronous read logic" {  } { { "cpu.v" "memory" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 96 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1746205117926 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1746205117926 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 41 C:/Users/snakeAs/Desktop/RISC-V/FPGA/db/risc-v.ram0_DIG_ROM_1024X32_Instructionsrom_de80530d.hdl.mif " "Memory depth (64) in the design file differs from memory depth (41) in the Memory Initialization File \"C:/Users/snakeAs/Desktop/RISC-V/FPGA/db/risc-v.ram0_DIG_ROM_1024X32_Instructionsrom_de80530d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1746205117927 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i7\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i7\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i8\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i8\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i9\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i9\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i3\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i3\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746205118895 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1746205118895 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1746205118895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i7\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i7\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205118954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i7\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"data_ram:data_ram_i13\|RAM32Bit_gen0:RAM32Bit_gen0_i0\|DIG_RAMDualPort:DIG_RAMDualPort_i7\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746205118954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746205118954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746205118954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746205118954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746205118954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746205118954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746205118954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746205118954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746205118954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746205118954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746205118954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746205118954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746205118954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746205118954 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746205118954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0d1 " "Found entity 1: altsyncram_g0d1" {  } { { "db/altsyncram_g0d1.tdf" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/db/altsyncram_g0d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746205118994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746205118994 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1746205119601 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746205121293 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746205125078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746205125078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3771 " "Implemented 3771 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746205125263 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746205125263 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3705 " "Implemented 3705 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746205125263 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1746205125263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746205125263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746205125297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  2 17:58:45 2025 " "Processing ended: Fri May  2 17:58:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746205125297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746205125297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746205125297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746205125297 ""}
