Hi, Iâ€™m Rohit Kumar Yadav

ðŸŽ“ Electronics & Communication Engineering (ECE) student  
ðŸ’» Aspiring RTL / VLSI Design Engineer  
ðŸ”§ Interested in Digital Design, Verilog HDL, and ASIC fundamentals  

---

### About Me
- Currently learning **RTL design using Verilog HDL**
- Focused on **clean, synthesizable code & proper testbenches**
- Building projects step-by-step for **industry readiness**
- Interested in **Embedded Hardware & VLSI domain**

---

### Skills & Tools
- **Languages:** Verilog HDL, C (basic)
- **Concepts:** Logic design, Combinational & Sequential circuits
- **Tools:** Icarus Verilog, GTKWave, Git & GitHub
- **Learning:** SystemVerilog, FSMs, Verification basics

---

### RTL Projects
- Logic Gates (AND, OR, NAND, NOR, XOR, XNOR)
- Half Adder & Full Adder
- Multiplexers (2:1, 4:1)
- More projects coming soon 

Check my repositories to see RTL design & testbench implementations.

---

### Goal
To become a **skilled RTL Design Engineer** and work on **real silicon-level designs**.

---

### Connect with Me
- GitHub: @rohitkumaryadav26
- Gmail:  rk0062526@gmail.com
