# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1870 6.4e-05 512 80 280 305920 8.8712 6.73235 49.0912 209.577 274.38 274.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 830 0.000256 512 230 550 53248 3.68963 1.70189 17.248 52.3863 75.1889 75.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1680 0.001024 2048 190 360 18240 1.36067 11.5999 52.3592 65.364 65.4195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1630 0.000512 1024 320 430 34880 1.67117 13.4861 52.4579 67.6561 67.7171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 460 0.000256 512 110 470 36864 5.13098 1.704 10.8013 52.3931 70.2184 70.3617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 520 3.2e-05 1024 120 390 360448 95.5105 26.8255 339.085 834.931 1296.6 1296.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 980 0.001024 1024 390 1280 12032 1.36218 0.761856 17.0154 51.2718 70.5094 70.6048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 1450 0.000512 1024 450 400 31232 1.43792 1.66707 25.5502 52.3917 81.1177 81.1992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1400 0.000128 512 320 230 132096 6.37306 3.4064 19.4826 104.544 133.96 134.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1440 0.001024 512 360 1240 16512 0.369024 0.362496 10.1578 13.2262 24.1876 24.2653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1870 6.4e-05 512 80 280 305856 8.88336 6.74208 55.7946 209.559 281.087 281.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 0.000256 512 230 550 52992 3.66525 1.69462 20.0861 51.9745 77.582 77.7155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1680 0.001024 2048 190 360 18216 1.36054 13.5064 52.3337 67.2456 67.3037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1630 0.000512 1024 320 430 34848 1.66755 15.3754 52.4389 69.5268 69.5849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 460 0.000256 512 110 470 36864 4.97568 1.67379 12.4471 51.2147 70.5004 70.6485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 520 3.2e-05 1024 120 390 350208 95.8829 26.6056 204.35 828.337 1155.42 1155.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 980 0.001024 1024 390 1280 11808 1.35405 0.761376 19.4004 50.0228 71.6412 71.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1450 0.000512 1024 450 400 31104 1.44189 1.6591 15.1731 52.3725 70.7195 70.7959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1400 0.000128 512 320 230 131328 6.40531 3.42221 22.0678 104.501 136.55 136.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1440 0.001024 512 360 1240 16416 0.369568 0.363264 12.239 13.2205 26.2677 26.3434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1870 6.4e-05 512 80 280 305920 8.8671 6.74432 58.4642 211.672 285.855 285.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 0.000256 512 230 550 52480 3.65094 1.68573 20.7548 52.222 78.476 78.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1680 0.001024 2048 190 360 18240 1.36381 14.0981 52.9259 68.4314 68.4899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1630 0.000512 1024 320 430 34880 1.6673 16.0463 52.997 70.7534 70.8154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 460 0.000256 512 110 470 35840 5.10102 1.69043 12.6636 52.2321 71.8752 72.0223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 520 3.2e-05 1024 120 390 358400 96.1116 26.9234 217.422 846.047 1186.75 1186.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 980 0.001024 1024 390 1280 11840 1.34435 0.772096 20.3943 51.1939 73.8068 73.8948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1450 0.000512 1024 450 400 31200 1.43776 1.66707 15.8918 52.888 71.9635 72.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1400 0.000128 512 320 230 131840 6.41466 3.41571 23.1438 105.946 139.078 139.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1440 0.001024 512 360 1240 16320 0.36736 0.362496 12.6917 13.2978 26.7914 26.8689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1870 6.4e-05 512 80 280 305664 8.84928 6.73997 54.3518 209.5 279.547 279.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 0.000256 512 230 550 52224 3.65904 1.68406 19.1996 51.7159 76.4262 76.5563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1680 0.001024 2048 190 360 18240 1.36362 13.1766 52.4438 67.0276 67.0838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1630 0.000512 1024 320 430 34848 1.67104 14.9884 52.4513 69.1524 69.2103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 460 0.000256 512 110 470 36864 5.02851 1.68755 12.1689 51.731 70.797 70.9427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 520 3.2e-05 1024 120 390 344064 96.066 27.9935 194.712 823.979 1143 1143.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 980 0.001024 1024 390 1280 11520 1.35184 0.756832 18.366 49.9164 70.4935 70.5782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1450 0.000512 1024 450 400 31104 1.43434 1.66131 14.7915 52.2567 70.2157 70.2915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1400 0.000128 512 320 230 130560 6.38304 3.40493 21.3404 104.223 135.503 135.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1440 0.001024 512 360 1240 16320 0.368768 0.362496 11.8042 13.2001 25.8053 25.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1870 6.4e-05 512 80 280 306000 8.9047 6.74829 54.9969 209.712 280.475 280.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 0.000256 512 230 550 52800 3.65328 1.6896 19.6836 51.7327 76.9202 77.0499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1680 0.001024 2048 190 360 18200 1.35965 13.3813 52.3624 67.1474 67.2051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1630 0.000512 1024 320 430 34800 1.66298 15.2044 52.4119 69.3216 69.3802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 460 0.000256 512 110 470 35200 5.15914 1.68755 11.746 51.7452 70.5224 70.6674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 520 3.2e-05 1024 120 390 345600 96.1008 26.5126 198.47 824.248 1145.58 1145.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 980 0.001024 1024 390 1280 11600 1.36125 0.760608 18.5147 49.9298 70.6708 70.7604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1450 0.000512 1024 450 400 31000 1.44179 1.65715 14.9485 52.3019 70.4231 70.4971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1400 0.000128 512 320 230 131200 6.40755 3.4183 21.7607 104.302 136.047 136.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1440 0.001024 512 360 1240 16400 0.370272 0.363264 12.0848 13.2124 26.1022 26.1796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1870 6.4e-05 512 80 280 305984 8.85101 6.74166 56.9467 209.775 282.422 282.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 0.000256 512 230 550 51968 3.68864 1.69168 20.0449 51.9529 77.5409 77.6691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1680 0.001024 2048 190 360 18144 1.35578 13.7748 52.282 67.4539 67.5123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1630 0.000512 1024 320 430 34832 1.66829 15.7529 52.5046 69.9691 70.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 460 0.000256 512 110 470 35840 4.95344 1.65107 12.4257 50.7609 69.9739 70.1189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 520 3.2e-05 1024 120 390 344064 96.8026 26.548 203.454 827.587 1154.64 1154.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 980 0.001024 1024 390 1280 11648 1.35389 0.764064 19.5242 50.0464 71.7886 71.8713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1450 0.000512 1024 450 400 30912 1.43418 1.6567 15.4544 52.2895 70.9096 70.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1400 0.000128 512 320 230 132608 6.37539 3.41408 22.8037 104.854 137.603 137.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1440 0.001024 512 360 1240 16128 0.365824 0.360448 12.2887 13.1356 26.2211 26.2981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1870 6.4e-05 512 80 280 305760 8.8679 6.74182 57.0444 209.609 282.374 282.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 0.000256 512 230 550 51840 3.69162 1.68832 20.0302 51.7858 77.3606 77.4902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1680 0.001024 2048 190 360 18120 1.35578 13.7359 52.2383 67.3707 67.4286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1630 0.000512 1024 320 430 34800 1.66893 15.7281 52.4732 69.9116 69.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 460 0.000256 512 110 470 34560 5.188 1.68954 12.0482 51.8289 70.9323 71.0817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 520 3.2e-05 1024 120 390 353280 94.5839 26.4991 208.813 824.863 1155 1155.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 980 0.001024 1024 390 1280 11520 1.36384 0.759808 19.2759 49.9711 71.4711 71.5571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1450 0.000512 1024 450 400 31200 1.44192 1.66243 15.5478 52.4736 71.2033 71.2765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1400 0.000128 512 320 230 130560 6.43312 3.41606 22.4133 104.602 137.02 137.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1440 0.001024 512 360 1240 16080 0.36864 0.359424 12.2612 13.0987 26.1668 26.2471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1870 6.4e-05 512 80 280 305664 8.84531 6.73498 55.0802 209.831 280.598 280.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 0.000256 512 230 550 53248 3.69069 1.70394 19.8603 52.4804 77.8941 78.0225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1680 0.001024 2048 190 360 18176 1.36269 13.3796 52.413 67.2034 67.2592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1630 0.000512 1024 320 430 34816 1.67309 15.1935 52.5081 69.4164 69.4766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 460 0.000256 512 110 470 36864 5.13693 1.70528 12.4057 52.4911 71.9163 72.0648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 520 3.2e-05 1024 120 390 360448 95.2049 26.8247 206.243 835.86 1164.37 1164.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 980 0.001024 1024 390 1280 11264 1.34147 0.754752 18.3248 49.6456 70.1685 70.2542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1450 0.000512 1024 450 400 31232 1.44195 1.67402 15.1267 52.5292 70.8434 70.9193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1400 0.000128 512 320 230 131072 6.4224 3.40864 21.8409 104.697 136.521 136.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1440 0.001024 512 360 1240 16128 0.366592 0.360448 11.9111 13.1053 25.8131 25.8904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1870 6.4e-05 512 80 280 304896 8.86208 6.72973 55.3852 209.524 280.611 280.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 0.000256 512 230 550 52224 3.66832 1.6855 19.6892 51.8386 77.0372 77.1727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1680 0.001024 2048 190 360 18048 1.3544 13.3661 52.2384 67.0025 67.0617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1630 0.000512 1024 320 430 34752 1.66672 15.3348 52.506 69.5473 69.6059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 460 0.000256 512 110 470 30720 5.11485 1.62365 10.4537 49.786 67.1614 67.3015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 520 3.2e-05 1024 120 390 344064 96.0747 26.4803 198.525 824.952 1146.27 1146.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 980 0.001024 1024 390 1280 11520 1.36806 0.765568 18.7052 50.0701 71.0128 71.0953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1450 0.000512 1024 450 400 31104 1.4377 1.66938 15.2037 52.4418 70.8233 70.8936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1400 0.000128 512 320 230 129024 6.3448 3.40294 21.7 103.367 134.968 135.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1440 0.001024 512 360 1240 16128 0.366656 0.362016 12.0362 13.146 25.9803 26.0569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1870 6.4e-05 512 80 280 305600 8.8784 6.73984 59.5707 209.66 284.958 285.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 0.000256 512 230 550 51200 3.71824 1.68947 20.873 51.8393 78.277 78.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1680 0.001024 2048 190 360 18000 1.35504 14.4485 52.1313 67.9802 68.0347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1630 0.000512 1024 320 430 34600 1.65536 16.4445 52.312 70.454 70.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 460 0.000256 512 110 470 32000 5.33709 1.68755 11.7065 51.852 70.7645 70.9082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 520 3.2e-05 1024 120 390 332800 98.605 26.503 205.864 824.956 1156.17 1156.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 980 0.001024 1024 390 1280 11200 1.37222 0.761888 19.7038 50.0782 72.0196 72.1059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1450 0.000512 1024 450 400 30800 1.44384 1.66298 16.159 52.4734 71.8122 71.8884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1400 0.000128 512 320 230 128000 6.41072 3.40419 23.1279 103.366 136.464 136.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1440 0.001024 512 360 1240 16000 0.36784 0.360448 12.8941 13.1532 26.8462 26.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1870 6.4e-05 512 80 280 304128 8.83917 6.72461 69.9562 209.05 294.681 294.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 0.000256 512 230 550 53248 3.69869 1.7081 25.3181 52.5196 83.4026 83.5383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1680 0.001024 2048 190 360 17920 1.35235 16.8661 52.0258 70.2882 70.3534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1630 0.000512 1024 320 430 34560 1.65734 19.2512 52.2917 73.2444 73.3021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 460 0.000256 512 110 470 32768 4.99645 1.62224 14.0511 49.7928 70.646 70.7891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 520 3.2e-05 1024 120 390 360448 95.1869 26.822 261.572 835.321 1219.16 1219.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 980 0.001024 1024 390 1280 10240 1.33312 0.73728 21.3208 49.1066 72.6028 72.6847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1450 0.000512 1024 450 400 30720 1.4281 1.64566 18.9495 51.9742 74.0681 74.1451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1400 0.000128 512 320 230 131072 6.41731 3.41459 27.8932 104.692 142.576 142.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1440 0.001024 512 360 1240 15872 0.364832 0.357152 14.7948 13.0068 28.5962 28.6716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1870 6.4e-05 512 80 285 306048 8.8904 6.72838 92.7785 209.847 318.357 318.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 830 0.000256 512 230 555 54272 3.66362 1.70442 18.2522 52.4142 76.1878 76.3165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1680 0.001024 2048 190 360 18304 1.36838 11.4975 52.4967 65.4051 65.4621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1630 0.000512 1024 320 435 34880 1.67123 25.0177 52.5276 79.2569 79.3069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 460 0.000256 512 110 480 38912 4.99824 1.69984 11.3496 52.4355 70.6662 70.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 520 3.2e-05 1024 120 390 360448 95.6242 26.8186 353.841 835.736 1312.27 1312.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 980 0.001024 1024 390 1290 12032 1.35306 0.756608 16.6783 51.2495 70.1396 70.2353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1450 0.000512 1024 450 405 31360 1.43882 1.66707 24.3384 52.4851 79.9983 80.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1400 0.000128 512 320 240 131584 6.41754 3.40992 37.0103 104.975 151.97 152.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1440 0.001024 512 360 1245 16448 0.370688 0.382208 10.5029 13.2133 24.5382 24.6105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1870 6.4e-05 512 80 285 305920 8.90675 6.74614 57.6602 209.597 283.021 283.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 830 0.000256 512 230 555 54400 3.67626 1.70966 17.5002 52.5508 75.5935 75.7309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1680 0.001024 2048 190 360 18280 1.36141 11.5277 52.4117 65.3416 65.4073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1630 0.000512 1024 320 435 34880 1.66934 26.1386 52.4939 80.3447 80.3942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 460 0.000256 512 110 480 38400 5.07571 1.71184 11.3045 52.5653 70.8435 70.9878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 520 3.2e-05 1024 120 390 363520 95.5897 26.9444 369.969 837.781 1330.52 1330.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 980 0.001024 1024 390 1290 11840 1.35718 0.75776 16.7718 50.0591 69.0429 69.1343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1450 0.000512 1024 450 405 31360 1.44179 1.66605 25.6588 52.438 81.2709 81.3483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1400 0.000128 512 320 240 131840 6.44422 3.41834 36.2252 104.898 151.14 151.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1440 0.001024 512 360 1245 16480 0.370688 0.364512 10.6689 13.1994 24.6891 24.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1870 6.4e-05 512 80 285 305856 8.89974 6.73504 58.3303 209.636 283.712 283.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 830 0.000256 512 230 555 53760 3.6519 1.70061 17.2612 52.214 74.9876 75.1274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1680 0.001024 2048 190 360 18288 1.36602 11.504 52.4549 65.368 65.4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1630 0.000512 1024 320 435 34848 1.6681 25.7761 52.4612 79.9489 80.0154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 460 0.000256 512 110 480 36864 5.03373 1.6855 10.8482 51.7143 69.4663 69.6113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 520 3.2e-05 1024 120 390 356352 95.8756 26.7672 333.472 832.294 1288.66 1288.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 980 0.001024 1024 390 1290 11904 1.35341 0.7472 16.8043 51.1617 70.168 70.2626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1450 0.000512 1024 450 405 31296 1.44304 1.66912 25.3023 52.4617 80.9458 81.0238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1400 0.000128 512 320 240 131328 6.41818 3.41654 19.8995 104.729 134.623 134.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1440 0.001024 512 360 1245 16416 0.36864 0.3608 10.4144 13.1704 24.3856 24.4634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1870 6.4e-05 512 80 285 305760 8.90173 6.74378 49.5297 209.736 275.019 275.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 0.000256 512 230 555 54656 3.66422 1.70794 18.0383 52.5147 76.0867 76.2168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1680 0.001024 2048 190 360 18256 1.36192 11.7883 52.4305 65.6232 65.6796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1630 0.000512 1024 320 435 34832 1.66858 13.6417 52.4964 67.8486 67.9059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 460 0.000256 512 110 480 37632 5.02208 1.6945 11.3355 51.9228 70.1596 70.3078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 520 3.2e-05 1024 120 390 358400 96.3383 26.9272 186.656 837.129 1147.29 1147.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 980 0.001024 1024 390 1290 11872 1.34678 0.76896 17.2352 49.9702 69.421 69.5069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 1450 0.000512 1024 450 405 31360 1.44598 1.66666 26.5716 52.5189 82.2747 82.3447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1400 0.000128 512 320 240 131712 6.41411 3.41818 20.4038 104.816 135.207 135.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1440 0.001024 512 360 1245 16352 0.36864 0.362144 10.6843 13.1748 24.661 24.7371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1870 6.4e-05 512 80 285 305920 8.86294 6.73149 51.0537 209.607 276.366 276.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 0.000256 512 230 555 54272 3.65741 1.70602 18.2258 52.3909 76.1443 76.2738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1680 0.001024 2048 190 360 18240 1.35987 12.0304 52.3673 65.8002 65.8639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1630 0.000512 1024 320 435 34816 1.66912 14.0535 52.4407 68.206 68.2634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 460 0.000256 512 110 480 38912 5.00733 1.70211 11.9911 52.4049 71.2942 71.4411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 520 3.2e-05 1024 120 390 360448 95.2889 26.818 191.229 835.063 1148.65 1148.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 980 0.001024 1024 390 1290 12032 1.35981 0.774368 17.4956 51.2722 71.0015 71.0884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1450 0.000512 1024 450 405 31232 1.43907 1.66694 13.8759 52.3967 69.4481 69.5194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1400 0.000128 512 320 240 131072 6.41053 3.40787 20.8124 104.564 135.351 135.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1440 0.001024 512 360 1245 16384 0.370688 0.362624 10.4647 13.226 24.4967 24.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1870 6.4e-05 512 80 285 305568 8.87338 6.74035 57.6633 209.7 283.086 283.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 0.000256 512 230 555 52992 3.6672 1.69318 20.5501 52.0097 78.0815 78.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1680 0.001024 2048 190 360 18216 1.35578 13.9748 52.3721 67.7467 67.8065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1630 0.000512 1024 320 435 34848 1.66986 16.0406 52.5374 70.2913 70.3509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 460 0.000256 512 110 480 36864 4.97514 1.67011 13.1077 51.2492 71.1801 71.3287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 520 3.2e-05 1024 120 390 350208 95.7852 26.6015 207.973 828.901 1159.51 1159.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 980 0.001024 1024 390 1290 11808 1.35142 0.763456 19.9439 50.0388 72.1976 72.2845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1450 0.000512 1024 450 405 31248 1.44054 1.65888 15.7916 52.4102 71.373 71.4485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1400 0.000128 512 320 240 131328 6.40381 3.4217 23.7147 104.571 138.266 138.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1440 0.001024 512 360 1245 16416 0.3696 0.360448 12.6407 13.2383 26.6812 26.7573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1870 6.4e-05 512 80 285 305920 8.85917 6.73635 56.4058 209.621 281.73 281.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 0.000256 512 230 555 52480 3.65005 1.6855 19.8765 51.7164 77.0914 77.2265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1680 0.001024 2048 190 360 18240 1.36099 13.6765 52.4138 67.4917 67.5524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1630 0.000512 1024 320 435 34800 1.66621 15.6389 52.439 69.7854 69.8449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 460 0.000256 512 110 480 35840 5.0999 1.6855 12.4615 51.7267 71.1554 71.3081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 520 3.2e-05 1024 120 390 358400 96.0857 26.9162 208.684 837.838 1169.77 1169.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 980 0.001024 1024 390 1290 11520 1.35334 0.772864 18.8768 49.8941 70.9983 71.0834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1450 0.000512 1024 450 405 31200 1.4369 1.66448 15.3589 52.3771 70.9071 70.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1400 0.000128 512 320 240 131840 6.42118 3.41606 23.2398 104.916 138.149 138.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1440 0.001024 512 360 1245 16320 0.36704 0.361056 12.2819 13.1697 26.2549 26.3344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1870 6.4e-05 512 80 285 305664 8.84368 6.72973 60.645 209.719 286.044 286.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 0.000256 512 230 555 52224 3.65421 1.68682 21.2043 51.7671 78.4686 78.6102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1680 0.001024 2048 190 360 18240 1.36294 14.686 52.4961 68.5879 68.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1630 0.000512 1024 320 435 34752 1.66451 16.7743 52.4447 70.9259 70.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 460 0.000256 512 110 480 36864 5.02666 1.68131 13.6545 51.7803 72.3245 72.4697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 520 3.2e-05 1024 120 390 344064 96.0072 26.4315 214.618 824.813 1162.11 1162.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 980 0.001024 1024 390 1290 11520 1.35619 0.763936 20.3098 49.9419 72.474 72.5609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1450 0.000512 1024 450 405 31104 1.43587 1.66454 16.4729 52.3135 71.9564 72.0343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1400 0.000128 512 320 240 130560 6.39094 3.40403 24.7123 104.326 138.99 139.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1440 0.001024 512 360 1245 16320 0.36864 0.360832 13.0888 13.2156 27.1051 27.1828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1870 6.4e-05 512 80 285 306000 8.9041 6.75021 60.141 209.83 285.734 285.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 0.000256 512 230 555 52800 3.65264 1.68915 21.3014 51.7631 78.5735 78.7055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1680 0.001024 2048 190 360 18200 1.36029 14.5388 52.3891 68.3324 68.3909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1630 0.000512 1024 320 435 34800 1.66573 16.6387 52.5042 70.8512 70.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 460 0.000256 512 110 480 35200 5.1584 1.6912 13.0302 51.7823 71.8424 71.9887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 520 3.2e-05 1024 120 390 345600 95.9916 26.5175 213.543 824.669 1160.97 1161.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 980 0.001024 1024 390 1290 11600 1.35962 0.758336 20.3243 49.9415 72.4847 72.5709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1450 0.000512 1024 450 405 31200 1.44426 1.65974 16.3452 52.3267 71.8468 71.9287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1400 0.000128 512 320 240 129600 6.47478 3.41933 24.4042 104.36 138.811 138.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1440 0.001024 512 360 1245 16400 0.369568 0.364544 13.069 13.2202 27.0935 27.1711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1870 6.4e-05 512 80 285 305536 8.86422 6.73574 60.344 209.746 285.796 285.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 0.000256 512 230 555 53760 3.6305 1.69149 21.7345 51.9429 79.1556 79.2924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1680 0.001024 2048 190 360 18144 1.35734 14.5758 52.2765 68.2517 68.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1630 0.000512 1024 320 435 34720 1.66637 16.7425 52.4126 70.8646 70.9221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 460 0.000256 512 110 480 35840 4.95709 1.65446 13.272 50.7517 70.8162 70.9565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 520 3.2e-05 1024 120 390 344064 96.7684 26.5444 213.856 827.465 1164.87 1165.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 980 0.001024 1024 390 1290 11648 1.35648 0.761056 20.426 50.0447 72.6912 72.7757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1450 0.000512 1024 450 405 31136 1.43014 1.65578 16.5061 52.2833 71.9468 72.0222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1400 0.000128 512 320 240 130816 6.4391 3.42141 24.816 104.839 139.667 139.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1440 0.001024 512 360 1245 16128 0.366592 0.361024 12.8965 13.1382 26.8362 26.9093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1870 6.4e-05 512 80 285 305280 8.88602 6.74269 59.101 209.417 284.256 284.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 0.000256 512 230 555 51840 3.6863 1.6896 20.6965 51.7393 77.9649 78.0986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1680 0.001024 2048 190 360 18120 1.35197 14.2418 52.1924 67.8286 67.8899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1630 0.000512 1024 320 435 34800 1.67117 16.39 52.4932 70.5956 70.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 460 0.000256 512 110 480 34560 5.18614 1.68915 12.6029 51.7511 71.4096 71.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 520 3.2e-05 1024 120 390 353280 94.4868 26.4974 215.154 824.099 1160.48 1160.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 980 0.001024 1024 390 1290 11520 1.36214 0.761856 19.9407 49.9495 72.1125 72.1983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1450 0.000512 1024 450 405 31200 1.44179 1.66483 16.2416 52.4292 71.8485 71.9251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1400 0.000128 512 320 240 130560 6.43587 3.41606 24.2006 104.503 138.709 138.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1440 0.001024 512 360 1245 16080 0.367232 0.3584 12.6993 13.0865 26.5828 26.6593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1870 6.4e-05 512 80 285 305664 8.87194 6.73533 56.6449 209.79 282.152 282.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 0.000256 512 230 555 53248 3.69197 1.70803 20.2554 52.4682 78.2819 78.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1680 0.001024 2048 190 360 18176 1.35962 13.7704 52.4022 67.5749 67.6331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1630 0.000512 1024 320 435 34688 1.66317 15.6777 52.3919 69.7748 69.8343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 460 0.000256 512 110 480 36864 5.1368 1.70448 12.8663 52.4805 72.3646 72.5122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 520 3.2e-05 1024 120 390 360448 95.1903 26.8216 210.422 835.689 1168.37 1168.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 980 0.001024 1024 390 1290 11264 1.34237 0.755968 18.616 49.64 70.4574 70.5428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1450 0.000512 1024 450 405 31232 1.44237 1.67222 15.5733 52.5167 71.2743 71.3533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1400 0.000128 512 320 240 131072 6.41702 3.4127 23.3468 104.675 138.004 138.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1440 0.001024 512 360 1245 16128 0.366592 0.360448 12.2243 13.1009 26.1226 26.2021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1870 6.4e-05 512 80 285 304896 8.85965 6.72918 66.6408 209.336 291.677 291.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 0.000256 512 230 555 52224 3.66829 1.68614 23.4915 51.788 80.7918 80.9337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1680 0.001024 2048 190 360 18048 1.36269 16.0778 52.191 69.6747 69.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1630 0.000512 1024 320 435 34560 1.66093 18.3633 52.2629 72.3315 72.3932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 460 0.000256 512 110 480 30720 5.11229 1.6255 12.8053 49.7423 69.4718 69.6216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 520 3.2e-05 1024 120 390 344064 96.0976 26.4407 236.381 824.199 1183.36 1183.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 980 0.001024 1024 390 1290 11520 1.3097 0.763904 22.6054 50.041 74.8213 74.9103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1450 0.000512 1024 450 405 31104 1.44112 1.67091 18.203 52.3965 73.7806 73.8628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1400 0.000128 512 320 240 129024 6.34627 3.40224 27.0779 103.27 140.256 140.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1440 0.001024 512 360 1245 16128 0.367136 0.36464 14.4171 13.1372 28.3583 28.4431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1870 6.4e-05 512 80 285 305600 8.86474 6.73792 67.2373 209.482 292.434 292.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 0.000256 512 230 555 51200 3.71853 1.68675 23.3781 51.7973 80.7361 80.8714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1680 0.001024 2048 190 360 18000 1.35386 15.9723 52.0894 69.459 69.5203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1630 0.000512 1024 320 435 34600 1.66061 18.4547 52.3346 72.4922 72.5524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 460 0.000256 512 110 480 32000 5.33645 1.68755 13.4012 51.8092 72.4187 72.5654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 520 3.2e-05 1024 120 390 332800 98.6324 26.5048 229.433 824.257 1179.07 1179.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 980 0.001024 1024 390 1290 11200 1.3175 0.763552 22.3377 50.0552 74.5766 74.6619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1450 0.000512 1024 450 405 31200 1.44307 1.66502 18.3452 52.4299 73.9551 74.0331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1400 0.000128 512 320 240 128000 6.40662 3.4016 27.0684 103.277 140.309 140.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1440 0.001024 512 360 1245 16000 0.369152 0.360576 14.4678 13.142 28.4108 28.4847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1870 6.4e-05 512 80 285 304128 8.83005 6.72768 60.5461 209.054 285.262 285.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 0.000256 512 230 555 53248 3.70019 1.70768 21.9091 52.5225 79.991 80.1331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1680 0.001024 2048 190 360 17920 1.35168 14.4835 52.0273 67.9059 67.9649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1630 0.000512 1024 320 435 34560 1.6624 16.7342 52.3578 70.7979 70.8567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 460 0.000256 512 110 480 32768 4.99731 1.62461 12.6104 49.7833 69.2037 69.3524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 520 3.2e-05 1024 120 390 360448 95.1943 26.823 225.358 835.341 1182.96 1183.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 980 0.001024 1024 390 1290 10240 1.3368 0.74096 18.4183 49.1105 69.7059 69.7938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1450 0.000512 1024 450 405 30720 1.42637 1.64454 16.3491 51.9702 71.4602 71.5386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1400 0.000128 512 320 240 131072 6.41901 3.41402 25.2319 104.695 139.918 140.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1440 0.001024 512 360 1245 15872 0.3648 0.35792 12.8113 13.0095 26.612 26.6907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1870 6.4e-05 512 80 280 305664 8.86426 6.72765 55.2257 209.647 280.573 280.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 830 0.000256 512 230 560 53248 3.68877 1.70336 16.3 52.3668 74.2156 74.3561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1680 0.001024 2048 190 360 18304 1.36192 10.7858 52.4487 64.6395 64.6955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1630 0.000512 1024 320 440 34816 1.67066 23.9903 52.4558 78.1633 78.2131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 460 0.000256 512 110 480 35840 5.1808 1.70246 9.86758 52.3805 69.3171 69.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 520 3.2e-05 1024 120 400 339968 99.6604 26.9332 339.597 834.992 1301.43 1301.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 980 0.001024 1024 390 1280 11904 1.35994 0.757888 15.6263 51.2254 69.0706 69.1651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1450 0.000512 1024 450 400 31296 1.4377 1.67091 22.8222 52.4353 78.4382 78.5162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1400 0.000128 512 320 240 132096 6.39837 3.41373 34.9109 104.879 149.759 149.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1440 0.001024 512 360 1240 16448 0.36864 0.380992 9.96467 13.2134 24.0007 24.0712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1870 6.4e-05 512 80 280 305440 8.90634 6.74816 59.8175 209.717 285.297 285.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 830 0.000256 512 230 560 53120 3.7223 1.70979 18.4711 52.5787 76.6361 76.7816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1680 0.001024 2048 190 360 18280 1.36358 12.2307 52.4411 66.078 66.1356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1630 0.000512 1024 320 440 34800 1.66502 27.2813 52.4814 81.47 81.5389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 460 0.000256 512 110 480 35840 5.21622 1.71008 11.2253 52.5993 70.9319 71.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 520 3.2e-05 1024 120 400 337920 100.478 26.9455 340.346 838.344 1306.36 1306.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 980 0.001024 1024 390 1280 11840 1.35827 0.759712 17.6863 50.0746 69.977 70.0685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1450 0.000512 1024 450 400 31280 1.44419 1.6632 26.5481 52.4616 82.1901 82.2645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1400 0.000128 512 320 240 131840 6.43139 3.41974 35.2261 104.955 150.185 150.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1440 0.001024 512 360 1240 16400 0.3688 0.363232 11.2184 13.2087 25.2308 25.3168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1870 6.4e-05 512 80 280 305472 8.87965 6.73728 47.9851 209.64 273.351 273.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 830 0.000256 512 230 560 52992 3.68 1.69872 17.2105 52.2078 74.9654 75.0997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1680 0.001024 2048 190 360 18288 1.36333 11.4357 52.4534 65.2925 65.3516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1630 0.000512 1024 320 440 34800 1.66835 13.3054 52.4653 67.4797 67.5414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 460 0.000256 512 110 480 33792 5.20992 1.6855 9.81251 51.7065 68.5989 68.7492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 520 3.2e-05 1024 120 400 337920 99.7277 26.7518 299.2 832.307 1258.24 1258.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 980 0.001024 1024 390 1280 11904 1.35286 0.750048 16.3148 51.167 69.6854 69.7761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1450 0.000512 1024 450 400 31296 1.44486 1.66707 23.2588 52.4597 78.9036 78.9805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1400 0.000128 512 320 240 131328 6.41322 3.41366 19.3646 104.727 134.077 134.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1440 0.001024 512 360 1240 16416 0.36784 0.362944 10.3628 13.1686 24.3334 24.4096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1870 6.4e-05 512 80 280 305312 8.90262 6.74202 49.6126 209.592 274.956 275.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 0.000256 512 230 560 52864 3.73104 1.70966 17.6707 52.4834 75.7487 75.8877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1680 0.001024 2048 190 360 18256 1.36806 11.7944 52.396 65.6029 65.6645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1630 0.000512 1024 320 440 34776 1.66707 13.7377 52.448 67.8957 67.9526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 460 0.000256 512 110 480 34048 5.22698 1.69357 10.2305 51.8882 69.2215 69.3658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 520 3.2e-05 1024 120 400 336896 100.343 26.942 175.938 836.564 1140.03 1140.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 980 0.001024 1024 390 1280 11648 1.35162 0.76864 16.6333 49.9477 68.8043 68.8885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1450 0.000512 1024 450 400 31248 1.44646 1.66528 13.3938 52.4834 69.0589 69.1359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1400 0.000128 512 320 240 131712 6.41862 3.4175 20.0368 104.747 134.776 134.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1440 0.001024 512 360 1240 16352 0.36864 0.360544 10.6049 13.1629 24.5696 24.6457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1870 6.4e-05 512 80 280 305408 8.86186 6.73178 49.9006 209.81 275.416 275.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 0.000256 512 230 560 53248 3.69216 1.7056 17.6396 52.4483 75.6396 75.7784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1680 0.001024 2048 190 360 18240 1.35782 11.6546 52.4217 65.4751 65.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1630 0.000512 1024 320 440 34752 1.66336 13.7708 52.4718 67.95 68.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 460 0.000256 512 110 480 34816 5.24294 1.7015 10.3935 52.4516 69.967 70.1158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 520 3.2e-05 1024 120 400 335872 100.038 26.8233 176.618 835.878 1139.61 1139.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 980 0.001024 1024 390 1280 11776 1.36477 0.775648 16.5171 51.2912 70.0469 70.1325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1450 0.000512 1024 450 400 31232 1.43568 1.66931 13.4674 52.4494 69.0942 69.1691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1400 0.000128 512 320 240 131072 6.40998 3.41203 19.9955 104.665 134.637 134.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1440 0.001024 512 360 1240 16384 0.370016 0.363392 10.1569 13.2385 24.2015 24.2784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1870 6.4e-05 512 80 280 305280 8.88474 6.7441 61.6126 209.729 287.079 287.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 0.000256 512 230 560 51840 3.70966 1.6937 21.6023 52.0132 79.174 79.3084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1680 0.001024 2048 190 360 18216 1.3663 14.6976 52.3715 68.4786 68.5362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1630 0.000512 1024 320 440 34776 1.66451 17.1359 52.5123 71.3557 71.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 460 0.000256 512 110 480 32256 5.24128 1.67344 12.1434 51.2526 70.4978 70.6404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 520 3.2e-05 1024 120 400 331776 99.5548 26.6289 213.653 829.002 1169.09 1169.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 980 0.001024 1024 390 1280 11808 1.35709 0.759744 20.7908 50.1165 73.123 73.2088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1450 0.000512 1024 450 400 31104 1.43936 1.6632 16.6089 52.4165 72.1982 72.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1400 0.000128 512 320 240 131328 6.39942 3.42179 24.8618 104.581 139.42 139.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1440 0.001024 512 360 1240 16416 0.369504 0.362592 13.3334 13.2305 27.3682 27.4437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1870 6.4e-05 512 80 280 305280 8.86589 6.73776 43.2541 209.6 268.563 268.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 0.000256 512 230 560 50688 3.66938 1.67322 14.9549 51.2484 71.7056 71.8456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1680 0.001024 2048 190 360 18144 1.35987 10.4223 52.3348 64.1588 64.2185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1630 0.000512 1024 320 440 34704 1.66749 12.0363 52.4719 66.2186 66.2755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 460 0.000256 512 110 480 27648 5.28192 1.62189 7.47338 49.7227 64.2811 64.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 520 3.2e-05 1024 120 400 313344 100.627 26.2554 141.117 816.154 1084.39 1084.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 980 0.001024 1024 390 1280 11520 1.33821 0.755712 14.5807 49.7269 66.5042 66.5895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1450 0.000512 1024 450 400 31104 1.44179 1.6647 11.6976 52.4755 67.3518 67.4264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1400 0.000128 512 320 240 129024 6.39242 3.40992 17.242 103.773 130.974 131.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1440 0.001024 512 360 1240 16128 0.36992 0.366592 9.26797 13.1711 23.2461 23.3231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1870 6.4e-05 512 80 280 305280 8.86576 6.74202 59.1152 209.653 284.483 284.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 0.000256 512 230 560 51200 3.69955 1.68854 20.4933 51.7238 77.7629 77.9006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1680 0.001024 2048 190 360 18240 1.36621 14.1315 52.4186 67.9606 68.0228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1630 0.000512 1024 320 440 34720 1.66922 16.3085 52.4103 70.4317 70.4907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 460 0.000256 512 110 480 33280 5.25568 1.68755 11.9555 51.7392 70.8162 70.9678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 520 3.2e-05 1024 120 400 337920 100.097 26.921 207.744 838.056 1173.07 1173.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 980 0.001024 1024 390 1280 11520 1.35117 0.77024 19.6188 49.8996 71.7434 71.8321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1450 0.000512 1024 450 400 31200 1.43824 1.66707 15.8707 52.3846 71.4331 71.5201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1400 0.000128 512 320 240 131840 6.4257 3.41402 23.8996 104.934 138.83 138.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1440 0.001024 512 360 1240 16320 0.36864 0.362496 12.673 13.1713 26.648 26.7204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1870 6.4e-05 512 80 280 305280 8.86368 6.72768 41.8912 209.671 267.259 267.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 0.000256 512 230 560 51200 3.70035 1.68656 14.5756 51.771 71.8859 72.0275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1680 0.001024 2048 190 360 18080 1.3559 9.86598 52.1958 63.4617 63.5208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1630 0.000512 1024 320 440 34560 1.65501 11.4739 52.289 65.4609 65.5194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 460 0.000256 512 110 480 30720 5.38666 1.68346 8.00541 51.7766 67.0369 67.1853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 520 3.2e-05 1024 120 400 327680 99.2404 26.5439 142.006 824.19 1092.22 1092.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 980 0.001024 1024 390 1280 11520 1.36048 0.759808 13.9689 50.0019 66.1941 66.2802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1450 0.000512 1024 450 400 31040 1.43587 1.66528 11.211 52.265 66.6494 66.7259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1400 0.000128 512 320 240 128000 6.3807 3.39558 16.5436 103.258 129.729 129.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1440 0.001024 512 360 1240 16000 0.366176 0.36704 8.8569 13.1163 22.7775 22.8516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1870 6.4e-05 512 80 280 305280 8.83347 6.7336 55.3207 209.58 280.577 280.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 0.000256 512 230 560 52224 3.65622 1.68346 19.5567 51.7394 76.7876 76.9249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1680 0.001024 2048 190 360 18240 1.36006 13.3252 52.4615 67.1893 67.2518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1630 0.000512 1024 320 440 34752 1.66701 15.3596 52.4701 69.5407 69.5972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 460 0.000256 512 110 480 33792 5.20435 1.68189 11.476 51.7452 70.2935 70.4384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 520 3.2e-05 1024 120 400 331776 98.6284 26.4307 191.143 824.345 1140.79 1140.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 980 0.001024 1024 390 1280 11520 1.35536 0.756992 18.403 49.9225 70.5379 70.6232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1450 0.000512 1024 450 400 31104 1.42989 1.66269 14.8515 52.2772 70.292 70.3672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1400 0.000128 512 320 240 130560 6.38614 3.40509 22.1436 104.258 136.347 136.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1440 0.001024 512 360 1240 16320 0.36896 0.362496 11.9154 13.2046 25.9223 25.9983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1870 6.4e-05 512 80 280 304896 8.84979 6.72973 40.0281 209.553 265.267 265.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 0.000256 512 230 560 52224 3.66986 1.68566 14.2884 51.8415 71.6398 71.7742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1680 0.001024 2048 190 360 18048 1.35373 9.46176 52.2459 63.1036 63.1624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1630 0.000512 1024 320 440 34560 1.6592 11.0837 52.3823 65.1685 65.2295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 460 0.000256 512 110 480 30720 5.11136 1.62611 7.62374 49.7892 64.3294 64.4766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 520 3.2e-05 1024 120 400 319488 100.924 26.4397 133.108 825.107 1085.81 1086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 980 0.001024 1024 390 1280 11520 1.36086 0.76608 13.3295 50.0716 65.6293 65.7162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1450 0.000512 1024 450 400 31104 1.43888 1.67075 10.8503 52.4513 66.4821 66.5594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1400 0.000128 512 320 240 129024 6.34454 3.39901 15.9668 103.375 129.24 129.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1440 0.001024 512 360 1240 16128 0.36768 0.366528 8.54544 13.149 22.5005 22.5792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1870 6.4e-05 512 80 280 305600 8.90605 6.74458 57.9211 209.792 283.471 283.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 0.000256 512 230 560 51200 3.71043 1.69069 20.1373 51.74 77.4318 77.5727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1680 0.001024 2048 190 360 18200 1.35866 13.9842 52.3677 67.7519 67.8124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1630 0.000512 1024 320 440 34700 1.66707 16.1444 52.4084 70.2617 70.3204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 460 0.000256 512 110 480 35200 5.15667 1.68768 12.4874 51.7511 71.2678 71.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 520 3.2e-05 1024 120 400 320000 101.101 26.5073 193.819 824.252 1145.92 1146.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 980 0.001024 1024 390 1280 11600 1.35782 0.755776 19.1652 49.9282 71.3123 71.4005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1450 0.000512 1024 450 400 31000 1.44262 1.65795 15.5796 52.3064 71.0561 71.1291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1400 0.000128 512 320 240 131200 6.40342 3.42042 23.4367 104.306 137.721 137.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1440 0.001024 512 360 1240 16400 0.369056 0.363712 12.6098 13.2133 26.6267 26.7049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1870 6.4e-05 512 80 280 304800 8.87347 6.74205 41.2288 209.679 266.631 266.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 0.000256 512 230 560 51200 3.71789 1.69098 14.4653 51.8426 71.8739 72.0118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1680 0.001024 2048 190 360 18000 1.35757 9.7583 52.1361 63.292 63.3528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1630 0.000512 1024 320 440 34600 1.66317 11.4041 52.4472 65.5586 65.6181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 460 0.000256 512 110 480 32000 5.33898 1.68835 8.1992 51.8556 67.2672 67.4124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 520 3.2e-05 1024 120 400 307200 103.134 26.4971 131.987 825.045 1086.91 1087.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 980 0.001024 1024 390 1280 11200 1.37402 0.763904 13.2669 50.0812 65.5867 65.6712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1450 0.000512 1024 450 400 30800 1.4416 1.66502 11.0572 52.4788 66.7145 66.7901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1400 0.000128 512 320 240 128000 6.4095 3.40486 16.356 103.383 129.708 129.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1440 0.001024 512 360 1240 16000 0.369952 0.360832 8.72307 13.1559 22.6809 22.7568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1870 6.4e-05 512 80 280 305088 8.86032 6.73949 74.3799 209.797 299.885 299.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 0.000256 512 230 560 51968 3.69619 1.69056 26.2631 51.9626 83.7663 83.9044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1680 0.001024 2048 190 360 18144 1.35514 17.602 52.2859 71.2827 71.3458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1630 0.000512 1024 320 440 34720 1.67043 20.7401 52.4914 74.9431 75.0041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 460 0.000256 512 110 480 32256 5.16186 1.65082 14.7583 50.7663 72.5204 72.6651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 520 3.2e-05 1024 120 400 329728 99.5448 26.5505 256.902 827.74 1210.98 1211.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 980 0.001024 1024 390 1280 11648 1.29427 0.758656 25.3626 50.051 77.5672 77.6505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1450 0.000512 1024 450 400 30912 1.4336 1.65277 19.9456 52.2961 75.4 75.4763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1400 0.000128 512 320 240 130816 6.43674 3.41645 29.9207 104.866 144.794 144.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1440 0.001024 512 360 1240 16128 0.36608 0.360448 15.9144 13.1396 29.8504 29.9254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1870 6.4e-05 512 80 280 304640 8.84694 6.7297 48.9076 209.371 273.965 274.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 0.000256 512 230 560 50176 3.62768 1.65683 16.8414 50.7783 73.0604 73.1987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1680 0.001024 2048 190 360 17920 1.35578 11.5116 51.9329 64.8435 64.9015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1630 0.000512 1024 320 440 34496 1.65786 13.3284 52.2887 67.3173 67.3754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 460 0.000256 512 110 480 28672 5.02736 1.58077 8.82074 48.3939 64.0042 64.1511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 520 3.2e-05 1024 120 400 315392 98.5909 26.2226 158.972 807.898 1091.93 1092.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 980 0.001024 1024 390 1280 10752 1.34339 0.748608 15.524 49.5862 67.3037 67.3899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1450 0.000512 1024 450 400 30464 1.42755 1.64966 12.8618 52.0955 68.1099 68.1902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1400 0.000128 512 320 240 129024 6.37398 3.39459 19.6724 103.64 133.236 133.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1440 0.001024 512 360 1240 16128 0.370048 0.368768 10.4605 13.202 24.4698 24.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1870 6.4e-05 512 80 280 304800 8.88698 6.74634 71.2963 209.43 296.467 296.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 0.000256 512 230 560 51840 3.68579 1.69085 25.1061 51.7443 82.3808 82.5202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1680 0.001024 2048 190 360 18120 1.35555 16.9864 52.1937 70.578 70.6341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1630 0.000512 1024 320 440 34680 1.66298 19.6728 52.3972 73.7746 73.8325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 460 0.000256 512 110 480 34560 5.18525 1.68682 15.1467 51.7585 73.9512 74.0981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 520 3.2e-05 1024 120 400 322560 100.572 26.5061 239.299 824.223 1190.85 1191.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 980 0.001024 1024 390 1280 11520 1.30698 0.755872 24.1669 49.9483 76.2779 76.3658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1450 0.000512 1024 450 400 31200 1.44099 1.66566 19.1621 52.4295 74.7705 74.8457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1400 0.000128 512 320 240 130560 6.43078 3.41686 28.6641 104.513 143.18 143.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1440 0.001024 512 360 1240 16080 0.368096 0.360928 15.2086 13.0909 29.1017 29.1764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1870 6.4e-05 512 80 280 304320 8.85802 6.73542 48.3141 209.589 273.599 273.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 0.000256 512 230 560 49920 3.76211 1.68998 16.4856 51.8192 73.9123 74.0492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1680 0.001024 2048 190 360 18000 1.35923 11.6447 52.1986 65.2443 65.3025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1630 0.000512 1024 320 440 34560 1.66355 13.4525 52.3982 67.5567 67.6168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 460 0.000256 512 110 480 30720 5.40221 1.69024 9.40374 51.8328 68.5075 68.6552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 520 3.2e-05 1024 120 400 307200 103.025 26.6468 154.757 824.336 1109.01 1109.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 980 0.001024 1024 390 1280 11520 1.36806 0.768896 15.9928 51.1655 69.4003 69.4883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1450 0.000512 1024 450 400 30720 1.42867 1.64659 13.0003 51.9473 68.0933 68.1712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1400 0.000128 512 320 240 126720 6.44397 3.4033 19.0684 103.314 132.389 132.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1440 0.001024 512 360 1240 15840 0.367104 0.366432 10.1668 13.1677 24.1398 24.2159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1870 6.4e-05 512 80 280 305152 8.85581 6.73178 69.2307 209.647 294.574 294.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 0.000256 512 230 560 53248 3.69642 1.70394 25.0028 52.435 82.9933 83.1314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1680 0.001024 2048 190 360 18176 1.3593 16.3812 52.3653 70.1477 70.2073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1630 0.000512 1024 320 440 34688 1.66867 19.0455 52.4164 73.1726 73.2309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 460 0.000256 512 110 480 32768 5.36099 1.70378 13.8834 52.4477 73.5803 73.7225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 520 3.2e-05 1024 120 400 327680 101.562 26.8197 235.115 835.205 1198.94 1199.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 980 0.001024 1024 390 1280 11264 1.28422 0.757408 23.1959 49.6256 74.9671 75.0514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1450 0.000512 1024 450 400 31232 1.44019 1.67018 18.6099 52.4812 74.2734 74.3521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1400 0.000128 512 320 240 131072 6.41546 3.40944 27.9809 104.606 142.569 142.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1440 0.001024 512 360 1240 16128 0.366112 0.359424 14.8049 13.0933 28.6953 28.7737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1870 6.4e-05 512 80 280 304128 8.84333 6.72563 46.614 209.209 271.5 271.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 0.000256 512 230 560 53248 3.7017 1.70525 16.998 52.5563 75.1154 75.2519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1680 0.001024 2048 190 360 17920 1.35578 11.2047 52.0602 64.6633 64.7219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1630 0.000512 1024 320 440 34560 1.66691 12.9809 52.4575 67.1504 67.2079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 460 0.000256 512 110 480 24576 5.47216 1.61997 7.27562 49.8207 64.3705 64.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 520 3.2e-05 1024 120 400 327680 101.541 26.8258 159.414 835.991 1124.01 1124.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 980 0.001024 1024 390 1280 10240 1.32982 0.73728 14.1087 49.1279 65.4042 65.4901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1450 0.000512 1024 450 400 30720 1.43136 1.64659 12.6436 52.0075 67.8015 67.8808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1400 0.000128 512 320 240 131072 6.42525 3.41226 19.0465 104.772 133.815 133.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1440 0.001024 512 360 1240 15872 0.369248 0.363552 9.8503 13.0232 23.6767 23.7536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1870 6.4e-05 512 80 280 304896 8.85373 6.728 60.1197 209.387 285.195 285.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 0.000256 512 230 560 52224 3.66691 1.6855 21.3813 51.7995 78.6887 78.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1680 0.001024 2048 190 360 18048 1.35296 14.1039 52.2017 67.7006 67.7622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1630 0.000512 1024 320 440 34560 1.65814 16.5888 52.3387 70.6306 70.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 460 0.000256 512 110 480 30720 5.11008 1.62995 11.45 49.7503 68.128 68.2742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 520 3.2e-05 1024 120 400 319488 100.955 26.4335 199.996 824.364 1152 1152.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 980 0.001024 1024 390 1280 11520 1.36486 0.763904 20.384 50.045 72.6559 72.7418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1450 0.000512 1024 450 400 31104 1.44016 1.66896 16.1758 52.4055 71.7636 71.8377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1400 0.000128 512 320 240 129024 6.34214 3.40138 24.013 103.29 137.202 137.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1440 0.001024 512 360 1240 16128 0.366144 0.361664 12.8996 13.1381 26.8353 26.9125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1870 6.4e-05 512 80 280 304128 8.8536 6.73178 42.409 209.426 267.526 267.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 0.000256 512 230 560 49152 3.5711 1.62739 14.6435 49.8448 69.8389 69.9748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1680 0.001024 2048 190 360 17664 1.34144 10.1794 51.667 63.23 63.2863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1630 0.000512 1024 320 440 34176 1.64624 11.6515 52.0638 65.4039 65.4602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 460 0.000256 512 110 480 24576 5.47357 1.62851 6.93517 49.857 64.0773 64.2212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 520 3.2e-05 1024 120 400 294912 98.8202 25.8109 131.365 791.355 1047.59 1047.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 980 0.001024 1024 390 1280 10752 1.33123 0.747552 13.2194 49.3504 64.75 64.8348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1450 0.000512 1024 450 400 30720 1.43498 1.65069 11.6801 52.1944 67.0316 67.1092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1400 0.000128 512 320 240 129024 6.36256 3.39558 17.1768 103.375 130.461 130.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1440 0.001024 512 360 1240 15360 0.359456 0.348928 8.56 12.7488 22.0901 22.1635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1870 6.4e-05 512 80 280 304800 8.87123 6.74464 62.7342 209.636 288.1 288.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 0.000256 512 230 560 51200 3.71734 1.69165 22.0144 51.8324 79.4134 79.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1680 0.001024 2048 190 360 18000 1.35168 14.8588 52.1249 68.3782 68.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1630 0.000512 1024 320 440 34600 1.66477 17.3116 52.4371 71.4564 71.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 460 0.000256 512 110 480 32000 5.34086 1.6896 12.3846 51.8466 71.4423 71.5852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 520 3.2e-05 1024 120 400 307200 103.152 26.5004 201.302 824.933 1156.12 1156.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 980 0.001024 1024 390 1280 11200 1.37562 0.761856 20.0915 50.0748 72.4021 72.4869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1450 0.000512 1024 450 400 30800 1.44384 1.66493 16.6772 52.4712 72.3294 72.4089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1400 0.000128 512 320 240 128000 6.41635 3.40243 24.7786 103.359 138.108 138.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1440 0.001024 512 360 1240 16000 0.368352 0.362048 13.3366 13.1525 27.2903 27.3674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1870 6.4e-05 512 80 280 304000 8.88195 6.73587 44.4979 209.816 270.042 270.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 0.000256 512 230 560 51200 3.72118 1.69165 16.1078 51.9779 73.6503 73.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1680 0.001024 2048 190 360 17600 1.34144 10.459 51.5988 63.4421 63.4972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1630 0.000512 1024 320 440 34400 1.66669 12.1955 52.4451 66.3486 66.4071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 460 0.000256 512 110 480 25600 5.71315 1.69181 7.55398 51.991 67.1338 67.2777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 520 3.2e-05 1024 120 400 307200 103.028 26.4712 143.387 825.307 1098.43 1098.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 980 0.001024 1024 390 1280 9600 1.28938 0.712992 12.8978 47.1624 62.166 62.2514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1450 0.000512 1024 450 400 30400 1.43565 1.64832 11.8213 52.2096 67.1848 67.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1400 0.000128 512 320 240 128000 6.40013 3.3992 17.6066 103.514 131.075 131.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1440 0.001024 512 360 1240 15200 0.3616 0.350208 9.0543 12.7548 22.593 22.6755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1870 6.4e-05 512 80 288 305792 8.8545 6.73613 55.1692 209.785 280.657 280.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 830 0.000256 512 230 552 54272 3.648 1.70285 16.388 52.4091 74.3088 74.4489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1680 0.001024 2048 190 360 18304 1.36496 10.7362 52.4866 64.6314 64.6943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1630 0.000512 1024 320 432 34912 1.67142 22.8817 52.5232 77.1214 77.1716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 460 0.000256 512 110 480 38912 5.0007 1.70342 10.7505 52.4201 70.0536 70.2029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 520 3.2e-05 1024 120 384 360448 95.4898 26.8184 326.059 835.597 1284.22 1284.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 980 0.001024 1024 390 1296 11776 1.3609 0.755936 15.4937 51.2504 68.9625 69.0608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1450 0.000512 1024 450 408 31104 1.44176 1.66909 22.7012 52.4904 78.3725 78.4505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1400 0.000128 512 320 240 129536 6.53581 3.41222 34.1975 104.967 149.271 149.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1440 0.001024 512 360 1248 16448 0.369024 0.385024 10.038 13.2162 24.0805 24.1492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1870 6.4e-05 512 80 288 305760 8.90675 6.74611 55.258 209.767 280.786 280.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 830 0.000256 512 230 552 54400 3.6745 1.71213 17.4507 52.5907 75.5838 75.7194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1680 0.001024 2048 190 360 18280 1.36013 11.4005 52.4588 65.2606 65.3172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1630 0.000512 1024 320 432 34880 1.66845 23.3677 52.5004 77.5773 77.6434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 460 0.000256 512 110 480 38400 5.0783 1.71011 11.3077 52.6115 70.8917 71.0349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 520 3.2e-05 1024 120 384 363520 95.6915 26.9415 315.56 838.484 1276.92 1277.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 980 0.001024 1024 390 1296 11680 1.35942 0.755872 16.1335 50.0785 68.4284 68.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1450 0.000512 1024 450 408 31120 1.44397 1.66707 23.3179 52.4749 78.9747 79.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1400 0.000128 512 320 240 129280 6.57315 3.42438 30.7834 104.974 145.913 146.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1440 0.001024 512 360 1248 16400 0.370688 0.368992 10.6089 13.2082 24.6284 24.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1870 6.4e-05 512 80 288 305664 8.87738 6.74202 48.7017 209.617 274.047 274.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 830 0.000256 512 230 552 53760 3.65862 1.6976 17.3361 52.2027 75.0487 75.1841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1680 0.001024 2048 190 360 18288 1.36397 11.5168 52.4439 65.3669 65.4275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1630 0.000512 1024 320 432 34896 1.67059 13.0947 52.4847 67.2918 67.3485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 460 0.000256 512 110 480 36864 5.02886 1.6872 10.8317 51.701 69.4255 69.5721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 520 3.2e-05 1024 120 384 356352 95.7778 26.7532 312.877 832.2 1267.85 1268.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 980 0.001024 1024 390 1296 11712 1.35715 0.745472 16.3204 51.157 69.6796 69.7699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1450 0.000512 1024 450 408 31104 1.43974 1.6665 24.4392 52.4586 80.0731 80.1526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1400 0.000128 512 320 240 129024 6.5343 3.41296 19.121 104.71 133.931 134.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1440 0.001024 512 360 1248 16320 0.367296 0.360448 10.3466 13.1691 24.314 24.3927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1870 6.4e-05 512 80 288 305280 8.85248 6.9215 41.6358 209.736 267.255 267.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 830 0.000256 512 230 552 52224 3.66227 1.68755 11.0085 51.7757 68.2895 68.4257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1680 0.001024 2048 190 360 18240 1.36125 7.39824 52.5025 61.3021 61.3606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1630 0.000512 1024 320 432 34848 1.66912 24.3644 52.5396 78.6157 78.6842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 460 0.000256 512 110 480 36864 5.03706 1.68758 7.19312 51.7906 65.8905 66.0354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 520 3.2e-05 1024 120 384 344064 96.3767 26.4335 293.62 824.906 1241.58 1241.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 980 0.001024 1024 390 1296 11520 1.35501 0.742784 10.6406 49.9357 62.7739 62.8693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1450 0.000512 1024 450 408 30912 1.43376 1.66301 23.9845 52.3174 79.4706 79.5459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1400 0.000128 512 320 240 127488 6.51514 3.40614 29.1391 104.339 143.556 143.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1440 0.001024 512 360 1248 16320 0.370688 0.364768 6.81632 13.2163 20.8397 20.9269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1870 6.4e-05 512 80 288 305536 8.87472 6.74816 56.7302 209.521 281.984 282.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 0.000256 512 230 552 53760 3.68845 1.7073 20.0961 52.4645 78.1152 78.2495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1680 0.001024 2048 190 360 18256 1.36176 13.1804 52.3819 66.9657 67.0275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1630 0.000512 1024 320 432 34888 1.67322 15.2205 52.4782 69.4117 69.4706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 460 0.000256 512 110 480 37632 5.02211 1.6936 12.823 51.8744 71.5982 71.7414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 520 3.2e-05 1024 120 384 358400 96.1643 26.9256 202.658 836.287 1162.27 1162.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 980 0.001024 1024 390 1296 11648 1.3568 0.768 19.103 49.9448 71.2743 71.3585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1450 0.000512 1024 450 408 31136 1.44794 1.66541 15.3005 52.4641 70.9495 71.0249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1400 0.000128 512 320 240 129024 6.55514 3.42221 22.349 104.714 137.196 137.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1440 0.001024 512 360 1248 16352 0.36864 0.3584 12.104 13.1594 26.0609 26.1366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1870 6.4e-05 512 80 288 305536 8.86688 6.73482 36.4614 209.6 261.771 261.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 830 0.000256 512 230 552 51968 3.69549 1.69165 12.3977 51.9102 69.8479 69.9796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1680 0.001024 2048 190 360 18144 1.35965 8.39885 52.2363 62.0381 62.0973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1630 0.000512 1024 320 432 34832 1.67322 9.82221 52.4871 64.0262 64.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 460 0.000256 512 110 480 35840 4.95562 1.65261 7.95738 50.7183 65.4662 65.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 520 3.2e-05 1024 120 384 344064 96.9045 26.5432 348.329 826.981 1299.01 1299.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 980 0.001024 1024 390 1296 11648 1.3576 0.7432 12.1308 50.0207 64.3527 64.4403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1450 0.000512 1024 450 408 30912 1.43565 1.65722 29.3944 52.2498 84.8108 84.8869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1400 0.000128 512 320 240 129024 6.53843 3.41402 14.5308 104.766 129.404 129.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1440 0.001024 512 360 1248 16128 0.366848 0.362528 7.57997 13.1238 21.5061 21.5871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1870 6.4e-05 512 80 288 305664 8.84941 6.73382 54.7158 209.628 280.036 280.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 0.000256 512 230 552 54272 3.6543 1.70227 19.2614 52.3965 77.1684 77.3062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1680 0.001024 2048 190 360 18240 1.36259 12.6286 52.3734 66.4071 66.4637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1630 0.000512 1024 320 432 34880 1.6712 14.7907 52.4955 68.9992 69.0565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 460 0.000256 512 110 480 38912 5.00752 1.70474 12.762 52.4092 72.0688 72.2159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 520 3.2e-05 1024 120 384 360448 95.125 26.8206 197.548 835.126 1154.87 1155.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 980 0.001024 1024 390 1296 11776 1.36368 0.775616 18.1924 51.2711 71.7065 71.7921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1450 0.000512 1024 450 408 30976 1.43661 1.66675 14.7207 52.4047 70.3004 70.3728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1400 0.000128 512 320 240 129024 6.51142 3.40858 21.6834 104.643 136.404 136.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1440 0.001024 512 360 1248 16384 0.370272 0.362496 11.1196 13.2231 25.1477 25.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1870 6.4e-05 512 80 288 305664 8.8455 6.7305 37.3391 209.809 262.833 262.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 0.000256 512 230 552 53248 3.69507 1.70419 12.7315 52.4772 70.7602 70.8959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1680 0.001024 2048 190 360 18176 1.35642 8.50979 52.4063 62.3165 62.3745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1630 0.000512 1024 320 432 34816 1.66739 10.0128 52.5271 64.2512 64.3092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 460 0.000256 512 110 480 36864 5.13539 1.70554 8.28256 52.4884 67.7922 67.9379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 520 3.2e-05 1024 120 384 360448 95.1268 26.8237 133.598 835.762 1091.55 1091.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 980 0.001024 1024 390 1296 11264 1.33946 0.753664 11.5235 49.6425 63.3599 63.4451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 1450 0.000512 1024 450 408 30976 1.44394 1.6696 25.7495 52.5254 81.4589 81.5342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1400 0.000128 512 320 240 129024 6.51318 3.40902 14.7818 104.685 129.543 129.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1440 0.001024 512 360 1248 16128 0.366464 0.365184 7.20848 13.1044 21.116 21.1926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1870 6.4e-05 512 80 288 305568 8.88326 6.74826 59.7111 209.73 285.177 285.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 0.000256 512 230 552 52992 3.66451 1.69427 20.9006 52.016 78.4319 78.5643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1680 0.001024 2048 190 360 18216 1.35949 14.021 52.3752 67.798 67.8543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1630 0.000512 1024 320 432 34848 1.66912 16.0861 52.5084 70.3044 70.3627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 460 0.000256 512 110 480 36864 4.97437 1.67014 13.324 51.2576 71.4062 71.5489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 520 3.2e-05 1024 120 384 350208 95.808 26.6002 208.702 829.025 1160.37 1160.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 980 0.001024 1024 390 1296 11520 1.36141 0.756832 19.7649 50.039 72.0226 72.1081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1450 0.000512 1024 450 408 30960 1.44384 1.66509 16.0216 52.4176 71.6195 71.6902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1400 0.000128 512 320 240 129024 6.50877 3.41814 23.5061 104.585 138.173 138.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1440 0.001024 512 360 1248 16416 0.369664 0.361024 12.8643 13.2305 26.8972 26.9722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1870 6.4e-05 512 80 288 305280 8.85942 6.73632 42.1055 209.574 267.381 267.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 0.000256 512 230 552 50688 3.66902 1.67174 14.3788 51.242 71.1153 71.2503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1680 0.001024 2048 190 360 18144 1.36621 9.90838 52.3269 63.6445 63.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1630 0.000512 1024 320 432 34704 1.66003 11.2788 52.3612 65.3414 65.4008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 460 0.000256 512 110 480 32256 5.02086 1.62554 8.432 49.7088 64.9696 65.1122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 520 3.2e-05 1024 120 384 331776 96.8743 26.3885 138.808 815.945 1078.26 1078.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 980 0.001024 1024 390 1296 10944 1.22426 0.745824 13.226 49.7253 65.0196 65.1051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1450 0.000512 1024 450 408 30816 1.44179 1.66522 11.3979 52.4626 67.0396 67.1199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1400 0.000128 512 320 240 126720 6.50112 3.4089 16.4678 103.757 130.286 130.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1440 0.001024 512 360 1248 16128 0.368928 0.361856 8.92013 13.169 22.8922 22.9724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1870 6.4e-05 512 80 288 305600 8.86374 6.74141 56.6797 209.618 282.013 282.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 0.000256 512 230 552 52480 3.64499 1.68557 19.7162 51.7159 76.9202 77.0552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1680 0.001024 2048 190 360 18240 1.36672 13.3763 52.4107 67.1979 67.2571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1630 0.000512 1024 320 432 34800 1.66422 15.1555 52.4021 69.2644 69.3207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 460 0.000256 512 110 480 35840 5.0985 1.68877 12.3386 51.7279 71.0317 71.1766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 520 3.2e-05 1024 120 384 358400 96.0308 26.9189 201.684 837.845 1162.72 1162.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 980 0.001024 1024 390 1296 11520 1.34845 0.774144 18.7698 49.9011 70.8952 70.9801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1450 0.000512 1024 450 408 31040 1.44003 1.66416 15.3054 52.3757 70.8567 70.9337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1400 0.000128 512 320 240 129280 6.54512 3.41581 22.3306 104.921 137.363 137.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1440 0.001024 512 360 1248 16320 0.368448 0.362112 12.1309 13.1688 26.099 26.1739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1870 6.4e-05 512 80 288 305280 8.85568 6.73203 41.0462 209.852 266.597 266.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 0.000256 512 230 552 51200 3.70026 1.6855 14.0957 51.8119 71.4495 71.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1680 0.001024 2048 190 360 18080 1.35373 9.55306 52.2386 63.1877 63.2463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1630 0.000512 1024 320 432 34720 1.66506 10.9764 52.4476 65.1318 65.1909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 460 0.000256 512 110 480 35840 5.10854 1.68211 9.12621 51.8248 67.9192 68.0653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 520 3.2e-05 1024 120 384 348160 95.233 26.4443 141.461 824.912 1088.29 1088.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 980 0.001024 1024 390 1296 11520 1.3561 0.760384 13.6983 50.0207 65.9372 66.0236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1450 0.000512 1024 450 408 30720 1.43472 1.66182 11.1002 52.3122 66.5796 66.6583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1400 0.000128 512 320 240 125440 6.48154 3.39824 15.8996 103.345 129.28 129.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1440 0.001024 512 360 1248 16000 0.36656 0.366688 8.63779 13.1262 22.5689 22.6488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1870 6.4e-05 512 80 288 305280 8.85654 6.73382 73.2408 209.713 298.655 298.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 0.000256 512 230 552 52224 3.66067 1.68566 25.3174 51.7682 82.5891 82.7331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1680 0.001024 2048 190 360 18240 1.3641 17.1396 52.4964 71.0446 71.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1630 0.000512 1024 320 432 34848 1.67219 19.8288 52.5349 74.0776 74.1375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 460 0.000256 512 110 480 36864 5.0336 1.6888 16.3863 51.7901 75.0764 75.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 520 3.2e-05 1024 120 384 344064 95.9877 26.4276 252.287 824.82 1199.77 1199.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 980 0.001024 1024 390 1296 11520 1.30016 0.755712 24.4098 49.935 76.5029 76.5852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1450 0.000512 1024 450 408 30912 1.4345 1.66272 19.7263 52.3102 75.2076 75.2884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1400 0.000128 512 320 240 127488 6.50675 3.40723 28.6057 104.329 143.005 143.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1440 0.001024 512 360 1248 16320 0.36864 0.36288 15.6918 13.2169 29.7145 29.7984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1870 6.4e-05 512 80 288 304896 8.84595 6.72358 47.5587 209.347 272.582 272.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 0.000256 512 230 552 52224 3.66541 1.68547 16.4739 51.79 73.7722 73.9117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1680 0.001024 2048 190 360 18048 1.35638 10.8559 52.1929 64.448 64.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1630 0.000512 1024 320 432 34752 1.66701 12.5276 52.4882 66.7259 66.7848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 460 0.000256 512 110 480 30720 5.11066 1.62611 9.25738 49.7461 65.9231 66.0668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 520 3.2e-05 1024 120 384 344064 96.0318 26.8943 160.346 824.267 1107.78 1107.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 980 0.001024 1024 390 1296 11520 1.36531 0.766784 15.892 50.0415 68.1673 68.2536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1450 0.000512 1024 450 408 30720 1.43974 1.6719 12.6957 52.3975 68.2759 68.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1400 0.000128 512 320 240 125952 6.46582 3.39968 18.5692 103.274 131.866 132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1440 0.001024 512 360 1248 16128 0.3664 0.36784 10.0816 13.1376 24.024 24.1003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1870 6.4e-05 512 80 288 305600 8.90147 6.74611 72.332 209.717 297.802 297.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 0.000256 512 230 552 52800 3.65546 1.68774 25.3015 51.7367 82.543 82.6716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1680 0.001024 2048 190 360 18200 1.36016 16.9887 52.3612 70.7518 70.8097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1630 0.000512 1024 320 432 34800 1.66781 19.3516 52.4372 73.4995 73.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 460 0.000256 512 110 480 35200 5.15789 1.68752 15.4928 51.7481 74.2671 74.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 520 3.2e-05 1024 120 384 345600 96.0003 26.5071 247.845 824.251 1194.85 1195.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 980 0.001024 1024 390 1296 11200 1.31133 0.75776 23.8386 49.923 75.9297 76.0155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1450 0.000512 1024 450 408 30800 1.44045 1.6583 19.2228 52.3024 74.6986 74.7745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1400 0.000128 512 320 240 128000 6.53574 3.41616 28.3075 104.299 142.718 142.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1440 0.001024 512 360 1248 16400 0.370688 0.360448 15.5686 13.2116 29.5836 29.6589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1870 6.4e-05 512 80 288 304800 8.87181 6.74506 48.9398 209.516 274.182 274.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 0.000256 512 230 552 51200 3.72218 1.6896 16.7427 51.8024 74.11 74.2461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1680 0.001024 2048 190 360 18000 1.35165 11.4033 52.0929 64.8904 64.9457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1630 0.000512 1024 320 432 34600 1.6575 13.086 52.3013 67.0858 67.1452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 460 0.000256 512 110 480 32000 5.33571 1.68755 9.86694 51.8148 68.883 69.0259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 520 3.2e-05 1024 120 384 332800 98.5924 26.4995 161.945 824.38 1111.65 1111.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 980 0.001024 1024 390 1296 11200 1.37421 0.764064 15.6698 50.0571 67.964 68.0521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1450 0.000512 1024 450 408 30800 1.44522 1.66685 13.1556 52.439 68.7754 68.8519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1400 0.000128 512 320 240 124800 6.54163 3.40454 18.8554 103.297 132.256 132.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1440 0.001024 512 360 1248 16000 0.367936 0.361184 10.2719 13.1443 24.2163 24.2928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1870 6.4e-05 512 80 288 305536 8.86605 6.73558 70.6644 209.773 296.147 296.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 0.000256 512 230 552 51968 3.69373 1.6937 24.2772 51.9524 81.7692 81.9057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1680 0.001024 2048 190 360 18144 1.35782 16.387 52.2832 70.0702 70.1288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1630 0.000512 1024 320 432 34832 1.66973 18.9014 52.5302 73.1436 73.2009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 460 0.000256 512 110 480 35840 4.95494 1.65296 15.428 50.7596 72.977 73.1197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 520 3.2e-05 1024 120 384 344064 96.7527 26.5456 241.321 827.662 1192.52 1192.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 980 0.001024 1024 390 1296 11648 1.29824 0.761984 23.8735 50.0496 76.0846 76.1675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1450 0.000512 1024 450 408 30912 1.4336 1.65578 19.0125 52.2884 74.4634 74.5386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1400 0.000128 512 320 240 129024 6.53418 3.4127 27.9782 104.858 142.94 143.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1440 0.001024 512 360 1248 16128 0.365056 0.36176 14.9883 13.1382 28.9241 29.0017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1870 6.4e-05 512 80 288 304640 8.84838 6.72973 46.7692 209.516 271.971 272.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 0.000256 512 230 552 50176 3.63446 1.65683 15.7477 50.8174 72.0128 72.1531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1680 0.001024 2048 190 360 17920 1.34912 10.922 51.9748 64.2897 64.3482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1630 0.000512 1024 320 432 34720 1.67322 12.685 52.5236 66.9242 66.9821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 460 0.000256 512 110 480 28672 5.03206 1.57958 8.38915 48.4249 63.6069 63.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 520 3.2e-05 1024 120 384 315392 98.6052 26.2187 147.152 808.381 1080.6 1080.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 980 0.001024 1024 390 1296 10752 1.3488 0.74992 14.6393 49.5998 66.4412 66.5313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1450 0.000512 1024 450 408 30464 1.43088 1.64477 12.3298 52.1395 67.6165 67.6966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1400 0.000128 512 320 240 125440 6.52128 3.39968 18.2972 103.716 132.087 132.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1440 0.001024 512 360 1248 16128 0.370496 0.36832 9.93965 13.2143 23.9639 24.0435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1870 6.4e-05 512 80 288 305280 8.8839 6.74083 68.9974 209.435 294.165 294.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 0.000256 512 230 552 51840 3.68694 1.68755 23.708 51.7455 80.982 81.1219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1680 0.001024 2048 190 360 18120 1.35578 16.1546 52.1948 69.7467 69.8045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1630 0.000512 1024 320 432 34800 1.6664 18.3763 52.457 72.5427 72.5999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 460 0.000256 512 110 480 34560 5.18083 1.68755 14.5443 51.7578 73.352 73.4949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 520 3.2e-05 1024 120 384 353280 94.5246 26.494 241.898 824.165 1187.33 1187.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 980 0.001024 1024 390 1296 11520 1.30582 0.754464 22.8124 49.9406 74.914 74.9987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1450 0.000512 1024 450 408 30960 1.44413 1.66291 18.4632 52.431 74.0747 74.1499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1400 0.000128 512 320 240 128640 6.52182 3.41715 26.9714 104.526 141.593 141.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1440 0.001024 512 360 1248 16080 0.36688 0.360416 14.421 13.0948 28.3148 28.3898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1870 6.4e-05 512 80 288 305280 8.8391 6.73312 44.8854 209.662 270.225 270.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 0.000256 512 230 552 49920 3.7599 1.6881 15.0822 51.8595 72.5471 72.6807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1680 0.001024 2048 190 360 18000 1.35578 10.5335 52.2331 64.1656 64.2248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1630 0.000512 1024 320 432 34560 1.65962 12.065 52.3356 66.1042 66.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 460 0.000256 512 110 480 30720 5.39686 1.69315 8.59418 51.8728 67.7354 67.8801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 520 3.2e-05 1024 120 384 337920 97.3273 26.4827 150.502 824.992 1099.55 1099.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 980 0.001024 1024 390 1296 11520 1.36637 0.762272 14.9621 51.1795 68.3731 68.4562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1450 0.000512 1024 450 408 30240 1.42688 1.64256 11.8381 51.9853 66.9613 67.0351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1400 0.000128 512 320 240 126720 6.43949 3.40163 17.4419 103.384 130.82 130.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1440 0.001024 512 360 1248 15840 0.366592 0.366816 9.38726 13.1791 23.3716 23.4475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1870 6.4e-05 512 80 288 305664 8.86762 6.73555 66.0139 209.803 291.529 291.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 0.000256 512 230 552 53248 3.6904 1.70371 23.2856 52.4682 81.3051 81.4396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1680 0.001024 2048 190 360 18176 1.35933 15.5556 52.4015 69.3591 69.4191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1630 0.000512 1024 320 432 34816 1.66912 17.5677 52.5276 71.8066 71.8664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 460 0.000256 512 110 480 36864 5.13504 1.70499 14.8366 52.4865 74.3434 74.4872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 520 3.2e-05 1024 120 384 360448 95.1949 26.9577 236.049 835.809 1194.25 1194.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 980 0.001024 1024 390 1296 11264 1.34109 0.754944 21.0371 49.6374 72.8732 72.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1450 0.000512 1024 450 408 30976 1.43974 1.67046 17.6091 52.5229 73.3139 73.3901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1400 0.000128 512 320 240 129024 6.51034 3.40787 26.0191 104.677 140.77 140.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1440 0.001024 512 360 1248 16128 0.366016 0.359744 13.9325 13.1038 27.833 27.9075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1870 6.4e-05 512 80 288 304128 8.83885 6.72563 44.3362 208.999 269.006 269.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 0.000256 512 230 552 53248 3.70931 1.70848 15.9148 52.5092 73.9958 74.1335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1680 0.001024 2048 190 360 17920 1.35373 10.2932 52.0105 63.6998 63.7572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1630 0.000512 1024 320 432 34560 1.66054 11.7341 52.3052 65.741 65.8001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 460 0.000256 512 110 480 32768 5.00061 1.62394 9.01642 49.7794 65.6019 65.7492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 520 3.2e-05 1024 120 384 360448 95.1921 26.8329 158.063 835.189 1115.51 1115.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 980 0.001024 1024 390 1296 10240 1.33248 0.738784 12.9009 49.1068 64.1829 64.2665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1450 0.000512 1024 450 408 30208 1.42582 1.6465 11.8522 51.9563 66.9511 67.0304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1400 0.000128 512 320 240 126976 6.58832 3.41034 17.5195 104.673 132.345 132.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1440 0.001024 512 360 1248 15872 0.366208 0.363232 9.23434 13.007 23.0414 23.1172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1870 6.4e-05 512 80 300 305536 8.85677 6.72768 65.2443 209.831 290.769 290.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 830 0.000256 512 230 550 53248 3.68323 1.70189 18.1421 52.4061 76.0911 76.2327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1680 0.001024 2048 190 375 18272 1.36397 12.6689 52.539 66.6138 66.6719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1630 0.000512 1024 320 425 34976 1.66912 26.0659 52.5268 80.3049 80.3538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 460 0.000256 512 110 475 37888 5.06026 1.70006 11.5806 52.4242 70.948 71.0959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 520 3.2e-05 1024 120 400 348160 97.8863 26.8124 359.435 835.639 1320.02 1320.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 980 0.001024 1024 390 1300 11776 1.36256 0.763712 17.67 51.2546 71.1534 71.2499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1450 0.000512 1024 450 400 31104 1.4377 1.67011 25.5374 52.482 81.1995 81.2756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1400 0.000128 512 320 250 129536 6.51962 3.40992 39.565 104.968 154.617 154.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1440 0.001024 512 360 1250 16448 0.36864 0.388704 11.3254 13.2131 25.3666 25.4362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1870 6.4e-05 512 80 300 305440 8.88995 6.74294 55.3273 209.771 280.839 280.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 830 0.000256 512 230 550 53760 3.69894 1.71117 16.4654 52.5946 74.6265 74.7644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1680 0.001024 2048 190 375 18240 1.36138 11.4158 52.4795 65.3002 65.3587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1630 0.000512 1024 320 425 34960 1.67283 22.0774 52.5203 76.3124 76.3785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 460 0.000256 512 110 475 37120 5.15034 1.71203 10.2642 52.6091 69.9347 70.0844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 520 3.2e-05 1024 120 400 353280 97.6691 26.9496 307.579 838.551 1271 1271.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 980 0.001024 1024 390 1300 11680 1.36128 0.75776 15.4901 50.078 67.7866 67.8792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1450 0.000512 1024 450 400 31040 1.44243 1.66282 22.2058 52.4789 77.8629 77.9398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1400 0.000128 512 320 250 129280 6.56138 3.4207 30.3219 104.981 145.445 145.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1440 0.001024 512 360 1250 16400 0.370976 0.366592 10.2182 13.2116 24.2371 24.3142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1870 6.4e-05 512 80 300 305280 8.87066 6.74202 43.9957 209.616 269.331 269.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 830 0.000256 512 230 550 52480 3.65328 1.6896 10.6955 51.7151 67.9102 68.0489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1680 0.001024 2048 190 375 18160 1.36064 7.59686 52.3273 61.3287 61.3885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1630 0.000512 1024 320 425 34880 1.66298 22.0392 52.4206 76.1672 76.2188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 460 0.000256 512 110 475 35840 5.10323 1.68784 6.69558 51.7263 65.3939 65.5442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 520 3.2e-05 1024 120 400 348160 98.7269 26.9139 307.264 837.905 1271.06 1271.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 980 0.001024 1024 390 1300 11520 1.35264 0.755008 10.2748 49.8945 62.383 62.4763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1450 0.000512 1024 450 400 30880 1.43808 1.66544 21.9444 52.3798 77.4994 77.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1400 0.000128 512 320 250 129280 6.56976 3.41754 34.4318 104.918 149.5 149.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1440 0.001024 512 360 1250 16320 0.370432 0.39648 6.78426 13.1711 20.7918 20.8615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1870 6.4e-05 512 80 300 305472 8.86336 6.7377 52.2776 209.795 277.78 277.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 830 0.000256 512 230 550 52992 3.68301 1.69664 17.4506 52.246 75.2324 75.3676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1680 0.001024 2048 190 375 18240 1.36112 12.1938 52.494 66.0929 66.1507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1630 0.000512 1024 320 425 34944 1.66707 13.2624 52.5017 67.4736 67.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 460 0.000256 512 110 475 36864 5.03386 1.68592 10.8991 51.7468 69.545 69.6929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 520 3.2e-05 1024 120 400 344064 98.3212 26.7551 314.366 832.977 1272.66 1272.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 980 0.001024 1024 390 1300 11712 1.35571 0.746112 16.9001 51.1866 70.2895 70.3817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1450 0.000512 1024 450 400 31104 1.44179 1.66707 23.9791 52.503 79.6601 79.7349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1400 0.000128 512 320 250 129024 6.53146 3.41574 20.2158 104.8 135.112 135.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1440 0.001024 512 360 1250 16320 0.36672 0.360992 10.6514 13.179 24.6302 24.7071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1870 6.4e-05 512 80 300 305280 8.8465 6.73267 44.0019 209.55 269.238 269.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 830 0.000256 512 230 550 52224 3.66262 1.68909 11.2613 51.73 68.4999 68.6367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1680 0.001024 2048 190 375 18144 1.35798 7.93389 52.3281 61.6627 61.7226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1630 0.000512 1024 320 425 34848 1.66166 23.9994 52.4012 78.1046 78.1758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 460 0.000256 512 110 475 36864 5.03283 1.68755 7.2873 51.7405 65.9287 66.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 520 3.2e-05 1024 120 400 331776 99.1089 26.4317 294.253 824.141 1244.18 1244.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 980 0.001024 1024 390 1300 11520 1.35808 0.74352 10.8347 49.9209 62.9563 63.0488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1450 0.000512 1024 450 400 30912 1.43373 1.66058 23.462 52.2711 78.8973 78.9771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1400 0.000128 512 320 250 127488 6.53229 3.40016 30.0349 104.238 144.359 144.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1440 0.001024 512 360 1250 16320 0.368288 0.373088 7.1927 13.2026 21.2148 21.2959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1870 6.4e-05 512 80 300 305312 8.88736 6.74422 56.7118 209.735 282.19 282.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 0.000256 512 230 550 53760 3.68736 1.7088 19.1445 52.5162 77.2156 77.3482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1680 0.001024 2048 190 375 18200 1.35933 13.2304 52.4156 67.0479 67.1048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1630 0.000512 1024 320 425 34944 1.66803 14.3994 52.5157 68.6268 68.6861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 460 0.000256 512 110 475 35840 5.13123 1.69213 11.4759 51.9249 70.4105 70.5566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 520 3.2e-05 1024 120 400 351232 97.3259 26.9214 198.78 837.138 1160.41 1160.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 980 0.001024 1024 390 1300 11648 1.35341 0.768 18.3438 49.9693 70.5379 70.6212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1450 0.000512 1024 450 400 31024 1.44544 1.66854 14.5235 52.5143 70.2221 70.2942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1400 0.000128 512 320 250 129024 6.55248 3.4167 22.0318 104.821 136.976 137.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1440 0.001024 512 360 1250 16352 0.36992 0.361888 11.5822 13.1739 25.5585 25.6354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1870 6.4e-05 512 80 300 305088 8.87357 6.73798 36.6134 209.801 262.134 262.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 830 0.000256 512 230 550 51968 3.69507 1.69318 11.8391 51.9563 69.3403 69.4765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1680 0.001024 2048 190 375 18144 1.3575 8.41389 52.4183 62.2312 62.2917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1630 0.000512 1024 320 425 34832 1.66502 9.31603 52.451 63.4746 63.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 460 0.000256 512 110 475 32256 5.16541 1.65453 6.80954 50.767 64.5796 64.7239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 520 3.2e-05 1024 120 400 344064 96.9139 26.5769 346.82 827.688 1298.24 1298.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 980 0.001024 1024 390 1300 11648 1.35469 0.74752 11.6737 50.0495 63.9268 64.0144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1450 0.000512 1024 450 400 30688 1.43443 1.65274 27.4812 52.2995 82.9398 83.0158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1400 0.000128 512 320 250 129024 6.53683 3.41318 14.3012 104.871 129.274 129.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1440 0.001024 512 360 1250 16128 0.368512 0.367264 7.28528 13.1397 21.2324 21.3135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1870 6.4e-05 512 80 300 305408 8.85555 6.73043 59.0874 209.611 284.396 284.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 0.000256 512 230 550 53248 3.69098 1.70333 19.4115 52.3923 77.3547 77.4925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1680 0.001024 2048 190 375 18240 1.36435 13.7209 52.5006 67.6309 67.6895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1630 0.000512 1024 320 425 34944 1.66746 15.0712 52.4811 69.2652 69.3285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 460 0.000256 512 110 475 36864 5.12758 1.70189 12.2794 52.41 71.7064 71.8594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 520 3.2e-05 1024 120 400 344064 98.4206 26.8259 202.892 835.067 1163.46 1163.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 980 0.001024 1024 390 1300 11776 1.36192 0.776256 18.7004 51.2667 72.2065 72.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1450 0.000512 1024 450 400 30976 1.43974 1.66704 15.0508 52.3987 70.6313 70.7072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1400 0.000128 512 320 250 129024 6.5145 3.40582 22.7691 104.565 137.412 137.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1440 0.001024 512 360 1250 16384 0.370688 0.363968 11.6794 13.2265 25.71 25.7876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1870 6.4e-05 512 80 300 305152 8.86406 6.73114 39.9448 209.791 265.441 265.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 0.000256 512 230 550 53248 3.6905 1.70326 13.0751 52.4695 71.0932 71.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1680 0.001024 2048 190 375 18176 1.36397 9.18323 52.5347 63.1254 63.1849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1630 0.000512 1024 320 425 34816 1.6655 10.0639 52.4352 64.2072 64.2688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 460 0.000256 512 110 475 36864 5.13885 1.70576 8.39811 52.4813 67.9036 68.0538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 520 3.2e-05 1024 120 400 344064 98.4202 26.8247 136.462 835.707 1097.65 1097.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 980 0.001024 1024 390 1300 11264 1.33888 0.75792 12.0599 49.6397 63.8962 63.9841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1450 0.000512 1024 450 400 30976 1.44218 1.67046 10.2052 52.5203 65.9105 65.9885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1400 0.000128 512 320 250 129024 6.52 3.41197 15.5428 104.757 130.382 130.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1440 0.001024 512 360 1250 16128 0.366624 0.366592 7.4456 13.106 21.3532 21.4313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1870 6.4e-05 512 80 300 305280 8.88483 6.74464 62.0201 209.558 287.317 287.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 0.000256 512 230 550 52992 3.67059 1.69574 20.7568 51.9763 78.2559 78.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1680 0.001024 2048 190 375 18216 1.36246 14.5631 52.4649 68.433 68.4921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1630 0.000512 1024 320 425 34920 1.67021 15.7737 52.4707 69.9587 70.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 460 0.000256 512 110 475 34560 5.10464 1.67286 12.3004 51.2165 70.4796 70.6253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 520 3.2e-05 1024 120 400 340992 97.7291 26.6034 210.971 828.414 1163.96 1164.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 980 0.001024 1024 390 1300 11520 1.36189 0.759136 19.8236 50.0139 72.0589 72.1462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1450 0.000512 1024 450 400 30960 1.43974 1.66355 15.8254 52.3817 71.3834 71.4622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1400 0.000128 512 320 250 127872 6.54694 4.77389 23.8577 104.499 139.831 139.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1440 0.001024 512 360 1250 16416 0.370624 0.363584 12.817 13.222 26.8427 26.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1870 6.4e-05 512 80 300 305280 8.87277 6.74048 44.9619 209.562 270.245 270.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 0.000256 512 230 550 50688 3.67101 1.67322 14.5749 51.2371 71.3154 71.4568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1680 0.001024 2048 190 375 18144 1.35987 10.5556 52.4503 64.411 64.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1630 0.000512 1024 320 425 34848 1.66733 11.4483 52.4671 65.6254 65.6853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 460 0.000256 512 110 475 32256 5.01994 1.62426 8.4375 49.7084 64.976 65.1244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 520 3.2e-05 1024 120 400 331776 96.8858 26.2574 148.258 815.872 1087.52 1087.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 980 0.001024 1024 390 1300 10944 1.35318 0.753664 13.7626 49.7218 65.6958 65.7818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1450 0.000512 1024 450 400 30816 1.44179 1.66566 11.5899 52.5276 67.2964 67.3768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1400 0.000128 512 320 250 126720 6.49216 3.40986 17.1951 103.746 131.005 131.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1440 0.001024 512 360 1250 16128 0.366784 0.367776 9.20138 13.166 23.1726 23.2515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1870 6.4e-05 512 80 300 305280 8.86192 6.73997 60.4063 209.769 285.887 285.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 0.000256 512 230 550 52480 3.64778 1.68592 20.0116 51.7518 77.2533 77.3898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1680 0.001024 2048 190 375 18160 1.35843 14.301 52.3638 68.0627 68.1226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1630 0.000512 1024 320 425 34880 1.66093 15.3686 52.4582 69.5314 69.5883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 460 0.000256 512 110 475 35840 5.09805 1.68778 12.4364 51.76 71.171 71.3095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 520 3.2e-05 1024 120 400 348160 98.2088 26.9185 209.432 838.429 1173.23 1173.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 980 0.001024 1024 390 1300 11520 1.34928 0.770368 19.1329 49.9132 71.2648 71.3503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1450 0.000512 1024 450 400 30880 1.43757 1.66323 15.4402 52.4154 71.0258 71.1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1400 0.000128 512 320 250 129280 6.54224 3.41606 23.4135 104.991 138.518 138.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1440 0.001024 512 360 1250 16320 0.366784 0.360448 12.4198 13.1778 26.3998 26.4757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1870 6.4e-05 512 80 300 305280 8.84646 6.73155 42.9806 209.671 268.336 268.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 0.000256 512 230 550 51200 3.70019 1.6857 14.0217 51.7658 71.3292 71.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1680 0.001024 2048 190 375 18080 1.35744 10.0191 52.3276 63.7475 63.8059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1630 0.000512 1024 320 425 34720 1.66554 10.8913 52.3148 64.9164 64.9759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 460 0.000256 512 110 475 35840 5.10381 1.68166 8.95811 51.7814 67.708 67.8563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 520 3.2e-05 1024 120 400 327680 99.2647 28.1872 139.699 824.22 1091.62 1091.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 980 0.001024 1024 390 1300 11520 1.35955 0.761984 13.9053 50.0002 66.1269 66.2145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1450 0.000512 1024 450 400 30720 1.43517 1.66147 10.9849 52.272 66.4268 66.5043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1400 0.000128 512 320 250 125440 6.47914 3.40173 16.33 103.255 129.626 129.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1440 0.001024 512 360 1250 16000 0.366592 0.364672 8.65123 13.1145 22.568 22.6452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1870 6.4e-05 512 80 300 305280 8.83926 6.73059 74.5324 209.54 299.752 299.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 0.000256 512 230 550 52224 3.65779 1.68717 24.486 51.7269 81.7124 81.8486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1680 0.001024 2048 190 375 18144 1.35786 17.3529 52.3275 71.0812 71.1393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1630 0.000512 1024 320 425 34848 1.66416 18.8621 52.399 72.9667 73.0255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 460 0.000256 512 110 475 36864 5.03219 1.68653 15.6375 51.7429 74.2818 74.4226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 520 3.2e-05 1024 120 400 331776 98.6501 26.4274 245.328 824.127 1194.77 1194.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 980 0.001024 1024 390 1300 11520 1.3017 0.757472 24.0812 49.9091 76.1506 76.2324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1450 0.000512 1024 450 400 30912 1.43373 1.65882 18.9219 52.2711 74.3591 74.4342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1400 0.000128 512 320 250 127488 6.51155 3.40736 28.5634 104.242 142.877 143.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1440 0.001024 512 360 1250 16320 0.369344 0.3608 15.2758 13.2034 29.2775 29.3551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1870 6.4e-05 512 80 300 304896 8.86374 6.72554 49.9061 209.361 274.962 275.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 0.000256 512 230 550 52224 3.67088 1.68605 16.4789 51.7928 73.7841 73.9225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1680 0.001024 2048 190 375 18048 1.35958 11.463 52.3305 65.194 65.2554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1630 0.000512 1024 320 425 34752 1.66704 12.6171 52.3984 66.7254 66.7873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 460 0.000256 512 110 475 30720 5.11344 1.6279 9.0255 49.7403 65.6929 65.8391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 520 3.2e-05 1024 120 400 319488 100.946 26.436 157.7 824.236 1109.56 1109.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 980 0.001024 1024 390 1300 11520 1.36458 0.76592 15.8128 50.0413 68.0869 68.1704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1450 0.000512 1024 450 400 30720 1.43565 1.66851 12.7973 52.3975 68.3694 68.4474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1400 0.000128 512 320 250 125952 6.46624 3.39622 19.0621 103.274 132.357 132.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1440 0.001024 512 360 1250 16128 0.366592 0.365216 10.0933 13.1425 24.0411 24.1182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1870 6.4e-05 512 80 300 305200 8.91165 6.74394 74.3426 209.687 299.796 299.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 0.000256 512 230 550 51200 3.71098 1.68816 24.1671 51.7315 81.4519 81.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1680 0.001024 2048 190 375 18200 1.36806 17.4257 52.4919 71.3277 71.3872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1630 0.000512 1024 320 425 34900 1.67091 18.7575 52.4759 72.9467 73.0077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 460 0.000256 512 110 475 35200 5.15888 1.68653 15.05 51.7442 73.8217 73.9635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 520 3.2e-05 1024 120 400 332800 98.5262 26.6875 245.353 824.132 1194.94 1195.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 980 0.001024 1024 390 1300 11200 1.3168 0.75984 23.6044 49.9235 75.7059 75.7946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1450 0.000512 1024 450 400 30800 1.43974 1.65498 18.7652 52.2952 74.2281 74.3033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1400 0.000128 512 320 250 128000 6.53437 3.41606 28.6412 104.283 143.032 143.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1440 0.001024 512 360 1250 16400 0.36992 0.362496 15.4091 13.2114 29.4236 29.4994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1870 6.4e-05 512 80 300 304800 8.89306 6.7401 49.9229 209.441 275.11 275.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 0.000256 512 230 550 51200 3.72054 1.69101 16.3618 51.7859 73.7121 73.8486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1680 0.001024 2048 190 375 18000 1.35782 12.0236 52.206 65.629 65.6893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1630 0.000512 1024 320 425 34800 1.67117 12.7561 52.4644 66.9334 66.9932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 460 0.000256 512 110 475 32000 5.34403 1.68819 9.54125 51.7956 68.551 68.6942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 520 3.2e-05 1024 120 400 332800 98.6074 26.4959 165.319 824.119 1114.78 1114.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 980 0.001024 1024 390 1300 11200 1.37334 0.763968 15.2636 50.0497 67.5545 67.6393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1450 0.000512 1024 450 400 30800 1.44448 1.66394 12.8963 52.4186 68.4959 68.5712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1400 0.000128 512 320 250 124800 6.54141 3.40394 18.9732 103.265 132.34 132.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1440 0.001024 512 360 1250 16000 0.368576 0.366592 10.1315 13.14 24.0769 24.1502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1870 6.4e-05 512 80 300 305088 8.86618 6.73587 72.0336 209.791 297.535 297.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 0.000256 512 230 550 51968 3.6929 1.6919 23.6362 51.955 81.1335 81.2695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1680 0.001024 2048 190 375 18144 1.35392 16.7695 52.4193 70.5847 70.6498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1630 0.000512 1024 320 425 34832 1.66384 18.2331 52.4455 72.3838 72.4451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 460 0.000256 512 110 475 32256 5.16086 1.65469 13.3892 50.7657 71.1522 71.2991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 520 3.2e-05 1024 120 400 344064 96.7527 26.5465 246.126 827.67 1197.34 1197.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 980 0.001024 1024 390 1300 11648 1.30189 0.760448 23.2307 50.0473 75.4395 75.5251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1450 0.000512 1024 450 400 30688 1.43267 1.65472 18.3556 52.2998 73.8135 73.8884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1400 0.000128 512 320 250 129024 6.53526 3.41402 27.9161 104.862 142.881 143.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1440 0.001024 512 360 1250 16128 0.36688 0.35984 14.6658 13.1375 28.6027 28.6802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1870 6.4e-05 512 80 300 304640 8.84774 6.72669 47.5011 209.396 272.581 272.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 0.000256 512 230 550 50176 3.63366 1.65718 15.3136 50.7866 71.5484 71.6841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1680 0.001024 2048 190 375 17920 1.3575 11.1104 52.0768 64.5876 64.6462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1630 0.000512 1024 320 425 34720 1.66736 12.0552 52.405 66.1714 66.2323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 460 0.000256 512 110 475 28672 5.02944 1.58147 7.93331 48.4003 63.1299 63.2738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 520 3.2e-05 1024 120 400 315392 98.5899 26.2211 149.692 807.927 1082.99 1083.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 980 0.001024 1024 390 1300 10752 1.34586 0.747936 13.9296 49.5789 65.7065 65.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1450 0.000512 1024 450 400 30464 1.4336 1.64874 11.8093 52.1025 67.0647 67.1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1400 0.000128 512 320 250 125440 6.52349 3.39818 18.163 103.656 131.896 132.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1440 0.001024 512 360 1250 16128 0.369024 0.366624 9.66128 13.2039 23.6757 23.7544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1870 6.4e-05 512 80 300 304800 8.88502 6.7417 70.1544 209.606 295.49 295.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 0.000256 512 230 550 51840 3.68829 1.69165 23.015 51.7883 80.3351 80.4737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1680 0.001024 2048 190 375 18120 1.36349 16.501 52.3764 70.2814 70.3404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1630 0.000512 1024 320 425 34800 1.668 17.7516 52.4083 71.8705 71.9284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 460 0.000256 512 110 475 34560 5.18666 1.68576 13.9555 51.8013 72.8112 72.9574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 520 3.2e-05 1024 120 400 337920 97.5173 26.4973 235.483 824.849 1184.59 1184.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 980 0.001024 1024 390 1300 11520 1.31389 0.7616 22.1331 49.9704 74.2817 74.3649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1450 0.000512 1024 450 400 30960 1.44525 1.66707 17.8065 52.4758 73.4627 73.5375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1400 0.000128 512 320 250 128640 6.51869 3.4167 26.906 104.599 141.599 141.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1440 0.001024 512 360 1250 16080 0.366912 0.359104 14.1422 13.1 28.04 28.1152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1870 6.4e-05 512 80 300 304320 8.87082 6.73683 46.4168 209.665 271.798 271.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 0.000256 512 230 550 49920 3.76192 1.68694 14.9786 51.8561 72.4425 72.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1680 0.001024 2048 190 375 18000 1.35885 10.7928 52.3616 64.5546 64.6144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1630 0.000512 1024 320 425 34560 1.64669 11.5732 52.2424 65.5059 65.5647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 460 0.000256 512 110 475 30720 5.40349 1.68928 8.27587 51.8714 67.4273 67.5697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 520 3.2e-05 1024 120 400 337920 97.3465 26.4809 155.369 824.904 1104.35 1104.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 980 0.001024 1024 390 1300 11520 1.36976 0.766304 14.7901 51.183 68.2156 68.2979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1450 0.000512 1024 450 400 30240 1.42746 1.6455 11.683 51.9822 66.8124 66.8882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1400 0.000128 512 320 250 126720 6.44394 3.39763 17.8751 103.38 131.25 131.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1440 0.001024 512 360 1250 15840 0.366848 0.36592 9.26237 13.1809 23.2471 23.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1870 6.4e-05 512 80 300 305152 8.86493 6.73158 67.0775 209.808 292.592 292.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 0.000256 512 230 550 53248 3.69155 1.70739 22.6802 52.4714 80.7031 80.8451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1680 0.001024 2048 190 375 18176 1.36358 15.8477 52.5409 69.7955 69.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1630 0.000512 1024 320 425 34816 1.66298 16.9681 52.4426 71.1194 71.1803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 460 0.000256 512 110 475 36864 5.13546 1.70464 14.2763 52.4872 73.788 73.9401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 520 3.2e-05 1024 120 400 344064 98.4829 26.8305 229.481 835.771 1190.81 1191.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 980 0.001024 1024 390 1300 11264 1.34006 0.75776 21.3004 49.6421 73.1448 73.2337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1450 0.000512 1024 450 400 30976 1.44374 1.67117 17.0157 52.5217 72.7234 72.8008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1400 0.000128 512 320 250 129024 6.51661 3.40867 26.0267 104.689 140.794 140.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1440 0.001024 512 360 1250 16128 0.366592 0.360448 13.6039 13.1062 27.5078 27.5866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1870 6.4e-05 512 80 300 304128 8.84182 6.72051 47.1588 209.208 272.037 272.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 0.000256 512 230 550 53248 3.70074 1.70598 16.1597 52.5537 74.2772 74.4189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1680 0.001024 2048 190 375 17920 1.35501 11.0001 52.1933 64.588 64.6476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1630 0.000512 1024 320 425 34560 1.65238 11.784 52.2629 65.7409 65.8002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 460 0.000256 512 110 475 32768 5.00214 1.62406 8.95171 49.8221 65.5803 65.7306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 520 3.2e-05 1024 120 400 327680 101.512 27.0787 152.688 835.936 1117.45 1117.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 980 0.001024 1024 390 1300 10240 1.32934 0.738624 13.3311 49.126 64.628 64.7165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1450 0.000512 1024 450 400 30208 1.43142 1.6464 11.8374 52.0067 66.9921 67.0682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1400 0.000128 512 320 250 126976 6.58445 3.41197 18.262 104.768 133.182 133.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1440 0.001024 512 360 1250 15872 0.365824 0.362496 9.388 13.0201 23.2054 23.2815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1870 6.4e-05 512 80 288 304896 8.85261 6.7279 55.9957 209.702 281.387 281.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 830 0.000256 512 230 544 52224 3.72144 1.70429 15.785 52.38 73.751 73.8963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1680 0.001024 2048 190 384 18240 1.36349 11.3538 52.5026 65.2633 65.3215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1630 0.000512 1024 320 448 34752 1.66707 22.3771 52.4862 76.5731 76.6225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 460 0.000256 512 110 480 35840 5.1767 1.70144 9.95162 52.3945 69.4071 69.5557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 520 3.2e-05 1024 120 384 327680 101.939 26.8181 274.585 835.15 1238.74 1238.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 980 0.001024 1024 390 1280 12032 1.35706 0.756096 15.3853 51.2331 68.8333 68.9234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1450 0.000512 1024 450 416 30656 1.43731 1.66906 21.7114 52.4454 77.3341 77.4131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1400 0.000128 512 320 256 130048 6.50502 3.41235 33.734 104.903 148.72 148.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1440 0.001024 512 360 1248 16384 0.368768 0.38336 9.98016 13.2096 24.0172 24.0865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1870 6.4e-05 512 80 288 304640 8.90432 6.72637 84.9672 209.808 310.517 310.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 830 0.000256 512 230 544 52224 3.73181 1.7039 10.4394 52.4481 68.4786 68.6104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1680 0.001024 2048 190 384 18176 1.36512 7.55712 52.4589 61.422 61.4812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1630 0.000512 1024 320 448 34688 1.66845 22.3778 52.4857 76.5762 76.6262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 460 0.000256 512 110 480 34816 5.24416 1.70426 6.40237 52.4598 65.9956 66.1465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 520 3.2e-05 1024 120 384 327680 102.049 26.8267 281.691 835.858 1246.68 1246.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 980 0.001024 1024 390 1280 12032 1.35955 0.758208 10.1874 51.2983 63.7048 63.8012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1450 0.000512 1024 450 416 30592 1.4399 1.6703 21.5921 52.4493 77.2221 77.2985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1400 0.000128 512 320 256 129024 6.51037 3.40477 33.3007 104.668 148.038 148.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1440 0.001024 512 360 1248 16384 0.370368 0.370688 6.49309 13.243 20.5496 20.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1870 6.4e-05 512 80 288 304800 8.89133 6.74611 55.0214 209.596 280.363 280.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 830 0.000256 512 230 544 52480 3.74525 1.70944 16.3988 52.5453 74.5559 74.6927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1680 0.001024 2048 190 384 18200 1.36266 11.7464 52.4078 65.5611 65.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1630 0.000512 1024 320 448 34760 1.66912 23.4196 52.4982 77.6314 77.6973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 460 0.000256 512 110 480 35840 5.22112 1.70995 10.2636 52.5606 69.9416 70.0907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 520 3.2e-05 1024 120 384 327680 102.435 26.9473 274.229 837.769 1241.63 1241.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 980 0.001024 1024 390 1280 11840 1.35597 0.755712 15.7602 50.0631 68.0404 68.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1450 0.000512 1024 450 416 30640 1.44445 1.66467 22.9706 52.4288 78.579 78.6566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1400 0.000128 512 320 256 129920 6.53942 3.41792 31.5146 104.889 146.521 146.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1440 0.001024 512 360 1248 16400 0.372672 0.364704 10.3011 13.1986 24.3105 24.3904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1870 6.4e-05 512 80 288 304640 8.87411 6.73549 44.3416 209.65 269.707 269.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 830 0.000256 512 230 544 51200 3.71248 1.68627 10.5468 51.7269 67.827 67.9688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1680 0.001024 2048 190 384 18160 1.36035 7.70746 52.4174 61.5295 61.5895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1630 0.000512 1024 320 448 34720 1.67136 23.4455 52.5049 77.6649 77.7146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 460 0.000256 512 110 480 33280 5.24752 1.68755 6.36726 51.7418 65.2289 65.3742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 520 3.2e-05 1024 120 384 327680 102.413 27.9889 280.033 837.963 1248.65 1248.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 980 0.001024 1024 390 1280 11520 1.34774 0.753376 10.018 49.8962 62.1192 62.2143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1450 0.000512 1024 450 416 30560 1.4377 1.66067 22.7349 52.3921 78.297 78.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1400 0.000128 512 320 256 129280 6.55251 3.41776 32.3953 104.932 147.459 147.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1440 0.001024 512 360 1248 16320 0.36864 0.36928 6.65226 13.1715 20.6492 20.7155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1870 6.4e-05 512 80 288 304704 8.86598 6.73587 52.6726 209.672 278.052 278.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 0.000256 512 230 544 51456 3.74054 1.69901 17.521 52.2185 75.3347 75.4764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1680 0.001024 2048 190 384 18192 1.36166 12.7713 52.4186 66.5958 66.6542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1630 0.000512 1024 320 448 34752 1.67238 14.3178 52.508 68.5402 68.5998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 460 0.000256 512 110 480 33792 5.20598 1.6855 10.573 51.7165 69.3619 69.5077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 520 3.2e-05 1024 120 384 325632 101.596 26.7551 297.856 832.428 1258.89 1259.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 980 0.001024 1024 390 1280 11904 1.35738 0.745472 17.6157 51.1621 70.981 71.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 1450 0.000512 1024 450 416 30624 1.44166 1.66714 26.3155 52.8106 82.3088 82.3849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1400 0.000128 512 320 256 129792 6.48886 3.41731 21.5102 104.744 136.313 136.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1440 0.001024 512 360 1248 16320 0.36752 0.361536 11.0119 13.1727 24.9823 25.0655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1870 6.4e-05 512 80 288 304512 8.85814 6.73085 45.667 209.485 270.854 270.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 830 0.000256 512 230 544 50688 3.71558 1.68666 11.4133 51.7169 68.6842 68.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1680 0.001024 2048 190 384 18144 1.36515 8.42205 52.3949 62.2276 62.2876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1630 0.000512 1024 320 448 34656 1.66918 27.0602 52.4219 81.1951 81.2642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 460 0.000256 512 110 480 33792 5.2095 1.68346 7.02522 51.7307 65.8338 65.9821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 520 3.2e-05 1024 120 384 319488 101.172 26.4302 279.592 823.911 1231.35 1231.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 980 0.001024 1024 390 1280 11520 1.35565 0.741024 11.1458 49.9144 63.2601 63.3558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1450 0.000512 1024 450 416 30336 1.43389 1.66486 25.3661 52.2547 80.792 80.8694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1400 0.000128 512 320 256 129024 6.44602 3.40893 14.3343 104.215 128.556 128.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1440 0.001024 512 360 1248 16320 0.369984 0.369824 7.22122 13.2003 21.2323 21.3089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1870 6.4e-05 512 80 288 304640 8.89866 6.74547 51.9406 209.713 277.404 277.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 0.000256 512 230 544 51968 3.75904 1.70822 17.3913 52.5123 75.5319 75.6594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1680 0.001024 2048 190 384 18200 1.36397 12.7116 52.488 66.6037 66.6595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1630 0.000512 1024 320 448 34720 1.67075 14.1694 52.5068 68.3892 68.4462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 460 0.000256 512 110 480 34048 5.22784 1.69261 10.497 51.9171 69.5168 69.6564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 520 3.2e-05 1024 120 384 322560 102.757 27.0479 165.419 837.035 1132.51 1132.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 980 0.001024 1024 390 1280 11872 1.34963 0.767328 16.7667 49.9701 68.9565 69.0381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1450 0.000512 1024 450 416 30688 1.44515 1.66675 14.039 52.51 69.7298 69.8019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1400 0.000128 512 320 256 129920 6.50698 3.41565 21.166 104.812 136.055 136.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1440 0.001024 512 360 1248 16352 0.37008 0.360832 10.813 13.1768 24.7902 24.8627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1870 6.4e-05 512 80 288 304640 8.87747 6.73722 33.8277 209.595 259.146 259.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 0.000256 512 230 544 50176 3.76314 1.69219 10.9979 51.9081 68.5165 68.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1680 0.001024 2048 190 384 18144 1.36397 8.19891 52.4492 62.0543 62.1134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1630 0.000512 1024 320 448 34608 1.66547 9.20006 52.3932 63.3012 63.3617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 460 0.000256 512 110 480 32256 5.16429 1.65274 6.59498 50.7172 64.3112 64.4567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 520 3.2e-05 1024 120 384 315392 102.579 26.5629 261.484 826.894 1217.77 1217.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 980 0.001024 1024 390 1280 11648 1.35546 0.747936 10.8635 50.0247 63.0953 63.1898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 1450 0.000512 1024 450 416 30464 1.43677 1.65446 23.9178 52.2477 79.3282 79.4056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1400 0.000128 512 320 256 129024 6.54112 3.41606 13.9107 104.768 128.791 128.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1440 0.001024 512 360 1248 16128 0.36848 0.365952 6.90781 13.1283 20.8448 20.9198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1870 6.4e-05 512 80 288 303744 8.89424 6.74346 38.9532 209.489 264.185 264.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 830 0.000256 512 230 544 51072 3.80013 1.70874 9.28496 52.5843 67.5358 67.6759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1680 0.001024 2048 190 384 17976 1.35578 6.64765 52.1832 60.2298 60.2896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1630 0.000512 1024 320 448 34608 1.67114 23.7384 52.503 77.9556 78.0206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 460 0.000256 512 110 480 32256 5.18016 1.65683 5.68813 50.7942 63.5016 63.6533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 520 3.2e-05 1024 120 384 322560 102.973 26.9255 269.158 837.185 1236.49 1236.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 980 0.001024 1024 390 1280 11424 1.33485 0.739232 8.88227 49.5318 60.5898 60.6843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1450 0.000512 1024 450 416 30240 1.43523 1.64323 23.8309 52.2083 79.1886 79.2676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1400 0.000128 512 320 256 129024 6.57098 3.41677 30.5952 104.884 145.624 145.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1440 0.001024 512 360 1248 16128 0.36832 0.364032 5.90746 13.098 19.8163 19.8937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1870 6.4e-05 512 80 288 304640 8.86115 6.736 52.9703 209.614 278.289 278.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 0.000256 512 230 544 52224 3.728 1.70387 17.5994 52.3953 75.5808 75.7178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1680 0.001024 2048 190 384 18176 1.35917 12.7818 52.4116 66.5961 66.6526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1630 0.000512 1024 320 448 34688 1.66659 14.3196 52.437 68.4654 68.5199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 460 0.000256 512 110 480 34816 5.24246 1.70538 10.7982 52.4048 70.3322 70.4777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 520 3.2e-05 1024 120 384 327680 101.461 26.8165 169.626 835.076 1133.22 1133.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 980 0.001024 1024 390 1280 12032 1.35722 0.771904 17.2462 51.2744 70.7517 70.8342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1450 0.000512 1024 450 416 30592 1.43642 1.6672 14.1945 52.3991 69.7701 69.8421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1400 0.000128 512 320 256 129024 6.50762 3.41146 21.4397 104.565 136.079 136.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1440 0.001024 512 360 1248 16384 0.369472 0.362496 10.555 13.2237 24.5804 24.6559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1870 6.4e-05 512 80 288 304640 8.85987 6.73174 36.5012 209.658 261.86 261.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 0.000256 512 230 544 51200 3.77555 1.70538 11.8253 52.4345 69.8939 70.0376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1680 0.001024 2048 190 384 18048 1.35891 8.4496 52.2383 62.0882 62.1507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1630 0.000512 1024 320 448 34560 1.6655 9.77139 52.3499 63.8323 63.8911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 460 0.000256 512 110 480 32768 5.36218 1.70509 7.12262 52.4507 66.8257 66.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 520 3.2e-05 1024 120 384 327680 101.472 26.8186 116.498 835.148 1080.18 1080.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 980 0.001024 1024 390 1280 11264 1.2135 0.749568 10.8227 49.6228 62.51 62.5952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1450 0.000512 1024 450 416 30464 1.43958 1.67226 9.74838 52.4852 65.4171 65.4953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1400 0.000128 512 320 256 129024 6.52048 3.41114 14.8085 104.609 129.503 129.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1440 0.001024 512 360 1248 16128 0.366624 0.368192 6.88458 13.0952 20.7891 20.8658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1870 6.4e-05 512 80 288 304128 8.84998 6.72742 30.3858 209.512 255.581 255.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 830 0.000256 512 230 544 49152 3.7864 1.68371 9.53594 51.8296 66.9917 67.1253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1680 0.001024 2048 190 384 18048 1.36157 7.22093 52.4474 61.073 61.1281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1630 0.000512 1024 320 448 34560 1.66448 8.31606 52.4777 62.5009 62.5582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 460 0.000256 512 110 480 30720 5.11763 1.62621 5.7921 49.7772 62.4928 62.6321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 520 3.2e-05 1024 120 384 319488 101.665 26.4309 243.131 824.86 1196.34 1196.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 980 0.001024 1024 390 1280 11520 1.3655 0.748608 9.47568 50.0636 61.7518 61.8428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1450 0.000512 1024 450 416 30336 1.43942 1.67043 21.6607 52.4388 77.2791 77.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1400 0.000128 512 320 256 125952 6.46518 3.39946 12.2396 103.356 125.61 125.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1440 0.001024 512 360 1248 16128 0.366592 0.3616 5.83066 13.1476 19.7776 19.8513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1870 6.4e-05 512 80 288 304416 8.89818 6.74547 74.7171 209.725 300.192 300.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 0.000256 512 230 544 50688 3.75034 1.69389 24.7052 52.0177 82.3227 82.4586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1680 0.001024 2048 190 384 18144 1.35987 18.434 52.3918 72.2288 72.2844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1630 0.000512 1024 320 448 34704 1.66707 20.5448 52.5166 74.7698 74.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 460 0.000256 512 110 480 32256 5.24314 1.67078 14.3876 51.2543 72.7384 72.8863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 520 3.2e-05 1024 120 384 322560 101.282 26.6069 238.835 829 1195.96 1196.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 980 0.001024 1024 390 1280 11808 1.29997 0.759808 24.7279 50.0407 76.9325 77.0167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1450 0.000512 1024 450 416 30528 1.44032 1.66397 20.1502 52.4148 75.741 75.8175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1400 0.000128 512 320 256 129024 6.50806 3.41606 30.4363 104.584 145.098 145.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1440 0.001024 512 360 1248 16416 0.368864 0.362368 15.7576 13.2329 29.7933 29.8682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1870 6.4e-05 512 80 288 304128 8.87328 6.73843 48.3754 209.772 273.873 273.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 0.000256 512 230 544 48384 3.75792 1.67283 15.4618 51.2945 72.3432 72.4817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1680 0.001024 2048 190 384 18000 1.35549 11.6865 52.1985 65.2827 65.3416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1630 0.000512 1024 320 448 34560 1.66051 12.8653 52.4205 66.9892 67.0492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 460 0.000256 512 110 480 27648 5.28285 1.62435 8.30662 49.7564 65.1494 65.3022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 520 3.2e-05 1024 120 384 313344 100.664 26.2554 145.301 816.726 1089.19 1089.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 980 0.001024 1024 390 1280 11520 1.34381 0.760864 15.9242 49.7507 67.8839 67.9731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1450 0.000512 1024 450 416 30528 1.44413 1.66502 12.7807 52.5125 68.476 68.5564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1400 0.000128 512 320 256 126720 6.49325 3.40787 19.5106 103.854 133.425 133.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1440 0.001024 512 360 1248 16128 0.36688 0.365824 10.105 13.1809 24.0927 24.1725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1870 6.4e-05 512 80 288 304128 8.89933 6.74477 40.0038 209.464 265.22 265.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 0.000256 512 230 544 48384 3.76989 1.67731 12.8145 51.2999 69.7123 69.8511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1680 0.001024 2048 190 384 17928 1.35373 9.49427 52.1581 63.0472 63.1062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1630 0.000512 1024 320 448 34560 1.66714 10.5754 52.4727 64.7576 64.8149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 460 0.000256 512 110 480 27648 5.52275 1.67334 7.01789 51.3086 65.7049 65.8495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 520 3.2e-05 1024 120 384 304128 102.197 26.6562 116.898 816.164 1062.16 1062.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 980 0.001024 1024 390 1280 11232 1.35398 0.7592 12.8834 49.8734 64.9709 65.0536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1450 0.000512 1024 450 416 29808 1.43008 1.64189 10.6755 51.9905 65.8097 65.8842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1400 0.000128 512 320 256 127872 6.57965 3.41402 16.4893 104.591 131.231 131.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1440 0.001024 512 360 1248 15984 0.366112 0.356512 8.37613 13.0264 22.197 22.2698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1870 6.4e-05 512 80 288 304640 8.87155 6.73744 71.3599 209.621 296.7 296.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 0.000256 512 230 544 51200 3.70512 1.68762 23.6381 51.7177 80.9028 81.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1680 0.001024 2048 190 384 18160 1.35987 17.1821 52.4143 70.9992 71.0592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1630 0.000512 1024 320 448 34720 1.66736 18.9829 52.5068 73.1999 73.2585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 460 0.000256 512 110 480 33280 5.24154 1.68803 14.0807 51.7325 72.9231 73.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 520 3.2e-05 1024 120 384 327680 101.917 26.9261 224.516 837.864 1191.47 1191.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 980 0.001024 1024 390 1280 11520 1.30749 0.766464 23.2428 49.8997 75.3166 75.3955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1450 0.000512 1024 450 416 30560 1.43974 1.66442 18.8416 52.378 74.3956 74.4714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1400 0.000128 512 320 256 129280 6.5432 3.4175 28.6023 104.922 143.637 143.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1440 0.001024 512 360 1248 16320 0.36688 0.362496 14.8023 13.1694 28.7713 28.8461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1870 6.4e-05 512 80 288 304640 8.86224 6.73014 47.4344 209.678 272.813 272.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 0.000256 512 230 544 51200 3.70131 1.68365 16.0075 51.7681 73.3191 73.4556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1680 0.001024 2048 190 384 18080 1.3625 11.9153 52.4072 65.7288 65.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1630 0.000512 1024 320 448 34560 1.66589 12.8693 52.3981 66.9787 67.0363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 460 0.000256 512 110 480 30720 5.39014 1.68387 9.01878 51.7807 68.0541 68.2002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 520 3.2e-05 1024 120 384 307200 102.849 26.4341 142.484 824.194 1096.2 1096.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 980 0.001024 1024 390 1280 11520 1.36413 0.764608 15.2301 50.0053 67.4659 67.5513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1450 0.000512 1024 450 416 30400 1.4336 1.66179 12.703 52.2669 68.1351 68.2107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1400 0.000128 512 320 256 125440 6.48544 3.40099 18.7995 103.255 132.092 132.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1440 0.001024 512 360 1248 16000 0.366592 0.361056 9.74755 13.1158 23.6646 23.7384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1870 6.4e-05 512 80 288 304320 8.86083 6.73658 39.9727 209.488 265.165 265.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 0.000256 512 230 544 49920 3.76365 1.6896 13.3194 51.8184 70.7477 70.8833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1680 0.001024 2048 190 384 18000 1.36138 9.96374 52.4003 63.7686 63.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1630 0.000512 1024 320 448 34560 1.66883 10.7008 52.4943 64.9064 64.9652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 460 0.000256 512 110 480 30720 5.39779 1.6896 7.73533 51.826 66.8328 66.9778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 520 3.2e-05 1024 120 384 307200 102.966 26.4724 119.251 824.228 1073.16 1073.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 980 0.001024 1024 390 1280 11520 1.22717 0.759808 12.9431 51.1617 66.193 66.2755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1450 0.000512 1024 450 416 29760 1.42982 1.64294 10.4223 51.9445 65.5103 65.5833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1400 0.000128 512 320 256 126720 6.44173 3.39987 15.9255 103.295 129.221 129.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1440 0.001024 512 360 1248 15840 0.368512 0.361248 8.22176 13.1676 22.1923 22.2679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1870 6.4e-05 512 80 288 304512 8.84486 6.72973 67.0187 209.539 292.241 292.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 0.000256 512 230 544 50688 3.71299 1.68611 22.0488 51.729 79.3348 79.4747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1680 0.001024 2048 190 384 18144 1.36429 16.2367 52.4042 70.0483 70.1051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1630 0.000512 1024 320 448 34656 1.66486 18.0593 52.4347 72.2006 72.2596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 460 0.000256 512 110 480 33792 5.20611 1.68355 13.533 51.7443 72.35 72.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 520 3.2e-05 1024 120 384 319488 100.861 26.8694 208.553 824.115 1160.65 1160.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 980 0.001024 1024 390 1280 11520 1.35782 0.7576 21.3235 49.9175 73.4604 73.5434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1450 0.000512 1024 450 416 30336 1.43478 1.66448 17.7012 52.265 73.1356 73.2114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.000128 512 320 256 129024 6.44096 3.40173 27.1463 104.244 141.389 141.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1440 0.001024 512 360 1248 16320 0.36864 0.363776 14.0337 13.203 28.0389 28.1155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1870 6.4e-05 512 80 288 304128 8.85968 6.7296 43.6674 209.526 268.89 268.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 0.000256 512 230 544 49152 3.78336 1.68346 14.1707 51.8321 71.6263 71.7661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1680 0.001024 2048 190 384 18048 1.36099 10.6616 52.4548 64.5187 64.5776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1630 0.000512 1024 320 448 34560 1.66768 11.8415 52.4797 66.034 66.0931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 460 0.000256 512 110 480 30720 5.11827 1.6232 8.34282 49.7901 65.0558 65.2104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 520 3.2e-05 1024 120 384 319488 100.919 26.4335 135.482 824.944 1088.02 1088.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 980 0.001024 1024 390 1280 11520 1.36294 0.763808 14.2595 50.0692 66.5589 66.6467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1450 0.000512 1024 450 416 30336 1.43869 1.66707 11.6945 52.4402 67.3162 67.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1400 0.000128 512 320 256 125952 6.46384 3.39763 17.5264 103.366 130.909 131.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1440 0.001024 512 360 1248 16128 0.366816 0.370272 9.21802 13.1502 23.176 23.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1870 6.4e-05 512 80 288 304128 8.85709 6.73027 37.9849 209.856 263.534 263.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 0.000256 512 230 544 46080 3.68736 1.62406 11.6414 49.8368 66.941 67.0807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1680 0.001024 2048 190 384 17856 1.35571 9.11994 52.1923 62.711 62.7694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1630 0.000512 1024 320 448 34272 1.65072 10.2892 52.2213 64.204 64.2617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 460 0.000256 512 110 480 27648 5.28272 1.62579 6.96042 49.8558 63.9046 64.0512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 520 3.2e-05 1024 120 384 294912 98.6913 25.813 110.19 792.108 1027.05 1027.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 980 0.001024 1024 390 1280 10368 1.33245 0.736928 11.0065 49.2172 62.3952 62.4783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1450 0.000512 1024 450 416 29952 1.4377 1.66614 9.97712 52.3158 65.4678 65.5442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1400 0.000128 512 320 256 124416 6.43024 3.38195 15.1453 102.396 127.508 127.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1440 0.001024 512 360 1248 15552 0.370176 0.3584 7.60144 13.0834 21.4842 21.5572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1870 6.4e-05 512 80 288 304800 8.90794 6.74611 66.0188 209.716 291.494 291.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 0.000256 512 230 544 51200 3.71315 1.68675 22.1112 51.7345 79.3999 79.5372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1680 0.001024 2048 190 384 18100 1.35546 15.9065 52.3036 69.6089 69.6608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1630 0.000512 1024 320 448 34700 1.66659 17.864 52.5072 72.0796 72.1388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 460 0.000256 512 110 480 32000 5.3272 1.68794 12.7932 51.7497 71.743 71.8867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 520 3.2e-05 1024 120 384 320000 101.061 26.506 206.004 824.245 1158.06 1158.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 980 0.001024 1024 390 1280 11600 1.36394 0.759104 21.47 49.9253 73.6196 73.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1450 0.000512 1024 450 416 30400 1.44384 1.6584 17.6335 52.3028 73.1097 73.1853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1400 0.000128 512 320 256 128000 6.53485 3.41402 26.6138 104.306 141.025 141.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1440 0.001024 512 360 1248 16200 0.37024 0.362496 13.7538 13.212 27.7674 27.8446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1870 6.4e-05 512 80 288 304000 8.89392 6.74202 45.8309 209.517 271.09 271.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 0.000256 512 230 544 51200 3.72515 1.68893 15.5122 51.8016 72.8794 73.0153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1680 0.001024 2048 190 384 18000 1.35808 10.8678 52.3053 64.5732 64.6289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1630 0.000512 1024 320 448 34600 1.66819 12.2834 52.506 66.4987 66.5584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 460 0.000256 512 110 480 32000 5.34067 1.68774 9.09472 51.8122 68.1234 68.2656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 520 3.2e-05 1024 120 384 307200 103.158 26.5019 136.13 824.388 1090.42 1090.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 980 0.001024 1024 390 1280 11200 1.37453 0.761856 14.3871 50.0554 66.6805 66.7648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1450 0.000512 1024 450 416 30400 1.44269 1.66768 12.3494 52.4372 67.9709 68.0457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1400 0.000128 512 320 256 124800 6.54125 3.40173 18.3444 103.523 131.963 132.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1440 0.001024 512 360 1248 16000 0.36864 0.366784 9.47222 13.1414 23.4204 23.4967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1870 6.4e-05 512 80 288 303600 8.9159 6.74864 38.2406 209.556 263.571 263.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 0.000256 512 230 544 48000 3.85107 1.69574 12.1957 51.8607 69.7615 69.9048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1680 0.001024 2048 190 384 17700 1.34522 9.38752 51.7643 62.5368 62.5955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1630 0.000512 1024 320 448 34500 1.67322 10.2903 52.5022 64.5066 64.5666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 460 0.000256 512 110 480 28800 5.54589 1.69485 7.28077 51.8721 66.5778 66.7269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 520 3.2e-05 1024 120 384 307200 103.111 26.522 114.681 824.411 1068.97 1069.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 980 0.001024 1024 390 1280 10800 1.25251 0.766752 11.7157 51.245 65.0807 65.1661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1450 0.000512 1024 450 416 30000 1.43427 1.64474 10.4085 52.0253 65.5857 65.6603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1400 0.000128 512 320 256 124800 6.56253 3.40378 15.5498 103.351 129.021 129.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1440 0.001024 512 360 1248 15600 0.372864 0.36368 7.64189 13.2142 21.6628 21.7416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1870 6.4e-05 512 80 288 304640 8.85901 6.74218 63.6524 209.596 288.96 289.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 0.000256 512 230 544 50176 3.76083 1.69248 20.8531 51.9058 78.3723 78.5112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1680 0.001024 2048 190 384 18144 1.36173 15.3113 52.4474 69.1638 69.2288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1630 0.000512 1024 320 448 34608 1.66502 17.042 52.3924 71.1426 71.2008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 460 0.000256 512 110 480 32256 5.1648 1.65654 12.443 50.718 70.1691 70.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 520 3.2e-05 1024 120 384 315392 102.155 26.5421 195.35 826.882 1151.18 1151.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 980 0.001024 1024 390 1280 11648 2.67539 0.763904 20.9074 50.024 74.4827 74.6013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1450 0.000512 1024 450 416 30464 1.43712 1.65683 16.8324 52.2475 72.2438 72.3238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1400 0.000128 512 320 256 129024 6.53562 3.41005 26.0498 104.769 140.922 141.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1440 0.001024 512 360 1248 16128 0.367936 0.359744 13.2116 13.1256 27.1356 27.2134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1870 6.4e-05 512 80 288 303744 8.86253 6.72656 44.278 209.399 269.373 269.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 0.000256 512 230 544 46592 3.77322 1.65626 13.779 50.7861 70.1521 70.2874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1680 0.001024 2048 190 384 17920 1.35507 10.8543 52.1574 64.41 64.4669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1630 0.000512 1024 320 448 34496 1.66474 11.8366 52.3999 65.9429 66.0004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 460 0.000256 512 110 480 28672 5.02451 1.58106 8.02221 48.3983 63.2054 63.3543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 520 3.2e-05 1024 120 384 286720 103.574 26.2164 124.007 807.936 1061.97 1062.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 980 0.001024 1024 390 1280 10752 1.2153 0.743424 13.4004 49.582 65.0401 65.1247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1450 0.000512 1024 450 416 30016 1.43155 1.64816 11.6766 52.1029 66.9298 67.0066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1400 0.000128 512 320 256 125440 6.52874 3.40173 18.0895 103.653 131.829 131.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1440 0.001024 512 360 1248 16128 0.369248 0.368416 9.25498 13.207 23.2707 23.3452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1870 6.4e-05 512 80 288 303744 8.86518 6.7343 36.8964 209.446 262.047 262.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 0.000256 512 230 544 48384 3.71123 1.66429 12.0614 50.8554 68.4486 68.5853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1680 0.001024 2048 190 384 17808 1.35411 9.24502 52.1482 62.7905 62.8486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1630 0.000512 1024 320 448 34272 1.65155 9.9009 52.2386 63.834 63.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 460 0.000256 512 110 480 32256 5.18237 1.66032 7.96477 50.8681 65.8507 65.9982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 520 3.2e-05 1024 120 384 301056 101.374 26.2485 108.389 807.969 1044.22 1044.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 980 0.001024 1024 390 1280 10752 1.35181 0.751776 11.266 49.7706 63.2411 63.3264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1450 0.000512 1024 450 416 29568 1.4279 1.64304 9.89587 51.9464 64.9859 65.0637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1400 0.000128 512 320 256 129024 6.56342 3.41939 15.3228 104.917 130.377 130.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1440 0.001024 512 360 1248 15456 0.364544 0.3584 7.49296 12.9754 21.2631 21.3381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1870 6.4e-05 512 80 288 304320 8.89645 6.74214 61.9567 209.627 287.331 287.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 0.000256 512 230 544 49920 3.7607 1.68819 20.4849 51.7913 77.882 78.0204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1680 0.001024 2048 190 384 18120 1.36538 15.0491 52.4556 68.9133 68.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1630 0.000512 1024 320 448 34680 1.6703 16.7813 52.5508 71.0445 71.1042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 460 0.000256 512 110 480 34560 5.18611 1.69094 13.0742 51.8047 71.9353 72.0762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 520 3.2e-05 1024 120 384 307200 103.139 26.5038 185.965 824.944 1140.8 1141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 980 0.001024 1024 390 1280 11520 1.36618 0.76224 20.4314 49.9732 72.6372 72.7206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1450 0.000512 1024 450 416 30480 1.44179 1.66298 16.6497 52.4818 72.3076 72.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1400 0.000128 512 320 256 128640 6.51885 3.42163 25.2078 104.608 139.911 140.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1440 0.001024 512 360 1248 16080 0.367776 0.360448 12.8763 13.0985 26.7745 26.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1870 6.4e-05 512 80 288 304320 8.86394 6.73146 44.874 209.496 270.073 270.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 0.000256 512 230 544 49920 3.76429 1.68874 14.8628 51.8159 72.2846 72.4152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1680 0.001024 2048 190 384 18000 1.36154 11.277 52.4037 65.0853 65.1428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1630 0.000512 1024 320 448 34560 1.67104 12.1908 52.4941 66.3991 66.4558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 460 0.000256 512 110 480 30720 5.40416 1.69094 8.7312 51.8276 67.8356 67.9756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 520 3.2e-05 1024 120 384 307200 102.981 26.5216 135.76 824.259 1089.77 1089.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 980 0.001024 1024 390 1280 11520 1.37082 0.763904 14.6144 51.1601 68.0076 68.0915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1450 0.000512 1024 450 416 29760 1.42912 1.64045 11.8657 51.9419 66.949 67.0259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1400 0.000128 512 320 256 126720 6.44701 3.39958 17.9907 103.301 131.291 131.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1440 0.001024 512 360 1248 15840 0.36864 0.36032 9.20125 13.1669 23.1687 23.2428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1870 6.4e-05 512 80 288 302400 8.868 6.73587 37.0984 209.076 261.888 261.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 0.000256 512 230 544 46080 3.78986 1.65318 11.4523 50.6461 67.6973 67.8353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1680 0.001024 2048 190 384 17640 1.34163 8.98515 51.7944 62.1646 62.2244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1630 0.000512 1024 320 448 34200 1.65261 9.96938 52.2093 63.874 63.9307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 460 0.000256 512 110 480 23040 5.1519 1.53261 5.75757 46.7968 59.4249 59.5661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 520 3.2e-05 1024 120 384 276480 104.784 26.2558 100.783 804.379 1036.44 1036.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 980 0.001024 1024 390 1280 10080 1.37133 0.763424 11.0468 49.6758 62.9666 63.0559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1450 0.000512 1024 450 416 29520 1.43072 1.63402 10.0598 51.8184 65.0113 65.0877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1400 0.000128 512 320 256 126720 6.62326 3.42016 15.3366 104.736 130.265 130.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1440 0.001024 512 360 1248 15120 0.366592 0.35568 7.51613 12.9376 21.2482 21.3238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1870 6.4e-05 512 80 288 304640 8.86445 6.72768 63.0477 209.85 288.595 288.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 0.000256 512 230 544 51200 3.76954 1.70598 21.0321 52.4875 79.1458 79.2836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1680 0.001024 2048 190 384 18048 1.3577 15.1736 52.2822 68.8575 68.9132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1630 0.000512 1024 320 448 34560 1.66438 16.9738 52.4018 71.0816 71.1393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 460 0.000256 512 110 480 32768 5.36288 1.70614 12.5015 52.4966 72.2515 72.3949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 520 3.2e-05 1024 120 384 327680 101.568 26.825 202.094 835.948 1166.68 1166.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 980 0.001024 1024 390 1280 11264 1.34448 0.757248 19.4133 49.6508 71.2617 71.3482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1450 0.000512 1024 450 416 30464 1.43984 1.67146 16.7885 52.5332 72.5035 72.5816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1400 0.000128 512 320 256 129024 6.52189 3.41219 25.6299 104.709 140.427 140.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1440 0.001024 512 360 1248 16128 0.368224 0.360096 13.1271 13.1066 27.0365 27.1107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1870 6.4e-05 512 80 288 303104 8.84461 6.72819 42.8028 209.296 267.777 267.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 0.000256 512 230 544 49152 3.86074 1.70522 14.0286 52.5623 72.3056 72.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1680 0.001024 2048 190 384 17920 1.35373 10.7251 52.2779 64.3996 64.4586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1630 0.000512 1024 320 448 34304 1.64979 11.5614 52.22 65.4722 65.5299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 460 0.000256 512 110 480 24576 5.47491 1.62406 6.99757 49.8284 64.105 64.2519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 520 3.2e-05 1024 120 384 327680 101.471 26.8374 138.091 836.028 1102.67 1102.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 980 0.001024 1024 390 1280 10240 1.33123 0.743424 12.3987 49.1316 63.7044 63.7891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1450 0.000512 1024 450 416 29696 1.4288 1.64864 11.5548 52.0131 66.7139 66.7892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1400 0.000128 512 320 256 126976 6.58963 3.41197 17.2658 104.779 132.197 132.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1440 0.001024 512 360 1248 15872 0.364864 0.358112 8.72845 13.0172 22.5417 22.6176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1870 6.4e-05 512 80 288 304128 8.8624 7.33888 38.5153 209.682 264.507 264.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 0.000256 512 230 544 43008 3.81744 1.62611 11.1829 49.9133 66.6951 66.8287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1680 0.001024 2048 190 384 17664 1.34643 9.46202 51.9414 62.7933 62.8485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1630 0.000512 1024 320 448 34176 1.64666 10.3491 52.2268 64.2665 64.3236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 460 0.000256 512 110 480 24576 5.48141 1.62422 6.22666 49.9931 63.5056 63.6527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 520 3.2e-05 1024 120 384 294912 98.7888 25.8107 110.661 792.346 1027.85 1028.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 980 0.001024 1024 390 1280 10752 1.33117 0.7392 11.9457 49.3307 63.4435 63.5288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1450 0.000512 1024 450 416 29952 1.4336 1.64902 10.257 52.1914 65.6027 65.6794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1400 0.000128 512 320 256 122880 6.59965 3.39238 15.4639 103.508 129.12 129.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1440 0.001024 512 360 1248 15360 0.361088 0.352256 7.40365 12.7633 20.9513 21.0247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1870 6.4e-05 512 80 280 305664 8.8535 6.7289 54.6582 209.673 280.027 280.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 830 0.000256 512 230 560 51200 3.75648 1.70083 16.1131 52.3779 74.1028 74.2362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1680 0.001024 2048 190 360 18304 1.36323 10.9981 52.4517 64.8558 64.9126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1630 0.000512 1024 320 440 34816 1.66742 22.5669 52.4684 76.7476 76.7959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 460 0.000256 512 110 480 32768 5.34621 1.70576 9.32768 52.3843 68.945 69.0886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 520 3.2e-05 1024 120 400 294912 107.359 26.8189 262.285 835.035 1231.74 1231.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 980 0.001024 1024 390 1280 11904 1.35958 0.754304 15.7801 51.228 69.229 69.3348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1450 0.000512 1024 450 400 30848 1.44118 1.66781 21.6031 52.4417 77.2235 77.2997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1400 0.000128 512 320 240 128000 6.58006 3.41386 33.551 104.886 148.582 148.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1440 0.001024 512 360 1240 16448 0.370336 0.386528 10.2474 13.2062 24.2794 24.3446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1870 6.4e-05 512 80 280 305408 8.86182 6.73062 41.722 209.615 267.036 267.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 830 0.000256 512 230 560 51200 3.76826 1.70205 10.5451 52.3977 68.5674 68.7068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1680 0.001024 2048 190 360 18240 1.35974 7.13728 52.3674 60.9061 60.9635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1630 0.000512 1024 320 440 34752 1.664 22.5813 52.4206 76.7098 76.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 460 0.000256 512 110 480 32768 5.35718 1.70598 6.19245 52.407 65.843 65.9829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 520 3.2e-05 1024 120 400 294912 107.513 26.8178 268.751 835.077 1238.41 1238.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 980 0.001024 1024 390 1280 11776 1.36742 0.758784 10.2401 51.2717 63.7358 63.8284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1450 0.000512 1024 450 400 30720 1.43565 1.66394 21.41 52.3959 76.9769 77.0542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1400 0.000128 512 320 240 126976 6.5847 3.40582 32.9777 104.568 147.689 147.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1440 0.001024 512 360 1240 16384 0.37088 0.385024 6.6551 13.2263 20.7087 20.7805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1870 6.4e-05 512 80 280 305440 8.8903 6.74608 59.1551 209.593 284.492 284.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 830 0.000256 512 230 560 51840 3.76598 1.71213 18.4458 52.5481 76.6265 76.7654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1680 0.001024 2048 190 360 18280 1.36234 12.5779 52.4109 66.3935 66.4572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1630 0.000512 1024 320 440 34800 1.66502 25.8967 52.4499 80.0541 80.1196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 460 0.000256 512 110 480 32000 5.44413 1.71094 10.4354 52.5912 70.3666 70.5129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 520 3.2e-05 1024 120 400 296960 107.486 26.9394 286.591 837.79 1259.04 1259.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 980 0.001024 1024 390 1280 11840 1.3576 0.756 18.0556 50.0576 70.3277 70.4205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1450 0.000512 1024 450 400 30800 1.44384 1.65907 25 52.4316 80.6096 80.6862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1400 0.000128 512 320 240 128000 6.59891 3.42035 33.7175 104.891 148.786 148.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1440 0.001024 512 360 1240 16400 0.369312 0.364544 11.512 13.2226 25.5452 25.6243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1870 6.4e-05 512 80 280 305280 8.87002 6.73837 47.1968 209.797 272.71 272.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 830 0.000256 512 230 560 49920 3.75213 1.68416 11.7246 51.7631 69.0751 69.2158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1680 0.001024 2048 190 360 18240 1.3648 8.26115 52.4575 62.1256 62.1832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1630 0.000512 1024 320 440 34720 1.66653 26.054 52.443 80.2065 80.2537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 460 0.000256 512 110 480 30720 5.39568 1.68675 6.72234 51.7764 65.7596 65.9042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 520 3.2e-05 1024 120 400 296960 107.497 26.9276 275.307 838.548 1248.52 1248.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 980 0.001024 1024 390 1280 11520 1.34896 0.753344 11.3831 49.9192 63.5043 63.6013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1450 0.000512 1024 450 400 30720 1.43875 1.66771 24.9832 52.4174 80.579 80.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1400 0.000128 512 320 240 128000 6.59462 3.41674 31.2895 105.006 146.467 146.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1440 0.001024 512 360 1240 16320 0.36864 0.370784 7.4792 13.1804 21.4713 21.5537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1870 6.4e-05 512 80 280 304800 8.89014 6.74608 42.0858 209.674 267.508 267.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 830 0.000256 512 230 560 49920 3.76538 1.68829 9.77117 51.7852 67.1684 67.3044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1680 0.001024 2048 190 360 18120 1.35478 6.64102 52.2359 60.2713 60.3308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1630 0.000512 1024 320 440 34680 1.66288 25.8912 52.4395 80.037 80.0868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 460 0.000256 512 110 480 30720 5.41286 1.68749 5.75133 51.7972 64.8302 64.9751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 520 3.2e-05 1024 120 400 276480 109.039 26.5419 270.013 824.841 1230.69 1230.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 980 0.001024 1024 390 1280 11520 1.36106 0.749568 9.67264 49.9774 61.8572 61.9517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1450 0.000512 1024 450 400 30720 1.44179 1.66502 25.0277 52.4734 80.6798 80.7568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1400 0.000128 512 320 240 126720 6.60035 3.41859 37.3424 104.601 152.119 152.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1440 0.001024 512 360 1240 16080 0.368768 0.378592 6.14848 13.0997 20.0654 20.1318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1870 6.4e-05 512 80 280 305472 8.87949 6.73638 48.2281 209.836 273.79 273.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 0.000256 512 230 560 50688 3.76886 1.69779 16.7298 52.2549 74.6095 74.7482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1680 0.001024 2048 190 360 18288 1.36979 11.6388 52.5009 65.5511 65.6124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1630 0.000512 1024 320 440 34800 1.66915 13.4782 52.5144 67.7049 67.7651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 460 0.000256 512 110 480 30720 5.38704 1.68554 9.16179 51.7577 68.1734 68.3208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 520 3.2e-05 1024 120 400 294912 106.593 26.9763 152.672 833.095 1119.58 1119.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 980 0.001024 1024 390 1280 11904 1.35168 0.776192 16.4292 51.1893 69.8479 69.9346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 1450 0.000512 1024 450 400 30816 1.4424 1.66675 22.0971 52.5111 77.7892 77.8676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1400 0.000128 512 320 240 127488 6.5801 3.41411 19.8289 104.83 134.813 134.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1440 0.001024 512 360 1240 16416 0.372128 0.363232 10.4573 13.1821 24.4468 24.5193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1870 6.4e-05 512 80 280 305280 8.8383 6.73178 31.9924 209.738 257.404 257.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 830 0.000256 512 230 560 49152 3.77354 1.68566 10.8718 51.7724 68.2578 68.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1680 0.001024 2048 190 360 18240 1.36374 7.8929 52.4984 61.7973 61.8552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1630 0.000512 1024 320 440 34752 1.6673 8.97635 52.5097 63.1944 63.2525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 460 0.000256 512 110 480 30720 5.39552 1.68509 6.26461 52.2528 66.4388 67.0465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 520 3.2e-05 1024 120 400 282624 108.092 26.4305 232.679 824.888 1192.33 1192.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 980 0.001024 1024 390 1280 11520 1.35334 0.742912 10.7013 49.9429 62.8388 62.9327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1450 0.000512 1024 450 400 30528 1.4353 1.66506 21.477 52.3145 76.9654 77.0333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1400 0.000128 512 320 240 125952 6.58317 3.40582 13.129 104.34 127.61 127.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1440 0.001024 512 360 1240 16320 0.370688 0.367872 6.936 13.2155 20.9615 21.0435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1870 6.4e-05 512 80 280 305280 8.87462 6.74406 36.0916 209.577 261.398 261.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 830 0.000256 512 230 560 48384 3.76163 1.67754 9.07184 51.2421 65.9125 66.0545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1680 0.001024 2048 190 360 18144 1.35907 6.33651 52.3241 60.0647 60.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1630 0.000512 1024 320 440 34704 1.66339 22.6981 52.4596 76.8644 76.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 460 0.000256 512 110 480 27648 5.28832 1.62474 4.86918 49.7121 61.6791 61.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 520 3.2e-05 1024 120 400 276480 107.657 26.2554 227.812 815.939 1177.91 1178.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 980 0.001024 1024 390 1280 11520 1.34038 0.737344 9.14669 49.7307 61.0556 61.1478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1450 0.000512 1024 450 400 30528 1.43974 1.66701 21.8921 52.4633 77.5341 77.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1400 0.000128 512 320 240 124416 6.60525 3.41238 26.4753 103.758 140.411 140.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1440 0.001024 512 360 1240 16128 0.370688 0.364288 5.92787 13.1708 19.9118 19.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1870 6.4e-05 512 80 280 305312 8.89322 6.7432 69.2923 209.559 294.602 294.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 0.000256 512 230 560 51072 3.78752 1.70723 24.1235 52.4742 82.2473 82.3907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1680 0.001024 2048 190 360 18256 1.36397 16.7383 52.39 70.5374 70.5979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1630 0.000512 1024 320 440 34776 1.66947 19.6827 52.4421 73.8365 73.8959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 460 0.000256 512 110 480 30464 5.43267 1.69171 13.0367 51.8828 72.2294 72.3743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 520 3.2e-05 1024 120 400 293888 108.028 26.9553 221.791 836.44 1193.46 1193.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 980 0.001024 1024 390 1280 11648 1.29638 0.772096 24.2043 49.9531 76.3289 76.4153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1450 0.000512 1024 450 400 30800 1.44477 1.66912 19.2548 52.4741 74.918 74.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1400 0.000128 512 320 240 127232 6.60035 3.41821 28.5841 104.73 143.491 143.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1440 0.001024 512 360 1240 16352 0.368512 0.361728 14.9431 13.1643 28.9109 28.9882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1870 6.4e-05 512 80 280 305088 8.86989 6.73798 44.806 209.601 270.123 270.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 0.000256 512 230 560 50176 3.756 1.69082 15.5976 51.9083 73.111 73.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1680 0.001024 2048 190 360 18144 1.35901 10.6095 52.2364 64.2462 64.3041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1630 0.000512 1024 320 440 34720 1.6681 12.4744 52.4391 66.6253 66.6829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 460 0.000256 512 110 480 28672 5.36803 1.65469 8.24086 50.7172 66.1679 66.3101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 520 3.2e-05 1024 120 400 286720 107.13 26.5457 135.387 826.885 1096.19 1096.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 980 0.001024 1024 390 1280 11648 1.35501 0.763904 15.0601 50.0259 67.3044 67.3894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1450 0.000512 1024 450 400 30464 1.43549 1.65478 11.8396 52.2473 67.2486 67.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1400 0.000128 512 320 240 127232 6.58989 3.41402 18.5976 105.039 133.795 133.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1440 0.001024 512 360 1240 16128 0.366976 0.359008 9.5273 13.1248 23.45 23.5274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1870 6.4e-05 512 80 280 304416 8.87904 6.74371 36.7086 209.528 261.969 262.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 830 0.000256 512 230 560 51072 3.80307 1.71014 12.9271 52.5963 71.1939 71.3306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1680 0.001024 2048 190 360 18144 1.36614 8.75315 52.4394 62.6035 62.6646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1630 0.000512 1024 320 440 34608 1.66243 10.1932 52.4146 64.3151 64.3756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 460 0.000256 512 110 480 26880 5.49389 1.65888 6.33251 50.803 64.4733 64.6223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 520 3.2e-05 1024 120 400 279552 110.478 26.9282 340.092 837.369 1315.12 1315.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 980 0.001024 1024 390 1280 10752 1.34851 0.737056 11.7087 49.5318 63.434 63.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1450 0.000512 1024 450 400 30240 1.4377 1.64525 33.9787 52.2231 89.3547 89.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1400 0.000128 512 320 240 126336 6.64726 3.41942 15.2738 104.904 130.405 130.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1440 0.001024 512 360 1240 16128 0.36864 0.360256 7.83142 13.1031 21.7329 21.8108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1870 6.4e-05 512 80 280 305408 8.84157 6.73354 65.178 209.761 290.621 290.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 0.000256 512 230 560 51200 3.75949 1.70189 22.7596 52.4253 80.8026 80.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1680 0.001024 2048 190 360 18240 1.36266 15.5156 52.4028 69.3234 69.3822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1630 0.000512 1024 320 440 34752 1.66656 18.195 52.4554 72.3599 72.4175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 460 0.000256 512 110 480 32768 5.35462 1.7041 13.3968 52.4425 73.0842 73.2303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 520 3.2e-05 1024 120 400 294912 107.013 26.8138 205.569 835.733 1175.37 1175.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 980 0.001024 1024 390 1280 11776 1.31146 0.774272 22.6382 51.2913 76.1132 76.2002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1450 0.000512 1024 450 400 30720 1.43702 1.668 17.8524 52.4352 73.4645 73.5396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1400 0.000128 512 320 240 126976 6.57894 3.40768 26.5772 104.637 141.352 141.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1440 0.001024 512 360 1240 16384 0.3688 0.361184 14.0044 13.2321 28.038 28.1109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1870 6.4e-05 512 80 280 305152 8.85715 6.73587 42.6143 209.832 268.146 268.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 0.000256 512 230 560 51200 3.77174 1.70803 14.8517 52.4759 72.961 73.0986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1680 0.001024 2048 190 360 18176 1.35987 9.80534 52.412 63.6199 63.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1630 0.000512 1024 320 440 34688 1.66675 11.5996 52.4615 65.7706 65.8303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 460 0.000256 512 110 480 32768 5.36237 1.70758 8.90467 52.4902 68.6448 68.7938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 520 3.2e-05 1024 120 400 294912 106.999 26.8227 131.378 835.866 1101.3 1101.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 980 0.001024 1024 390 1280 11264 1.34144 0.75776 13.8576 49.6426 65.7027 65.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1450 0.000512 1024 450 400 30720 1.43987 1.67053 11.7037 52.5288 67.4124 67.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1400 0.000128 512 320 240 126976 6.57424 3.41299 17.4708 104.696 132.306 132.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1440 0.001024 512 360 1240 16128 0.36864 0.366016 8.69834 13.1049 22.6093 22.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1870 6.4e-05 512 80 280 304896 8.85789 6.73533 34.7935 209.348 259.847 259.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 0.000256 512 230 560 49152 3.78934 1.6896 11.7062 51.7922 69.1337 69.2716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1680 0.001024 2048 190 360 18048 1.35558 8.21043 52.1953 61.806 61.8639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1630 0.000512 1024 320 440 34560 1.6625 9.58986 52.3357 63.6285 63.6867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 460 0.000256 512 110 480 24576 5.47082 1.62205 5.67014 49.7461 62.6951 62.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 520 3.2e-05 1024 120 400 270336 109.42 26.4478 97.9866 824.247 1058.34 1058.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 980 0.001024 1024 390 1280 11520 1.36272 0.765952 11.6672 51.1685 65.0669 65.1539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1450 0.000512 1024 450 400 30336 1.43805 1.6672 9.41184 52.3995 64.9899 65.0668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1400 0.000128 512 320 240 122880 6.59827 3.39936 14.0926 103.28 127.529 127.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1440 0.001024 512 360 1240 16128 0.36784 0.360448 7.16829 13.139 21.106 21.1841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1870 6.4e-05 512 80 280 305280 8.87664 6.74211 67.3835 209.684 292.796 292.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 0.000256 512 230 560 50688 3.75462 1.69376 23.2339 52.003 80.839 80.9779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1680 0.001024 2048 190 360 18216 1.36192 15.9868 52.3624 69.756 69.8128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1630 0.000512 1024 320 440 34776 1.66675 18.6822 52.4996 72.891 72.9495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 460 0.000256 512 110 480 29952 5.36922 1.67149 12.5344 51.2421 71.0022 71.1458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 520 3.2e-05 1024 120 400 285696 107.745 26.599 202.141 828.902 1165.63 1165.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 980 0.001024 1024 390 1280 11808 1.29802 0.75616 23.0071 50.0393 75.2034 75.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1450 0.000512 1024 450 400 30672 1.44166 1.66093 18.0878 52.4052 73.6676 73.7441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1400 0.000128 512 320 240 126720 6.59475 3.42221 27.5063 104.563 142.241 142.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1440 0.001024 512 360 1240 16416 0.370336 0.36176 14.5509 13.2297 28.5814 28.6603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1870 6.4e-05 512 80 280 305280 8.85187 6.74192 43.8428 209.724 269.266 269.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 0.000256 512 230 560 48384 3.75635 1.67424 14.8637 51.2803 71.7336 71.8727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1680 0.001024 2048 190 360 18144 1.35987 10.5029 52.3649 64.2708 64.3281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1630 0.000512 1024 320 440 34704 1.66736 12.1016 52.497 66.3103 66.3706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 460 0.000256 512 110 480 27648 5.28285 1.62406 7.77136 49.7459 64.6084 64.7503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 520 3.2e-05 1024 120 400 276480 106.929 26.2531 128.335 816.607 1078.37 1078.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 980 0.001024 1024 390 1280 11520 1.21056 0.751456 14.5413 49.7516 66.3563 66.4444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1450 0.000512 1024 450 400 30528 1.43837 1.66912 12.0162 52.4982 67.6923 67.7683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1400 0.000128 512 320 240 124416 6.58576 3.41251 17.7155 103.831 131.699 131.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1440 0.001024 512 360 1240 16128 0.368736 0.366848 9.44474 13.1778 23.4299 23.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1870 6.4e-05 512 80 280 304992 8.89462 6.74077 38.5205 209.433 263.699 263.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 0.000256 512 230 560 48384 3.77814 1.67315 13.3523 51.2915 70.2523 70.3938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1680 0.001024 2048 190 360 17928 1.35181 9.01325 51.9354 62.3437 62.4028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1630 0.000512 1024 320 440 34560 1.66502 10.6377 52.3668 64.713 64.7738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 460 0.000256 512 110 480 27648 5.52115 1.67498 7.11981 51.3029 65.7991 65.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 520 3.2e-05 1024 120 400 276480 107.042 26.3796 113.055 816.114 1062.84 1063.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 980 0.001024 1024 390 1280 11232 1.22429 0.75296 12.6354 49.8274 64.5399 64.6242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1450 0.000512 1024 450 400 30240 1.43187 1.6425 10.6642 51.98 65.7888 65.8674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1400 0.000128 512 320 240 124416 6.7017 3.41622 15.852 104.579 130.697 130.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1440 0.001024 512 360 1240 15984 0.368096 0.358624 8.24029 13.0267 22.0627 22.1407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1870 6.4e-05 512 80 280 305280 8.84054 6.72973 34.4866 209.703 259.867 259.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 0.000256 512 230 560 46080 3.68944 1.62202 11.0555 49.8021 66.3306 66.4676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1680 0.001024 2048 190 360 17856 1.35162 8.73472 51.9467 62.074 62.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1630 0.000512 1024 320 440 34560 1.6713 9.65632 52.466 63.8356 63.8947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 460 0.000256 512 110 480 27648 5.28826 1.62586 6.36797 49.8196 63.279 63.4245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 520 3.2e-05 1024 120 400 258048 105.493 25.8153 94.3972 791.56 1017.51 1017.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 980 0.001024 1024 390 1280 10368 1.3271 0.741568 10.6002 49.1568 61.926 62.0113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 1450 0.000512 1024 450 400 29952 1.43146 1.66298 26.5346 52.279 81.9781 82.0531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1400 0.000128 512 320 240 119808 6.61414 3.38534 13.7786 102.323 126.258 126.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1440 0.001024 512 360 1240 15552 0.365536 0.358784 7.09357 13.0768 20.9643 21.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1870 6.4e-05 512 80 280 305280 8.85274 6.73587 63.0621 209.601 288.361 288.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 0.000256 512 230 560 49920 3.75056 1.69024 21.5509 51.7774 78.9221 79.0589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1680 0.001024 2048 190 360 18240 1.36182 15.284 52.4057 69.0932 69.1509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1630 0.000512 1024 320 440 34720 1.66454 17.5391 52.394 71.6406 71.6964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 460 0.000256 512 110 480 30720 5.39386 1.68557 12.2338 51.7219 71.2188 71.3605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 520 3.2e-05 1024 120 400 296960 107.154 26.9279 197.266 837.749 1169.34 1169.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 980 0.001024 1024 390 1280 11520 1.31658 0.767712 21.0365 49.8976 73.1198 73.2053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1450 0.000512 1024 450 400 30720 1.43568 1.6633 17.1034 52.3725 72.6496 72.7238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1400 0.000128 512 320 240 128000 6.5825 3.41661 25.929 104.905 140.994 141.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1440 0.001024 512 360 1240 16320 0.367776 0.360448 13.5936 13.1768 27.57 27.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1870 6.4e-05 512 80 280 305280 8.85062 6.73382 43.2468 209.676 268.616 268.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 0.000256 512 230 560 48640 3.79469 1.6856 14.6161 51.7651 72.0188 72.1514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1680 0.001024 2048 190 360 18080 1.35946 10.0188 52.1931 63.6134 63.6695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1630 0.000512 1024 320 440 34560 1.65987 11.7207 52.286 65.7099 65.7695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 460 0.000256 512 110 480 30720 5.39453 1.68323 8.51043 51.7814 67.5508 67.6946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 520 3.2e-05 1024 120 400 286720 106.311 26.4634 128.906 824.197 1086.12 1086.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 980 0.001024 1024 390 1280 11520 1.36512 0.767712 14.6826 49.9987 66.9154 67.0005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1450 0.000512 1024 450 400 30400 1.43542 1.66339 11.522 52.267 66.9575 67.0349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1400 0.000128 512 320 240 125440 6.48477 3.40048 17.6631 103.253 130.961 131.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1440 0.001024 512 360 1240 16000 0.365568 0.366304 9.22413 13.1172 23.1452 23.2203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1870 6.4e-05 512 80 280 304320 8.86582 6.73434 36.1203 209.51 261.338 261.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 0.000256 512 230 560 49920 3.76704 1.6911 12.4109 51.822 69.8446 69.9798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1680 0.001024 2048 190 360 18000 1.35443 8.4951 52.1993 62.0929 62.1507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1630 0.000512 1024 320 440 34560 1.66704 10.0516 52.3992 64.1602 64.2171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 460 0.000256 512 110 480 30720 5.40182 1.68992 7.37744 51.8353 66.4886 66.6276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 520 3.2e-05 1024 120 400 276480 108.545 26.6456 105.387 824.403 1065.22 1065.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 980 0.001024 1024 390 1280 11520 1.36739 0.768448 12.3986 51.2095 65.8449 65.9277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1450 0.000512 1024 450 400 30240 1.43098 1.64218 9.7553 51.947 64.845 64.9217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1400 0.000128 512 320 240 122880 6.59901 3.39968 14.5086 103.306 127.97 128.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1440 0.001024 512 360 1240 15840 0.370688 0.36192 7.67453 13.1691 21.6452 21.7211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1870 6.4e-05 512 80 280 303360 8.83696 6.72154 34.824 209.1 259.595 259.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 0.000256 512 230 560 46080 3.92106 1.6872 11.4806 51.9204 69.1635 69.3028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1680 0.001024 2048 190 360 17920 1.35616 8.57219 52.2372 62.2105 62.2694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1630 0.000512 1024 320 440 34240 1.64512 9.57235 52.1199 63.3813 63.4415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 460 0.000256 512 110 480 20480 5.50938 1.58115 5.31914 48.497 61.094 61.2401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 520 3.2e-05 1024 120 400 286720 106.415 26.4397 105.018 825.181 1063.3 1063.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 980 0.001024 1024 390 1280 11520 1.3727 0.768 11.879 51.3535 65.475 65.5617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1450 0.000512 1024 450 400 30080 1.42957 1.64906 9.66733 52.0973 64.9166 64.9957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1400 0.000128 512 320 240 122880 6.59686 3.39149 14.4565 103.448 128.053 128.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1440 0.001024 512 360 1240 16000 0.37296 0.362528 7.35654 13.2328 21.3993 21.4774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1870 6.4e-05 512 80 280 305280 8.84618 6.73514 59.185 209.524 284.402 284.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 0.000256 512 230 560 49152 3.77382 1.6855 20.1004 51.7235 77.4399 77.5721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1680 0.001024 2048 190 360 18240 1.36237 14.3366 52.4492 68.1938 68.2598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1630 0.000512 1024 320 440 34752 1.66874 16.4352 52.4582 70.6051 70.6633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 460 0.000256 512 110 480 30720 5.38611 1.68502 11.4692 51.7343 70.4575 70.6031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 520 3.2e-05 1024 120 400 282624 107.321 26.4486 176.47 824.051 1134.54 1134.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 980 0.001024 1024 390 1280 11520 1.35878 0.758048 20.101 49.9145 72.237 72.3253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1450 0.000512 1024 450 400 30528 1.43891 1.66243 16.0045 52.2659 71.447 71.5183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1400 0.000128 512 320 240 125952 6.57373 3.40573 24.1758 104.232 138.542 138.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1440 0.001024 512 360 1240 16320 0.369856 0.361024 12.7873 13.2046 26.794 26.8709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1870 6.4e-05 512 80 280 304896 8.86198 6.7273 42.1975 209.49 267.38 267.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 0.000256 512 230 560 49152 3.78838 1.68557 14.5396 51.8242 71.9951 72.1298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1680 0.001024 2048 190 360 18048 1.35782 10.1502 52.2281 63.7783 63.8363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1630 0.000512 1024 320 440 34560 1.66186 11.7987 52.3659 65.8717 65.9292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 460 0.000256 512 110 480 24576 5.4713 1.62294 6.91859 49.7728 63.9719 64.1168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 520 3.2e-05 1024 120 400 270336 109.484 26.6811 120.338 824.794 1081.53 1081.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 980 0.001024 1024 390 1280 11520 1.22477 0.763904 14.3013 50.0639 66.4532 66.5395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1450 0.000512 1024 450 400 30336 1.43779 1.66902 11.5626 52.4312 67.174 67.2492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1400 0.000128 512 320 240 122880 6.5952 3.39747 17.1866 103.346 130.678 130.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1440 0.001024 512 360 1240 16128 0.367424 0.366848 9.1161 13.1457 23.0687 23.1452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1870 6.4e-05 512 80 280 305280 8.84947 6.72966 35.0292 209.872 260.589 260.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 0.000256 512 230 560 46080 3.6952 1.62733 11.2124 49.841 66.5311 66.6732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1680 0.001024 2048 190 360 17856 1.35149 8.74083 51.9828 62.1194 62.1779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1630 0.000512 1024 320 440 34560 1.67322 9.75747 52.5089 63.9833 64.0434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 460 0.000256 512 110 480 27648 5.29133 1.62605 6.42006 49.8626 63.382 63.5282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 520 3.2e-05 1024 120 400 258048 105.501 25.8158 96.156 792.24 1019.96 1020.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 980 0.001024 1024 390 1280 10368 1.33277 0.742304 10.7599 49.1769 62.1119 62.1975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1450 0.000512 1024 450 400 29952 1.43437 1.66506 9.78666 52.3191 65.2762 65.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1400 0.000128 512 320 240 119808 6.61776 3.38688 13.9407 102.407 126.508 126.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1440 0.001024 512 360 1240 15552 0.367584 0.360448 7.16186 13.0853 21.0511 21.1272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1870 6.4e-05 512 80 280 304128 8.84989 6.73178 32.9013 209.627 258.222 258.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 0.000256 512 230 560 43008 3.81952 1.62637 10.6621 49.8974 66.1609 66.3005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1680 0.001024 2048 190 360 17664 1.34451 8.38246 51.7166 61.4881 61.5526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1630 0.000512 1024 320 440 34176 1.64637 9.27706 52.1115 63.0761 63.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 460 0.000256 512 110 480 24576 5.47651 1.6256 6.05926 49.9079 63.25 63.3996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 520 3.2e-05 1024 120 400 245760 107.453 25.8193 86.4915 792.108 1012.11 1012.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 980 0.001024 1024 390 1280 10752 1.33334 0.745472 10.9085 49.2995 62.4094 62.5041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1450 0.000512 1024 450 400 29952 1.43178 1.6503 9.16899 52.175 64.5013 64.5818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1400 0.000128 512 320 240 122880 6.60374 3.39638 13.6047 103.48 127.245 127.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1440 0.001024 512 360 1240 15360 0.358752 0.352256 6.77104 12.7611 20.3143 20.3895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1870 6.4e-05 512 80 280 305600 8.9023 6.74362 61.655 209.68 287.088 287.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 0.000256 512 230 560 49600 3.77888 1.68842 21.1558 51.7236 78.504 78.6406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1680 0.001024 2048 190 360 18200 1.35782 14.8406 52.3535 68.5963 68.6567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1630 0.000512 1024 320 440 34700 1.66365 17.0432 52.4015 71.15 71.2093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 460 0.000256 512 110 480 28800 5.5081 1.68749 11.1923 51.7402 70.3145 70.4614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 520 3.2e-05 1024 120 400 281600 107.764 26.5134 182.363 824.119 1141.01 1141.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 980 0.001024 1024 390 1280 11600 1.36086 0.761056 20.5678 49.9247 72.7161 72.8023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1450 0.000512 1024 450 400 30600 1.44256 1.65376 16.4121 52.2954 71.8749 71.9469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1400 0.000128 512 320 240 126400 6.59446 3.41891 25.0434 104.283 139.499 139.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1440 0.001024 512 360 1240 16400 0.370688 0.3624 13.397 13.2094 27.4108 27.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1870 6.4e-05 512 80 280 304800 8.8816 6.73872 42.0999 209.659 267.49 267.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 0.000256 512 230 560 48000 3.84403 1.69165 14.2143 51.8397 71.7488 71.8857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1680 0.001024 2048 190 360 18000 1.35376 9.9055 52.1317 63.437 63.4957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1630 0.000512 1024 320 440 34600 1.66592 11.5576 52.4444 65.7102 65.7676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 460 0.000256 512 110 480 25600 5.70768 1.68854 7.17632 51.8525 66.6077 66.7556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 520 3.2e-05 1024 120 400 281600 107.748 26.5318 125.138 824.954 1084.61 1084.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 980 0.001024 1024 390 1280 11200 1.37827 0.762272 13.6344 50.075 65.9522 66.0372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1450 0.000512 1024 450 400 30400 1.44544 1.66326 11.5691 52.4749 67.2247 67.3013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1400 0.000128 512 320 240 124800 6.55251 3.40787 17.2032 103.37 130.693 130.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1440 0.001024 512 360 1240 16000 0.368736 0.361312 8.92442 13.1572 22.8853 22.9642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1870 6.4e-05 512 80 280 304800 8.90726 6.74534 36.4638 209.582 261.804 261.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 0.000256 512 230 560 48000 3.85354 1.6944 12.1008 51.8722 69.6778 69.8143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1680 0.001024 2048 190 360 18000 1.36016 8.48787 52.3657 62.2579 62.3172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1630 0.000512 1024 320 440 34500 1.66694 10.078 52.4024 64.1895 64.2458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 460 0.000256 512 110 480 28800 5.54947 1.69165 6.9295 51.8844 66.2384 66.3856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 520 3.2e-05 1024 120 400 268800 110.156 26.5189 103.687 824.587 1065.19 1065.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 980 0.001024 1024 390 1280 10800 1.39027 0.76736 11.6471 51.2934 65.1978 65.2825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1450 0.000512 1024 450 400 30000 1.4377 1.64579 9.66678 52.0339 64.8549 64.9317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1400 0.000128 512 320 240 124800 6.55952 3.40128 15.2188 103.362 128.701 128.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1440 0.001024 512 360 1240 16200 0.372544 0.36304 7.78192 13.2127 21.8037 21.8806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1870 6.4e-05 512 80 280 304000 8.87533 6.73824 33.4646 209.772 258.958 259.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 0.000256 512 230 560 44800 3.97517 1.69117 11.3503 51.9716 69.1469 69.2818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1680 0.001024 2048 190 360 17600 1.34282 7.91254 51.587 60.882 60.9403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1630 0.000512 1024 320 440 34400 1.66544 9.24701 52.4352 63.3909 63.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 460 0.000256 512 110 480 25600 5.7063 1.69165 6.49379 51.982 66.0571 66.1996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 520 3.2e-05 1024 120 400 256000 112.419 26.504 91.3708 825.202 1055.73 1055.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 980 0.001024 1024 390 1280 9600 1.28998 0.70656 10.3548 47.2047 59.6573 59.7422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1450 0.000512 1024 450 400 29600 1.43482 1.64746 9.28973 52.1933 64.638 64.7148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1400 0.000128 512 320 240 121600 6.65667 3.39558 13.6977 103.489 127.386 127.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1440 0.001024 512 360 1240 15200 0.360448 0.350208 6.99021 12.7517 20.5247 20.6045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1870 6.4e-05 512 80 288 304640 8.84982 6.72973 65.1701 209.871 290.729 290.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 830 0.000256 512 230 576 51712 3.74003 1.70208 18.4095 52.4185 76.4266 76.5697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1680 0.001024 2048 190 384 18240 1.36512 12.9151 52.5512 66.8733 66.9323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1630 0.000512 1024 320 432 34912 1.672 24.492 52.5392 78.7463 78.7968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 460 0.000256 512 110 480 37888 5.06349 1.6983 11.7947 52.4378 71.1727 71.3202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 520 3.2e-05 1024 120 384 335872 100.118 26.818 315.614 835.889 1278.68 1278.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 980 0.001024 1024 390 1296 11776 1.36256 0.76 17.3427 51.2512 70.8208 70.9162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1450 0.000512 1024 450 432 30848 1.4377 1.66717 24.9139 52.4968 80.5883 80.6668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1400 0.000128 512 320 240 123392 6.73709 3.41402 35.5603 104.984 150.854 150.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1440 0.001024 512 360 1248 16384 0.368928 0.382944 11.0941 13.2205 25.1397 25.2097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1870 6.4e-05 512 80 288 304384 8.86186 6.73238 50.5044 209.645 275.85 275.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 830 0.000256 512 230 576 51200 3.76838 1.70394 11.9624 52.3984 69.9903 70.1279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1680 0.001024 2048 190 384 18176 1.36509 8.40774 52.4161 62.2305 62.2885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1630 0.000512 1024 320 432 34880 1.66774 24.7217 52.4986 78.9322 78.9825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 460 0.000256 512 110 480 36864 5.13296 1.70099 7.67661 52.4164 67.1041 67.2527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 520 3.2e-05 1024 120 384 335872 100.33 26.8288 323.424 835.265 1286.09 1286.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 980 0.001024 1024 390 1296 11776 1.36938 0.756736 11.3698 51.2762 64.8739 64.9686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1450 0.000512 1024 450 432 30720 1.43642 1.66618 24.7714 52.4061 80.3495 80.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1400 0.000128 512 320 240 122880 6.74051 3.40822 35.2901 104.579 150.175 150.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1440 0.001024 512 360 1248 16384 0.370304 0.382272 7.24086 13.2251 21.2883 21.3588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1870 6.4e-05 512 80 288 304128 8.88627 6.7352 97.1083 209.715 322.556 322.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 830 0.000256 512 230 576 50688 3.7247 1.68362 10.0681 51.8245 67.4582 67.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1680 0.001024 2048 190 384 18144 1.37069 7.07862 52.4513 60.9433 61.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1630 0.000512 1024 320 432 34848 1.67066 24.7644 52.5319 79.0125 79.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 460 0.000256 512 110 480 36864 5.03798 1.68461 6.51498 51.7814 65.2012 65.3459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 520 3.2e-05 1024 120 384 319488 101.155 26.4373 311.487 824.83 1264.15 1264.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 980 0.001024 1024 390 1296 11520 1.35702 0.74128 9.0544 49.94 61.1948 61.2899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1450 0.000512 1024 450 432 30528 1.43306 1.6616 24.4853 52.3098 79.9616 80.0394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1400 0.000128 512 320 240 121344 6.77581 3.40394 34.9236 104.333 149.593 149.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1440 0.001024 512 360 1248 16320 0.370016 0.365088 6.02221 13.2144 20.043 20.1196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1870 6.4e-05 512 80 288 304480 8.89258 6.74675 58.2783 209.627 283.656 283.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 830 0.000256 512 230 576 51840 3.76666 1.71008 17.846 52.5526 76.0282 76.1666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1680 0.001024 2048 190 384 18200 1.36003 12.2886 52.416 66.1065 66.1633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1630 0.000512 1024 320 432 34880 1.66563 22.4633 52.4642 76.6375 76.7037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 460 0.000256 512 110 480 38400 5.08275 1.71206 11.5836 52.5745 71.1372 71.2827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 520 3.2e-05 1024 120 384 337920 100.575 26.9391 294.343 837.989 1260.1 1260.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 980 0.001024 1024 390 1296 11680 1.35744 0.755008 16.3025 50.0548 68.5692 68.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1450 0.000512 1024 450 432 30800 1.44406 1.66502 23.1447 52.4416 78.7661 78.8432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1400 0.000128 512 320 240 123520 6.76464 3.41437 19.5073 104.91 134.753 134.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1440 0.001024 512 360 1248 16320 0.370304 0.360928 10.5214 13.1996 24.5203 24.5946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1870 6.4e-05 512 80 288 304320 8.86806 6.73747 44.1067 209.609 269.434 269.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 830 0.000256 512 230 576 49920 3.75341 1.68781 11.5786 51.7132 68.8909 69.0271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1680 0.001024 2048 190 384 18160 1.36224 8.20634 52.4084 62.0214 62.0811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1630 0.000512 1024 320 432 34800 1.66294 22.0357 52.4036 76.1444 76.2103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 460 0.000256 512 110 480 35840 5.10413 1.6889 7.34813 51.7243 66.0477 66.1924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 520 3.2e-05 1024 120 384 337920 100.575 26.9168 282.954 837.798 1248.49 1248.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 980 0.001024 1024 390 1296 11520 1.35107 0.753504 10.7606 49.8965 62.8628 62.9556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1450 0.000512 1024 450 432 30720 1.43923 1.66429 23.0827 52.3755 78.6313 78.7085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1400 0.000128 512 320 240 122880 6.7871 3.41414 26.6277 104.91 141.891 142.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1440 0.001024 512 360 1248 16160 0.36944 0.370688 7.10931 13.169 21.0908 21.1703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1870 6.4e-05 512 80 288 303840 8.90349 6.74406 42.3064 209.431 267.493 267.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 830 0.000256 512 230 576 49920 3.76819 1.6896 9.75802 51.7474 67.117 67.2578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1680 0.001024 2048 190 384 18120 1.3641 6.70112 52.4068 60.516 60.5757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1630 0.000512 1024 320 432 34800 1.66749 22.4955 52.456 76.6634 76.7155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 460 0.000256 512 110 480 34560 5.18912 1.68653 6.13293 51.7537 64.9477 65.0984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 520 3.2e-05 1024 120 384 322560 101.062 26.5034 282.87 824.145 1234.84 1235.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 980 0.001024 1024 390 1296 11520 1.3664 0.741376 9.31654 49.9486 61.4777 61.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1450 0.000512 1024 450 432 30720 1.44384 1.66912 23.1211 52.4281 78.735 78.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1400 0.000128 512 320 240 122880 6.75805 3.41347 32.0554 104.512 146.901 147.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1440 0.001024 512 360 1248 16080 0.37184 0.38064 5.91331 13.0965 19.8336 19.8999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1870 6.4e-05 512 80 288 304512 8.87642 6.73498 71.0107 209.648 296.376 296.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 0.000256 512 230 576 51456 3.73731 1.91078 24.4459 52.2076 82.458 82.5951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1680 0.001024 2048 190 384 18192 1.36022 17.1777 52.4071 70.9884 71.0533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1630 0.000512 1024 320 432 34896 1.66899 18.9012 52.4897 73.1029 73.1607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 460 0.000256 512 110 480 36864 5.02806 1.68701 15.3266 51.7076 73.9334 74.0772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 520 3.2e-05 1024 120 384 331776 100.318 26.7553 241.121 832.372 1200.81 1201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 980 0.001024 1024 390 1296 11712 1.30259 0.764352 23.7303 51.1588 77.054 77.1374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1450 0.000512 1024 450 432 30816 1.44003 1.66768 32.6361 52.4659 88.2823 88.3587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1400 0.000128 512 320 240 122880 6.75629 3.41574 26.4349 104.725 141.489 141.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1440 0.001024 512 360 1248 16320 0.367424 0.360448 14.7049 13.1697 28.6717 28.7482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1870 6.4e-05 512 80 288 304128 8.8511 6.73382 46.0778 209.748 271.519 271.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 830 0.000256 512 230 576 50688 3.7159 1.68755 15.7737 51.7782 73.113 73.2488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1680 0.001024 2048 190 384 18144 1.36342 11.0769 52.5276 65.0097 65.0662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1630 0.000512 1024 320 432 34848 1.66883 11.8778 52.5393 66.1276 66.1901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 460 0.000256 512 110 480 36864 5.03651 1.6824 10.2091 51.7875 68.8948 69.0447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 520 3.2e-05 1024 120 384 319488 100.882 26.4307 352.311 824.937 1304.81 1305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 980 0.001024 1024 390 1296 11520 1.36182 0.743424 14.5177 49.9396 66.6645 66.7627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1450 0.000512 1024 450 432 30528 1.43565 1.66045 32.6158 52.3189 88.1049 88.1827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1400 0.000128 512 320 240 121344 6.74397 3.40589 16.8522 104.344 131.502 131.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1440 0.001024 512 360 1248 16320 0.3688 0.36912 9.51584 13.2159 23.5443 23.6236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1870 6.4e-05 512 80 288 304128 8.87194 6.74154 56.1013 209.575 281.398 281.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 830 0.000256 512 230 576 48384 3.76349 1.67414 12.4572 51.2452 69.2925 69.4337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1680 0.001024 2048 190 384 18000 1.35578 8.70195 52.1484 62.2485 62.3058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1630 0.000512 1024 320 432 34704 1.66202 32.7962 52.3654 86.8652 86.9331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 460 0.000256 512 110 480 32256 5.02678 1.62202 7.35229 49.7097 63.8932 64.0424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 520 3.2e-05 1024 120 384 313344 100.626 26.2479 362.803 815.937 1305.85 1306.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 980 0.001024 1024 390 1296 10944 1.3527 0.736032 11.7077 49.7218 63.6208 63.7172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1450 0.000512 1024 450 432 30528 1.43923 1.66902 34.3685 52.4623 90.0122 90.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1400 0.000128 512 320 240 119808 6.76474 3.40944 37.2273 103.758 151.325 151.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1440 0.001024 512 360 1248 16128 0.368576 0.360448 7.66755 13.1698 21.6434 21.7214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1870 6.4e-05 512 80 288 303360 8.86368 6.72768 55.7711 209.53 280.999 281.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 830 0.000256 512 230 576 49152 3.79088 1.6855 10.6308 51.8347 68.0959 68.2295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1680 0.001024 2048 190 384 18048 1.35987 7.85818 52.4503 61.7119 61.7671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1630 0.000512 1024 320 432 34752 1.67088 32.8874 52.5341 87.1376 87.1854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 460 0.000256 512 110 480 30720 5.11312 1.62189 6.10797 49.7848 62.8133 62.9563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 520 3.2e-05 1024 120 384 319488 100.983 26.4376 346.93 825.031 1299.63 1299.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 980 0.001024 1024 390 1296 11520 1.36858 0.74608 10.4188 50.0652 62.7034 62.7992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1450 0.000512 1024 450 432 30336 1.43792 1.66762 32.0865 52.443 87.7085 87.7857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1400 0.000128 512 320 240 119808 6.71139 3.39766 34.4716 103.362 148.097 148.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1440 0.001024 512 360 1248 16128 0.370432 0.360448 6.59581 13.1519 20.5506 20.6314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1870 6.4e-05 512 80 288 304416 8.89344 6.74611 66.5859 209.715 292.052 292.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 0.000256 512 230 576 51968 3.75904 1.70803 23.3054 52.5084 81.4354 81.5718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1680 0.001024 2048 190 384 18200 1.36192 16.2028 52.4902 70.0971 70.1542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1630 0.000512 1024 320 432 34888 1.66896 17.4879 52.527 71.7258 71.7824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 460 0.000256 512 110 480 37632 5.02301 1.68963 14.7795 51.9242 73.6018 73.7423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 520 3.2e-05 1024 120 384 336896 100.219 26.9187 227.185 837.054 1191.62 1191.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 980 0.001024 1024 390 1296 11648 1.30246 0.770176 22.4605 49.9639 74.5955 74.6783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1450 0.000512 1024 450 432 30800 1.44384 1.66518 18.2767 52.5109 73.9714 74.0456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1400 0.000128 512 320 240 122752 6.77581 3.41757 24.954 104.878 140.182 140.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1440 0.001024 512 360 1248 16240 0.36864 0.360672 13.7188 13.1748 27.6932 27.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1870 6.4e-05 512 80 288 304192 8.85878 6.73997 43.8188 209.565 269.09 269.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 0.000256 512 230 576 50176 3.75882 1.69235 14.8636 51.896 72.3666 72.5012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1680 0.001024 2048 190 384 18144 1.36192 10.4191 52.4419 64.2666 64.3236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1630 0.000512 1024 320 432 34832 1.67085 11.2172 52.474 65.4052 65.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 460 0.000256 512 110 480 35840 4.96694 1.65414 9.49638 50.7091 67.0084 67.1548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 520 3.2e-05 1024 120 384 329728 99.5752 26.5501 141.121 826.726 1094.21 1094.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 980 0.001024 1024 390 1296 11648 1.35658 0.760704 14.275 50.0186 66.5132 66.5969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1450 0.000512 1024 450 432 30464 1.43213 1.65248 11.4195 52.2323 66.8113 66.8862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1400 0.000128 512 320 240 121856 6.79466 3.41504 16.0343 104.744 131.141 131.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1440 0.001024 512 360 1248 16128 0.368416 0.365152 8.97379 13.1259 22.9035 22.9811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1870 6.4e-05 512 80 288 303744 8.89635 6.74691 35.7691 209.331 260.848 260.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 0.000256 512 230 576 51072 3.80429 1.7103 12.5532 52.5437 70.7681 70.9037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1680 0.001024 2048 190 384 17976 1.35578 8.33482 52.1501 61.8813 61.9418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1630 0.000512 1024 320 432 34776 1.67014 9.19213 52.4871 63.3921 63.4529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 460 0.000256 512 110 480 32256 5.17779 1.65712 7.12698 50.7537 64.901 65.0424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 520 3.2e-05 1024 120 384 322560 102.713 26.9241 342.937 836.596 1309.41 1309.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 980 0.001024 1024 390 1296 10752 1.35171 0.741856 10.8673 49.4998 62.5596 62.6545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 1450 0.000512 1024 450 432 30240 1.43718 1.64515 31.0572 52.171 86.3799 86.4563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1400 0.000128 512 320 240 120960 6.85974 3.41357 13.1904 104.807 128.423 128.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1440 0.001024 512 360 1248 15792 0.369344 0.359968 7.15824 13.0891 21.0456 21.1231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1870 6.4e-05 512 80 288 303744 8.85741 6.73002 32.3355 209.542 257.573 257.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 830 0.000256 512 230 576 46592 3.77635 1.65478 10.3166 50.8231 66.7242 66.8617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1680 0.001024 2048 190 384 17920 1.35392 7.68 52.1908 61.2673 61.3274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1630 0.000512 1024 320 432 34720 1.67194 8.37427 52.5312 62.621 62.6796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 460 0.000256 512 110 480 28672 5.02973 1.57843 5.77344 48.4282 60.9929 61.1455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 520 3.2e-05 1024 120 384 315392 98.713 26.2284 317.681 808.553 1251.43 1251.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 980 0.001024 1024 390 1296 10752 1.34669 0.729856 10.1357 49.5974 61.9111 62.0066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1450 0.000512 1024 450 432 30016 1.43056 1.64864 29.2206 52.1399 84.5082 84.5865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1400 0.000128 512 320 240 118272 6.804 3.39501 12.171 103.726 126.253 126.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1440 0.001024 512 360 1248 16128 0.36864 0.361312 6.57776 13.2169 20.5953 20.6791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1870 6.4e-05 512 80 288 304384 8.86269 6.73155 65.9578 209.612 291.272 291.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 0.000256 512 230 576 51200 3.76272 1.70394 22.3729 52.3913 80.3843 80.5237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1680 0.001024 2048 190 384 18176 1.36397 15.3952 52.4069 69.2104 69.2713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1630 0.000512 1024 320 432 34880 1.6657 16.8879 52.4868 71.0834 71.1455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 460 0.000256 512 110 480 36864 5.13741 1.70189 14.2402 52.4064 73.6679 73.8131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 520 3.2e-05 1024 120 384 335872 99.9678 26.821 218.18 835.068 1180.28 1180.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 980 0.001024 1024 390 1296 11776 1.31021 0.782016 21.4481 51.2668 74.9078 74.9944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1450 0.000512 1024 450 432 30720 1.43859 1.66685 17.5083 52.3972 73.0834 73.1624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1400 0.000128 512 320 240 122880 6.73181 3.41328 24.5873 104.566 139.45 139.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1440 0.001024 512 360 1248 16384 0.370688 0.362976 13.2096 13.224 27.242 27.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1870 6.4e-05 512 80 288 304128 8.8617 6.73146 42.582 209.801 268.089 268.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 0.000256 512 230 576 51200 3.76819 1.70611 14.4874 52.477 72.5946 72.7302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1680 0.001024 2048 190 384 18048 1.35514 10.0079 52.2691 63.6732 63.7325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1630 0.000512 1024 320 432 34816 1.66531 10.8911 52.523 65.1236 65.1837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 460 0.000256 512 110 480 36864 5.13878 1.70598 9.59488 52.4847 69.1093 69.2528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 520 3.2e-05 1024 120 384 327680 101.536 26.8241 137.596 835.741 1101.93 1102.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 980 0.001024 1024 390 1296 11264 1.34544 0.757984 13.1872 49.6377 65.0331 65.1185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1450 0.000512 1024 450 432 30720 1.44179 1.67334 11.4615 52.5191 67.1684 67.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1400 0.000128 512 320 240 122880 6.73706 3.41606 15.9351 104.678 130.919 131.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1440 0.001024 512 360 1248 16128 0.36864 0.364384 8.52874 13.1072 22.4395 22.5164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1870 6.4e-05 512 80 288 303360 8.87155 6.72774 35.8713 209.48 261.059 261.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 0.000256 512 230 576 49152 3.7951 1.6855 11.8133 51.8221 69.2783 69.4242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1680 0.001024 2048 190 384 18048 1.36294 8.7712 52.4363 62.6124 62.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1630 0.000512 1024 320 432 34752 1.66806 9.13386 52.5245 63.3687 63.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 460 0.000256 512 110 480 30720 5.11885 1.62227 6.82858 49.7689 63.5261 63.6777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 520 3.2e-05 1024 120 384 319488 100.909 26.4361 113.646 824.768 1066 1066.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 980 0.001024 1024 390 1296 11520 1.22698 0.76384 11.1767 50.0629 63.3336 63.4204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1450 0.000512 1024 450 432 30336 1.44029 1.66646 9.61526 52.4279 65.2237 65.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1400 0.000128 512 320 240 119808 6.71437 3.40019 13.2429 103.342 126.856 126.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1440 0.001024 512 360 1248 16128 0.368992 0.359872 6.97626 13.1423 20.9197 20.9972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1870 6.4e-05 512 80 288 303104 8.84371 6.72563 31.7255 209.226 256.628 256.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 0.000256 512 230 576 49152 3.86973 1.70394 10.5087 52.5707 68.8093 68.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1680 0.001024 2048 190 384 17920 1.35546 7.76032 52.2835 61.4431 61.4999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1630 0.000512 1024 320 432 34560 1.6584 8.00675 52.3597 62.0697 62.1314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 460 0.000256 512 110 480 32768 5.00509 1.62422 6.39533 49.824 63.0357 63.1775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 520 3.2e-05 1024 120 384 327680 101.719 26.8568 293.681 836.025 1258.53 1258.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 980 0.001024 1024 390 1296 10240 1.33459 0.72304 8.74675 49.2001 60.1081 60.1989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 1450 0.000512 1024 450 432 30208 1.4295 1.6448 26.1788 52.016 81.3424 81.4205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1400 0.000128 512 320 240 122880 6.74592 3.41424 12.137 104.786 127.238 127.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1440 0.001024 512 360 1248 15872 0.36864 0.356352 6.09299 13.0227 19.9116 19.9864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1870 6.4e-05 512 80 288 304128 8.89178 6.74477 63.4656 209.673 288.883 288.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 0.000256 512 230 576 50688 3.75203 1.69322 21.8659 52.0024 79.4674 79.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1680 0.001024 2048 190 384 18144 1.3553 15.1327 52.3815 68.9132 68.9781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1630 0.000512 1024 320 432 34848 1.66701 16.468 52.4945 70.6725 70.7297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 460 0.000256 512 110 480 34560 5.10851 1.67293 13.1435 51.2453 71.3482 71.4883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 520 3.2e-05 1024 120 384 331776 99.4905 26.6677 207.028 828.792 1162.22 1162.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 980 0.001024 1024 390 1296 11520 1.36115 0.756608 20.8087 50.0286 73.056 73.1411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1450 0.000512 1024 450 432 30672 1.44106 1.65802 17.1582 52.4002 72.7289 72.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1400 0.000128 512 320 240 122112 6.76682 3.42221 23.6568 104.554 138.553 138.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1440 0.001024 512 360 1248 16272 0.370688 0.360448 13.1021 13.2268 27.1328 27.2084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1870 6.4e-05 512 80 288 304128 8.86253 6.74314 44.4807 209.572 269.765 269.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 0.000256 512 230 576 48384 3.75882 1.67526 14.7278 51.2435 71.562 71.6972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1680 0.001024 2048 190 384 18000 1.35574 10.6414 52.1465 64.1885 64.2478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1630 0.000512 1024 320 432 34704 1.66387 11.3619 52.3634 65.4324 65.4889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 460 0.000256 512 110 480 32256 5.02246 1.62355 8.72032 49.7097 65.2642 65.4098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 520 3.2e-05 1024 120 384 313344 100.616 26.2492 137.263 815.94 1080.31 1080.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 980 0.001024 1024 390 1296 10944 1.35373 0.75056 13.6692 49.7691 65.6444 65.7316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1450 0.000512 1024 450 432 30528 1.44486 1.66912 12.0525 52.4619 67.6998 67.7765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1400 0.000128 512 320 240 119808 6.76675 3.40701 16.3751 103.758 130.46 130.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1440 0.001024 512 360 1248 16128 0.368672 0.36672 9.15699 13.1705 23.1361 23.2104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1870 6.4e-05 512 80 288 303264 8.90374 6.73782 37.6609 209.58 262.986 263.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 0.000256 512 230 576 48384 3.76634 1.67654 12.6591 51.3261 69.5839 69.7225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1680 0.001024 2048 190 384 17928 1.35251 9.00096 52.1862 62.5818 62.6418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1630 0.000512 1024 320 432 34560 1.65683 9.77206 52.2975 63.7679 63.8269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 460 0.000256 512 110 480 34560 5.12963 1.6785 8.09443 51.344 66.4252 66.5742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 520 3.2e-05 1024 120 384 304128 102.251 26.2827 113.649 816.62 1059.04 1059.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 980 0.001024 1024 390 1296 11232 1.35648 0.761312 11.8413 49.8788 63.9374 64.0246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1450 0.000512 1024 450 432 30240 1.43155 1.64077 10.3436 52.0157 65.5033 65.5802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1400 0.000128 512 320 240 120960 6.84038 3.41859 14.4807 104.652 129.544 129.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1440 0.001024 512 360 1248 15552 0.365824 0.356352 7.52333 13.0322 21.3484 21.4258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1870 6.4e-05 512 80 288 304128 8.87078 6.72989 37.5578 209.707 262.972 263.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 0.000256 512 230 576 46080 3.68829 1.62794 12.1959 49.8012 67.4656 67.6024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1680 0.001024 2048 190 384 17856 1.35469 9.53664 52.1566 63.0898 63.1501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1630 0.000512 1024 320 432 34560 1.66621 9.6863 52.3679 63.7627 63.8233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 460 0.000256 512 110 480 27648 5.29354 1.62432 6.66 49.816 63.5778 63.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 520 3.2e-05 1024 120 384 294912 98.6573 25.9277 110.373 791.632 1026.83 1027.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 980 0.001024 1024 390 1296 10368 1.32858 0.740992 11.2915 49.2089 62.6692 62.7547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1450 0.000512 1024 450 432 29952 1.43565 1.66083 10.3441 52.2739 65.7893 65.8664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1400 0.000128 512 320 240 115200 6.79446 3.3833 13.6063 102.327 126.266 126.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1440 0.001024 512 360 1248 15552 0.366592 0.360448 7.52253 13.0813 21.4023 21.4847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1870 6.4e-05 512 80 288 304320 8.87443 6.73907 62.6509 209.651 288.021 288.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 0.000256 512 230 576 49920 3.75331 1.68624 21.3083 51.7182 78.6172 78.7483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1680 0.001024 2048 190 384 18160 1.36122 14.9261 52.4119 68.7402 68.8039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1630 0.000512 1024 320 432 34800 1.66253 16.1737 52.4104 70.2905 70.3488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 460 0.000256 512 110 480 35840 5.09699 1.688 13.6008 51.7325 72.3042 72.4441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 520 3.2e-05 1024 120 384 337920 100.091 26.9196 209.522 837.958 1174.73 1174.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 980 0.001024 1024 390 1296 11520 1.35165 0.768 20.4574 49.8994 72.5768 72.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1450 0.000512 1024 450 432 30720 1.44128 1.66586 16.8468 52.384 72.4083 72.4841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1400 0.000128 512 320 240 122880 6.76662 3.42144 23.4546 104.93 138.727 138.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1440 0.001024 512 360 1248 16160 0.368832 0.36048 12.9437 13.1727 26.919 26.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1870 6.4e-05 512 80 288 304000 8.86768 6.72768 44.9009 209.678 270.284 270.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 0.000256 512 230 576 48640 3.79654 1.68522 15.1691 51.7679 72.5735 72.7065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1680 0.001024 2048 190 384 18080 1.36122 10.941 52.4084 64.7523 64.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1630 0.000512 1024 320 432 34720 1.66477 11.5096 52.4028 65.6185 65.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 460 0.000256 512 110 480 35840 5.1048 1.68448 9.7871 51.7833 68.5406 68.6818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 520 3.2e-05 1024 120 384 327680 99.2775 26.4454 145.807 824.221 1095.99 1096.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 980 0.001024 1024 390 1296 11520 1.35904 0.764352 14.474 49.9999 66.698 66.7812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1450 0.000512 1024 450 432 30400 1.43565 1.66253 12.3299 52.2669 67.7665 67.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1400 0.000128 512 320 240 120320 6.67574 3.39558 16.7316 103.326 130.282 130.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1440 0.001024 512 360 1248 16000 0.36912 0.364544 9.24125 13.113 23.1612 23.2361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1870 6.4e-05 512 80 288 303360 8.88336 6.73587 37.4948 209.708 262.93 263.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 0.000256 512 230 576 49920 3.76227 1.6896 12.938 51.8716 70.4186 70.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1680 0.001024 2048 190 384 18000 1.36544 8.9071 52.4595 62.7749 62.8328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1630 0.000512 1024 320 432 34560 1.65888 9.82317 52.3448 63.8684 63.9263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 460 0.000256 512 110 480 30720 5.40998 1.68842 7.23408 51.9556 66.4706 66.6157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 520 3.2e-05 1024 120 384 307200 102.984 26.6294 113.76 825.111 1068.73 1068.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 980 0.001024 1024 390 1296 11520 1.23222 0.76144 12.415 51.1929 65.6974 65.7818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1450 0.000512 1024 450 432 30240 1.43146 1.64518 9.96093 51.9953 65.1043 65.1793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1400 0.000128 512 320 240 119040 6.74483 3.39968 13.7333 103.408 127.44 127.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1440 0.001024 512 360 1248 15840 0.368512 0.360448 7.76118 13.1811 21.7432 21.8191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1870 6.4e-05 512 80 288 302080 8.8521 6.72464 35.0428 208.919 259.642 259.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 0.000256 512 230 576 46080 3.92883 1.68774 11.6925 51.8854 69.3511 69.4849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1680 0.001024 2048 190 384 17920 1.36192 8.66147 52.4053 62.4723 62.5314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1630 0.000512 1024 320 432 34560 1.66534 9.30205 52.402 63.4131 63.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 460 0.000256 512 110 480 30720 4.93469 1.58352 7.06995 48.4572 62.2227 62.3658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 520 3.2e-05 1024 120 384 327680 99.3413 26.4376 114.673 824.424 1065.12 1065.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 980 0.001024 1024 390 1296 11520 1.23734 0.7624 11.6866 51.2694 65.0552 65.1407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1450 0.000512 1024 450 432 30080 1.43197 1.64957 9.78346 52.056 64.992 65.0673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1400 0.000128 512 320 240 117760 6.80122 3.3935 13.2279 103.365 126.943 127.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1440 0.001024 512 360 1248 16000 0.371104 0.361152 7.47094 13.2233 21.4963 21.5716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1870 6.4e-05 512 80 300 304256 8.8617 6.72768 68.6929 209.687 294.079 294.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 830 0.000256 512 230 550 51200 3.76026 1.70285 18.0264 52.3762 76.0203 76.1577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1680 0.001024 2048 190 400 18176 1.36397 13.7339 52.4644 67.6043 67.6625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1630 0.000512 1024 320 450 34720 1.66426 25.7916 52.4657 79.9663 80.0147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 460 0.000256 512 110 500 36864 5.12464 1.69984 12.2747 52.3902 71.6704 71.8117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 520 3.2e-05 1024 120 400 323584 102.455 26.8416 326.606 835.15 1291.3 1291.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 980 0.001024 1024 390 1300 11648 1.36602 0.755744 18.0348 51.2252 71.4854 71.5776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1450 0.000512 1024 450 400 31104 1.43981 1.66912 24.0353 52.4466 79.6609 79.7368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1400 0.000128 512 320 250 123904 6.7232 3.40819 35.9855 104.888 151.165 151.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1440 0.001024 512 360 1250 16448 0.369504 0.38 11.4374 13.2141 25.4752 25.5446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1870 6.4e-05 512 80 300 304128 8.86416 6.73552 53.7677 209.612 279.09 279.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 830 0.000256 512 230 550 51200 3.77158 1.70656 11.7694 52.3954 69.8013 69.9474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1680 0.001024 2048 190 400 18112 1.36157 9.0032 52.3752 62.783 62.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1630 0.000512 1024 320 450 34688 1.67082 25.6576 52.4616 79.8322 79.8803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 460 0.000256 512 110 500 36864 5.14064 1.70461 8.15494 52.4065 67.589 67.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 520 3.2e-05 1024 120 400 319488 103.049 26.8617 315.845 835.081 1281.08 1281.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 980 0.001024 1024 390 1300 11520 1.36806 0.759808 11.6115 51.2688 65.1101 65.2036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1450 0.000512 1024 450 400 30976 1.44115 1.66992 23.9457 52.4712 79.5986 79.6789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1400 0.000128 512 320 250 122880 6.74061 3.40659 35.7552 104.57 150.631 150.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1440 0.001024 512 360 1250 16384 0.370848 0.387072 7.56176 13.232 21.6244 21.6928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1870 6.4e-05 512 80 300 303744 8.88403 6.72387 101.005 209.544 326.265 326.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 830 0.000256 512 230 550 49152 3.78998 1.68752 9.78579 51.779 67.2043 67.3413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1680 0.001024 2048 190 400 18048 1.364 7.60394 52.2881 61.299 61.3581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1630 0.000512 1024 320 450 34656 1.66614 26.1379 52.4609 80.3084 80.3595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 460 0.000256 512 110 500 33792 5.2097 1.68573 6.41568 51.742 65.2428 65.3867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 520 3.2e-05 1024 120 400 307200 103.204 26.4317 318.336 824.14 1272.36 1272.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 980 0.001024 1024 390 1300 11136 1.36621 0.743424 9.45059 49.9117 61.5699 61.6654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1450 0.000512 1024 450 400 30912 1.43293 1.66298 23.9397 52.2699 79.376 79.4522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1400 0.000128 512 320 250 122880 6.70426 3.40787 35.675 104.243 150.187 150.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1440 0.001024 512 360 1250 16320 0.372736 0.364544 6.16698 13.2052 20.1816 20.2577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1870 6.4e-05 512 80 300 304160 8.91402 6.74202 62.703 209.79 288.26 288.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 830 0.000256 512 230 550 51840 3.7649 1.70842 17.0876 52.601 75.3208 75.4569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1680 0.001024 2048 190 400 18160 1.35862 12.9367 52.488 66.8247 66.8838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1630 0.000512 1024 320 450 34720 1.66912 22.1307 52.5182 76.3615 76.4284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 460 0.000256 512 110 500 37120 5.15354 1.70771 11.5634 52.6122 71.2184 71.3645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 520 3.2e-05 1024 120 400 327680 102.473 26.9453 291.352 838.661 1259.68 1259.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 980 0.001024 1024 390 1300 11520 1.36381 0.75776 16.6052 50.0798 68.9086 69.0048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1450 0.000512 1024 450 400 31040 1.4408 1.66093 21.7995 52.4808 77.4546 77.5332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1400 0.000128 512 320 250 123520 6.75402 3.41645 19.7518 104.99 135.068 135.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1440 0.001024 512 360 1250 16400 0.370432 0.362208 10.6148 13.2086 24.6283 24.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1870 6.4e-05 512 80 300 304000 8.87792 6.74218 45.3347 209.654 270.716 270.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 830 0.000256 512 230 550 49920 3.74896 1.68586 10.8747 51.7262 68.1873 68.3282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1680 0.001024 2048 190 400 18080 1.35638 8.40861 52.3412 62.1481 62.2049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1630 0.000512 1024 320 450 34640 1.66502 22.8864 52.4246 77.0175 77.0851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 460 0.000256 512 110 500 35840 5.10528 1.6839 7.46467 51.738 66.1793 66.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 520 3.2e-05 1024 120 400 327680 102.533 26.9169 279.318 837.966 1246.98 1247.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 980 0.001024 1024 390 1300 11200 1.35888 0.755072 10.5851 49.9009 62.6992 62.7918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1450 0.000512 1024 450 400 30880 1.43965 1.66278 21.5553 52.3837 77.1125 77.1882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1400 0.000128 512 320 250 122880 6.7791 3.41606 26.8843 104.935 142.166 142.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1440 0.001024 512 360 1250 16320 0.368992 0.368416 6.89965 13.1763 20.8876 20.9634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1870 6.4e-05 512 80 300 303840 8.88758 6.73997 43.9471 209.414 269.096 269.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 830 0.000256 512 230 550 49920 3.76787 1.68726 9.31312 51.7421 66.6682 66.8072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1680 0.001024 2048 190 400 18000 1.35578 7.0201 52.2199 60.6393 60.6967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1630 0.000512 1024 320 450 34560 1.66298 22.6252 52.3615 76.6931 76.7444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 460 0.000256 512 110 500 34560 5.19258 1.68813 6.30762 51.7531 65.1228 65.2676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 520 3.2e-05 1024 120 400 307200 103.693 26.497 274.586 824.168 1229.18 1229.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 980 0.001024 1024 390 1300 11040 1.3737 0.74544 8.9503 49.9432 61.1143 61.2077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1450 0.000512 1024 450 400 30960 1.44061 1.66678 21.792 52.4247 77.3963 77.4737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1400 0.000128 512 320 250 122880 6.75494 3.41677 29.0196 104.508 143.861 143.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1440 0.001024 512 360 1250 16080 0.37056 0.360448 5.82381 13.0869 19.7239 19.7915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1870 6.4e-05 512 80 300 304000 8.86762 6.72989 41.6605 209.873 267.238 267.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 830 0.000256 512 230 550 48640 3.80147 1.68346 7.92163 51.8248 65.3882 65.5286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1680 0.001024 2048 190 400 17920 1.35248 6.3023 52.1651 59.8635 59.9226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1630 0.000512 1024 320 450 34560 1.66502 22.9004 52.4669 77.0739 77.1246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 460 0.000256 512 110 500 35840 5.11059 1.6855 5.63949 51.9095 64.5301 64.6763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 520 3.2e-05 1024 120 400 307200 103.424 26.4933 273.283 824.991 1228.44 1228.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 980 0.001024 1024 390 1300 10880 1.37626 0.74528 7.53565 50.0225 59.7787 59.8735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1450 0.000512 1024 450 400 30720 1.43539 1.66128 21.1021 52.3159 76.5855 76.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1400 0.000128 512 320 250 120320 6.68541 3.39354 31.276 103.427 144.943 145.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1440 0.001024 512 360 1250 16000 0.36864 0.3864 5.0729 13.1308 19.0305 19.0981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1870 6.4e-05 512 80 300 304128 8.87763 6.7369 72.6364 209.841 298.198 298.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 0.000256 512 230 550 50688 3.77376 1.69779 22.4471 52.258 80.3293 80.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1680 0.001024 2048 190 400 18144 1.3575 17.6338 52.4753 71.5097 71.5689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1630 0.000512 1024 320 450 34704 1.66666 19.1283 52.5142 73.3529 73.4106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 460 0.000256 512 110 500 35328 5.13242 1.68605 14.7949 51.7556 73.5545 73.7019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 520 3.2e-05 1024 120 400 319488 102.416 26.7612 237.357 833.1 1199.89 1200.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 980 0.001024 1024 390 1300 11520 1.30259 0.759808 22.9908 51.1854 76.3389 76.4255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1450 0.000512 1024 450 400 31104 1.43974 1.66938 29.6514 52.521 85.3558 85.4304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1400 0.000128 512 320 250 123648 6.7271 3.41328 26.1958 104.824 141.315 141.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1440 0.001024 512 360 1250 16320 0.36944 0.36192 14.3063 13.1852 28.2964 28.3764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1870 6.4e-05 512 80 300 303744 8.86381 6.96173 46.6773 209.544 272.154 272.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 830 0.000256 512 230 550 49152 3.77395 1.68611 14.1097 51.7256 71.4486 71.5843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1680 0.001024 2048 190 400 18048 1.35677 11.2968 52.29 64.9849 65.0427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1630 0.000512 1024 320 450 34656 1.6713 11.8404 52.4591 66.0136 66.0739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 460 0.000256 512 110 500 33792 5.21027 1.6855 9.38838 51.739 68.2034 68.3497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 520 3.2e-05 1024 120 400 307200 102.907 26.4291 341.864 824.138 1295.59 1295.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 980 0.001024 1024 390 1300 11136 1.36365 0.743264 13.978 49.9175 66.1 66.1899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1450 0.000512 1024 450 400 30912 1.43277 1.66138 29.8207 52.2725 85.2575 85.3354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1400 0.000128 512 320 250 122880 6.68906 3.4127 16.9191 104.239 131.413 131.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1440 0.001024 512 360 1250 16320 0.36864 0.369504 9.17293 13.2023 23.1864 23.2632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1870 6.4e-05 512 80 300 303552 8.87005 6.74406 56.4863 209.595 281.807 281.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 830 0.000256 512 230 550 48384 3.76198 1.67306 11.4753 51.2476 68.3127 68.4521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1680 0.001024 2048 190 400 18000 1.35782 8.96963 52.2893 62.6571 62.7144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1630 0.000512 1024 320 450 34560 1.66301 34.177 52.4024 88.2854 88.3507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 460 0.000256 512 110 500 32256 5.02301 1.62202 7.34582 49.7152 63.8849 64.0307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 520 3.2e-05 1024 120 400 294912 103.739 26.2473 344.504 816.014 1290.74 1290.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 980 0.001024 1024 390 1300 10944 1.35325 0.735968 11.4981 49.7264 63.4174 63.5081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1450 0.000512 1024 450 400 30816 1.44182 1.66691 31.4511 52.4641 87.0945 87.1708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1400 0.000128 512 320 250 122112 6.67398 3.41002 14.4017 103.764 128.401 128.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1440 0.001024 512 360 1250 16128 0.370688 0.360448 7.50003 13.1728 21.4746 21.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1870 6.4e-05 512 80 300 303360 8.87542 6.72742 50.2448 209.53 275.485 275.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 830 0.000256 512 230 550 49152 3.79123 1.68755 9.91501 51.8337 67.3847 67.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1680 0.001024 2048 190 400 17856 1.35373 7.43834 52.0748 60.9086 60.9689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1630 0.000512 1024 320 450 34560 1.66707 33.5565 52.5028 87.7692 87.8346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 460 0.000256 512 110 500 30720 5.12147 1.62611 6.28038 49.7848 62.9958 63.1457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 520 3.2e-05 1024 120 400 294912 104.967 26.4376 323.118 824.953 1279.73 1279.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 980 0.001024 1024 390 1300 10752 1.37987 0.74896 9.92365 50.0655 62.2212 62.3163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1450 0.000512 1024 450 400 30720 1.4393 1.66912 29.3267 52.445 84.9498 85.0304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1400 0.000128 512 320 250 119808 6.71818 3.39712 34.4868 103.365 148.125 148.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1440 0.001024 512 360 1250 16128 0.370592 0.362496 6.34448 13.1502 20.2999 20.3859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1870 6.4e-05 512 80 300 303968 8.89475 6.74234 67.2517 209.711 292.704 292.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 0.000256 512 230 550 51072 3.78406 1.70598 21.005 52.5089 79.1544 79.2928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1680 0.001024 2048 190 400 18144 1.35987 16.331 52.4786 70.212 70.2703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1630 0.000512 1024 320 450 34720 1.66928 17.7838 52.5281 72.0236 72.0806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 460 0.000256 512 110 500 35840 5.13696 1.69357 14.1494 51.9237 73.0858 73.2302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 520 3.2e-05 1024 120 400 322560 102.729 26.923 221.986 837.03 1188.91 1189.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 980 0.001024 1024 390 1300 11424 1.3567 0.772096 21.415 49.9694 73.6142 73.6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1450 0.000512 1024 450 400 31024 1.44384 1.67117 17.0987 52.5087 72.7931 72.8665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1400 0.000128 512 320 250 123648 6.74371 3.41616 24.4845 104.805 139.604 139.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1440 0.001024 512 360 1250 16352 0.36976 0.359584 13.3732 13.1723 27.3443 27.4185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1870 6.4e-05 512 80 300 303744 8.87926 6.7376 44.8575 209.554 270.136 270.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 0.000256 512 230 550 50176 3.76054 1.6937 13.8234 51.8972 71.3317 71.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1680 0.001024 2048 190 400 18032 1.35706 10.1557 52.2832 63.8393 63.8976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1630 0.000512 1024 320 450 34608 1.66707 11.211 52.4098 65.328 65.3865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 460 0.000256 512 110 500 32256 5.16771 1.65392 8.72202 50.7052 66.4292 66.5735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 520 3.2e-05 1024 120 400 315392 102.13 26.54 138.017 826.72 1093.64 1093.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 980 0.001024 1024 390 1300 11200 1.3647 0.762688 13.7108 51.1448 67.0829 67.1692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1450 0.000512 1024 450 400 30688 1.4336 1.6551 11.0515 52.2349 66.4475 66.5268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1400 0.000128 512 320 250 123648 6.73472 3.41402 16.6033 104.742 131.65 131.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1440 0.001024 512 360 1250 16128 0.36864 0.365536 8.64512 13.1223 22.5741 22.6493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1870 6.4e-05 512 80 300 303072 8.91155 6.73792 36.4908 209.3 261.549 261.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 0.000256 512 230 550 51072 3.80227 1.7111 11.6277 52.5388 69.834 69.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1680 0.001024 2048 190 400 17976 1.35891 8.50522 52.2792 62.1838 62.2427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1630 0.000512 1024 320 450 34608 1.67114 9.40646 52.482 63.6027 63.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 460 0.000256 512 110 500 32256 5.18054 1.65526 7.09629 50.7454 64.8631 65.0035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 520 3.2e-05 1024 120 400 322560 102.772 26.9189 345.649 836.41 1311.99 1312.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 980 0.001024 1024 390 1300 10752 1.35165 0.73728 10.7148 49.4999 62.4057 62.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 1450 0.000512 1024 450 400 30576 1.43437 1.64262 28.5926 52.1616 83.8996 83.9729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1400 0.000128 512 320 250 123648 6.74691 3.41565 13.557 104.785 128.659 128.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1440 0.001024 512 360 1250 16128 0.36864 0.360448 7.10707 13.0875 20.9939 21.0657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1870 6.4e-05 512 80 300 302848 8.87322 6.7281 32.6832 209.371 257.763 257.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 830 0.000256 512 230 550 46592 3.77869 1.65632 9.66838 50.7811 66.0356 66.1832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1680 0.001024 2048 190 400 17920 1.36362 7.84122 52.2854 61.5316 61.5921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1630 0.000512 1024 320 450 34496 1.66365 8.49536 52.4167 62.6193 62.6825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 460 0.000256 512 110 500 28672 5.03834 1.58253 5.6656 48.3908 60.8631 61.0164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 520 3.2e-05 1024 120 400 286720 103.74 26.2198 293.085 807.819 1231.11 1231.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 980 0.001024 1024 390 1300 10752 1.35002 0.731712 9.85104 49.5786 61.6145 61.7132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1450 0.000512 1024 450 400 30464 1.42973 1.64886 26.8718 52.0984 82.1201 82.1993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1400 0.000128 512 320 250 121856 6.6681 3.39811 11.5615 103.638 125.42 125.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1440 0.001024 512 360 1250 16128 0.36944 0.364096 6.4665 13.2055 20.4798 20.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1870 6.4e-05 512 80 300 304128 8.87709 6.73366 68.4041 209.79 293.91 294.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 0.000256 512 230 550 51200 3.76896 1.70496 21.0706 52.4345 79.1297 79.2675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1680 0.001024 2048 190 400 18112 1.35789 16.1219 52.4188 69.9423 69.9992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1630 0.000512 1024 320 450 34688 1.66707 17.3133 52.5044 71.526 71.5832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 460 0.000256 512 110 500 36864 5.12717 1.70192 14.528 52.4531 73.9887 74.1358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 520 3.2e-05 1024 120 400 319488 102.684 26.8194 214.593 835.76 1180.1 1180.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 980 0.001024 1024 390 1300 11520 1.33827 0.774528 20.8041 51.2884 74.3061 74.3904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1450 0.000512 1024 450 400 30976 1.43898 1.66646 16.4528 52.4411 72.0722 72.1469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1400 0.000128 512 320 250 122880 6.7345 3.40794 24.5956 104.654 139.543 139.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1440 0.001024 512 360 1250 16384 0.368672 0.363904 13.2999 13.2369 27.3408 27.4166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1870 6.4e-05 512 80 300 304128 8.87203 6.73379 44.5287 209.829 270.066 270.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 0.000256 512 230 550 51200 3.7719 1.70656 13.8214 52.4793 71.9337 72.0691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1680 0.001024 2048 190 400 18048 1.35987 10.5085 52.4186 64.3288 64.3867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1630 0.000512 1024 320 450 34560 1.66589 11.2594 52.4165 65.3844 65.4423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 460 0.000256 512 110 500 36864 5.13642 1.7049 9.91094 52.4926 69.4322 69.5788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 520 3.2e-05 1024 120 400 311296 104.001 26.8211 136.067 835.844 1102.98 1103.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 980 0.001024 1024 390 1300 10752 1.35642 0.75616 13.0196 49.6441 64.8751 64.9605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1450 0.000512 1024 450 400 30976 1.44182 1.67126 11.0762 52.5255 66.7894 66.8672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1400 0.000128 512 320 250 122880 6.7455 3.40992 16.2408 104.699 131.253 131.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1440 0.001024 512 360 1250 16128 0.367008 0.364832 8.47683 13.1039 22.3861 22.4623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1870 6.4e-05 512 80 300 303360 8.86838 6.72768 37.5891 209.346 262.639 262.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 0.000256 512 230 550 49152 3.78368 1.68141 11.3724 51.791 68.7844 68.9206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1680 0.001024 2048 190 400 17856 1.35264 8.60934 52.0317 62.0352 62.0943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1630 0.000512 1024 320 450 34560 1.66576 9.62979 52.4599 63.7991 63.8579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 460 0.000256 512 110 500 30720 5.11059 1.62506 7.20595 49.7442 63.8673 64.0097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 520 3.2e-05 1024 120 400 294912 104.793 26.4438 110.824 824.243 1066.55 1066.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 980 0.001024 1024 390 1300 10752 1.3775 0.763968 11.2101 50.0864 63.5364 63.6211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1450 0.000512 1024 450 400 30720 1.44086 1.66538 9.27494 52.3985 64.8502 64.9276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1400 0.000128 512 320 250 119808 6.71856 3.40019 13.5034 103.276 127.052 127.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1440 0.001024 512 360 1250 16128 0.369856 0.360448 6.97997 13.1377 20.9188 20.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1870 6.4e-05 512 80 300 303104 8.84067 6.72154 33.6026 209.204 258.477 258.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 0.000256 512 230 550 49152 3.86848 1.70493 10.1799 52.5592 68.4635 68.6107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1680 0.001024 2048 190 400 17920 1.3585 8.20682 52.4145 62.0228 62.0813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1630 0.000512 1024 320 450 34304 1.64896 8.48317 52.2402 62.4168 62.4771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 460 0.000256 512 110 500 32768 5.00995 1.62608 6.55846 49.8233 63.2011 63.3485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 520 3.2e-05 1024 120 400 294912 107.013 27.1567 98.042 835.94 1068.4 1068.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 980 0.001024 1024 390 1300 10240 1.33565 0.743424 9.28266 49.1664 60.6288 60.7153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 1450 0.000512 1024 450 400 30208 1.42554 1.64672 24.2285 52.0066 79.3799 79.4565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1400 0.000128 512 320 250 122880 6.74445 3.41805 12.3822 104.773 127.472 127.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1440 0.001024 512 360 1250 15872 0.368768 0.356448 5.98506 13.0194 19.8005 19.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1870 6.4e-05 512 80 300 303840 8.88538 6.74243 69.232 209.728 294.696 294.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 0.000256 512 230 550 50688 3.75805 1.69338 21.6512 52.0185 79.2772 79.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1680 0.001024 2048 190 400 18144 1.36205 16.5555 52.5345 70.4953 70.5618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1630 0.000512 1024 320 450 34704 1.67136 17.7147 52.5435 71.9723 72.0302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 460 0.000256 512 110 500 34560 5.11178 1.67322 14.071 51.259 72.2949 72.4419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 520 3.2e-05 1024 120 400 313344 102.77 26.599 213.79 828.991 1172.4 1172.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 980 0.001024 1024 390 1300 11520 1.30486 0.758016 21.583 50.0413 73.7917 73.8755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1450 0.000512 1024 450 400 30960 1.44493 1.6656 16.9941 52.4159 72.6002 72.6815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1400 0.000128 512 320 250 123264 6.73152 3.42528 25.0547 104.579 139.945 140.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1440 0.001024 512 360 1250 16416 0.371104 0.360352 13.7537 13.2342 27.7943 27.8713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1870 6.4e-05 512 80 300 303552 8.88669 6.73584 49.2622 209.755 274.748 274.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 0.000256 512 230 550 48384 3.76282 1.6737 14.7909 51.2881 71.6709 71.8131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1680 0.001024 2048 190 400 18000 1.35738 11.6833 52.3346 65.4165 65.4736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1630 0.000512 1024 320 450 34560 1.66707 12.5328 52.4385 66.6786 66.7394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 460 0.000256 512 110 500 32256 5.02771 1.62416 9.43302 49.7513 66.0142 66.1637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 520 3.2e-05 1024 120 400 294912 103.66 26.2569 143.579 816.632 1090.37 1090.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 980 0.001024 1024 390 1300 10944 1.34992 0.755872 14.6515 49.7486 66.6092 66.6942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1450 0.000512 1024 450 400 30816 1.44032 1.66886 12.2677 52.507 67.9558 68.0366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1400 0.000128 512 320 250 122112 6.6745 3.40374 17.8426 103.845 131.919 132.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1440 0.001024 512 360 1250 16128 0.370464 0.367712 9.67811 13.1813 23.6669 23.7466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1870 6.4e-05 512 80 300 303264 8.9105 6.74406 40.7341 209.628 266.123 266.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 0.000256 512 230 550 48384 3.77066 1.67526 12.4876 51.3403 69.4284 69.5643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1680 0.001024 2048 190 400 17928 1.35578 9.64781 52.3379 63.3833 63.4409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1630 0.000512 1024 320 450 34560 1.6672 10.6218 52.5426 64.8729 64.9303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 460 0.000256 512 110 500 34560 5.12896 1.67555 8.75885 51.3473 67.0959 67.2389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 520 3.2e-05 1024 120 400 304128 102.254 26.2953 122.549 816.829 1068.16 1068.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 980 0.001024 1024 390 1300 11232 1.22918 0.758272 12.2559 49.8483 64.1918 64.2765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1450 0.000512 1024 450 400 30240 1.4297 1.6425 10.2009 52.0262 65.3685 65.4438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1400 0.000128 512 320 250 120960 6.83952 3.41437 15.149 104.677 130.238 130.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1440 0.001024 512 360 1250 15984 0.367776 0.358208 8.07117 13.0367 21.9053 21.9804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1870 6.4e-05 512 80 300 302976 8.87574 6.72662 38.7498 209.869 264.33 264.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 0.000256 512 230 550 46080 3.68883 1.62669 11.4615 49.8423 66.7796 66.9164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1680 0.001024 2048 190 400 17856 1.35629 9.88774 52.3383 63.6252 63.6812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1630 0.000512 1024 320 450 34272 1.64915 9.91955 52.2527 63.8645 63.9241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 460 0.000256 512 110 500 27648 5.29213 1.62611 7.03456 49.8536 63.9853 64.1324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 520 3.2e-05 1024 120 400 258048 105.464 26.2146 101.006 792.197 1025.12 1025.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 980 0.001024 1024 390 1300 10368 1.33078 0.739328 11.0555 49.2052 62.4283 62.5124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1450 0.000512 1024 450 400 30528 1.43949 1.66096 9.92637 52.3177 65.4134 65.4924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1400 0.000128 512 320 250 119808 6.6137 3.38317 14.2395 102.407 126.799 126.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1440 0.001024 512 360 1250 15552 0.369216 0.359168 7.39146 13.0844 21.2784 21.3537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1870 6.4e-05 512 80 300 302400 8.87418 6.73238 35.6885 209.13 260.532 260.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 0.000256 512 230 550 46080 3.78835 1.65168 10.3033 50.6576 66.5604 66.6972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1680 0.001024 2048 190 400 17640 1.34758 8.52944 51.9459 61.865 61.9235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1630 0.000512 1024 320 450 34200 1.64928 9.16147 52.2445 63.0977 63.1535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 460 0.000256 512 110 500 23040 5.1472 1.53418 5.51878 46.8076 59.1905 59.3347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 520 3.2e-05 1024 120 400 276480 104.785 26.2554 98.4144 804.56 1034.25 1034.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 980 0.001024 1024 390 1300 10080 1.37331 0.74736 10.6601 49.6557 62.5308 62.6136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 1450 0.000512 1024 450 400 30240 1.43165 1.63453 24.1409 51.8371 79.1155 79.1895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1400 0.000128 512 320 250 120960 6.8543 3.42029 12.9057 104.768 128.103 128.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1440 0.001024 512 360 1250 15120 0.365696 0.361376 6.8416 12.9392 20.5776 20.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1870 6.4e-05 512 80 300 304000 8.87942 6.74406 67.3492 209.816 292.899 292.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 0.000256 512 230 550 49920 3.75293 1.68778 20.6071 51.7618 77.9672 78.1046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1680 0.001024 2048 190 400 18080 1.3584 15.7983 52.3816 69.581 69.6404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1630 0.000512 1024 320 450 34640 1.664 17.0582 52.4693 71.2371 71.2951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 460 0.000256 512 110 500 35840 5.10272 1.69018 14.0487 51.7818 72.8101 72.9577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 520 3.2e-05 1024 120 400 327680 101.953 26.9176 216.206 838.637 1183.97 1184.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 980 0.001024 1024 390 1300 11200 1.35424 0.77248 20.1703 49.9172 72.3151 72.4009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1450 0.000512 1024 450 400 30880 1.43952 1.66579 16.3676 52.4274 71.9731 72.0491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1400 0.000128 512 320 250 122880 6.76387 3.4151 24.156 105.021 139.516 139.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1440 0.001024 512 360 1250 16320 0.367296 0.361536 13.1612 13.1816 27.1424 27.2179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1870 6.4e-05 512 80 300 304000 8.87248 6.72563 46.2496 209.674 271.632 271.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 0.000256 512 230 550 48640 3.79882 1.68368 14.1911 51.766 71.5973 71.7312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1680 0.001024 2048 190 400 17920 1.3535 11.3742 52.1168 64.8876 64.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1630 0.000512 1024 320 450 34560 1.66486 11.946 52.4192 66.0718 66.1295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 460 0.000256 512 110 500 35840 5.11046 1.68336 9.89075 51.7842 68.6526 68.7935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 520 3.2e-05 1024 120 400 307200 102.859 26.814 141.546 824.217 1095.69 1095.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 980 0.001024 1024 390 1300 10880 1.37536 0.759616 13.3151 49.9997 65.5513 65.6337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1450 0.000512 1024 450 400 30720 1.43379 1.66125 11.489 52.2672 66.9244 67.0016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1400 0.000128 512 320 250 120320 6.67885 3.39875 16.673 103.256 130.159 130.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1440 0.001024 512 360 1250 16000 0.36864 0.366304 8.90582 13.1148 22.8261 22.9026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1870 6.4e-05 512 80 300 303360 8.88531 6.74237 39.2996 209.687 264.723 264.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 0.000256 512 230 550 49920 3.76512 1.69088 12.4577 51.8638 69.9345 70.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1680 0.001024 2048 190 400 17760 1.34925 9.30784 51.951 62.6493 62.7083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1630 0.000512 1024 320 450 34320 1.65069 9.84262 52.2444 63.7801 63.8363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 460 0.000256 512 110 500 30720 5.40883 1.68995 7.26902 51.8762 66.4282 66.5776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 520 3.2e-05 1024 120 400 307200 103.013 26.4786 118.827 825.014 1073.58 1073.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 980 0.001024 1024 390 1300 10560 1.3808 0.762208 11.5727 51.1894 65.0084 65.0972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1450 0.000512 1024 450 400 30240 1.4312 1.64403 9.42589 51.9903 64.5642 64.6416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1400 0.000128 512 320 250 119040 6.74771 3.40173 13.9604 103.396 127.663 127.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1440 0.001024 512 360 1250 15840 0.368768 0.361504 7.63715 13.1853 21.6263 21.7047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1870 6.4e-05 512 80 300 302080 8.8367 6.71949 36.0394 209.093 260.795 260.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 0.000256 512 230 550 46080 3.91987 1.68874 11.1412 51.9159 68.8204 68.9623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1680 0.001024 2048 190 400 17600 1.34349 8.91616 51.7303 62.0304 62.0927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1630 0.000512 1024 320 450 34240 1.64643 9.51568 52.2447 63.4509 63.5118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 460 0.000256 512 110 500 30720 4.93194 1.58483 7.30198 48.4968 62.5013 62.6423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 520 3.2e-05 1024 120 400 286720 106.396 26.4397 104.189 825.104 1062.37 1062.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 980 0.001024 1024 390 1300 10240 1.39802 0.768 10.9163 51.3552 64.5406 64.6267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1450 0.000512 1024 450 400 30080 1.42778 1.65011 9.45779 52.0948 64.7009 64.7762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1400 0.000128 512 320 250 117760 6.79661 3.39453 13.1829 103.447 126.98 127.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1440 0.001024 512 360 1250 16000 0.370688 0.36272 7.13805 13.2354 21.1776 21.2543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1870 6.4e-05 512 80 300 302400 8.89888 6.73744 34.6469 209.579 259.971 260.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 0.000256 512 230 550 44800 3.97309 1.6927 10.2753 51.9173 68.0139 68.1554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1680 0.001024 2048 190 400 17600 1.34573 9.08598 51.8891 62.367 62.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1630 0.000512 1024 320 450 34000 1.6425 9.07962 51.9781 62.7447 62.8035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 460 0.000256 512 110 500 25600 5.7167 1.68982 5.91187 51.9338 65.4368 65.5872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 520 3.2e-05 1024 120 400 307200 103.018 26.4688 106.34 824.362 1060.44 1060.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 980 0.001024 1024 390 1300 9600 1.29181 0.712384 9.94803 47.1777 59.2293 59.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1450 0.000512 1024 450 400 30400 1.43696 1.65011 8.57002 52.1523 63.8833 63.9613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1400 0.000128 512 320 250 115200 6.90259 3.39997 12.729 103.397 126.585 126.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1440 0.001024 512 360 1250 15200 0.361152 0.356544 6.61222 12.7433 20.1472 20.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1870 6.4e-05 512 80 300 304128 8.87254 6.73251 60.7092 209.854 286.278 286.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 830 0.000256 512 230 600 51200 3.75645 1.70221 18.0943 52.4152 76.1211 76.2629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1680 0.001024 2048 190 360 18304 1.36346 11.5657 52.499 65.4706 65.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1630 0.000512 1024 320 480 34464 1.6697 24.6084 52.5485 78.8684 78.9169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 460 0.000256 512 110 480 29696 5.52627 1.70349 8.98429 52.43 68.8297 68.9785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 520 3.2e-05 1024 120 420 327680 101.807 26.8227 309.152 835.728 1273.76 1273.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 980 0.001024 1024 390 1320 11520 1.36707 0.753664 16.2888 51.2425 69.7504 69.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1450 0.000512 1024 450 420 30208 1.4377 1.66963 22.2506 52.4859 77.9145 77.9926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1400 0.000128 512 320 240 131072 6.44835 3.41037 33.6104 104.977 148.602 148.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1440 0.001024 512 360 1260 16384 0.37024 0.38112 10.6803 13.216 24.7194 24.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1870 6.4e-05 512 80 300 303872 8.87958 6.73398 46.7595 209.785 272.264 272.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 830 0.000256 512 230 600 51200 3.77088 1.70154 12.1275 52.4374 70.195 70.3305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1680 0.001024 2048 190 360 18240 1.35942 7.8479 52.4148 61.6647 61.7214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1630 0.000512 1024 320 480 34432 1.66912 24.6349 52.5418 78.8901 78.9397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 460 0.000256 512 110 480 28672 5.60285 1.70326 5.91398 52.4588 65.8615 66.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 520 3.2e-05 1024 120 420 327680 101.961 26.8206 303.835 835.755 1268.62 1268.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 980 0.001024 1024 390 1320 11520 1.37386 0.75888 10.8466 51.2929 64.3719 64.4648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1450 0.000512 1024 450 420 30080 1.43744 1.67085 22.0914 52.4422 77.712 77.7882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1400 0.000128 512 320 240 130048 6.45456 3.4127 33.2267 104.661 147.91 148.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1440 0.001024 512 360 1260 16384 0.372736 0.385024 7.2143 13.2371 21.2801 21.3524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1870 6.4e-05 512 80 300 303744 8.86566 6.72973 42.5342 209.596 267.832 267.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 830 0.000256 512 230 600 49152 3.78227 1.68627 9.78179 51.7227 67.1318 67.2727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1680 0.001024 2048 190 360 18240 1.36355 6.26054 52.4461 60.1159 60.1743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1630 0.000512 1024 320 480 34368 1.66906 24.578 52.4501 78.7415 78.7918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 460 0.000256 512 110 480 27648 5.56749 1.68467 4.97939 51.7302 64.1427 64.2867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 520 3.2e-05 1024 120 420 319488 101.376 26.902 310.507 824.1 1263.14 1263.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 980 0.001024 1024 390 1320 11136 1.36794 0.745216 8.90586 49.9143 61.0348 61.1303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1450 0.000512 1024 450 420 29952 1.43603 1.66093 22.1266 52.2609 77.5596 77.6356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1400 0.000128 512 320 240 129024 6.45213 3.40198 32.9682 104.235 147.217 147.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1440 0.001024 512 360 1260 16320 0.372512 0.385728 5.95472 13.2016 19.9877 20.0545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1870 6.4e-05 512 80 300 303616 8.90688 6.72605 87.5322 209.85 313.125 313.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 830 0.000256 512 230 600 51200 3.79466 1.70371 9.38064 52.4841 67.5207 67.6477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1680 0.001024 2048 190 360 18176 1.36397 5.6128 52.4207 59.4379 59.4966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1630 0.000512 1024 320 480 34304 1.66314 24.6723 52.4643 78.8426 78.8901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 460 0.000256 512 110 480 28672 5.60694 1.70538 4.49571 52.5 64.4898 64.6328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 520 3.2e-05 1024 120 420 327680 102.026 26.826 316.013 836.047 1281.16 1281.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 980 0.001024 1024 390 1320 10752 1.35472 0.742848 7.58566 49.64 59.4246 59.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1450 0.000512 1024 450 420 29952 1.44176 1.67325 22.039 52.532 77.7612 77.8363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1400 0.000128 512 320 240 129024 6.52362 3.40819 32.7214 104.774 147.582 147.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1440 0.001024 512 360 1260 16128 0.36864 0.360672 5.10128 13.1105 19.0134 19.0957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1870 6.4e-05 512 80 300 304000 8.88957 6.74826 80.5055 209.576 305.824 305.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 830 0.000256 512 230 600 51200 3.7913 1.72243 24.9694 52.6268 83.2753 83.4155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1680 0.001024 2048 190 360 18280 1.36602 16.2304 52.4067 70.0464 70.1044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1630 0.000512 1024 320 480 34440 1.66704 36.4581 52.4753 90.6422 90.7088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 460 0.000256 512 110 480 30720 5.51901 1.70915 12.6598 52.5564 72.6229 72.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 520 3.2e-05 1024 120 420 327680 102.053 26.9439 416.865 837.814 1383.92 1384.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 980 0.001024 1024 390 1320 11520 1.30986 0.759808 23.4935 50.0527 75.7161 75.8119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1450 0.000512 1024 450 420 30160 1.44294 1.66246 32.915 52.4272 88.518 88.5928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1400 0.000128 512 320 240 131200 6.45389 3.41725 27.9468 104.884 142.853 142.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1440 0.001024 512 360 1260 16320 0.370016 0.3608 14.42 13.1994 28.4199 28.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1870 6.4e-05 512 80 300 304000 8.87984 6.73779 58.7362 209.796 284.255 284.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 830 0.000256 512 230 600 49920 3.75117 1.6897 15.6084 51.7591 72.9639 73.1032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1680 0.001024 2048 190 360 18240 1.36272 10.3158 52.4569 64.1779 64.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1630 0.000512 1024 320 480 34400 1.67043 36.1948 52.5235 90.4333 90.5001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 460 0.000256 512 110 480 28160 5.53066 1.69011 7.76109 51.7737 66.9417 67.0882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 520 3.2e-05 1024 120 420 327680 101.996 26.9169 393.436 838.624 1361.21 1361.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 980 0.001024 1024 390 1320 11200 1.35706 0.749952 14.2203 49.914 66.342 66.4375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1450 0.000512 1024 450 420 30080 1.43917 1.66502 32.7301 52.4946 88.3999 88.4744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1400 0.000128 512 320 240 130560 6.48109 3.42 39.4554 105.018 154.526 154.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1440 0.001024 512 360 1260 16160 0.36864 0.36864 9.27651 13.1812 23.2662 23.3455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1870 6.4e-05 512 80 300 303360 8.90477 6.74221 56.7927 209.428 281.977 282.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 830 0.000256 512 230 600 49920 3.7696 1.68563 13.1424 51.7487 70.5104 70.6478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1680 0.001024 2048 190 360 18120 1.35389 8.33715 52.1974 61.9308 61.9894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1630 0.000512 1024 320 480 34320 1.66496 31.9369 52.4283 86.0728 86.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 460 0.000256 512 110 480 26880 5.63366 1.68998 6.16733 51.763 65.4374 65.5872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 520 3.2e-05 1024 120 420 307200 103.272 26.4956 361.714 824.244 1315.98 1316.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 980 0.001024 1024 390 1320 11040 1.37251 0.746528 11.513 49.9464 63.6778 63.7727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1450 0.000512 1024 450 420 30000 1.44541 1.66298 32.8567 52.4377 88.4723 88.5495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1400 0.000128 512 320 240 130560 6.44515 3.41757 38.788 104.515 153.326 153.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1440 0.001024 512 360 1260 16080 0.369248 0.360832 7.56851 13.0892 21.4613 21.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1870 6.4e-05 512 80 300 304000 8.86304 6.72579 54.637 209.677 280.009 280.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 830 0.000256 512 230 600 48640 3.79837 1.6831 10.7962 51.7669 68.2014 68.3377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1680 0.001024 2048 190 360 18080 1.35373 6.76634 52.1948 60.3578 60.4163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1630 0.000512 1024 320 480 34240 1.66502 35.7931 52.3755 89.8769 89.9256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 460 0.000256 512 110 480 25600 5.68522 1.6831 5.24829 51.7811 64.5821 64.7329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 520 3.2e-05 1024 120 420 307200 102.862 26.4887 369.151 824.196 1322.94 1323.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 980 0.001024 1024 390 1320 10880 1.37443 0.742464 9.63379 49.9956 61.849 61.9418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1450 0.000512 1024 450 420 29760 1.4336 1.66128 30.8107 52.2662 86.2465 86.3212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1400 0.000128 512 320 240 128000 6.38154 3.39949 46.1213 103.253 159.315 159.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1440 0.001024 512 360 1260 16000 0.36864 0.37888 6.50003 13.1158 20.4384 20.5052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1870 6.4e-05 512 80 300 304128 8.87398 6.73923 64.5737 209.643 289.938 290.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 0.000256 512 230 600 50688 3.77155 1.70064 22.4383 52.2082 80.2736 80.4106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1680 0.001024 2048 190 360 18288 1.36602 14.6383 52.4519 68.4969 68.5582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1630 0.000512 1024 320 480 34416 1.66688 18.6729 52.4622 72.8452 72.9006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 460 0.000256 512 110 480 29184 5.47811 1.68758 11.1398 51.7085 70.1997 70.3454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 520 3.2e-05 1024 120 420 325632 101.398 26.7595 225.78 832.312 1186.5 1186.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 980 0.001024 1024 390 1320 11520 1.30774 0.767584 21.8384 51.1528 75.1674 75.2538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1450 0.000512 1024 450 420 30144 1.44179 1.66618 17.5826 52.5414 73.3026 73.3809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1400 0.000128 512 320 240 130560 6.45498 3.41811 25.1636 104.729 139.921 140.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1440 0.001024 512 360 1260 16320 0.3688 0.360384 13.4636 13.1724 27.4342 27.5088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1870 6.4e-05 512 80 300 303744 8.86845 6.73123 43.099 209.722 268.525 268.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 830 0.000256 512 230 600 49152 3.7752 1.68771 14.6961 51.768 72.0832 72.2226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1680 0.001024 2048 190 360 18240 1.36192 9.25901 52.4988 63.1605 63.2179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1630 0.000512 1024 320 480 34368 1.66909 11.9235 52.5029 66.1378 66.1952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 460 0.000256 512 110 480 27648 5.56125 1.68435 7.36077 51.7809 66.5658 66.7093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 520 3.2e-05 1024 120 420 319488 101.008 26.8462 325.566 824.82 1278.49 1278.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 980 0.001024 1024 390 1320 11136 1.36656 0.741376 13.3356 49.9365 65.4785 65.5716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 1450 0.000512 1024 450 420 29952 1.43155 1.65856 27.5141 52.3122 82.9893 83.0645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1400 0.000128 512 320 240 129024 6.44208 3.40826 16.7307 104.329 131.064 131.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1440 0.001024 512 360 1260 16320 0.36864 0.368576 8.79718 13.2155 22.8223 22.8966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1870 6.4e-05 512 80 300 303552 8.88013 6.73382 34.8402 209.752 260.313 260.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 830 0.000256 512 230 600 48384 3.76042 1.67277 11.7275 51.2863 68.6024 68.7309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1680 0.001024 2048 190 360 18144 1.35987 8.01706 52.3708 61.7885 61.8483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1630 0.000512 1024 320 480 34272 1.66544 9.5248 52.4392 63.6735 63.7315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 460 0.000256 512 110 480 23040 5.55667 1.62064 5.17629 49.7542 62.2926 62.4381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 520 3.2e-05 1024 120 420 313344 100.788 26.2577 330.086 816.634 1274.02 1274.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 980 0.001024 1024 390 1320 10944 1.35546 0.737088 10.9273 49.75 62.8707 62.9629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1450 0.000512 1024 450 420 29952 1.44179 1.66502 28.7394 52.5064 84.4246 84.5028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1400 0.000128 512 320 240 129024 6.39277 3.40595 13.7321 103.843 127.53 127.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1440 0.001024 512 360 1260 16128 0.37008 0.361952 7.08554 13.1768 21.065 21.1456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1870 6.4e-05 512 80 300 303360 8.87024 6.72915 43.1573 209.385 268.254 268.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 830 0.000256 512 230 600 49152 3.78832 1.68406 10.6642 51.7982 68.0941 68.2283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1680 0.001024 2048 190 360 18048 1.35226 7.22627 52.2031 60.8241 60.8829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1630 0.000512 1024 320 480 34176 1.6623 31.3261 52.3406 85.3717 85.4385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 460 0.000256 512 110 480 24576 5.48093 1.62586 4.93187 49.7519 61.9695 62.1159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 520 3.2e-05 1024 120 420 319488 101.163 26.5686 320.374 824.387 1272.74 1272.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 980 0.001024 1024 390 1320 10752 1.38192 0.750336 9.91859 50.043 62.1941 62.2825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1450 0.000512 1024 450 420 29952 1.43936 1.66618 27.2425 52.4063 82.8228 82.9004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1400 0.000128 512 320 240 125952 6.46995 3.39968 31.0707 103.296 144.393 144.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1440 0.001024 512 360 1260 16128 0.369664 0.361888 6.42909 13.1406 20.3766 20.4551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1870 6.4e-05 512 80 300 303360 8.87059 6.73894 46.7235 209.511 271.954 272.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 830 0.000256 512 230 600 49920 3.76394 1.68941 9.80307 51.8236 67.2327 67.3669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1680 0.001024 2048 190 360 18000 1.35808 6.04509 52.2648 59.712 59.7679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1630 0.000512 1024 320 480 34080 1.66067 31.357 52.2619 85.3232 85.3688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 460 0.000256 512 110 480 23040 5.84416 1.68813 4.4663 51.8369 64.0191 64.1638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 520 3.2e-05 1024 120 420 307200 103.121 26.4721 320.39 824.32 1274.55 1274.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 980 0.001024 1024 390 1320 10560 1.39402 0.749504 8.52387 51.1533 61.9238 62.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1450 0.000512 1024 450 420 29280 1.42746 1.64864 28.1721 51.9496 83.2693 83.3444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1400 0.000128 512 320 240 126720 6.46538 3.40656 32.4102 103.308 145.75 145.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1440 0.001024 512 360 1260 15840 0.369088 0.360448 5.58301 13.1672 19.5514 19.6372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1870 6.4e-05 512 80 300 303968 8.90288 6.74598 63.9064 209.803 289.468 289.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 0.000256 512 230 600 51072 3.78835 1.70637 22.4096 52.5138 80.5724 80.7117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1680 0.001024 2048 190 360 18256 1.3648 13.9667 52.4309 67.8053 67.8631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1630 0.000512 1024 320 480 34440 1.67024 17.8713 52.5451 72.1286 72.1873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 460 0.000256 512 110 480 28672 5.53821 1.69594 10.7981 51.9247 70.1392 70.2833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 520 3.2e-05 1024 120 420 329728 101.655 26.9235 217.375 837.136 1183.33 1183.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 980 0.001024 1024 390 1320 11424 1.36278 0.765792 19.7968 49.9679 71.9906 72.0747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1450 0.000512 1024 450 420 30128 1.44739 1.66912 16.7251 52.5241 72.438 72.5176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1400 0.000128 512 320 240 130816 6.46157 3.41818 25.0506 104.818 139.906 140.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1440 0.001024 512 360 1260 16240 0.36864 0.361728 12.933 13.1728 26.9069 26.9831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1870 6.4e-05 512 80 300 303744 8.87962 6.73862 41.0599 209.553 266.338 266.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 0.000256 512 230 600 50176 3.76243 1.69229 14.2913 51.8964 71.8006 71.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1680 0.001024 2048 190 360 18144 1.3577 9.29162 52.2264 62.9164 62.9762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1630 0.000512 1024 320 480 34384 1.67322 11.5412 52.4886 65.7466 65.8074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 460 0.000256 512 110 480 25088 5.57264 1.65786 6.31171 50.7077 64.4322 64.5837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 520 3.2e-05 1024 120 420 315392 102.117 26.5597 133.207 826.693 1088.82 1089.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 980 0.001024 1024 390 1320 11200 1.3679 0.765952 12.8314 50.0179 65.0842 65.1715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1450 0.000512 1024 450 420 29792 1.4336 1.6551 10.7065 52.234 66.1027 66.1811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1400 0.000128 512 320 240 130816 6.44886 3.41347 16.3984 104.744 131.16 131.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1440 0.001024 512 360 1260 16128 0.366976 0.366496 8.36355 13.1238 22.2918 22.3687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1870 6.4e-05 512 80 300 303072 8.91498 6.74394 35.0364 209.329 260.133 260.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 0.000256 512 230 600 51072 3.80262 1.71418 12.2862 52.5486 70.507 70.6478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1680 0.001024 2048 190 360 18144 1.36214 7.66819 52.3873 61.459 61.5208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1630 0.000512 1024 320 480 34272 1.66816 9.56358 52.4299 63.7046 63.7662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 460 0.000256 512 110 480 26880 5.49107 1.65683 5.96099 50.7587 64.0489 64.1987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 520 3.2e-05 1024 120 420 322560 102.653 26.9226 116.606 836.568 1083 1083.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 980 0.001024 1024 390 1320 10752 1.29219 0.728448 10.5002 49.4984 62.1188 62.2162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1450 0.000512 1024 450 420 29568 1.4377 1.64672 9.21232 52.1749 64.546 64.6254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1400 0.000128 512 320 240 129024 6.5679 3.41808 13.7881 104.804 128.738 128.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1440 0.001024 512 360 1260 15792 0.370304 0.360448 6.93338 13.09 20.825 20.9039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1870 6.4e-05 512 80 300 302848 8.85091 6.72563 30.3778 209.546 255.603 255.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 830 0.000256 512 230 600 46592 3.77389 1.65683 10.1021 50.8225 66.5128 66.6527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1680 0.001024 2048 190 360 17920 1.35178 7.17242 51.9784 60.5456 60.6108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1630 0.000512 1024 320 480 34272 1.66925 8.35808 52.5455 62.6169 62.6767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 460 0.000256 512 110 480 21504 5.44598 1.5793 4.58662 48.4989 60.2928 60.4445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 520 3.2e-05 1024 120 420 286720 103.977 27.0215 264.027 808.491 1203.77 1203.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 980 0.001024 1024 390 1320 10752 1.35344 0.730848 9.23731 49.5949 61.0208 61.1164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 1450 0.000512 1024 450 420 29568 1.4281 1.64822 24.9798 52.1399 80.2688 80.3404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1400 0.000128 512 320 240 129024 6.3943 3.39763 12.2292 103.727 125.903 126.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1440 0.001024 512 360 1260 16128 0.369472 0.360768 6.22688 13.2161 20.2469 20.3223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1870 6.4e-05 512 80 300 302400 8.8881 6.73382 38.6406 209.242 263.612 263.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 830 0.000256 512 230 600 49280 3.76294 1.67936 9.41846 51.4488 66.4629 66.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1680 0.001024 2048 190 360 17920 1.35174 5.9624 52.1196 59.4757 59.5336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1630 0.000512 1024 320 480 34160 1.6583 26.143 52.4574 80.3011 80.3663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 460 0.000256 512 110 480 17920 5.68589 1.58262 3.58182 48.5338 59.5626 59.7058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 520 3.2e-05 1024 120 420 286720 105.514 26.3209 278.701 818.029 1228.81 1228.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 980 0.001024 1024 390 1320 11200 1.36656 0.739328 8.6935 49.9572 60.8569 60.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1450 0.000512 1024 450 420 29680 1.43882 1.65866 26.6912 52.3571 82.2184 82.2951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1400 0.000128 512 320 240 125440 6.42979 3.38877 10.9298 102.544 123.448 123.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1440 0.001024 512 360 1260 15680 0.368 0.360448 5.34278 13.0972 19.2393 19.3176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1870 6.4e-05 512 80 300 303872 8.86656 6.73187 61.6737 209.642 287.022 287.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 0.000256 512 230 600 51200 3.76877 1.70394 21.2675 52.3961 79.2908 79.4288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1680 0.001024 2048 190 360 18240 1.35987 13.4858 52.3738 67.2616 67.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1630 0.000512 1024 320 480 34432 1.6744 17.0439 52.5094 71.2738 71.3296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 460 0.000256 512 110 480 28672 5.59901 1.70243 10.3324 52.4106 70.2283 70.3739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 520 3.2e-05 1024 120 420 327680 101.476 26.8792 206.454 835.178 1170.23 1170.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 980 0.001024 1024 390 1320 11520 1.3721 0.779424 19.5041 51.2632 73.0175 73.1054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1450 0.000512 1024 450 420 30080 1.43974 1.66698 16.071 52.4041 71.6527 71.7291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1400 0.000128 512 320 240 130048 6.44893 3.40576 23.8451 104.582 138.438 138.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1440 0.001024 512 360 1260 16384 0.370272 0.362496 12.3368 13.2256 26.3651 26.4397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1870 6.4e-05 512 80 300 303616 8.86864 6.73565 41.9124 209.847 267.475 267.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 0.000256 512 230 600 51200 3.77312 1.70598 14.5311 52.4813 72.6449 72.7818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1680 0.001024 2048 190 360 18176 1.35987 9.11546 52.4166 62.9341 62.9928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1630 0.000512 1024 320 480 34304 1.66339 11.565 52.4631 65.7345 65.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 460 0.000256 512 110 480 28672 5.60317 1.70406 7.25286 52.4972 67.2402 67.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 520 3.2e-05 1024 120 420 327680 101.532 26.9171 140.053 836.005 1104.75 1104.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 980 0.001024 1024 390 1320 10752 1.35533 0.756032 12.3732 49.6438 64.2299 64.3175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1450 0.000512 1024 450 420 29952 1.44282 1.67085 11.2348 52.5324 66.9519 67.0291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1400 0.000128 512 320 240 129024 6.52627 3.40989 16.2363 104.703 131.03 131.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1440 0.001024 512 360 1260 16128 0.37056 0.366944 8.0113 13.1056 21.9253 22.0053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1870 6.4e-05 512 80 300 303360 8.88099 6.7257 34.9079 209.546 260.165 260.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 0.000256 512 230 600 49152 3.7847 1.68346 11.6331 52.1358 69.3945 69.5347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1680 0.001024 2048 190 360 18048 1.35533 7.86227 52.2423 61.5031 61.5616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1630 0.000512 1024 320 480 34176 1.65901 9.47827 52.3756 63.5568 63.6169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 460 0.000256 512 110 480 24576 5.47491 1.62611 5.39526 49.7917 62.4698 62.6176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 520 3.2e-05 1024 120 420 319488 100.865 26.4309 115.129 825.11 1067.77 1067.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 980 0.001024 1024 390 1320 10752 1.37757 0.747296 10.6852 51.1549 64.0683 64.1618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1450 0.000512 1024 450 420 29952 1.44176 1.66733 9.50877 52.4492 65.1358 65.2129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1400 0.000128 512 320 240 125952 6.47034 3.39955 13.2988 103.377 126.7 126.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1440 0.001024 512 360 1260 16128 0.370688 0.360256 6.65664 13.1504 20.6084 20.6843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1870 6.4e-05 512 80 300 302080 8.86192 6.72326 32.2007 209.047 256.94 257.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 0.000256 512 230 600 49152 3.86586 1.70803 11.1408 52.5189 69.3908 69.5275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1680 0.001024 2048 190 360 17920 1.35712 7.47798 52.0218 60.9049 60.9478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1630 0.000512 1024 320 480 34048 1.65565 8.97322 52.2406 62.9126 62.9739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 460 0.000256 512 110 480 24576 5.47005 1.62426 5.45568 49.7832 62.5137 62.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 520 3.2e-05 1024 120 420 327680 101.488 26.8214 110.124 835.479 1074.15 1074.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 980 0.001024 1024 390 1320 10240 1.33523 0.722944 9.16925 49.1511 60.4788 60.5708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1450 0.000512 1024 450 420 29184 1.43165 1.6433 8.49152 51.9663 63.603 63.6785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1400 0.000128 512 320 240 126976 6.59011 3.4112 12.6341 104.69 127.481 127.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1440 0.001024 512 360 1260 15872 0.368768 0.356608 6.10019 13.007 19.9059 19.9874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1870 6.4e-05 512 80 300 302080 8.84499 6.72182 29.3277 209.118 254.122 254.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 0.000256 512 230 600 46080 3.92426 1.6896 9.90253 51.9234 67.5931 67.7274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1680 0.001024 2048 190 360 17920 1.36349 6.12762 52.2443 59.7781 59.8361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1630 0.000512 1024 320 480 33920 1.65126 8.29168 52.2015 62.1876 62.2454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 460 0.000256 512 110 480 20480 5.52214 1.58352 4.32986 48.5018 60.1164 60.2564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 520 3.2e-05 1024 120 420 286720 106.929 26.4411 248.079 825.217 1206.92 1207.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 980 0.001024 1024 390 1320 10240 1.39891 0.749568 8.61389 51.3233 62.1872 62.2838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 1450 0.000512 1024 450 420 29440 1.42918 1.6497 22.8698 52.1012 78.1208 78.1925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1400 0.000128 512 320 240 128000 6.39821 3.39558 11.6328 103.465 125.046 125.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1440 0.001024 512 360 1260 16000 0.370688 0.362752 5.55312 13.2383 19.5968 19.6772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1870 6.4e-05 512 80 320 303616 8.86477 6.73178 63.1204 209.641 288.466 288.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 830 0.000256 512 230 576 51712 3.73885 1.70464 17.6674 52.3648 75.6351 75.7757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1680 0.001024 2048 190 384 18240 1.36662 12.1968 52.4864 66.0938 66.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1630 0.000512 1024 320 448 34752 1.67261 22.2597 52.4684 76.4458 76.4949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 460 0.000256 512 110 512 34816 5.23712 1.704 10.8317 52.3754 70.3325 70.4821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 520 3.2e-05 1024 120 384 311296 104.417 26.8206 264.992 834.9 1231.38 1231.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 980 0.001024 1024 390 1280 11392 1.3703 0.762336 15.745 51.2226 69.2027 69.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1450 0.000512 1024 450 448 29632 1.43734 1.67446 22.5382 52.4329 78.1529 78.2292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1400 0.000128 512 320 256 129536 6.52618 3.41165 34.3815 104.871 149.35 149.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1440 0.001024 512 360 1280 16256 0.370688 0.385536 10.826 13.2002 24.8597 24.9291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1870 6.4e-05 512 80 320 303360 8.86205 6.72973 48.3265 209.607 273.634 273.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 830 0.000256 512 230 576 51200 3.76838 1.7 11.549 52.3915 69.5652 69.7023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1680 0.001024 2048 190 384 18176 1.36163 8.07322 52.4066 61.8844 61.9407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1630 0.000512 1024 320 448 34688 1.66666 22.2057 52.4362 76.349 76.3988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 460 0.000256 512 110 512 34816 5.24592 1.70144 7.17821 52.4054 66.716 66.8612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 520 3.2e-05 1024 120 384 311296 104.481 26.8739 261.211 835.062 1227.88 1228.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 980 0.001024 1024 390 1280 11264 1.38006 0.752736 10.2179 51.2694 63.7188 63.8151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1450 0.000512 1024 450 448 29568 1.43872 1.66723 22.4584 52.3959 78.0308 78.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1400 0.000128 512 320 256 129024 6.51802 3.41379 34.0452 104.568 148.697 148.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1440 0.001024 512 360 1280 16256 0.37216 0.387488 7.12019 13.228 21.1803 21.2451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1870 6.4e-05 512 80 320 303360 8.86339 6.73075 44.0145 209.701 269.418 269.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 830 0.000256 512 230 576 50688 3.72134 1.6896 9.58797 51.7684 66.9206 67.0578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1680 0.001024 2048 190 384 18144 1.364 6.53984 52.4469 60.3924 60.4508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1630 0.000512 1024 320 448 34656 1.66451 22.186 52.4759 76.3707 76.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 460 0.000256 512 110 512 33792 5.21178 1.68666 5.9719 51.775 64.8316 64.9753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 520 3.2e-05 1024 120 384 294912 105.362 26.4268 260.292 824.745 1217.08 1217.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 980 0.001024 1024 390 1280 11136 1.36867 0.739328 8.6928 49.9377 60.8399 60.9345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1450 0.000512 1024 450 448 29376 1.4336 1.66134 22.3836 52.3062 77.8593 77.9345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1400 0.000128 512 320 256 127488 6.52579 3.4016 33.9725 104.323 148.382 148.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1440 0.001024 512 360 1280 16128 0.371968 0.385024 5.95968 13.2181 20.0074 20.0743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1870 6.4e-05 512 80 320 303104 8.92163 6.73181 91.5269 209.646 316.935 317.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 830 0.000256 512 230 576 51200 3.78928 1.70704 9.08429 52.4318 67.1675 67.3004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1680 0.001024 2048 190 384 18048 1.36259 5.89229 52.2313 59.5307 59.5901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1630 0.000512 1024 320 448 34560 1.66163 22.2516 52.3496 76.3074 76.3579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 460 0.000256 512 110 512 32768 5.36813 1.70435 5.2537 52.4452 64.9546 65.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 520 3.2e-05 1024 120 384 311296 104.513 26.8288 271.313 835.123 1238.02 1238.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 980 0.001024 1024 390 1280 10752 1.35523 0.739136 7.20845 49.6204 59.0244 59.1217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1450 0.000512 1024 450 448 29440 1.44179 1.66717 22.3711 52.6154 78.17 78.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1400 0.000128 512 320 256 129024 6.5376 3.40992 34.4235 104.6 149.129 149.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1440 0.001024 512 360 1280 15872 0.36864 0.360576 5.09725 13.0968 18.995 19.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1870 6.4e-05 512 80 320 303520 8.90538 6.74698 72.25 209.748 297.763 297.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 830 0.000256 512 230 576 51840 3.76717 1.71008 23.5911 52.5872 81.8141 81.9511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1680 0.001024 2048 190 384 18200 1.36038 16.5437 52.4475 70.3954 70.4542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1630 0.000512 1024 320 448 34760 1.66797 18.3951 52.5363 72.6458 72.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 460 0.000256 512 110 512 34560 5.29747 1.71213 14.3115 52.5985 74.1025 74.2521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 520 3.2e-05 1024 120 384 312320 104.381 26.9396 359.129 838.399 1329.1 1329.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 980 0.001024 1024 390 1280 11360 1.36733 0.761184 21.9128 50.0795 74.2211 74.3204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1450 0.000512 1024 450 448 29600 1.44221 1.66176 32.6723 52.4698 88.3175 88.3944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1400 0.000128 512 320 256 129280 6.55648 3.42125 28.1505 104.968 143.254 143.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1440 0.001024 512 360 1280 16240 0.370688 0.368192 14.1074 13.2076 28.1289 28.2221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1870 6.4e-05 512 80 320 303360 8.88813 6.73712 59.6407 209.615 284.99 285.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 830 0.000256 512 230 576 49920 3.7503 1.68611 14.6561 51.7128 71.9626 72.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1680 0.001024 2048 190 384 18160 1.36163 10.4527 52.4078 64.2631 64.3201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1630 0.000512 1024 320 448 34720 1.67008 32.5421 52.4986 86.7559 86.8235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 460 0.000256 512 110 512 33280 5.24813 1.68666 9.20749 51.7265 68.0494 68.1923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 520 3.2e-05 1024 120 384 307200 105.231 26.9179 332.371 837.816 1302.59 1302.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 980 0.001024 1024 390 1280 11200 1.35709 0.751488 13.588 49.8984 65.699 65.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1450 0.000512 1024 450 448 29440 1.43818 1.66646 32.6879 52.3771 88.2414 88.3196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1400 0.000128 512 320 256 129280 6.55869 3.41792 39.9648 104.916 155.014 155.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1440 0.001024 512 360 1280 16160 0.36864 0.368864 9.1057 13.1679 23.0901 23.1656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1870 6.4e-05 512 80 320 302880 8.91139 6.73904 56.882 209.431 282.073 282.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 830 0.000256 512 230 576 49920 3.76707 1.68899 12.3412 51.7439 69.6949 69.8326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1680 0.001024 2048 190 384 18120 1.36352 8.58365 52.4048 62.3944 62.4517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1630 0.000512 1024 320 448 34680 1.66938 32.5427 52.4988 86.7549 86.8024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 460 0.000256 512 110 512 30720 5.40768 1.6903 7.05194 51.7537 66.0858 66.2318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 520 3.2e-05 1024 120 384 291840 105.743 26.495 307.838 824.151 1264.48 1264.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 980 0.001024 1024 390 1280 11040 1.37219 0.743968 10.949 49.9538 63.1212 63.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1450 0.000512 1024 450 448 29520 1.44179 1.66502 32.6613 52.4333 88.2727 88.3505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1400 0.000128 512 320 256 128640 6.53363 3.41811 38.6651 104.514 153.283 153.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1440 0.001024 512 360 1280 15840 0.369568 0.361888 7.23654 13.0903 21.1295 21.2101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1870 6.4e-05 512 80 320 303360 8.86598 6.72768 55.9083 209.873 281.482 281.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 830 0.000256 512 230 576 48640 3.80086 1.68358 10.2902 51.8203 67.7527 67.8871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1680 0.001024 2048 190 384 18080 1.3609 7.04336 52.454 60.9014 60.9607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1630 0.000512 1024 320 448 34560 1.6663 32.3278 52.4411 86.4801 86.5295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 460 0.000256 512 110 512 30720 5.39251 1.6864 6.32403 51.831 65.4152 65.5569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 520 3.2e-05 1024 120 384 286720 106.404 26.4397 311.562 824.979 1269.62 1269.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 980 0.001024 1024 390 1280 10880 1.37581 0.743264 9.22147 50.0268 61.4686 61.5588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1450 0.000512 1024 450 448 29120 1.43565 1.65965 30.7645 52.3191 86.2502 86.3242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1400 0.000128 512 320 256 125440 6.48214 3.39763 46.2235 103.353 159.612 159.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1440 0.001024 512 360 1280 16000 0.367616 0.376832 6.55382 13.1355 20.5039 20.5726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1870 6.4e-05 512 80 320 303200 8.88784 6.74202 53.8551 209.556 279.147 279.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 830 0.000256 512 230 576 48000 3.84429 1.6896 9.37318 51.7956 66.855 66.9935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1680 0.001024 2048 190 384 18000 1.35373 6.38416 52.2995 60.0798 60.1379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1630 0.000512 1024 320 448 34600 1.66771 32.494 52.4984 86.7039 86.7545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 460 0.000256 512 110 512 32000 5.34547 1.69107 5.9489 51.8099 64.9802 65.1244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 520 3.2e-05 1024 120 384 281600 107.852 26.4977 329.116 824.265 1287.98 1288.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 980 0.001024 1024 390 1280 11200 1.37626 0.744608 9.08586 50.0583 61.3654 61.4584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1450 0.000512 1024 450 448 29200 1.44394 1.66512 32.2312 52.4329 87.8453 87.9236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1400 0.000128 512 320 256 124800 6.54022 3.40173 49.0677 103.278 162.449 162.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1440 0.001024 512 360 1280 16000 0.3704 0.37888 5.93923 13.1429 19.902 19.9741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1870 6.4e-05 512 80 320 303552 8.87923 6.7328 66.5381 209.644 291.901 292.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 0.000256 512 230 576 51456 3.74669 1.69984 21.4628 52.2094 79.2739 79.4112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1680 0.001024 2048 190 384 18192 1.36074 15.1289 52.4083 68.9401 69.0045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1630 0.000512 1024 320 448 34752 1.67117 16.9858 52.4996 71.2013 71.2597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 460 0.000256 512 110 512 33792 5.2055 1.68634 12.9842 51.7088 71.7725 71.9221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 520 3.2e-05 1024 120 384 307200 104.186 26.7517 195.548 832.307 1159.05 1159.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 980 0.001024 1024 390 1280 11328 1.36848 0.763904 20.2874 51.1558 73.6827 73.7731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1450 0.000512 1024 450 448 29568 1.44054 1.66685 17.8865 52.4632 73.5271 73.6054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1400 0.000128 512 320 256 129024 6.53216 3.41392 25.8186 104.727 140.648 140.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1440 0.001024 512 360 1280 16224 0.370016 0.361408 13.0364 13.1707 27.0108 27.0868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1870 6.4e-05 512 80 320 303360 8.85626 6.73133 44.4702 209.715 269.879 269.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 830 0.000256 512 230 576 50688 3.71971 1.68163 14.1515 51.7689 71.4772 71.6125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1680 0.001024 2048 190 384 18144 1.36192 9.48019 52.4525 63.3372 63.3939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1630 0.000512 1024 320 448 34656 1.66707 10.8134 52.4797 65.0028 65.0597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 460 0.000256 512 110 512 33792 5.21187 1.68554 8.74998 51.7835 67.6158 67.7581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 520 3.2e-05 1024 120 384 294912 104.952 29.0037 271.253 824.829 1230.28 1230.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 980 0.001024 1024 390 1280 11136 1.36493 0.739968 12.8448 49.9456 64.9974 65.0916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 1450 0.000512 1024 450 448 29376 1.43539 1.66211 27.7113 52.311 83.1928 83.2696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1400 0.000128 512 320 256 127488 6.5176 3.40538 17.1401 104.335 131.556 131.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1440 0.001024 512 360 1280 16128 0.370688 0.368352 8.63216 13.2116 22.6543 22.7308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1870 6.4e-05 512 80 320 302976 8.8849 6.74016 35.7182 209.757 261.211 261.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 830 0.000256 512 230 576 48384 3.76038 1.67136 10.9844 51.2866 67.8598 67.9957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1680 0.001024 2048 190 384 18000 1.3551 8.2432 52.1908 61.8305 61.8895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1630 0.000512 1024 320 448 34560 1.66093 8.72448 52.4147 62.8444 62.9043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 460 0.000256 512 110 512 27648 5.28944 1.62493 6.19379 49.7527 63.0435 63.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 520 3.2e-05 1024 120 384 294912 103.834 26.2552 282.502 816.629 1229.46 1229.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 980 0.001024 1024 390 1280 10944 1.35318 0.741696 10.4492 49.7546 62.4027 62.5002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1450 0.000512 1024 450 448 29376 1.44093 1.66499 28.8198 52.5073 84.5026 84.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1400 0.000128 512 320 256 126720 6.50003 3.40554 13.7549 103.847 127.658 127.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1440 0.001024 512 360 1280 16128 0.370688 0.362496 6.92883 13.1801 20.9169 20.9996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1870 6.4e-05 512 80 320 302592 8.87622 6.72768 43.5643 209.504 268.779 268.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 830 0.000256 512 230 576 49152 3.79069 1.68346 10.0008 51.8243 67.4534 67.5901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1680 0.001024 2048 190 384 18048 1.3615 7.41843 52.4438 61.2666 61.3253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1630 0.000512 1024 320 448 34560 1.66784 28.4026 52.4724 82.5877 82.6552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 460 0.000256 512 110 512 30720 5.11507 1.62672 6.05827 49.7787 62.759 62.9054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 520 3.2e-05 1024 120 384 294912 105.044 26.454 265.821 824.86 1222.42 1222.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 980 0.001024 1024 390 1280 10752 1.384 0.752704 9.13818 50.0614 61.4348 61.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1450 0.000512 1024 450 448 29184 1.43939 1.66896 27.2498 52.4382 82.8699 82.9472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1400 0.000128 512 320 256 125952 6.47558 3.39642 31.9046 103.355 145.288 145.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1440 0.001024 512 360 1280 15744 0.370688 0.362496 6.26333 13.1473 20.2186 20.2945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1870 6.4e-05 512 80 320 302400 8.89027 6.73178 41.0287 209.763 266.521 266.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 830 0.000256 512 230 576 49920 3.76752 1.69344 9.35014 51.868 66.8354 66.9733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1680 0.001024 2048 190 384 18000 1.36339 6.21229 52.4545 60.0723 60.1315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1630 0.000512 1024 320 448 34560 1.67171 28.4305 52.5479 82.6934 82.7606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 460 0.000256 512 110 512 30720 5.40736 1.68819 5.47683 51.8784 64.6349 64.7814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 520 3.2e-05 1024 120 384 276480 108.82 26.4727 261.099 825.055 1221.69 1221.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 980 0.001024 1024 390 1280 10560 1.38963 0.74576 7.83712 51.1851 61.2594 61.3529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1450 0.000512 1024 450 448 28800 1.42618 1.64659 28.3199 51.9956 83.461 83.5399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1400 0.000128 512 320 256 126720 6.4544 3.40022 33.1449 103.401 146.554 146.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1440 0.001024 512 360 1280 15840 0.369152 0.364288 5.50573 13.1821 19.4911 19.5727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1870 6.4e-05 512 80 320 303296 8.90992 6.74579 64.8739 209.71 290.348 290.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 0.000256 512 230 576 51968 3.76141 1.71184 21.2873 52.5065 79.4204 79.5645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1680 0.001024 2048 190 384 18200 1.36192 14.2918 52.4876 68.1834 68.2423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1630 0.000512 1024 320 448 34720 1.66502 15.8802 52.582 70.1709 70.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 460 0.000256 512 110 512 34048 5.23405 1.69174 12.7303 51.9211 71.7594 71.9087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 520 3.2e-05 1024 120 384 308224 105.009 26.9259 183.74 837.001 1152.92 1153.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 980 0.001024 1024 390 1280 11200 1.36467 0.772096 18.4885 49.9689 70.696 70.7822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1450 0.000512 1024 450 448 29568 1.44618 1.66912 16.7171 52.5074 72.4128 72.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1400 0.000128 512 320 256 129024 6.56074 3.42362 25.0222 104.803 139.968 140.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1440 0.001024 512 360 1280 16128 0.370688 0.3624 12.5043 13.172 26.4792 26.5556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1870 6.4e-05 512 80 320 303296 8.88422 6.73792 41.9634 209.793 267.487 267.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 0.000256 512 230 576 50176 3.7631 1.68986 13.3976 51.9554 70.9653 71.1041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1680 0.001024 2048 190 384 18144 1.36032 9.33488 52.5002 63.239 63.2981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1630 0.000512 1024 320 448 34608 1.66186 10.1683 52.4429 64.3162 64.3748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 460 0.000256 512 110 512 32256 5.16848 1.65411 8.02282 50.7658 65.7887 65.9369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 520 3.2e-05 1024 120 384 301056 104.319 26.5489 114.773 827.682 1073.56 1073.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 980 0.001024 1024 390 1280 11200 1.31117 0.756672 12.1086 50.0487 64.324 64.4112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1450 0.000512 1024 450 448 29344 1.43693 1.656 10.6443 52.2919 66.0959 66.1749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1400 0.000128 512 320 256 129024 6.54336 3.41197 16.4719 104.866 131.445 131.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1440 0.001024 512 360 1280 15904 0.368192 0.365088 8.02157 13.14 21.9663 22.0433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1870 6.4e-05 512 80 320 302400 8.91904 6.74202 35.5334 209.535 260.838 260.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 0.000256 512 230 576 51072 3.80688 1.71213 11.4985 52.596 69.7683 69.9044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1680 0.001024 2048 190 384 17976 1.35549 7.82746 52.1989 61.4222 61.4793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1630 0.000512 1024 320 448 34608 1.66464 8.87453 52.5184 63.1015 63.1602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 460 0.000256 512 110 512 32256 5.18829 1.65478 7.04646 50.8116 64.8791 65.0194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 520 3.2e-05 1024 120 384 301056 106.131 26.9321 98.3401 837.451 1069.09 1069.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 980 0.001024 1024 390 1280 10752 1.35507 0.756448 9.90102 49.5938 61.7054 61.7903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1450 0.000512 1024 450 448 29232 1.43789 1.64502 8.97811 52.2202 64.3518 64.4296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1400 0.000128 512 320 256 129024 6.56419 3.42179 13.9549 104.902 128.997 129.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1440 0.001024 512 360 1280 15792 0.368928 0.360224 6.67987 13.1052 20.5838 20.6582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1870 6.4e-05 512 80 320 302848 8.86518 6.7313 31.1361 209.548 256.389 256.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 830 0.000256 512 230 576 46592 3.77395 1.65456 9.65235 50.8241 66.0566 66.1948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1680 0.001024 2048 190 384 17920 1.35702 7.3728 52.1961 60.9701 61.0263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1630 0.000512 1024 320 448 34496 1.66442 7.58579 52.4347 61.7283 61.7847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 460 0.000256 512 110 512 28672 5.03805 1.57997 5.63965 48.433 60.8726 61.0163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 520 3.2e-05 1024 120 384 286720 103.853 26.2152 237.683 808.562 1176.55 1176.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 980 0.001024 1024 390 1280 10752 1.34816 0.733024 8.98006 49.6065 60.767 60.8582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 1450 0.000512 1024 450 448 29120 1.43542 1.65069 25.2474 52.1404 80.5435 80.6175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1400 0.000128 512 320 256 125440 6.5353 3.39763 12.2798 103.728 126.096 126.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1440 0.001024 512 360 1280 15680 0.370752 0.36224 5.90707 13.2146 19.9261 20.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1870 6.4e-05 512 80 320 302400 8.89242 6.7409 27.8898 209.145 252.776 252.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 830 0.000256 512 230 576 49280 3.76067 1.68131 8.82982 51.424 65.8542 65.9868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1680 0.001024 2048 190 384 17920 1.35568 6.01571 52.308 59.724 59.7812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1630 0.000512 1024 320 448 34440 1.66656 6.91027 52.4001 61.0202 61.0782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 460 0.000256 512 110 512 26880 5.15808 1.57923 5.1921 48.4367 60.5484 60.6912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 520 3.2e-05 1024 120 384 286720 105.567 26.3392 251.08 817.682 1200.91 1201.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 980 0.001024 1024 390 1280 10080 1.38851 0.739328 7.82301 49.9557 60.0063 60.0985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1450 0.000512 1024 450 448 29120 1.43974 1.65949 26.6028 52.3274 82.1007 82.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1400 0.000128 512 320 256 125440 6.4329 3.38813 11.0696 102.493 123.532 123.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1440 0.001024 512 360 1280 15680 0.369824 0.362496 5.18474 13.0889 19.0752 19.1591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1870 6.4e-05 512 80 320 303360 8.87946 6.73997 64.9269 209.605 290.259 290.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 0.000256 512 230 576 51200 3.76294 1.70394 20.6551 52.3887 78.6666 78.8066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1680 0.001024 2048 190 384 18176 1.36192 14.2504 52.4125 68.0672 68.1265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1630 0.000512 1024 320 448 34688 1.66579 15.7368 52.4343 69.8792 69.9378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 460 0.000256 512 110 512 34816 5.24362 1.70387 12.7792 52.4101 72.3188 72.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 520 3.2e-05 1024 120 384 311296 104.005 26.8144 183.872 835.124 1150.06 1150.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 980 0.001024 1024 390 1280 11264 1.3712 0.772096 18.4497 51.273 71.9631 72.0489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1450 0.000512 1024 450 448 29568 1.43974 1.66554 16.7175 52.396 72.2906 72.3661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1400 0.000128 512 320 256 129024 6.51325 3.40998 24.9533 104.568 139.599 139.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1440 0.001024 512 360 1280 16256 0.370688 0.362496 12.3418 13.226 26.3719 26.4463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1870 6.4e-05 512 80 320 303104 8.88218 6.73338 43.8087 209.655 269.19 269.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 0.000256 512 230 576 51200 3.77942 1.70416 14.0295 52.4351 72.1056 72.2474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1680 0.001024 2048 190 384 18048 1.35382 9.56042 52.2312 63.1894 63.2484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1630 0.000512 1024 320 448 34560 1.66467 10.6045 52.3487 64.6588 64.7234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 460 0.000256 512 110 512 32768 5.36778 1.70605 8.4688 52.4489 68.1742 68.3216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 520 3.2e-05 1024 120 384 311296 103.993 26.8232 124.14 835.211 1090.42 1090.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 980 0.001024 1024 390 1280 10752 1.35728 0.757984 11.7412 49.6212 63.5806 63.6697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1450 0.000512 1024 450 448 29440 1.44365 1.67046 11.4231 52.4853 67.093 67.1739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1400 0.000128 512 320 256 129024 6.51344 3.41354 16.8894 104.606 131.578 131.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1440 0.001024 512 360 1280 15872 0.367456 0.358496 7.93795 13.0948 21.8307 21.9156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1870 6.4e-05 512 80 320 302592 8.88067 6.72781 36.238 209.521 261.478 261.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 0.000256 512 230 576 49152 3.7911 1.6833 11.1388 51.8315 68.5958 68.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1680 0.001024 2048 190 384 18048 1.36301 8.15408 52.4512 62.0096 62.0695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1630 0.000512 1024 320 448 34560 1.66333 8.94381 52.4802 63.1311 63.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 460 0.000256 512 110 512 30720 5.11914 1.62419 6.76662 49.7847 63.4757 63.6232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 520 3.2e-05 1024 120 384 294912 104.801 26.4373 98.0572 825.003 1054.53 1054.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 980 0.001024 1024 390 1280 10752 1.37853 0.761472 10.1254 51.1894 63.5591 63.6447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1450 0.000512 1024 450 448 29184 1.44179 1.66912 9.46122 52.4447 65.0881 65.1653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1400 0.000128 512 320 256 125952 6.46656 3.39968 13.8493 103.361 127.235 127.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1440 0.001024 512 360 1280 15744 0.368896 0.360448 6.61754 13.1476 20.5677 20.6436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1870 6.4e-05 512 80 320 302080 8.85302 6.73261 33.2249 209.2 258.12 258.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 0.000256 512 230 576 49152 3.86573 1.70598 10.6473 52.5617 68.9331 69.0726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1680 0.001024 2048 190 384 17920 1.35658 7.65133 52.269 61.3175 61.3765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1630 0.000512 1024 320 448 34304 1.64806 8.08768 52.2105 61.9922 62.0502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 460 0.000256 512 110 512 24576 5.47414 1.62406 5.63059 49.8209 62.7331 62.8733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 520 3.2e-05 1024 120 384 294912 106.983 26.8244 91.3131 836.058 1061.42 1061.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 980 0.001024 1024 390 1280 10240 1.33296 0.739232 8.85859 49.195 60.2258 60.3081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1450 0.000512 1024 450 448 28672 1.42934 1.64317 8.72029 52.0035 63.8676 63.9427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1400 0.000128 512 320 256 126976 6.58922 3.41155 13.0332 104.765 127.95 128.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1440 0.001024 512 360 1280 15360 0.368416 0.357568 5.76547 13.0167 19.5753 19.6585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1870 6.4e-05 512 80 320 302080 8.84531 6.72358 30.7186 208.955 255.35 255.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 0.000256 512 230 576 46080 3.92547 1.69187 9.36355 51.88 67.0171 67.1521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1680 0.001024 2048 190 384 17920 1.3608 6.40205 52.4172 60.2239 60.2819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1630 0.000512 1024 320 448 34240 1.64819 7.88058 52.1863 61.7581 61.8127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 460 0.000256 512 110 512 20480 5.51728 1.58314 4.51715 48.4638 60.2625 60.4078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 520 3.2e-05 1024 120 384 286720 106.384 26.4399 82.2289 824.593 1039.89 1040.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 980 0.001024 1024 390 1280 10240 1.40352 0.747808 8.34429 51.2656 61.8594 61.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1450 0.000512 1024 450 448 28800 1.4297 1.64659 20.2629 52.0605 75.4701 75.5466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1400 0.000128 512 320 256 122880 6.60144 3.39558 11.7787 103.379 125.31 125.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1440 0.001024 512 360 1280 16000 0.37456 0.361888 5.48115 13.2287 19.5189 19.5932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1870 6.4e-05 512 80 320 302592 8.88576 6.72915 29.4164 209.482 254.624 254.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 830 0.000256 512 230 576 43008 3.8233 1.62742 8.3712 49.8564 63.83 63.9693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1680 0.001024 2048 190 384 17664 1.34742 7.0185 51.8939 60.3031 60.3611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1630 0.000512 1024 320 448 34176 1.65069 7.5895 52.1813 61.4617 61.5231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 460 0.000256 512 110 512 24576 5.48157 1.62608 5.0919 49.8765 62.2548 62.3993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 520 3.2e-05 1024 120 384 245760 108.159 25.8348 187.705 791.587 1113.53 1113.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 980 0.001024 1024 390 1280 9216 1.36224 0.728096 7.83712 49.1931 59.2181 59.3143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1450 0.000512 1024 450 448 28416 1.43338 1.6511 22.6844 52.1378 77.9786 78.0554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1400 0.000128 512 320 256 122880 6.60739 3.39558 11.4607 103.409 125.028 125.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1440 0.001024 512 360 1280 14592 0.360448 0.348864 4.70938 12.754 18.2422 18.3153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1870 6.4e-05 512 80 384 303232 8.92045 6.74122 107.123 209.818 332.711 332.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 830 0.000256 512 230 640 44800 4.04544 1.71098 20.5944 52.6047 79.1144 79.2433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1680 0.001024 2048 190 384 18256 1.36806 12.2782 52.5321 66.2222 66.2815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1630 0.000512 1024 320 512 34176 1.69373 24.9016 52.5426 79.1806 79.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 460 0.000256 512 110 512 16384 6.29373 1.70029 8.59245 52.4127 69.1845 69.3391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 520 3.2e-05 1024 120 384 202752 126.054 26.9207 206.1 838.44 1197.77 1197.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 980 0.001024 1024 390 1280 10688 1.38074 0.759808 15.0084 51.2235 68.4755 68.5633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1450 0.000512 1024 450 512 27520 1.44259 1.67117 26.0779 52.5481 81.8104 81.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1400 0.000128 512 320 256 119552 6.91277 3.41811 32.4148 104.956 147.858 147.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1440 0.001024 512 360 1280 16192 0.36928 0.36512 10.834 13.2256 24.8658 24.9405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1870 6.4e-05 512 80 384 303232 8.88045 6.72957 77.6284 209.873 303.219 303.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 830 0.000256 512 230 640 44544 4.01885 1.70368 18.9927 52.4231 77.2944 77.4329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1680 0.001024 2048 190 384 18240 1.36406 13.9211 52.5433 67.871 67.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1630 0.000512 1024 320 512 34144 1.66454 26.5378 52.5263 80.7711 80.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 460 0.000256 512 110 512 16384 6.28621 1.70186 6.30906 52.4349 66.9148 67.0633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 520 3.2e-05 1024 120 384 200704 125.561 26.8124 198.814 835.892 1187.32 1187.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 980 0.001024 1024 390 1280 10624 1.38656 0.757152 17.1923 51.2567 70.693 70.7891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1450 0.000512 1024 450 512 27456 1.4377 1.67027 25.922 52.4889 81.5908 81.6673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1400 0.000128 512 320 256 119296 6.92131 3.41286 31.5006 104.981 146.969 147.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1440 0.001024 512 360 1280 16128 0.370688 0.37968 11.9212 13.2181 25.9621 26.0296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1870 6.4e-05 512 80 384 303104 8.88102 6.73402 59.3153 209.644 284.682 284.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 830 0.000256 512 230 640 44032 4.0536 1.70138 12.9682 52.3999 71.2768 71.4199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1680 0.001024 2048 190 384 18176 1.36192 9.01606 52.4148 62.8367 62.8954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1630 0.000512 1024 320 512 34112 1.66522 26.4719 52.4921 80.6712 80.7208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 460 0.000256 512 110 512 16384 6.29846 1.70362 4.46598 52.4154 65.0672 65.2165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 520 3.2e-05 1024 120 384 196608 126.659 26.8134 191.143 835.201 1180.06 1180.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 980 0.001024 1024 390 1280 10496 1.39264 0.759904 11.1738 51.2756 64.7032 64.7999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1450 0.000512 1024 450 512 27392 1.44122 1.66979 25.7848 52.407 81.3738 81.4544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1400 0.000128 512 320 256 118784 6.90256 3.40666 33.1987 104.58 148.246 148.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1440 0.001024 512 360 1280 16128 0.371936 0.382976 8.26915 13.2325 22.3244 22.3969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1870 6.4e-05 512 80 384 302976 8.87744 6.73178 52.6905 209.739 278.149 278.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 830 0.000256 512 230 640 43008 4.02435 1.68563 10.2501 51.7756 67.899 68.0403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1680 0.001024 2048 190 384 18144 1.36397 7.55869 52.4556 61.4215 61.4811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1630 0.000512 1024 320 512 34080 1.66941 26.4929 52.529 80.7352 80.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 460 0.000256 512 110 512 15360 6.26768 1.68499 3.90186 51.7856 63.8251 63.9737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 520 3.2e-05 1024 120 384 184320 126.671 26.5196 177.845 824.979 1156.26 1156.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 980 0.001024 1024 390 1280 10368 1.38064 0.743424 9.22374 49.9431 61.3925 61.4902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1450 0.000512 1024 450 512 27264 1.4377 1.66093 25.9235 52.3156 81.4106 81.4817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1400 0.000128 512 320 256 118272 6.89357 3.4064 33.2308 104.341 148.039 148.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1440 0.001024 512 360 1280 15936 0.370912 0.386752 6.7032 13.2156 20.7497 20.8177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1870 6.4e-05 512 80 384 303104 8.88541 6.73382 49.3236 209.814 274.863 274.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 830 0.000256 512 230 640 43008 4.09872 1.70406 9.29149 52.475 67.7245 67.8648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1680 0.001024 2048 190 384 18048 1.35542 7.04144 52.2729 60.7122 60.7699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1630 0.000512 1024 320 512 34048 1.67123 26.4581 52.5176 80.6891 80.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 460 0.000256 512 110 512 16384 6.31014 1.70605 3.61549 52.4955 64.3125 64.4567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 520 3.2e-05 1024 120 384 196608 126.733 26.819 188.798 835.845 1178.44 1178.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 980 0.001024 1024 390 1280 9728 1.37126 0.74128 8.30733 49.6469 60.1673 60.2597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1450 0.000512 1024 450 512 27392 1.4416 1.67005 25.7863 52.5249 81.4936 81.5648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1400 0.000128 512 320 256 118784 6.91165 3.40992 32.7811 104.691 147.949 148.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1440 0.001024 512 360 1280 15872 0.369952 0.37776 6.00774 13.1122 19.9398 20.0065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1870 6.4e-05 512 80 384 302720 8.88157 6.7304 47.5486 209.82 273.089 273.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 830 0.000256 512 230 640 43520 4.01078 1.68579 8.35315 51.8051 66.0094 66.1483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1680 0.001024 2048 190 384 18080 1.36227 5.74669 52.4465 59.598 59.6562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1630 0.000512 1024 320 512 33920 1.66301 26.3596 52.388 80.4542 80.5028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 460 0.000256 512 110 512 15360 6.27728 1.68506 3.5544 51.8214 63.5232 63.6717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 520 3.2e-05 1024 120 384 184320 126.577 26.4357 185.284 824.864 1163.41 1163.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 980 0.001024 1024 390 1280 10240 1.38899 0.74144 7.74515 50.0199 59.9961 60.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1450 0.000512 1024 450 512 27200 1.43411 1.66195 25.6529 52.3054 81.1217 81.1937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1400 0.000128 512 320 256 115200 6.88909 3.39622 32.4652 103.331 146.235 146.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1440 0.001024 512 360 1280 15680 0.368896 0.366496 5.45552 13.1252 19.3886 19.4763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1870 6.4e-05 512 80 384 302592 8.88202 6.73139 45.1244 209.351 270.196 270.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 830 0.000256 512 230 640 43008 4.02819 1.68483 8.17238 51.7928 65.83 65.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1680 0.001024 2048 190 384 18048 1.36326 6.37718 52.4083 60.1887 60.2481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1630 0.000512 1024 320 512 33984 1.67018 26.4132 52.48 80.6056 80.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 460 0.000256 512 110 512 12288 6.18707 1.62003 2.94461 49.7437 60.6778 60.8221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 520 3.2e-05 1024 120 384 172032 129.649 26.4356 172.272 824.33 1152.93 1153.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 980 0.001024 1024 390 1280 9984 1.40045 0.746688 7.18634 50.0477 59.4809 59.5756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1450 0.000512 1024 450 512 27264 1.4377 1.66515 25.6827 52.3965 81.2539 81.3322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1400 0.000128 512 320 256 116736 6.83658 3.39722 32.4265 103.284 146.102 146.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1440 0.001024 512 360 1280 15744 0.370144 0.37888 5.28618 13.139 19.2431 19.3112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1870 6.4e-05 512 80 384 301952 8.90746 6.72973 109.157 209.528 334.433 334.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 830 0.000256 512 230 640 39424 4.07859 1.65875 7.56886 50.8526 64.3202 64.4582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1680 0.001024 2048 190 384 17920 1.364 5.65814 52.1872 59.2515 59.3112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1630 0.000512 1024 320 512 33824 1.66115 26.4356 52.3484 80.4882 80.5372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 460 0.000256 512 110 512 7168 6.27347 1.58106 2.53379 48.433 58.9975 59.1467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 520 3.2e-05 1024 120 384 172032 125.956 26.2266 172.571 808.427 1133.42 1133.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 980 0.001024 1024 390 1280 9856 1.36806 0.731712 7.18931 49.6012 58.9948 59.0891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1450 0.000512 1024 450 512 26880 1.43155 1.65069 25.3867 52.138 80.6762 80.7497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1400 0.000128 512 320 256 114688 6.95328 3.39763 31.8727 103.726 146.102 146.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1440 0.001024 512 360 1280 15680 0.371456 0.364256 5.09504 13.2195 19.1195 19.1956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1870 6.4e-05 512 80 384 302080 8.88173 6.7233 109.043 209.223 333.983 334.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 830 0.000256 512 230 640 40960 4.19722 1.70714 7.83149 52.6082 66.4936 66.6264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1680 0.001024 2048 190 384 17920 1.36397 6.11456 52.2794 59.8003 59.8626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1630 0.000512 1024 320 512 33792 1.66131 26.4184 52.3519 80.4783 80.5281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 460 0.000256 512 110 512 8192 6.41802 1.62394 2.73027 49.8306 60.7891 60.9362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 520 3.2e-05 1024 120 384 196608 126.493 26.8288 196.826 836.008 1186.41 1186.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 980 0.001024 1024 390 1280 9216 1.35651 0.724544 6.98403 49.1293 58.2969 58.3916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1450 0.000512 1024 450 512 26624 1.42544 1.64454 25.0456 52.0123 80.2012 80.2791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1400 0.000128 512 320 256 118784 6.91184 3.41168 32.9076 104.785 148.178 148.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1440 0.001024 512 360 1280 15360 0.366688 0.359616 4.36794 13.0251 18.1899 18.2676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1870 6.4e-05 512 80 300 302848 8.89987 6.73555 88.0342 209.554 313.335 313.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 830 0.000256 512 230 600 46592 3.79187 1.65696 10.4573 50.8233 66.8942 67.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1680 0.001024 2048 190 360 17920 1.3559 5.05398 51.9803 58.433 58.4929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1630 0.000512 1024 320 480 34272 1.66912 24.7015 52.5449 78.9601 79.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 460 0.000256 512 110 480 21504 5.45392 1.58058 3.4815 48.433 59.1344 59.2835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 520 3.2e-05 1024 120 420 286720 103.96 26.5966 276.025 808.502 1215.34 1215.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 980 0.001024 1024 390 1320 10752 1.3504 0.732608 6.45078 49.5944 58.2315 58.3244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1450 0.000512 1024 450 420 29568 1.43155 1.65046 21.8965 52.1403 77.1949 77.2865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1400 0.000128 512 320 240 129024 6.39459 3.39603 33.0702 103.727 146.748 146.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1440 0.001024 512 360 1260 16128 0.373696 0.368416 4.39123 13.2145 18.4228 18.5015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1870 6.4e-05 512 80 320 302848 8.89926 6.72915 91.7074 209.524 316.968 317.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 830 0.000256 512 230 576 46592 3.79104 1.65549 10.4515 50.819 66.8734 67.0052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1680 0.001024 2048 190 384 17920 1.36234 5.27258 52.1873 58.8665 58.9271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1630 0.000512 1024 320 448 34496 1.66576 22.2204 52.4318 76.3789 76.4267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 460 0.000256 512 110 512 28672 5.04096 1.58115 4.31136 48.4289 59.5442 59.6897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 520 3.2e-05 1024 120 384 286720 104.117 26.2267 250.192 808.468 1189.24 1189.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 980 0.001024 1024 390 1280 10752 1.34765 0.730144 6.3984 49.6062 58.1835 58.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1450 0.000512 1024 450 448 29120 1.4311 1.6519 22.1854 52.1359 77.4736 77.5602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1400 0.000128 512 320 256 125440 6.55158 3.39373 33.5756 103.712 147.392 147.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1440 0.001024 512 360 1280 15680 0.372128 0.366944 4.24563 13.2137 18.2694 18.3451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1870 6.4e-05 512 80 300 302400 8.92128 6.74406 92.5642 209.107 317.446 317.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 830 0.000256 512 230 550 49280 3.77731 1.67958 9.95194 51.4206 66.9921 67.1231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1680 0.001024 2048 190 400 17920 1.368 5.3152 52.4413 59.1667 59.2268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1630 0.000512 1024 320 450 34440 1.66483 22.9502 52.417 77.0762 77.1256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 460 0.000256 512 110 500 26880 5.1656 1.58259 4.15686 48.4339 59.5212 59.6685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 520 3.2e-05 1024 120 400 286720 105.781 26.3654 270.291 817.57 1220.25 1220.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 980 0.001024 1024 390 1300 11200 1.36218 0.744864 6.76022 49.9459 58.9158 59.0078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1450 0.000512 1024 450 400 30240 1.4383 1.66118 21.4032 52.3242 76.8988 76.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1400 0.000128 512 320 250 116480 6.79229 3.38838 30.5 102.473 143.308 143.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1440 0.001024 512 360 1250 15680 0.370688 0.363328 4.23475 13.0897 18.1282 18.2063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1870 6.4e-05 512 80 288 303520 8.9217 6.7431 89.7462 209.112 314.634 314.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 830 0.000256 512 230 576 49280 3.77274 1.67955 10.8509 51.4941 67.9607 68.0932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1680 0.001024 2048 190 384 17920 1.36291 5.07162 52.2997 58.7786 58.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1630 0.000512 1024 320 432 34440 1.64864 21.9346 52.1867 75.8123 75.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 460 0.000256 512 110 480 26880 5.16646 1.58106 3.96726 48.4308 59.3262 59.4739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 520 3.2e-05 1024 120 384 322560 99.6999 26.3184 296.868 817.503 1240.64 1240.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 980 0.001024 1024 390 1296 11200 1.36736 0.743424 6.46832 49.9523 58.6287 58.7254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1450 0.000512 1024 450 432 30240 1.43606 1.65888 22.9853 52.3243 78.4773 78.5636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1400 0.000128 512 320 240 116480 6.79059 3.38608 30.4941 102.479 143.303 143.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1440 0.001024 512 360 1248 15680 0.369056 0.361952 4.15306 13.0927 18.0478 18.1248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1870 6.4e-05 512 80 288 304640 8.89341 6.73386 85.1227 209.826 310.69 310.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 830 0.000256 512 230 544 51200 3.78771 1.70458 11.0722 52.4788 69.2089 69.3367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1680 0.001024 2048 190 384 18048 1.36115 5.4584 52.283 59.1454 59.2048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1630 0.000512 1024 320 448 34560 1.6617 22.3514 52.4 76.4578 76.5052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 460 0.000256 512 110 480 32768 5.36237 1.70422 15.3826 52.4938 75.1263 75.2701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 520 3.2e-05 1024 120 384 327680 102.118 26.8165 281.932 835.926 1247.04 1247.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 980 0.001024 1024 390 1280 11264 1.34368 0.743808 7.0449 49.6532 58.8894 58.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1450 0.000512 1024 450 416 30464 1.43866 1.67379 21.566 52.5306 77.2832 77.3632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1400 0.000128 512 320 256 129024 6.54605 3.41235 33.6622 104.695 148.47 148.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1440 0.001024 512 360 1248 16128 0.367808 0.36944 4.84464 13.1056 18.7589 18.8436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1870 6.4e-05 512 80 288 303360 8.82915 6.72768 115.328 209.23 340.225 340.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 830 0.000256 512 230 544 46080 3.93315 1.69165 10.795 52.1475 68.7278 68.8639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1680 0.001024 2048 190 384 17760 1.36861 8.61619 52.4576 62.4863 62.5465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1630 0.000512 1024 320 448 34080 1.64915 33.2569 52.2243 87.1733 87.2243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 460 0.000256 512 110 480 30720 5.42067 1.69206 7.21491 52.0476 66.5637 66.7211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 520 3.2e-05 1024 120 384 307200 102.966 26.4376 355.307 825.488 1310.45 1310.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 980 0.001024 1024 390 1280 9600 1.27494 0.681632 9.61232 46.8497 58.5192 58.6138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1450 0.000512 1024 450 416 29760 1.43142 1.66093 30.2578 52.3171 85.7359 85.8223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1400 0.000128 512 320 256 122880 6.5985 3.39398 45.4386 103.574 159.161 159.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1440 0.001024 512 360 1248 14400 0.357536 0.353056 6.45658 12.7078 19.9458 20.0218
