set_logic_one [get_ports {InReg1[0]}]
set_logic_zero [get_ports {InReg1[10]}]
set_logic_zero [get_ports {InReg1[11]}]
set_logic_one [get_ports {InReg1[12]}]
set_logic_zero [get_ports {InReg1[13]}]
set_logic_zero [get_ports {InReg1[14]}]
set_logic_zero [get_ports {InReg1[15]}]
set_logic_one [get_ports {InReg1[16]}]
set_logic_zero [get_ports {InReg1[17]}]
set_logic_zero [get_ports {InReg1[18]}]
set_logic_zero [get_ports {InReg1[19]}]
set_logic_zero [get_ports {InReg1[1]}]
set_logic_one [get_ports {InReg1[20]}]
set_logic_zero [get_ports {InReg1[21]}]
set_logic_zero [get_ports {InReg1[22]}]
set_logic_zero [get_ports {InReg1[23]}]
set_logic_one [get_ports {InReg1[24]}]
set_logic_zero [get_ports {InReg1[25]}]
set_logic_zero [get_ports {InReg1[26]}]
set_logic_zero [get_ports {InReg1[27]}]
set_logic_one [get_ports {InReg1[28]}]
set_logic_zero [get_ports {InReg1[29]}]
set_logic_zero [get_ports {InReg1[2]}]
set_logic_zero [get_ports {InReg1[30]}]
set_logic_zero [get_ports {InReg1[31]}]
set_logic_zero [get_ports {InReg1[3]}]
set_logic_one [get_ports {InReg1[4]}]
set_logic_zero [get_ports {InReg1[5]}]
set_logic_zero [get_ports {InReg1[6]}]
set_logic_zero [get_ports {InReg1[7]}]
set_logic_one [get_ports {InReg1[8]}]
set_logic_zero [get_ports {InReg1[9]}]
set_logic_zero [get_ports {InReg2[0]}]
set_logic_zero [get_ports {InReg2[10]}]
set_logic_zero [get_ports {InReg2[11]}]
set_logic_zero [get_ports {InReg2[12]}]
set_logic_one [get_ports {InReg2[13]}]
set_logic_zero [get_ports {InReg2[14]}]
set_logic_zero [get_ports {InReg2[15]}]
set_logic_zero [get_ports {InReg2[16]}]
set_logic_one [get_ports {InReg2[17]}]
set_logic_zero [get_ports {InReg2[18]}]
set_logic_zero [get_ports {InReg2[19]}]
set_logic_one [get_ports {InReg2[1]}]
set_logic_zero [get_ports {InReg2[20]}]
set_logic_one [get_ports {InReg2[21]}]
set_logic_zero [get_ports {InReg2[22]}]
set_logic_zero [get_ports {InReg2[23]}]
set_logic_zero [get_ports {InReg2[24]}]
set_logic_one [get_ports {InReg2[25]}]
set_logic_zero [get_ports {InReg2[26]}]
set_logic_zero [get_ports {InReg2[27]}]
set_logic_zero [get_ports {InReg2[28]}]
set_logic_one [get_ports {InReg2[29]}]
set_logic_zero [get_ports {InReg2[2]}]
set_logic_zero [get_ports {InReg2[30]}]
set_logic_zero [get_ports {InReg2[31]}]
set_logic_zero [get_ports {InReg2[3]}]
set_logic_zero [get_ports {InReg2[4]}]
set_logic_one [get_ports {InReg2[5]}]
set_logic_zero [get_ports {InReg2[6]}]
set_logic_zero [get_ports {InReg2[7]}]
set_logic_zero [get_ports {InReg2[8]}]
set_logic_one [get_ports {InReg2[9]}]
set_logic_one [get_ports {InReg3[0]}]
set_logic_zero [get_ports {InReg3[10]}]
set_logic_zero [get_ports {InReg3[11]}]
set_logic_one [get_ports {InReg3[12]}]
set_logic_one [get_ports {InReg3[13]}]
set_logic_zero [get_ports {InReg3[14]}]
set_logic_zero [get_ports {InReg3[15]}]
set_logic_one [get_ports {InReg3[16]}]
set_logic_one [get_ports {InReg3[17]}]
set_logic_zero [get_ports {InReg3[18]}]
set_logic_zero [get_ports {InReg3[19]}]
set_logic_one [get_ports {InReg3[1]}]
set_logic_one [get_ports {InReg3[20]}]
set_logic_one [get_ports {InReg3[21]}]
set_logic_zero [get_ports {InReg3[22]}]
set_logic_zero [get_ports {InReg3[23]}]
set_logic_one [get_ports {InReg3[24]}]
set_logic_one [get_ports {InReg3[25]}]
set_logic_zero [get_ports {InReg3[26]}]
set_logic_zero [get_ports {InReg3[27]}]
set_logic_one [get_ports {InReg3[28]}]
set_logic_one [get_ports {InReg3[29]}]
set_logic_zero [get_ports {InReg3[2]}]
set_logic_zero [get_ports {InReg3[30]}]
set_logic_zero [get_ports {InReg3[31]}]
set_logic_zero [get_ports {InReg3[3]}]
set_logic_one [get_ports {InReg3[4]}]
set_logic_one [get_ports {InReg3[5]}]
set_logic_zero [get_ports {InReg3[6]}]
set_logic_zero [get_ports {InReg3[7]}]
set_logic_one [get_ports {InReg3[8]}]
set_logic_one [get_ports {InReg3[9]}]
set_logic_zero [get_ports {InReg4[0]}]
set_logic_one [get_ports {InReg4[10]}]
set_logic_zero [get_ports {InReg4[11]}]
set_logic_zero [get_ports {InReg4[12]}]
set_logic_zero [get_ports {InReg4[13]}]
set_logic_one [get_ports {InReg4[14]}]
set_logic_zero [get_ports {InReg4[15]}]
set_logic_zero [get_ports {InReg4[16]}]
set_logic_zero [get_ports {InReg4[17]}]
set_logic_one [get_ports {InReg4[18]}]
set_logic_zero [get_ports {InReg4[19]}]
set_logic_zero [get_ports {InReg4[1]}]
set_logic_zero [get_ports {InReg4[20]}]
set_logic_zero [get_ports {InReg4[21]}]
set_logic_one [get_ports {InReg4[22]}]
set_logic_zero [get_ports {InReg4[23]}]
set_logic_zero [get_ports {InReg4[24]}]
set_logic_zero [get_ports {InReg4[25]}]
set_logic_one [get_ports {InReg4[26]}]
set_logic_zero [get_ports {InReg4[27]}]
set_logic_zero [get_ports {InReg4[28]}]
set_logic_zero [get_ports {InReg4[29]}]
set_logic_one [get_ports {InReg4[2]}]
set_logic_one [get_ports {InReg4[30]}]
set_logic_zero [get_ports {InReg4[31]}]
set_logic_zero [get_ports {InReg4[3]}]
set_logic_zero [get_ports {InReg4[4]}]
set_logic_zero [get_ports {InReg4[5]}]
set_logic_one [get_ports {InReg4[6]}]
set_logic_zero [get_ports {InReg4[7]}]
set_logic_zero [get_ports {InReg4[8]}]
set_logic_zero [get_ports {InReg4[9]}]
set_logic_zero [get_ports {InReg5[0]}]
set_logic_one [get_ports {InReg5[10]}]
set_logic_zero [get_ports {InReg5[11]}]
set_logic_one [get_ports {InReg5[12]}]
set_logic_zero [get_ports {InReg5[13]}]
set_logic_one [get_ports {InReg5[14]}]
set_logic_zero [get_ports {InReg5[15]}]
set_logic_zero [get_ports {InReg5[16]}]
set_logic_zero [get_ports {InReg5[17]}]
set_logic_one [get_ports {InReg5[18]}]
set_logic_zero [get_ports {InReg5[19]}]
set_logic_zero [get_ports {InReg5[1]}]
set_logic_one [get_ports {InReg5[20]}]
set_logic_one [get_ports {InReg5[21]}]
set_logic_zero [get_ports {InReg5[22]}]
set_logic_zero [get_ports {InReg5[23]}]
set_logic_zero [get_ports {InReg5[24]}]
set_logic_one [get_ports {InReg5[25]}]
set_logic_zero [get_ports {InReg5[26]}]
set_logic_zero [get_ports {InReg5[27]}]
set_logic_one [get_ports {InReg5[28]}]
set_logic_zero [get_ports {InReg5[29]}]
set_logic_zero [get_ports {InReg5[2]}]
set_logic_zero [get_ports {InReg5[30]}]
set_logic_zero [get_ports {InReg5[31]}]
set_logic_one [get_ports {InReg5[3]}]
set_logic_one [get_ports {InReg5[4]}]
set_logic_one [get_ports {InReg5[5]}]
set_logic_one [get_ports {InReg5[6]}]
set_logic_zero [get_ports {InReg5[7]}]
set_logic_zero [get_ports {InReg5[8]}]
set_logic_one [get_ports {InReg5[9]}]
set_logic_one [get_ports {InReg6[0]}]
set_logic_zero [get_ports {InReg6[10]}]
set_logic_zero [get_ports {InReg6[11]}]
set_logic_zero [get_ports {InReg6[12]}]
set_logic_zero [get_ports {InReg6[13]}]
set_logic_one [get_ports {InReg6[14]}]
set_logic_zero [get_ports {InReg6[15]}]
set_logic_one [get_ports {InReg6[16]}]
set_logic_zero [get_ports {InReg6[17]}]
set_logic_one [get_ports {InReg6[18]}]
set_logic_zero [get_ports {InReg6[19]}]
set_logic_zero [get_ports {InReg6[1]}]
set_logic_zero [get_ports {InReg6[20]}]
set_logic_one [get_ports {InReg6[21]}]
set_logic_one [get_ports {InReg6[22]}]
set_logic_zero [get_ports {InReg6[23]}]
set_logic_one [get_ports {InReg6[24]}]
set_logic_one [get_ports {InReg6[25]}]
set_logic_one [get_ports {InReg6[26]}]
set_logic_zero [get_ports {InReg6[27]}]
set_logic_zero [get_ports {InReg6[28]}]
set_logic_zero [get_ports {InReg6[29]}]
set_logic_zero [get_ports {InReg6[2]}]
set_logic_zero [get_ports {InReg6[30]}]
set_logic_one [get_ports {InReg6[31]}]
set_logic_zero [get_ports {InReg6[3]}]
set_logic_zero [get_ports {InReg6[4]}]
set_logic_one [get_ports {InReg6[5]}]
set_logic_zero [get_ports {InReg6[6]}]
set_logic_zero [get_ports {InReg6[7]}]
set_logic_one [get_ports {InReg6[8]}]
set_logic_one [get_ports {InReg6[9]}]
set_logic_zero [get_ports {fifo_rst}]
set_logic_zero [get_ports {pcie_int_req}]
set_logic_zero [get_ports {s6_v7_rd_en}]
set_logic_zero [get_ports {v7_s6_din[0]}]
set_logic_zero [get_ports {v7_s6_din[10]}]
set_logic_zero [get_ports {v7_s6_din[11]}]
set_logic_zero [get_ports {v7_s6_din[12]}]
set_logic_zero [get_ports {v7_s6_din[13]}]
set_logic_zero [get_ports {v7_s6_din[14]}]
set_logic_zero [get_ports {v7_s6_din[15]}]
set_logic_zero [get_ports {v7_s6_din[16]}]
set_logic_zero [get_ports {v7_s6_din[17]}]
set_logic_zero [get_ports {v7_s6_din[18]}]
set_logic_zero [get_ports {v7_s6_din[19]}]
set_logic_zero [get_ports {v7_s6_din[1]}]
set_logic_zero [get_ports {v7_s6_din[20]}]
set_logic_zero [get_ports {v7_s6_din[21]}]
set_logic_zero [get_ports {v7_s6_din[22]}]
set_logic_zero [get_ports {v7_s6_din[23]}]
set_logic_zero [get_ports {v7_s6_din[24]}]
set_logic_zero [get_ports {v7_s6_din[25]}]
set_logic_zero [get_ports {v7_s6_din[26]}]
set_logic_zero [get_ports {v7_s6_din[27]}]
set_logic_zero [get_ports {v7_s6_din[28]}]
set_logic_zero [get_ports {v7_s6_din[29]}]
set_logic_zero [get_ports {v7_s6_din[2]}]
set_logic_zero [get_ports {v7_s6_din[30]}]
set_logic_zero [get_ports {v7_s6_din[31]}]
set_logic_zero [get_ports {v7_s6_din[3]}]
set_logic_zero [get_ports {v7_s6_din[4]}]
set_logic_zero [get_ports {v7_s6_din[5]}]
set_logic_zero [get_ports {v7_s6_din[6]}]
set_logic_zero [get_ports {v7_s6_din[7]}]
set_logic_zero [get_ports {v7_s6_din[8]}]
set_logic_zero [get_ports {v7_s6_din[9]}]
set_logic_zero [get_ports {v7_s6_wr_en}]
set_logic_unconnected [get_ports {OutReg1[0]}]
set_logic_unconnected [get_ports {OutReg1[10]}]
set_logic_unconnected [get_ports {OutReg1[11]}]
set_logic_unconnected [get_ports {OutReg1[12]}]
set_logic_unconnected [get_ports {OutReg1[13]}]
set_logic_unconnected [get_ports {OutReg1[14]}]
set_logic_unconnected [get_ports {OutReg1[15]}]
set_logic_unconnected [get_ports {OutReg1[16]}]
set_logic_unconnected [get_ports {OutReg1[17]}]
set_logic_unconnected [get_ports {OutReg1[18]}]
set_logic_unconnected [get_ports {OutReg1[19]}]
set_logic_unconnected [get_ports {OutReg1[1]}]
set_logic_unconnected [get_ports {OutReg1[20]}]
set_logic_unconnected [get_ports {OutReg1[21]}]
set_logic_unconnected [get_ports {OutReg1[22]}]
set_logic_unconnected [get_ports {OutReg1[23]}]
set_logic_unconnected [get_ports {OutReg1[24]}]
set_logic_unconnected [get_ports {OutReg1[25]}]
set_logic_unconnected [get_ports {OutReg1[26]}]
set_logic_unconnected [get_ports {OutReg1[27]}]
set_logic_unconnected [get_ports {OutReg1[28]}]
set_logic_unconnected [get_ports {OutReg1[29]}]
set_logic_unconnected [get_ports {OutReg1[2]}]
set_logic_unconnected [get_ports {OutReg1[30]}]
set_logic_unconnected [get_ports {OutReg1[31]}]
set_logic_unconnected [get_ports {OutReg1[3]}]
set_logic_unconnected [get_ports {OutReg1[4]}]
set_logic_unconnected [get_ports {OutReg1[5]}]
set_logic_unconnected [get_ports {OutReg1[6]}]
set_logic_unconnected [get_ports {OutReg1[7]}]
set_logic_unconnected [get_ports {OutReg1[8]}]
set_logic_unconnected [get_ports {OutReg1[9]}]
set_logic_unconnected [get_ports {OutReg2[0]}]
set_logic_unconnected [get_ports {OutReg2[10]}]
set_logic_unconnected [get_ports {OutReg2[11]}]
set_logic_unconnected [get_ports {OutReg2[12]}]
set_logic_unconnected [get_ports {OutReg2[13]}]
set_logic_unconnected [get_ports {OutReg2[14]}]
set_logic_unconnected [get_ports {OutReg2[15]}]
set_logic_unconnected [get_ports {OutReg2[16]}]
set_logic_unconnected [get_ports {OutReg2[17]}]
set_logic_unconnected [get_ports {OutReg2[18]}]
set_logic_unconnected [get_ports {OutReg2[19]}]
set_logic_unconnected [get_ports {OutReg2[1]}]
set_logic_unconnected [get_ports {OutReg2[20]}]
set_logic_unconnected [get_ports {OutReg2[21]}]
set_logic_unconnected [get_ports {OutReg2[22]}]
set_logic_unconnected [get_ports {OutReg2[23]}]
set_logic_unconnected [get_ports {OutReg2[24]}]
set_logic_unconnected [get_ports {OutReg2[25]}]
set_logic_unconnected [get_ports {OutReg2[26]}]
set_logic_unconnected [get_ports {OutReg2[27]}]
set_logic_unconnected [get_ports {OutReg2[28]}]
set_logic_unconnected [get_ports {OutReg2[29]}]
set_logic_unconnected [get_ports {OutReg2[2]}]
set_logic_unconnected [get_ports {OutReg2[30]}]
set_logic_unconnected [get_ports {OutReg2[31]}]
set_logic_unconnected [get_ports {OutReg2[3]}]
set_logic_unconnected [get_ports {OutReg2[4]}]
set_logic_unconnected [get_ports {OutReg2[5]}]
set_logic_unconnected [get_ports {OutReg2[6]}]
set_logic_unconnected [get_ports {OutReg2[7]}]
set_logic_unconnected [get_ports {OutReg2[8]}]
set_logic_unconnected [get_ports {OutReg2[9]}]
set_logic_unconnected [get_ports {OutReg3[0]}]
set_logic_unconnected [get_ports {OutReg3[10]}]
set_logic_unconnected [get_ports {OutReg3[11]}]
set_logic_unconnected [get_ports {OutReg3[12]}]
set_logic_unconnected [get_ports {OutReg3[13]}]
set_logic_unconnected [get_ports {OutReg3[14]}]
set_logic_unconnected [get_ports {OutReg3[15]}]
set_logic_unconnected [get_ports {OutReg3[16]}]
set_logic_unconnected [get_ports {OutReg3[17]}]
set_logic_unconnected [get_ports {OutReg3[18]}]
set_logic_unconnected [get_ports {OutReg3[19]}]
set_logic_unconnected [get_ports {OutReg3[1]}]
set_logic_unconnected [get_ports {OutReg3[20]}]
set_logic_unconnected [get_ports {OutReg3[21]}]
set_logic_unconnected [get_ports {OutReg3[22]}]
set_logic_unconnected [get_ports {OutReg3[23]}]
set_logic_unconnected [get_ports {OutReg3[24]}]
set_logic_unconnected [get_ports {OutReg3[25]}]
set_logic_unconnected [get_ports {OutReg3[26]}]
set_logic_unconnected [get_ports {OutReg3[27]}]
set_logic_unconnected [get_ports {OutReg3[28]}]
set_logic_unconnected [get_ports {OutReg3[29]}]
set_logic_unconnected [get_ports {OutReg3[2]}]
set_logic_unconnected [get_ports {OutReg3[30]}]
set_logic_unconnected [get_ports {OutReg3[31]}]
set_logic_unconnected [get_ports {OutReg3[3]}]
set_logic_unconnected [get_ports {OutReg3[4]}]
set_logic_unconnected [get_ports {OutReg3[5]}]
set_logic_unconnected [get_ports {OutReg3[6]}]
set_logic_unconnected [get_ports {OutReg3[7]}]
set_logic_unconnected [get_ports {OutReg3[8]}]
set_logic_unconnected [get_ports {OutReg3[9]}]
set_logic_unconnected [get_ports {OutReg4[0]}]
set_logic_unconnected [get_ports {OutReg4[10]}]
set_logic_unconnected [get_ports {OutReg4[11]}]
set_logic_unconnected [get_ports {OutReg4[12]}]
set_logic_unconnected [get_ports {OutReg4[13]}]
set_logic_unconnected [get_ports {OutReg4[14]}]
set_logic_unconnected [get_ports {OutReg4[15]}]
set_logic_unconnected [get_ports {OutReg4[16]}]
set_logic_unconnected [get_ports {OutReg4[17]}]
set_logic_unconnected [get_ports {OutReg4[18]}]
set_logic_unconnected [get_ports {OutReg4[19]}]
set_logic_unconnected [get_ports {OutReg4[1]}]
set_logic_unconnected [get_ports {OutReg4[20]}]
set_logic_unconnected [get_ports {OutReg4[21]}]
set_logic_unconnected [get_ports {OutReg4[22]}]
set_logic_unconnected [get_ports {OutReg4[23]}]
set_logic_unconnected [get_ports {OutReg4[24]}]
set_logic_unconnected [get_ports {OutReg4[25]}]
set_logic_unconnected [get_ports {OutReg4[26]}]
set_logic_unconnected [get_ports {OutReg4[27]}]
set_logic_unconnected [get_ports {OutReg4[28]}]
set_logic_unconnected [get_ports {OutReg4[29]}]
set_logic_unconnected [get_ports {OutReg4[2]}]
set_logic_unconnected [get_ports {OutReg4[30]}]
set_logic_unconnected [get_ports {OutReg4[31]}]
set_logic_unconnected [get_ports {OutReg4[3]}]
set_logic_unconnected [get_ports {OutReg4[4]}]
set_logic_unconnected [get_ports {OutReg4[5]}]
set_logic_unconnected [get_ports {OutReg4[6]}]
set_logic_unconnected [get_ports {OutReg4[7]}]
set_logic_unconnected [get_ports {OutReg4[8]}]
set_logic_unconnected [get_ports {OutReg4[9]}]
set_logic_unconnected [get_ports {OutReg5[0]}]
set_logic_unconnected [get_ports {OutReg5[10]}]
set_logic_unconnected [get_ports {OutReg5[11]}]
set_logic_unconnected [get_ports {OutReg5[12]}]
set_logic_unconnected [get_ports {OutReg5[13]}]
set_logic_unconnected [get_ports {OutReg5[14]}]
set_logic_unconnected [get_ports {OutReg5[15]}]
set_logic_unconnected [get_ports {OutReg5[16]}]
set_logic_unconnected [get_ports {OutReg5[17]}]
set_logic_unconnected [get_ports {OutReg5[18]}]
set_logic_unconnected [get_ports {OutReg5[19]}]
set_logic_unconnected [get_ports {OutReg5[1]}]
set_logic_unconnected [get_ports {OutReg5[20]}]
set_logic_unconnected [get_ports {OutReg5[21]}]
set_logic_unconnected [get_ports {OutReg5[22]}]
set_logic_unconnected [get_ports {OutReg5[23]}]
set_logic_unconnected [get_ports {OutReg5[24]}]
set_logic_unconnected [get_ports {OutReg5[25]}]
set_logic_unconnected [get_ports {OutReg5[26]}]
set_logic_unconnected [get_ports {OutReg5[27]}]
set_logic_unconnected [get_ports {OutReg5[28]}]
set_logic_unconnected [get_ports {OutReg5[29]}]
set_logic_unconnected [get_ports {OutReg5[2]}]
set_logic_unconnected [get_ports {OutReg5[30]}]
set_logic_unconnected [get_ports {OutReg5[31]}]
set_logic_unconnected [get_ports {OutReg5[3]}]
set_logic_unconnected [get_ports {OutReg5[4]}]
set_logic_unconnected [get_ports {OutReg5[5]}]
set_logic_unconnected [get_ports {OutReg5[6]}]
set_logic_unconnected [get_ports {OutReg5[7]}]
set_logic_unconnected [get_ports {OutReg5[8]}]
set_logic_unconnected [get_ports {OutReg5[9]}]
set_logic_unconnected [get_ports {OutReg6[0]}]
set_logic_unconnected [get_ports {OutReg6[10]}]
set_logic_unconnected [get_ports {OutReg6[11]}]
set_logic_unconnected [get_ports {OutReg6[12]}]
set_logic_unconnected [get_ports {OutReg6[13]}]
set_logic_unconnected [get_ports {OutReg6[14]}]
set_logic_unconnected [get_ports {OutReg6[15]}]
set_logic_unconnected [get_ports {OutReg6[16]}]
set_logic_unconnected [get_ports {OutReg6[17]}]
set_logic_unconnected [get_ports {OutReg6[18]}]
set_logic_unconnected [get_ports {OutReg6[19]}]
set_logic_unconnected [get_ports {OutReg6[1]}]
set_logic_unconnected [get_ports {OutReg6[20]}]
set_logic_unconnected [get_ports {OutReg6[21]}]
set_logic_unconnected [get_ports {OutReg6[22]}]
set_logic_unconnected [get_ports {OutReg6[23]}]
set_logic_unconnected [get_ports {OutReg6[24]}]
set_logic_unconnected [get_ports {OutReg6[25]}]
set_logic_unconnected [get_ports {OutReg6[26]}]
set_logic_unconnected [get_ports {OutReg6[27]}]
set_logic_unconnected [get_ports {OutReg6[28]}]
set_logic_unconnected [get_ports {OutReg6[29]}]
set_logic_unconnected [get_ports {OutReg6[2]}]
set_logic_unconnected [get_ports {OutReg6[30]}]
set_logic_unconnected [get_ports {OutReg6[31]}]
set_logic_unconnected [get_ports {OutReg6[3]}]
set_logic_unconnected [get_ports {OutReg6[4]}]
set_logic_unconnected [get_ports {OutReg6[5]}]
set_logic_unconnected [get_ports {OutReg6[6]}]
set_logic_unconnected [get_ports {OutReg6[7]}]
set_logic_unconnected [get_ports {OutReg6[8]}]
set_logic_unconnected [get_ports {OutReg6[9]}]
set_logic_unconnected [get_ports {ep_tx_cmd_full}]
set_logic_unconnected [get_ports {ep_tx_tag_error[0]}]
set_logic_unconnected [get_ports {ep_tx_tag_error[1]}]
set_logic_unconnected [get_ports {ep_tx_tag_error[2]}]
set_logic_unconnected [get_ports {ep_tx_tag_error[3]}]
set_logic_unconnected [get_ports {ep_tx_tag_error[4]}]
set_logic_unconnected [get_ports {ep_tx_tag_error[5]}]
set_logic_unconnected [get_ports {ep_tx_tag_error[6]}]
set_logic_unconnected [get_ports {ep_tx_tag_error[7]}]
set_logic_unconnected [get_ports {s6_v7_data_count[0]}]
set_logic_unconnected [get_ports {s6_v7_data_count[10]}]
set_logic_unconnected [get_ports {s6_v7_data_count[1]}]
set_logic_unconnected [get_ports {s6_v7_data_count[2]}]
set_logic_unconnected [get_ports {s6_v7_data_count[3]}]
set_logic_unconnected [get_ports {s6_v7_data_count[4]}]
set_logic_unconnected [get_ports {s6_v7_data_count[5]}]
set_logic_unconnected [get_ports {s6_v7_data_count[6]}]
set_logic_unconnected [get_ports {s6_v7_data_count[7]}]
set_logic_unconnected [get_ports {s6_v7_data_count[8]}]
set_logic_unconnected [get_ports {s6_v7_data_count[9]}]
set_logic_unconnected [get_ports {s6_v7_dout[0]}]
set_logic_unconnected [get_ports {s6_v7_dout[10]}]
set_logic_unconnected [get_ports {s6_v7_dout[11]}]
set_logic_unconnected [get_ports {s6_v7_dout[12]}]
set_logic_unconnected [get_ports {s6_v7_dout[13]}]
set_logic_unconnected [get_ports {s6_v7_dout[14]}]
set_logic_unconnected [get_ports {s6_v7_dout[15]}]
set_logic_unconnected [get_ports {s6_v7_dout[16]}]
set_logic_unconnected [get_ports {s6_v7_dout[17]}]
set_logic_unconnected [get_ports {s6_v7_dout[18]}]
set_logic_unconnected [get_ports {s6_v7_dout[19]}]
set_logic_unconnected [get_ports {s6_v7_dout[1]}]
set_logic_unconnected [get_ports {s6_v7_dout[20]}]
set_logic_unconnected [get_ports {s6_v7_dout[21]}]
set_logic_unconnected [get_ports {s6_v7_dout[22]}]
set_logic_unconnected [get_ports {s6_v7_dout[23]}]
set_logic_unconnected [get_ports {s6_v7_dout[24]}]
set_logic_unconnected [get_ports {s6_v7_dout[25]}]
set_logic_unconnected [get_ports {s6_v7_dout[26]}]
set_logic_unconnected [get_ports {s6_v7_dout[27]}]
set_logic_unconnected [get_ports {s6_v7_dout[28]}]
set_logic_unconnected [get_ports {s6_v7_dout[29]}]
set_logic_unconnected [get_ports {s6_v7_dout[2]}]
set_logic_unconnected [get_ports {s6_v7_dout[30]}]
set_logic_unconnected [get_ports {s6_v7_dout[31]}]
set_logic_unconnected [get_ports {s6_v7_dout[3]}]
set_logic_unconnected [get_ports {s6_v7_dout[4]}]
set_logic_unconnected [get_ports {s6_v7_dout[5]}]
set_logic_unconnected [get_ports {s6_v7_dout[6]}]
set_logic_unconnected [get_ports {s6_v7_dout[7]}]
set_logic_unconnected [get_ports {s6_v7_dout[8]}]
set_logic_unconnected [get_ports {s6_v7_dout[9]}]
set_logic_unconnected [get_ports {s6_v7_empty}]
set_logic_unconnected [get_ports {v7_s6_full}]
