#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Feb  5 01:40:47 2018
# Process ID: 896
# Log file: /home/ubermensch/Academics/sems/sem8/cs220/cs220/codes/lab_3_1/planAhead_run_1/planAhead.log
# Journal file: /home/ubermensch/Academics/sems/sem8/cs220/cs220/codes/lab_3_1/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/ubermensch/Academics/sems/sem8/cs220/cs220/codes/lab_3_1/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
startgroup
set_property package_pin F12 [get_ports ledpin]
endgroup
set_property iostandard LVTTL [get_ports [list ledpin]]
set_property drive 8 [get_ports [list ledpin]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list clk]]
save_constraints
