$date
	Thu Aug  4 08:55:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module eq10101_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & in $end
$var wire 1 ' reset $end
$var reg 3 ( next_state [2:0] $end
$var reg 1 ) out $end
$var reg 3 * state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
x)
bx (
1'
0&
0%
1$
0#
0"
x!
$end
#5
b0 (
0)
0!
b0 *
1"
1%
#10
0"
0%
#15
1"
1%
#20
0"
0%
0$
0'
#25
b1 (
1"
1%
1#
1&
#30
0"
0%
#35
b1 *
b10 (
1"
1%
0#
0&
#40
0"
0%
#45
b10 *
b11 (
1"
1%
1#
1&
#50
0"
0%
#55
b11 *
b100 (
1"
1%
0#
0&
#60
0"
0%
#65
1)
1!
b100 *
b1 (
1"
1%
1#
1&
#70
0"
0%
#75
b1 *
b10 (
0)
0!
1"
1%
0#
0&
#80
0"
0%
#85
b10 *
b11 (
1"
1%
1#
1&
#90
0"
0%
#95
b1 (
b11 *
1"
1%
#100
0"
0%
#105
b1 *
1"
1%
#110
0"
0%
#115
1"
1%
#120
0"
0%
#125
b10 (
1"
1%
0#
0&
#130
0"
0%
#135
b10 *
b11 (
1"
1%
1#
1&
#140
0"
0%
#145
b1 (
b11 *
1"
1%
#150
0"
0%
#155
b1 *
1"
1%
#160
0"
0%
#165
1"
1%
#170
0"
0%
#175
1"
1%
#180
0"
0%
#185
b10 (
1"
1%
0#
0&
#190
0"
0%
#195
b10 *
b11 (
1"
1%
1#
1&
#200
0"
0%
#205
b11 *
b100 (
1"
1%
0#
0&
#210
0"
0%
#215
1)
1!
b100 *
b1 (
1"
1%
1#
1&
#220
0"
0%
#225
b1 *
b10 (
0)
0!
1"
1%
0#
0&
#230
0"
0%
#235
b0 (
b10 *
1"
1%
#240
0"
0%
#245
b0 *
1"
1%
#250
0"
0%
#255
1"
1%
#260
0"
0%
#265
1"
1%
#270
0"
0%
#275
1"
1%
#280
0"
0%
#285
1"
1%
#290
0"
0%
#295
1"
1%
#300
0"
0%
