;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 12, @10
	DJN 20, <12
	MOV -3, <0
	SLT 12, @-90
	MOV -1, <-20
	SUB #42, @200
	SUB @121, 106
	SUB #712, @1
	JMZ 230, 60
	JMZ 4, <0
	SPL -21, @-20
	ADD -30, 9
	ADD -30, 9
	SUB @121, 106
	SUB #712, @1
	SUB 12, @-90
	MOV -1, <-20
	SPL -7, @-20
	MOV -1, <-20
	JMP @32
	SUB 23, 106
	CMP @0, 200
	CMP @0, 200
	SUB @0, 200
	SUB @127, 109
	SUB -207, <-120
	SUB @127, 109
	SUB @127, 109
	SUB -131, 100
	SUB @127, 109
	SUB 9, @17
	SUB -207, <-120
	SUB @-127, 100
	SUB -207, <-120
	SUB -207, <-120
	MOV 124, -106
	MOV 124, -106
	MOV 124, -106
	SUB @0, 0
	ADD 270, 60
	SUB @0, 0
	ADD 270, 60
	SUB @0, 0
	SPL 0, <702
	DJN 400, <742
	CMP -207, <-120
