Classic Timing Analyzer report for sisau
Tue May 14 00:26:12 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_2'
  8. Clock Setup: 'senzor_4'
  9. Clock Setup: 'senzor_3'
 10. Clock Setup: 'senzon_1'
 11. Clock Setup: 'senzor_5'
 12. Clock Hold: 'clk'
 13. Clock Hold: 'senzor_2'
 14. Clock Hold: 'senzor_4'
 15. Clock Hold: 'senzor_3'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------+--------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                     ; To                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------+--------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.957 ns                                       ; senzor_4                                 ; Logica_miscare:inst6|stanga                ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 34.345 ns                                      ; Selectie_proba:inst1|circuit[1]          ; B_IN4_D1                                   ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 18.646 ns                                      ; senzor_5                                 ; B_IN4_D1                                   ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 10.555 ns                                      ; buton_START_STOP                         ; debouncing:inst16|inst                     ; --         ; clk      ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 206.87 MHz ( period = 4.834 ns )               ; Logica_miscare:inst6|count_ture[1]       ; Logica_miscare:inst6|count_ture[5]         ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 206.87 MHz ( period = 4.834 ns )               ; Logica_miscare:inst6|count_ture[1]       ; Logica_miscare:inst6|count_ture[5]         ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 287.36 MHz ( period = 3.480 ns )               ; generator_PWM_v2:inst|stare_numarator[5] ; generator_PWM_v2:inst|stare_numarator[10]  ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_3'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta             ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_3   ; senzor_3 ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta             ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4   ; senzor_4 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta             ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2   ; senzor_2 ; 0            ;
; Clock Hold: 'senzor_2'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Logica_miscare:inst6|stanga              ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2   ; senzor_2 ; 8            ;
; Clock Hold: 'senzor_3'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Logica_miscare:inst6|stanga              ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_3   ; senzor_3 ; 8            ;
; Clock Hold: 'senzor_4'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Logica_miscare:inst6|stanga              ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4   ; senzor_4 ; 8            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Selectie_proba:inst1|circuit[0]          ; Selectie_proba:inst1|circuit[0]            ; clk        ; clk      ; 3            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                          ;                                            ;            ;          ; 27           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------+--------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 287.36 MHz ( period = 3.480 ns )               ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 3.215 ns                ;
; N/A   ; 287.36 MHz ( period = 3.480 ns )               ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 3.215 ns                ;
; N/A   ; 287.36 MHz ( period = 3.480 ns )               ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 3.215 ns                ;
; N/A   ; 287.36 MHz ( period = 3.480 ns )               ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 3.215 ns                ;
; N/A   ; 301.39 MHz ( period = 3.318 ns )               ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 3.053 ns                ;
; N/A   ; 301.39 MHz ( period = 3.318 ns )               ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 3.053 ns                ;
; N/A   ; 301.39 MHz ( period = 3.318 ns )               ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 3.053 ns                ;
; N/A   ; 301.39 MHz ( period = 3.318 ns )               ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 3.053 ns                ;
; N/A   ; 307.88 MHz ( period = 3.248 ns )               ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 307.88 MHz ( period = 3.248 ns )               ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 307.88 MHz ( period = 3.248 ns )               ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 307.88 MHz ( period = 3.248 ns )               ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 312.01 MHz ( period = 3.205 ns )               ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 312.01 MHz ( period = 3.205 ns )               ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 312.01 MHz ( period = 3.205 ns )               ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 312.01 MHz ( period = 3.205 ns )               ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 320.41 MHz ( period = 3.121 ns )               ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 320.41 MHz ( period = 3.121 ns )               ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 320.41 MHz ( period = 3.121 ns )               ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 320.41 MHz ( period = 3.121 ns )               ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; 327.44 MHz ( period = 3.054 ns )               ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 2.790 ns                ;
; N/A   ; 327.44 MHz ( period = 3.054 ns )               ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 2.790 ns                ;
; N/A   ; 327.44 MHz ( period = 3.054 ns )               ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 2.790 ns                ;
; N/A   ; 327.44 MHz ( period = 3.054 ns )               ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 2.790 ns                ;
; N/A   ; 329.71 MHz ( period = 3.033 ns )               ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 2.768 ns                ;
; N/A   ; 329.71 MHz ( period = 3.033 ns )               ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 2.768 ns                ;
; N/A   ; 329.71 MHz ( period = 3.033 ns )               ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 2.768 ns                ;
; N/A   ; 329.71 MHz ( period = 3.033 ns )               ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 2.768 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 2.591 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 2.591 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 2.591 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 2.591 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 2.466 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 2.466 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 2.466 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 2.466 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.163 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 2.315 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 2.315 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 2.315 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 2.315 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.168 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 2.116 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 2.116 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 2.116 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 2.116 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[2]                             ; clk        ; clk      ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[3]                             ; clk        ; clk      ; None                        ; None                      ; 1.878 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[9]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 1.864 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[9]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.468 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.985 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.979 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.519 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[0]                             ; clk        ; clk      ; None                        ; None                      ; 1.454 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.163 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.048 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[3]                             ; clk        ; clk      ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|sute[0]                                        ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 1.254 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|sute[0]                                        ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[0]                             ; clk        ; clk      ; None                        ; None                      ; 1.246 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[11]                            ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 1.245 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.234 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 1.214 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 1.207 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 1.202 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[0]                             ; clk        ; clk      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.740 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.168 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.159 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[3]                             ; clk        ; clk      ; None                        ; None                      ; 1.143 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[1]                             ; clk        ; clk      ; None                        ; None                      ; 1.140 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[2]                             ; clk        ; clk      ; None                        ; None                      ; 1.133 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.129 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.049 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.953 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.906 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.047 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 0.786 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 0.780 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|sute[0]                                        ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[10]                            ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.768 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[9]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[10]                            ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.753 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[0]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[3]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[2]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[1]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|sute[0]                                        ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[11]                            ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[9]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[10]                            ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.943 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.937 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.765 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.766 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.762 ns                ;
+-------+------------------------------------------------+------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.943 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.937 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.765 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.766 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.762 ns                ;
+-------+------------------------------------------------+------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_3'                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.943 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.937 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.765 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.766 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.762 ns                ;
+-------+------------------------------------------------+------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 206.87 MHz ( period = 4.834 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.391 ns                ;
; N/A   ; 207.51 MHz ( period = 4.819 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.394 ns                ;
; N/A   ; 209.64 MHz ( period = 4.770 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.395 ns                ;
; N/A   ; 210.30 MHz ( period = 4.755 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.398 ns                ;
; N/A   ; 212.77 MHz ( period = 4.700 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.425 ns                ;
; N/A   ; 212.99 MHz ( period = 4.695 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.253 ns                ;
; N/A   ; 213.95 MHz ( period = 4.674 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.255 ns                ;
; N/A   ; 214.00 MHz ( period = 4.673 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.427 ns                ;
; N/A   ; 214.22 MHz ( period = 4.668 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.300 ns                ;
; N/A   ; 214.22 MHz ( period = 4.668 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.312 ns                ;
; N/A   ; 214.92 MHz ( period = 4.653 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.315 ns                ;
; N/A   ; 215.15 MHz ( period = 4.648 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.314 ns                ;
; N/A   ; 215.70 MHz ( period = 4.636 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.429 ns                ;
; N/A   ; 215.94 MHz ( period = 4.631 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.376 ns                ;
; N/A   ; 215.94 MHz ( period = 4.631 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.257 ns                ;
; N/A   ; 218.96 MHz ( period = 4.567 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.380 ns                ;
; N/A   ; 219.97 MHz ( period = 4.546 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.231 ns                ;
; N/A   ; 220.07 MHz ( period = 4.544 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.159 ns                ;
; N/A   ; 220.26 MHz ( period = 4.540 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.289 ns                ;
; N/A   ; 220.51 MHz ( period = 4.535 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.117 ns                ;
; N/A   ; 220.56 MHz ( period = 4.534 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.334 ns                ;
; N/A   ; 220.56 MHz ( period = 4.534 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.346 ns                ;
; N/A   ; 220.80 MHz ( period = 4.529 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.174 ns                ;
; N/A   ; 223.96 MHz ( period = 4.465 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 226.60 MHz ( period = 4.413 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.999 ns                ;
; N/A   ; 226.76 MHz ( period = 4.410 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.193 ns                ;
; N/A   ; 227.01 MHz ( period = 4.405 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.021 ns                ;
; N/A   ; 230.36 MHz ( period = 4.341 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.144 ns                ;
; N/A   ; 231.80 MHz ( period = 4.314 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.106 ns                ;
; N/A   ; 231.86 MHz ( period = 4.313 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.911 ns                ;
; N/A   ; 239.41 MHz ( period = 4.177 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.802 ns                ;
; N/A   ; 241.78 MHz ( period = 4.136 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 241.78 MHz ( period = 4.136 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 245.22 MHz ( period = 4.078 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.847 ns                ;
; N/A   ; 271.59 MHz ( period = 3.682 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.326 ns                ;
; N/A   ; 321.13 MHz ( period = 3.114 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.905 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 206.87 MHz ( period = 4.834 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.391 ns                ;
; N/A   ; 207.51 MHz ( period = 4.819 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.394 ns                ;
; N/A   ; 209.64 MHz ( period = 4.770 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.395 ns                ;
; N/A   ; 210.30 MHz ( period = 4.755 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.398 ns                ;
; N/A   ; 212.77 MHz ( period = 4.700 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.425 ns                ;
; N/A   ; 212.99 MHz ( period = 4.695 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.253 ns                ;
; N/A   ; 213.95 MHz ( period = 4.674 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.255 ns                ;
; N/A   ; 214.00 MHz ( period = 4.673 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.427 ns                ;
; N/A   ; 214.22 MHz ( period = 4.668 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.300 ns                ;
; N/A   ; 214.22 MHz ( period = 4.668 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.312 ns                ;
; N/A   ; 214.92 MHz ( period = 4.653 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.315 ns                ;
; N/A   ; 215.15 MHz ( period = 4.648 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.314 ns                ;
; N/A   ; 215.70 MHz ( period = 4.636 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.429 ns                ;
; N/A   ; 215.94 MHz ( period = 4.631 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.376 ns                ;
; N/A   ; 215.94 MHz ( period = 4.631 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.257 ns                ;
; N/A   ; 218.96 MHz ( period = 4.567 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.380 ns                ;
; N/A   ; 219.97 MHz ( period = 4.546 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.231 ns                ;
; N/A   ; 220.07 MHz ( period = 4.544 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.159 ns                ;
; N/A   ; 220.26 MHz ( period = 4.540 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.289 ns                ;
; N/A   ; 220.51 MHz ( period = 4.535 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.117 ns                ;
; N/A   ; 220.56 MHz ( period = 4.534 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.334 ns                ;
; N/A   ; 220.56 MHz ( period = 4.534 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.346 ns                ;
; N/A   ; 220.80 MHz ( period = 4.529 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.174 ns                ;
; N/A   ; 223.96 MHz ( period = 4.465 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 226.60 MHz ( period = 4.413 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.999 ns                ;
; N/A   ; 226.76 MHz ( period = 4.410 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.193 ns                ;
; N/A   ; 227.01 MHz ( period = 4.405 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.021 ns                ;
; N/A   ; 230.36 MHz ( period = 4.341 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.144 ns                ;
; N/A   ; 231.80 MHz ( period = 4.314 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.106 ns                ;
; N/A   ; 231.86 MHz ( period = 4.313 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.911 ns                ;
; N/A   ; 239.41 MHz ( period = 4.177 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.802 ns                ;
; N/A   ; 241.78 MHz ( period = 4.136 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 241.78 MHz ( period = 4.136 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 245.22 MHz ( period = 4.078 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.847 ns                ;
; N/A   ; 271.59 MHz ( period = 3.682 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.326 ns                ;
; N/A   ; 321.13 MHz ( period = 3.114 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.905 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.171 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_2'                                                                                                                                                                                                            ;
+------------------------------------------+------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.943 ns                 ;
+------------------------------------------+------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_4'                                                                                                                                                                                                            ;
+------------------------------------------+------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 1.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 1.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 1.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 1.943 ns                 ;
+------------------------------------------+------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_3'                                                                                                                                                                                                            ;
+------------------------------------------+------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 1.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 1.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 1.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 1.943 ns                 ;
+------------------------------------------+------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                          ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                         ; To Clock ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; N/A   ; None         ; 5.957 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
; N/A   ; None         ; 5.809 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
; N/A   ; None         ; 5.687 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A   ; None         ; 4.968 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
; N/A   ; None         ; 4.820 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A   ; None         ; 4.698 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
; N/A   ; None         ; 4.229 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A   ; None         ; 4.226 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A   ; None         ; 4.179 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A   ; None         ; 4.165 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A   ; None         ; 4.150 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A   ; None         ; 4.147 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A   ; None         ; 4.093 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A   ; None         ; 4.079 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A   ; None         ; 4.078 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A   ; None         ; 4.075 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A   ; None         ; 4.028 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A   ; None         ; 4.014 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A   ; None         ; 3.999 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A   ; None         ; 3.996 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A   ; None         ; 3.958 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_3 ;
; N/A   ; None         ; 3.955 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_3 ;
; N/A   ; None         ; 3.942 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A   ; None         ; 3.928 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A   ; None         ; 3.908 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_3 ;
; N/A   ; None         ; 3.894 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_3 ;
; N/A   ; None         ; 3.879 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_3 ;
; N/A   ; None         ; 3.876 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_3 ;
; N/A   ; None         ; 3.822 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_3 ;
; N/A   ; None         ; 3.808 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_3 ;
; N/A   ; None         ; 3.615 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A   ; None         ; 3.612 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A   ; None         ; 3.566 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A   ; None         ; 3.552 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A   ; None         ; 3.464 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A   ; None         ; 3.461 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A   ; None         ; 3.415 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A   ; None         ; 3.401 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A   ; None         ; 3.344 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_3 ;
; N/A   ; None         ; 3.341 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_3 ;
; N/A   ; None         ; 3.295 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_3 ;
; N/A   ; None         ; 3.281 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_3 ;
; N/A   ; None         ; -10.272 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
; N/A   ; None         ; -10.289 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                       ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 34.345 ns  ; Selectie_proba:inst1|circuit[1]            ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.138 ns  ; Selectie_proba:inst1|circuit[0]            ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.995 ns  ; Selectie_proba:inst1|circuit[1]            ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.788 ns  ; Selectie_proba:inst1|circuit[0]            ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.779 ns  ; Selectie_proba:inst1|circuit[1]            ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.778 ns  ; Selectie_proba:inst1|circuit[1]            ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.572 ns  ; Selectie_proba:inst1|circuit[0]            ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.571 ns  ; Selectie_proba:inst1|circuit[0]            ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.135 ns  ; Selectie_proba:inst1|circuit[1]            ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.040 ns  ; Selectie_proba:inst1|circuit[1]            ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.928 ns  ; Selectie_proba:inst1|circuit[0]            ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.833 ns  ; Selectie_proba:inst1|circuit[0]            ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.820 ns  ; Selectie_proba:inst1|circuit[1]            ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.696 ns  ; Selectie_proba:inst1|circuit[1]            ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.613 ns  ; Selectie_proba:inst1|circuit[0]            ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.489 ns  ; Selectie_proba:inst1|circuit[0]            ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.437 ns  ; Selectie_proba:inst1|led3                  ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 27.912 ns  ; Selectie_proba:inst1|led3                  ; info_circuit3       ; clk        ;
; N/A                                     ; None                                                ; 27.429 ns  ; Selectie_proba:inst1|led2                  ; info_circuit2       ; clk        ;
; N/A                                     ; None                                                ; 27.257 ns  ; Selectie_proba:inst1|led1                  ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 27.122 ns  ; Selectie_proba:inst1|led1                  ; info_circuit1       ; clk        ;
; N/A                                     ; None                                                ; 27.050 ns  ; Selectie_proba:inst1|led2                  ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 26.650 ns  ; START_STOP:inst15|inst                     ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 26.650 ns  ; START_STOP:inst15|inst                     ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 26.234 ns  ; Selectie_proba:inst1|circuit[0]            ; circuit[0]          ; clk        ;
; N/A                                     ; None                                                ; 25.808 ns  ; Selectie_proba:inst1|circuit[1]            ; circuit[1]          ; clk        ;
; N/A                                     ; None                                                ; 25.348 ns  ; START_STOP:inst15|inst                     ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 25.338 ns  ; START_STOP:inst15|inst                     ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 19.274 ns  ; Logica_miscare:inst6|factor_dc_driverA[11] ; PWM_A               ; senzor_3   ;
; N/A                                     ; None                                                ; 19.274 ns  ; Logica_miscare:inst6|factor_dc_driverA[11] ; PWM_B               ; senzor_3   ;
; N/A                                     ; None                                                ; 19.154 ns  ; Logica_miscare:inst6|factor_dc_driverA[11] ; PWM_A               ; senzor_2   ;
; N/A                                     ; None                                                ; 19.154 ns  ; Logica_miscare:inst6|factor_dc_driverA[11] ; PWM_B               ; senzor_2   ;
; N/A                                     ; None                                                ; 19.003 ns  ; Logica_miscare:inst6|factor_dc_driverA[11] ; PWM_A               ; senzor_4   ;
; N/A                                     ; None                                                ; 19.003 ns  ; Logica_miscare:inst6|factor_dc_driverA[11] ; PWM_B               ; senzor_4   ;
; N/A                                     ; None                                                ; 18.961 ns  ; Logica_miscare:inst6|count_ture[1]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.827 ns  ; Logica_miscare:inst6|count_ture[0]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.822 ns  ; Logica_miscare:inst6|count_ture[2]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.696 ns  ; Logica_miscare:inst6|count_ture[4]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.638 ns  ; Logica_miscare:inst6|count_ture[1]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.611 ns  ; Logica_miscare:inst6|count_ture[1]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.589 ns  ; Logica_miscare:inst6|count_ture[5]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.577 ns  ; Logica_miscare:inst6|factor_dc_driverB[11] ; PWM_D               ; senzor_3   ;
; N/A                                     ; None                                                ; 18.567 ns  ; Logica_miscare:inst6|factor_dc_driverB[11] ; PWM_C               ; senzor_3   ;
; N/A                                     ; None                                                ; 18.508 ns  ; Logica_miscare:inst6|count_ture[3]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.504 ns  ; Logica_miscare:inst6|count_ture[0]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.499 ns  ; Logica_miscare:inst6|count_ture[2]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.477 ns  ; Logica_miscare:inst6|count_ture[0]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.472 ns  ; Logica_miscare:inst6|count_ture[2]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.457 ns  ; Logica_miscare:inst6|factor_dc_driverB[11] ; PWM_D               ; senzor_2   ;
; N/A                                     ; None                                                ; 18.447 ns  ; Logica_miscare:inst6|factor_dc_driverB[11] ; PWM_C               ; senzor_2   ;
; N/A                                     ; None                                                ; 18.395 ns  ; Logica_miscare:inst6|count_ture[1]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.394 ns  ; Logica_miscare:inst6|count_ture[1]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.373 ns  ; Logica_miscare:inst6|count_ture[4]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.346 ns  ; Logica_miscare:inst6|count_ture[4]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.306 ns  ; Logica_miscare:inst6|factor_dc_driverB[11] ; PWM_D               ; senzor_4   ;
; N/A                                     ; None                                                ; 18.296 ns  ; Logica_miscare:inst6|factor_dc_driverB[11] ; PWM_C               ; senzor_4   ;
; N/A                                     ; None                                                ; 18.288 ns  ; Logica_miscare:inst6|count_ture[1]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.266 ns  ; Logica_miscare:inst6|count_ture[5]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.261 ns  ; Logica_miscare:inst6|count_ture[0]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.260 ns  ; Logica_miscare:inst6|count_ture[0]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.256 ns  ; Logica_miscare:inst6|count_ture[2]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.255 ns  ; Logica_miscare:inst6|count_ture[2]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.239 ns  ; Logica_miscare:inst6|count_ture[5]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.185 ns  ; Logica_miscare:inst6|count_ture[3]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.158 ns  ; Logica_miscare:inst6|count_ture[3]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.154 ns  ; Logica_miscare:inst6|count_ture[0]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.149 ns  ; Logica_miscare:inst6|count_ture[2]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.130 ns  ; Logica_miscare:inst6|count_ture[4]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.129 ns  ; Logica_miscare:inst6|count_ture[4]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.072 ns  ; Logica_miscare:inst6|count_ture[1]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.071 ns  ; Logica_miscare:inst6|count_ture[1]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.061 ns  ; generator_PWM_v2:inst|stare_numarator[2]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 18.051 ns  ; generator_PWM_v2:inst|stare_numarator[2]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 18.032 ns  ; generator_PWM_v2:inst|stare_numarator[1]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 18.023 ns  ; Logica_miscare:inst6|count_ture[5]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.023 ns  ; Logica_miscare:inst6|count_ture[4]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.022 ns  ; Logica_miscare:inst6|count_ture[5]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.022 ns  ; generator_PWM_v2:inst|stare_numarator[1]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 18.014 ns  ; generator_PWM_v2:inst|stare_numarator[2]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 18.014 ns  ; generator_PWM_v2:inst|stare_numarator[2]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 17.985 ns  ; generator_PWM_v2:inst|stare_numarator[1]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 17.985 ns  ; generator_PWM_v2:inst|stare_numarator[1]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 17.942 ns  ; Logica_miscare:inst6|count_ture[3]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.941 ns  ; Logica_miscare:inst6|count_ture[3]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.938 ns  ; Logica_miscare:inst6|count_ture[0]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.937 ns  ; Logica_miscare:inst6|count_ture[0]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.933 ns  ; Logica_miscare:inst6|count_ture[2]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.932 ns  ; Logica_miscare:inst6|count_ture[2]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.916 ns  ; Logica_miscare:inst6|count_ture[5]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.835 ns  ; Logica_miscare:inst6|count_ture[3]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.807 ns  ; Logica_miscare:inst6|count_ture[4]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.806 ns  ; Logica_miscare:inst6|count_ture[4]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.725 ns  ; Logica_miscare:inst6|count_ture[6]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.700 ns  ; Logica_miscare:inst6|count_ture[5]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.699 ns  ; Logica_miscare:inst6|count_ture[5]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.619 ns  ; Logica_miscare:inst6|count_ture[3]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.618 ns  ; Logica_miscare:inst6|count_ture[3]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.402 ns  ; Logica_miscare:inst6|count_ture[6]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.375 ns  ; Logica_miscare:inst6|count_ture[6]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.329 ns  ; generator_PWM_v2:inst|stare_numarator[0]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 17.329 ns  ; generator_PWM_v2:inst|stare_numarator[0]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 17.159 ns  ; Logica_miscare:inst6|count_ture[6]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.158 ns  ; Logica_miscare:inst6|count_ture[6]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.080 ns  ; generator_PWM_v2:inst|stare_numarator[0]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 17.070 ns  ; generator_PWM_v2:inst|stare_numarator[0]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 17.052 ns  ; Logica_miscare:inst6|count_ture[6]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.836 ns  ; Logica_miscare:inst6|count_ture[6]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.835 ns  ; Logica_miscare:inst6|count_ture[6]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.828 ns  ; generator_PWM_v2:inst|stare_numarator[3]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 16.828 ns  ; generator_PWM_v2:inst|stare_numarator[3]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 16.809 ns  ; generator_PWM_v2:inst|stare_numarator[4]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 16.809 ns  ; generator_PWM_v2:inst|stare_numarator[4]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 16.771 ns  ; generator_PWM_v2:inst|stare_numarator[5]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 16.771 ns  ; generator_PWM_v2:inst|stare_numarator[5]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 16.751 ns  ; Logica_miscare:inst6|count_ture[1]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.656 ns  ; Logica_miscare:inst6|count_ture[1]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.617 ns  ; Logica_miscare:inst6|count_ture[0]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.612 ns  ; Logica_miscare:inst6|count_ture[2]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.522 ns  ; Logica_miscare:inst6|count_ture[0]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.517 ns  ; Logica_miscare:inst6|count_ture[2]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.486 ns  ; Logica_miscare:inst6|count_ture[4]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.460 ns  ; generator_PWM_v2:inst|stare_numarator[3]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 16.450 ns  ; generator_PWM_v2:inst|stare_numarator[3]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 16.436 ns  ; Logica_miscare:inst6|count_ture[1]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.428 ns  ; Logica_miscare:inst6|count_ture[1]         ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.391 ns  ; Logica_miscare:inst6|count_ture[4]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.379 ns  ; Logica_miscare:inst6|count_ture[5]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.333 ns  ; Logica_miscare:inst6|count_ture[1]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.312 ns  ; Logica_miscare:inst6|count_ture[1]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.302 ns  ; Logica_miscare:inst6|count_ture[0]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.298 ns  ; Logica_miscare:inst6|count_ture[3]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.297 ns  ; Logica_miscare:inst6|count_ture[2]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.294 ns  ; Logica_miscare:inst6|count_ture[0]         ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.289 ns  ; Logica_miscare:inst6|count_ture[2]         ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.284 ns  ; Logica_miscare:inst6|count_ture[5]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.203 ns  ; Logica_miscare:inst6|count_ture[3]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.199 ns  ; Logica_miscare:inst6|count_ture[0]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.194 ns  ; Logica_miscare:inst6|count_ture[2]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.178 ns  ; Logica_miscare:inst6|count_ture[0]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.173 ns  ; Logica_miscare:inst6|count_ture[2]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.171 ns  ; Logica_miscare:inst6|count_ture[4]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.163 ns  ; Logica_miscare:inst6|count_ture[4]         ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.113 ns  ; Logica_miscare:inst6|count_ture[1]         ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.112 ns  ; generator_PWM_v2:inst|stare_numarator[4]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 16.102 ns  ; generator_PWM_v2:inst|stare_numarator[4]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 16.071 ns  ; generator_PWM_v2:inst|stare_numarator[5]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 16.068 ns  ; Logica_miscare:inst6|count_ture[4]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.064 ns  ; Logica_miscare:inst6|count_ture[5]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.061 ns  ; generator_PWM_v2:inst|stare_numarator[5]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 16.059 ns  ; Logica_miscare:inst6|count_ture[7]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.056 ns  ; Logica_miscare:inst6|count_ture[5]         ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.047 ns  ; Logica_miscare:inst6|count_ture[4]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.989 ns  ; Logica_miscare:inst6|count_ture[1]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.983 ns  ; Logica_miscare:inst6|count_ture[3]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.979 ns  ; Logica_miscare:inst6|count_ture[0]         ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.975 ns  ; Logica_miscare:inst6|count_ture[3]         ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.974 ns  ; Logica_miscare:inst6|count_ture[2]         ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.961 ns  ; Logica_miscare:inst6|count_ture[5]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.940 ns  ; Logica_miscare:inst6|count_ture[5]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.906 ns  ; Logica_miscare:inst6|factor_dc_driverB[10] ; PWM_D               ; senzor_3   ;
; N/A                                     ; None                                                ; 15.896 ns  ; Logica_miscare:inst6|factor_dc_driverB[10] ; PWM_C               ; senzor_3   ;
; N/A                                     ; None                                                ; 15.880 ns  ; Logica_miscare:inst6|count_ture[3]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.859 ns  ; Logica_miscare:inst6|count_ture[3]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.855 ns  ; Logica_miscare:inst6|count_ture[0]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.850 ns  ; Logica_miscare:inst6|count_ture[2]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.848 ns  ; Logica_miscare:inst6|count_ture[4]         ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.786 ns  ; Logica_miscare:inst6|factor_dc_driverB[10] ; PWM_D               ; senzor_2   ;
; N/A                                     ; None                                                ; 15.776 ns  ; Logica_miscare:inst6|factor_dc_driverB[10] ; PWM_C               ; senzor_2   ;
; N/A                                     ; None                                                ; 15.741 ns  ; Logica_miscare:inst6|count_ture[5]         ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.736 ns  ; Logica_miscare:inst6|count_ture[7]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.724 ns  ; Logica_miscare:inst6|count_ture[4]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.722 ns  ; Logica_miscare:inst6|factor_dc_driverA[10] ; PWM_A               ; senzor_3   ;
; N/A                                     ; None                                                ; 15.722 ns  ; Logica_miscare:inst6|factor_dc_driverA[10] ; PWM_B               ; senzor_3   ;
; N/A                                     ; None                                                ; 15.709 ns  ; Logica_miscare:inst6|count_ture[7]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.660 ns  ; Logica_miscare:inst6|count_ture[3]         ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.652 ns  ; generator_PWM_v2:inst|stare_numarator[7]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 15.652 ns  ; generator_PWM_v2:inst|stare_numarator[7]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 15.635 ns  ; Logica_miscare:inst6|factor_dc_driverB[10] ; PWM_D               ; senzor_4   ;
; N/A                                     ; None                                                ; 15.625 ns  ; Logica_miscare:inst6|factor_dc_driverB[10] ; PWM_C               ; senzor_4   ;
; N/A                                     ; None                                                ; 15.617 ns  ; Logica_miscare:inst6|count_ture[5]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.602 ns  ; Logica_miscare:inst6|factor_dc_driverA[10] ; PWM_A               ; senzor_2   ;
; N/A                                     ; None                                                ; 15.602 ns  ; Logica_miscare:inst6|factor_dc_driverA[10] ; PWM_B               ; senzor_2   ;
; N/A                                     ; None                                                ; 15.536 ns  ; Logica_miscare:inst6|count_ture[3]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.515 ns  ; Logica_miscare:inst6|count_ture[6]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.493 ns  ; Logica_miscare:inst6|count_ture[7]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.492 ns  ; Logica_miscare:inst6|count_ture[7]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.451 ns  ; Logica_miscare:inst6|factor_dc_driverA[10] ; PWM_A               ; senzor_4   ;
; N/A                                     ; None                                                ; 15.451 ns  ; Logica_miscare:inst6|factor_dc_driverA[10] ; PWM_B               ; senzor_4   ;
; N/A                                     ; None                                                ; 15.420 ns  ; Logica_miscare:inst6|count_ture[6]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.386 ns  ; Logica_miscare:inst6|count_ture[7]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.317 ns  ; generator_PWM_v2:inst|stare_numarator[6]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 15.317 ns  ; generator_PWM_v2:inst|stare_numarator[6]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 15.308 ns  ; generator_PWM_v2:inst|stare_numarator[9]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 15.308 ns  ; generator_PWM_v2:inst|stare_numarator[9]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 15.200 ns  ; Logica_miscare:inst6|count_ture[6]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.192 ns  ; Logica_miscare:inst6|count_ture[6]         ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.170 ns  ; Logica_miscare:inst6|count_ture[7]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.169 ns  ; Logica_miscare:inst6|count_ture[7]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.158 ns  ; generator_PWM_v2:inst|sute[0]              ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 15.158 ns  ; generator_PWM_v2:inst|sute[0]              ; PWM_B               ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                            ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 18.646 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 18.617 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 18.296 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 18.267 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 18.080 ns       ; senzor_5 ; B_IN3_D1 ;
; N/A   ; None              ; 18.079 ns       ; senzor_5 ; A_IN1_D1 ;
; N/A   ; None              ; 18.051 ns       ; senzon_1 ; B_IN3_D1 ;
; N/A   ; None              ; 18.050 ns       ; senzon_1 ; A_IN1_D1 ;
; N/A   ; None              ; 16.436 ns       ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 16.407 ns       ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 16.341 ns       ; senzor_5 ; C_IN1_D2 ;
; N/A   ; None              ; 16.312 ns       ; senzon_1 ; C_IN1_D2 ;
; N/A   ; None              ; 16.262 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 16.261 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 16.121 ns       ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 16.092 ns       ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 15.997 ns       ; senzor_5 ; D_IN3_D2 ;
; N/A   ; None              ; 15.968 ns       ; senzon_1 ; D_IN3_D2 ;
; N/A   ; None              ; 15.920 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 15.919 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 15.765 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 15.764 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 15.173 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 14.823 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 14.673 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 14.539 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 14.323 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 14.189 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 13.409 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 13.371 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 13.094 ns       ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 13.027 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 12.958 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 12.914 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 12.821 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 12.763 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 12.643 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 12.570 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 12.506 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 12.419 ns       ; senzor_2 ; D_IN3_D2 ;
+-------+-------------------+-----------------+----------+----------+


+--------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                         ; To Clock ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; N/A           ; None        ; 10.555 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
; N/A           ; None        ; 10.538 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
; N/A           ; None        ; -1.922 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_3 ;
; N/A           ; None        ; -1.924 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_3 ;
; N/A           ; None        ; -1.925 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_3 ;
; N/A           ; None        ; -1.930 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_3 ;
; N/A           ; None        ; -2.042 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A           ; None        ; -2.044 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A           ; None        ; -2.045 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A           ; None        ; -2.050 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A           ; None        ; -2.193 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A           ; None        ; -2.195 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A           ; None        ; -2.196 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A           ; None        ; -2.201 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A           ; None        ; -2.449 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_3 ;
; N/A           ; None        ; -2.451 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_3 ;
; N/A           ; None        ; -2.460 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_3 ;
; N/A           ; None        ; -2.465 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_3 ;
; N/A           ; None        ; -2.535 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_3 ;
; N/A           ; None        ; -2.537 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_3 ;
; N/A           ; None        ; -2.539 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_3 ;
; N/A           ; None        ; -2.544 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_3 ;
; N/A           ; None        ; -2.569 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A           ; None        ; -2.571 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A           ; None        ; -2.580 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A           ; None        ; -2.585 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A           ; None        ; -2.655 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A           ; None        ; -2.657 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A           ; None        ; -2.659 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A           ; None        ; -2.664 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A           ; None        ; -2.720 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A           ; None        ; -2.722 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A           ; None        ; -2.731 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A           ; None        ; -2.736 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A           ; None        ; -2.806 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A           ; None        ; -2.808 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A           ; None        ; -2.810 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A           ; None        ; -2.815 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A           ; None        ; -3.482 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
; N/A           ; None        ; -3.604 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A           ; None        ; -3.752 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
; N/A           ; None        ; -4.099 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A           ; None        ; -4.221 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
; N/A           ; None        ; -4.369 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 14 00:26:11 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[11]" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[10]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[11]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[10]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~1" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|dreapta~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|factor_dc_driverA[11]~1" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
Info: Clock "clk" has Internal fmax of 287.36 MHz between source register "generator_PWM_v2:inst|stare_numarator[5]" and destination register "generator_PWM_v2:inst|sute[0]" (period= 3.48 ns)
    Info: + Longest register to register delay is 3.215 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y4_N27; Fanout = 8; REG Node = 'generator_PWM_v2:inst|stare_numarator[5]'
        Info: 2: + IC(0.800 ns) + CELL(0.651 ns) = 1.451 ns; Loc. = LCCOMB_X21_Y4_N10; Fanout = 1; COMB Node = 'generator_PWM_v2:inst|Equal1~0'
        Info: 3: + IC(0.376 ns) + CELL(0.202 ns) = 2.029 ns; Loc. = LCCOMB_X21_Y4_N22; Fanout = 4; COMB Node = 'generator_PWM_v2:inst|sute[0]~1'
        Info: 4: + IC(0.331 ns) + CELL(0.855 ns) = 3.215 ns; Loc. = LCFF_X21_Y4_N7; Fanout = 7; REG Node = 'generator_PWM_v2:inst|sute[0]'
        Info: Total cell delay = 1.708 ns ( 53.13 % )
        Info: Total interconnect delay = 1.507 ns ( 46.87 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "clk" to destination register is 4.934 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.835 ns) + CELL(0.000 ns) = 3.429 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl'
            Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 4.934 ns; Loc. = LCFF_X21_Y4_N7; Fanout = 7; REG Node = 'generator_PWM_v2:inst|sute[0]'
            Info: Total cell delay = 2.736 ns ( 55.45 % )
            Info: Total interconnect delay = 2.198 ns ( 44.55 % )
        Info: - Longest clock path from clock "clk" to source register is 4.935 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.835 ns) + CELL(0.000 ns) = 3.429 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl'
            Info: 4: + IC(0.840 ns) + CELL(0.666 ns) = 4.935 ns; Loc. = LCFF_X22_Y4_N27; Fanout = 8; REG Node = 'generator_PWM_v2:inst|stare_numarator[5]'
            Info: Total cell delay = 2.736 ns ( 55.44 % )
            Info: Total interconnect delay = 2.199 ns ( 44.56 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_2" Internal fmax is restricted to 360.1 MHz between source register "Logica_miscare:inst6|dreapta" and destination register "Logica_miscare:inst6|factor_dc_driverA[10]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.942 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
            Info: 2: + IC(0.394 ns) + CELL(0.370 ns) = 0.764 ns; Loc. = LCCOMB_X27_Y8_N18; Fanout = 4; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 1.355 ns; Loc. = LCCOMB_X27_Y8_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~0'
            Info: 4: + IC(0.381 ns) + CELL(0.206 ns) = 1.942 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
            Info: Total cell delay = 0.782 ns ( 40.27 % )
            Info: Total interconnect delay = 1.160 ns ( 59.73 % )
        Info: - Smallest clock skew is 2.151 ns
            Info: + Shortest clock path from clock "senzor_2" to destination register is 5.634 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 9; CLK Node = 'senzor_2'
                Info: 2: + IC(1.753 ns) + CELL(0.206 ns) = 2.904 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~1'
                Info: 3: + IC(0.978 ns) + CELL(0.000 ns) = 3.882 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl'
                Info: 4: + IC(1.382 ns) + CELL(0.370 ns) = 5.634 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
                Info: Total cell delay = 1.521 ns ( 27.00 % )
                Info: Total interconnect delay = 4.113 ns ( 73.00 % )
            Info: - Longest clock path from clock "senzor_2" to source register is 3.483 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 9; CLK Node = 'senzor_2'
                Info: 2: + IC(1.749 ns) + CELL(0.206 ns) = 2.900 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|dreapta~0'
                Info: 3: + IC(0.377 ns) + CELL(0.206 ns) = 3.483 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
                Info: Total cell delay = 1.357 ns ( 38.96 % )
                Info: Total interconnect delay = 2.126 ns ( 61.04 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 1.419 ns
Info: Clock "senzor_4" Internal fmax is restricted to 360.1 MHz between source register "Logica_miscare:inst6|dreapta" and destination register "Logica_miscare:inst6|factor_dc_driverA[10]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.942 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
            Info: 2: + IC(0.394 ns) + CELL(0.370 ns) = 0.764 ns; Loc. = LCCOMB_X27_Y8_N18; Fanout = 4; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 1.355 ns; Loc. = LCCOMB_X27_Y8_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~0'
            Info: 4: + IC(0.381 ns) + CELL(0.206 ns) = 1.942 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
            Info: Total cell delay = 0.782 ns ( 40.27 % )
            Info: Total interconnect delay = 1.160 ns ( 59.73 % )
        Info: - Smallest clock skew is 2.148 ns
            Info: + Shortest clock path from clock "senzor_4" to destination register is 5.483 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 9; CLK Node = 'senzor_4'
                Info: 2: + IC(1.438 ns) + CELL(0.370 ns) = 2.753 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~1'
                Info: 3: + IC(0.978 ns) + CELL(0.000 ns) = 3.731 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl'
                Info: 4: + IC(1.382 ns) + CELL(0.370 ns) = 5.483 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
                Info: Total cell delay = 1.685 ns ( 30.73 % )
                Info: Total interconnect delay = 3.798 ns ( 69.27 % )
            Info: - Longest clock path from clock "senzor_4" to source register is 3.335 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 9; CLK Node = 'senzor_4'
                Info: 2: + IC(1.437 ns) + CELL(0.370 ns) = 2.752 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|dreapta~0'
                Info: 3: + IC(0.377 ns) + CELL(0.206 ns) = 3.335 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
                Info: Total cell delay = 1.521 ns ( 45.61 % )
                Info: Total interconnect delay = 1.814 ns ( 54.39 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 1.419 ns
Info: Clock "senzor_3" Internal fmax is restricted to 360.1 MHz between source register "Logica_miscare:inst6|dreapta" and destination register "Logica_miscare:inst6|factor_dc_driverA[10]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.942 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
            Info: 2: + IC(0.394 ns) + CELL(0.370 ns) = 0.764 ns; Loc. = LCCOMB_X27_Y8_N18; Fanout = 4; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 1.355 ns; Loc. = LCCOMB_X27_Y8_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~0'
            Info: 4: + IC(0.381 ns) + CELL(0.206 ns) = 1.942 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
            Info: Total cell delay = 0.782 ns ( 40.27 % )
            Info: Total interconnect delay = 1.160 ns ( 59.73 % )
        Info: - Smallest clock skew is 2.149 ns
            Info: + Shortest clock path from clock "senzor_3" to destination register is 5.754 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 12; CLK Node = 'senzor_3'
                Info: 2: + IC(1.455 ns) + CELL(0.624 ns) = 3.024 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~1'
                Info: 3: + IC(0.978 ns) + CELL(0.000 ns) = 4.002 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl'
                Info: 4: + IC(1.382 ns) + CELL(0.370 ns) = 5.754 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
                Info: Total cell delay = 1.939 ns ( 33.70 % )
                Info: Total interconnect delay = 3.815 ns ( 66.30 % )
            Info: - Longest clock path from clock "senzor_3" to source register is 3.605 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 12; CLK Node = 'senzor_3'
                Info: 2: + IC(1.453 ns) + CELL(0.624 ns) = 3.022 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|dreapta~0'
                Info: 3: + IC(0.377 ns) + CELL(0.206 ns) = 3.605 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
                Info: Total cell delay = 1.775 ns ( 49.24 % )
                Info: Total interconnect delay = 1.830 ns ( 50.76 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 1.419 ns
Info: Clock "senzon_1" has Internal fmax of 206.87 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 4.834 ns)
    Info: + Longest register to register delay is 3.391 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.407 ns) + CELL(0.621 ns) = 1.028 ns; Loc. = LCCOMB_X25_Y9_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.114 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.200 ns; Loc. = LCCOMB_X25_Y9_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.286 ns; Loc. = LCCOMB_X25_Y9_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.792 ns; Loc. = LCCOMB_X25_Y9_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 7: + IC(0.372 ns) + CELL(0.366 ns) = 2.530 ns; Loc. = LCCOMB_X25_Y9_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~18'
        Info: 8: + IC(0.655 ns) + CELL(0.206 ns) = 3.391 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.957 ns ( 57.71 % )
        Info: Total interconnect delay = 1.434 ns ( 42.29 % )
    Info: - Smallest clock skew is -0.041 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 5.388 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.362 ns) + CELL(0.206 ns) = 2.513 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.165 ns) + CELL(0.000 ns) = 3.678 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.344 ns) + CELL(0.366 ns) = 5.388 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.517 ns ( 28.16 % )
            Info: Total interconnect delay = 3.871 ns ( 71.84 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 5.429 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.362 ns) + CELL(0.206 ns) = 2.513 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.165 ns) + CELL(0.000 ns) = 3.678 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.385 ns) + CELL(0.366 ns) = 5.429 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.517 ns ( 27.94 % )
            Info: Total interconnect delay = 3.912 ns ( 72.06 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.402 ns
Info: Clock "senzor_5" has Internal fmax of 206.87 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 4.834 ns)
    Info: + Longest register to register delay is 3.391 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.407 ns) + CELL(0.621 ns) = 1.028 ns; Loc. = LCCOMB_X25_Y9_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.114 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.200 ns; Loc. = LCCOMB_X25_Y9_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.286 ns; Loc. = LCCOMB_X25_Y9_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.792 ns; Loc. = LCCOMB_X25_Y9_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 7: + IC(0.372 ns) + CELL(0.366 ns) = 2.530 ns; Loc. = LCCOMB_X25_Y9_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~18'
        Info: 8: + IC(0.655 ns) + CELL(0.206 ns) = 3.391 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.957 ns ( 57.71 % )
        Info: Total interconnect delay = 1.434 ns ( 42.29 % )
    Info: - Smallest clock skew is -0.041 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 5.065 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(0.889 ns) + CELL(0.366 ns) = 2.190 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.165 ns) + CELL(0.000 ns) = 3.355 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.344 ns) + CELL(0.366 ns) = 5.065 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.667 ns ( 32.91 % )
            Info: Total interconnect delay = 3.398 ns ( 67.09 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 5.106 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(0.889 ns) + CELL(0.366 ns) = 2.190 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.165 ns) + CELL(0.000 ns) = 3.355 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.385 ns) + CELL(0.366 ns) = 5.106 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.667 ns ( 32.65 % )
            Info: Total interconnect delay = 3.439 ns ( 67.35 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.402 ns
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Selectie_proba:inst1|circuit[0]" and destination pin or register "Selectie_proba:inst1|circuit[0]" for clock "clk" (Hold time is 174 ps)
    Info: + Largest clock skew is 0.673 ns
        Info: + Longest clock path from clock "clk" to destination register is 21.410 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.615 ns) + CELL(0.970 ns) = 4.179 ns; Loc. = LCFF_X2_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(0.701 ns) + CELL(0.970 ns) = 5.850 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(2.147 ns) + CELL(0.970 ns) = 8.967 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(1.409 ns) + CELL(0.970 ns) = 11.346 ns; Loc. = LCFF_X22_Y7_N5; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
            Info: 7: + IC(0.395 ns) + CELL(0.970 ns) = 12.711 ns; Loc. = LCFF_X22_Y7_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
            Info: 8: + IC(1.067 ns) + CELL(0.970 ns) = 14.748 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
            Info: 9: + IC(0.400 ns) + CELL(0.970 ns) = 16.118 ns; Loc. = LCFF_X24_Y7_N15; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
            Info: 10: + IC(0.723 ns) + CELL(0.970 ns) = 17.811 ns; Loc. = LCFF_X25_Y7_N5; Fanout = 2; REG Node = 'debouncing:inst5|inst'
            Info: 11: + IC(0.443 ns) + CELL(0.623 ns) = 18.877 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
            Info: 12: + IC(1.015 ns) + CELL(0.000 ns) = 19.892 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
            Info: 13: + IC(0.852 ns) + CELL(0.666 ns) = 21.410 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
            Info: Total cell delay = 11.119 ns ( 51.93 % )
            Info: Total interconnect delay = 10.291 ns ( 48.07 % )
        Info: - Shortest clock path from clock "clk" to source register is 20.737 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.615 ns) + CELL(0.970 ns) = 4.179 ns; Loc. = LCFF_X2_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(0.701 ns) + CELL(0.970 ns) = 5.850 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(2.147 ns) + CELL(0.970 ns) = 8.967 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(1.409 ns) + CELL(0.970 ns) = 11.346 ns; Loc. = LCFF_X22_Y7_N5; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
            Info: 7: + IC(0.395 ns) + CELL(0.970 ns) = 12.711 ns; Loc. = LCFF_X22_Y7_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
            Info: 8: + IC(1.067 ns) + CELL(0.970 ns) = 14.748 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
            Info: 9: + IC(0.400 ns) + CELL(0.970 ns) = 16.118 ns; Loc. = LCFF_X24_Y7_N15; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
            Info: 10: + IC(0.723 ns) + CELL(0.970 ns) = 17.811 ns; Loc. = LCFF_X25_Y7_N25; Fanout = 1; REG Node = 'debouncing:inst5|inst1'
            Info: 11: + IC(0.000 ns) + CELL(0.393 ns) = 18.204 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
            Info: 12: + IC(1.015 ns) + CELL(0.000 ns) = 19.219 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
            Info: 13: + IC(0.852 ns) + CELL(0.666 ns) = 20.737 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
            Info: Total cell delay = 10.889 ns ( 52.51 % )
            Info: Total interconnect delay = 9.848 ns ( 47.49 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y9_N2; Fanout = 1; COMB Node = 'Selectie_proba:inst1|circuit[0]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "senzor_2" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Logica_miscare:inst6|stanga" and destination pin or register "Logica_miscare:inst6|factor_dc_driverB[10]" for clock "senzor_2" (Hold time is 386 ps)
    Info: + Largest clock skew is 2.148 ns
        Info: + Longest clock path from clock "senzor_2" to destination register is 5.633 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 9; CLK Node = 'senzor_2'
            Info: 2: + IC(1.753 ns) + CELL(0.206 ns) = 2.904 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~1'
            Info: 3: + IC(0.978 ns) + CELL(0.000 ns) = 3.882 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl'
            Info: 4: + IC(1.381 ns) + CELL(0.370 ns) = 5.633 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[10]'
            Info: Total cell delay = 1.521 ns ( 27.00 % )
            Info: Total interconnect delay = 4.112 ns ( 73.00 % )
        Info: - Shortest clock path from clock "senzor_2" to source register is 3.485 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 9; CLK Node = 'senzor_2'
            Info: 2: + IC(1.749 ns) + CELL(0.206 ns) = 2.900 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|dreapta~0'
            Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 3.485 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
            Info: Total cell delay = 1.357 ns ( 38.94 % )
            Info: Total interconnect delay = 2.128 ns ( 61.06 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: 2: + IC(0.385 ns) + CELL(0.202 ns) = 0.587 ns; Loc. = LCCOMB_X27_Y8_N18; Fanout = 4; COMB Node = 'Logica_miscare:inst6|always0~0'
        Info: 3: + IC(0.386 ns) + CELL(0.206 ns) = 1.179 ns; Loc. = LCCOMB_X27_Y8_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6|factor_dc_driverB[11]~0'
        Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 1.762 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[10]'
        Info: Total cell delay = 0.614 ns ( 34.85 % )
        Info: Total interconnect delay = 1.148 ns ( 65.15 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "senzor_4" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Logica_miscare:inst6|stanga" and destination pin or register "Logica_miscare:inst6|factor_dc_driverB[10]" for clock "senzor_4" (Hold time is 383 ps)
    Info: + Largest clock skew is 2.145 ns
        Info: + Longest clock path from clock "senzor_4" to destination register is 5.482 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 9; CLK Node = 'senzor_4'
            Info: 2: + IC(1.438 ns) + CELL(0.370 ns) = 2.753 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~1'
            Info: 3: + IC(0.978 ns) + CELL(0.000 ns) = 3.731 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl'
            Info: 4: + IC(1.381 ns) + CELL(0.370 ns) = 5.482 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[10]'
            Info: Total cell delay = 1.685 ns ( 30.74 % )
            Info: Total interconnect delay = 3.797 ns ( 69.26 % )
        Info: - Shortest clock path from clock "senzor_4" to source register is 3.337 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 9; CLK Node = 'senzor_4'
            Info: 2: + IC(1.437 ns) + CELL(0.370 ns) = 2.752 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|dreapta~0'
            Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 3.337 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
            Info: Total cell delay = 1.521 ns ( 45.58 % )
            Info: Total interconnect delay = 1.816 ns ( 54.42 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: 2: + IC(0.385 ns) + CELL(0.202 ns) = 0.587 ns; Loc. = LCCOMB_X27_Y8_N18; Fanout = 4; COMB Node = 'Logica_miscare:inst6|always0~0'
        Info: 3: + IC(0.386 ns) + CELL(0.206 ns) = 1.179 ns; Loc. = LCCOMB_X27_Y8_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6|factor_dc_driverB[11]~0'
        Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 1.762 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[10]'
        Info: Total cell delay = 0.614 ns ( 34.85 % )
        Info: Total interconnect delay = 1.148 ns ( 65.15 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "senzor_3" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Logica_miscare:inst6|stanga" and destination pin or register "Logica_miscare:inst6|factor_dc_driverB[10]" for clock "senzor_3" (Hold time is 384 ps)
    Info: + Largest clock skew is 2.146 ns
        Info: + Longest clock path from clock "senzor_3" to destination register is 5.753 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 12; CLK Node = 'senzor_3'
            Info: 2: + IC(1.455 ns) + CELL(0.624 ns) = 3.024 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~1'
            Info: 3: + IC(0.978 ns) + CELL(0.000 ns) = 4.002 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl'
            Info: 4: + IC(1.381 ns) + CELL(0.370 ns) = 5.753 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[10]'
            Info: Total cell delay = 1.939 ns ( 33.70 % )
            Info: Total interconnect delay = 3.814 ns ( 66.30 % )
        Info: - Shortest clock path from clock "senzor_3" to source register is 3.607 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 12; CLK Node = 'senzor_3'
            Info: 2: + IC(1.453 ns) + CELL(0.624 ns) = 3.022 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|dreapta~0'
            Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 3.607 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
            Info: Total cell delay = 1.775 ns ( 49.21 % )
            Info: Total interconnect delay = 1.832 ns ( 50.79 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: 2: + IC(0.385 ns) + CELL(0.202 ns) = 0.587 ns; Loc. = LCCOMB_X27_Y8_N18; Fanout = 4; COMB Node = 'Logica_miscare:inst6|always0~0'
        Info: 3: + IC(0.386 ns) + CELL(0.206 ns) = 1.179 ns; Loc. = LCCOMB_X27_Y8_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6|factor_dc_driverB[11]~0'
        Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 1.762 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[10]'
        Info: Total cell delay = 0.614 ns ( 34.85 % )
        Info: Total interconnect delay = 1.148 ns ( 65.15 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Logica_miscare:inst6|stanga" (data pin = "senzor_4", clock pin = "senzor_4") is 5.957 ns
    Info: + Longest pin to register delay is 7.706 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 9; CLK Node = 'senzor_4'
        Info: 2: + IC(6.110 ns) + CELL(0.651 ns) = 7.706 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.596 ns ( 20.71 % )
        Info: Total interconnect delay = 6.110 ns ( 79.29 % )
    Info: + Micro setup delay of destination is 1.588 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 3.337 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 9; CLK Node = 'senzor_4'
        Info: 2: + IC(1.437 ns) + CELL(0.370 ns) = 2.752 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|dreapta~0'
        Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 3.337 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.521 ns ( 45.58 % )
        Info: Total interconnect delay = 1.816 ns ( 54.42 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Selectie_proba:inst1|circuit[1]" is 34.345 ns
    Info: + Longest clock path from clock "clk" to source register is 21.410 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(0.615 ns) + CELL(0.970 ns) = 4.179 ns; Loc. = LCFF_X2_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.701 ns) + CELL(0.970 ns) = 5.850 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(2.147 ns) + CELL(0.970 ns) = 8.967 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.409 ns) + CELL(0.970 ns) = 11.346 ns; Loc. = LCFF_X22_Y7_N5; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.395 ns) + CELL(0.970 ns) = 12.711 ns; Loc. = LCFF_X22_Y7_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.067 ns) + CELL(0.970 ns) = 14.748 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.400 ns) + CELL(0.970 ns) = 16.118 ns; Loc. = LCFF_X24_Y7_N15; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.723 ns) + CELL(0.970 ns) = 17.811 ns; Loc. = LCFF_X25_Y7_N5; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.443 ns) + CELL(0.623 ns) = 18.877 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(1.015 ns) + CELL(0.000 ns) = 19.892 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.852 ns) + CELL(0.666 ns) = 21.410 ns; Loc. = LCFF_X26_Y9_N9; Fanout = 13; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: Total cell delay = 11.119 ns ( 51.93 % )
        Info: Total interconnect delay = 10.291 ns ( 48.07 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 12.631 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N9; Fanout = 13; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 2: + IC(0.507 ns) + CELL(0.370 ns) = 0.877 ns; Loc. = LCCOMB_X26_Y9_N16; Fanout = 2; COMB Node = 'Selectie_proba:inst1|Decoder0~1'
        Info: 3: + IC(0.369 ns) + CELL(0.370 ns) = 1.616 ns; Loc. = LCCOMB_X26_Y9_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~2'
        Info: 4: + IC(1.562 ns) + CELL(0.604 ns) = 3.782 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~4'
        Info: 5: + IC(1.446 ns) + CELL(0.651 ns) = 5.879 ns; Loc. = LCCOMB_X27_Y8_N0; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~3'
        Info: 6: + IC(3.516 ns) + CELL(3.236 ns) = 12.631 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 5.231 ns ( 41.41 % )
        Info: Total interconnect delay = 7.400 ns ( 58.59 % )
Info: Longest tpd from source pin "senzor_5" to destination pin "B_IN4_D1" is 18.646 ns
    Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
    Info: 2: + IC(6.046 ns) + CELL(0.650 ns) = 7.631 ns; Loc. = LCCOMB_X26_Y9_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~2'
    Info: 3: + IC(1.562 ns) + CELL(0.604 ns) = 9.797 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~4'
    Info: 4: + IC(1.446 ns) + CELL(0.651 ns) = 11.894 ns; Loc. = LCCOMB_X27_Y8_N0; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~3'
    Info: 5: + IC(3.516 ns) + CELL(3.236 ns) = 18.646 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
    Info: Total cell delay = 6.076 ns ( 32.59 % )
    Info: Total interconnect delay = 12.570 ns ( 67.41 % )
Info: th for register "debouncing:inst16|inst" (data pin = "buton_START_STOP", clock pin = "clk") is 10.555 ns
    Info: + Longest clock path from clock "clk" to destination register is 17.507 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(0.615 ns) + CELL(0.970 ns) = 4.179 ns; Loc. = LCFF_X2_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.701 ns) + CELL(0.970 ns) = 5.850 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(2.147 ns) + CELL(0.970 ns) = 8.967 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.409 ns) + CELL(0.970 ns) = 11.346 ns; Loc. = LCFF_X22_Y7_N5; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.395 ns) + CELL(0.970 ns) = 12.711 ns; Loc. = LCFF_X22_Y7_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.067 ns) + CELL(0.970 ns) = 14.748 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.400 ns) + CELL(0.970 ns) = 16.118 ns; Loc. = LCFF_X24_Y7_N15; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.723 ns) + CELL(0.666 ns) = 17.507 ns; Loc. = LCFF_X25_Y7_N3; Fanout = 2; REG Node = 'debouncing:inst16|inst'
        Info: Total cell delay = 9.526 ns ( 54.41 % )
        Info: Total interconnect delay = 7.981 ns ( 45.59 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.258 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'buton_START_STOP'
        Info: 2: + IC(6.009 ns) + CELL(0.206 ns) = 7.150 ns; Loc. = LCCOMB_X25_Y7_N2; Fanout = 1; COMB Node = 'debouncing:inst16|inst~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.258 ns; Loc. = LCFF_X25_Y7_N3; Fanout = 2; REG Node = 'debouncing:inst16|inst'
        Info: Total cell delay = 1.249 ns ( 17.21 % )
        Info: Total interconnect delay = 6.009 ns ( 82.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Tue May 14 00:26:12 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


