============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  09:33:48 am
  Module:                 b14
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Pin                  Type      Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock clk)                  launch                                  0 R 
IR_reg[8]/CK                                           0    +0       0 R 
IR_reg[8]/Q                  SDFFRHQX1       2  0.6   27  +206     206 F 
fopt38044/A                                                 +0     206   
fopt38044/Y                  INVX1           1  0.5   22   +29     236 R 
ADD_TC_OP_spec1_g1547/A                                     +0     236   
ADD_TC_OP_spec1_g1547/Y      CLKAND2X3       2  1.8   29   +98     334 R 
ADD_TC_OP_spec1_g1518/B                                     +0     334   
ADD_TC_OP_spec1_g1518/Y      NAND2X4         1  0.7   49   +49     383 F 
ADD_TC_OP_spec1_g1474/A                                     +0     383   
ADD_TC_OP_spec1_g1474/Y      NOR2X2          1  1.0   53   +67     449 R 
ADD_TC_OP_spec1_g1462/A                                     +0     449   
ADD_TC_OP_spec1_g1462/Y      CLKAND2X6      10  5.0   36  +115     564 R 
fopt38480/A                                                 +0     564   
fopt38480/Y                  INVX2           4  1.2   29   +38     602 F 
ADD_TC_OP_spec1_g1452/B                                     +0     602   
ADD_TC_OP_spec1_g1452/Y      NOR2X1          1  0.4   46   +46     648 R 
g38628/B                                                    +0     648   
g38628/Y                     XNOR2XL         1  0.4   29  +114     762 R 
g31229__5526/B1                                             +0     762   
g31229__5526/Y               AOI22X1         1  0.7  118   +70     833 F 
fopt68/A                                                    +0     833   
fopt68/Y                     INVX2           3  3.2   57   +87     920 R 
fopt67/A                                                    +0     920   
fopt67/Y                     CLKINVX6       27 11.7   70   +66     986 F 
fopt66/A                                                    +0     986   
fopt66/Y                     INVX3           5  3.2   39   +54    1040 R 
fopt65/A                                                    +0    1040   
fopt65/Y                     CLKINVX4       10  3.7   38   +43    1083 F 
g30949__2883/B                                              +0    1083   
g30949__2883/Y               NOR2BX1         1  0.4   46   +51    1134 R 
g30934__3680/B0                                             +0    1134   
g30934__3680/Y               AOI21X1         1  0.7   88   +49    1183 F 
g30841__9945/A1                                             +0    1183   
g30841__9945/Y               OAI21X2         6  2.2   95  +105    1288 R 
inc_add_466_25_g5281/B                                      +0    1288   
inc_add_466_25_g5281/Y       NAND2X1         4  1.1  100  +114    1402 F 
inc_add_466_25_g5254/A                                      +0    1402   
inc_add_466_25_g5254/Y       OR2XL           1  0.7   47  +142    1544 F 
inc_add_466_25_g5233/C                                      +0    1544   
inc_add_466_25_g5233/Y       NOR3X2          2  0.7   76   +70    1613 R 
inc_add_466_25_g5219/B                                      +0    1613   
inc_add_466_25_g5219/Y       CLKAND2X3       9  4.4   47  +124    1737 R 
inc_add_466_25_g5212/A                                      +0    1737   
inc_add_466_25_g5212/Y       INVX3           7  2.4   36   +45    1782 F 
inc_add_466_25_g5202/B                                      +0    1782   
inc_add_466_25_g5202/Y       NOR2X2          3  1.2   55   +53    1835 R 
inc_add_466_25_g5182/B                                      +0    1835   
inc_add_466_25_g5182/Y       NAND2X1         1  0.5   65   +74    1909 F 
inc_add_466_25_g5156/S0                                     +0    1909   
inc_add_466_25_g5156/Y       MXI2X1          1  0.4   66   +71    1981 R 
g37715/A1                                                   +0    1981   
g37715/Y                     AOI21X1         3  0.7   93  +106    2087 F 
g37598/B                                                    +0    2087   
g37598/Y                     NOR2X1          1  0.4   54   +81    2168 R 
g37393/B0                                                   +0    2168   
g37393/Y                     AOI21X1         1  0.4   78   +50    2218 F 
g37308/A                                                    +0    2218   
g37308/Y                     NAND2X1         2  0.8   45   +68    2286 R 
reg1_reg[28]/SI         <<<  SDFFRHQX1                      +0    2286   
reg1_reg[28]/CK              setup                     0  +214    2500 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                              2500 R 
-------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :       0ps 
Start-point  : IR_reg[8]/CK
End-point    : reg1_reg[28]/SI

