#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Feb 18 21:30:36 2023
# Process ID: 13696
# Current directory: C:/Demo_1602/vivado
# Command line: vivado.exe -mode batch -source make_bitstream.tcl -notrace
# Log file: C:/Demo_1602/vivado/vivado.log
# Journal file: C:/Demo_1602/vivado\vivado.jou
# Running On: Envy-16, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 34056 MB
#-----------------------------------------------------------
source make_bitstream.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Demo_1602/iprepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1937.676 ; gain = 0.000
Reading block design file <C:/Demo_1602/vivado/block_design/block_design.srcs/sources_1/bd/rfsoc_radio/rfsoc_radio.bd>...
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma
Adding component instance block -- UoS:RFSoC:inspector:1.0 - data_inspector_module
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - s_axi_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma
Adding component instance block -- UoS:RFSoC:inspector:1.0 - data_inspector_module
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - s_axi_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- User_Company:SysGen:transmitter:1.0 - transmitter_0
Adding component instance block -- xilinx.com:ip:tx_signal_ip:2.0 - tx_signal_ip_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_rx
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_tx
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_tx/M_AXIS_MM2S. Setting parameter on /axi_dma_tx/M_AXIS_MM2S failed
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - lmk_reset_low
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_adc0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_dac1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- UoS:RFSoC:receiver:1.0 - receiver
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_99M
Adding component instance block -- xilinx.com:ip:usp_rf_data_converter:2.6 - usp_rf_data_converter
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc2_clk' frequency is set to 64000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 128000000
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - zynq_ultra_ps_e
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Successfully read diagram <rfsoc_radio> from block design file <./block_design/block_design.srcs/sources_1/bd/rfsoc_radio/rfsoc_radio.bd>
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /Tx/transmitter_0/s_axis_data(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}) and /axi_dma_tx/M_AXIS_MM2S(undef)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /DataInspectorTx/data_inspector_module/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}) and /Tx/transmitter_0/m_axis_op(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 34} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}})
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /Tx/transmitter_0/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}) and /Tx/tx_signal_ip_0/AXI4_Stream_Master(undef)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e/S_AXI_HP0_FPD(1) and /axi_mem_intercon/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e/S_AXI_HP0_FPD(1) and /axi_mem_intercon/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e/S_AXI_HP2_FPD(1) and /axi_mem_intercon_1/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e/S_AXI_HP2_FPD(1) and /axi_mem_intercon_1/xbar/M00_AXI(0)
WARNING: [BD 41-926] Following properties on interface pin /Tx/tx_signal_ip_0/AXI4_Stream_Slave have been updated from connected ip, but BD cell '/Tx/tx_signal_ip_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}

Please resolve any mismatches by directly setting properties on BD cell </Tx/tx_signal_ip_0> to completely resolve these warnings.
WARNING: [BD 41-1271] The connection to the pin: /Tx/transmitter_0/m_axis_data_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: transmitter_0_m_axis_data 
WARNING: [BD 41-1271] The connection to the pin: /Tx/transmitter_0/m_axis_data_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: transmitter_0_m_axis_data 
WARNING: [BD 41-1271] The connection to the pin: /Tx/transmitter_0/m_axis_data_tlast has been overridden by the user. This pin will not be connected as a part of the interface connection: transmitter_0_m_axis_data 
WARNING: [BD 41-1271] The connection to the pin: /Tx/tx_signal_ip_0/AXI4_Stream_Slave_TREADY has been overridden by the user. This pin will not be connected as a part of the interface connection: transmitter_0_m_axis_data 
Wrote  : <C:\Demo_1602\vivado\block_design\block_design.srcs\sources_1\bd\rfsoc_radio\rfsoc_radio.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DataInspectorTx/data_inspector_module/s_axis_tdata'(32) to pin: '/DataInspectorTx/S_AXIS_tdata'(34) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp4_awid'(6) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp4_arid'(6) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_awid'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_arid'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/synth/rfsoc_radio.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DataInspectorTx/data_inspector_module/s_axis_tdata'(32) to pin: '/DataInspectorTx/S_AXIS_tdata'(34) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp4_awid'(6) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp4_arid'(6) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_awid'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_arid'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/sim/rfsoc_radio.vhd
VHDL Output written to : c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/hdl/rfsoc_radio_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1937.676 ; gain = 0.000
INFO: [Project 1-1716] Could not find the wrapper file ./block_design/block_design.srcs/sources_1/bd/rfsoc_radio/hdl/rfsoc_radio_wrapper.vhd, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file ./block_design/block_design.gen/sources_1/bd/rfsoc_radio/hdl/rfsoc_radio_wrapper.vhd, adding it to Project
INFO: [BD 41-1662] The design 'rfsoc_radio.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /Tx/transmitter_0/m_axis_data_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: transmitter_0_m_axis_data 
WARNING: [BD 41-1271] The connection to the pin: /Tx/transmitter_0/m_axis_data_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: transmitter_0_m_axis_data 
WARNING: [BD 41-1271] The connection to the pin: /Tx/transmitter_0/m_axis_data_tlast has been overridden by the user. This pin will not be connected as a part of the interface connection: transmitter_0_m_axis_data 
WARNING: [BD 41-1271] The connection to the pin: /Tx/tx_signal_ip_0/AXI4_Stream_Slave_TREADY has been overridden by the user. This pin will not be connected as a part of the interface connection: transmitter_0_m_axis_data 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DataInspectorTx/data_inspector_module/s_axis_tdata'(32) to pin: '/DataInspectorTx/S_AXIS_tdata'(34) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp4_awid'(6) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp4_arid'(6) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_awid'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_arid'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/synth/rfsoc_radio.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DataInspectorTx/data_inspector_module/s_axis_tdata'(32) to pin: '/DataInspectorTx/S_AXIS_tdata'(34) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp4_awid'(6) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp4_arid'(6) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_awid'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_arid'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/sim/rfsoc_radio.vhd
VHDL Output written to : c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/hdl/rfsoc_radio_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataInspectorRx/axi_dma .
WARNING: [IP_Flow 19-519] IP 'rfsoc_radio_data_inspector_module_0' detected a language mismatch between 'Verilog Synthesis Wrapper' and 'VHDL Synthesis' output products. Please check with the IP provider to see if this is expected.
WARNING: [IP_Flow 19-519] IP 'rfsoc_radio_data_inspector_module_0' detected a language mismatch between 'Verilog Simulation Wrapper' and 'VHDL Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [IP_Flow 19-3422] Upgraded inspector_c_counter_binary_v12_0_i0 (Binary Counter 12.0) from revision 14 to revision 15
INFO: [IP_Flow 19-3422] Upgraded inspector_fifo_generator_i0 (FIFO Generator 13.2) from revision 5 to revision 7
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataInspectorRx/data_inspector_module .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataInspectorRx/s_axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataInspectorTx/axi_dma .
WARNING: [IP_Flow 19-519] IP 'rfsoc_radio_data_inspector_module_1' detected a language mismatch between 'Verilog Synthesis Wrapper' and 'VHDL Synthesis' output products. Please check with the IP provider to see if this is expected.
WARNING: [IP_Flow 19-519] IP 'rfsoc_radio_data_inspector_module_1' detected a language mismatch between 'Verilog Simulation Wrapper' and 'VHDL Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataInspectorTx/data_inspector_module .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataInspectorTx/s_axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Tx/transmitter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Tx/tx_signal_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_rx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_tx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmk_reset_low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_adc0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_dac1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/xbar .
WARNING: [IP_Flow 19-519] IP 'rfsoc_radio_receiver_0' detected a language mismatch between 'Verilog Synthesis Wrapper' and 'VHDL Synthesis' output products. Please check with the IP provider to see if this is expected.
WARNING: [IP_Flow 19-519] IP 'rfsoc_radio_receiver_0' detected a language mismatch between 'Verilog Simulation Wrapper' and 'VHDL Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [IP_Flow 19-3422] Upgraded receiver_c_counter_binary_v12_0_i0 (Binary Counter 12.0) from revision 14 to revision 15
INFO: [IP_Flow 19-3422] Upgraded receiver_c_counter_binary_v12_0_i1 (Binary Counter 12.0) from revision 14 to revision 15
INFO: [IP_Flow 19-3422] Upgraded receiver_c_counter_binary_v12_0_i2 (Binary Counter 12.0) from revision 14 to revision 15
INFO: [IP_Flow 19-3422] Upgraded receiver_c_counter_binary_v12_0_i3 (Binary Counter 12.0) from revision 14 to revision 15
INFO: [IP_Flow 19-3422] Upgraded receiver_cic_compiler_v4_0_i0 (CIC Compiler 4.0) from revision 15 to revision 16
INFO: [IP_Flow 19-3422] Upgraded receiver_cmpy_v6_0_i0 (Complex Multiplier 6.0) from revision 19 to revision 21
INFO: [IP_Flow 19-3422] Upgraded receiver_cmpy_v6_0_i1 (Complex Multiplier 6.0) from revision 19 to revision 21
INFO: [IP_Flow 19-3422] Upgraded receiver_cmpy_v6_0_i2 (Complex Multiplier 6.0) from revision 19 to revision 21
INFO: [IP_Flow 19-3422] Upgraded receiver_fifo_generator_i0 (FIFO Generator 13.2) from revision 5 to revision 7
INFO: [IP_Flow 19-3422] Upgraded receiver_fifo_generator_i1 (FIFO Generator 13.2) from revision 5 to revision 7
INFO: [IP_Flow 19-3422] Upgraded receiver_fir_compiler_v7_2_i0 (FIR Compiler 7.2) from revision 15 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_fir_compiler_v7_2_i1 (FIR Compiler 7.2) from revision 15 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_fir_compiler_v7_2_i2 (FIR Compiler 7.2) from revision 15 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i0 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i1 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i2 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i3 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i4 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i5 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i6 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i7 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i8 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_xfft_v9_1_i0 (Fast Fourier Transform 9.1) from revision 5 to revision 8
INFO: [BD 41-1029] Generation completed for the IP Integrator block receiver .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_99M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usp_rf_data_converter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.4-0] rfsoc_radio_zynq_ultra_ps_e_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_0/rfsoc_radio_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_1/rfsoc_radio_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_2/rfsoc_radio_auto_us_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_3/rfsoc_radio_auto_us_3_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_ds_0/rfsoc_radio_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_pc_0/rfsoc_radio_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_0/rfsoc_radio_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_1/rfsoc_radio_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/m02_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_2/rfsoc_radio_auto_cc_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/m04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_3/rfsoc_radio_auto_cc_3_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/m05_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_4/rfsoc_radio_auto_cc_4_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/m06_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_5/rfsoc_radio_auto_cc_5_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/m07_couplers/auto_cc .
Exporting to file c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/hw_handoff/rfsoc_radio.hwh
Generated Hardware Definition File c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/synth/rfsoc_radio.hwdef
[Sat Feb 18 21:32:14 2023] Launched rfsoc_radio_axi_dma_1_synth_1, rfsoc_radio_data_inspector_module_1_synth_1, rfsoc_radio_xbar_3_synth_1, rfsoc_radio_tx_signal_ip_0_0_synth_1, rfsoc_radio_axi_dma_tx_0_synth_1, rfsoc_radio_receiver_0_synth_1, rfsoc_radio_rst_ps8_99M_0_synth_1, rfsoc_radio_axi_intc_0_synth_1, rfsoc_radio_axi_dma_rx_0_synth_1, rfsoc_radio_xbar_2_synth_1, rfsoc_radio_proc_sys_reset_adc0_0_synth_1, rfsoc_radio_proc_sys_reset_dac1_0_synth_1, rfsoc_radio_transmitter_0_0_synth_1, rfsoc_radio_xbar_4_synth_1, rfsoc_radio_usp_rf_data_converter_0_synth_1, rfsoc_radio_zynq_ultra_ps_e_0_synth_1, rfsoc_radio_auto_pc_0_synth_1, rfsoc_radio_auto_cc_3_synth_1, rfsoc_radio_auto_cc_5_synth_1, rfsoc_radio_auto_ds_0_synth_1, rfsoc_radio_auto_us_1_synth_1, rfsoc_radio_auto_cc_1_synth_1, rfsoc_radio_auto_us_0_synth_1, rfsoc_radio_auto_cc_0_synth_1, rfsoc_radio_auto_cc_4_synth_1, rfsoc_radio_auto_cc_2_synth_1, rfsoc_radio_auto_us_2_synth_1, rfsoc_radio_auto_us_3_synth_1, rfsoc_radio_xbar_1_synth_1, rfsoc_radio_axi_dma_0_synth_1, rfsoc_radio_data_inspector_module_0_synth_1, rfsoc_radio_xbar_0_synth_1, synth_1...
Run output will be captured here:
rfsoc_radio_axi_dma_1_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_axi_dma_1_synth_1/runme.log
rfsoc_radio_data_inspector_module_1_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_data_inspector_module_1_synth_1/runme.log
rfsoc_radio_xbar_3_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_xbar_3_synth_1/runme.log
rfsoc_radio_tx_signal_ip_0_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_tx_signal_ip_0_0_synth_1/runme.log
rfsoc_radio_axi_dma_tx_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_axi_dma_tx_0_synth_1/runme.log
rfsoc_radio_receiver_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_receiver_0_synth_1/runme.log
rfsoc_radio_rst_ps8_99M_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_rst_ps8_99M_0_synth_1/runme.log
rfsoc_radio_axi_intc_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_axi_intc_0_synth_1/runme.log
rfsoc_radio_axi_dma_rx_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_axi_dma_rx_0_synth_1/runme.log
rfsoc_radio_xbar_2_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_xbar_2_synth_1/runme.log
rfsoc_radio_proc_sys_reset_adc0_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_proc_sys_reset_adc0_0_synth_1/runme.log
rfsoc_radio_proc_sys_reset_dac1_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_proc_sys_reset_dac1_0_synth_1/runme.log
rfsoc_radio_transmitter_0_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_transmitter_0_0_synth_1/runme.log
rfsoc_radio_xbar_4_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_xbar_4_synth_1/runme.log
rfsoc_radio_usp_rf_data_converter_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_usp_rf_data_converter_0_synth_1/runme.log
rfsoc_radio_zynq_ultra_ps_e_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_zynq_ultra_ps_e_0_synth_1/runme.log
rfsoc_radio_auto_pc_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_pc_0_synth_1/runme.log
rfsoc_radio_auto_cc_3_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_cc_3_synth_1/runme.log
rfsoc_radio_auto_cc_5_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_cc_5_synth_1/runme.log
rfsoc_radio_auto_ds_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_ds_0_synth_1/runme.log
rfsoc_radio_auto_us_1_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_us_1_synth_1/runme.log
rfsoc_radio_auto_cc_1_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_cc_1_synth_1/runme.log
rfsoc_radio_auto_us_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_us_0_synth_1/runme.log
rfsoc_radio_auto_cc_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_cc_0_synth_1/runme.log
rfsoc_radio_auto_cc_4_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_cc_4_synth_1/runme.log
rfsoc_radio_auto_cc_2_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_cc_2_synth_1/runme.log
rfsoc_radio_auto_us_2_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_us_2_synth_1/runme.log
rfsoc_radio_auto_us_3_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_us_3_synth_1/runme.log
rfsoc_radio_xbar_1_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_xbar_1_synth_1/runme.log
rfsoc_radio_axi_dma_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_axi_dma_0_synth_1/runme.log
rfsoc_radio_data_inspector_module_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_data_inspector_module_0_synth_1/runme.log
rfsoc_radio_xbar_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_xbar_0_synth_1/runme.log
synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/synth_1/runme.log
[Sat Feb 18 21:32:14 2023] Launched impl_1...
Run output will be captured here: C:/Demo_1602/vivado/block_design/block_design.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:01:11 . Memory (MB): peak = 1967.477 ; gain = 29.801
[Sat Feb 18 21:32:14 2023] Waiting for impl_1 to finish...
[Sat Feb 18 21:34:14 2023] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'rfsoc_radio_axi_dma_1_synth_1', 'rfsoc_radio_data_inspector_module_1_synth_1', 'rfsoc_radio_xbar_3_synth_1', 'rfsoc_radio_tx_signal_ip_0_0_synth_1', 'rfsoc_radio_axi_dma_tx_0_synth_1', 'rfsoc_radio_receiver_0_synth_1', 'rfsoc_radio_rst_ps8_99M_0_synth_1', 'rfsoc_radio_axi_intc_0_synth_1', 'rfsoc_radio_axi_dma_rx_0_synth_1', 'rfsoc_radio_xbar_2_synth_1', 'rfsoc_radio_proc_sys_reset_adc0_0_synth_1', 'rfsoc_radio_proc_sys_reset_dac1_0_synth_1', 'rfsoc_radio_transmitter_0_0_synth_1', 'rfsoc_radio_xbar_4_synth_1', 'rfsoc_radio_usp_rf_data_converter_0_synth_1', 'rfsoc_radio_zynq_ultra_ps_e_0_synth_1', 'rfsoc_radio_auto_pc_0_synth_1', 'rfsoc_radio_auto_cc_3_synth_1', 'rfsoc_radio_auto_cc_5_synth_1', 'rfsoc_radio_auto_ds_0_synth_1', 'rfsoc_radio_auto_us_1_synth_1', 'rfsoc_radio_auto_cc_1_synth_1', 'rfsoc_radio_auto_us_0_synth_1', 'rfsoc_radio_auto_cc_0_synth_1', 'rfsoc_radio_auto_cc_4_synth_1', 'rfsoc_radio_auto_cc_2_synth_1', 'rfsoc_radio_auto_us_2_synth_1', 'rfsoc_radio_xbar_1_synth_1', 'rfsoc_radio_axi_dma_0_synth_1', 'rfsoc_radio_data_inspector_module_0_synth_1', 'rfsoc_radio_xbar_0_synth_1'
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:02:00 . Memory (MB): peak = 1967.477 ; gain = 0.000
error copying "./block_design/block_design.runs/impl_1/rfsoc_radio_wrapper.bit": no such file or directory
    while executing
"file copy -force ./${overlay_name}/${overlay_name}.runs/impl_1/${design_name}_wrapper.bit ./bitstream/${design_name}.bit"
    (file "make_bitstream.tcl" line 20)
INFO: [Common 17-206] Exiting Vivado at Sat Feb 18 21:34:14 2023...
