Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 17 17:14:11 2021
| Host         : BallooniMagic running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |            5 |
| Yes          | No                    | No                     |              30 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------------------------+----------------------------------+------------------+----------------+
|    Clock Signal    |                   Enable Signal                  |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------------------------+----------------------------------+------------------+----------------+
|  top_clk_IBUF_BUFG | BCD_ALU/MULITPLY/P_temp0                         |                                  |                1 |              1 |
|  top_clk_IBUF_BUFG | BCD_ALU/DIV/division_temp0                       |                                  |                1 |              1 |
|  top_clk_IBUF_BUFG | BCD_ALU/DIV/Q_temp[3]_i_1__0_n_0                 |                                  |                1 |              4 |
|  top_clk_IBUF_BUFG | BCD_ALU/DIV/Q_temp[3]_i_1__0_n_0                 | BCD_ALU/DIV/Q_temp[7]_i_1__0_n_0 |                1 |              4 |
|  top_clk_IBUF_BUFG | BCD_ALU/MULITPLY/FSM_onehot_ps_state_reg_n_0_[2] |                                  |                2 |              8 |
|  top_clk_IBUF_BUFG | BCD_ALU/MULITPLY/P_temp                          | BCD_ALU/MULITPLY/P_temp0         |                2 |              8 |
|  top_clk_IBUF_BUFG | BCD_ALU/MULITPLY/ps_state__0[1]                  |                                  |                3 |              8 |
|  top_clk_IBUF_BUFG | BCD_ALU/DIV/division_temp                        | BCD_ALU/DIV/division_temp0       |                3 |              8 |
|  top_clk_IBUF_BUFG | BCD_ALU/DIV/FSM_onehot_ps_state_reg_n_0_[2]      |                                  |                2 |              8 |
|  top_clk_IBUF_BUFG |                                                  |                                  |                4 |             12 |
|  top_clk_IBUF_BUFG |                                                  | top_rst_IBUF                     |                5 |             19 |
+--------------------+--------------------------------------------------+----------------------------------+------------------+----------------+


