

================================================================
== Vivado HLS Report for 'Ethernet_demux'
================================================================
* Date:           Fri Mar  3 10:30:23 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Ethernet_Demux
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     1.161|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%state_V_load = load i4* @state_V, align 1" [Ethernet_Demux/ethernet_demux.cpp:208]   --->   Operation 4 'load' 'state_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i4 %state_V_load to i3" [Ethernet_Demux/ethernet_demux.cpp:208]   --->   Operation 5 'trunc' 'trunc_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.72ns)   --->   "switch i4 %state_V_load, label %6 [
    i4 0, label %0
    i4 3, label %1
    i4 4, label %2
    i4 5, label %3
    i4 6, label %4
    i4 7, label %5
  ]" [Ethernet_Demux/ethernet_demux.cpp:209]   --->   Operation 6 'switch' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_11 = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %eth_data_rx_V_data_V, i1* %eth_data_rx_V_user_V, i16* %eth_data_rx_V_keep_V, i1* %eth_data_rx_V_last_V)" [Ethernet_Demux/ethernet_demux.cpp:312]   --->   Operation 7 'read' 'empty_11' <Predicate = (state_V_load == 7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_user_V_4 = extractvalue { i128, i1, i16, i1 } %empty_11, 1" [Ethernet_Demux/ethernet_demux.cpp:312]   --->   Operation 8 'extractvalue' 'tmp_user_V_4' <Predicate = (state_V_load == 7)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node select_ln313)   --->   "%tmp_last_V_3 = extractvalue { i128, i1, i16, i1 } %empty_11, 3" [Ethernet_Demux/ethernet_demux.cpp:312]   --->   Operation 9 'extractvalue' 'tmp_last_V_3' <Predicate = (state_V_load == 7)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.69ns)   --->   "store i1 %tmp_user_V_4, i1* @eth_data_in_user_V, align 16" [Ethernet_Demux/../lib/oran_header.h:19->Ethernet_Demux/ethernet_demux.cpp:312]   --->   Operation 10 'store' <Predicate = (state_V_load == 7)> <Delay = 0.69>
ST_1 : Operation 11 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln313 = select i1 %tmp_last_V_3, i4 0, i4 7" [Ethernet_Demux/ethernet_demux.cpp:313]   --->   Operation 11 'select' 'select_ln313' <Predicate = (state_V_load == 7)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.77ns)   --->   "store i4 %select_ln313, i4* @state_V, align 1" [Ethernet_Demux/ethernet_demux.cpp:314]   --->   Operation 12 'store' <Predicate = (state_V_load == 7)> <Delay = 0.77>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_10 = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %eth_data_rx_V_data_V, i1* %eth_data_rx_V_user_V, i16* %eth_data_rx_V_keep_V, i1* %eth_data_rx_V_last_V)" [Ethernet_Demux/ethernet_demux.cpp:301]   --->   Operation 13 'read' 'empty_10' <Predicate = (state_V_load == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i128, i1, i16, i1 } %empty_10, 0" [Ethernet_Demux/ethernet_demux.cpp:301]   --->   Operation 14 'extractvalue' 'tmp_data_V_3' <Predicate = (state_V_load == 6)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_user_V_3 = extractvalue { i128, i1, i16, i1 } %empty_10, 1" [Ethernet_Demux/ethernet_demux.cpp:301]   --->   Operation 15 'extractvalue' 'tmp_user_V_3' <Predicate = (state_V_load == 6)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_keep_V_2 = extractvalue { i128, i1, i16, i1 } %empty_10, 2" [Ethernet_Demux/ethernet_demux.cpp:301]   --->   Operation 16 'extractvalue' 'tmp_keep_V_2' <Predicate = (state_V_load == 6)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i128, i1, i16, i1 } %empty_10, 3" [Ethernet_Demux/ethernet_demux.cpp:301]   --->   Operation 17 'extractvalue' 'tmp_last_V_2' <Predicate = (state_V_load == 6)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.69ns)   --->   "store i1 %tmp_user_V_3, i1* @eth_data_in_user_V, align 16" [Ethernet_Demux/../lib/oran_header.h:19->Ethernet_Demux/ethernet_demux.cpp:301]   --->   Operation 18 'store' <Predicate = (state_V_load == 6)> <Delay = 0.69>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_V = call i80 @_ssdm_op_Read.ap_none.i80P(i80* %rx_tstamp_in_V)" [Ethernet_Demux/ethernet_demux.cpp:303]   --->   Operation 19 'read' 'tmp_V' <Predicate = (state_V_load == 6)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.39ns)   --->   "%select_ln304 = select i1 %tmp_last_V_2, i4 0, i4 6" [Ethernet_Demux/ethernet_demux.cpp:304]   --->   Operation 20 'select' 'select_ln304' <Predicate = (state_V_load == 6)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.77ns)   --->   "store i4 %select_ln304, i4* @state_V, align 1" [Ethernet_Demux/ethernet_demux.cpp:305]   --->   Operation 21 'store' <Predicate = (state_V_load == 6)> <Delay = 0.77>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_9 = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %eth_data_rx_V_data_V, i1* %eth_data_rx_V_user_V, i16* %eth_data_rx_V_keep_V, i1* %eth_data_rx_V_last_V)" [Ethernet_Demux/ethernet_demux.cpp:291]   --->   Operation 22 'read' 'empty_9' <Predicate = (state_V_load == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i128, i1, i16, i1 } %empty_9, 0" [Ethernet_Demux/ethernet_demux.cpp:291]   --->   Operation 23 'extractvalue' 'tmp_data_V_2' <Predicate = (state_V_load == 5)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_user_V_2 = extractvalue { i128, i1, i16, i1 } %empty_9, 1" [Ethernet_Demux/ethernet_demux.cpp:291]   --->   Operation 24 'extractvalue' 'tmp_user_V_2' <Predicate = (state_V_load == 5)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = extractvalue { i128, i1, i16, i1 } %empty_9, 2" [Ethernet_Demux/ethernet_demux.cpp:291]   --->   Operation 25 'extractvalue' 'tmp_keep_V_1' <Predicate = (state_V_load == 5)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i128, i1, i16, i1 } %empty_9, 3" [Ethernet_Demux/ethernet_demux.cpp:291]   --->   Operation 26 'extractvalue' 'tmp_last_V_1' <Predicate = (state_V_load == 5)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.69ns)   --->   "store i1 %tmp_user_V_2, i1* @eth_data_in_user_V, align 16" [Ethernet_Demux/../lib/oran_header.h:19->Ethernet_Demux/ethernet_demux.cpp:291]   --->   Operation 27 'store' <Predicate = (state_V_load == 5)> <Delay = 0.69>
ST_1 : Operation 28 [1/1] (0.39ns)   --->   "%select_ln293 = select i1 %tmp_last_V_1, i4 0, i4 5" [Ethernet_Demux/ethernet_demux.cpp:293]   --->   Operation 28 'select' 'select_ln293' <Predicate = (state_V_load == 5)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.77ns)   --->   "store i4 %select_ln293, i4* @state_V, align 1" [Ethernet_Demux/ethernet_demux.cpp:294]   --->   Operation 29 'store' <Predicate = (state_V_load == 5)> <Delay = 0.77>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_8 = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %eth_data_rx_V_data_V, i1* %eth_data_rx_V_user_V, i16* %eth_data_rx_V_keep_V, i1* %eth_data_rx_V_last_V)" [Ethernet_Demux/ethernet_demux.cpp:274]   --->   Operation 30 'read' 'empty_8' <Predicate = (state_V_load == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i128, i1, i16, i1 } %empty_8, 0" [Ethernet_Demux/ethernet_demux.cpp:274]   --->   Operation 31 'extractvalue' 'tmp_data_V_1' <Predicate = (state_V_load == 4)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = extractvalue { i128, i1, i16, i1 } %empty_8, 1" [Ethernet_Demux/ethernet_demux.cpp:274]   --->   Operation 32 'extractvalue' 'tmp_user_V_1' <Predicate = (state_V_load == 4)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i128, i1, i16, i1 } %empty_8, 2" [Ethernet_Demux/ethernet_demux.cpp:274]   --->   Operation 33 'extractvalue' 'tmp_keep_V' <Predicate = (state_V_load == 4)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i128, i1, i16, i1 } %empty_8, 3" [Ethernet_Demux/ethernet_demux.cpp:274]   --->   Operation 34 'extractvalue' 'tmp_last_V' <Predicate = (state_V_load == 4)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.69ns)   --->   "store i1 %tmp_user_V_1, i1* @eth_data_in_user_V, align 16" [Ethernet_Demux/../lib/oran_header.h:19->Ethernet_Demux/ethernet_demux.cpp:274]   --->   Operation 35 'store' <Predicate = (state_V_load == 4)> <Delay = 0.69>
ST_1 : Operation 36 [1/1] (0.39ns)   --->   "%select_ln276 = select i1 %tmp_last_V, i4 0, i4 4" [Ethernet_Demux/ethernet_demux.cpp:276]   --->   Operation 36 'select' 'select_ln276' <Predicate = (state_V_load == 4)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.77ns)   --->   "store i4 %select_ln276, i4* @state_V, align 1" [Ethernet_Demux/ethernet_demux.cpp:278]   --->   Operation 37 'store' <Predicate = (state_V_load == 4)> <Delay = 0.77>
ST_1 : Operation 38 [1/1] (0.77ns)   --->   "store i4 4, i4* @state_V, align 1" [Ethernet_Demux/ethernet_demux.cpp:263]   --->   Operation 38 'store' <Predicate = (state_V_load == 3)> <Delay = 0.77>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %eth_data_rx_V_data_V, i1* %eth_data_rx_V_user_V, i16* %eth_data_rx_V_keep_V, i1* %eth_data_rx_V_last_V)" [Ethernet_Demux/ethernet_demux.cpp:213]   --->   Operation 39 'read' 'empty' <Predicate = (state_V_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i128, i1, i16, i1 } %empty, 0" [Ethernet_Demux/ethernet_demux.cpp:213]   --->   Operation 40 'extractvalue' 'tmp_data_V_4' <Predicate = (state_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i128 %tmp_data_V_4 to i96" [Ethernet_Demux/ethernet_demux.cpp:214]   --->   Operation 41 'trunc' 'trunc_ln647' <Predicate = (state_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.77ns)   --->   "store i4 3, i4* @state_V, align 1" [Ethernet_Demux/ethernet_demux.cpp:219]   --->   Operation 42 'store' <Predicate = (state_V_load == 0)> <Delay = 0.77>
ST_1 : Operation 43 [1/1] (0.77ns)   --->   "store i4 0, i4* @state_V, align 1" [Ethernet_Demux/ethernet_demux.cpp:321]   --->   Operation 43 'store' <Predicate = (state_V_load != 0 & state_V_load != 3 & state_V_load != 4 & state_V_load != 5 & state_V_load != 6 & state_V_load != 7)> <Delay = 0.77>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %sync_data_out_V_data_V, i1* %sync_data_out_V_user_V, i16* %sync_data_out_V_keep_V, i1* %sync_data_out_V_last_V, i128 %tmp_data_V_3, i1 %tmp_user_V_3, i16 %tmp_keep_V_2, i1 %tmp_last_V_2)" [Ethernet_Demux/ethernet_demux.cpp:302]   --->   Operation 44 'write' <Predicate = (state_V_load == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 45 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i80P(i80* %rx_tstamp_out_V_V, i80 %tmp_V)" [Ethernet_Demux/ethernet_demux.cpp:303]   --->   Operation 45 'write' <Predicate = (state_V_load == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 46 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %mgmt_data_out_V_data_V, i1* %mgmt_data_out_V_user_V, i16* %mgmt_data_out_V_keep_V, i1* %mgmt_data_out_V_last_V, i128 %tmp_data_V_2, i1 %tmp_user_V_2, i16 %tmp_keep_V_1, i1 %tmp_last_V_1)" [Ethernet_Demux/ethernet_demux.cpp:292]   --->   Operation 46 'write' <Predicate = (state_V_load == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 47 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %cu_data_out_V_data_V, i1* %cu_data_out_V_user_V, i16* %cu_data_out_V_keep_V, i1* %cu_data_out_V_last_V, i128 %tmp_data_V_1, i1 %tmp_user_V_1, i16 %tmp_keep_V, i1 %tmp_last_V)" [Ethernet_Demux/ethernet_demux.cpp:287]   --->   Operation 47 'write' <Predicate = (state_V_load == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_s = call i128 @_ssdm_op_BitConcatenate.i128.i32.i96(i32 0, i96 %trunc_ln647)" [Ethernet_Demux/ethernet_demux.cpp:215]   --->   Operation 48 'bitconcatenate' 'p_Result_s' <Predicate = (state_V_load == 0)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_user_V = load i1* @eth_data_in_user_V, align 16" [Ethernet_Demux/ethernet_demux.cpp:218]   --->   Operation 49 'load' 'tmp_user_V' <Predicate = (state_V_load == 0)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %cu_data_out_V_data_V, i1* %cu_data_out_V_user_V, i16* %cu_data_out_V_keep_V, i1* %cu_data_out_V_last_V, i128 %p_Result_s, i1 %tmp_user_V, i16 4095, i1 false)" [Ethernet_Demux/ethernet_demux.cpp:218]   --->   Operation 50 'write' <Predicate = (state_V_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %eth_data_rx_V_data_V), !map !67"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %eth_data_rx_V_user_V), !map !73"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %eth_data_rx_V_keep_V), !map !77"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %eth_data_rx_V_last_V), !map !81"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %cu_data_out_V_data_V), !map !85"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %cu_data_out_V_user_V), !map !89"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %cu_data_out_V_keep_V), !map !93"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %cu_data_out_V_last_V), !map !97"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %sync_data_out_V_data_V), !map !101"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sync_data_out_V_user_V), !map !105"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %sync_data_out_V_keep_V), !map !109"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sync_data_out_V_last_V), !map !113"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %mgmt_data_out_V_data_V), !map !117"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %mgmt_data_out_V_user_V), !map !121"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %mgmt_data_out_V_keep_V), !map !125"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %mgmt_data_out_V_last_V), !map !129"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i80* %rx_tstamp_in_V), !map !133"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i80* %rx_tstamp_out_V_V), !map !137"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %ethernet_demux_state_out_V), !map !141"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @Ethernet_demux_str) nounwind"   --->   Operation 70 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i80* %rx_tstamp_in_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Ethernet_Demux/ethernet_demux.cpp:192]   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i80* %rx_tstamp_out_V_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Ethernet_Demux/ethernet_demux.cpp:193]   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %mgmt_data_out_V_data_V, i1* %mgmt_data_out_V_user_V, i16* %mgmt_data_out_V_keep_V, i1* %mgmt_data_out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Ethernet_Demux/ethernet_demux.cpp:194]   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %sync_data_out_V_data_V, i1* %sync_data_out_V_user_V, i16* %sync_data_out_V_keep_V, i1* %sync_data_out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Ethernet_Demux/ethernet_demux.cpp:195]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %cu_data_out_V_data_V, i1* %cu_data_out_V_user_V, i16* %cu_data_out_V_keep_V, i1* %cu_data_out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Ethernet_Demux/ethernet_demux.cpp:196]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %eth_data_rx_V_data_V, i1* %eth_data_rx_V_user_V, i16* %eth_data_rx_V_keep_V, i1* %eth_data_rx_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Ethernet_Demux/ethernet_demux.cpp:197]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Ethernet_Demux/ethernet_demux.cpp:198]   --->   Operation 77 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* %ethernet_demux_state_out_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Ethernet_Demux/ethernet_demux.cpp:199]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Ethernet_Demux/ethernet_demux.cpp:200]   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i4* @state_V, i32 1, [1 x i8]* @p_str1) nounwind" [Ethernet_Demux/ethernet_demux.cpp:207]   --->   Operation 80 'specreset' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i3P(i3* %ethernet_demux_state_out_V, i3 %trunc_ln209)" [Ethernet_Demux/ethernet_demux.cpp:208]   --->   Operation 81 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %7" [Ethernet_Demux/ethernet_demux.cpp:318]   --->   Operation 82 'br' <Predicate = (state_V_load == 7)> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %sync_data_out_V_data_V, i1* %sync_data_out_V_user_V, i16* %sync_data_out_V_keep_V, i1* %sync_data_out_V_last_V, i128 %tmp_data_V_3, i1 %tmp_user_V_3, i16 %tmp_keep_V_2, i1 %tmp_last_V_2)" [Ethernet_Demux/ethernet_demux.cpp:302]   --->   Operation 83 'write' <Predicate = (state_V_load == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 84 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i80P(i80* %rx_tstamp_out_V_V, i80 %tmp_V)" [Ethernet_Demux/ethernet_demux.cpp:303]   --->   Operation 84 'write' <Predicate = (state_V_load == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br label %7" [Ethernet_Demux/ethernet_demux.cpp:309]   --->   Operation 85 'br' <Predicate = (state_V_load == 6)> <Delay = 0.00>
ST_3 : Operation 86 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %mgmt_data_out_V_data_V, i1* %mgmt_data_out_V_user_V, i16* %mgmt_data_out_V_keep_V, i1* %mgmt_data_out_V_last_V, i128 %tmp_data_V_2, i1 %tmp_user_V_2, i16 %tmp_keep_V_1, i1 %tmp_last_V_1)" [Ethernet_Demux/ethernet_demux.cpp:292]   --->   Operation 86 'write' <Predicate = (state_V_load == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br label %7" [Ethernet_Demux/ethernet_demux.cpp:298]   --->   Operation 87 'br' <Predicate = (state_V_load == 5)> <Delay = 0.00>
ST_3 : Operation 88 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %cu_data_out_V_data_V, i1* %cu_data_out_V_user_V, i16* %cu_data_out_V_keep_V, i1* %cu_data_out_V_last_V, i128 %tmp_data_V_1, i1 %tmp_user_V_1, i16 %tmp_keep_V, i1 %tmp_last_V)" [Ethernet_Demux/ethernet_demux.cpp:287]   --->   Operation 88 'write' <Predicate = (state_V_load == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "br label %7" [Ethernet_Demux/ethernet_demux.cpp:288]   --->   Operation 89 'br' <Predicate = (state_V_load == 4)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br label %7" [Ethernet_Demux/ethernet_demux.cpp:271]   --->   Operation 90 'br' <Predicate = (state_V_load == 3)> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %cu_data_out_V_data_V, i1* %cu_data_out_V_user_V, i16* %cu_data_out_V_keep_V, i1* %cu_data_out_V_last_V, i128 %p_Result_s, i1 %tmp_user_V, i16 4095, i1 false)" [Ethernet_Demux/ethernet_demux.cpp:218]   --->   Operation 91 'write' <Predicate = (state_V_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "br label %7" [Ethernet_Demux/ethernet_demux.cpp:221]   --->   Operation 92 'br' <Predicate = (state_V_load == 0)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "br label %7" [Ethernet_Demux/ethernet_demux.cpp:322]   --->   Operation 93 'br' <Predicate = (state_V_load != 0 & state_V_load != 3 & state_V_load != 4 & state_V_load != 5 & state_V_load != 6 & state_V_load != 7)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "ret void" [Ethernet_Demux/ethernet_demux.cpp:324]   --->   Operation 94 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.4ns.

 <State 1>: 1.16ns
The critical path consists of the following:
	axis read on port 'eth_data_rx_V_data_V' (Ethernet_Demux/ethernet_demux.cpp:312) [57]  (0 ns)
	'select' operation ('select_ln313', Ethernet_Demux/ethernet_demux.cpp:313) [61]  (0.391 ns)
	'store' operation ('store_ln314', Ethernet_Demux/ethernet_demux.cpp:314) of variable 'select_ln313', Ethernet_Demux/ethernet_demux.cpp:313 on static variable 'state_V' [62]  (0.77 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
