# do alu.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu_vlg_sample_tst
# -- Compiling module alu_vlg_check_tst
# -- Compiling module alu_vlg_vec_tst
# 
# Top level modules:
# 	alu_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.alu_vlg_vec_tst 
# Loading work.alu_vlg_vec_tst
# Loading work.alu
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading work.alu_vlg_sample_tst
# Loading work.alu_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from alu_v.sdo
# Loading timing data from alu_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /alu_vlg_vec_tst File: alu.vt
# ERROR! Vector Mismatch for output port result[1] :: @time = 100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000000010
# ERROR! Vector Mismatch for output port result[2] :: @time = 300000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000000100
# ERROR! Vector Mismatch for output port result[0] :: @time = 600000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000000001
#           3 mismatched vectors : Simulation failed !
# ** Note: $finish    : alu.vt(763)
#    Time: 1 us  Iteration: 0  Instance: /alu_vlg_vec_tst/tb_out
