\hypertarget{namespaceports}{}\section{ports Namespace Reference}
\label{namespaceports}\index{ports@{ports}}


Avr Atmegas access and control pins through registers. The registers are 8 bit wide and up to 8 pins are therefore controlled with every register.  


\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structports_1_1__Io}{\+\_\+\+Io}
\begin{DoxyCompactList}\small\item\em This class implements the cast operations from uint8\+\_\+t and some enums. \end{DoxyCompactList}\item 
struct \hyperlink{structports_1_1Pin}{Pin}
\begin{DoxyCompactList}\small\item\em Every pin has one ore multiple typedefs of this class. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{namespaceports_a9949317f344930bd6ad1097e80c97b67}{\+\_\+\+Port} \{ \\*
{\bfseries B}, 
\\*
{\bfseries C}, 
\\*
{\bfseries D}
 \}\begin{DoxyCompactList}\small\item\em Used in pin typedefs to specify the port of the pin. \end{DoxyCompactList}
\item 
enum \hyperlink{namespaceports_a739630fb6b9a9b963453db8e865b6b14}{\+\_\+\+I\+O\+Reg} \{ \\*
{\bfseries D\+D\+Rx}, 
\\*
{\bfseries P\+O\+R\+Tx}, 
\\*
{\bfseries P\+I\+Nx}
 \}\begin{DoxyCompactList}\small\item\em Used as template argument to specify on which register some function should be applied to. \end{DoxyCompactList}
\item 
enum \hyperlink{namespaceports_a46987e78fa447129742fadda5eccafb4}{Data\+Direction} \{ \\*
{\bfseries Read} = 0, 
\\*
{\bfseries Write} = 1, 
\\*
{\bfseries Input} = Read, 
\\*
{\bfseries Output} = Write, 
\\*
{\bfseries In} = Read, 
\\*
{\bfseries Out} = Write
 \}\begin{DoxyCompactList}\small\item\em Type safe enum for Data\+Direction. \end{DoxyCompactList}
\item 
enum \hyperlink{namespaceports_a49bf0ccedb4cfed89a328574e53bec07}{Pull\+Up} \{ \\*
{\bfseries Off} = 0, 
\\*
{\bfseries On} = 1, 
\\*
{\bfseries HighZ} = Off
 \}\begin{DoxyCompactList}\small\item\em Type safe enum for the internal Pull Up resistor. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
{\footnotesize template$<$enum Data\+Direction Dd, class Io $>$ }\\uint8\+\_\+t \hyperlink{namespaceports_aa339a9d178cb414c4cf243450d5887d2}{\+\_\+set\+\_\+or\+\_\+get} (uint8\+\_\+t val)
\begin{DoxyCompactList}\small\item\em Redirects to \hyperlink{namespaceports_a75686ee2e9a291c0095dec6d73e4af8d}{\+\_\+set\+\_\+or\+\_\+get\+\_\+f()} with the correct register. \end{DoxyCompactList}\item 
{\footnotesize template$<$enum Data\+Direction Dd, class R $>$ }\\uint8\+\_\+t \hyperlink{namespaceports_a75686ee2e9a291c0095dec6d73e4af8d}{\+\_\+set\+\_\+or\+\_\+get\+\_\+f} (R \&reg, uint8\+\_\+t bit, uint8\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Performs the bit \char`\"{}magic\char`\"{} to read a specifc bit from a register or write only one bit to a register. \end{DoxyCompactList}\item 
{\footnotesize template$<$enum Data\+Direction Dd, class D7 , uint8\+\_\+t B7, class D6 , uint8\+\_\+t B6, class D5 , uint8\+\_\+t B5, class D4 , uint8\+\_\+t B4, class D3 , uint8\+\_\+t B3, class D2 , uint8\+\_\+t B2, class D1 , uint8\+\_\+t B1, class D0 , uint8\+\_\+t B0, typename R , typename V $>$ }\\static uint8\+\_\+t \hyperlink{namespaceports_a49c5f4c094bbfe316f3d63897cd7f6a6}{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs} (R \&rB \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&rC \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&rD \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), const V \&val \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)))
\begin{DoxyCompactList}\small\item\em For every (\hyperlink{structports_1_1__Io}{\+\_\+\+Io}, \textquotesingle{}bit position\textquotesingle{}) pair template arguments, uses \+\_\+\+Io\+::port to select \#rB, \#rC or \#rD and \+\_\+\+Io\+::bit to decide which bit to read / write from this register. If Dd is read returns this value in the \textquotesingle{}bit position\textquotesingle{}. If Dd is write uses the bit in \#val at \textquotesingle{}bit position\textquotesingle{} for the asignment. \end{DoxyCompactList}\item 
{\footnotesize template$<$enum Data\+Direction Dd, enum \+\_\+\+I\+O\+Reg Reg, class D7 , uint8\+\_\+t B7, class D6 , uint8\+\_\+t B6, class D5 , uint8\+\_\+t B5, class D4 , uint8\+\_\+t B4, class D3 , uint8\+\_\+t B3, class D2 , uint8\+\_\+t B2, class D1 , uint8\+\_\+t B1, class D0 , uint8\+\_\+t B0, typename V , typename P $>$ }\\static uint8\+\_\+t \hyperlink{namespaceports_ada41109199590d9ccafae0f6d2adaf99}{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits} (const V \&val)
\begin{DoxyCompactList}\small\item\em Redirects to \hyperlink{namespaceports_a49c5f4c094bbfe316f3d63897cd7f6a6}{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs()}. \end{DoxyCompactList}\item 
{\footnotesize template$<$class D7 , uint8\+\_\+t B7, class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B6 = -\/1, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B5 = -\/1, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B4 = -\/1, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B3 = -\/1, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B2 = -\/1, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B1 = -\/1, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B0 = -\/1, typename R  = uint8\+\_\+t, typename V  = uint8\+\_\+t$>$ }\\static void \hyperlink{namespaceports_aad48d351c7d83de929acb9e149663d41}{set\+\_\+8\+\_\+bits} (R \&rB \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&rC \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&rD \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), const V \&val)
\begin{DoxyCompactList}\small\item\em For every (\hyperlink{structports_1_1__Io}{\+\_\+\+Io}, \textquotesingle{}bit position\textquotesingle{}) pair template arguments, uses \+\_\+\+Io\+::port to select \#rB, \#rC or \#rD and \+\_\+\+Io\+::bit to decide which bit to write on this register. Uses the bit in {\ttfamily val} at \textquotesingle{}bit position\textquotesingle{} as value. \end{DoxyCompactList}\item 
{\footnotesize template$<$class D7 , uint8\+\_\+t B7, class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B6 = -\/1, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B5 = -\/1, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B4 = -\/1, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B3 = -\/1, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B2 = -\/1, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B1 = -\/1, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B0 = -\/1, typename R  = uint8\+\_\+t$>$ }\\static uint8\+\_\+t \hyperlink{namespaceports_aa361d75af5b2f101c6304d1385c023ce}{get\+\_\+8\+\_\+bits} (R \&rB \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&rC \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&rD \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)))
\begin{DoxyCompactList}\small\item\em For every (\hyperlink{structports_1_1__Io}{\+\_\+\+Io}, \textquotesingle{}bit position\textquotesingle{}) pair template arguments, uses \+\_\+\+Io\+::port to select \#rB, \#rC or \#rD and \+\_\+\+Io\+::bit to decide which bit to read on this register. Returns the read value in uint8\+\_\+t at \textquotesingle{}bit position\textquotesingle{}. \end{DoxyCompactList}\item 
{\footnotesize template$<$class D7 , class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, typename R  = uint8\+\_\+t, typename V  = uint8\+\_\+t$>$ }\\static void \hyperlink{namespaceports_a19c06fd6aa6bf54de902e8ac44cc2e56}{set\+\_\+8\+\_\+byte} (R \&rB \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&rC \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&rD \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), const V \&val)
\begin{DoxyCompactList}\small\item\em Uses \+\_\+\+Io\+::port to select \#rB, \#rC or \#rD and \+\_\+\+Io\+::bit to decide which bit $\ast$ to write on this register. Assigns bit 7 from \#val to the first \hyperlink{structports_1_1__Io}{\+\_\+\+Io}, bit 6 for the second,... \end{DoxyCompactList}\item 
{\footnotesize template$<$class D7 , class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, typename R  = uint8\+\_\+t$>$ }\\static uint8\+\_\+t \hyperlink{namespaceports_ad7c53c89524885166881b936005b731e}{get\+\_\+8\+\_\+byte} (P \&rB \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&rC \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&rD \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)))
\begin{DoxyCompactList}\small\item\em Uses \+\_\+\+Io\+::port to select \#rB, \#rC or \#rD and \+\_\+\+Io\+::bit to decide which bit to read on this register. Returns the read value in uint8\+\_\+t at the corresponding bit position. \end{DoxyCompactList}\item 
{\footnotesize template$<$enum ports\+::\+\_\+\+I\+O\+Reg I\+O\+Reg, class D7 , uint8\+\_\+t B7, class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B6 = -\/1, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B5 = -\/1, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B4 = -\/1, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B3 = -\/1, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B2 = -\/1, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B1 = -\/1, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B0 = -\/1, typename V  = uint8\+\_\+t$>$ }\\static void {\bfseries set\+\_\+8\+\_\+bits} (const V \&val)\hypertarget{namespaceports_ac9262ca010e65ff684986eef2900942f}{}\label{namespaceports_ac9262ca010e65ff684986eef2900942f}

\item 
{\footnotesize template$<$enum ports\+::\+\_\+\+I\+O\+Reg I\+O\+Reg, class D7 , uint8\+\_\+t B7, class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B6 = -\/1, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B5 = -\/1, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B4 = -\/1, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B3 = -\/1, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B2 = -\/1, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B1 = -\/1, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B0 = -\/1$>$ }\\static uint8\+\_\+t {\bfseries get\+\_\+8\+\_\+bits} ()\hypertarget{namespaceports_a2a0a17506421aaa10b7c087124a09b72}{}\label{namespaceports_a2a0a17506421aaa10b7c087124a09b72}

\item 
{\footnotesize template$<$enum ports\+::\+\_\+\+I\+O\+Reg I\+O\+Reg, class D7 , class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED$>$ }\\static uint8\+\_\+t {\bfseries get\+\_\+8\+\_\+byte} ()\hypertarget{namespaceports_abcf67102d107c0aaad21fbb9f15563ae}{}\label{namespaceports_abcf67102d107c0aaad21fbb9f15563ae}

\item 
{\footnotesize template$<$enum ports\+::\+\_\+\+I\+O\+Reg I\+O\+Reg, class D7 , class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, typename V  = uint8\+\_\+t$>$ }\\static void {\bfseries set\+\_\+8\+\_\+byte} (const V \&val)\hypertarget{namespaceports_a61265646961334c58df6d4ed66e290d0}{}\label{namespaceports_a61265646961334c58df6d4ed66e290d0}

\item 
{\footnotesize template$<$enum ports\+::\+\_\+\+I\+O\+Reg I\+O\+Reg, uint8\+\_\+t offset, class D3 , class D2 , class D1 , class D0 , typename V $>$ }\\static void {\bfseries set\+\_\+4\+\_\+nibble} (V \&val)\hypertarget{namespaceports_af6f06d849f89492a6d3603f926c4595b}{}\label{namespaceports_af6f06d849f89492a6d3603f926c4595b}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
Avr Atmegas access and control pins through registers. The registers are 8 bit wide and up to 8 pins are therefore controlled with every register. 


\begin{DoxyItemize}
\item The D\+DR registers controls the data directions.
\item The P\+O\+RT registers the output or the pull up resistors.
\item The P\+IN registers toggle the output or are used to read values from pins.
\end{DoxyItemize}

By default ports related classes, enums,... are defined inside the {\ttfamily ports} namespace. If this creates a name clash with your code you may modify the namespace name by setting A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+O\+R\+TS or A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+IX.

The pin layout is compatible to arduino / arduino lite.

Prefix names in the following graph with {\ttfamily Pin\+\_\+} to get provided {\ttfamily typedef}s. Example\+: {\ttfamily B5} becomes {\ttfamily Pin\+\_\+\+B5}, {\ttfamily 8} becomes {\ttfamily Pin\+\_\+8}


\begin{DoxyCode}
                                 ┏━u━┓
                     C6    DIP\_1 ┃   ┃ DIP\_28   19   C5   ADC5   SCL
RXD              0   D0    DIP\_2 ┃   ┃ DIP\_27   18   C4   ADC4   SDA
TXD              1   D1    DIP\_3 ┃   ┃ DIP\_26   17   C3   ADC3
        INT0     2   D2    DIP\_4 ┃   ┃ DIP\_25   16   C2   ADC2
OC2B    INT1     3   D3    DIP\_5 ┃   ┃ DIP\_24   15   C1   ADC1
XCK     T0       4   D4    DIP\_6 ┃   ┃ DIP\_23   14   C0   ADC0
                             VCC ┃   ┃ GND
                             GND ┃   ┃ AREF
XTAL1   TOSC1   20   B6    DIP\_9 ┃   ┃ AVCC
XTAL2   TOSC2   21   B7   DIP\_10 ┃   ┃ DIP\_19   13   B5   SCK
T1      OC0B     5   D5   DIP\_11 ┃   ┃ DIP\_18   12   B4   MISO
AIN0    OC0A     6   D6   DIP\_12 ┃   ┃ DIP\_17   11   B3   MOSI   OC2A
AIN1             7   D7   DIP\_13 ┃   ┃ DIP\_16   10   B2   SS     OC1B
ICP1    CLK0     8   B0   DIP\_14 ┃   ┃ DIP\_15    9   B1          OC1A
                                 ┗━━━┛
\end{DoxyCode}
 

\subsection{Enumeration Type Documentation}
\index{ports@{ports}!\+\_\+\+I\+O\+Reg@{\+\_\+\+I\+O\+Reg}}
\index{\+\_\+\+I\+O\+Reg@{\+\_\+\+I\+O\+Reg}!ports@{ports}}
\subsubsection[{\texorpdfstring{\+\_\+\+I\+O\+Reg}{_IOReg}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf ports\+::\+\_\+\+I\+O\+Reg}\hspace{0.3cm}{\ttfamily [strong]}}\hypertarget{namespaceports_a739630fb6b9a9b963453db8e865b6b14}{}\label{namespaceports_a739630fb6b9a9b963453db8e865b6b14}


Used as template argument to specify on which register some function should be applied to. 

Probably only useful internally. \index{ports@{ports}!\+\_\+\+Port@{\+\_\+\+Port}}
\index{\+\_\+\+Port@{\+\_\+\+Port}!ports@{ports}}
\subsubsection[{\texorpdfstring{\+\_\+\+Port}{_Port}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf ports\+::\+\_\+\+Port}\hspace{0.3cm}{\ttfamily [strong]}}\hypertarget{namespaceports_a9949317f344930bd6ad1097e80c97b67}{}\label{namespaceports_a9949317f344930bd6ad1097e80c97b67}


Used in pin typedefs to specify the port of the pin. 

Probably only useful internally. \index{ports@{ports}!Data\+Direction@{Data\+Direction}}
\index{Data\+Direction@{Data\+Direction}!ports@{ports}}
\subsubsection[{\texorpdfstring{Data\+Direction}{DataDirection}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf ports\+::\+Data\+Direction}\hspace{0.3cm}{\ttfamily [strong]}}\hypertarget{namespaceports_a46987e78fa447129742fadda5eccafb4}{}\label{namespaceports_a46987e78fa447129742fadda5eccafb4}


Type safe enum for Data\+Direction. 

When using this enum the compiler can verify that the correct register is used (i.\+e. casts to and from this enum are only implemented on the \hyperlink{structports_1_1Pin_aaebb4d6cb5db0635fe8e7d6e7d315c7f}{Pin\+::\+D\+DR} variable.)

\begin{DoxySeeAlso}{See also}
\hyperlink{structports_1_1Pin_aaebb4d6cb5db0635fe8e7d6e7d315c7f}{Pin\+::\+D\+DR}
\end{DoxySeeAlso}
This enum is also used internally when one function implements either a read or a write operation depending on this enum. \index{ports@{ports}!Pull\+Up@{Pull\+Up}}
\index{Pull\+Up@{Pull\+Up}!ports@{ports}}
\subsubsection[{\texorpdfstring{Pull\+Up}{PullUp}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf ports\+::\+Pull\+Up}\hspace{0.3cm}{\ttfamily [strong]}}\hypertarget{namespaceports_a49bf0ccedb4cfed89a328574e53bec07}{}\label{namespaceports_a49bf0ccedb4cfed89a328574e53bec07}


Type safe enum for the internal Pull Up resistor. 

\begin{DoxySeeAlso}{See also}
\hyperlink{structports_1_1Pin_aaa08f0eb17ef31d9f46d65d50c8a093e}{Pin\+::\+P\+O\+RT}
\end{DoxySeeAlso}
When using this enum the compiler can verify that the correct register is used (i.\+e. casts to and from this enum are only implemented on the \hyperlink{structports_1_1Pin_aaa08f0eb17ef31d9f46d65d50c8a093e}{Pin\+::\+P\+O\+RT} variable.) 

\subsection{Function Documentation}
\index{ports@{ports}!\+\_\+set\+\_\+or\+\_\+get@{\+\_\+set\+\_\+or\+\_\+get}}
\index{\+\_\+set\+\_\+or\+\_\+get@{\+\_\+set\+\_\+or\+\_\+get}!ports@{ports}}
\subsubsection[{\texorpdfstring{\+\_\+set\+\_\+or\+\_\+get(uint8\+\_\+t val)}{_set_or_get(uint8_t val)}}]{\setlength{\rightskip}{0pt plus 5cm}template$<$enum Data\+Direction Dd, class Io $>$ uint8\+\_\+t ports\+::\+\_\+set\+\_\+or\+\_\+get (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{val}
\end{DoxyParamCaption}
)}\hypertarget{namespaceports_aa339a9d178cb414c4cf243450d5887d2}{}\label{namespaceports_aa339a9d178cb414c4cf243450d5887d2}


Redirects to \hyperlink{namespaceports_a75686ee2e9a291c0095dec6d73e4af8d}{\+\_\+set\+\_\+or\+\_\+get\+\_\+f()} with the correct register. 


\begin{DoxyParams}{Parameters}
{\em value} & is ignored if Dd is ports\+::\+Data\+Direction\+::\+Read. \\
\hline
\end{DoxyParams}

\begin{DoxyTemplParams}{Template Parameters}
{\em Io} & must have 2 static members\+: {\ttfamily io\+\_\+reg} and {\ttfamily port}. {\ttfamily typedef}s inside this file provide those static values.\\
\hline
\end{DoxyTemplParams}
If for instance Io\+::io\+\_\+reg == D\+D\+Rx and Io\+::port == \+\_\+\+Port\+::B \hyperlink{namespaceports_a75686ee2e9a291c0095dec6d73e4af8d}{\+\_\+set\+\_\+or\+\_\+get\+\_\+f()} is called with {\ttfamily D\+D\+RB}.

Probably only useful internally. \index{ports@{ports}!\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits@{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits}}
\index{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits@{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits}!ports@{ports}}
\subsubsection[{\texorpdfstring{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits(const V \&val)}{_set_or_get_8_bits(const V &val)}}]{\setlength{\rightskip}{0pt plus 5cm}template$<$enum Data\+Direction Dd, enum \+\_\+\+I\+O\+Reg Reg, class D7 , uint8\+\_\+t B7, class D6 , uint8\+\_\+t B6, class D5 , uint8\+\_\+t B5, class D4 , uint8\+\_\+t B4, class D3 , uint8\+\_\+t B3, class D2 , uint8\+\_\+t B2, class D1 , uint8\+\_\+t B1, class D0 , uint8\+\_\+t B0, typename V , typename P $>$ static uint8\+\_\+t ports\+::\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits (
\begin{DoxyParamCaption}
\item[{const V \&}]{val}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}\hypertarget{namespaceports_ada41109199590d9ccafae0f6d2adaf99}{}\label{namespaceports_ada41109199590d9ccafae0f6d2adaf99}


Redirects to \hyperlink{namespaceports_a49c5f4c094bbfe316f3d63897cd7f6a6}{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs()}. 


\begin{DoxyTemplParams}{Template Parameters}
{\em Reg} & may either be {\ttfamily D\+D\+Rx}, {\ttfamily P\+I\+Nx} or {\ttfamily P\+O\+R\+Tx}.\\
\hline
\end{DoxyTemplParams}

\begin{DoxyItemize}
\item {\ttfamily D\+D\+Rx}\+: redirects with {\ttfamily D\+D\+RB}, {\ttfamily D\+D\+RC} and {\ttfamily D\+D\+RD} as registers.
\item {\ttfamily P\+O\+R\+Tx}\+: redirects with {\ttfamily P\+O\+R\+TB}, {\ttfamily P\+O\+R\+TC} and {\ttfamily P\+O\+R\+TD} as registers.
\item {\ttfamily P\+I\+Nx}\+: redirects with {\ttfamily P\+I\+NB}, {\ttfamily P\+I\+NC} and {\ttfamily P\+I\+ND} as registers.
\end{DoxyItemize}

See other \hyperlink{namespaceports_a49c5f4c094bbfe316f3d63897cd7f6a6}{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs()} for the meaning of all other parameters. \index{ports@{ports}!\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs@{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs}}
\index{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs@{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs}!ports@{ports}}
\subsubsection[{\texorpdfstring{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs(\+R \&r\+B \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&r\+C \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&r\+D \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), const V \&val \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)))}{_set_or_get_8_bits_regs(R &rB __attribute__((unused)), R &rC __attribute__((unused)), R &rD __attribute__((unused)), const V &val __attribute__((unused)))}}]{\setlength{\rightskip}{0pt plus 5cm}template$<$enum Data\+Direction Dd, class D7 , uint8\+\_\+t B7, class D6 , uint8\+\_\+t B6, class D5 , uint8\+\_\+t B5, class D4 , uint8\+\_\+t B4, class D3 , uint8\+\_\+t B3, class D2 , uint8\+\_\+t B2, class D1 , uint8\+\_\+t B1, class D0 , uint8\+\_\+t B0, typename R , typename V $>$ static uint8\+\_\+t ports\+::\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs (
\begin{DoxyParamCaption}
\item[{R \&rB }]{\+\_\+\+\_\+attribute\+\_\+\+\_\+(unused), }
\item[{R \&rC }]{\+\_\+\+\_\+attribute\+\_\+\+\_\+(unused), }
\item[{R \&rD }]{\+\_\+\+\_\+attribute\+\_\+\+\_\+(unused), }
\item[{const V \&val }]{\+\_\+\+\_\+attribute\+\_\+\+\_\+(unused)}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}\hypertarget{namespaceports_a49c5f4c094bbfe316f3d63897cd7f6a6}{}\label{namespaceports_a49c5f4c094bbfe316f3d63897cd7f6a6}


For every (\hyperlink{structports_1_1__Io}{\+\_\+\+Io}, \textquotesingle{}bit position\textquotesingle{}) pair template arguments, uses \+\_\+\+Io\+::port to select \#rB, \#rC or \#rD and \+\_\+\+Io\+::bit to decide which bit to read / write from this register. If Dd is read returns this value in the \textquotesingle{}bit position\textquotesingle{}. If Dd is write uses the bit in \#val at \textquotesingle{}bit position\textquotesingle{} for the asignment. 

Example\+: D7 == P\+I\+N\+\_\+\+B3 and B7 == 2 and val == 0b11001100\+:

P\+I\+N\+\_\+\+B3 has port B and pin 3.

If


\begin{DoxyItemize}
\item Dd is write\+: uses {\ttfamily val \& \+\_\+\+B\+V(2)}, which is 1 and assigns it to rB at position 3 (remember\+: port B, pin 3).
\item Dd is read\+: reads from rB at position 3 and returns the read value at position 2 in the returned {\ttfamily uint8\+\_\+t}.
\end{DoxyItemize}

If Dd is read, \#val is not used.

Don\textquotesingle{}t be intimated by the length of this function, a good compiler will optimize this to a few simple instructions.


\begin{DoxyTemplParams}{Template Parameters}
{\em Dd} & data direction \\
\hline
{\em Dx} & Dx\+::port and Dx\+::pin must be defined \\
\hline
{\em Bx} & the bit position \\
\hline
\end{DoxyTemplParams}
\index{ports@{ports}!\+\_\+set\+\_\+or\+\_\+get\+\_\+f@{\+\_\+set\+\_\+or\+\_\+get\+\_\+f}}
\index{\+\_\+set\+\_\+or\+\_\+get\+\_\+f@{\+\_\+set\+\_\+or\+\_\+get\+\_\+f}!ports@{ports}}
\subsubsection[{\texorpdfstring{\+\_\+set\+\_\+or\+\_\+get\+\_\+f(\+R \&reg, uint8\+\_\+t bit, uint8\+\_\+t value)}{_set_or_get_f(R &reg, uint8_t bit, uint8_t value)}}]{\setlength{\rightskip}{0pt plus 5cm}template$<$enum Data\+Direction Dd, class R $>$ uint8\+\_\+t ports\+::\+\_\+set\+\_\+or\+\_\+get\+\_\+f (
\begin{DoxyParamCaption}
\item[{R \&}]{reg, }
\item[{uint8\+\_\+t}]{bit, }
\item[{uint8\+\_\+t}]{value}
\end{DoxyParamCaption}
)}\hypertarget{namespaceports_a75686ee2e9a291c0095dec6d73e4af8d}{}\label{namespaceports_a75686ee2e9a291c0095dec6d73e4af8d}


Performs the bit \char`\"{}magic\char`\"{} to read a specifc bit from a register or write only one bit to a register. 


\begin{DoxyTemplParams}{Template Parameters}
{\em Dd} & (an enum \hyperlink{namespaceports_a46987e78fa447129742fadda5eccafb4}{ports\+::\+Data\+Direction}) specifies the direction. \\
\hline
\end{DoxyTemplParams}

\begin{DoxyParams}{Parameters}
{\em value} & is ignored if Dd is ports\+::\+Data\+Direction\+::\+Read.\\
\hline
\end{DoxyParams}
Probably only useful internally. Bit operations are not that hard and we usually have the \hyperlink{namespaceports_a46987e78fa447129742fadda5eccafb4}{ports\+::\+Data\+Direction} enum anyway. \index{ports@{ports}!get\+\_\+8\+\_\+bits@{get\+\_\+8\+\_\+bits}}
\index{get\+\_\+8\+\_\+bits@{get\+\_\+8\+\_\+bits}!ports@{ports}}
\subsubsection[{\texorpdfstring{get\+\_\+8\+\_\+bits(\+R \&r\+B \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&r\+C \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&r\+D \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)))}{get_8_bits(R &rB __attribute__((unused)), R &rC __attribute__((unused)), R &rD __attribute__((unused)))}}]{\setlength{\rightskip}{0pt plus 5cm}template$<$class D7 , uint8\+\_\+t B7, class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B6 = -\/1, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B5 = -\/1, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B4 = -\/1, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B3 = -\/1, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B2 = -\/1, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B1 = -\/1, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B0 = -\/1, typename R  = uint8\+\_\+t$>$ static uint8\+\_\+t ports\+::get\+\_\+8\+\_\+bits (
\begin{DoxyParamCaption}
\item[{R \&rB }]{\+\_\+\+\_\+attribute\+\_\+\+\_\+(unused), }
\item[{R \&rC }]{\+\_\+\+\_\+attribute\+\_\+\+\_\+(unused), }
\item[{R \&rD }]{\+\_\+\+\_\+attribute\+\_\+\+\_\+(unused)}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}\hypertarget{namespaceports_aa361d75af5b2f101c6304d1385c023ce}{}\label{namespaceports_aa361d75af5b2f101c6304d1385c023ce}


For every (\hyperlink{structports_1_1__Io}{\+\_\+\+Io}, \textquotesingle{}bit position\textquotesingle{}) pair template arguments, uses \+\_\+\+Io\+::port to select \#rB, \#rC or \#rD and \+\_\+\+Io\+::bit to decide which bit to read on this register. Returns the read value in uint8\+\_\+t at \textquotesingle{}bit position\textquotesingle{}. 

Example\+: D7 == P\+I\+N\+\_\+\+B3 and B7 == 2\+:

P\+I\+N\+\_\+\+B3 has port B and pin 3.

Uses {\ttfamily rB \& \+\_\+\+B\+V(3)} and returns it at bit position 2.


\begin{DoxyTemplParams}{Template Parameters}
{\em Dx} & Dx\+::port and Dx\+::pin must be defined \\
\hline
{\em Bx} & the bit position \\
\hline
\end{DoxyTemplParams}
\index{ports@{ports}!get\+\_\+8\+\_\+byte@{get\+\_\+8\+\_\+byte}}
\index{get\+\_\+8\+\_\+byte@{get\+\_\+8\+\_\+byte}!ports@{ports}}
\subsubsection[{\texorpdfstring{get\+\_\+8\+\_\+byte(\+P \&r\+B \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&r\+C \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&r\+D \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)))}{get_8_byte(P &rB __attribute__((unused)), R &rC __attribute__((unused)), R &rD __attribute__((unused)))}}]{\setlength{\rightskip}{0pt plus 5cm}template$<$class D7 , class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, typename R  = uint8\+\_\+t$>$ static uint8\+\_\+t ports\+::get\+\_\+8\+\_\+byte (
\begin{DoxyParamCaption}
\item[{P \&rB }]{\+\_\+\+\_\+attribute\+\_\+\+\_\+(unused), }
\item[{R \&rC }]{\+\_\+\+\_\+attribute\+\_\+\+\_\+(unused), }
\item[{R \&rD }]{\+\_\+\+\_\+attribute\+\_\+\+\_\+(unused)}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}\hypertarget{namespaceports_ad7c53c89524885166881b936005b731e}{}\label{namespaceports_ad7c53c89524885166881b936005b731e}


Uses \+\_\+\+Io\+::port to select \#rB, \#rC or \#rD and \+\_\+\+Io\+::bit to decide which bit to read on this register. Returns the read value in uint8\+\_\+t at the corresponding bit position. 

For the first \hyperlink{structports_1_1__Io}{\+\_\+\+Io} in bit 7, the second \hyperlink{structports_1_1__Io}{\+\_\+\+Io} in bit 6,...

Example\+: D7 == P\+I\+N\+\_\+\+B3

P\+I\+N\+\_\+\+B3 has port B and pin 3.

Uses {\ttfamily rB \& \+\_\+\+B\+V(3)} and returns it at bit position 7.


\begin{DoxyTemplParams}{Template Parameters}
{\em Dx} & Dx\+::port and Dx\+::pin must be defined \\
\hline
\end{DoxyTemplParams}
\index{ports@{ports}!set\+\_\+8\+\_\+bits@{set\+\_\+8\+\_\+bits}}
\index{set\+\_\+8\+\_\+bits@{set\+\_\+8\+\_\+bits}!ports@{ports}}
\subsubsection[{\texorpdfstring{set\+\_\+8\+\_\+bits(\+R \&r\+B \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&r\+C \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&r\+D \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), const V \&val)}{set_8_bits(R &rB __attribute__((unused)), R &rC __attribute__((unused)), R &rD __attribute__((unused)), const V &val)}}]{\setlength{\rightskip}{0pt plus 5cm}template$<$class D7 , uint8\+\_\+t B7, class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B6 = -\/1, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B5 = -\/1, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B4 = -\/1, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B3 = -\/1, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B2 = -\/1, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B1 = -\/1, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, uint8\+\_\+t B0 = -\/1, typename R  = uint8\+\_\+t, typename V  = uint8\+\_\+t$>$ static void ports\+::set\+\_\+8\+\_\+bits (
\begin{DoxyParamCaption}
\item[{R \&rB }]{\+\_\+\+\_\+attribute\+\_\+\+\_\+(unused), }
\item[{R \&rC }]{\+\_\+\+\_\+attribute\+\_\+\+\_\+(unused), }
\item[{R \&rD }]{\+\_\+\+\_\+attribute\+\_\+\+\_\+(unused), }
\item[{const V \&}]{val}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}\hypertarget{namespaceports_aad48d351c7d83de929acb9e149663d41}{}\label{namespaceports_aad48d351c7d83de929acb9e149663d41}


For every (\hyperlink{structports_1_1__Io}{\+\_\+\+Io}, \textquotesingle{}bit position\textquotesingle{}) pair template arguments, uses \+\_\+\+Io\+::port to select \#rB, \#rC or \#rD and \+\_\+\+Io\+::bit to decide which bit to write on this register. Uses the bit in {\ttfamily val} at \textquotesingle{}bit position\textquotesingle{} as value. 

Example\+: D7 == P\+I\+N\+\_\+\+B3 and B7 == 2 and val == 0b11001100\+:

P\+I\+N\+\_\+\+B3 has port B and pin 3.

Uses {\ttfamily val \& \+\_\+\+B\+V(2)}, which is 1 and assigns it to rB at position 3 (remember\+: port B, pin 3).


\begin{DoxyTemplParams}{Template Parameters}
{\em Dx} & Dx\+::port and Dx\+::pin must be defined \\
\hline
{\em Bx} & the bit position \\
\hline
\end{DoxyTemplParams}
\index{ports@{ports}!set\+\_\+8\+\_\+byte@{set\+\_\+8\+\_\+byte}}
\index{set\+\_\+8\+\_\+byte@{set\+\_\+8\+\_\+byte}!ports@{ports}}
\subsubsection[{\texorpdfstring{set\+\_\+8\+\_\+byte(\+R \&r\+B \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&r\+C \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), R \&r\+D \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), const V \&val)}{set_8_byte(R &rB __attribute__((unused)), R &rC __attribute__((unused)), R &rD __attribute__((unused)), const V &val)}}]{\setlength{\rightskip}{0pt plus 5cm}template$<$class D7 , class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, typename R  = uint8\+\_\+t, typename V  = uint8\+\_\+t$>$ static void ports\+::set\+\_\+8\+\_\+byte (
\begin{DoxyParamCaption}
\item[{R \&rB }]{\+\_\+\+\_\+attribute\+\_\+\+\_\+(unused), }
\item[{R \&rC }]{\+\_\+\+\_\+attribute\+\_\+\+\_\+(unused), }
\item[{R \&rD }]{\+\_\+\+\_\+attribute\+\_\+\+\_\+(unused), }
\item[{const V \&}]{val}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}\hypertarget{namespaceports_a19c06fd6aa6bf54de902e8ac44cc2e56}{}\label{namespaceports_a19c06fd6aa6bf54de902e8ac44cc2e56}


Uses \+\_\+\+Io\+::port to select \#rB, \#rC or \#rD and \+\_\+\+Io\+::bit to decide which bit $\ast$ to write on this register. Assigns bit 7 from \#val to the first \hyperlink{structports_1_1__Io}{\+\_\+\+Io}, bit 6 for the second,... 

Example\+: D7 == P\+I\+N\+\_\+\+B3 and val == 0b11001100\+:

P\+I\+N\+\_\+\+B3 has port B and pin 3.

Uses {\ttfamily val \& \+\_\+\+B\+V(7)}, which is 1 and assigns it to rB at position 3 (remember\+: port B, pin 3).


\begin{DoxyTemplParams}{Template Parameters}
{\em Dx} & Dx\+::port and Dx\+::pin must be defined \\
\hline
\end{DoxyTemplParams}
