# Hi there, I'm Kaiden! ðŸ‘‹

- An EE master's working on FPGA & VLSI design
- Reach out to me: [email](mailto:ryan.hsu06190619@gmail.com)
- 2025 goal: Familiarizing myself with the entire VSLI design flow

## ðŸ”¨ Skillset
<img align="left" alt="Verilog" width="26px" src="materials/verilog.svg" />
<img align="left" alt="SystemVerilog" width="26px" src="materials/systemverilog.svg" />
<img align="left" alt="STM32" width="33px" src="https://cdn.jsdelivr.net/gh/devicons/devicon@latest/icons/embeddedc/embeddedc-original-wordmark.svg" />
<img align="left" alt="CPlusPlus" width="26px" src="https://github.com/devicons/devicon/blob/master/icons/cplusplus/cplusplus-original.svg" />
<img align="left" alt="Python" width="26px" src="https://github.com/devicons/devicon/blob/master/icons/python/python-original.svg" />
<img align="left" alt="Linix" width="33px" src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/linux/linux-original.svg" />
<img align="left" alt="Xilinx" width="26px" src="materials/xilinx.png" />

<br>
<br>

## ðŸ“ˆ GitHub Stats

![](http://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=KaidenHsu&theme=rose_pine) 

![](http://github-profile-summary-cards.vercel.app/api/cards/repos-per-language?username=KaidenHsu&theme=rose_pine) 
![](http://github-profile-summary-cards.vercel.app/api/cards/most-commit-language?username=KaidenHsu&theme=rose_pine)
