; generated by Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
; commandline ArmCC [--c99 --split_sections --debug -c --asm -ocnn_1\lkml_decisiontree.o --depend=cnn_1\lkml_decisiontree.d --cpu=Cortex-M7 --fpu=SoftVFP --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F7xx_HAL_Driver/Inc -I../Drivers/STM32F7xx_HAL_Driver/Inc/Legacy -I../Middlewares/Third_Party/FatFs/src/drivers -I../Drivers/CMSIS/Device/ST/STM32F7xx/Include -I../Middlewares/Third_Party/FatFs/src -I../Drivers/CMSIS/Include -I..\..\..\..\STM32_Project -I..\..\..\STM32F7_Project -I..\..\..\..\LKML_C\Src -I..\..\..\..\LKML_C -I.\RTE\_CNN_1 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.0.1\CMSIS\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32F7xx_DFP\2.9.0\Drivers\CMSIS\Device\ST\STM32F7xx\Include -D__MICROLIB -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F746xx -DUSE_HAL_DRIVER -DSTM32F746xx --omf_browse=cnn_1\lkml_decisiontree.crf ..\..\..\..\LKML_C\Src\LKML_DecisionTree.c]
        THUMB
        REQUIRE8
        PRESERVE8

        AREA ||i.DecisionTree_Model_1||, CODE, READONLY, ALIGN=2

DecisionTree_Model_1 PROC
        PUSH     {r4,lr}
        MOV      r0,#0x3f800000
        LDR      r1,|L1.20|
        STR      r0,[r1,#0x57c]  ; x
        BL       node1
        POP      {r4,pc}
        ENDP

        DCW      0x0000
|L1.20|
        DCD      x

        AREA ||i.node1||, CODE, READONLY, ALIGN=2

node1 PROC
        PUSH     {r4-r6,lr}
        LDR      r1,|L2.64|
        LDR      r0,[r1,#0x57c]  ; x
        BL       __aeabi_f2d
        MOV      r4,r0
        LDR      r2,|L2.68|
        LDR      r3,|L2.72|
        BL       __aeabi_cdcmple
        BCS      |L2.30|
        BL       node2
        B        |L2.62|
|L2.30|
        LDR      r1,|L2.64|
        LDR      r0,[r1,#0x57c]  ; x
        BL       __aeabi_f2d
        MOV      r4,r0
        LDR      r2,|L2.68|
        LDR      r3,|L2.72|
        BL       __aeabi_cdrcmple
        BHI      |L2.58|
        BL       node3
        B        |L2.62|
|L2.58|
        BL       node1
|L2.62|
        POP      {r4-r6,pc}
        ENDP

|L2.64|
        DCD      x
|L2.68|
        DCD      0xed20296b
|L2.72|
        DCD      0x3fe0807f

        AREA ||i.node2||, CODE, READONLY, ALIGN=2

node2 PROC
        PUSH     {r4-r6,lr}
        LDR      r1,|L3.68|
        LDR      r0,[r1,#0x8e4]  ; x
        BL       __aeabi_f2d
        MOV      r4,r0
        LDR      r2,|L3.72|
        LDR      r3,|L3.76|
        BL       __aeabi_cdcmple
        BCS      |L3.32|
        ADR      r0,|L3.80|
        BL       __2printf
        B        |L3.66|
|L3.32|
        LDR      r1,|L3.68|
        LDR      r0,[r1,#0x8e4]  ; x
        BL       __aeabi_f2d
        MOV      r4,r0
        LDR      r2,|L3.72|
        LDR      r3,|L3.76|
        BL       __aeabi_cdrcmple
        BHI      |L3.62|
        ADR      r0,|L3.92|
        BL       __2printf
        B        |L3.66|
|L3.62|
        BL       node2
|L3.66|
        POP      {r4-r6,pc}
        ENDP

|L3.68|
        DCD      x
|L3.72|
        DCD      0xbf30570b
|L3.76|
        DCD      0x3f60100d
|L3.80|
        DCB      "  class 1",0
        DCB      0
        DCB      0
|L3.92|
        DCB      "  class 2",0
        DCB      0
        DCB      0

        AREA ||i.node3||, CODE, READONLY, ALIGN=2

node3 PROC
        PUSH     {r4-r6,lr}
        LDR      r1,|L4.68|
        LDR      r0,[r1,#0x7a8]  ; x
        BL       __aeabi_f2d
        MOV      r4,r0
        LDR      r2,|L4.72|
        LDR      r3,|L4.76|
        BL       __aeabi_cdcmple
        BCS      |L4.32|
        ADR      r0,|L4.80|
        BL       __2printf
        B        |L4.66|
|L4.32|
        LDR      r1,|L4.68|
        LDR      r0,[r1,#0x7a8]  ; x
        BL       __aeabi_f2d
        MOV      r4,r0
        LDR      r2,|L4.72|
        LDR      r3,|L4.76|
        BL       __aeabi_cdrcmple
        BHI      |L4.62|
        ADR      r0,|L4.80|
        BL       __2printf
        B        |L4.66|
|L4.62|
        BL       node3
|L4.66|
        POP      {r4-r6,pc}
        ENDP

|L4.68|
        DCD      x
|L4.72|
        DCD      0xd755bccb
|L4.76|
        DCD      0x3fba9aa1
|L4.80|
        DCB      "  class 1",0
        DCB      0
        DCB      0

        AREA ||.arm_vfe_header||, DATA, READONLY, NOALLOC, ALIGN=2

        DCD      0x00000000

        AREA ||.bss||, DATA, NOINIT, ALIGN=2

x
        %        3136

;*** Start embedded assembler ***

#line 1 "..\\..\\..\\..\\LKML_C\\Src\\LKML_DecisionTree.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___19_LKML_DecisionTree_c_776dd568____REV16|
#line 388 "../Drivers/CMSIS/Include/cmsis_armcc.h"
|__asm___19_LKML_DecisionTree_c_776dd568____REV16| PROC
#line 389

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___19_LKML_DecisionTree_c_776dd568____REVSH|
#line 402
|__asm___19_LKML_DecisionTree_c_776dd568____REVSH| PROC
#line 403

 revsh r0, r0
 bx lr
	ENDP
	AREA ||.rrx_text||, CODE
	THUMB
	EXPORT |__asm___19_LKML_DecisionTree_c_776dd568____RRX|
#line 587
|__asm___19_LKML_DecisionTree_c_776dd568____RRX| PROC
#line 588

 rrx r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***

        EXPORT DecisionTree_Model_1 [CODE]
        EXPORT node1 [CODE]
        EXPORT node2 [CODE]
        EXPORT node3 [CODE]
        EXPORT x [DATA,SIZE=3136]

        IMPORT ||Lib$$Request$$armlib|| [CODE,WEAK]
        IMPORT __aeabi_f2d [CODE]
        IMPORT __aeabi_cdcmple [CODE]
        IMPORT __2printf [CODE]
        IMPORT __aeabi_cdrcmple [CODE]

        ATTR FILESCOPE
        ATTR SETVALUE Tag_ABI_PCS_wchar_t,2
        ATTR SETVALUE Tag_ABI_enum_size,1
        ATTR SETVALUE Tag_ABI_optimization_goals,6
        ATTR SETSTRING Tag_conformance,"2.09"
        ATTR SETVALUE AV,18,1

        ASSERT {ENDIAN} = "little"
        ASSERT {INTER} = {TRUE}
        ASSERT {ROPI} = {FALSE}
        ASSERT {RWPI} = {FALSE}
        ASSERT {IEEE_FULL} = {FALSE}
        ASSERT {IEEE_PART} = {FALSE}
        ASSERT {IEEE_JAVA} = {FALSE}
        END
