//Date: 03/06/2019
//Author: TrongTran
//Design CPU 32 bit

module control (data, addr);
   parameter DATA_WIDTH = 20;
   parameter ADDR_WIDTH = 34;

   input [ADDR_WIDTH-1:0] addr;
   output[DATA_WIDTH-1:0] data;

   reg   [DATA_WIDTH-1:0] data;

   always @(*) begin
      case (addr[31:0])
         32'b?0???????????????000?????01100?? : data =20'b0_000_1_0_0_0_0000_0_00_000_01;
         32'b?1???????????????000?????01100?? : data =20'b0_000_1_0_0_0_1000_0_00_000_01;
         32'b?0???????????????001?????01100?? : data =20'b0_000_1_0_0_0_0001_0_00_000_01;
         32'b?0???????????????010?????01100?? : data =20'b0_000_1_0_0_0_0010_0_00_000_01;
         32'b?0???????????????011?????01100?? : data =20'b0_000_1_0_0_0_0011_0_00_000_01;
         32'b?0???????????????100?????01100?? : data =20'b0_000_1_0_0_0_0100_0_00_000_01;
         32'b?0???????????????101?????01100?? : data =20'b0_000_1_0_0_0_0101_0_00_000_01;
         32'b?1???????????????101?????01100?? : data =20'b0_000_1_0_0_0_1101_0_00_000_01;
         32'b?0???????????????110?????01100?? : data =20'b0_000_1_0_0_0_0110_0_00_000_01;
         32'b?0???????????????111?????01100?? : data =20'b0_000_1_0_0_0_0111_0_00_000_01;
         32'b?????????????????000?????00100?? : data =20'b0_000_1_0_1_0_0000_0_00_000_01;
         32'b?????????????????010?????00100?? : data =20'b0_000_1_0_1_0_0010_0_00_000_01;
         32'b?????????????????011?????00100?? : data =20'b0_000_1_0_1_0_0011_0_00_000_01;
         32'b?????????????????100?????00100?? : data =20'b0_000_1_0_1_0_0100_0_00_000_01;
         32'b?????????????????110?????00100?? : data =20'b0_000_1_0_1_0_0110_0_00_000_01;
         32'b?????????????????111?????00100?? : data =20'b0_000_1_0_1_0_0111_0_00_000_01;
         32'b?0???????????????001?????00100?? : data =20'b0_000_1_0_1_0_0001_0_00_000_01;
         32'b?0???????????????101?????00100?? : data =20'b0_000_1_0_1_0_0101_0_00_000_01;
         32'b?1???????????????101?????00100?? : data =20'b0_000_1_0_1_0_1101_0_00_000_01;
         32'b?????????????????000?????00000?? : data =20'b0_000_1_0_1_0_0000_0_00_000_00;
         32'b?????????????????010?????00000?? : data =20'b0_000_1_0_1_0_0000_0_00_000_00;
         32'b?????????????????011?????00000?? : data =20'b0_000_1_0_1_0_0000_0_00_000_00;
         32'b?????????????????100?????00000?? : data =20'b0_000_1_0_1_0_0000_0_00_000_00;
         32'b?????????????????110?????00000?? : data =20'b0_000_1_0_1_0_0000_0_00_000_00;
         32'b?????????????????000?????01000?? : data =20'b0_001_0_0_1_0_0000_1_00_000_00;
         32'b?????????????????001?????01000?? : data =20'b0_001_0_0_1_0_0000_1_00_000_00;
         32'b?????????????????010?????01000?? : data =20'b0_001_0_0_1_0_0000_1_00_000_00;
         32'b?????????????????000?????11000?? : data =20'b0_010_0_1_1_1_0000_0_00_000_00;
         32'b?????????????????001?????11000?? : data =20'b0_010_0_1_1_1_0000_0_00_000_00;
         32'b?????????????????100?????11000?? : data =20'b0_010_0_1_1_1_0000_0_00_000_00;
         32'b?????????????????101?????11000?? : data =20'b0_010_0_1_1_1_0000_0_00_000_00;
         32'b?????????????????110?????11000?? : data =20'b0_010_0_1_1_1_0000_0_00_000_00;
         32'b?????????????????111?????11000?? : data =20'b0_010_0_1_1_1_0000_0_00_000_00;
         32'b?????????????????????????01101?? : data =20'b0_011_1_0_1_0_1111_0_00_000_01;
         32'b?????????????????????????00101?? : data =20'b0_011_1_0_1_1_0000_0_00_000_01;
         32'b?????????????????????????11011?? : data =20'b1_101_1_0_1_1_0000_0_00_000_10;
         32'b?????????????????000?????11001?? : data =20'b1_100_1_0_1_0_0000_0_00_000_10;

         default: begin
            data =20'b0_000_0_0_0_0_0000_0_00_000_00;
         end

      endcase
   end

endmodule
