
Easier UVM Code Generator version 2017-01-19 (Send feedback to info@doulos.com)

Parsing cmdline ...

num args is 4
Searching for regmodel flag
Searching for prefix
Searching for common template
common_tpl_fname: execute_common.tpl
pnum_m: 0
Searching for Syosil scoreboard path
Searching for templates
T_List:  execute_in.tpl
List: execute_in.tpl
T_List:  execute_in.tpl forward.tpl
List: execute_in.tpl
List: forward.tpl
T_List:  execute_in.tpl forward.tpl execute_out.tpl
List: execute_in.tpl
List: forward.tpl
List: execute_out.tpl
Parsing common : execute_common.tpl ...

dut_top: execute_stage
dut_path: D:/IC-Project/ICP2-Verification/phase-2/RISC-V-main/RISC-V-main/SystemVerilog/Design
dut_pfile: execute_pinlist
Project: generated_execute_tb
Prefix: execute_top
timeunit: 1ns
timeprecision: 1ps
Backup: NO
uvm_cmdline: +UVM_VERBOSITY=UVM_MEDIUM
prefix for top-level names: execute_top
$regmodel = 0

Parsing Templates ...

Reading[1]: execute_in.tpl
agent_name: agent_name     = execute_in
trans_item= execute_tx
if_port = logic [31:0] data1;
if_port = logic [31:0] data2;
if_port = logic [31:0] immediate_data;
if_port = logic [31:0] pc_in;
if_port = control_type control_in;
trans_var: rand logic [31:0] data1;
trans_var: rand logic [31:0] data2;
trans_var: rand logic [31:0] immediate_data;
trans_var: rand logic [31:0] pc_in;
trans_var: rand control_type  control_in;
dir: generated_execute_tb/tb/execute_in
Writing code to files
AGENT-ITEM: execute_tx
var_decl=rand logic [31:0] data1;
stripped_decl=rand logic    data1;
VARIABLE type = logic, var = data1
var_decl=rand logic [31:0] data2;
stripped_decl=rand logic    data2;
VARIABLE type = logic, var = data2
var_decl=rand logic [31:0] immediate_data;
stripped_decl=rand logic    immediate_data;
VARIABLE type = logic, var = immediate_data
var_decl=rand logic [31:0] pc_in;
stripped_decl=rand logic    pc_in;
VARIABLE type = logic, var = pc_in
var_decl=rand control_type  control_in;
stripped_decl=rand control_type  control_in;
VARIABLE type = control_type, var = control_in
Reading[2]: forward.tpl
agent_name: agent_name      = forward
trans_item= forward_tx
if_port = logic [31:0] wb_forward_data;
if_port = logic [31:0] mem_forward_data;
if_port = forward_type forward_rs1;
if_port = forward_type forward_rs2;
trans_var: rand logic [31:0] wb_forward_data;
trans_var: rand logic [31:0] mem_forward_data;
trans_var: rand forward_type  forward_rs1;
trans_var: rand forward_type  forward_rs2;
dir: generated_execute_tb/tb/forward
Writing code to files
AGENT-ITEM: forward_tx
var_decl=rand logic [31:0] wb_forward_data;
stripped_decl=rand logic    wb_forward_data;
VARIABLE type = logic, var = wb_forward_data
var_decl=rand logic [31:0] mem_forward_data;
stripped_decl=rand logic    mem_forward_data;
VARIABLE type = logic, var = mem_forward_data
var_decl=rand forward_type  forward_rs1;
stripped_decl=rand forward_type  forward_rs1;
VARIABLE type = forward_type, var = forward_rs1
var_decl=rand forward_type  forward_rs2;
stripped_decl=rand forward_type  forward_rs2;
VARIABLE type = forward_type, var = forward_rs2
Reading[3]: execute_out.tpl
agent_name: agent_name       = execute_out
trans_item= execute_out_tx
agent_append_to_connect_phase = my_exec_scoreboard_connect.sv inline
if_port = control_type control_out;
if_port = logic [31:0] alu_data;
if_port = logic [31:0] memory_data;
if_port = logic        pc_src;
if_port = logic [31:0] jalr_target_offset;
if_port = logic        jalr_flag;
if_port = logic [31:0] pc_out;
if_port = logic        overflow;
trans_var: control_type control_out;
trans_var: logic [31:0] alu_data;
trans_var: logic [31:0] memory_data;
trans_var: logic       pc_src;
trans_var: logic [31:0] jalr_target_offset;
trans_var: logic       jalr_flag;
trans_var: logic [31:0] pc_out;
trans_var: logic       overflow;
dir: generated_execute_tb/tb/execute_out
Writing code to files
AGENT-ITEM: execute_out_tx
var_decl=control_type control_out;
stripped_decl=control_type control_out;
VARIABLE type = control_type, var = control_out
var_decl=logic [31:0] alu_data;
stripped_decl=logic    alu_data;
VARIABLE type = logic, var = alu_data
var_decl=logic [31:0] memory_data;
stripped_decl=logic    memory_data;
VARIABLE type = logic, var = memory_data
var_decl=logic       pc_src;
stripped_decl=logic       pc_src;
VARIABLE type = logic, var = pc_src
var_decl=logic [31:0] jalr_target_offset;
stripped_decl=logic    jalr_target_offset;
VARIABLE type = logic, var = jalr_target_offset
var_decl=logic       jalr_flag;
stripped_decl=logic       jalr_flag;
VARIABLE type = logic, var = jalr_flag
var_decl=logic [31:0] pc_out;
stripped_decl=logic    pc_out;
VARIABLE type = logic, var = pc_out
var_decl=logic       overflow;
stripped_decl=logic       overflow;
VARIABLE type = logic, var = overflow
top env agents = execute_in forward execute_out
Generating testbench in generated_execute_tb/tb
Writing ports for interface decode_if
Writing ports for interface forward_if_0
Writing ports for interface execute_out_if_0
Generating simulator scripts in generated_execute_tb/sim
env_list=, agent_list=execute_in forward execute_out,
env_list=, agent_list=execute_in forward execute_out,
Code Generation complete
