Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 05ba13a6a5e64c6bad1e306b54403742 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LEGv8_tb_behav xil_defaultlib.LEGv8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port in2 [D:/Waffle/CSULB/2020Fall/CECS_530/Lab/Lab8/Lab8/Lab8.srcs/sources_1/new/IF.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.Mux64
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.PR
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.LEGv8
Compiling module xil_defaultlib.LEGv8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LEGv8_tb_behav
