$date
	Fri Sep 25 10:05:28 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SPC_config_tb $end
$scope module my_SPC_config $end
$var reg 1 ! Cfg_in $end
$var reg 1 " Clk $end
$var reg 1 # Fref $end
$var reg 1 $ Resetn $end
$var reg 11 % conf [10:0] $end
$var reg 11 & conf2 [10:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11001010111 &
b10101100001 %
1$
0#
0"
0!
$end
#1
0$
#11
1$
#21
1!
#31
1"
#41
0!
0"
#51
1"
#61
0"
#71
1"
#81
0"
#91
1"
#101
0"
#111
1"
#121
1!
0"
#131
1"
#141
0"
#151
1"
#161
0!
0"
#171
1"
#181
1!
0"
#191
1"
#201
0!
0"
#211
1"
#221
1!
0"
#231
1"
#241
0"
#500
