
*** Running vivado
    with args -log BloquePWM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BloquePWM.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source BloquePWM.tcl -notrace
Command: synth_design -top BloquePWM -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 214318 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1876.977 ; gain = 202.719 ; free physical = 165 ; free virtual = 2823
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BloquePWM' [/home/manuela/Documentos/proyecto2/ProyectoDigitalII/module/verilog/PWM/BloquePWM.v:22]
INFO: [Synth 8-6157] synthesizing module 'MaquinaEstadosPWM' [/home/manuela/Documentos/proyecto2/ProyectoDigitalII/module/verilog/PWM/MaquinaEstadosPWM.v:22]
INFO: [Synth 8-226] default block is never used [/home/manuela/Documentos/proyecto2/ProyectoDigitalII/module/verilog/PWM/MaquinaEstadosPWM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'MaquinaEstadosPWM' (1#1) [/home/manuela/Documentos/proyecto2/ProyectoDigitalII/module/verilog/PWM/MaquinaEstadosPWM.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'grados' does not match port width (2) of module 'MaquinaEstadosPWM' [/home/manuela/Documentos/proyecto2/ProyectoDigitalII/module/verilog/PWM/BloquePWM.v:36]
INFO: [Synth 8-6157] synthesizing module 'DivFreqPWM' [/home/manuela/Documentos/proyecto2/ProyectoDigitalII/module/verilog/PWM/DivFreqPWM.v:1]
	Parameter top bound to: 12'b100111000100 
INFO: [Synth 8-6155] done synthesizing module 'DivFreqPWM' (2#1) [/home/manuela/Documentos/proyecto2/ProyectoDigitalII/module/verilog/PWM/DivFreqPWM.v:1]
INFO: [Synth 8-6157] synthesizing module 'PWM' [/home/manuela/Documentos/proyecto2/ProyectoDigitalII/module/verilog/PWM/PWM.v:23]
	Parameter top bound to: 400 - type: integer 
WARNING: [Synth 8-6090] variable 'contador' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/manuela/Documentos/proyecto2/ProyectoDigitalII/module/verilog/PWM/PWM.v:47]
WARNING: [Synth 8-6090] variable 'contador' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/manuela/Documentos/proyecto2/ProyectoDigitalII/module/verilog/PWM/PWM.v:68]
INFO: [Synth 8-6155] done synthesizing module 'PWM' (3#1) [/home/manuela/Documentos/proyecto2/ProyectoDigitalII/module/verilog/PWM/PWM.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'grados' does not match port width (2) of module 'PWM' [/home/manuela/Documentos/proyecto2/ProyectoDigitalII/module/verilog/PWM/BloquePWM.v:47]
INFO: [Synth 8-6155] done synthesizing module 'BloquePWM' (4#1) [/home/manuela/Documentos/proyecto2/ProyectoDigitalII/module/verilog/PWM/BloquePWM.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1938.727 ; gain = 264.469 ; free physical = 214 ; free virtual = 2855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1938.727 ; gain = 264.469 ; free physical = 211 ; free virtual = 2852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1938.727 ; gain = 264.469 ; free physical = 211 ; free virtual = 2852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1938.727 ; gain = 0.000 ; free physical = 204 ; free virtual = 2845
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/manuela/Documentos/proyecto2/ProyectoDigitalII/module/verilog/PWM/PWM.srcs/constrs_1/imports/xdc/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/manuela/Documentos/proyecto2/ProyectoDigitalII/module/verilog/PWM/PWM.srcs/constrs_1/imports/xdc/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/manuela/Documentos/proyecto2/ProyectoDigitalII/module/verilog/PWM/PWM.srcs/constrs_1/imports/xdc/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BloquePWM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BloquePWM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2100.477 ; gain = 0.000 ; free physical = 121 ; free virtual = 2762
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2100.477 ; gain = 0.000 ; free physical = 121 ; free virtual = 2762
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2100.477 ; gain = 426.219 ; free physical = 185 ; free virtual = 2826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2100.477 ; gain = 426.219 ; free physical = 185 ; free virtual = 2826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2100.477 ; gain = 426.219 ; free physical = 187 ; free virtual = 2828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2100.477 ; gain = 426.219 ; free physical = 177 ; free virtual = 2818
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MaquinaEstadosPWM 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module DivFreqPWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module PWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'pwm1/ancho_reg[0]' (FDRE) to 'pwm1/ancho_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pwm1/ancho_reg[1] )
INFO: [Synth 8-3886] merging instance 'pwm1/ancho_reg[6]' (FDRE) to 'pwm1/ancho_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pwm1/ancho_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2100.477 ; gain = 426.219 ; free physical = 164 ; free virtual = 2808
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2100.477 ; gain = 426.219 ; free physical = 126 ; free virtual = 2694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2100.477 ; gain = 426.219 ; free physical = 126 ; free virtual = 2694
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2100.477 ; gain = 426.219 ; free physical = 125 ; free virtual = 2693
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2100.477 ; gain = 426.219 ; free physical = 131 ; free virtual = 2699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2100.477 ; gain = 426.219 ; free physical = 131 ; free virtual = 2699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2100.477 ; gain = 426.219 ; free physical = 131 ; free virtual = 2699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2100.477 ; gain = 426.219 ; free physical = 131 ; free virtual = 2699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2100.477 ; gain = 426.219 ; free physical = 131 ; free virtual = 2699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2100.477 ; gain = 426.219 ; free physical = 131 ; free virtual = 2699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |    13|
|5     |LUT3   |     5|
|6     |LUT4   |     6|
|7     |LUT5   |     6|
|8     |LUT6   |     3|
|9     |FDRE   |    32|
|10    |IBUF   |     4|
|11    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+------------------+------+
|      |Instance             |Module            |Cells |
+------+---------------------+------------------+------+
|1     |top                  |                  |    81|
|2     |  DivisorF           |DivFreqPWM        |    22|
|3     |  MaquinaEstadosPWM1 |MaquinaEstadosPWM |     7|
|4     |  pwm1               |PWM               |    46|
+------+---------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2100.477 ; gain = 426.219 ; free physical = 131 ; free virtual = 2699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2100.477 ; gain = 264.469 ; free physical = 183 ; free virtual = 2751
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2100.477 ; gain = 426.219 ; free physical = 183 ; free virtual = 2751
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2100.477 ; gain = 0.000 ; free physical = 250 ; free virtual = 2818
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2100.477 ; gain = 0.000 ; free physical = 196 ; free virtual = 2764
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2100.477 ; gain = 656.352 ; free physical = 327 ; free virtual = 2895
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2100.477 ; gain = 0.000 ; free physical = 327 ; free virtual = 2895
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/manuela/Documentos/proyecto2/ProyectoDigitalII/module/verilog/PWM/PWM.runs/synth_1/BloquePWM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BloquePWM_utilization_synth.rpt -pb BloquePWM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  9 14:45:36 2022...
