m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/simulation/modelsim
valu
Z1 !s110 1623415402
!i10b 1
!s100 jHAOc9AchFQIj<0bOeWL90
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I?7^Sh1KCe6l=5A1=_?mM[2
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1623357136
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v
!i122 11
L0 1 97
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1623415402.000000
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core
Z8 tCvgOpt 0
varbiter
Z9 !s110 1623415401
!i10b 1
!s100 iMeH?UO08WIPPn^1IKbkY2
R2
I1_ZRbNg@mJN1^Ke@@WFji3
R3
R0
Z10 w1616489084
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/arbiter.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/arbiter.v
!i122 7
L0 1 113
R4
r1
!s85 0
31
Z11 !s108 1623415401.000000
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/arbiter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/arbiter.v|
!i113 1
R6
Z12 !s92 -vlog01compat -work work +incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory
R8
vcore
R1
!i10b 1
!s100 j7LcU3C]>Mj:2kj]Yk[<R2
R2
I27@A^9=Cz_Bf1N7FFazXN3
R3
R0
w1623359336
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v
!i122 10
L0 1 450
R4
r1
!s85 0
31
R5
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v|
!i113 1
R6
R7
R8
vdivider
R1
!i10b 1
!s100 51;Oj5M1MmmKnC`LcN@P33
R2
I^7GQIZhN]1I0=3j`:@Be@2
R3
R0
Z13 w1616484718
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/divider.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/divider.v
!i122 9
L0 40 34
R4
r1
!s85 0
31
R5
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/divider.v|
!i113 1
R6
R7
R8
vfour_way_rom
R9
!i10b 1
!s100 Xa6@ogZ:?TQTG`]fzl4@83
R2
I==ONZI3TnBEZ^69OA0LIM3
R3
R0
w1620930702
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/four_way_rom.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/four_way_rom.v
!i122 6
L0 1 184
R4
r1
!s85 0
31
R11
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/four_way_rom.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/four_way_rom.v|
!i113 1
R6
R12
R8
vinstr_decoder
R1
!i10b 1
!s100 4bPg`8a:MbX^@[^5B5g1C0
R2
IW>R@eCI9oPiYSV^WmMW`O1
R3
R0
w1623359846
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v
!i122 8
L0 1 220
R4
r1
!s85 0
31
R11
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v|
!i113 1
R6
R7
R8
vinterrupt_controller
R9
!i10b 1
!s100 XmSHhU>_Zn;9?8V@D_;gE0
R2
IcFP:4XW]U`P[F:2mFKXb_2
R3
R0
w1623411165
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/interrupt_controller.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/interrupt_controller.v
!i122 4
L0 1 42
R4
r1
!s85 0
31
R11
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/interrupt_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/interrupt_controller.v|
!i113 1
R6
Z14 !s92 -vlog01compat -work work +incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard
R8
vmemory_mapped_control
R9
!i10b 1
!s100 i2`^`didCiDV7:KZ;g8732
R2
IXmb9^mNUcFFkK^0gIC;_60
R3
R0
w1623399835
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/memory_mapped_control.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/memory_mapped_control.v
!i122 3
L0 1 83
R4
r1
!s85 0
31
R11
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/memory_mapped_control.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/memory_mapped_control.v|
!i113 1
R6
R14
R8
vRAM_dual
R9
!i10b 1
!s100 U<RSIhZ6kZ>=6DzP@Q5AK2
R2
I;c>mZiZHP2@79Y5`=N3@X1
R3
R0
R10
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/RAM_dual.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/RAM_dual.v
!i122 5
L0 40 104
R4
r1
!s85 0
31
R11
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/RAM_dual.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/RAM_dual.v|
!i113 1
R6
R12
R8
n@r@a@m_dual
vROM_RAM
R1
!i10b 1
!s100 BG0]5m]NckBmmmaa9V;Oa1
R2
IWU=D]eKL?ZDMF62e2M7`O2
R3
R0
w1616776236
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/ROM_RAM.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/ROM_RAM.v
!i122 12
L0 40 90
R4
r1
!s85 0
31
R5
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/ROM_RAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/ROM_RAM.v|
!i113 1
R6
R12
R8
n@r@o@m_@r@a@m
vsum_up_vector_long_tb
R9
!i10b 1
!s100 Z=cZWoViY`AD0Za^KlF:U2
R2
ISUoH`o3<gIFfo][INEmVj2
R3
R0
w1623415343
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/test_benches/sum_up_vector_long_tb.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/test_benches/sum_up_vector_long_tb.v
!i122 0
L0 2 581
R4
r1
!s85 0
31
R11
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/test_benches/sum_up_vector_long_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/test_benches|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/test_benches/sum_up_vector_long_tb.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/test_benches
R8
vtb
R1
!i10b 1
!s100 ?H1KJQ`ba;iQRKFg_V7mV1
R2
I64lzH_P:RUS6ZKS>SYO3e0
R3
R0
R13
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/mac_ip/mac_tb.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/mac_ip/mac_tb.v
!i122 13
L0 3 62
R4
r1
!s85 0
31
R5
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/mac_ip/mac_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/mac_ip|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/mac_ip/mac_tb.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/mac_ip
R8
vvideocard
R9
!i10b 1
!s100 NhV;kKE9ZXa9Z45`b4Rh20
R2
I?@X^Aa_LRGARYGj6J?1UC2
R3
R0
w1623411252
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v
!i122 2
L0 1 189
R4
r1
!s85 0
31
R11
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v|
!i113 1
R6
R14
R8
vvideocard_top
R9
!i10b 1
!s100 @fIOdNM?Q57idQcVVUZE60
R2
InV]K1FS3bAgbC=PiYZD>l3
R3
R0
w1623399240
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard_top.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard_top.v
!i122 1
L0 1 84
R4
r1
!s85 0
31
R11
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard_top.v|
!i113 1
R6
R14
R8
