

================================================================
== Vitis HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Sat Sep  2 22:24:34 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  7115152|  7115152|  71.152 ms|  71.152 ms|  7115152|  7115152|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                     |                                                           |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                               Instance                              |                           Module                          |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62  |Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2  |     9218|     9218|  92.180 us|  92.180 us|    9218|    9218|       no|
        |grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68                         |Linear_layer_qkv_Pipeline_l_j_init                         |      770|      770|   7.700 us|   7.700 us|     770|     770|       no|
        |grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73                    |Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j                    |   589837|   589837|   5.898 ms|   5.898 ms|  589837|  589837|       no|
        |grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83                         |Linear_layer_qkv_Pipeline_l_j_back                         |      770|      770|   7.700 us|   7.700 us|     770|     770|       no|
        |grp_Linear_layer_qkv_Pipeline_l_j1_fu_91                             |Linear_layer_qkv_Pipeline_l_j1                             |      776|      776|   7.760 us|   7.760 us|     776|     776|       no|
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_i  |  7105932|  7105932|    592161|          -|          -|    12|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     39|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|    1015|   1409|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    276|    -|
|Register         |        -|    -|      29|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    5|    1044|   1724|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |                               Instance                              |                           Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62  |Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2  |        0|   0|   45|  182|    0|
    |grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73                    |Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j                    |        0|   3|  527|  596|    0|
    |grp_Linear_layer_qkv_Pipeline_l_j1_fu_91                             |Linear_layer_qkv_Pipeline_l_j1                             |        0|   0|  199|  111|    0|
    |grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83                         |Linear_layer_qkv_Pipeline_l_j_back                         |        0|   0|   27|   79|    0|
    |grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68                         |Linear_layer_qkv_Pipeline_l_j_init                         |        0|   0|   12|   51|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U17                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|  205|  390|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                |                                                           |        0|   5| 1015| 1409|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|               Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v7_U   |Linear_layer_qkv_v7_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   32|     1|        24576|
    +-------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                   |        2|  0|   0|    0|   768|   32|     1|        24576|
    +-------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_114_p2   |         +|   0|  0|  13|           4|           1|
    |empty_378_fu_143_p2  |         -|   0|  0|  17|          14|          14|
    |icmp_ln27_fu_108_p2  |      icmp|   0|  0|   9|           4|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  39|          22|          19|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  59|         11|    1|         11|
    |grp_fu_173_ce  |  14|          3|    1|          3|
    |grp_fu_173_p0  |  14|          3|   32|         96|
    |grp_fu_173_p1  |  14|          3|   32|         96|
    |i_fu_54        |   9|          2|    4|          8|
    |v3_address0    |  20|          4|   14|         56|
    |v3_ce0         |  20|          4|    1|          4|
    |v3_ce1         |   9|          2|    1|          2|
    |v3_d0          |  20|          4|   32|        128|
    |v3_we0         |  20|          4|    1|          4|
    |v7_address0    |  20|          4|   10|         40|
    |v7_ce0         |  20|          4|    1|          4|
    |v7_ce1         |   9|          2|    1|          2|
    |v7_d0          |  14|          3|   32|         96|
    |v7_we0         |  14|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          | 276|         56|  164|        553|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                         |  10|   0|   10|          0|
    |empty_378_reg_166                                                                 |   6|   0|   14|          8|
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62_ap_start_reg  |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73_ap_start_reg                    |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_j1_fu_91_ap_start_reg                             |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83_ap_start_reg                         |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68_ap_start_reg                         |   1|   0|    1|          0|
    |i_1_reg_157                                                                       |   4|   0|    4|          0|
    |i_fu_54                                                                           |   4|   0|    4|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             |  29|   0|   37|          8|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------+-----+-----+------------+------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|v220_address0  |  out|   14|   ap_memory|              v220|         array|
|v220_ce0       |  out|    1|   ap_memory|              v220|         array|
|v220_q0        |   in|   32|   ap_memory|              v220|         array|
|v221_address0  |  out|   20|   ap_memory|              v221|         array|
|v221_ce0       |  out|    1|   ap_memory|              v221|         array|
|v221_q0        |   in|   32|   ap_memory|              v221|         array|
|v222_address0  |  out|   10|   ap_memory|              v222|         array|
|v222_ce0       |  out|    1|   ap_memory|              v222|         array|
|v222_q0        |   in|   32|   ap_memory|              v222|         array|
|v3_address0    |  out|   14|   ap_memory|                v3|         array|
|v3_ce0         |  out|    1|   ap_memory|                v3|         array|
|v3_we0         |  out|    1|   ap_memory|                v3|         array|
|v3_d0          |  out|   32|   ap_memory|                v3|         array|
|v3_address1    |  out|   14|   ap_memory|                v3|         array|
|v3_ce1         |  out|    1|   ap_memory|                v3|         array|
|v3_q1          |   in|   32|   ap_memory|                v3|         array|
+---------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%v7 = alloca i64 1" [kernel.cpp:28]   --->   Operation 12 'alloca' 'v7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2, i32 %v3"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln27 = store i4 0, i4 %i" [kernel.cpp:27]   --->   Operation 14 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v222, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v221, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v220, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2, i32 %v3"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln27 = br void %l_j_init" [kernel.cpp:27]   --->   Operation 19 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [kernel.cpp:27]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.30ns)   --->   "%icmp_ln27 = icmp_eq  i4 %i_1, i4 12" [kernel.cpp:27]   --->   Operation 21 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.73ns)   --->   "%add_ln27 = add i4 %i_1, i4 1" [kernel.cpp:27]   --->   Operation 23 'add' 'add_ln27' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %l_j_init.split, void %for.end82" [kernel.cpp:27]   --->   Operation 24 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_j_init, i32 %v7"   --->   Operation 25 'call' 'call_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln27 = store i4 %add_ln27, i4 %i" [kernel.cpp:27]   --->   Operation 26 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln57 = ret" [kernel.cpp:57]   --->   Operation 27 'ret' 'ret_ln57' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_j_init, i32 %v7"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i_1, i10 0" [kernel.cpp:27]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i_1, i8 0" [kernel.cpp:27]   --->   Operation 30 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_66_cast = zext i12 %tmp_32" [kernel.cpp:27]   --->   Operation 31 'zext' 'tmp_66_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (1.81ns)   --->   "%empty_378 = sub i14 %tmp_s, i14 %tmp_66_cast" [kernel.cpp:27]   --->   Operation 32 'sub' 'empty_378' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln27 = call void @Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j, i14 %empty_378, i32 %v220, i32 %v221, i32 %v7" [kernel.cpp:27]   --->   Operation 33 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln27 = call void @Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j, i14 %empty_378, i32 %v220, i32 %v221, i32 %v7" [kernel.cpp:27]   --->   Operation 34 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.81>
ST_7 : Operation 35 [2/2] (1.81ns)   --->   "%call_ln27 = call void @Linear_layer_qkv_Pipeline_l_j_back, i14 %empty_378, i32 %v3, i32 %v7" [kernel.cpp:27]   --->   Operation 35 'call' 'call_ln27' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln27 = call void @Linear_layer_qkv_Pipeline_l_j_back, i14 %empty_378, i32 %v3, i32 %v7" [kernel.cpp:27]   --->   Operation 36 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.06>
ST_9 : Operation 37 [2/2] (5.06ns)   --->   "%call_ln27 = call void @Linear_layer_qkv_Pipeline_l_j1, i14 %empty_378, i32 %v3, i32 %v222" [kernel.cpp:27]   --->   Operation 37 'call' 'call_ln27' <Predicate = true> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [kernel.cpp:28]   --->   Operation 38 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln27 = call void @Linear_layer_qkv_Pipeline_l_j1, i14 %empty_378, i32 %v3, i32 %v222" [kernel.cpp:27]   --->   Operation 39 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln27 = br void %l_j_init" [kernel.cpp:27]   --->   Operation 40 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v220]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v221]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v222]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01111111111]
v7                (alloca           ) [ 00111111111]
store_ln27        (store            ) [ 00000000000]
specinterface_ln0 (specinterface    ) [ 00000000000]
specinterface_ln0 (specinterface    ) [ 00000000000]
specinterface_ln0 (specinterface    ) [ 00000000000]
call_ln0          (call             ) [ 00000000000]
br_ln27           (br               ) [ 00000000000]
i_1               (load             ) [ 00001100000]
icmp_ln27         (icmp             ) [ 00011111111]
empty             (speclooptripcount) [ 00000000000]
add_ln27          (add              ) [ 00000000000]
br_ln27           (br               ) [ 00000000000]
store_ln27        (store            ) [ 00000000000]
ret_ln57          (ret              ) [ 00000000000]
call_ln0          (call             ) [ 00000000000]
tmp_s             (bitconcatenate   ) [ 00000000000]
tmp_32            (bitconcatenate   ) [ 00000000000]
tmp_66_cast       (zext             ) [ 00000000000]
empty_378         (sub              ) [ 00000011111]
call_ln27         (call             ) [ 00000000000]
call_ln27         (call             ) [ 00000000000]
specloopname_ln28 (specloopname     ) [ 00000000000]
call_ln27         (call             ) [ 00000000000]
br_ln27           (br               ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v220">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v220"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v221">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v221"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v222">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v222"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_l_j_init"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_l_j_back"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_l_j1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="v7_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v7/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="14" slack="0"/>
<pin id="76" dir="0" index="2" bw="32" slack="0"/>
<pin id="77" dir="0" index="3" bw="32" slack="0"/>
<pin id="78" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="79" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="14" slack="2"/>
<pin id="86" dir="0" index="2" bw="32" slack="0"/>
<pin id="87" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/7 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_Linear_layer_qkv_Pipeline_l_j1_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="14" slack="4"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="0" index="3" bw="32" slack="0"/>
<pin id="96" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/9 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln27_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_1_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="2"/>
<pin id="107" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln27_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln27_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln27_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="2"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_s_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="14" slack="0"/>
<pin id="127" dir="0" index="1" bw="4" slack="2"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_32_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="2"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_66_cast_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="0"/>
<pin id="141" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_66_cast/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="empty_378_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="0"/>
<pin id="145" dir="0" index="1" bw="12" slack="0"/>
<pin id="146" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_378/5 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="2"/>
<pin id="159" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="empty_378_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="14" slack="1"/>
<pin id="168" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="empty_378 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v15/9 v21/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="44" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="73" pin=3"/></net>

<net id="89"><net_src comp="46" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="91" pin=3"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="105" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="125" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="139" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="143" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="153"><net_src comp="54" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="156"><net_src comp="150" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="160"><net_src comp="105" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="169"><net_src comp="143" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="91" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v220 | {}
	Port: v221 | {}
	Port: v222 | {}
	Port: v3 | {1 2 7 8 9 10 }
 - Input state : 
	Port: Linear_layer_qkv : v220 | {5 6 }
	Port: Linear_layer_qkv : v221 | {5 6 }
	Port: Linear_layer_qkv : v222 | {9 10 }
	Port: Linear_layer_qkv : v3 | {9 10 }
  - Chain level:
	State 1
		store_ln27 : 1
	State 2
	State 3
		icmp_ln27 : 1
		add_ln27 : 1
		br_ln27 : 2
		store_ln27 : 2
	State 4
	State 5
		tmp_66_cast : 1
		empty_378 : 2
		call_ln27 : 3
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62 |    0    |    0    |    42   |   108   |
|          |             grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68            |    0    |    0    |    10   |    24   |
|   call   |          grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73          |    5    |   7.94  |   691   |   911   |
|          |             grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83            |    0    |  1.588  |    34   |    50   |
|          |               grp_Linear_layer_qkv_Pipeline_l_j1_fu_91              |    2    |  4.764  |   368   |   458   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                              grp_fu_173                             |    2    |    0    |   205   |   390   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                           empty_378_fu_143                          |    0    |    0    |    0    |    17   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                           add_ln27_fu_114                           |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                           icmp_ln27_fu_108                          |    0    |    0    |    0    |    9    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                             tmp_s_fu_125                            |    0    |    0    |    0    |    0    |
|          |                            tmp_32_fu_132                            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                          tmp_66_cast_fu_139                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                     |    9    |  14.292 |   1350  |   1980  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| v7 |    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|empty_378_reg_166|   14   |
|   i_1_reg_157   |    4   |
|    i_reg_150    |    4   |
+-----------------+--------+
|      Total      |   22   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
| grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73 |  p1  |   2  |  14  |   28   ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   28   ||  1.588  ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |   14   |  1350  |  1980  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   22   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    9   |   15   |  1372  |  1989  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
