library ieee;

use ieee.std logic 1164.all;

use work.my_components.all; declaring our Library

entity circuitl is

port(a,b,c,d in std logic;

x,y: out std_logic

);

end circuit1;

Jarchitecture struct of circuitl is

signal w: std logic;

begin

--calling the components

U1: myinverter PORT MAP

(inv in => b,

inv out => w);

U2: nand 2 PORT MAP

(nand2 in1 => a,

nand2 in2 => b, nand2 out => x);

U3: nand 3 PORT MAP(w,c,d,y);

Lend struct;