INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/201211/Even_Parity/Even_Parity.srcs/sources_1/new/even_parity.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module even_parity
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/201211/Even_Parity/Even_Parity.srcs/sim_1/new/tsetbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
