[2025-09-17 02:07:39] START suite=qualcomm_srv trace=srv747_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv747_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2606924 heartbeat IPC: 3.836 cumulative IPC: 3.836 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5058863 heartbeat IPC: 4.078 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5058863 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5058863 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14131336 heartbeat IPC: 1.102 cumulative IPC: 1.102 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 23218343 heartbeat IPC: 1.1 cumulative IPC: 1.101 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 32260244 heartbeat IPC: 1.106 cumulative IPC: 1.103 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 41325393 heartbeat IPC: 1.103 cumulative IPC: 1.103 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 50335964 heartbeat IPC: 1.11 cumulative IPC: 1.104 (Simulation time: 00 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 59442557 heartbeat IPC: 1.098 cumulative IPC: 1.103 (Simulation time: 00 hr 08 min 02 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 68469369 heartbeat IPC: 1.108 cumulative IPC: 1.104 (Simulation time: 00 hr 09 min 13 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 77508176 heartbeat IPC: 1.106 cumulative IPC: 1.104 (Simulation time: 00 hr 10 min 23 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv747_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000015 cycles: 86633625 heartbeat IPC: 1.096 cumulative IPC: 1.103 (Simulation time: 00 hr 11 min 32 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 90685128 cumulative IPC: 1.103 (Simulation time: 00 hr 12 min 36 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90685128 cumulative IPC: 1.103 (Simulation time: 00 hr 12 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv747_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.103 instructions: 100000000 cycles: 90685128
CPU 0 Branch Prediction Accuracy: 90.79% MPKI: 16.19 Average ROB Occupancy at Mispredict: 26
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3868
BRANCH_INDIRECT: 0.4092
BRANCH_CONDITIONAL: 13.24
BRANCH_DIRECT_CALL: 0.9333
BRANCH_INDIRECT_CALL: 0.5935
BRANCH_RETURN: 0.6272


====Backend Stall Breakdown====
ROB_STALL: 99024
LQ_STALL: 0
SQ_STALL: 525007


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 141.26315
REPLAY_LOAD: 62.25424
NON_REPLAY_LOAD: 25.283226

== Total ==
ADDR_TRANS: 5368
REPLAY_LOAD: 3673
NON_REPLAY_LOAD: 89983

== Counts ==
ADDR_TRANS: 38
REPLAY_LOAD: 59
NON_REPLAY_LOAD: 3559

cpu0->cpu0_STLB TOTAL        ACCESS:    1868384 HIT:    1863740 MISS:       4644 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1868384 HIT:    1863740 MISS:       4644 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 196.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8312805 HIT:    7275932 MISS:    1036873 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6754536 HIT:    5898229 MISS:     856307 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     555779 HIT:     393427 MISS:     162352 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     994311 HIT:     983618 MISS:      10693 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8179 HIT:        658 MISS:       7521 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15009751 HIT:    8042276 MISS:    6967475 MSHR_MERGE:    1642749
cpu0->cpu0_L1I LOAD         ACCESS:   15009751 HIT:    8042276 MISS:    6967475 MSHR_MERGE:    1642749
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.62 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30531600 HIT:   27053592 MISS:    3478008 MSHR_MERGE:    1484237
cpu0->cpu0_L1D LOAD         ACCESS:   17174441 HIT:   15369445 MISS:    1804996 MSHR_MERGE:     375184
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13347703 HIT:   11682981 MISS:    1664722 MSHR_MERGE:    1108942
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9456 HIT:       1166 MISS:       8290 MSHR_MERGE:        111
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.48 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12453710 HIT:   10550227 MISS:    1903483 MSHR_MERGE:     951606
cpu0->cpu0_ITLB LOAD         ACCESS:   12453710 HIT:   10550227 MISS:    1903483 MSHR_MERGE:     951606
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.077 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28943756 HIT:   27709667 MISS:    1234089 MSHR_MERGE:     317582
cpu0->cpu0_DTLB LOAD         ACCESS:   28943756 HIT:   27709667 MISS:    1234089 MSHR_MERGE:     317582
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.919 cycles
cpu0->LLC TOTAL        ACCESS:    1268228 HIT:    1218347 MISS:      49881 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     856307 HIT:     838257 MISS:      18050 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     162352 HIT:     134389 MISS:      27963 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     242048 HIT:     241855 MISS:        193 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7521 HIT:       3846 MISS:       3675 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3242
  ROW_BUFFER_MISS:      46444
  AVG DBUS CONGESTED CYCLE: 3.429
Channel 0 WQ ROW_BUFFER_HIT:        841
  ROW_BUFFER_MISS:      19724
  FULL:          0
Channel 0 REFRESHES ISSUED:       7557

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       526095       419506        92466         2336
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           10          257          480          273
  STLB miss resolved @ L2C                0           88          109          270           58
  STLB miss resolved @ LLC                0          324          387         2008          635
  STLB miss resolved @ MEM                0            1          202         2258         1959

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             162410        53051      1262700       139167          354
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           94          168           21
  STLB miss resolved @ L2C                0           63          165          115            7
  STLB miss resolved @ LLC                0          107          277          559           52
  STLB miss resolved @ MEM                0            0           49          169           53
[2025-09-17 02:20:16] END   suite=qualcomm_srv trace=srv747_ap (rc=0)
