
low_power_sensor_inside.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000096  00800100  00002452  000024e6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002452  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000e2  00800196  00800196  0000257c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000257c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000025ac  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000640  00000000  00000000  000025ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000ad78  00000000  00000000  00002c2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001d8a  00000000  00000000  0000d9a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000377e  00000000  00000000  0000f72e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000015a8  00000000  00000000  00012eac  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00002a24  00000000  00000000  00014454  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007924  00000000  00000000  00016e78  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000638  00000000  00000000  0001e79c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 7d 00 	jmp	0xfa	; 0xfa <__ctors_end>
       4:	0c 94 ed 0b 	jmp	0x17da	; 0x17da <__vector_1>
       8:	0c 94 14 0c 	jmp	0x1828	; 0x1828 <__vector_2>
       c:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      10:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      14:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      18:	0c 94 30 07 	jmp	0xe60	; 0xe60 <__vector_6>
      1c:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      20:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      24:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      28:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      2c:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      30:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      34:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      38:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      3c:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      40:	0c 94 3b 0c 	jmp	0x1876	; 0x1876 <__vector_16>
      44:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      48:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      4c:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      50:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      54:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      58:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      5c:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      60:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>
      64:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__bad_interrupt>

00000068 <__trampolines_end>:
      68:	5e 01       	movw	r10, r28
      6a:	01 1f       	adc	r16, r17
      6c:	01 03       	mulsu	r16, r17
      6e:	03 01       	movw	r0, r6
      70:	00 8a       	std	Z+16, r0	; 0x10
      72:	02 01       	movw	r0, r4
      74:	0a 01       	movw	r0, r20
      76:	02 02       	muls	r16, r18
      78:	01 00       	.word	0x0001	; ????
      7a:	64 00       	.word	0x0064	; ????
      7c:	1e 47       	sbci	r17, 0x7E	; 126
      7e:	04 0b       	sbc	r16, r20
      80:	09 06       	cpc	r0, r25
      82:	00 7c       	andi	r16, 0xC0	; 192
      84:	01 01       	movw	r0, r2
      86:	06 01       	movw	r0, r12
      88:	03 03       	mulsu	r16, r19
      8a:	01 00       	.word	0x0001	; ????
      8c:	f4 01       	movw	r30, r8
      8e:	06 0e       	add	r0, r22
      90:	01 02       	muls	r16, r17
      92:	02 01       	movw	r0, r4
      94:	00 c2       	rjmp	.+1024   	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
      96:	01 17       	cp	r16, r17
      98:	01 01       	movw	r0, r2
      9a:	02 02       	muls	r16, r18
      9c:	01 01       	movw	r0, r2

0000009e <digital_pin_to_timer_PGM>:
      9e:	00 00 00 08 00 02 01 00 00 03 04 07 00 00 00 00     ................
      ae:	00 00 00 00                                         ....

000000b2 <digital_pin_to_bit_mask_PGM>:
      b2:	01 02 04 08 10 20 40 80 01 02 04 08 10 20 01 02     ..... @...... ..
      c2:	04 08 10 20                                         ... 

000000c6 <digital_pin_to_port_PGM>:
      c6:	04 04 04 04 04 04 04 04 02 02 02 02 02 02 03 03     ................
      d6:	03 03 03 03                                         ....

000000da <port_to_input_PGM>:
      da:	00 00 00 00 23 00 26 00 29 00                       ....#.&.).

000000e4 <port_to_output_PGM>:
      e4:	00 00 00 00 25 00 28 00 2b 00                       ....%.(.+.

000000ee <port_to_mode_PGM>:
      ee:	00 00 00 00 24 00 27 00 2a 00                       ....$.'.*.

000000f8 <__ctors_start>:
      f8:	4a 05       	cpc	r20, r10

000000fa <__ctors_end>:
      fa:	11 24       	eor	r1, r1
      fc:	1f be       	out	0x3f, r1	; 63
      fe:	cf ef       	ldi	r28, 0xFF	; 255
     100:	d8 e0       	ldi	r29, 0x08	; 8
     102:	de bf       	out	0x3e, r29	; 62
     104:	cd bf       	out	0x3d, r28	; 61

00000106 <__do_copy_data>:
     106:	11 e0       	ldi	r17, 0x01	; 1
     108:	a0 e0       	ldi	r26, 0x00	; 0
     10a:	b1 e0       	ldi	r27, 0x01	; 1
     10c:	e2 e5       	ldi	r30, 0x52	; 82
     10e:	f4 e2       	ldi	r31, 0x24	; 36
     110:	02 c0       	rjmp	.+4      	; 0x116 <__do_copy_data+0x10>
     112:	05 90       	lpm	r0, Z+
     114:	0d 92       	st	X+, r0
     116:	a6 39       	cpi	r26, 0x96	; 150
     118:	b1 07       	cpc	r27, r17
     11a:	d9 f7       	brne	.-10     	; 0x112 <__do_copy_data+0xc>

0000011c <__do_clear_bss>:
     11c:	22 e0       	ldi	r18, 0x02	; 2
     11e:	a6 e9       	ldi	r26, 0x96	; 150
     120:	b1 e0       	ldi	r27, 0x01	; 1
     122:	01 c0       	rjmp	.+2      	; 0x126 <.do_clear_bss_start>

00000124 <.do_clear_bss_loop>:
     124:	1d 92       	st	X+, r1

00000126 <.do_clear_bss_start>:
     126:	a8 37       	cpi	r26, 0x78	; 120
     128:	b2 07       	cpc	r27, r18
     12a:	e1 f7       	brne	.-8      	; 0x124 <.do_clear_bss_loop>

0000012c <__do_global_ctors>:
     12c:	10 e0       	ldi	r17, 0x00	; 0
     12e:	cd e7       	ldi	r28, 0x7D	; 125
     130:	d0 e0       	ldi	r29, 0x00	; 0
     132:	04 c0       	rjmp	.+8      	; 0x13c <__do_global_ctors+0x10>
     134:	21 97       	sbiw	r28, 0x01	; 1
     136:	fe 01       	movw	r30, r28
     138:	0e 94 10 0f 	call	0x1e20	; 0x1e20 <__tablejump2__>
     13c:	cc 37       	cpi	r28, 0x7C	; 124
     13e:	d1 07       	cpc	r29, r17
     140:	c9 f7       	brne	.-14     	; 0x134 <__do_global_ctors+0x8>
     142:	0e 94 ab 0b 	call	0x1756	; 0x1756 <main>
     146:	0c 94 27 12 	jmp	0x244e	; 0x244e <_exit>

0000014a <__bad_interrupt>:
     14a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000014e <_Z17setAllPinInputLowv>:
	return result;
}


//trace function
void trc(String msg){
     14e:	cf 93       	push	r28
     150:	c0 e0       	ldi	r28, 0x00	; 0
     152:	60 e0       	ldi	r22, 0x00	; 0
     154:	8c 2f       	mov	r24, r28
     156:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <pinMode>
     15a:	60 e0       	ldi	r22, 0x00	; 0
     15c:	8c 2f       	mov	r24, r28
     15e:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <digitalWrite>
     162:	cf 5f       	subi	r28, 0xFF	; 255
     164:	c4 31       	cpi	r28, 0x14	; 20
     166:	a9 f7       	brne	.-22     	; 0x152 <_Z17setAllPinInputLowv+0x4>
     168:	cf 91       	pop	r28
     16a:	08 95       	ret

0000016c <_Z11ledOneBlinkv>:
     16c:	61 e0       	ldi	r22, 0x01	; 1
     16e:	89 e0       	ldi	r24, 0x09	; 9
     170:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <pinMode>
     174:	61 e0       	ldi	r22, 0x01	; 1
     176:	89 e0       	ldi	r24, 0x09	; 9
     178:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <digitalWrite>
     17c:	68 ec       	ldi	r22, 0xC8	; 200
     17e:	70 e0       	ldi	r23, 0x00	; 0
     180:	80 e0       	ldi	r24, 0x00	; 0
     182:	90 e0       	ldi	r25, 0x00	; 0
     184:	0e 94 b6 0c 	call	0x196c	; 0x196c <delay>
     188:	60 e0       	ldi	r22, 0x00	; 0
     18a:	89 e0       	ldi	r24, 0x09	; 9
     18c:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <digitalWrite>
     190:	60 e0       	ldi	r22, 0x00	; 0
     192:	89 e0       	ldi	r24, 0x09	; 9
     194:	0c 94 5f 0d 	jmp	0x1abe	; 0x1abe <pinMode>

00000198 <_Z10pinPowerOni>:
     198:	cf 93       	push	r28
     19a:	c8 2f       	mov	r28, r24
     19c:	61 e0       	ldi	r22, 0x01	; 1
     19e:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <pinMode>
     1a2:	61 e0       	ldi	r22, 0x01	; 1
     1a4:	8c 2f       	mov	r24, r28
     1a6:	cf 91       	pop	r28
     1a8:	0c 94 9b 0d 	jmp	0x1b36	; 0x1b36 <digitalWrite>

000001ac <_Z11pinPowerOffii>:
     1ac:	cf 93       	push	r28
     1ae:	df 93       	push	r29
     1b0:	d8 2f       	mov	r29, r24
     1b2:	c6 2f       	mov	r28, r22
     1b4:	60 e0       	ldi	r22, 0x00	; 0
     1b6:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <pinMode>
     1ba:	60 e0       	ldi	r22, 0x00	; 0
     1bc:	8d 2f       	mov	r24, r29
     1be:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <digitalWrite>
     1c2:	60 e0       	ldi	r22, 0x00	; 0
     1c4:	8c 2f       	mov	r24, r28
     1c6:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <pinMode>
     1ca:	60 e0       	ldi	r22, 0x00	; 0
     1cc:	8c 2f       	mov	r24, r28
     1ce:	df 91       	pop	r29
     1d0:	cf 91       	pop	r28
     1d2:	0c 94 9b 0d 	jmp	0x1b36	; 0x1b36 <digitalWrite>

000001d6 <setup>:
     1d6:	cf 93       	push	r28
     1d8:	df 93       	push	r29
     1da:	00 d0       	rcall	.+0      	; 0x1dc <setup+0x6>
     1dc:	00 d0       	rcall	.+0      	; 0x1de <setup+0x8>
     1de:	00 d0       	rcall	.+0      	; 0x1e0 <setup+0xa>
     1e0:	cd b7       	in	r28, 0x3d	; 61
     1e2:	de b7       	in	r29, 0x3e	; 62
     1e4:	0e 94 a7 00 	call	0x14e	; 0x14e <_Z17setAllPinInputLowv>
     1e8:	60 e0       	ldi	r22, 0x00	; 0
     1ea:	84 e0       	ldi	r24, 0x04	; 4
     1ec:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <pinMode>
     1f0:	60 e0       	ldi	r22, 0x00	; 0
     1f2:	87 e0       	ldi	r24, 0x07	; 7
     1f4:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <pinMode>
     1f8:	0e 94 b6 00 	call	0x16c	; 0x16c <_Z11ledOneBlinkv>
     1fc:	88 e5       	ldi	r24, 0x58	; 88
     1fe:	92 e0       	ldi	r25, 0x02	; 2
     200:	90 93 c2 01 	sts	0x01C2, r25	; 0x8001c2 <SleepTimer+0x1>
     204:	80 93 c1 01 	sts	0x01C1, r24	; 0x8001c1 <SleepTimer>
     208:	66 e1       	ldi	r22, 0x16	; 22
     20a:	71 e0       	ldi	r23, 0x01	; 1
     20c:	ce 01       	movw	r24, r28
     20e:	01 96       	adiw	r24, 0x01	; 1
     210:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <_ZN6StringC1EPKc>
     214:	ce 01       	movw	r24, r28
     216:	01 96       	adiw	r24, 0x01	; 1
     218:	0e 94 f3 0d 	call	0x1be6	; 0x1be6 <_ZN6StringD1Ev>
     21c:	8c e0       	ldi	r24, 0x0C	; 12
     21e:	80 93 96 01 	sts	0x0196, r24	; 0x800196 <__data_end>
     222:	26 96       	adiw	r28, 0x06	; 6
     224:	0f b6       	in	r0, 0x3f	; 63
     226:	f8 94       	cli
     228:	de bf       	out	0x3e, r29	; 62
     22a:	0f be       	out	0x3f, r0	; 63
     22c:	cd bf       	out	0x3d, r28	; 61
     22e:	df 91       	pop	r29
     230:	cf 91       	pop	r28
     232:	08 95       	ret

00000234 <_Z12sleepSecondsi>:
     234:	0f 93       	push	r16
     236:	1f 93       	push	r17
     238:	cf 93       	push	r28
     23a:	df 93       	push	r29
     23c:	97 fd       	sbrc	r25, 7
     23e:	07 96       	adiw	r24, 0x07	; 7
     240:	ec 01       	movw	r28, r24
     242:	83 e0       	ldi	r24, 0x03	; 3
     244:	d5 95       	asr	r29
     246:	c7 95       	ror	r28
     248:	8a 95       	dec	r24
     24a:	e1 f7       	brne	.-8      	; 0x244 <_Z12sleepSecondsi+0x10>
     24c:	00 e0       	ldi	r16, 0x00	; 0
     24e:	10 e0       	ldi	r17, 0x00	; 0
     250:	0c 17       	cp	r16, r28
     252:	1d 07       	cpc	r17, r29
     254:	54 f4       	brge	.+20     	; 0x26a <_Z12sleepSecondsi+0x36>
     256:	20 e0       	ldi	r18, 0x00	; 0
     258:	40 e0       	ldi	r20, 0x00	; 0
     25a:	69 e0       	ldi	r22, 0x09	; 9
     25c:	82 ed       	ldi	r24, 0xD2	; 210
     25e:	91 e0       	ldi	r25, 0x01	; 1
     260:	0e 94 e6 06 	call	0xdcc	; 0xdcc <_ZN13LowPowerClass9powerDownE8period_t5adc_t5bod_t>
     264:	0f 5f       	subi	r16, 0xFF	; 255
     266:	1f 4f       	sbci	r17, 0xFF	; 255
     268:	f3 cf       	rjmp	.-26     	; 0x250 <_Z12sleepSecondsi+0x1c>
     26a:	df 91       	pop	r29
     26c:	cf 91       	pop	r28
     26e:	1f 91       	pop	r17
     270:	0f 91       	pop	r16
     272:	08 95       	ret

00000274 <_Z19checkForFreshEEpromv>:
     274:	80 e0       	ldi	r24, 0x00	; 0
     276:	90 e0       	ldi	r25, 0x00	; 0
     278:	0e 94 ae 11 	call	0x235c	; 0x235c <eeprom_read_byte>
     27c:	81 50       	subi	r24, 0x01	; 1
     27e:	8e 3f       	cpi	r24, 0xFE	; 254
     280:	50 f0       	brcs	.+20     	; 0x296 <_Z19checkForFreshEEpromv+0x22>
     282:	81 e0       	ldi	r24, 0x01	; 1
     284:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <ee_address>
     288:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <fresh_eeprom>
     28c:	61 e0       	ldi	r22, 0x01	; 1
     28e:	80 e0       	ldi	r24, 0x00	; 0
     290:	90 e0       	ldi	r25, 0x00	; 0
     292:	0c 94 e2 11 	jmp	0x23c4	; 0x23c4 <eeprom_write_byte>
     296:	90 91 96 01 	lds	r25, 0x0196	; 0x800196 <__data_end>
     29a:	89 9f       	mul	r24, r25
     29c:	80 2d       	mov	r24, r0
     29e:	11 24       	eor	r1, r1
     2a0:	8f 5f       	subi	r24, 0xFF	; 255
     2a2:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <ee_address>
     2a6:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <fresh_eeprom>
     2aa:	08 95       	ret

000002ac <_Z10readEEDatav>:
     2ac:	cf 93       	push	r28
     2ae:	df 93       	push	r29
     2b0:	cd b7       	in	r28, 0x3d	; 61
     2b2:	de b7       	in	r29, 0x3e	; 62
     2b4:	2c 97       	sbiw	r28, 0x0c	; 12
     2b6:	0f b6       	in	r0, 0x3f	; 63
     2b8:	f8 94       	cli
     2ba:	de bf       	out	0x3e, r29	; 62
     2bc:	0f be       	out	0x3f, r0	; 63
     2be:	cd bf       	out	0x3d, r28	; 61
     2c0:	0e 94 3a 01 	call	0x274	; 0x274 <_Z19checkForFreshEEpromv>
     2c4:	60 91 06 01 	lds	r22, 0x0106	; 0x800106 <ee_address>
     2c8:	70 e0       	ldi	r23, 0x00	; 0
     2ca:	4c e0       	ldi	r20, 0x0C	; 12
     2cc:	50 e0       	ldi	r21, 0x00	; 0
     2ce:	ce 01       	movw	r24, r28
     2d0:	01 96       	adiw	r24, 0x01	; 1
     2d2:	0e 94 9e 11 	call	0x233c	; 0x233c <eeprom_read_block>
     2d6:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <fresh_eeprom>
     2da:	88 23       	and	r24, r24
     2dc:	81 f0       	breq	.+32     	; 0x2fe <_Z10readEEDatav+0x52>
     2de:	1a 82       	std	Y+2, r1	; 0x02
     2e0:	19 82       	std	Y+1, r1	; 0x01
     2e2:	1c 86       	std	Y+12, r1	; 0x0c
     2e4:	1b 86       	std	Y+11, r1	; 0x0b
     2e6:	80 e0       	ldi	r24, 0x00	; 0
     2e8:	90 e0       	ldi	r25, 0x00	; 0
     2ea:	a0 ec       	ldi	r26, 0xC0	; 192
     2ec:	bf e7       	ldi	r27, 0x7F	; 127
     2ee:	8b 83       	std	Y+3, r24	; 0x03
     2f0:	9c 83       	std	Y+4, r25	; 0x04
     2f2:	ad 83       	std	Y+5, r26	; 0x05
     2f4:	be 83       	std	Y+6, r27	; 0x06
     2f6:	8f 83       	std	Y+7, r24	; 0x07
     2f8:	98 87       	std	Y+8, r25	; 0x08
     2fa:	a9 87       	std	Y+9, r26	; 0x09
     2fc:	ba 87       	std	Y+10, r27	; 0x0a
     2fe:	8c e0       	ldi	r24, 0x0C	; 12
     300:	fe 01       	movw	r30, r28
     302:	31 96       	adiw	r30, 0x01	; 1
     304:	a7 e9       	ldi	r26, 0x97	; 151
     306:	b1 e0       	ldi	r27, 0x01	; 1
     308:	01 90       	ld	r0, Z+
     30a:	0d 92       	st	X+, r0
     30c:	8a 95       	dec	r24
     30e:	e1 f7       	brne	.-8      	; 0x308 <_Z10readEEDatav+0x5c>
     310:	2c 96       	adiw	r28, 0x0c	; 12
     312:	0f b6       	in	r0, 0x3f	; 63
     314:	f8 94       	cli
     316:	de bf       	out	0x3e, r29	; 62
     318:	0f be       	out	0x3f, r0	; 63
     31a:	cd bf       	out	0x3d, r28	; 61
     31c:	df 91       	pop	r29
     31e:	cf 91       	pop	r28
     320:	08 95       	ret

00000322 <_Z11writeEEDatab>:
     322:	1f 93       	push	r17
     324:	cf 93       	push	r28
     326:	df 93       	push	r29
     328:	cd b7       	in	r28, 0x3d	; 61
     32a:	de b7       	in	r29, 0x3e	; 62
     32c:	2c 97       	sbiw	r28, 0x0c	; 12
     32e:	0f b6       	in	r0, 0x3f	; 63
     330:	f8 94       	cli
     332:	de bf       	out	0x3e, r29	; 62
     334:	0f be       	out	0x3f, r0	; 63
     336:	cd bf       	out	0x3d, r28	; 61
     338:	88 23       	and	r24, r24
     33a:	49 f0       	breq	.+18     	; 0x34e <_Z11writeEEDatab+0x2c>
     33c:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <ee_data+0xa>
     340:	90 91 a2 01 	lds	r25, 0x01A2	; 0x8001a2 <ee_data+0xb>
     344:	01 96       	adiw	r24, 0x01	; 1
     346:	90 93 a2 01 	sts	0x01A2, r25	; 0x8001a2 <ee_data+0xb>
     34a:	80 93 a1 01 	sts	0x01A1, r24	; 0x8001a1 <ee_data+0xa>
     34e:	80 91 97 01 	lds	r24, 0x0197	; 0x800197 <ee_data>
     352:	90 91 98 01 	lds	r25, 0x0198	; 0x800198 <ee_data+0x1>
     356:	01 96       	adiw	r24, 0x01	; 1
     358:	90 93 98 01 	sts	0x0198, r25	; 0x800198 <ee_data+0x1>
     35c:	80 93 97 01 	sts	0x0197, r24	; 0x800197 <ee_data>
     360:	40 91 96 01 	lds	r20, 0x0196	; 0x800196 <__data_end>
     364:	50 e0       	ldi	r21, 0x00	; 0
     366:	60 91 06 01 	lds	r22, 0x0106	; 0x800106 <ee_address>
     36a:	70 e0       	ldi	r23, 0x00	; 0
     36c:	87 e9       	ldi	r24, 0x97	; 151
     36e:	91 e0       	ldi	r25, 0x01	; 1
     370:	0e 94 b6 11 	call	0x236c	; 0x236c <eeprom_update_block>
     374:	80 91 97 01 	lds	r24, 0x0197	; 0x800197 <ee_data>
     378:	90 91 98 01 	lds	r25, 0x0198	; 0x800198 <ee_data+0x1>
     37c:	80 33       	cpi	r24, 0x30	; 48
     37e:	95 47       	sbci	r25, 0x75	; 117
     380:	68 f1       	brcs	.+90     	; 0x3dc <_Z11writeEEDatab+0xba>
     382:	80 e0       	ldi	r24, 0x00	; 0
     384:	90 e0       	ldi	r25, 0x00	; 0
     386:	0e 94 ae 11 	call	0x235c	; 0x235c <eeprom_read_byte>
     38a:	18 2f       	mov	r17, r24
     38c:	68 2f       	mov	r22, r24
     38e:	70 e0       	ldi	r23, 0x00	; 0
     390:	6f 5f       	subi	r22, 0xFF	; 255
     392:	7f 4f       	sbci	r23, 0xFF	; 255
     394:	80 e0       	ldi	r24, 0x00	; 0
     396:	90 e0       	ldi	r25, 0x00	; 0
     398:	0e 94 c6 11 	call	0x238c	; 0x238c <eeprom_update_byte>
     39c:	40 91 96 01 	lds	r20, 0x0196	; 0x800196 <__data_end>
     3a0:	14 9f       	mul	r17, r20
     3a2:	60 2d       	mov	r22, r0
     3a4:	11 24       	eor	r1, r1
     3a6:	11 e0       	ldi	r17, 0x01	; 1
     3a8:	16 0f       	add	r17, r22
     3aa:	10 93 06 01 	sts	0x0106, r17	; 0x800106 <ee_address>
     3ae:	1a 82       	std	Y+2, r1	; 0x02
     3b0:	19 82       	std	Y+1, r1	; 0x01
     3b2:	1c 86       	std	Y+12, r1	; 0x0c
     3b4:	1b 86       	std	Y+11, r1	; 0x0b
     3b6:	80 e0       	ldi	r24, 0x00	; 0
     3b8:	90 e0       	ldi	r25, 0x00	; 0
     3ba:	a0 ec       	ldi	r26, 0xC0	; 192
     3bc:	bf e7       	ldi	r27, 0x7F	; 127
     3be:	8b 83       	std	Y+3, r24	; 0x03
     3c0:	9c 83       	std	Y+4, r25	; 0x04
     3c2:	ad 83       	std	Y+5, r26	; 0x05
     3c4:	be 83       	std	Y+6, r27	; 0x06
     3c6:	8f 83       	std	Y+7, r24	; 0x07
     3c8:	98 87       	std	Y+8, r25	; 0x08
     3ca:	a9 87       	std	Y+9, r26	; 0x09
     3cc:	ba 87       	std	Y+10, r27	; 0x0a
     3ce:	50 e0       	ldi	r21, 0x00	; 0
     3d0:	61 2f       	mov	r22, r17
     3d2:	70 e0       	ldi	r23, 0x00	; 0
     3d4:	ce 01       	movw	r24, r28
     3d6:	01 96       	adiw	r24, 0x01	; 1
     3d8:	0e 94 d8 11 	call	0x23b0	; 0x23b0 <eeprom_write_block>
     3dc:	2c 96       	adiw	r28, 0x0c	; 12
     3de:	0f b6       	in	r0, 0x3f	; 63
     3e0:	f8 94       	cli
     3e2:	de bf       	out	0x3e, r29	; 62
     3e4:	0f be       	out	0x3f, r0	; 63
     3e6:	cd bf       	out	0x3d, r28	; 61
     3e8:	df 91       	pop	r29
     3ea:	cf 91       	pop	r28
     3ec:	1f 91       	pop	r17
     3ee:	08 95       	ret

000003f0 <_Z23measureTempAndHum_DHT22v>:
     3f0:	8f 92       	push	r8
     3f2:	9f 92       	push	r9
     3f4:	af 92       	push	r10
     3f6:	bf 92       	push	r11
     3f8:	cf 92       	push	r12
     3fa:	df 92       	push	r13
     3fc:	ef 92       	push	r14
     3fe:	ff 92       	push	r15
     400:	0f 93       	push	r16
     402:	1f 93       	push	r17
     404:	cf 93       	push	r28
     406:	df 93       	push	r29
     408:	64 ef       	ldi	r22, 0xF4	; 244
     40a:	71 e0       	ldi	r23, 0x01	; 1
     40c:	80 e0       	ldi	r24, 0x00	; 0
     40e:	90 e0       	ldi	r25, 0x00	; 0
     410:	0e 94 b6 0c 	call	0x196c	; 0x196c <delay>
     414:	c1 e0       	ldi	r28, 0x01	; 1
     416:	d0 e0       	ldi	r29, 0x00	; 0
     418:	84 ea       	ldi	r24, 0xA4	; 164
     41a:	91 e0       	ldi	r25, 0x01	; 1
     41c:	0e 94 c2 06 	call	0xd84	; 0xd84 <_ZN6DHTNEW4readEv>
     420:	8c 01       	movw	r16, r24
     422:	89 2b       	or	r24, r25
     424:	01 f5       	brne	.+64     	; 0x466 <__LOCK_REGION_LENGTH__+0x66>
     426:	80 91 a4 01 	lds	r24, 0x01A4	; 0x8001a4 <dht>
     42a:	90 91 a5 01 	lds	r25, 0x01A5	; 0x8001a5 <dht+0x1>
     42e:	a0 91 a6 01 	lds	r26, 0x01A6	; 0x8001a6 <dht+0x2>
     432:	b0 91 a7 01 	lds	r27, 0x01A7	; 0x8001a7 <dht+0x3>
     436:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <humidity>
     43a:	90 93 0d 01 	sts	0x010D, r25	; 0x80010d <humidity+0x1>
     43e:	a0 93 0e 01 	sts	0x010E, r26	; 0x80010e <humidity+0x2>
     442:	b0 93 0f 01 	sts	0x010F, r27	; 0x80010f <humidity+0x3>
     446:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <dht+0x4>
     44a:	90 91 a9 01 	lds	r25, 0x01A9	; 0x8001a9 <dht+0x5>
     44e:	a0 91 aa 01 	lds	r26, 0x01AA	; 0x8001aa <dht+0x6>
     452:	b0 91 ab 01 	lds	r27, 0x01AB	; 0x8001ab <dht+0x7>
     456:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <temperature>
     45a:	90 93 09 01 	sts	0x0109, r25	; 0x800109 <temperature+0x1>
     45e:	a0 93 0a 01 	sts	0x010A, r26	; 0x80010a <temperature+0x2>
     462:	b0 93 0b 01 	sts	0x010B, r27	; 0x80010b <temperature+0x3>
     466:	80 90 0c 01 	lds	r8, 0x010C	; 0x80010c <humidity>
     46a:	90 90 0d 01 	lds	r9, 0x010D	; 0x80010d <humidity+0x1>
     46e:	a0 90 0e 01 	lds	r10, 0x010E	; 0x80010e <humidity+0x2>
     472:	b0 90 0f 01 	lds	r11, 0x010F	; 0x80010f <humidity+0x3>
     476:	a5 01       	movw	r20, r10
     478:	94 01       	movw	r18, r8
     47a:	c5 01       	movw	r24, r10
     47c:	b4 01       	movw	r22, r8
     47e:	0e 94 a5 0b 	call	0x174a	; 0x174a <__unordsf2>
     482:	81 11       	cpse	r24, r1
     484:	26 c0       	rjmp	.+76     	; 0x4d2 <__LOCK_REGION_LENGTH__+0xd2>
     486:	c0 90 08 01 	lds	r12, 0x0108	; 0x800108 <temperature>
     48a:	d0 90 09 01 	lds	r13, 0x0109	; 0x800109 <temperature+0x1>
     48e:	e0 90 0a 01 	lds	r14, 0x010A	; 0x80010a <temperature+0x2>
     492:	f0 90 0b 01 	lds	r15, 0x010B	; 0x80010b <temperature+0x3>
     496:	a7 01       	movw	r20, r14
     498:	96 01       	movw	r18, r12
     49a:	c7 01       	movw	r24, r14
     49c:	b6 01       	movw	r22, r12
     49e:	0e 94 a5 0b 	call	0x174a	; 0x174a <__unordsf2>
     4a2:	81 11       	cpse	r24, r1
     4a4:	16 c0       	rjmp	.+44     	; 0x4d2 <__LOCK_REGION_LENGTH__+0xd2>
     4a6:	01 2b       	or	r16, r17
     4a8:	a1 f4       	brne	.+40     	; 0x4d2 <__LOCK_REGION_LENGTH__+0xd2>
     4aa:	20 e0       	ldi	r18, 0x00	; 0
     4ac:	30 e0       	ldi	r19, 0x00	; 0
     4ae:	48 ec       	ldi	r20, 0xC8	; 200
     4b0:	52 e4       	ldi	r21, 0x42	; 66
     4b2:	c5 01       	movw	r24, r10
     4b4:	b4 01       	movw	r22, r8
     4b6:	0e 94 33 0b 	call	0x1666	; 0x1666 <__gesf2>
     4ba:	18 16       	cp	r1, r24
     4bc:	54 f0       	brlt	.+20     	; 0x4d2 <__LOCK_REGION_LENGTH__+0xd2>
     4be:	20 e0       	ldi	r18, 0x00	; 0
     4c0:	30 e0       	ldi	r19, 0x00	; 0
     4c2:	40 ea       	ldi	r20, 0xA0	; 160
     4c4:	52 e4       	ldi	r21, 0x42	; 66
     4c6:	c7 01       	movw	r24, r14
     4c8:	b6 01       	movw	r22, r12
     4ca:	0e 94 33 0b 	call	0x1666	; 0x1666 <__gesf2>
     4ce:	18 16       	cp	r1, r24
     4d0:	5c f4       	brge	.+22     	; 0x4e8 <__LOCK_REGION_LENGTH__+0xe8>
     4d2:	64 e3       	ldi	r22, 0x34	; 52
     4d4:	78 e0       	ldi	r23, 0x08	; 8
     4d6:	80 e0       	ldi	r24, 0x00	; 0
     4d8:	90 e0       	ldi	r25, 0x00	; 0
     4da:	0e 94 b6 0c 	call	0x196c	; 0x196c <delay>
     4de:	21 96       	adiw	r28, 0x01	; 1
     4e0:	c6 30       	cpi	r28, 0x06	; 6
     4e2:	d1 05       	cpc	r29, r1
     4e4:	09 f0       	breq	.+2      	; 0x4e8 <__LOCK_REGION_LENGTH__+0xe8>
     4e6:	98 cf       	rjmp	.-208    	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
     4e8:	df 91       	pop	r29
     4ea:	cf 91       	pop	r28
     4ec:	1f 91       	pop	r17
     4ee:	0f 91       	pop	r16
     4f0:	ff 90       	pop	r15
     4f2:	ef 90       	pop	r14
     4f4:	df 90       	pop	r13
     4f6:	cf 90       	pop	r12
     4f8:	bf 90       	pop	r11
     4fa:	af 90       	pop	r10
     4fc:	9f 90       	pop	r9
     4fe:	8f 90       	pop	r8
     500:	08 95       	ret

00000502 <_Z8sendDatall>:
     502:	4f 92       	push	r4
     504:	5f 92       	push	r5
     506:	6f 92       	push	r6
     508:	7f 92       	push	r7
     50a:	8f 92       	push	r8
     50c:	9f 92       	push	r9
     50e:	af 92       	push	r10
     510:	bf 92       	push	r11
     512:	cf 92       	push	r12
     514:	df 92       	push	r13
     516:	ef 92       	push	r14
     518:	ff 92       	push	r15
     51a:	cf 93       	push	r28
     51c:	df 93       	push	r29
     51e:	00 d0       	rcall	.+0      	; 0x520 <_Z8sendDatall+0x1e>
     520:	00 d0       	rcall	.+0      	; 0x522 <_Z8sendDatall+0x20>
     522:	00 d0       	rcall	.+0      	; 0x524 <_Z8sendDatall+0x22>
     524:	cd b7       	in	r28, 0x3d	; 61
     526:	de b7       	in	r29, 0x3e	; 62
     528:	6b 01       	movw	r12, r22
     52a:	7c 01       	movw	r14, r24
     52c:	49 01       	movw	r8, r18
     52e:	5a 01       	movw	r10, r20
     530:	8b e2       	ldi	r24, 0x2B	; 43
     532:	91 e0       	ldi	r25, 0x01	; 1
     534:	0e 94 fd 10 	call	0x21fa	; 0x21fa <atol>
     538:	2b 01       	movw	r4, r22
     53a:	3c 01       	movw	r6, r24
     53c:	62 e3       	ldi	r22, 0x32	; 50
     53e:	71 e0       	ldi	r23, 0x01	; 1
     540:	ce 01       	movw	r24, r28
     542:	01 96       	adiw	r24, 0x01	; 1
     544:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <_ZN6StringC1EPKc>
     548:	ce 01       	movw	r24, r28
     54a:	01 96       	adiw	r24, 0x01	; 1
     54c:	0e 94 f3 0d 	call	0x1be6	; 0x1be6 <_ZN6StringD1Ev>
     550:	2a e0       	ldi	r18, 0x0A	; 10
     552:	b7 01       	movw	r22, r14
     554:	a6 01       	movw	r20, r12
     556:	ce 01       	movw	r24, r28
     558:	01 96       	adiw	r24, 0x01	; 1
     55a:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <_ZN6StringC1Elh>
     55e:	ce 01       	movw	r24, r28
     560:	01 96       	adiw	r24, 0x01	; 1
     562:	0e 94 f3 0d 	call	0x1be6	; 0x1be6 <_ZN6StringD1Ev>
     566:	6d e3       	ldi	r22, 0x3D	; 61
     568:	71 e0       	ldi	r23, 0x01	; 1
     56a:	ce 01       	movw	r24, r28
     56c:	01 96       	adiw	r24, 0x01	; 1
     56e:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <_ZN6StringC1EPKc>
     572:	ce 01       	movw	r24, r28
     574:	01 96       	adiw	r24, 0x01	; 1
     576:	0e 94 f3 0d 	call	0x1be6	; 0x1be6 <_ZN6StringD1Ev>
     57a:	2a e0       	ldi	r18, 0x0A	; 10
     57c:	b5 01       	movw	r22, r10
     57e:	a4 01       	movw	r20, r8
     580:	ce 01       	movw	r24, r28
     582:	01 96       	adiw	r24, 0x01	; 1
     584:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <_ZN6StringC1Elh>
     588:	ce 01       	movw	r24, r28
     58a:	01 96       	adiw	r24, 0x01	; 1
     58c:	0e 94 f3 0d 	call	0x1be6	; 0x1be6 <_ZN6StringD1Ev>
     590:	c4 14       	cp	r12, r4
     592:	d5 04       	cpc	r13, r5
     594:	e6 04       	cpc	r14, r6
     596:	f7 04       	cpc	r15, r7
     598:	24 f4       	brge	.+8      	; 0x5a2 <_Z8sendDatall+0xa0>
     59a:	c8 0c       	add	r12, r8
     59c:	d9 1c       	adc	r13, r9
     59e:	ea 1c       	adc	r14, r10
     5a0:	fb 1c       	adc	r15, r11
     5a2:	66 e4       	ldi	r22, 0x46	; 70
     5a4:	71 e0       	ldi	r23, 0x01	; 1
     5a6:	ce 01       	movw	r24, r28
     5a8:	01 96       	adiw	r24, 0x01	; 1
     5aa:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <_ZN6StringC1EPKc>
     5ae:	ce 01       	movw	r24, r28
     5b0:	01 96       	adiw	r24, 0x01	; 1
     5b2:	0e 94 f3 0d 	call	0x1be6	; 0x1be6 <_ZN6StringD1Ev>
     5b6:	2a e0       	ldi	r18, 0x0A	; 10
     5b8:	b7 01       	movw	r22, r14
     5ba:	a6 01       	movw	r20, r12
     5bc:	ce 01       	movw	r24, r28
     5be:	01 96       	adiw	r24, 0x01	; 1
     5c0:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <_ZN6StringC1Elh>
     5c4:	ce 01       	movw	r24, r28
     5c6:	01 96       	adiw	r24, 0x01	; 1
     5c8:	0e 94 f3 0d 	call	0x1be6	; 0x1be6 <_ZN6StringD1Ev>
     5cc:	28 e1       	ldi	r18, 0x18	; 24
     5ce:	30 e0       	ldi	r19, 0x00	; 0
     5d0:	b7 01       	movw	r22, r14
     5d2:	a6 01       	movw	r20, r12
     5d4:	83 ec       	ldi	r24, 0xC3	; 195
     5d6:	91 e0       	ldi	r25, 0x01	; 1
     5d8:	0e 94 ee 07 	call	0xfdc	; 0xfdc <_ZN8RCSwitch4sendEmj>
     5dc:	26 96       	adiw	r28, 0x06	; 6
     5de:	0f b6       	in	r0, 0x3f	; 63
     5e0:	f8 94       	cli
     5e2:	de bf       	out	0x3e, r29	; 62
     5e4:	0f be       	out	0x3f, r0	; 63
     5e6:	cd bf       	out	0x3d, r28	; 61
     5e8:	df 91       	pop	r29
     5ea:	cf 91       	pop	r28
     5ec:	ff 90       	pop	r15
     5ee:	ef 90       	pop	r14
     5f0:	df 90       	pop	r13
     5f2:	cf 90       	pop	r12
     5f4:	bf 90       	pop	r11
     5f6:	af 90       	pop	r10
     5f8:	9f 90       	pop	r9
     5fa:	8f 90       	pop	r8
     5fc:	7f 90       	pop	r7
     5fe:	6f 90       	pop	r6
     600:	5f 90       	pop	r5
     602:	4f 90       	pop	r4
     604:	08 95       	ret

00000606 <_Z16TempAndHum_DHT22v>:
     606:	4f 92       	push	r4
     608:	5f 92       	push	r5
     60a:	6f 92       	push	r6
     60c:	7f 92       	push	r7
     60e:	8f 92       	push	r8
     610:	9f 92       	push	r9
     612:	af 92       	push	r10
     614:	bf 92       	push	r11
     616:	cf 92       	push	r12
     618:	df 92       	push	r13
     61a:	ef 92       	push	r14
     61c:	ff 92       	push	r15
     61e:	cf 93       	push	r28
     620:	df 93       	push	r29
     622:	cd b7       	in	r28, 0x3d	; 61
     624:	de b7       	in	r29, 0x3e	; 62
     626:	2c 97       	sbiw	r28, 0x0c	; 12
     628:	0f b6       	in	r0, 0x3f	; 63
     62a:	f8 94       	cli
     62c:	de bf       	out	0x3e, r29	; 62
     62e:	0f be       	out	0x3f, r0	; 63
     630:	cd bf       	out	0x3d, r28	; 61
     632:	0e 94 f8 01 	call	0x3f0	; 0x3f0 <_Z23measureTempAndHum_DHT22v>
     636:	c0 90 0c 01 	lds	r12, 0x010C	; 0x80010c <humidity>
     63a:	d0 90 0d 01 	lds	r13, 0x010D	; 0x80010d <humidity+0x1>
     63e:	e0 90 0e 01 	lds	r14, 0x010E	; 0x80010e <humidity+0x2>
     642:	f0 90 0f 01 	lds	r15, 0x010F	; 0x80010f <humidity+0x3>
     646:	a7 01       	movw	r20, r14
     648:	96 01       	movw	r18, r12
     64a:	c7 01       	movw	r24, r14
     64c:	b6 01       	movw	r22, r12
     64e:	0e 94 a5 0b 	call	0x174a	; 0x174a <__unordsf2>
     652:	81 11       	cpse	r24, r1
     654:	35 c0       	rjmp	.+106    	; 0x6c0 <_Z16TempAndHum_DHT22v+0xba>
     656:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <temperature>
     65a:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <temperature+0x1>
     65e:	a0 91 0a 01 	lds	r26, 0x010A	; 0x80010a <temperature+0x2>
     662:	b0 91 0b 01 	lds	r27, 0x010B	; 0x80010b <temperature+0x3>
     666:	89 87       	std	Y+9, r24	; 0x09
     668:	9a 87       	std	Y+10, r25	; 0x0a
     66a:	ab 87       	std	Y+11, r26	; 0x0b
     66c:	bc 87       	std	Y+12, r27	; 0x0c
     66e:	9c 01       	movw	r18, r24
     670:	ad 01       	movw	r20, r26
     672:	bc 01       	movw	r22, r24
     674:	cd 01       	movw	r24, r26
     676:	0e 94 a5 0b 	call	0x174a	; 0x174a <__unordsf2>
     67a:	81 11       	cpse	r24, r1
     67c:	21 c0       	rjmp	.+66     	; 0x6c0 <_Z16TempAndHum_DHT22v+0xba>
     67e:	80 90 9d 01 	lds	r8, 0x019D	; 0x80019d <ee_data+0x6>
     682:	90 90 9e 01 	lds	r9, 0x019E	; 0x80019e <ee_data+0x7>
     686:	a0 90 9f 01 	lds	r10, 0x019F	; 0x80019f <ee_data+0x8>
     68a:	b0 90 a0 01 	lds	r11, 0x01A0	; 0x8001a0 <ee_data+0x9>
     68e:	a5 01       	movw	r20, r10
     690:	94 01       	movw	r18, r8
     692:	c5 01       	movw	r24, r10
     694:	b4 01       	movw	r22, r8
     696:	0e 94 a5 0b 	call	0x174a	; 0x174a <__unordsf2>
     69a:	81 11       	cpse	r24, r1
     69c:	6c c0       	rjmp	.+216    	; 0x776 <_Z16TempAndHum_DHT22v+0x170>
     69e:	40 90 99 01 	lds	r4, 0x0199	; 0x800199 <ee_data+0x2>
     6a2:	50 90 9a 01 	lds	r5, 0x019A	; 0x80019a <ee_data+0x3>
     6a6:	60 90 9b 01 	lds	r6, 0x019B	; 0x80019b <ee_data+0x4>
     6aa:	70 90 9c 01 	lds	r7, 0x019C	; 0x80019c <ee_data+0x5>
     6ae:	a3 01       	movw	r20, r6
     6b0:	92 01       	movw	r18, r4
     6b2:	c3 01       	movw	r24, r6
     6b4:	b2 01       	movw	r22, r4
     6b6:	0e 94 a5 0b 	call	0x174a	; 0x174a <__unordsf2>
     6ba:	88 23       	and	r24, r24
     6bc:	21 f1       	breq	.+72     	; 0x706 <_Z16TempAndHum_DHT22v+0x100>
     6be:	5b c0       	rjmp	.+182    	; 0x776 <_Z16TempAndHum_DHT22v+0x170>
     6c0:	6f e5       	ldi	r22, 0x5F	; 95
     6c2:	71 e0       	ldi	r23, 0x01	; 1
     6c4:	ce 01       	movw	r24, r28
     6c6:	01 96       	adiw	r24, 0x01	; 1
     6c8:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <_ZN6StringC1EPKc>
     6cc:	ce 01       	movw	r24, r28
     6ce:	01 96       	adiw	r24, 0x01	; 1
     6d0:	0e 94 f3 0d 	call	0x1be6	; 0x1be6 <_ZN6StringD1Ev>
     6d4:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <temp_short_sleep>
     6d8:	88 23       	and	r24, r24
     6da:	89 f0       	breq	.+34     	; 0x6fe <_Z16TempAndHum_DHT22v+0xf8>
     6dc:	8a e4       	ldi	r24, 0x4A	; 74
     6de:	91 e0       	ldi	r25, 0x01	; 1
     6e0:	0e 94 fd 10 	call	0x21fa	; 0x21fa <atol>
     6e4:	6b 01       	movw	r12, r22
     6e6:	7c 01       	movw	r14, r24
     6e8:	81 e5       	ldi	r24, 0x51	; 81
     6ea:	91 e0       	ldi	r25, 0x01	; 1
     6ec:	0e 94 fd 10 	call	0x21fa	; 0x21fa <atol>
     6f0:	a7 01       	movw	r20, r14
     6f2:	96 01       	movw	r18, r12
     6f4:	0e 94 81 02 	call	0x502	; 0x502 <_Z8sendDatall>
     6f8:	10 92 a3 01 	sts	0x01A3, r1	; 0x8001a3 <temp_short_sleep>
     6fc:	35 c0       	rjmp	.+106    	; 0x768 <_Z16TempAndHum_DHT22v+0x162>
     6fe:	81 e0       	ldi	r24, 0x01	; 1
     700:	80 93 a3 01 	sts	0x01A3, r24	; 0x8001a3 <temp_short_sleep>
     704:	31 c0       	rjmp	.+98     	; 0x768 <_Z16TempAndHum_DHT22v+0x162>
     706:	c3 01       	movw	r24, r6
     708:	b2 01       	movw	r22, r4
     70a:	0e 94 4b 0a 	call	0x1496	; 0x1496 <__fixsfsi>
     70e:	2b 01       	movw	r4, r22
     710:	3c 01       	movw	r6, r24
     712:	69 85       	ldd	r22, Y+9	; 0x09
     714:	7a 85       	ldd	r23, Y+10	; 0x0a
     716:	8b 85       	ldd	r24, Y+11	; 0x0b
     718:	9c 85       	ldd	r25, Y+12	; 0x0c
     71a:	0e 94 4b 0a 	call	0x1496	; 0x1496 <__fixsfsi>
     71e:	46 1a       	sub	r4, r22
     720:	57 0a       	sbc	r5, r23
     722:	58 86       	std	Y+8, r5	; 0x08
     724:	4f 82       	std	Y+7, r4	; 0x07
     726:	c5 01       	movw	r24, r10
     728:	b4 01       	movw	r22, r8
     72a:	0e 94 4b 0a 	call	0x1496	; 0x1496 <__fixsfsi>
     72e:	4b 01       	movw	r8, r22
     730:	5c 01       	movw	r10, r24
     732:	c7 01       	movw	r24, r14
     734:	b6 01       	movw	r22, r12
     736:	0e 94 4b 0a 	call	0x1496	; 0x1496 <__fixsfsi>
     73a:	86 1a       	sub	r8, r22
     73c:	97 0a       	sbc	r9, r23
     73e:	9a 82       	std	Y+2, r9	; 0x02
     740:	89 82       	std	Y+1, r8	; 0x01
     742:	8f 81       	ldd	r24, Y+7	; 0x07
     744:	98 85       	ldd	r25, Y+8	; 0x08
     746:	0b 97       	sbiw	r24, 0x0b	; 11
     748:	0c f4       	brge	.+2      	; 0x74c <_Z16TempAndHum_DHT22v+0x146>
     74a:	77 c0       	rjmp	.+238    	; 0x83a <_Z16TempAndHum_DHT22v+0x234>
     74c:	89 81       	ldd	r24, Y+1	; 0x01
     74e:	9a 81       	ldd	r25, Y+2	; 0x02
     750:	0b 97       	sbiw	r24, 0x0b	; 11
     752:	0c f4       	brge	.+2      	; 0x756 <_Z16TempAndHum_DHT22v+0x150>
     754:	72 c0       	rjmp	.+228    	; 0x83a <_Z16TempAndHum_DHT22v+0x234>
     756:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <temp_short_sleep>
     75a:	81 11       	cpse	r24, r1
     75c:	ca c0       	rjmp	.+404    	; 0x8f2 <_Z16TempAndHum_DHT22v+0x2ec>
     75e:	81 e0       	ldi	r24, 0x01	; 1
     760:	80 93 a3 01 	sts	0x01A3, r24	; 0x8001a3 <temp_short_sleep>
     764:	0e 94 91 01 	call	0x322	; 0x322 <_Z11writeEEDatab>
     768:	8c e3       	ldi	r24, 0x3C	; 60
     76a:	90 e0       	ldi	r25, 0x00	; 0
     76c:	90 93 c2 01 	sts	0x01C2, r25	; 0x8001c2 <SleepTimer+0x1>
     770:	80 93 c1 01 	sts	0x01C1, r24	; 0x8001c1 <SleepTimer>
     774:	d6 c0       	rjmp	.+428    	; 0x922 <__stack+0x23>
     776:	8a e4       	ldi	r24, 0x4A	; 74
     778:	91 e0       	ldi	r25, 0x01	; 1
     77a:	0e 94 fd 10 	call	0x21fa	; 0x21fa <atol>
     77e:	4b 01       	movw	r8, r22
     780:	5c 01       	movw	r10, r24
     782:	20 e0       	ldi	r18, 0x00	; 0
     784:	30 e0       	ldi	r19, 0x00	; 0
     786:	40 e2       	ldi	r20, 0x20	; 32
     788:	51 e4       	ldi	r21, 0x41	; 65
     78a:	c7 01       	movw	r24, r14
     78c:	b6 01       	movw	r22, r12
     78e:	0e 94 38 0b 	call	0x1670	; 0x1670 <__mulsf3>
     792:	0e 94 4b 0a 	call	0x1496	; 0x1496 <__fixsfsi>
     796:	07 2e       	mov	r0, r23
     798:	00 0c       	add	r0, r0
     79a:	88 0b       	sbc	r24, r24
     79c:	99 0b       	sbc	r25, r25
     79e:	a5 01       	movw	r20, r10
     7a0:	94 01       	movw	r18, r8
     7a2:	0e 94 81 02 	call	0x502	; 0x502 <_Z8sendDatall>
     7a6:	88 e5       	ldi	r24, 0x58	; 88
     7a8:	91 e0       	ldi	r25, 0x01	; 1
     7aa:	0e 94 fd 10 	call	0x21fa	; 0x21fa <atol>
     7ae:	6b 01       	movw	r12, r22
     7b0:	7c 01       	movw	r14, r24
     7b2:	20 e0       	ldi	r18, 0x00	; 0
     7b4:	30 e0       	ldi	r19, 0x00	; 0
     7b6:	40 e2       	ldi	r20, 0x20	; 32
     7b8:	51 e4       	ldi	r21, 0x41	; 65
     7ba:	60 91 08 01 	lds	r22, 0x0108	; 0x800108 <temperature>
     7be:	70 91 09 01 	lds	r23, 0x0109	; 0x800109 <temperature+0x1>
     7c2:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <temperature+0x2>
     7c6:	90 91 0b 01 	lds	r25, 0x010B	; 0x80010b <temperature+0x3>
     7ca:	0e 94 38 0b 	call	0x1670	; 0x1670 <__mulsf3>
     7ce:	0e 94 4b 0a 	call	0x1496	; 0x1496 <__fixsfsi>
     7d2:	07 2e       	mov	r0, r23
     7d4:	00 0c       	add	r0, r0
     7d6:	88 0b       	sbc	r24, r24
     7d8:	99 0b       	sbc	r25, r25
     7da:	a7 01       	movw	r20, r14
     7dc:	96 01       	movw	r18, r12
     7de:	0e 94 81 02 	call	0x502	; 0x502 <_Z8sendDatall>
     7e2:	88 e5       	ldi	r24, 0x58	; 88
     7e4:	92 e0       	ldi	r25, 0x02	; 2
     7e6:	90 93 c2 01 	sts	0x01C2, r25	; 0x8001c2 <SleepTimer+0x1>
     7ea:	80 93 c1 01 	sts	0x01C1, r24	; 0x8001c1 <SleepTimer>
     7ee:	10 92 a3 01 	sts	0x01A3, r1	; 0x8001a3 <temp_short_sleep>
     7f2:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <humidity>
     7f6:	90 91 0d 01 	lds	r25, 0x010D	; 0x80010d <humidity+0x1>
     7fa:	a0 91 0e 01 	lds	r26, 0x010E	; 0x80010e <humidity+0x2>
     7fe:	b0 91 0f 01 	lds	r27, 0x010F	; 0x80010f <humidity+0x3>
     802:	80 93 9d 01 	sts	0x019D, r24	; 0x80019d <ee_data+0x6>
     806:	90 93 9e 01 	sts	0x019E, r25	; 0x80019e <ee_data+0x7>
     80a:	a0 93 9f 01 	sts	0x019F, r26	; 0x80019f <ee_data+0x8>
     80e:	b0 93 a0 01 	sts	0x01A0, r27	; 0x8001a0 <ee_data+0x9>
     812:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <temperature>
     816:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <temperature+0x1>
     81a:	a0 91 0a 01 	lds	r26, 0x010A	; 0x80010a <temperature+0x2>
     81e:	b0 91 0b 01 	lds	r27, 0x010B	; 0x80010b <temperature+0x3>
     822:	80 93 99 01 	sts	0x0199, r24	; 0x800199 <ee_data+0x2>
     826:	90 93 9a 01 	sts	0x019A, r25	; 0x80019a <ee_data+0x3>
     82a:	a0 93 9b 01 	sts	0x019B, r26	; 0x80019b <ee_data+0x4>
     82e:	b0 93 9c 01 	sts	0x019C, r27	; 0x80019c <ee_data+0x5>
     832:	80 e0       	ldi	r24, 0x00	; 0
     834:	0e 94 91 01 	call	0x322	; 0x322 <_Z11writeEEDatab>
     838:	74 c0       	rjmp	.+232    	; 0x922 <__stack+0x23>
     83a:	10 92 a3 01 	sts	0x01A3, r1	; 0x8001a3 <temp_short_sleep>
     83e:	c0 92 9d 01 	sts	0x019D, r12	; 0x80019d <ee_data+0x6>
     842:	d0 92 9e 01 	sts	0x019E, r13	; 0x80019e <ee_data+0x7>
     846:	e0 92 9f 01 	sts	0x019F, r14	; 0x80019f <ee_data+0x8>
     84a:	f0 92 a0 01 	sts	0x01A0, r15	; 0x8001a0 <ee_data+0x9>
     84e:	89 85       	ldd	r24, Y+9	; 0x09
     850:	9a 85       	ldd	r25, Y+10	; 0x0a
     852:	ab 85       	ldd	r26, Y+11	; 0x0b
     854:	bc 85       	ldd	r27, Y+12	; 0x0c
     856:	80 93 99 01 	sts	0x0199, r24	; 0x800199 <ee_data+0x2>
     85a:	90 93 9a 01 	sts	0x019A, r25	; 0x80019a <ee_data+0x3>
     85e:	a0 93 9b 01 	sts	0x019B, r26	; 0x80019b <ee_data+0x4>
     862:	b0 93 9c 01 	sts	0x019C, r27	; 0x80019c <ee_data+0x5>
     866:	80 e0       	ldi	r24, 0x00	; 0
     868:	0e 94 91 01 	call	0x322	; 0x322 <_Z11writeEEDatab>
     86c:	8a e4       	ldi	r24, 0x4A	; 74
     86e:	91 e0       	ldi	r25, 0x01	; 1
     870:	0e 94 fd 10 	call	0x21fa	; 0x21fa <atol>
     874:	6b 01       	movw	r12, r22
     876:	7c 01       	movw	r14, r24
     878:	20 e0       	ldi	r18, 0x00	; 0
     87a:	30 e0       	ldi	r19, 0x00	; 0
     87c:	40 e2       	ldi	r20, 0x20	; 32
     87e:	51 e4       	ldi	r21, 0x41	; 65
     880:	60 91 0c 01 	lds	r22, 0x010C	; 0x80010c <humidity>
     884:	70 91 0d 01 	lds	r23, 0x010D	; 0x80010d <humidity+0x1>
     888:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <humidity+0x2>
     88c:	90 91 0f 01 	lds	r25, 0x010F	; 0x80010f <humidity+0x3>
     890:	0e 94 38 0b 	call	0x1670	; 0x1670 <__mulsf3>
     894:	0e 94 4b 0a 	call	0x1496	; 0x1496 <__fixsfsi>
     898:	07 2e       	mov	r0, r23
     89a:	00 0c       	add	r0, r0
     89c:	88 0b       	sbc	r24, r24
     89e:	99 0b       	sbc	r25, r25
     8a0:	a7 01       	movw	r20, r14
     8a2:	96 01       	movw	r18, r12
     8a4:	0e 94 81 02 	call	0x502	; 0x502 <_Z8sendDatall>
     8a8:	88 e5       	ldi	r24, 0x58	; 88
     8aa:	91 e0       	ldi	r25, 0x01	; 1
     8ac:	0e 94 fd 10 	call	0x21fa	; 0x21fa <atol>
     8b0:	6b 01       	movw	r12, r22
     8b2:	7c 01       	movw	r14, r24
     8b4:	20 e0       	ldi	r18, 0x00	; 0
     8b6:	30 e0       	ldi	r19, 0x00	; 0
     8b8:	40 e2       	ldi	r20, 0x20	; 32
     8ba:	51 e4       	ldi	r21, 0x41	; 65
     8bc:	60 91 08 01 	lds	r22, 0x0108	; 0x800108 <temperature>
     8c0:	70 91 09 01 	lds	r23, 0x0109	; 0x800109 <temperature+0x1>
     8c4:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <temperature+0x2>
     8c8:	90 91 0b 01 	lds	r25, 0x010B	; 0x80010b <temperature+0x3>
     8cc:	0e 94 38 0b 	call	0x1670	; 0x1670 <__mulsf3>
     8d0:	0e 94 4b 0a 	call	0x1496	; 0x1496 <__fixsfsi>
     8d4:	07 2e       	mov	r0, r23
     8d6:	00 0c       	add	r0, r0
     8d8:	88 0b       	sbc	r24, r24
     8da:	99 0b       	sbc	r25, r25
     8dc:	a7 01       	movw	r20, r14
     8de:	96 01       	movw	r18, r12
     8e0:	0e 94 81 02 	call	0x502	; 0x502 <_Z8sendDatall>
     8e4:	88 e5       	ldi	r24, 0x58	; 88
     8e6:	92 e0       	ldi	r25, 0x02	; 2
     8e8:	90 93 c2 01 	sts	0x01C2, r25	; 0x8001c2 <SleepTimer+0x1>
     8ec:	80 93 c1 01 	sts	0x01C1, r24	; 0x8001c1 <SleepTimer>
     8f0:	18 c0       	rjmp	.+48     	; 0x922 <__stack+0x23>
     8f2:	10 92 a3 01 	sts	0x01A3, r1	; 0x8001a3 <temp_short_sleep>
     8f6:	c0 92 9d 01 	sts	0x019D, r12	; 0x80019d <ee_data+0x6>
     8fa:	d0 92 9e 01 	sts	0x019E, r13	; 0x80019e <ee_data+0x7>
     8fe:	e0 92 9f 01 	sts	0x019F, r14	; 0x80019f <ee_data+0x8>
     902:	f0 92 a0 01 	sts	0x01A0, r15	; 0x8001a0 <ee_data+0x9>
     906:	89 85       	ldd	r24, Y+9	; 0x09
     908:	9a 85       	ldd	r25, Y+10	; 0x0a
     90a:	ab 85       	ldd	r26, Y+11	; 0x0b
     90c:	bc 85       	ldd	r27, Y+12	; 0x0c
     90e:	80 93 99 01 	sts	0x0199, r24	; 0x800199 <ee_data+0x2>
     912:	90 93 9a 01 	sts	0x019A, r25	; 0x80019a <ee_data+0x3>
     916:	a0 93 9b 01 	sts	0x019B, r26	; 0x80019b <ee_data+0x4>
     91a:	b0 93 9c 01 	sts	0x019C, r27	; 0x80019c <ee_data+0x5>
     91e:	81 e0       	ldi	r24, 0x01	; 1
     920:	a3 cf       	rjmp	.-186    	; 0x868 <_Z16TempAndHum_DHT22v+0x262>
     922:	2c 96       	adiw	r28, 0x0c	; 12
     924:	0f b6       	in	r0, 0x3f	; 63
     926:	f8 94       	cli
     928:	de bf       	out	0x3e, r29	; 62
     92a:	0f be       	out	0x3f, r0	; 63
     92c:	cd bf       	out	0x3d, r28	; 61
     92e:	df 91       	pop	r29
     930:	cf 91       	pop	r28
     932:	ff 90       	pop	r15
     934:	ef 90       	pop	r14
     936:	df 90       	pop	r13
     938:	cf 90       	pop	r12
     93a:	bf 90       	pop	r11
     93c:	af 90       	pop	r10
     93e:	9f 90       	pop	r9
     940:	8f 90       	pop	r8
     942:	7f 90       	pop	r7
     944:	6f 90       	pop	r6
     946:	5f 90       	pop	r5
     948:	4f 90       	pop	r4
     94a:	08 95       	ret

0000094c <_Z10loop_dht22v>:
     94c:	84 e0       	ldi	r24, 0x04	; 4
     94e:	90 e0       	ldi	r25, 0x00	; 0
     950:	0e 94 cc 00 	call	0x198	; 0x198 <_Z10pinPowerOni>
     954:	64 e6       	ldi	r22, 0x64	; 100
     956:	70 e0       	ldi	r23, 0x00	; 0
     958:	80 e0       	ldi	r24, 0x00	; 0
     95a:	90 e0       	ldi	r25, 0x00	; 0
     95c:	0e 94 b6 0c 	call	0x196c	; 0x196c <delay>
     960:	0e 94 03 03 	call	0x606	; 0x606 <_Z16TempAndHum_DHT22v>
     964:	63 e0       	ldi	r22, 0x03	; 3
     966:	70 e0       	ldi	r23, 0x00	; 0
     968:	84 e0       	ldi	r24, 0x04	; 4
     96a:	90 e0       	ldi	r25, 0x00	; 0
     96c:	0c 94 d6 00 	jmp	0x1ac	; 0x1ac <_Z11pinPowerOffii>

00000970 <_Z10vccVoltagev>:
     970:	8e e4       	ldi	r24, 0x4E	; 78
     972:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
     976:	6a e0       	ldi	r22, 0x0A	; 10
     978:	70 e0       	ldi	r23, 0x00	; 0
     97a:	80 e0       	ldi	r24, 0x00	; 0
     97c:	90 e0       	ldi	r25, 0x00	; 0
     97e:	0e 94 b6 0c 	call	0x196c	; 0x196c <delay>
     982:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
     986:	80 64       	ori	r24, 0x40	; 64
     988:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
     98c:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
     990:	86 fd       	sbrc	r24, 6
     992:	fc cf       	rjmp	.-8      	; 0x98c <_Z10vccVoltagev+0x1c>
     994:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
     998:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
     99c:	30 e0       	ldi	r19, 0x00	; 0
     99e:	32 2f       	mov	r19, r18
     9a0:	22 27       	eor	r18, r18
     9a2:	a9 01       	movw	r20, r18
     9a4:	33 0f       	add	r19, r19
     9a6:	66 0b       	sbc	r22, r22
     9a8:	77 0b       	sbc	r23, r23
     9aa:	9a 01       	movw	r18, r20
     9ac:	ab 01       	movw	r20, r22
     9ae:	28 2b       	or	r18, r24
     9b0:	60 e0       	ldi	r22, 0x00	; 0
     9b2:	70 e3       	ldi	r23, 0x30	; 48
     9b4:	81 e1       	ldi	r24, 0x11	; 17
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	0e 94 cf 0e 	call	0x1d9e	; 0x1d9e <__divmodsi4>
     9bc:	ca 01       	movw	r24, r20
     9be:	b9 01       	movw	r22, r18
     9c0:	08 95       	ret

000009c2 <loop>:
     9c2:	cf 92       	push	r12
     9c4:	df 92       	push	r13
     9c6:	ef 92       	push	r14
     9c8:	ff 92       	push	r15
     9ca:	cf 93       	push	r28
     9cc:	df 93       	push	r29
     9ce:	00 d0       	rcall	.+0      	; 0x9d0 <loop+0xe>
     9d0:	00 d0       	rcall	.+0      	; 0x9d2 <loop+0x10>
     9d2:	00 d0       	rcall	.+0      	; 0x9d4 <loop+0x12>
     9d4:	cd b7       	in	r28, 0x3d	; 61
     9d6:	de b7       	in	r29, 0x3e	; 62
     9d8:	87 e0       	ldi	r24, 0x07	; 7
     9da:	90 e0       	ldi	r25, 0x00	; 0
     9dc:	0e 94 cc 00 	call	0x198	; 0x198 <_Z10pinPowerOni>
     9e0:	66 e0       	ldi	r22, 0x06	; 6
     9e2:	70 e0       	ldi	r23, 0x00	; 0
     9e4:	83 ec       	ldi	r24, 0xC3	; 195
     9e6:	91 e0       	ldi	r25, 0x01	; 1
     9e8:	0e 94 8a 07 	call	0xf14	; 0xf14 <_ZN8RCSwitch14enableTransmitEi>
     9ec:	6f e0       	ldi	r22, 0x0F	; 15
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	83 ec       	ldi	r24, 0xC3	; 195
     9f2:	91 e0       	ldi	r25, 0x01	; 1
     9f4:	0e 94 86 07 	call	0xf0c	; 0xf0c <_ZN8RCSwitch17setRepeatTransmitEi>
     9f8:	6f e7       	ldi	r22, 0x7F	; 127
     9fa:	71 e0       	ldi	r23, 0x01	; 1
     9fc:	ce 01       	movw	r24, r28
     9fe:	01 96       	adiw	r24, 0x01	; 1
     a00:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <_ZN6StringC1EPKc>
     a04:	ce 01       	movw	r24, r28
     a06:	01 96       	adiw	r24, 0x01	; 1
     a08:	0e 94 f3 0d 	call	0x1be6	; 0x1be6 <_ZN6StringD1Ev>
     a0c:	0e 94 b8 04 	call	0x970	; 0x970 <_Z10vccVoltagev>
     a10:	ab 01       	movw	r20, r22
     a12:	bc 01       	movw	r22, r24
     a14:	2a e0       	ldi	r18, 0x0A	; 10
     a16:	ce 01       	movw	r24, r28
     a18:	01 96       	adiw	r24, 0x01	; 1
     a1a:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <_ZN6StringC1Elh>
     a1e:	ce 01       	movw	r24, r28
     a20:	01 96       	adiw	r24, 0x01	; 1
     a22:	0e 94 f3 0d 	call	0x1be6	; 0x1be6 <_ZN6StringD1Ev>
     a26:	89 e8       	ldi	r24, 0x89	; 137
     a28:	91 e0       	ldi	r25, 0x01	; 1
     a2a:	0e 94 fd 10 	call	0x21fa	; 0x21fa <atol>
     a2e:	6b 01       	movw	r12, r22
     a30:	7c 01       	movw	r14, r24
     a32:	0e 94 b8 04 	call	0x970	; 0x970 <_Z10vccVoltagev>
     a36:	a7 01       	movw	r20, r14
     a38:	96 01       	movw	r18, r12
     a3a:	0e 94 81 02 	call	0x502	; 0x502 <_Z8sendDatall>
     a3e:	0e 94 56 01 	call	0x2ac	; 0x2ac <_Z10readEEDatav>
     a42:	0e 94 a6 04 	call	0x94c	; 0x94c <_Z10loop_dht22v>
     a46:	83 ec       	ldi	r24, 0xC3	; 195
     a48:	91 e0       	ldi	r25, 0x01	; 1
     a4a:	0e 94 91 07 	call	0xf22	; 0xf22 <_ZN8RCSwitch15disableTransmitEv>
     a4e:	66 e0       	ldi	r22, 0x06	; 6
     a50:	70 e0       	ldi	r23, 0x00	; 0
     a52:	87 e0       	ldi	r24, 0x07	; 7
     a54:	90 e0       	ldi	r25, 0x00	; 0
     a56:	0e 94 d6 00 	call	0x1ac	; 0x1ac <_Z11pinPowerOffii>
     a5a:	60 e9       	ldi	r22, 0x90	; 144
     a5c:	71 e0       	ldi	r23, 0x01	; 1
     a5e:	ce 01       	movw	r24, r28
     a60:	01 96       	adiw	r24, 0x01	; 1
     a62:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <_ZN6StringC1EPKc>
     a66:	ce 01       	movw	r24, r28
     a68:	01 96       	adiw	r24, 0x01	; 1
     a6a:	0e 94 f3 0d 	call	0x1be6	; 0x1be6 <_ZN6StringD1Ev>
     a6e:	80 91 c1 01 	lds	r24, 0x01C1	; 0x8001c1 <SleepTimer>
     a72:	90 91 c2 01 	lds	r25, 0x01C2	; 0x8001c2 <SleepTimer+0x1>
     a76:	0e 94 1a 01 	call	0x234	; 0x234 <_Z12sleepSecondsi>
     a7a:	26 96       	adiw	r28, 0x06	; 6
     a7c:	0f b6       	in	r0, 0x3f	; 63
     a7e:	f8 94       	cli
     a80:	de bf       	out	0x3e, r29	; 62
     a82:	0f be       	out	0x3f, r0	; 63
     a84:	cd bf       	out	0x3d, r28	; 61
     a86:	df 91       	pop	r29
     a88:	cf 91       	pop	r28
     a8a:	ff 90       	pop	r15
     a8c:	ef 90       	pop	r14
     a8e:	df 90       	pop	r13
     a90:	cf 90       	pop	r12
     a92:	08 95       	ret

00000a94 <_GLOBAL__sub_I_mySwitch>:
	float ee_temperature;		// used to store the temperature in eeprom
	float ee_humidity;			// used to store the humidity in eeprom
	uint16_t tempdrop_counter;	// used to store the registered temperatures drops of more then 10 deg!
};
// create the RF Switch, needed for sending values
RCSwitch mySwitch = RCSwitch();
     a94:	83 ec       	ldi	r24, 0xC3	; 195
     a96:	91 e0       	ldi	r25, 0x01	; 1
     a98:	0e 94 5f 07 	call	0xebe	; 0xebe <_ZN8RCSwitchC1Ev>
// No error during measurement: Sleep for TimeToSleep
// Error during measurement: Sleep for TimeToSleepError!
int SleepTimer;

#if DHT22_use == 1
DHTNEW dht(SensorPin); // Setup a DHT sensor with data expected on pin SensorPin
     a9c:	63 e0       	ldi	r22, 0x03	; 3
     a9e:	84 ea       	ldi	r24, 0xA4	; 164
     aa0:	91 e0       	ldi	r25, 0x01	; 1
     aa2:	0c 94 53 05 	jmp	0xaa6	; 0xaa6 <_ZN6DHTNEWC1Eh>

00000aa6 <_ZN6DHTNEWC1Eh>:

/////////////////////////////////////////////////////
//
// PUBLIC
//
DHTNEW::DHTNEW(uint8_t pin) { _pin = pin; };
     aa6:	fc 01       	movw	r30, r24
     aa8:	11 86       	std	Z+9, r1	; 0x09
     aaa:	12 86       	std	Z+10, r1	; 0x0a
     aac:	13 86       	std	Z+11, r1	; 0x0b
     aae:	14 86       	std	Z+12, r1	; 0x0c
     ab0:	15 86       	std	Z+13, r1	; 0x0d
     ab2:	16 86       	std	Z+14, r1	; 0x0e
     ab4:	17 86       	std	Z+15, r1	; 0x0f
     ab6:	10 8a       	std	Z+16, r1	; 0x10
     ab8:	11 8a       	std	Z+17, r1	; 0x11
     aba:	12 8a       	std	Z+18, r1	; 0x12
     abc:	13 8a       	std	Z+19, r1	; 0x13
     abe:	14 8a       	std	Z+20, r1	; 0x14
     ac0:	15 8a       	std	Z+21, r1	; 0x15
     ac2:	16 8a       	std	Z+22, r1	; 0x16
     ac4:	17 8a       	std	Z+23, r1	; 0x17
     ac6:	60 87       	std	Z+8, r22	; 0x08
     ac8:	08 95       	ret

00000aca <_ZN6DHTNEW11_readSensorEv>:

// return values:
// DHTLIB_OK
// DHTLIB_ERROR_TIMEOUT
int DHTNEW::_readSensor()
{
     aca:	8f 92       	push	r8
     acc:	9f 92       	push	r9
     ace:	af 92       	push	r10
     ad0:	bf 92       	push	r11
     ad2:	cf 92       	push	r12
     ad4:	df 92       	push	r13
     ad6:	ff 92       	push	r15
     ad8:	0f 93       	push	r16
     ada:	1f 93       	push	r17
     adc:	cf 93       	push	r28
     ade:	df 93       	push	r29
     ae0:	ec 01       	movw	r28, r24
	// INIT BUFFERVAR TO RECEIVE DATA
	uint8_t mask = 128;
	uint8_t idx = 0;

	// EMPTY BUFFER
	for (uint8_t i = 0; i < 5; i++) _bits[i] = 0;
     ae2:	18 8e       	std	Y+24, r1	; 0x18
     ae4:	19 8e       	std	Y+25, r1	; 0x19
     ae6:	1a 8e       	std	Y+26, r1	; 0x1a
     ae8:	1b 8e       	std	Y+27, r1	; 0x1b
     aea:	1c 8e       	std	Y+28, r1	; 0x1c

	// REQUEST SAMPLE
	pinMode(_pin, OUTPUT);
     aec:	61 e0       	ldi	r22, 0x01	; 1
     aee:	88 85       	ldd	r24, Y+8	; 0x08
     af0:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <pinMode>
	digitalWrite(_pin, LOW);
     af4:	60 e0       	ldi	r22, 0x00	; 0
     af6:	88 85       	ldd	r24, Y+8	; 0x08
     af8:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <digitalWrite>
	delay(_wakeupDelay);
     afc:	69 85       	ldd	r22, Y+9	; 0x09
     afe:	70 e0       	ldi	r23, 0x00	; 0
     b00:	80 e0       	ldi	r24, 0x00	; 0
     b02:	90 e0       	ldi	r25, 0x00	; 0
     b04:	0e 94 b6 0c 	call	0x196c	; 0x196c <delay>
	pinMode(_pin, INPUT);
     b08:	60 e0       	ldi	r22, 0x00	; 0
     b0a:	88 85       	ldd	r24, Y+8	; 0x08
     b0c:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <pinMode>
	delayMicroseconds(40);
     b10:	88 e2       	ldi	r24, 0x28	; 40
     b12:	90 e0       	ldi	r25, 0x00	; 0
     b14:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <delayMicroseconds>
     b18:	08 ec       	ldi	r16, 0xC8	; 200
     b1a:	10 e0       	ldi	r17, 0x00	; 0

	// GET ACKNOWLEDGE or TIMEOUT
	uint16_t loopCnt = DHTLIB_TIMEOUT;
	while(digitalRead(_pin) == LOW)
     b1c:	88 85       	ldd	r24, Y+8	; 0x08
     b1e:	0e 94 ca 0d 	call	0x1b94	; 0x1b94 <digitalRead>
     b22:	89 2b       	or	r24, r25
     b24:	31 f4       	brne	.+12     	; 0xb32 <_ZN6DHTNEW11_readSensorEv+0x68>
     b26:	01 50       	subi	r16, 0x01	; 1
     b28:	11 09       	sbc	r17, r1
	{
		if (--loopCnt == 0) return DHTLIB_ERROR_TIMEOUT;
     b2a:	c1 f7       	brne	.-16     	; 0xb1c <_ZN6DHTNEW11_readSensorEv+0x52>
     b2c:	8e ef       	ldi	r24, 0xFE	; 254
     b2e:	9f ef       	ldi	r25, 0xFF	; 255
     b30:	46 c0       	rjmp	.+140    	; 0xbbe <_ZN6DHTNEW11_readSensorEv+0xf4>
     b32:	08 ec       	ldi	r16, 0xC8	; 200
     b34:	10 e0       	ldi	r17, 0x00	; 0
	}

	loopCnt = DHTLIB_TIMEOUT;
	while(digitalRead(_pin) == HIGH)
     b36:	88 85       	ldd	r24, Y+8	; 0x08
     b38:	0e 94 ca 0d 	call	0x1b94	; 0x1b94 <digitalRead>
     b3c:	01 97       	sbiw	r24, 0x01	; 1
     b3e:	21 f4       	brne	.+8      	; 0xb48 <_ZN6DHTNEW11_readSensorEv+0x7e>
     b40:	01 50       	subi	r16, 0x01	; 1
     b42:	11 09       	sbc	r17, r1
	{
		if (--loopCnt == 0) return DHTLIB_ERROR_TIMEOUT;
     b44:	c1 f7       	brne	.-16     	; 0xb36 <_ZN6DHTNEW11_readSensorEv+0x6c>
     b46:	f2 cf       	rjmp	.-28     	; 0xb2c <_ZN6DHTNEW11_readSensorEv+0x62>
     b48:	08 e2       	ldi	r16, 0x28	; 40
     b4a:	f1 2c       	mov	r15, r1
     b4c:	10 e8       	ldi	r17, 0x80	; 128
     b4e:	98 ec       	ldi	r25, 0xC8	; 200
     b50:	c9 2e       	mov	r12, r25
     b52:	d1 2c       	mov	r13, r1

	// READ THE OUTPUT - 40 BITS => 5 BYTES
	for (uint8_t i = 40; i != 0; i--)
	{
		loopCnt = DHTLIB_TIMEOUT;
		while(digitalRead(_pin) == LOW)
     b54:	88 85       	ldd	r24, Y+8	; 0x08
     b56:	0e 94 ca 0d 	call	0x1b94	; 0x1b94 <digitalRead>
     b5a:	89 2b       	or	r24, r25
     b5c:	29 f4       	brne	.+10     	; 0xb68 <_ZN6DHTNEW11_readSensorEv+0x9e>
     b5e:	81 e0       	ldi	r24, 0x01	; 1
     b60:	c8 1a       	sub	r12, r24
     b62:	d1 08       	sbc	r13, r1
		{
			if (--loopCnt == 0) return DHTLIB_ERROR_TIMEOUT;
     b64:	b9 f7       	brne	.-18     	; 0xb54 <_ZN6DHTNEW11_readSensorEv+0x8a>
     b66:	e2 cf       	rjmp	.-60     	; 0xb2c <_ZN6DHTNEW11_readSensorEv+0x62>
		}

		uint32_t t = micros();
     b68:	0e 94 91 0c 	call	0x1922	; 0x1922 <micros>
     b6c:	4b 01       	movw	r8, r22
     b6e:	5c 01       	movw	r10, r24
     b70:	88 ec       	ldi	r24, 0xC8	; 200
     b72:	c8 2e       	mov	r12, r24
     b74:	d1 2c       	mov	r13, r1

		loopCnt = DHTLIB_TIMEOUT;
		while(digitalRead(_pin) == HIGH)
     b76:	88 85       	ldd	r24, Y+8	; 0x08
     b78:	0e 94 ca 0d 	call	0x1b94	; 0x1b94 <digitalRead>
     b7c:	01 97       	sbiw	r24, 0x01	; 1
     b7e:	29 f4       	brne	.+10     	; 0xb8a <_ZN6DHTNEW11_readSensorEv+0xc0>
     b80:	81 e0       	ldi	r24, 0x01	; 1
     b82:	c8 1a       	sub	r12, r24
     b84:	d1 08       	sbc	r13, r1
		{
			if (--loopCnt == 0) return DHTLIB_ERROR_TIMEOUT;
     b86:	b9 f7       	brne	.-18     	; 0xb76 <_ZN6DHTNEW11_readSensorEv+0xac>
     b88:	d1 cf       	rjmp	.-94     	; 0xb2c <_ZN6DHTNEW11_readSensorEv+0x62>
		}

		if ((micros() - t) > 40)
     b8a:	0e 94 91 0c 	call	0x1922	; 0x1922 <micros>
     b8e:	dc 01       	movw	r26, r24
     b90:	cb 01       	movw	r24, r22
     b92:	88 19       	sub	r24, r8
     b94:	99 09       	sbc	r25, r9
     b96:	aa 09       	sbc	r26, r10
     b98:	bb 09       	sbc	r27, r11
     b9a:	89 97       	sbiw	r24, 0x29	; 41
     b9c:	a1 05       	cpc	r26, r1
     b9e:	b1 05       	cpc	r27, r1
     ba0:	30 f0       	brcs	.+12     	; 0xbae <_ZN6DHTNEW11_readSensorEv+0xe4>
		{
			_bits[idx] |= mask;
     ba2:	fe 01       	movw	r30, r28
     ba4:	ef 0d       	add	r30, r15
     ba6:	f1 1d       	adc	r31, r1
     ba8:	80 8d       	ldd	r24, Z+24	; 0x18
     baa:	81 2b       	or	r24, r17
     bac:	80 8f       	std	Z+24, r24	; 0x18
		}
		mask >>= 1;
     bae:	16 95       	lsr	r17
		if (mask == 0)   // next byte?
     bb0:	11 f4       	brne	.+4      	; 0xbb6 <_ZN6DHTNEW11_readSensorEv+0xec>
		{
			mask = 128;
			idx++;
     bb2:	f3 94       	inc	r15
			_bits[idx] |= mask;
		}
		mask >>= 1;
		if (mask == 0)   // next byte?
		{
			mask = 128;
     bb4:	10 e8       	ldi	r17, 0x80	; 128
     bb6:	01 50       	subi	r16, 0x01	; 1
	{
		if (--loopCnt == 0) return DHTLIB_ERROR_TIMEOUT;
	}

	// READ THE OUTPUT - 40 BITS => 5 BYTES
	for (uint8_t i = 40; i != 0; i--)
     bb8:	51 f6       	brne	.-108    	; 0xb4e <_ZN6DHTNEW11_readSensorEv+0x84>
			mask = 128;
			idx++;
		}
	}

	return DHTLIB_OK;
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	90 e0       	ldi	r25, 0x00	; 0
}
     bbe:	df 91       	pop	r29
     bc0:	cf 91       	pop	r28
     bc2:	1f 91       	pop	r17
     bc4:	0f 91       	pop	r16
     bc6:	ff 90       	pop	r15
     bc8:	df 90       	pop	r13
     bca:	cf 90       	pop	r12
     bcc:	bf 90       	pop	r11
     bce:	af 90       	pop	r10
     bd0:	9f 90       	pop	r9
     bd2:	8f 90       	pop	r8
     bd4:	08 95       	ret

00000bd6 <_ZN6DHTNEW5_readEv>:
// return values:
// DHTLIB_OK
// DHTLIB_ERROR_CHECKSUM
// DHTLIB_ERROR_TIMEOUT
int DHTNEW::_read()
{
     bd6:	8f 92       	push	r8
     bd8:	9f 92       	push	r9
     bda:	af 92       	push	r10
     bdc:	bf 92       	push	r11
     bde:	ef 92       	push	r14
     be0:	ff 92       	push	r15
     be2:	0f 93       	push	r16
     be4:	1f 93       	push	r17
     be6:	cf 93       	push	r28
     be8:	df 93       	push	r29
     bea:	ec 01       	movw	r28, r24
	_lastRead = millis();
     bec:	0e 94 85 0c 	call	0x190a	; 0x190a <millis>
     bf0:	6b 8b       	std	Y+19, r22	; 0x13
     bf2:	7c 8b       	std	Y+20, r23	; 0x14
     bf4:	8d 8b       	std	Y+21, r24	; 0x15
     bf6:	9e 8b       	std	Y+22, r25	; 0x16

	// READ VALUES
	if (_disableIRQ) noInterrupts();
     bf8:	8f 89       	ldd	r24, Y+23	; 0x17
     bfa:	88 23       	and	r24, r24
     bfc:	09 f0       	breq	.+2      	; 0xc00 <_ZN6DHTNEW5_readEv+0x2a>
     bfe:	f8 94       	cli
	int rv = _readSensor();
     c00:	ce 01       	movw	r24, r28
     c02:	0e 94 65 05 	call	0xaca	; 0xaca <_ZN6DHTNEW11_readSensorEv>
	if (_disableIRQ) interrupts();
     c06:	2f 89       	ldd	r18, Y+23	; 0x17
     c08:	22 23       	and	r18, r18
     c0a:	09 f0       	breq	.+2      	; 0xc0e <_ZN6DHTNEW5_readEv+0x38>
     c0c:	78 94       	sei

	if (rv != DHTLIB_OK)
     c0e:	00 97       	sbiw	r24, 0x00	; 0
     c10:	69 f0       	breq	.+26     	; 0xc2c <_ZN6DHTNEW5_readEv+0x56>
	{
		humidity    = DHTLIB_INVALID_VALUE;
     c12:	40 e0       	ldi	r20, 0x00	; 0
     c14:	50 ec       	ldi	r21, 0xC0	; 192
     c16:	69 e7       	ldi	r22, 0x79	; 121
     c18:	74 ec       	ldi	r23, 0xC4	; 196
     c1a:	48 83       	st	Y, r20
     c1c:	59 83       	std	Y+1, r21	; 0x01
     c1e:	6a 83       	std	Y+2, r22	; 0x02
     c20:	7b 83       	std	Y+3, r23	; 0x03
		temperature = DHTLIB_INVALID_VALUE;
     c22:	4c 83       	std	Y+4, r20	; 0x04
     c24:	5d 83       	std	Y+5, r21	; 0x05
     c26:	6e 83       	std	Y+6, r22	; 0x06
     c28:	7f 83       	std	Y+7, r23	; 0x07
		return rv; // propagate error value
     c2a:	a1 c0       	rjmp	.+322    	; 0xd6e <_ZN6DHTNEW5_readEv+0x198>
	}

	if (_type == 22) // DHT22, DHT33, DHT44, compatible
     c2c:	8a 85       	ldd	r24, Y+10	; 0x0a
     c2e:	f8 8c       	ldd	r15, Y+24	; 0x18
     c30:	09 8d       	ldd	r16, Y+25	; 0x19
     c32:	ea 8c       	ldd	r14, Y+26	; 0x1a
     c34:	1b 8d       	ldd	r17, Y+27	; 0x1b
     c36:	86 31       	cpi	r24, 0x16	; 22
     c38:	51 f5       	brne	.+84     	; 0xc8e <_ZN6DHTNEW5_readEv+0xb8>
	{
		humidity =    (_bits[0] * 256 + _bits[1]) * 0.1;
     c3a:	6f 2d       	mov	r22, r15
     c3c:	70 e0       	ldi	r23, 0x00	; 0
     c3e:	76 2f       	mov	r23, r22
     c40:	66 27       	eor	r22, r22
     c42:	60 0f       	add	r22, r16
     c44:	71 1d       	adc	r23, r1
     c46:	07 2e       	mov	r0, r23
     c48:	00 0c       	add	r0, r0
     c4a:	88 0b       	sbc	r24, r24
     c4c:	99 0b       	sbc	r25, r25
     c4e:	0e 94 83 0a 	call	0x1506	; 0x1506 <__floatsisf>
     c52:	2d ec       	ldi	r18, 0xCD	; 205
     c54:	3c ec       	ldi	r19, 0xCC	; 204
     c56:	4c ec       	ldi	r20, 0xCC	; 204
     c58:	5d e3       	ldi	r21, 0x3D	; 61
     c5a:	0e 94 38 0b 	call	0x1670	; 0x1670 <__mulsf3>
     c5e:	68 83       	st	Y, r22
     c60:	79 83       	std	Y+1, r23	; 0x01
     c62:	8a 83       	std	Y+2, r24	; 0x02
     c64:	9b 83       	std	Y+3, r25	; 0x03
		temperature = ((_bits[2] & 0x7F) * 256 + _bits[3]) * 0.1;
     c66:	6e 2d       	mov	r22, r14
     c68:	6f 77       	andi	r22, 0x7F	; 127
     c6a:	70 e0       	ldi	r23, 0x00	; 0
     c6c:	76 2f       	mov	r23, r22
     c6e:	66 27       	eor	r22, r22
     c70:	61 0f       	add	r22, r17
     c72:	71 1d       	adc	r23, r1
     c74:	07 2e       	mov	r0, r23
     c76:	00 0c       	add	r0, r0
     c78:	88 0b       	sbc	r24, r24
     c7a:	99 0b       	sbc	r25, r25
     c7c:	0e 94 83 0a 	call	0x1506	; 0x1506 <__floatsisf>
     c80:	2d ec       	ldi	r18, 0xCD	; 205
     c82:	3c ec       	ldi	r19, 0xCC	; 204
     c84:	4c ec       	ldi	r20, 0xCC	; 204
     c86:	5d e3       	ldi	r21, 0x3D	; 61
     c88:	0e 94 38 0b 	call	0x1670	; 0x1670 <__mulsf3>
     c8c:	38 c0       	rjmp	.+112    	; 0xcfe <_ZN6DHTNEW5_readEv+0x128>
	}
	else // if (_type == 11)  // DHT11, DH12, compatible
	{
		humidity = _bits[0] + _bits[1] * 0.1;
     c8e:	60 2f       	mov	r22, r16
     c90:	70 e0       	ldi	r23, 0x00	; 0
     c92:	80 e0       	ldi	r24, 0x00	; 0
     c94:	90 e0       	ldi	r25, 0x00	; 0
     c96:	0e 94 83 0a 	call	0x1506	; 0x1506 <__floatsisf>
     c9a:	2d ec       	ldi	r18, 0xCD	; 205
     c9c:	3c ec       	ldi	r19, 0xCC	; 204
     c9e:	4c ec       	ldi	r20, 0xCC	; 204
     ca0:	5d e3       	ldi	r21, 0x3D	; 61
     ca2:	0e 94 38 0b 	call	0x1670	; 0x1670 <__mulsf3>
     ca6:	4b 01       	movw	r8, r22
     ca8:	5c 01       	movw	r10, r24
     caa:	6f 2d       	mov	r22, r15
     cac:	70 e0       	ldi	r23, 0x00	; 0
     cae:	80 e0       	ldi	r24, 0x00	; 0
     cb0:	90 e0       	ldi	r25, 0x00	; 0
     cb2:	0e 94 83 0a 	call	0x1506	; 0x1506 <__floatsisf>
     cb6:	9b 01       	movw	r18, r22
     cb8:	ac 01       	movw	r20, r24
     cba:	c5 01       	movw	r24, r10
     cbc:	b4 01       	movw	r22, r8
     cbe:	0e 94 df 09 	call	0x13be	; 0x13be <__addsf3>
     cc2:	68 83       	st	Y, r22
     cc4:	79 83       	std	Y+1, r23	; 0x01
     cc6:	8a 83       	std	Y+2, r24	; 0x02
     cc8:	9b 83       	std	Y+3, r25	; 0x03
		temperature = _bits[2] + _bits[3] * 0.1;
     cca:	61 2f       	mov	r22, r17
     ccc:	70 e0       	ldi	r23, 0x00	; 0
     cce:	80 e0       	ldi	r24, 0x00	; 0
     cd0:	90 e0       	ldi	r25, 0x00	; 0
     cd2:	0e 94 83 0a 	call	0x1506	; 0x1506 <__floatsisf>
     cd6:	2d ec       	ldi	r18, 0xCD	; 205
     cd8:	3c ec       	ldi	r19, 0xCC	; 204
     cda:	4c ec       	ldi	r20, 0xCC	; 204
     cdc:	5d e3       	ldi	r21, 0x3D	; 61
     cde:	0e 94 38 0b 	call	0x1670	; 0x1670 <__mulsf3>
     ce2:	4b 01       	movw	r8, r22
     ce4:	5c 01       	movw	r10, r24
     ce6:	6e 2d       	mov	r22, r14
     ce8:	70 e0       	ldi	r23, 0x00	; 0
     cea:	80 e0       	ldi	r24, 0x00	; 0
     cec:	90 e0       	ldi	r25, 0x00	; 0
     cee:	0e 94 83 0a 	call	0x1506	; 0x1506 <__floatsisf>
     cf2:	9b 01       	movw	r18, r22
     cf4:	ac 01       	movw	r20, r24
     cf6:	c5 01       	movw	r24, r10
     cf8:	b4 01       	movw	r22, r8
     cfa:	0e 94 df 09 	call	0x13be	; 0x13be <__addsf3>
     cfe:	6c 83       	std	Y+4, r22	; 0x04
     d00:	7d 83       	std	Y+5, r23	; 0x05
     d02:	8e 83       	std	Y+6, r24	; 0x06
     d04:	9f 83       	std	Y+7, r25	; 0x07
	}

	if (_bits[2] & 0x80)  // negative temperature
     d06:	e7 fe       	sbrs	r14, 7
     d08:	09 c0       	rjmp	.+18     	; 0xd1c <_ZN6DHTNEW5_readEv+0x146>
	{
		temperature = -temperature;
     d0a:	8c 81       	ldd	r24, Y+4	; 0x04
     d0c:	9d 81       	ldd	r25, Y+5	; 0x05
     d0e:	ae 81       	ldd	r26, Y+6	; 0x06
     d10:	bf 81       	ldd	r27, Y+7	; 0x07
     d12:	b0 58       	subi	r27, 0x80	; 128
     d14:	8c 83       	std	Y+4, r24	; 0x04
     d16:	9d 83       	std	Y+5, r25	; 0x05
     d18:	ae 83       	std	Y+6, r26	; 0x06
     d1a:	bf 83       	std	Y+7, r27	; 0x07
	}
	humidity += _humOffset;       // check overflow ???
     d1c:	2b 85       	ldd	r18, Y+11	; 0x0b
     d1e:	3c 85       	ldd	r19, Y+12	; 0x0c
     d20:	4d 85       	ldd	r20, Y+13	; 0x0d
     d22:	5e 85       	ldd	r21, Y+14	; 0x0e
     d24:	68 81       	ld	r22, Y
     d26:	79 81       	ldd	r23, Y+1	; 0x01
     d28:	8a 81       	ldd	r24, Y+2	; 0x02
     d2a:	9b 81       	ldd	r25, Y+3	; 0x03
     d2c:	0e 94 df 09 	call	0x13be	; 0x13be <__addsf3>
     d30:	68 83       	st	Y, r22
     d32:	79 83       	std	Y+1, r23	; 0x01
     d34:	8a 83       	std	Y+2, r24	; 0x02
     d36:	9b 83       	std	Y+3, r25	; 0x03
	temperature += _tempOffset;
     d38:	2f 85       	ldd	r18, Y+15	; 0x0f
     d3a:	38 89       	ldd	r19, Y+16	; 0x10
     d3c:	49 89       	ldd	r20, Y+17	; 0x11
     d3e:	5a 89       	ldd	r21, Y+18	; 0x12
     d40:	6c 81       	ldd	r22, Y+4	; 0x04
     d42:	7d 81       	ldd	r23, Y+5	; 0x05
     d44:	8e 81       	ldd	r24, Y+6	; 0x06
     d46:	9f 81       	ldd	r25, Y+7	; 0x07
     d48:	0e 94 df 09 	call	0x13be	; 0x13be <__addsf3>
     d4c:	6c 83       	std	Y+4, r22	; 0x04
     d4e:	7d 83       	std	Y+5, r23	; 0x05
     d50:	8e 83       	std	Y+6, r24	; 0x06
     d52:	9f 83       	std	Y+7, r25	; 0x07

	// TEST CHECKSUM
	uint8_t sum = _bits[0] + _bits[1] + _bits[2] + _bits[3];
	if (_bits[4] != sum)
     d54:	fe 0c       	add	r15, r14
     d56:	0f 0d       	add	r16, r15
     d58:	10 0f       	add	r17, r16
     d5a:	81 e0       	ldi	r24, 0x01	; 1
     d5c:	90 e0       	ldi	r25, 0x00	; 0
     d5e:	2c 8d       	ldd	r18, Y+28	; 0x1c
     d60:	12 13       	cpse	r17, r18
     d62:	02 c0       	rjmp	.+4      	; 0xd68 <_ZN6DHTNEW5_readEv+0x192>
     d64:	80 e0       	ldi	r24, 0x00	; 0
     d66:	90 e0       	ldi	r25, 0x00	; 0
     d68:	91 95       	neg	r25
     d6a:	81 95       	neg	r24
     d6c:	91 09       	sbc	r25, r1
	{
		return DHTLIB_ERROR_CHECKSUM;
	}
	return DHTLIB_OK;
}
     d6e:	df 91       	pop	r29
     d70:	cf 91       	pop	r28
     d72:	1f 91       	pop	r17
     d74:	0f 91       	pop	r16
     d76:	ff 90       	pop	r15
     d78:	ef 90       	pop	r14
     d7a:	bf 90       	pop	r11
     d7c:	af 90       	pop	r10
     d7e:	9f 90       	pop	r9
     d80:	8f 90       	pop	r8
     d82:	08 95       	ret

00000d84 <_ZN6DHTNEW4readEv>:
// return values:
// DHTLIB_OK
// DHTLIB_ERROR_CHECKSUM
// DHTLIB_ERROR_TIMEOUT
int DHTNEW::read()
{
     d84:	cf 93       	push	r28
     d86:	df 93       	push	r29
	if (_type != 0) return _read();
     d88:	fc 01       	movw	r30, r24
     d8a:	22 85       	ldd	r18, Z+10	; 0x0a
     d8c:	22 23       	and	r18, r18
     d8e:	21 f0       	breq	.+8      	; 0xd98 <_ZN6DHTNEW4readEv+0x14>
	rv = _read();
	if (rv == DHTLIB_OK) return rv;

	_type = 0; // retry next time
	return rv;
}
     d90:	df 91       	pop	r29
     d92:	cf 91       	pop	r28
// DHTLIB_OK
// DHTLIB_ERROR_CHECKSUM
// DHTLIB_ERROR_TIMEOUT
int DHTNEW::read()
{
	if (_type != 0) return _read();
     d94:	0c 94 eb 05 	jmp	0xbd6	; 0xbd6 <_ZN6DHTNEW5_readEv>
     d98:	ec 01       	movw	r28, r24

	_type = 22;
     d9a:	86 e1       	ldi	r24, 0x16	; 22
     d9c:	82 87       	std	Z+10, r24	; 0x0a
	_wakeupDelay = DHTLIB_DHT_WAKEUP;
     d9e:	81 e0       	ldi	r24, 0x01	; 1
     da0:	81 87       	std	Z+9, r24	; 0x09
	int rv = _read();
     da2:	cf 01       	movw	r24, r30
     da4:	0e 94 eb 05 	call	0xbd6	; 0xbd6 <_ZN6DHTNEW5_readEv>
	if (rv == DHTLIB_OK) return rv;
     da8:	89 2b       	or	r24, r25
     daa:	59 f0       	breq	.+22     	; 0xdc2 <_ZN6DHTNEW4readEv+0x3e>

	_type = 11;
     dac:	8b e0       	ldi	r24, 0x0B	; 11
     dae:	8a 87       	std	Y+10, r24	; 0x0a
	_wakeupDelay = DHTLIB_DHT11_WAKEUP;
     db0:	82 e1       	ldi	r24, 0x12	; 18
     db2:	89 87       	std	Y+9, r24	; 0x09
	rv = _read();
     db4:	ce 01       	movw	r24, r28
     db6:	0e 94 eb 05 	call	0xbd6	; 0xbd6 <_ZN6DHTNEW5_readEv>
	if (rv == DHTLIB_OK) return rv;
     dba:	00 97       	sbiw	r24, 0x00	; 0
     dbc:	11 f0       	breq	.+4      	; 0xdc2 <_ZN6DHTNEW4readEv+0x3e>

	_type = 0; // retry next time
     dbe:	1a 86       	std	Y+10, r1	; 0x0a
	return rv;
     dc0:	02 c0       	rjmp	.+4      	; 0xdc6 <_ZN6DHTNEW4readEv+0x42>
     dc2:	80 e0       	ldi	r24, 0x00	; 0
     dc4:	90 e0       	ldi	r25, 0x00	; 0
}
     dc6:	df 91       	pop	r29
     dc8:	cf 91       	pop	r28
     dca:	08 95       	ret

00000dcc <_ZN13LowPowerClass9powerDownE8period_t5adc_t5bod_t>:
		if (clockSource & CS22) TCCR2B |= (1 << CS22);
		if (clockSource & CS21) TCCR2B |= (1 << CS21);
		if (clockSource & CS20) TCCR2B |= (1 << CS20);	
	}
	#endif
}
     dcc:	41 11       	cpse	r20, r1
     dce:	05 c0       	rjmp	.+10     	; 0xdda <_ZN13LowPowerClass9powerDownE8period_t5adc_t5bod_t+0xe>
     dd0:	ea e7       	ldi	r30, 0x7A	; 122
     dd2:	f0 e0       	ldi	r31, 0x00	; 0
     dd4:	80 81       	ld	r24, Z
     dd6:	8f 77       	andi	r24, 0x7F	; 127
     dd8:	80 83       	st	Z, r24
     dda:	6a 30       	cpi	r22, 0x0A	; 10
     ddc:	a9 f0       	breq	.+42     	; 0xe08 <_ZN13LowPowerClass9powerDownE8period_t5adc_t5bod_t+0x3c>
     dde:	63 fd       	sbrc	r22, 3
     de0:	02 c0       	rjmp	.+4      	; 0xde6 <_ZN13LowPowerClass9powerDownE8period_t5adc_t5bod_t+0x1a>
     de2:	88 e0       	ldi	r24, 0x08	; 8
     de4:	01 c0       	rjmp	.+2      	; 0xde8 <_ZN13LowPowerClass9powerDownE8period_t5adc_t5bod_t+0x1c>
     de6:	88 e2       	ldi	r24, 0x28	; 40
     de8:	67 70       	andi	r22, 0x07	; 7
     dea:	68 2b       	or	r22, r24
     dec:	88 e1       	ldi	r24, 0x18	; 24
     dee:	0f b6       	in	r0, 0x3f	; 63
     df0:	f8 94       	cli
     df2:	a8 95       	wdr
     df4:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
     df8:	0f be       	out	0x3f, r0	; 63
     dfa:	60 93 60 00 	sts	0x0060, r22	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
     dfe:	e0 e6       	ldi	r30, 0x60	; 96
     e00:	f0 e0       	ldi	r31, 0x00	; 0
     e02:	80 81       	ld	r24, Z
     e04:	80 64       	ori	r24, 0x40	; 64
     e06:	80 83       	st	Z, r24
     e08:	21 11       	cpse	r18, r1
     e0a:	14 c0       	rjmp	.+40     	; 0xe34 <_ZN13LowPowerClass9powerDownE8period_t5adc_t5bod_t+0x68>
     e0c:	83 b7       	in	r24, 0x33	; 51
     e0e:	81 7f       	andi	r24, 0xF1	; 241
     e10:	84 60       	ori	r24, 0x04	; 4
     e12:	83 bf       	out	0x33, r24	; 51
     e14:	f8 94       	cli
     e16:	83 b7       	in	r24, 0x33	; 51
     e18:	81 60       	ori	r24, 0x01	; 1
     e1a:	83 bf       	out	0x33, r24	; 51
     e1c:	85 b7       	in	r24, 0x35	; 53
     e1e:	80 66       	ori	r24, 0x60	; 96
     e20:	85 bf       	out	0x35, r24	; 53
     e22:	8f 7d       	andi	r24, 0xDF	; 223
     e24:	85 bf       	out	0x35, r24	; 53
     e26:	78 94       	sei
     e28:	88 95       	sleep
     e2a:	83 b7       	in	r24, 0x33	; 51
     e2c:	8e 7f       	andi	r24, 0xFE	; 254
     e2e:	83 bf       	out	0x33, r24	; 51
     e30:	78 94       	sei
     e32:	0e c0       	rjmp	.+28     	; 0xe50 <_ZN13LowPowerClass9powerDownE8period_t5adc_t5bod_t+0x84>
     e34:	83 b7       	in	r24, 0x33	; 51
     e36:	81 7f       	andi	r24, 0xF1	; 241
     e38:	84 60       	ori	r24, 0x04	; 4
     e3a:	83 bf       	out	0x33, r24	; 51
     e3c:	f8 94       	cli
     e3e:	83 b7       	in	r24, 0x33	; 51
     e40:	81 60       	ori	r24, 0x01	; 1
     e42:	83 bf       	out	0x33, r24	; 51
     e44:	78 94       	sei
     e46:	88 95       	sleep
     e48:	83 b7       	in	r24, 0x33	; 51
     e4a:	8e 7f       	andi	r24, 0xFE	; 254
     e4c:	83 bf       	out	0x33, r24	; 51
     e4e:	78 94       	sei
     e50:	41 11       	cpse	r20, r1
     e52:	05 c0       	rjmp	.+10     	; 0xe5e <_ZN13LowPowerClass9powerDownE8period_t5adc_t5bod_t+0x92>
     e54:	ea e7       	ldi	r30, 0x7A	; 122
     e56:	f0 e0       	ldi	r31, 0x00	; 0
     e58:	80 81       	ld	r24, Z
     e5a:	80 68       	ori	r24, 0x80	; 128
     e5c:	80 83       	st	Z, r24
     e5e:	08 95       	ret

00000e60 <__vector_6>:
*		       required to allow automatic WDIF and WDIE bit clearance in 
*			   hardware.
*
*******************************************************************************/
ISR (WDT_vect)
{
     e60:	1f 92       	push	r1
     e62:	0f 92       	push	r0
     e64:	0f b6       	in	r0, 0x3f	; 63
     e66:	0f 92       	push	r0
     e68:	11 24       	eor	r1, r1
     e6a:	8f 93       	push	r24
				"out __SREG__,__tmp_reg__"   "\n\t"
				: [TEMPREG] "=d" (temp_reg)
				: [WDTREG]  "n"  (_SFR_MEM_ADDR(_WD_CONTROL_REG)),
				[WDCE_WDE]  "n"  ((uint8_t)(_BV(_WD_CHANGE_BIT) | _BV(WDE)))
				: "r0"
		);
     e6c:	0f b6       	in	r0, 0x3f	; 63
     e6e:	f8 94       	cli
     e70:	a8 95       	wdr
     e72:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
     e76:	88 61       	ori	r24, 0x18	; 24
     e78:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
     e7c:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
     e80:	0f be       	out	0x3f, r0	; 63
	// WDIE & WDIF is cleared in hardware upon entering this ISR
	wdt_disable();
}
     e82:	8f 91       	pop	r24
     e84:	0f 90       	pop	r0
     e86:	0f be       	out	0x3f, r0	; 63
     e88:	0f 90       	pop	r0
     e8a:	1f 90       	pop	r1
     e8c:	18 95       	reti

00000e8e <_ZN8RCSwitch11setProtocolEi>:
  return RCSwitch::nReceivedProtocol;
}

unsigned int* RCSwitch::getReceivedRawdata() {
  return RCSwitch::timings;
}
     e8e:	9b 01       	movw	r18, r22
     e90:	21 50       	subi	r18, 0x01	; 1
     e92:	31 09       	sbc	r19, r1
     e94:	26 30       	cpi	r18, 0x06	; 6
     e96:	31 05       	cpc	r19, r1
     e98:	10 f0       	brcs	.+4      	; 0xe9e <_ZN8RCSwitch11setProtocolEi+0x10>
     e9a:	61 e0       	ldi	r22, 0x01	; 1
     e9c:	70 e0       	ldi	r23, 0x00	; 0
     e9e:	61 50       	subi	r22, 0x01	; 1
     ea0:	71 09       	sbc	r23, r1
     ea2:	49 e0       	ldi	r20, 0x09	; 9
     ea4:	46 9f       	mul	r20, r22
     ea6:	90 01       	movw	r18, r0
     ea8:	47 9f       	mul	r20, r23
     eaa:	30 0d       	add	r19, r0
     eac:	11 24       	eor	r1, r1
     eae:	b9 01       	movw	r22, r18
     eb0:	68 59       	subi	r22, 0x98	; 152
     eb2:	7f 4f       	sbci	r23, 0xFF	; 255
     eb4:	49 e0       	ldi	r20, 0x09	; 9
     eb6:	50 e0       	ldi	r21, 0x00	; 0
     eb8:	06 96       	adiw	r24, 0x06	; 6
     eba:	0c 94 24 11 	jmp	0x2248	; 0x2248 <memcpy_P>

00000ebe <_ZN8RCSwitchC1Ev>:
     ebe:	0f 93       	push	r16
     ec0:	1f 93       	push	r17
     ec2:	cf 93       	push	r28
     ec4:	df 93       	push	r29
     ec6:	ec 01       	movw	r28, r24
     ec8:	0f ef       	ldi	r16, 0xFF	; 255
     eca:	1f ef       	ldi	r17, 0xFF	; 255
     ecc:	1b 83       	std	Y+3, r17	; 0x03
     ece:	0a 83       	std	Y+2, r16	; 0x02
     ed0:	8a e0       	ldi	r24, 0x0A	; 10
     ed2:	90 e0       	ldi	r25, 0x00	; 0
     ed4:	9d 83       	std	Y+5, r25	; 0x05
     ed6:	8c 83       	std	Y+4, r24	; 0x04
     ed8:	61 e0       	ldi	r22, 0x01	; 1
     eda:	70 e0       	ldi	r23, 0x00	; 0
     edc:	ce 01       	movw	r24, r28
     ede:	0e 94 47 07 	call	0xe8e	; 0xe8e <_ZN8RCSwitch11setProtocolEi>
     ee2:	19 83       	std	Y+1, r17	; 0x01
     ee4:	08 83       	st	Y, r16
     ee6:	8c e3       	ldi	r24, 0x3C	; 60
     ee8:	90 e0       	ldi	r25, 0x00	; 0
     eea:	90 93 11 01 	sts	0x0111, r25	; 0x800111 <_ZN8RCSwitch17nReceiveToleranceE+0x1>
     eee:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <_ZN8RCSwitch17nReceiveToleranceE>
     ef2:	10 92 67 02 	sts	0x0267, r1	; 0x800267 <_ZN8RCSwitch14nReceivedValueE>
     ef6:	10 92 68 02 	sts	0x0268, r1	; 0x800268 <_ZN8RCSwitch14nReceivedValueE+0x1>
     efa:	10 92 69 02 	sts	0x0269, r1	; 0x800269 <_ZN8RCSwitch14nReceivedValueE+0x2>
     efe:	10 92 6a 02 	sts	0x026A, r1	; 0x80026a <_ZN8RCSwitch14nReceivedValueE+0x3>
     f02:	df 91       	pop	r29
     f04:	cf 91       	pop	r28
     f06:	1f 91       	pop	r17
     f08:	0f 91       	pop	r16
     f0a:	08 95       	ret

00000f0c <_ZN8RCSwitch17setRepeatTransmitEi>:
     f0c:	fc 01       	movw	r30, r24
     f0e:	75 83       	std	Z+5, r23	; 0x05
     f10:	64 83       	std	Z+4, r22	; 0x04
     f12:	08 95       	ret

00000f14 <_ZN8RCSwitch14enableTransmitEi>:
     f14:	fc 01       	movw	r30, r24
     f16:	86 2f       	mov	r24, r22
     f18:	62 83       	std	Z+2, r22	; 0x02
     f1a:	73 83       	std	Z+3, r23	; 0x03
     f1c:	61 e0       	ldi	r22, 0x01	; 1
     f1e:	0c 94 5f 0d 	jmp	0x1abe	; 0x1abe <pinMode>

00000f22 <_ZN8RCSwitch15disableTransmitEv>:
     f22:	2f ef       	ldi	r18, 0xFF	; 255
     f24:	3f ef       	ldi	r19, 0xFF	; 255
     f26:	fc 01       	movw	r30, r24
     f28:	33 83       	std	Z+3, r19	; 0x03
     f2a:	22 83       	std	Z+2, r18	; 0x02
     f2c:	08 95       	ret

00000f2e <_ZN8RCSwitch8transmitENS_7HighLowE>:
     f2e:	ff 92       	push	r15
     f30:	0f 93       	push	r16
     f32:	1f 93       	push	r17
     f34:	cf 93       	push	r28
     f36:	df 93       	push	r29
     f38:	ec 01       	movw	r28, r24
     f3a:	f6 2e       	mov	r15, r22
     f3c:	07 2f       	mov	r16, r23
     f3e:	8e 85       	ldd	r24, Y+14	; 0x0e
     f40:	88 23       	and	r24, r24
     f42:	19 f0       	breq	.+6      	; 0xf4a <_ZN8RCSwitch8transmitENS_7HighLowE+0x1c>
     f44:	60 e0       	ldi	r22, 0x00	; 0
     f46:	11 e0       	ldi	r17, 0x01	; 1
     f48:	02 c0       	rjmp	.+4      	; 0xf4e <_ZN8RCSwitch8transmitENS_7HighLowE+0x20>
     f4a:	61 e0       	ldi	r22, 0x01	; 1
     f4c:	10 e0       	ldi	r17, 0x00	; 0
     f4e:	8a 81       	ldd	r24, Y+2	; 0x02
     f50:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <digitalWrite>
     f54:	8e 81       	ldd	r24, Y+6	; 0x06
     f56:	9f 81       	ldd	r25, Y+7	; 0x07
     f58:	9c 01       	movw	r18, r24
     f5a:	f2 9e       	mul	r15, r18
     f5c:	c0 01       	movw	r24, r0
     f5e:	f3 9e       	mul	r15, r19
     f60:	90 0d       	add	r25, r0
     f62:	11 24       	eor	r1, r1
     f64:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <delayMicroseconds>
     f68:	61 2f       	mov	r22, r17
     f6a:	8a 81       	ldd	r24, Y+2	; 0x02
     f6c:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <digitalWrite>
     f70:	8e 81       	ldd	r24, Y+6	; 0x06
     f72:	9f 81       	ldd	r25, Y+7	; 0x07
     f74:	9c 01       	movw	r18, r24
     f76:	02 9f       	mul	r16, r18
     f78:	c0 01       	movw	r24, r0
     f7a:	03 9f       	mul	r16, r19
     f7c:	90 0d       	add	r25, r0
     f7e:	11 24       	eor	r1, r1
     f80:	df 91       	pop	r29
     f82:	cf 91       	pop	r28
     f84:	1f 91       	pop	r17
     f86:	0f 91       	pop	r16
     f88:	ff 90       	pop	r15
     f8a:	0c 94 f2 0c 	jmp	0x19e4	; 0x19e4 <delayMicroseconds>

00000f8e <_ZN8RCSwitch13enableReceiveEv>:
     f8e:	fc 01       	movw	r30, r24
     f90:	80 81       	ld	r24, Z
     f92:	91 81       	ldd	r25, Z+1	; 0x01
     f94:	8f 3f       	cpi	r24, 0xFF	; 255
     f96:	ff ef       	ldi	r31, 0xFF	; 255
     f98:	9f 07       	cpc	r25, r31
     f9a:	91 f0       	breq	.+36     	; 0xfc0 <_ZN8RCSwitch13enableReceiveEv+0x32>
     f9c:	10 92 67 02 	sts	0x0267, r1	; 0x800267 <_ZN8RCSwitch14nReceivedValueE>
     fa0:	10 92 68 02 	sts	0x0268, r1	; 0x800268 <_ZN8RCSwitch14nReceivedValueE+0x1>
     fa4:	10 92 69 02 	sts	0x0269, r1	; 0x800269 <_ZN8RCSwitch14nReceivedValueE+0x2>
     fa8:	10 92 6a 02 	sts	0x026A, r1	; 0x80026a <_ZN8RCSwitch14nReceivedValueE+0x3>
     fac:	10 92 66 02 	sts	0x0266, r1	; 0x800266 <_ZN8RCSwitch18nReceivedBitlengthE+0x1>
     fb0:	10 92 65 02 	sts	0x0265, r1	; 0x800265 <_ZN8RCSwitch18nReceivedBitlengthE>
     fb4:	41 e0       	ldi	r20, 0x01	; 1
     fb6:	50 e0       	ldi	r21, 0x00	; 0
     fb8:	63 e6       	ldi	r22, 0x63	; 99
     fba:	79 e0       	ldi	r23, 0x09	; 9
     fbc:	0c 94 bb 0b 	jmp	0x1776	; 0x1776 <attachInterrupt>
     fc0:	08 95       	ret

00000fc2 <_ZN8RCSwitch14disableReceiveEv>:
     fc2:	cf 93       	push	r28
     fc4:	df 93       	push	r29
     fc6:	ec 01       	movw	r28, r24
     fc8:	88 81       	ld	r24, Y
     fca:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <detachInterrupt>
     fce:	8f ef       	ldi	r24, 0xFF	; 255
     fd0:	9f ef       	ldi	r25, 0xFF	; 255
     fd2:	99 83       	std	Y+1, r25	; 0x01
     fd4:	88 83       	st	Y, r24
     fd6:	df 91       	pop	r29
     fd8:	cf 91       	pop	r28
     fda:	08 95       	ret

00000fdc <_ZN8RCSwitch4sendEmj>:
     fdc:	2f 92       	push	r2
     fde:	3f 92       	push	r3
     fe0:	4f 92       	push	r4
     fe2:	5f 92       	push	r5
     fe4:	6f 92       	push	r6
     fe6:	7f 92       	push	r7
     fe8:	8f 92       	push	r8
     fea:	9f 92       	push	r9
     fec:	af 92       	push	r10
     fee:	bf 92       	push	r11
     ff0:	cf 92       	push	r12
     ff2:	df 92       	push	r13
     ff4:	ef 92       	push	r14
     ff6:	ff 92       	push	r15
     ff8:	0f 93       	push	r16
     ffa:	1f 93       	push	r17
     ffc:	cf 93       	push	r28
     ffe:	df 93       	push	r29
    1000:	dc 01       	movw	r26, r24
    1002:	12 96       	adiw	r26, 0x02	; 2
    1004:	ed 91       	ld	r30, X+
    1006:	fc 91       	ld	r31, X
    1008:	13 97       	sbiw	r26, 0x03	; 3
    100a:	31 96       	adiw	r30, 0x01	; 1
    100c:	09 f4       	brne	.+2      	; 0x1010 <_ZN8RCSwitch4sendEmj+0x34>
    100e:	5c c0       	rjmp	.+184    	; 0x10c8 <_ZN8RCSwitch4sendEmj+0xec>
    1010:	19 01       	movw	r2, r18
    1012:	6a 01       	movw	r12, r20
    1014:	7b 01       	movw	r14, r22
    1016:	ec 01       	movw	r28, r24
    1018:	48 80       	ld	r4, Y
    101a:	59 80       	ldd	r5, Y+1	; 0x01
    101c:	8f ef       	ldi	r24, 0xFF	; 255
    101e:	48 16       	cp	r4, r24
    1020:	58 06       	cpc	r5, r24
    1022:	19 f0       	breq	.+6      	; 0x102a <_ZN8RCSwitch4sendEmj+0x4e>
    1024:	ce 01       	movw	r24, r28
    1026:	0e 94 e1 07 	call	0xfc2	; 0xfc2 <_ZN8RCSwitch14disableReceiveEv>
    102a:	61 2c       	mov	r6, r1
    102c:	71 2c       	mov	r7, r1
    102e:	81 2c       	mov	r8, r1
    1030:	91 2c       	mov	r9, r1
    1032:	54 01       	movw	r10, r8
    1034:	83 94       	inc	r8
    1036:	8c 81       	ldd	r24, Y+4	; 0x04
    1038:	9d 81       	ldd	r25, Y+5	; 0x05
    103a:	68 16       	cp	r6, r24
    103c:	79 06       	cpc	r7, r25
    103e:	4c f5       	brge	.+82     	; 0x1092 <_ZN8RCSwitch4sendEmj+0xb6>
    1040:	81 01       	movw	r16, r2
    1042:	01 50       	subi	r16, 0x01	; 1
    1044:	11 09       	sbc	r17, r1
    1046:	17 fd       	sbrc	r17, 7
    1048:	1b c0       	rjmp	.+54     	; 0x1080 <_ZN8RCSwitch4sendEmj+0xa4>
    104a:	d5 01       	movw	r26, r10
    104c:	c4 01       	movw	r24, r8
    104e:	00 2e       	mov	r0, r16
    1050:	04 c0       	rjmp	.+8      	; 0x105a <_ZN8RCSwitch4sendEmj+0x7e>
    1052:	88 0f       	add	r24, r24
    1054:	99 1f       	adc	r25, r25
    1056:	aa 1f       	adc	r26, r26
    1058:	bb 1f       	adc	r27, r27
    105a:	0a 94       	dec	r0
    105c:	d2 f7       	brpl	.-12     	; 0x1052 <_ZN8RCSwitch4sendEmj+0x76>
    105e:	8c 21       	and	r24, r12
    1060:	9d 21       	and	r25, r13
    1062:	ae 21       	and	r26, r14
    1064:	bf 21       	and	r27, r15
    1066:	89 2b       	or	r24, r25
    1068:	8a 2b       	or	r24, r26
    106a:	8b 2b       	or	r24, r27
    106c:	19 f0       	breq	.+6      	; 0x1074 <_ZN8RCSwitch4sendEmj+0x98>
    106e:	6c 85       	ldd	r22, Y+12	; 0x0c
    1070:	7d 85       	ldd	r23, Y+13	; 0x0d
    1072:	02 c0       	rjmp	.+4      	; 0x1078 <_ZN8RCSwitch4sendEmj+0x9c>
    1074:	6a 85       	ldd	r22, Y+10	; 0x0a
    1076:	7b 85       	ldd	r23, Y+11	; 0x0b
    1078:	ce 01       	movw	r24, r28
    107a:	0e 94 97 07 	call	0xf2e	; 0xf2e <_ZN8RCSwitch8transmitENS_7HighLowE>
    107e:	e1 cf       	rjmp	.-62     	; 0x1042 <_ZN8RCSwitch4sendEmj+0x66>
    1080:	68 85       	ldd	r22, Y+8	; 0x08
    1082:	79 85       	ldd	r23, Y+9	; 0x09
    1084:	ce 01       	movw	r24, r28
    1086:	0e 94 97 07 	call	0xf2e	; 0xf2e <_ZN8RCSwitch8transmitENS_7HighLowE>
    108a:	af ef       	ldi	r26, 0xFF	; 255
    108c:	6a 1a       	sub	r6, r26
    108e:	7a 0a       	sbc	r7, r26
    1090:	d2 cf       	rjmp	.-92     	; 0x1036 <_ZN8RCSwitch4sendEmj+0x5a>
    1092:	bf ef       	ldi	r27, 0xFF	; 255
    1094:	4b 16       	cp	r4, r27
    1096:	5b 06       	cpc	r5, r27
    1098:	b9 f0       	breq	.+46     	; 0x10c8 <_ZN8RCSwitch4sendEmj+0xec>
    109a:	59 82       	std	Y+1, r5	; 0x01
    109c:	48 82       	st	Y, r4
    109e:	ce 01       	movw	r24, r28
    10a0:	df 91       	pop	r29
    10a2:	cf 91       	pop	r28
    10a4:	1f 91       	pop	r17
    10a6:	0f 91       	pop	r16
    10a8:	ff 90       	pop	r15
    10aa:	ef 90       	pop	r14
    10ac:	df 90       	pop	r13
    10ae:	cf 90       	pop	r12
    10b0:	bf 90       	pop	r11
    10b2:	af 90       	pop	r10
    10b4:	9f 90       	pop	r9
    10b6:	8f 90       	pop	r8
    10b8:	7f 90       	pop	r7
    10ba:	6f 90       	pop	r6
    10bc:	5f 90       	pop	r5
    10be:	4f 90       	pop	r4
    10c0:	3f 90       	pop	r3
    10c2:	2f 90       	pop	r2
    10c4:	0c 94 c7 07 	jmp	0xf8e	; 0xf8e <_ZN8RCSwitch13enableReceiveEv>
    10c8:	df 91       	pop	r29
    10ca:	cf 91       	pop	r28
    10cc:	1f 91       	pop	r17
    10ce:	0f 91       	pop	r16
    10d0:	ff 90       	pop	r15
    10d2:	ef 90       	pop	r14
    10d4:	df 90       	pop	r13
    10d6:	cf 90       	pop	r12
    10d8:	bf 90       	pop	r11
    10da:	af 90       	pop	r10
    10dc:	9f 90       	pop	r9
    10de:	8f 90       	pop	r8
    10e0:	7f 90       	pop	r7
    10e2:	6f 90       	pop	r6
    10e4:	5f 90       	pop	r5
    10e6:	4f 90       	pop	r4
    10e8:	3f 90       	pop	r3
    10ea:	2f 90       	pop	r2
    10ec:	08 95       	ret

000010ee <_ZN8RCSwitch15receiveProtocolEij>:
}

/**
 *
 */
bool RECEIVE_ATTR RCSwitch::receiveProtocol(const int p, unsigned int changeCount) {
    10ee:	2f 92       	push	r2
    10f0:	3f 92       	push	r3
    10f2:	4f 92       	push	r4
    10f4:	5f 92       	push	r5
    10f6:	6f 92       	push	r6
    10f8:	7f 92       	push	r7
    10fa:	8f 92       	push	r8
    10fc:	9f 92       	push	r9
    10fe:	af 92       	push	r10
    1100:	bf 92       	push	r11
    1102:	cf 92       	push	r12
    1104:	df 92       	push	r13
    1106:	ef 92       	push	r14
    1108:	ff 92       	push	r15
    110a:	0f 93       	push	r16
    110c:	1f 93       	push	r17
    110e:	cf 93       	push	r28
    1110:	df 93       	push	r29
    1112:	cd b7       	in	r28, 0x3d	; 61
    1114:	de b7       	in	r29, 0x3e	; 62
    1116:	2d 97       	sbiw	r28, 0x0d	; 13
    1118:	0f b6       	in	r0, 0x3f	; 63
    111a:	f8 94       	cli
    111c:	de bf       	out	0x3e, r29	; 62
    111e:	0f be       	out	0x3f, r0	; 63
    1120:	cd bf       	out	0x3d, r28	; 61
    1122:	8c 01       	movw	r16, r24
    1124:	7b 01       	movw	r14, r22
#ifdef ESP8266
    const Protocol &pro = proto[p-1];
#else
    Protocol pro;
    memcpy_P(&pro, &proto[p-1], sizeof(Protocol));
    1126:	01 97       	sbiw	r24, 0x01	; 1
    1128:	29 e0       	ldi	r18, 0x09	; 9
    112a:	28 9f       	mul	r18, r24
    112c:	b0 01       	movw	r22, r0
    112e:	29 9f       	mul	r18, r25
    1130:	70 0d       	add	r23, r0
    1132:	11 24       	eor	r1, r1
    1134:	68 59       	subi	r22, 0x98	; 152
    1136:	7f 4f       	sbci	r23, 0xFF	; 255
    1138:	49 e0       	ldi	r20, 0x09	; 9
    113a:	50 e0       	ldi	r21, 0x00	; 0
    113c:	ce 01       	movw	r24, r28
    113e:	01 96       	adiw	r24, 0x01	; 1
    1140:	0e 94 24 11 	call	0x2248	; 0x2248 <memcpy_P>
#endif

    unsigned long code = 0;
    //Assuming the longer pulse length is the pulse captured in timings[0]
    const unsigned int syncLengthInPulses =  ((pro.syncFactor.low) > (pro.syncFactor.high)) ? (pro.syncFactor.low) : (pro.syncFactor.high);
    const unsigned int delay = RCSwitch::timings[0] / syncLengthInPulses;
    1144:	8b 81       	ldd	r24, Y+3	; 0x03
    1146:	6c 81       	ldd	r22, Y+4	; 0x04
    1148:	68 17       	cp	r22, r24
    114a:	08 f4       	brcc	.+2      	; 0x114e <_ZN8RCSwitch15receiveProtocolEij+0x60>
    114c:	68 2f       	mov	r22, r24
    114e:	70 e0       	ldi	r23, 0x00	; 0
    1150:	80 91 db 01 	lds	r24, 0x01DB	; 0x8001db <_ZN8RCSwitch7timingsE>
    1154:	90 91 dc 01 	lds	r25, 0x01DC	; 0x8001dc <_ZN8RCSwitch7timingsE+0x1>
    1158:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <__udivmodhi4>
    115c:	9b 01       	movw	r18, r22
    const unsigned int delayTolerance = delay * RCSwitch::nReceiveTolerance / 100;
    115e:	40 91 10 01 	lds	r20, 0x0110	; 0x800110 <_ZN8RCSwitch17nReceiveToleranceE>
    1162:	50 91 11 01 	lds	r21, 0x0111	; 0x800111 <_ZN8RCSwitch17nReceiveToleranceE+0x1>
    1166:	64 9f       	mul	r22, r20
    1168:	c0 01       	movw	r24, r0
    116a:	65 9f       	mul	r22, r21
    116c:	90 0d       	add	r25, r0
    116e:	74 9f       	mul	r23, r20
    1170:	90 0d       	add	r25, r0
    1172:	11 24       	eor	r1, r1
    1174:	64 e6       	ldi	r22, 0x64	; 100
    1176:	70 e0       	ldi	r23, 0x00	; 0
    1178:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <__udivmodhi4>
     *
     * |-filtered out-|--1st dur--|--Start data--|
     *
     * The 2nd saved duration starts the data
     */
    const unsigned int firstDataTiming = (pro.invertedSignal) ? (2) : (1);
    117c:	89 85       	ldd	r24, Y+9	; 0x09
    117e:	81 11       	cpse	r24, r1
    1180:	03 c0       	rjmp	.+6      	; 0x1188 <_ZN8RCSwitch15receiveProtocolEij+0x9a>
    1182:	a1 e0       	ldi	r26, 0x01	; 1
    1184:	b0 e0       	ldi	r27, 0x00	; 0
    1186:	02 c0       	rjmp	.+4      	; 0x118c <_ZN8RCSwitch15receiveProtocolEij+0x9e>
    1188:	a2 e0       	ldi	r26, 0x02	; 2
    118a:	b0 e0       	ldi	r27, 0x00	; 0

    for (unsigned int i = firstDataTiming; i < changeCount - 1; i += 2) {
        code <<= 1;
        if (diff(RCSwitch::timings[i], delay * pro.zero.high) < delayTolerance &&
    118c:	8d 81       	ldd	r24, Y+5	; 0x05
    118e:	82 9f       	mul	r24, r18
    1190:	30 01       	movw	r6, r0
    1192:	83 9f       	mul	r24, r19
    1194:	70 0c       	add	r7, r0
    1196:	11 24       	eor	r1, r1
    1198:	7b 86       	std	Y+11, r7	; 0x0b
    119a:	6a 86       	std	Y+10, r6	; 0x0a
            diff(RCSwitch::timings[i + 1], delay * pro.zero.low) < delayTolerance) {
    119c:	8e 81       	ldd	r24, Y+6	; 0x06
    119e:	82 9f       	mul	r24, r18
    11a0:	10 01       	movw	r2, r0
    11a2:	83 9f       	mul	r24, r19
    11a4:	30 0c       	add	r3, r0
    11a6:	11 24       	eor	r1, r1
            // zero
        } else if (diff(RCSwitch::timings[i], delay * pro.one.high) < delayTolerance &&
    11a8:	8f 81       	ldd	r24, Y+7	; 0x07
    11aa:	82 9f       	mul	r24, r18
    11ac:	20 01       	movw	r4, r0
    11ae:	83 9f       	mul	r24, r19
    11b0:	50 0c       	add	r5, r0
    11b2:	11 24       	eor	r1, r1
                   diff(RCSwitch::timings[i + 1], delay * pro.one.low) < delayTolerance) {
    11b4:	88 85       	ldd	r24, Y+8	; 0x08
    11b6:	82 9f       	mul	r24, r18
    11b8:	a0 01       	movw	r20, r0
    11ba:	83 9f       	mul	r24, r19
    11bc:	50 0d       	add	r21, r0
    11be:	11 24       	eor	r1, r1
    11c0:	5d 87       	std	Y+13, r21	; 0x0d
    11c2:	4c 87       	std	Y+12, r20	; 0x0c
    11c4:	fd 01       	movw	r30, r26
    11c6:	ee 0f       	add	r30, r30
    11c8:	ff 1f       	adc	r31, r31
    11ca:	e5 52       	subi	r30, 0x25	; 37
    11cc:	fe 4f       	sbci	r31, 0xFE	; 254
    11ce:	81 2c       	mov	r8, r1
    11d0:	91 2c       	mov	r9, r1
    11d2:	54 01       	movw	r10, r8
     *
     * The 2nd saved duration starts the data
     */
    const unsigned int firstDataTiming = (pro.invertedSignal) ? (2) : (1);

    for (unsigned int i = firstDataTiming; i < changeCount - 1; i += 2) {
    11d4:	67 01       	movw	r12, r14
    11d6:	51 e0       	ldi	r21, 0x01	; 1
    11d8:	c5 1a       	sub	r12, r21
    11da:	d1 08       	sbc	r13, r1
    11dc:	ac 15       	cp	r26, r12
    11de:	bd 05       	cpc	r27, r13
    11e0:	e0 f5       	brcc	.+120    	; 0x125a <_ZN8RCSwitch15receiveProtocolEij+0x16c>
        code <<= 1;
    11e2:	88 0c       	add	r8, r8
    11e4:	99 1c       	adc	r9, r9
    11e6:	aa 1c       	adc	r10, r10
    11e8:	bb 1c       	adc	r11, r11
        if (diff(RCSwitch::timings[i], delay * pro.zero.high) < delayTolerance &&
    11ea:	80 81       	ld	r24, Z
    11ec:	91 81       	ldd	r25, Z+1	; 0x01
    11ee:	ac 01       	movw	r20, r24
    11f0:	6a 84       	ldd	r6, Y+10	; 0x0a
    11f2:	7b 84       	ldd	r7, Y+11	; 0x0b
    11f4:	46 19       	sub	r20, r6
    11f6:	57 09       	sbc	r21, r7
    11f8:	57 ff       	sbrs	r21, 7
    11fa:	03 c0       	rjmp	.+6      	; 0x1202 <_ZN8RCSwitch15receiveProtocolEij+0x114>
    11fc:	51 95       	neg	r21
    11fe:	41 95       	neg	r20
    1200:	51 09       	sbc	r21, r1
    1202:	46 17       	cp	r20, r22
    1204:	57 07       	cpc	r21, r23
    1206:	60 f4       	brcc	.+24     	; 0x1220 <_ZN8RCSwitch15receiveProtocolEij+0x132>
    1208:	42 81       	ldd	r20, Z+2	; 0x02
    120a:	53 81       	ldd	r21, Z+3	; 0x03
    120c:	42 19       	sub	r20, r2
    120e:	53 09       	sbc	r21, r3
    1210:	57 ff       	sbrs	r21, 7
    1212:	03 c0       	rjmp	.+6      	; 0x121a <_ZN8RCSwitch15receiveProtocolEij+0x12c>
    1214:	51 95       	neg	r21
    1216:	41 95       	neg	r20
    1218:	51 09       	sbc	r21, r1
    121a:	46 17       	cp	r20, r22
    121c:	57 07       	cpc	r21, r23
    121e:	d0 f0       	brcs	.+52     	; 0x1254 <_ZN8RCSwitch15receiveProtocolEij+0x166>
            diff(RCSwitch::timings[i + 1], delay * pro.zero.low) < delayTolerance) {
            // zero
        } else if (diff(RCSwitch::timings[i], delay * pro.one.high) < delayTolerance &&
    1220:	84 19       	sub	r24, r4
    1222:	95 09       	sbc	r25, r5
    1224:	97 ff       	sbrs	r25, 7
    1226:	03 c0       	rjmp	.+6      	; 0x122e <_ZN8RCSwitch15receiveProtocolEij+0x140>
    1228:	91 95       	neg	r25
    122a:	81 95       	neg	r24
    122c:	91 09       	sbc	r25, r1
    122e:	86 17       	cp	r24, r22
    1230:	97 07       	cpc	r25, r23
    1232:	78 f5       	brcc	.+94     	; 0x1292 <_ZN8RCSwitch15receiveProtocolEij+0x1a4>
    1234:	82 81       	ldd	r24, Z+2	; 0x02
    1236:	93 81       	ldd	r25, Z+3	; 0x03
    1238:	4c 85       	ldd	r20, Y+12	; 0x0c
    123a:	5d 85       	ldd	r21, Y+13	; 0x0d
    123c:	84 1b       	sub	r24, r20
    123e:	95 0b       	sbc	r25, r21
    1240:	97 ff       	sbrs	r25, 7
    1242:	03 c0       	rjmp	.+6      	; 0x124a <_ZN8RCSwitch15receiveProtocolEij+0x15c>
    1244:	91 95       	neg	r25
    1246:	81 95       	neg	r24
    1248:	91 09       	sbc	r25, r1
    124a:	86 17       	cp	r24, r22
    124c:	97 07       	cpc	r25, r23
    124e:	08 f5       	brcc	.+66     	; 0x1292 <_ZN8RCSwitch15receiveProtocolEij+0x1a4>
                   diff(RCSwitch::timings[i + 1], delay * pro.one.low) < delayTolerance) {
            // one
            code |= 1;
    1250:	68 94       	set
    1252:	80 f8       	bld	r8, 0
     *
     * The 2nd saved duration starts the data
     */
    const unsigned int firstDataTiming = (pro.invertedSignal) ? (2) : (1);

    for (unsigned int i = firstDataTiming; i < changeCount - 1; i += 2) {
    1254:	12 96       	adiw	r26, 0x02	; 2
    1256:	34 96       	adiw	r30, 0x04	; 4
    1258:	c1 cf       	rjmp	.-126    	; 0x11dc <_ZN8RCSwitch15receiveProtocolEij+0xee>
            // Failed
            return false;
        }
    }

    if (changeCount > 7) {    // ignore very short transmissions: no device sends them, so this must be noise
    125a:	58 e0       	ldi	r21, 0x08	; 8
    125c:	e5 16       	cp	r14, r21
    125e:	f1 04       	cpc	r15, r1
    1260:	c0 f0       	brcs	.+48     	; 0x1292 <_ZN8RCSwitch15receiveProtocolEij+0x1a4>
        RCSwitch::nReceivedValue = code;
    1262:	80 92 67 02 	sts	0x0267, r8	; 0x800267 <_ZN8RCSwitch14nReceivedValueE>
    1266:	90 92 68 02 	sts	0x0268, r9	; 0x800268 <_ZN8RCSwitch14nReceivedValueE+0x1>
    126a:	a0 92 69 02 	sts	0x0269, r10	; 0x800269 <_ZN8RCSwitch14nReceivedValueE+0x2>
    126e:	b0 92 6a 02 	sts	0x026A, r11	; 0x80026a <_ZN8RCSwitch14nReceivedValueE+0x3>
        RCSwitch::nReceivedBitlength = (changeCount - 1) / 2;
    1272:	d6 94       	lsr	r13
    1274:	c7 94       	ror	r12
    1276:	d0 92 66 02 	sts	0x0266, r13	; 0x800266 <_ZN8RCSwitch18nReceivedBitlengthE+0x1>
    127a:	c0 92 65 02 	sts	0x0265, r12	; 0x800265 <_ZN8RCSwitch18nReceivedBitlengthE>
        RCSwitch::nReceivedDelay = delay;
    127e:	30 93 64 02 	sts	0x0264, r19	; 0x800264 <_ZN8RCSwitch14nReceivedDelayE+0x1>
    1282:	20 93 63 02 	sts	0x0263, r18	; 0x800263 <_ZN8RCSwitch14nReceivedDelayE>
        RCSwitch::nReceivedProtocol = p;
    1286:	10 93 62 02 	sts	0x0262, r17	; 0x800262 <_ZN8RCSwitch17nReceivedProtocolE+0x1>
    128a:	00 93 61 02 	sts	0x0261, r16	; 0x800261 <_ZN8RCSwitch17nReceivedProtocolE>
        return true;
    128e:	81 e0       	ldi	r24, 0x01	; 1
    1290:	01 c0       	rjmp	.+2      	; 0x1294 <_ZN8RCSwitch15receiveProtocolEij+0x1a6>
                   diff(RCSwitch::timings[i + 1], delay * pro.one.low) < delayTolerance) {
            // one
            code |= 1;
        } else {
            // Failed
            return false;
    1292:	80 e0       	ldi	r24, 0x00	; 0
        RCSwitch::nReceivedProtocol = p;
        return true;
    }

    return false;
}
    1294:	2d 96       	adiw	r28, 0x0d	; 13
    1296:	0f b6       	in	r0, 0x3f	; 63
    1298:	f8 94       	cli
    129a:	de bf       	out	0x3e, r29	; 62
    129c:	0f be       	out	0x3f, r0	; 63
    129e:	cd bf       	out	0x3d, r28	; 61
    12a0:	df 91       	pop	r29
    12a2:	cf 91       	pop	r28
    12a4:	1f 91       	pop	r17
    12a6:	0f 91       	pop	r16
    12a8:	ff 90       	pop	r15
    12aa:	ef 90       	pop	r14
    12ac:	df 90       	pop	r13
    12ae:	cf 90       	pop	r12
    12b0:	bf 90       	pop	r11
    12b2:	af 90       	pop	r10
    12b4:	9f 90       	pop	r9
    12b6:	8f 90       	pop	r8
    12b8:	7f 90       	pop	r7
    12ba:	6f 90       	pop	r6
    12bc:	5f 90       	pop	r5
    12be:	4f 90       	pop	r4
    12c0:	3f 90       	pop	r3
    12c2:	2f 90       	pop	r2
    12c4:	08 95       	ret

000012c6 <_ZN8RCSwitch15handleInterruptEv>:

void RECEIVE_ATTR RCSwitch::handleInterrupt() {
    12c6:	cf 92       	push	r12
    12c8:	df 92       	push	r13
    12ca:	ef 92       	push	r14
    12cc:	ff 92       	push	r15
    12ce:	0f 93       	push	r16
    12d0:	1f 93       	push	r17
    12d2:	cf 93       	push	r28
    12d4:	df 93       	push	r29

  static unsigned int changeCount = 0;
  static unsigned long lastTime = 0;
  static unsigned int repeatCount = 0;

  const long time = micros();
    12d6:	0e 94 91 0c 	call	0x1922	; 0x1922 <micros>
    12da:	6b 01       	movw	r12, r22
    12dc:	7c 01       	movw	r14, r24
  const unsigned int duration = time - lastTime;
    12de:	80 91 d7 01 	lds	r24, 0x01D7	; 0x8001d7 <_ZZN8RCSwitch15handleInterruptEvE8lastTime>
    12e2:	90 91 d8 01 	lds	r25, 0x01D8	; 0x8001d8 <_ZZN8RCSwitch15handleInterruptEvE8lastTime+0x1>
    12e6:	86 01       	movw	r16, r12
    12e8:	08 1b       	sub	r16, r24
    12ea:	19 0b       	sbc	r17, r25

  if (duration > RCSwitch::nSeparationLimit) {
    12ec:	0d 3c       	cpi	r16, 0xCD	; 205
    12ee:	20 e1       	ldi	r18, 0x10	; 16
    12f0:	12 07       	cpc	r17, r18
    12f2:	90 f1       	brcs	.+100    	; 0x1358 <_ZN8RCSwitch15handleInterruptEv+0x92>
    // A long stretch without signal level change occurred. This could
    // be the gap between two transmission.
    if (diff(duration, RCSwitch::timings[0]) < 200) {
    12f4:	80 91 db 01 	lds	r24, 0x01DB	; 0x8001db <_ZN8RCSwitch7timingsE>
    12f8:	90 91 dc 01 	lds	r25, 0x01DC	; 0x8001dc <_ZN8RCSwitch7timingsE+0x1>
    12fc:	98 01       	movw	r18, r16
    12fe:	28 1b       	sub	r18, r24
    1300:	39 0b       	sbc	r19, r25
    1302:	c9 01       	movw	r24, r18
    1304:	37 ff       	sbrs	r19, 7
    1306:	03 c0       	rjmp	.+6      	; 0x130e <_ZN8RCSwitch15handleInterruptEv+0x48>
    1308:	91 95       	neg	r25
    130a:	81 95       	neg	r24
    130c:	91 09       	sbc	r25, r1
    130e:	88 3c       	cpi	r24, 0xC8	; 200
    1310:	91 05       	cpc	r25, r1
    1312:	f4 f4       	brge	.+60     	; 0x1350 <_ZN8RCSwitch15handleInterruptEv+0x8a>
      // This long signal is close in length to the long signal which
      // started the previously recorded timings; this suggests that
      // it may indeed by a a gap between two transmissions (we assume
      // here that a sender will send the signal multiple times,
      // with roughly the same gap between them).
      repeatCount++;
    1314:	80 91 d5 01 	lds	r24, 0x01D5	; 0x8001d5 <_ZZN8RCSwitch15handleInterruptEvE11repeatCount>
    1318:	90 91 d6 01 	lds	r25, 0x01D6	; 0x8001d6 <_ZZN8RCSwitch15handleInterruptEvE11repeatCount+0x1>
    131c:	01 96       	adiw	r24, 0x01	; 1
    131e:	90 93 d6 01 	sts	0x01D6, r25	; 0x8001d6 <_ZZN8RCSwitch15handleInterruptEvE11repeatCount+0x1>
    1322:	80 93 d5 01 	sts	0x01D5, r24	; 0x8001d5 <_ZZN8RCSwitch15handleInterruptEvE11repeatCount>
      if (repeatCount == 2) {
    1326:	02 97       	sbiw	r24, 0x02	; 2
    1328:	99 f4       	brne	.+38     	; 0x1350 <_ZN8RCSwitch15handleInterruptEv+0x8a>
    132a:	c1 e0       	ldi	r28, 0x01	; 1
    132c:	d0 e0       	ldi	r29, 0x00	; 0
        for(unsigned int i = 1; i <= numProto; i++) {
          if (receiveProtocol(i, changeCount)) {
    132e:	60 91 d3 01 	lds	r22, 0x01D3	; 0x8001d3 <_ZZN8RCSwitch15handleInterruptEvE11changeCount>
    1332:	70 91 d4 01 	lds	r23, 0x01D4	; 0x8001d4 <_ZZN8RCSwitch15handleInterruptEvE11changeCount+0x1>
    1336:	ce 01       	movw	r24, r28
    1338:	0e 94 77 08 	call	0x10ee	; 0x10ee <_ZN8RCSwitch15receiveProtocolEij>
    133c:	81 11       	cpse	r24, r1
    133e:	04 c0       	rjmp	.+8      	; 0x1348 <_ZN8RCSwitch15handleInterruptEv+0x82>
      // it may indeed by a a gap between two transmissions (we assume
      // here that a sender will send the signal multiple times,
      // with roughly the same gap between them).
      repeatCount++;
      if (repeatCount == 2) {
        for(unsigned int i = 1; i <= numProto; i++) {
    1340:	21 96       	adiw	r28, 0x01	; 1
    1342:	c7 30       	cpi	r28, 0x07	; 7
    1344:	d1 05       	cpc	r29, r1
    1346:	99 f7       	brne	.-26     	; 0x132e <_ZN8RCSwitch15handleInterruptEv+0x68>
          if (receiveProtocol(i, changeCount)) {
            // receive succeeded for protocol i
            break;
          }
        }
        repeatCount = 0;
    1348:	10 92 d6 01 	sts	0x01D6, r1	; 0x8001d6 <_ZZN8RCSwitch15handleInterruptEvE11repeatCount+0x1>
    134c:	10 92 d5 01 	sts	0x01D5, r1	; 0x8001d5 <_ZZN8RCSwitch15handleInterruptEvE11repeatCount>
      }
    }
    changeCount = 0;
    1350:	10 92 d4 01 	sts	0x01D4, r1	; 0x8001d4 <_ZZN8RCSwitch15handleInterruptEvE11changeCount+0x1>
    1354:	10 92 d3 01 	sts	0x01D3, r1	; 0x8001d3 <_ZZN8RCSwitch15handleInterruptEvE11changeCount>
  }
 
  // detect overflow
  if (changeCount >= RCSWITCH_MAX_CHANGES) {
    1358:	80 91 d3 01 	lds	r24, 0x01D3	; 0x8001d3 <_ZZN8RCSwitch15handleInterruptEvE11changeCount>
    135c:	90 91 d4 01 	lds	r25, 0x01D4	; 0x8001d4 <_ZZN8RCSwitch15handleInterruptEvE11changeCount+0x1>
    1360:	83 34       	cpi	r24, 0x43	; 67
    1362:	91 05       	cpc	r25, r1
    1364:	40 f0       	brcs	.+16     	; 0x1376 <_ZN8RCSwitch15handleInterruptEv+0xb0>
    changeCount = 0;
    1366:	10 92 d4 01 	sts	0x01D4, r1	; 0x8001d4 <_ZZN8RCSwitch15handleInterruptEvE11changeCount+0x1>
    136a:	10 92 d3 01 	sts	0x01D3, r1	; 0x8001d3 <_ZZN8RCSwitch15handleInterruptEvE11changeCount>
    repeatCount = 0;
    136e:	10 92 d6 01 	sts	0x01D6, r1	; 0x8001d6 <_ZZN8RCSwitch15handleInterruptEvE11repeatCount+0x1>
    1372:	10 92 d5 01 	sts	0x01D5, r1	; 0x8001d5 <_ZZN8RCSwitch15handleInterruptEvE11repeatCount>
  }

  RCSwitch::timings[changeCount++] = duration;
    1376:	80 91 d3 01 	lds	r24, 0x01D3	; 0x8001d3 <_ZZN8RCSwitch15handleInterruptEvE11changeCount>
    137a:	90 91 d4 01 	lds	r25, 0x01D4	; 0x8001d4 <_ZZN8RCSwitch15handleInterruptEvE11changeCount+0x1>
    137e:	9c 01       	movw	r18, r24
    1380:	2f 5f       	subi	r18, 0xFF	; 255
    1382:	3f 4f       	sbci	r19, 0xFF	; 255
    1384:	30 93 d4 01 	sts	0x01D4, r19	; 0x8001d4 <_ZZN8RCSwitch15handleInterruptEvE11changeCount+0x1>
    1388:	20 93 d3 01 	sts	0x01D3, r18	; 0x8001d3 <_ZZN8RCSwitch15handleInterruptEvE11changeCount>
    138c:	88 0f       	add	r24, r24
    138e:	99 1f       	adc	r25, r25
    1390:	fc 01       	movw	r30, r24
    1392:	e5 52       	subi	r30, 0x25	; 37
    1394:	fe 4f       	sbci	r31, 0xFE	; 254
    1396:	11 83       	std	Z+1, r17	; 0x01
    1398:	00 83       	st	Z, r16
  lastTime = time;  
    139a:	c0 92 d7 01 	sts	0x01D7, r12	; 0x8001d7 <_ZZN8RCSwitch15handleInterruptEvE8lastTime>
    139e:	d0 92 d8 01 	sts	0x01D8, r13	; 0x8001d8 <_ZZN8RCSwitch15handleInterruptEvE8lastTime+0x1>
    13a2:	e0 92 d9 01 	sts	0x01D9, r14	; 0x8001d9 <_ZZN8RCSwitch15handleInterruptEvE8lastTime+0x2>
    13a6:	f0 92 da 01 	sts	0x01DA, r15	; 0x8001da <_ZZN8RCSwitch15handleInterruptEvE8lastTime+0x3>
}
    13aa:	df 91       	pop	r29
    13ac:	cf 91       	pop	r28
    13ae:	1f 91       	pop	r17
    13b0:	0f 91       	pop	r16
    13b2:	ff 90       	pop	r15
    13b4:	ef 90       	pop	r14
    13b6:	df 90       	pop	r13
    13b8:	cf 90       	pop	r12
    13ba:	08 95       	ret

000013bc <__subsf3>:
    13bc:	50 58       	subi	r21, 0x80	; 128

000013be <__addsf3>:
    13be:	bb 27       	eor	r27, r27
    13c0:	aa 27       	eor	r26, r26
    13c2:	0e 94 f6 09 	call	0x13ec	; 0x13ec <__addsf3x>
    13c6:	0c 94 f9 0a 	jmp	0x15f2	; 0x15f2 <__fp_round>
    13ca:	0e 94 eb 0a 	call	0x15d6	; 0x15d6 <__fp_pscA>
    13ce:	38 f0       	brcs	.+14     	; 0x13de <__addsf3+0x20>
    13d0:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <__fp_pscB>
    13d4:	20 f0       	brcs	.+8      	; 0x13de <__addsf3+0x20>
    13d6:	39 f4       	brne	.+14     	; 0x13e6 <__addsf3+0x28>
    13d8:	9f 3f       	cpi	r25, 0xFF	; 255
    13da:	19 f4       	brne	.+6      	; 0x13e2 <__addsf3+0x24>
    13dc:	26 f4       	brtc	.+8      	; 0x13e6 <__addsf3+0x28>
    13de:	0c 94 e8 0a 	jmp	0x15d0	; 0x15d0 <__fp_nan>
    13e2:	0e f4       	brtc	.+2      	; 0x13e6 <__addsf3+0x28>
    13e4:	e0 95       	com	r30
    13e6:	e7 fb       	bst	r30, 7
    13e8:	0c 94 e2 0a 	jmp	0x15c4	; 0x15c4 <__fp_inf>

000013ec <__addsf3x>:
    13ec:	e9 2f       	mov	r30, r25
    13ee:	0e 94 0a 0b 	call	0x1614	; 0x1614 <__fp_split3>
    13f2:	58 f3       	brcs	.-42     	; 0x13ca <__addsf3+0xc>
    13f4:	ba 17       	cp	r27, r26
    13f6:	62 07       	cpc	r22, r18
    13f8:	73 07       	cpc	r23, r19
    13fa:	84 07       	cpc	r24, r20
    13fc:	95 07       	cpc	r25, r21
    13fe:	20 f0       	brcs	.+8      	; 0x1408 <__addsf3x+0x1c>
    1400:	79 f4       	brne	.+30     	; 0x1420 <__addsf3x+0x34>
    1402:	a6 f5       	brtc	.+104    	; 0x146c <__addsf3x+0x80>
    1404:	0c 94 2c 0b 	jmp	0x1658	; 0x1658 <__fp_zero>
    1408:	0e f4       	brtc	.+2      	; 0x140c <__addsf3x+0x20>
    140a:	e0 95       	com	r30
    140c:	0b 2e       	mov	r0, r27
    140e:	ba 2f       	mov	r27, r26
    1410:	a0 2d       	mov	r26, r0
    1412:	0b 01       	movw	r0, r22
    1414:	b9 01       	movw	r22, r18
    1416:	90 01       	movw	r18, r0
    1418:	0c 01       	movw	r0, r24
    141a:	ca 01       	movw	r24, r20
    141c:	a0 01       	movw	r20, r0
    141e:	11 24       	eor	r1, r1
    1420:	ff 27       	eor	r31, r31
    1422:	59 1b       	sub	r21, r25
    1424:	99 f0       	breq	.+38     	; 0x144c <__addsf3x+0x60>
    1426:	59 3f       	cpi	r21, 0xF9	; 249
    1428:	50 f4       	brcc	.+20     	; 0x143e <__addsf3x+0x52>
    142a:	50 3e       	cpi	r21, 0xE0	; 224
    142c:	68 f1       	brcs	.+90     	; 0x1488 <__addsf3x+0x9c>
    142e:	1a 16       	cp	r1, r26
    1430:	f0 40       	sbci	r31, 0x00	; 0
    1432:	a2 2f       	mov	r26, r18
    1434:	23 2f       	mov	r18, r19
    1436:	34 2f       	mov	r19, r20
    1438:	44 27       	eor	r20, r20
    143a:	58 5f       	subi	r21, 0xF8	; 248
    143c:	f3 cf       	rjmp	.-26     	; 0x1424 <__addsf3x+0x38>
    143e:	46 95       	lsr	r20
    1440:	37 95       	ror	r19
    1442:	27 95       	ror	r18
    1444:	a7 95       	ror	r26
    1446:	f0 40       	sbci	r31, 0x00	; 0
    1448:	53 95       	inc	r21
    144a:	c9 f7       	brne	.-14     	; 0x143e <__addsf3x+0x52>
    144c:	7e f4       	brtc	.+30     	; 0x146c <__addsf3x+0x80>
    144e:	1f 16       	cp	r1, r31
    1450:	ba 0b       	sbc	r27, r26
    1452:	62 0b       	sbc	r22, r18
    1454:	73 0b       	sbc	r23, r19
    1456:	84 0b       	sbc	r24, r20
    1458:	ba f0       	brmi	.+46     	; 0x1488 <__addsf3x+0x9c>
    145a:	91 50       	subi	r25, 0x01	; 1
    145c:	a1 f0       	breq	.+40     	; 0x1486 <__addsf3x+0x9a>
    145e:	ff 0f       	add	r31, r31
    1460:	bb 1f       	adc	r27, r27
    1462:	66 1f       	adc	r22, r22
    1464:	77 1f       	adc	r23, r23
    1466:	88 1f       	adc	r24, r24
    1468:	c2 f7       	brpl	.-16     	; 0x145a <__addsf3x+0x6e>
    146a:	0e c0       	rjmp	.+28     	; 0x1488 <__addsf3x+0x9c>
    146c:	ba 0f       	add	r27, r26
    146e:	62 1f       	adc	r22, r18
    1470:	73 1f       	adc	r23, r19
    1472:	84 1f       	adc	r24, r20
    1474:	48 f4       	brcc	.+18     	; 0x1488 <__addsf3x+0x9c>
    1476:	87 95       	ror	r24
    1478:	77 95       	ror	r23
    147a:	67 95       	ror	r22
    147c:	b7 95       	ror	r27
    147e:	f7 95       	ror	r31
    1480:	9e 3f       	cpi	r25, 0xFE	; 254
    1482:	08 f0       	brcs	.+2      	; 0x1486 <__addsf3x+0x9a>
    1484:	b0 cf       	rjmp	.-160    	; 0x13e6 <__addsf3+0x28>
    1486:	93 95       	inc	r25
    1488:	88 0f       	add	r24, r24
    148a:	08 f0       	brcs	.+2      	; 0x148e <__addsf3x+0xa2>
    148c:	99 27       	eor	r25, r25
    148e:	ee 0f       	add	r30, r30
    1490:	97 95       	ror	r25
    1492:	87 95       	ror	r24
    1494:	08 95       	ret

00001496 <__fixsfsi>:
    1496:	0e 94 52 0a 	call	0x14a4	; 0x14a4 <__fixunssfsi>
    149a:	68 94       	set
    149c:	b1 11       	cpse	r27, r1
    149e:	0c 94 2d 0b 	jmp	0x165a	; 0x165a <__fp_szero>
    14a2:	08 95       	ret

000014a4 <__fixunssfsi>:
    14a4:	0e 94 12 0b 	call	0x1624	; 0x1624 <__fp_splitA>
    14a8:	88 f0       	brcs	.+34     	; 0x14cc <__fixunssfsi+0x28>
    14aa:	9f 57       	subi	r25, 0x7F	; 127
    14ac:	98 f0       	brcs	.+38     	; 0x14d4 <__fixunssfsi+0x30>
    14ae:	b9 2f       	mov	r27, r25
    14b0:	99 27       	eor	r25, r25
    14b2:	b7 51       	subi	r27, 0x17	; 23
    14b4:	b0 f0       	brcs	.+44     	; 0x14e2 <__fixunssfsi+0x3e>
    14b6:	e1 f0       	breq	.+56     	; 0x14f0 <__fixunssfsi+0x4c>
    14b8:	66 0f       	add	r22, r22
    14ba:	77 1f       	adc	r23, r23
    14bc:	88 1f       	adc	r24, r24
    14be:	99 1f       	adc	r25, r25
    14c0:	1a f0       	brmi	.+6      	; 0x14c8 <__fixunssfsi+0x24>
    14c2:	ba 95       	dec	r27
    14c4:	c9 f7       	brne	.-14     	; 0x14b8 <__fixunssfsi+0x14>
    14c6:	14 c0       	rjmp	.+40     	; 0x14f0 <__fixunssfsi+0x4c>
    14c8:	b1 30       	cpi	r27, 0x01	; 1
    14ca:	91 f0       	breq	.+36     	; 0x14f0 <__fixunssfsi+0x4c>
    14cc:	0e 94 2c 0b 	call	0x1658	; 0x1658 <__fp_zero>
    14d0:	b1 e0       	ldi	r27, 0x01	; 1
    14d2:	08 95       	ret
    14d4:	0c 94 2c 0b 	jmp	0x1658	; 0x1658 <__fp_zero>
    14d8:	67 2f       	mov	r22, r23
    14da:	78 2f       	mov	r23, r24
    14dc:	88 27       	eor	r24, r24
    14de:	b8 5f       	subi	r27, 0xF8	; 248
    14e0:	39 f0       	breq	.+14     	; 0x14f0 <__fixunssfsi+0x4c>
    14e2:	b9 3f       	cpi	r27, 0xF9	; 249
    14e4:	cc f3       	brlt	.-14     	; 0x14d8 <__fixunssfsi+0x34>
    14e6:	86 95       	lsr	r24
    14e8:	77 95       	ror	r23
    14ea:	67 95       	ror	r22
    14ec:	b3 95       	inc	r27
    14ee:	d9 f7       	brne	.-10     	; 0x14e6 <__fixunssfsi+0x42>
    14f0:	3e f4       	brtc	.+14     	; 0x1500 <__fixunssfsi+0x5c>
    14f2:	90 95       	com	r25
    14f4:	80 95       	com	r24
    14f6:	70 95       	com	r23
    14f8:	61 95       	neg	r22
    14fa:	7f 4f       	sbci	r23, 0xFF	; 255
    14fc:	8f 4f       	sbci	r24, 0xFF	; 255
    14fe:	9f 4f       	sbci	r25, 0xFF	; 255
    1500:	08 95       	ret

00001502 <__floatunsisf>:
    1502:	e8 94       	clt
    1504:	09 c0       	rjmp	.+18     	; 0x1518 <__floatsisf+0x12>

00001506 <__floatsisf>:
    1506:	97 fb       	bst	r25, 7
    1508:	3e f4       	brtc	.+14     	; 0x1518 <__floatsisf+0x12>
    150a:	90 95       	com	r25
    150c:	80 95       	com	r24
    150e:	70 95       	com	r23
    1510:	61 95       	neg	r22
    1512:	7f 4f       	sbci	r23, 0xFF	; 255
    1514:	8f 4f       	sbci	r24, 0xFF	; 255
    1516:	9f 4f       	sbci	r25, 0xFF	; 255
    1518:	99 23       	and	r25, r25
    151a:	a9 f0       	breq	.+42     	; 0x1546 <__floatsisf+0x40>
    151c:	f9 2f       	mov	r31, r25
    151e:	96 e9       	ldi	r25, 0x96	; 150
    1520:	bb 27       	eor	r27, r27
    1522:	93 95       	inc	r25
    1524:	f6 95       	lsr	r31
    1526:	87 95       	ror	r24
    1528:	77 95       	ror	r23
    152a:	67 95       	ror	r22
    152c:	b7 95       	ror	r27
    152e:	f1 11       	cpse	r31, r1
    1530:	f8 cf       	rjmp	.-16     	; 0x1522 <__floatsisf+0x1c>
    1532:	fa f4       	brpl	.+62     	; 0x1572 <__floatsisf+0x6c>
    1534:	bb 0f       	add	r27, r27
    1536:	11 f4       	brne	.+4      	; 0x153c <__floatsisf+0x36>
    1538:	60 ff       	sbrs	r22, 0
    153a:	1b c0       	rjmp	.+54     	; 0x1572 <__floatsisf+0x6c>
    153c:	6f 5f       	subi	r22, 0xFF	; 255
    153e:	7f 4f       	sbci	r23, 0xFF	; 255
    1540:	8f 4f       	sbci	r24, 0xFF	; 255
    1542:	9f 4f       	sbci	r25, 0xFF	; 255
    1544:	16 c0       	rjmp	.+44     	; 0x1572 <__floatsisf+0x6c>
    1546:	88 23       	and	r24, r24
    1548:	11 f0       	breq	.+4      	; 0x154e <__floatsisf+0x48>
    154a:	96 e9       	ldi	r25, 0x96	; 150
    154c:	11 c0       	rjmp	.+34     	; 0x1570 <__floatsisf+0x6a>
    154e:	77 23       	and	r23, r23
    1550:	21 f0       	breq	.+8      	; 0x155a <__floatsisf+0x54>
    1552:	9e e8       	ldi	r25, 0x8E	; 142
    1554:	87 2f       	mov	r24, r23
    1556:	76 2f       	mov	r23, r22
    1558:	05 c0       	rjmp	.+10     	; 0x1564 <__floatsisf+0x5e>
    155a:	66 23       	and	r22, r22
    155c:	71 f0       	breq	.+28     	; 0x157a <__floatsisf+0x74>
    155e:	96 e8       	ldi	r25, 0x86	; 134
    1560:	86 2f       	mov	r24, r22
    1562:	70 e0       	ldi	r23, 0x00	; 0
    1564:	60 e0       	ldi	r22, 0x00	; 0
    1566:	2a f0       	brmi	.+10     	; 0x1572 <__floatsisf+0x6c>
    1568:	9a 95       	dec	r25
    156a:	66 0f       	add	r22, r22
    156c:	77 1f       	adc	r23, r23
    156e:	88 1f       	adc	r24, r24
    1570:	da f7       	brpl	.-10     	; 0x1568 <__floatsisf+0x62>
    1572:	88 0f       	add	r24, r24
    1574:	96 95       	lsr	r25
    1576:	87 95       	ror	r24
    1578:	97 f9       	bld	r25, 7
    157a:	08 95       	ret

0000157c <__fp_cmp>:
    157c:	99 0f       	add	r25, r25
    157e:	00 08       	sbc	r0, r0
    1580:	55 0f       	add	r21, r21
    1582:	aa 0b       	sbc	r26, r26
    1584:	e0 e8       	ldi	r30, 0x80	; 128
    1586:	fe ef       	ldi	r31, 0xFE	; 254
    1588:	16 16       	cp	r1, r22
    158a:	17 06       	cpc	r1, r23
    158c:	e8 07       	cpc	r30, r24
    158e:	f9 07       	cpc	r31, r25
    1590:	c0 f0       	brcs	.+48     	; 0x15c2 <__fp_cmp+0x46>
    1592:	12 16       	cp	r1, r18
    1594:	13 06       	cpc	r1, r19
    1596:	e4 07       	cpc	r30, r20
    1598:	f5 07       	cpc	r31, r21
    159a:	98 f0       	brcs	.+38     	; 0x15c2 <__fp_cmp+0x46>
    159c:	62 1b       	sub	r22, r18
    159e:	73 0b       	sbc	r23, r19
    15a0:	84 0b       	sbc	r24, r20
    15a2:	95 0b       	sbc	r25, r21
    15a4:	39 f4       	brne	.+14     	; 0x15b4 <__fp_cmp+0x38>
    15a6:	0a 26       	eor	r0, r26
    15a8:	61 f0       	breq	.+24     	; 0x15c2 <__fp_cmp+0x46>
    15aa:	23 2b       	or	r18, r19
    15ac:	24 2b       	or	r18, r20
    15ae:	25 2b       	or	r18, r21
    15b0:	21 f4       	brne	.+8      	; 0x15ba <__fp_cmp+0x3e>
    15b2:	08 95       	ret
    15b4:	0a 26       	eor	r0, r26
    15b6:	09 f4       	brne	.+2      	; 0x15ba <__fp_cmp+0x3e>
    15b8:	a1 40       	sbci	r26, 0x01	; 1
    15ba:	a6 95       	lsr	r26
    15bc:	8f ef       	ldi	r24, 0xFF	; 255
    15be:	81 1d       	adc	r24, r1
    15c0:	81 1d       	adc	r24, r1
    15c2:	08 95       	ret

000015c4 <__fp_inf>:
    15c4:	97 f9       	bld	r25, 7
    15c6:	9f 67       	ori	r25, 0x7F	; 127
    15c8:	80 e8       	ldi	r24, 0x80	; 128
    15ca:	70 e0       	ldi	r23, 0x00	; 0
    15cc:	60 e0       	ldi	r22, 0x00	; 0
    15ce:	08 95       	ret

000015d0 <__fp_nan>:
    15d0:	9f ef       	ldi	r25, 0xFF	; 255
    15d2:	80 ec       	ldi	r24, 0xC0	; 192
    15d4:	08 95       	ret

000015d6 <__fp_pscA>:
    15d6:	00 24       	eor	r0, r0
    15d8:	0a 94       	dec	r0
    15da:	16 16       	cp	r1, r22
    15dc:	17 06       	cpc	r1, r23
    15de:	18 06       	cpc	r1, r24
    15e0:	09 06       	cpc	r0, r25
    15e2:	08 95       	ret

000015e4 <__fp_pscB>:
    15e4:	00 24       	eor	r0, r0
    15e6:	0a 94       	dec	r0
    15e8:	12 16       	cp	r1, r18
    15ea:	13 06       	cpc	r1, r19
    15ec:	14 06       	cpc	r1, r20
    15ee:	05 06       	cpc	r0, r21
    15f0:	08 95       	ret

000015f2 <__fp_round>:
    15f2:	09 2e       	mov	r0, r25
    15f4:	03 94       	inc	r0
    15f6:	00 0c       	add	r0, r0
    15f8:	11 f4       	brne	.+4      	; 0x15fe <__fp_round+0xc>
    15fa:	88 23       	and	r24, r24
    15fc:	52 f0       	brmi	.+20     	; 0x1612 <__fp_round+0x20>
    15fe:	bb 0f       	add	r27, r27
    1600:	40 f4       	brcc	.+16     	; 0x1612 <__fp_round+0x20>
    1602:	bf 2b       	or	r27, r31
    1604:	11 f4       	brne	.+4      	; 0x160a <__fp_round+0x18>
    1606:	60 ff       	sbrs	r22, 0
    1608:	04 c0       	rjmp	.+8      	; 0x1612 <__fp_round+0x20>
    160a:	6f 5f       	subi	r22, 0xFF	; 255
    160c:	7f 4f       	sbci	r23, 0xFF	; 255
    160e:	8f 4f       	sbci	r24, 0xFF	; 255
    1610:	9f 4f       	sbci	r25, 0xFF	; 255
    1612:	08 95       	ret

00001614 <__fp_split3>:
    1614:	57 fd       	sbrc	r21, 7
    1616:	90 58       	subi	r25, 0x80	; 128
    1618:	44 0f       	add	r20, r20
    161a:	55 1f       	adc	r21, r21
    161c:	59 f0       	breq	.+22     	; 0x1634 <__fp_splitA+0x10>
    161e:	5f 3f       	cpi	r21, 0xFF	; 255
    1620:	71 f0       	breq	.+28     	; 0x163e <__fp_splitA+0x1a>
    1622:	47 95       	ror	r20

00001624 <__fp_splitA>:
    1624:	88 0f       	add	r24, r24
    1626:	97 fb       	bst	r25, 7
    1628:	99 1f       	adc	r25, r25
    162a:	61 f0       	breq	.+24     	; 0x1644 <__fp_splitA+0x20>
    162c:	9f 3f       	cpi	r25, 0xFF	; 255
    162e:	79 f0       	breq	.+30     	; 0x164e <__fp_splitA+0x2a>
    1630:	87 95       	ror	r24
    1632:	08 95       	ret
    1634:	12 16       	cp	r1, r18
    1636:	13 06       	cpc	r1, r19
    1638:	14 06       	cpc	r1, r20
    163a:	55 1f       	adc	r21, r21
    163c:	f2 cf       	rjmp	.-28     	; 0x1622 <__fp_split3+0xe>
    163e:	46 95       	lsr	r20
    1640:	f1 df       	rcall	.-30     	; 0x1624 <__fp_splitA>
    1642:	08 c0       	rjmp	.+16     	; 0x1654 <__fp_splitA+0x30>
    1644:	16 16       	cp	r1, r22
    1646:	17 06       	cpc	r1, r23
    1648:	18 06       	cpc	r1, r24
    164a:	99 1f       	adc	r25, r25
    164c:	f1 cf       	rjmp	.-30     	; 0x1630 <__fp_splitA+0xc>
    164e:	86 95       	lsr	r24
    1650:	71 05       	cpc	r23, r1
    1652:	61 05       	cpc	r22, r1
    1654:	08 94       	sec
    1656:	08 95       	ret

00001658 <__fp_zero>:
    1658:	e8 94       	clt

0000165a <__fp_szero>:
    165a:	bb 27       	eor	r27, r27
    165c:	66 27       	eor	r22, r22
    165e:	77 27       	eor	r23, r23
    1660:	cb 01       	movw	r24, r22
    1662:	97 f9       	bld	r25, 7
    1664:	08 95       	ret

00001666 <__gesf2>:
    1666:	0e 94 be 0a 	call	0x157c	; 0x157c <__fp_cmp>
    166a:	08 f4       	brcc	.+2      	; 0x166e <__gesf2+0x8>
    166c:	8f ef       	ldi	r24, 0xFF	; 255
    166e:	08 95       	ret

00001670 <__mulsf3>:
    1670:	0e 94 4b 0b 	call	0x1696	; 0x1696 <__mulsf3x>
    1674:	0c 94 f9 0a 	jmp	0x15f2	; 0x15f2 <__fp_round>
    1678:	0e 94 eb 0a 	call	0x15d6	; 0x15d6 <__fp_pscA>
    167c:	38 f0       	brcs	.+14     	; 0x168c <__mulsf3+0x1c>
    167e:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <__fp_pscB>
    1682:	20 f0       	brcs	.+8      	; 0x168c <__mulsf3+0x1c>
    1684:	95 23       	and	r25, r21
    1686:	11 f0       	breq	.+4      	; 0x168c <__mulsf3+0x1c>
    1688:	0c 94 e2 0a 	jmp	0x15c4	; 0x15c4 <__fp_inf>
    168c:	0c 94 e8 0a 	jmp	0x15d0	; 0x15d0 <__fp_nan>
    1690:	11 24       	eor	r1, r1
    1692:	0c 94 2d 0b 	jmp	0x165a	; 0x165a <__fp_szero>

00001696 <__mulsf3x>:
    1696:	0e 94 0a 0b 	call	0x1614	; 0x1614 <__fp_split3>
    169a:	70 f3       	brcs	.-36     	; 0x1678 <__mulsf3+0x8>

0000169c <__mulsf3_pse>:
    169c:	95 9f       	mul	r25, r21
    169e:	c1 f3       	breq	.-16     	; 0x1690 <__mulsf3+0x20>
    16a0:	95 0f       	add	r25, r21
    16a2:	50 e0       	ldi	r21, 0x00	; 0
    16a4:	55 1f       	adc	r21, r21
    16a6:	62 9f       	mul	r22, r18
    16a8:	f0 01       	movw	r30, r0
    16aa:	72 9f       	mul	r23, r18
    16ac:	bb 27       	eor	r27, r27
    16ae:	f0 0d       	add	r31, r0
    16b0:	b1 1d       	adc	r27, r1
    16b2:	63 9f       	mul	r22, r19
    16b4:	aa 27       	eor	r26, r26
    16b6:	f0 0d       	add	r31, r0
    16b8:	b1 1d       	adc	r27, r1
    16ba:	aa 1f       	adc	r26, r26
    16bc:	64 9f       	mul	r22, r20
    16be:	66 27       	eor	r22, r22
    16c0:	b0 0d       	add	r27, r0
    16c2:	a1 1d       	adc	r26, r1
    16c4:	66 1f       	adc	r22, r22
    16c6:	82 9f       	mul	r24, r18
    16c8:	22 27       	eor	r18, r18
    16ca:	b0 0d       	add	r27, r0
    16cc:	a1 1d       	adc	r26, r1
    16ce:	62 1f       	adc	r22, r18
    16d0:	73 9f       	mul	r23, r19
    16d2:	b0 0d       	add	r27, r0
    16d4:	a1 1d       	adc	r26, r1
    16d6:	62 1f       	adc	r22, r18
    16d8:	83 9f       	mul	r24, r19
    16da:	a0 0d       	add	r26, r0
    16dc:	61 1d       	adc	r22, r1
    16de:	22 1f       	adc	r18, r18
    16e0:	74 9f       	mul	r23, r20
    16e2:	33 27       	eor	r19, r19
    16e4:	a0 0d       	add	r26, r0
    16e6:	61 1d       	adc	r22, r1
    16e8:	23 1f       	adc	r18, r19
    16ea:	84 9f       	mul	r24, r20
    16ec:	60 0d       	add	r22, r0
    16ee:	21 1d       	adc	r18, r1
    16f0:	82 2f       	mov	r24, r18
    16f2:	76 2f       	mov	r23, r22
    16f4:	6a 2f       	mov	r22, r26
    16f6:	11 24       	eor	r1, r1
    16f8:	9f 57       	subi	r25, 0x7F	; 127
    16fa:	50 40       	sbci	r21, 0x00	; 0
    16fc:	9a f0       	brmi	.+38     	; 0x1724 <__mulsf3_pse+0x88>
    16fe:	f1 f0       	breq	.+60     	; 0x173c <__mulsf3_pse+0xa0>
    1700:	88 23       	and	r24, r24
    1702:	4a f0       	brmi	.+18     	; 0x1716 <__mulsf3_pse+0x7a>
    1704:	ee 0f       	add	r30, r30
    1706:	ff 1f       	adc	r31, r31
    1708:	bb 1f       	adc	r27, r27
    170a:	66 1f       	adc	r22, r22
    170c:	77 1f       	adc	r23, r23
    170e:	88 1f       	adc	r24, r24
    1710:	91 50       	subi	r25, 0x01	; 1
    1712:	50 40       	sbci	r21, 0x00	; 0
    1714:	a9 f7       	brne	.-22     	; 0x1700 <__mulsf3_pse+0x64>
    1716:	9e 3f       	cpi	r25, 0xFE	; 254
    1718:	51 05       	cpc	r21, r1
    171a:	80 f0       	brcs	.+32     	; 0x173c <__mulsf3_pse+0xa0>
    171c:	0c 94 e2 0a 	jmp	0x15c4	; 0x15c4 <__fp_inf>
    1720:	0c 94 2d 0b 	jmp	0x165a	; 0x165a <__fp_szero>
    1724:	5f 3f       	cpi	r21, 0xFF	; 255
    1726:	e4 f3       	brlt	.-8      	; 0x1720 <__mulsf3_pse+0x84>
    1728:	98 3e       	cpi	r25, 0xE8	; 232
    172a:	d4 f3       	brlt	.-12     	; 0x1720 <__mulsf3_pse+0x84>
    172c:	86 95       	lsr	r24
    172e:	77 95       	ror	r23
    1730:	67 95       	ror	r22
    1732:	b7 95       	ror	r27
    1734:	f7 95       	ror	r31
    1736:	e7 95       	ror	r30
    1738:	9f 5f       	subi	r25, 0xFF	; 255
    173a:	c1 f7       	brne	.-16     	; 0x172c <__mulsf3_pse+0x90>
    173c:	fe 2b       	or	r31, r30
    173e:	88 0f       	add	r24, r24
    1740:	91 1d       	adc	r25, r1
    1742:	96 95       	lsr	r25
    1744:	87 95       	ror	r24
    1746:	97 f9       	bld	r25, 7
    1748:	08 95       	ret

0000174a <__unordsf2>:
    174a:	0e 94 be 0a 	call	0x157c	; 0x157c <__fp_cmp>
    174e:	88 0b       	sbc	r24, r24
    1750:	99 0b       	sbc	r25, r25
    1752:	08 95       	ret

00001754 <initVariant>:
    1754:	08 95       	ret

00001756 <main>:
void setupUSB() __attribute__((weak));
void setupUSB() { }

int main(void)
{
	init();
    1756:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <init>

	initVariant();
    175a:	0e 94 aa 0b 	call	0x1754	; 0x1754 <initVariant>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
    175e:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
    1762:	c0 e0       	ldi	r28, 0x00	; 0
    1764:	d0 e0       	ldi	r29, 0x00	; 0
#endif
	
	setup();
    
	for (;;) {
		loop();
    1766:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <loop>
		if (serialEventRun) serialEventRun();
    176a:	20 97       	sbiw	r28, 0x00	; 0
    176c:	e1 f3       	breq	.-8      	; 0x1766 <main+0x10>
    176e:	0e 94 00 00 	call	0	; 0x0 <__vectors>
    1772:	f9 cf       	rjmp	.-14     	; 0x1766 <main+0x10>

00001774 <nothing>:
#include <avr/pgmspace.h>
#include <stdio.h>

#include "wiring_private.h"

static void nothing(void) {
    1774:	08 95       	ret

00001776 <attachInterrupt>:
#endif
};
// volatile static voidFuncPtr twiIntFunc;

void attachInterrupt(uint8_t interruptNum, void (*userFunc)(void), int mode) {
  if(interruptNum < EXTERNAL_NUM_INTERRUPTS) {
    1776:	82 30       	cpi	r24, 0x02	; 2
    1778:	e8 f4       	brcc	.+58     	; 0x17b4 <attachInterrupt+0x3e>
    intFunc[interruptNum] = userFunc;
    177a:	e8 2f       	mov	r30, r24
    177c:	f0 e0       	ldi	r31, 0x00	; 0
    177e:	ee 0f       	add	r30, r30
    1780:	ff 1f       	adc	r31, r31
    1782:	ee 5e       	subi	r30, 0xEE	; 238
    1784:	fe 4f       	sbci	r31, 0xFE	; 254
    1786:	71 83       	std	Z+1, r23	; 0x01
    1788:	60 83       	st	Z, r22
    // to the configuration bits in the hardware register, so we simply shift
    // the mode into place.
      
    // Enable the interrupt.
      
    switch (interruptNum) {
    178a:	81 30       	cpi	r24, 0x01	; 1
    178c:	41 f0       	breq	.+16     	; 0x179e <attachInterrupt+0x28>
      EIMSK |= (1 << INT7);
      break;
#else		
    case 0:
    #if defined(EICRA) && defined(ISC00) && defined(EIMSK)
      EICRA = (EICRA & ~((1 << ISC00) | (1 << ISC01))) | (mode << ISC00);
    178e:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
    1792:	8c 7f       	andi	r24, 0xFC	; 252
    1794:	48 2b       	or	r20, r24
    1796:	40 93 69 00 	sts	0x0069, r20	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
      EIMSK |= (1 << INT0);
    179a:	e8 9a       	sbi	0x1d, 0	; 29
      MCUCR = (MCUCR & ~((1 << ISC00) | (1 << ISC01))) | (mode << ISC00);
      GIMSK |= (1 << INT0);
    #else
      #error attachInterrupt not finished for this CPU (case 0)
    #endif
      break;
    179c:	08 95       	ret

    case 1:
    #if defined(EICRA) && defined(ISC10) && defined(ISC11) && defined(EIMSK)
      EICRA = (EICRA & ~((1 << ISC10) | (1 << ISC11))) | (mode << ISC10);
    179e:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
    17a2:	83 7f       	andi	r24, 0xF3	; 243
    17a4:	44 0f       	add	r20, r20
    17a6:	55 1f       	adc	r21, r21
    17a8:	44 0f       	add	r20, r20
    17aa:	55 1f       	adc	r21, r21
    17ac:	48 2b       	or	r20, r24
    17ae:	40 93 69 00 	sts	0x0069, r20	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
      EIMSK |= (1 << INT1);
    17b2:	e9 9a       	sbi	0x1d, 1	; 29
    17b4:	08 95       	ret

000017b6 <detachInterrupt>:
    }
  }
}

void detachInterrupt(uint8_t interruptNum) {
  if(interruptNum < EXTERNAL_NUM_INTERRUPTS) {
    17b6:	82 30       	cpi	r24, 0x02	; 2
    17b8:	78 f4       	brcc	.+30     	; 0x17d8 <detachInterrupt+0x22>
    // Disable the interrupt.  (We can't assume that interruptNum is equal
    // to the number of the EIMSK bit to clear, as this isn't true on the 
    // ATmega8.  There, INT0 is 6 and INT1 is 7.)
    switch (interruptNum) {
    17ba:	81 30       	cpi	r24, 0x01	; 1
    17bc:	11 f0       	breq	.+4      	; 0x17c2 <detachInterrupt+0xc>
      EIMSK &= ~(1 << INT7);
      break;
#else
    case 0:
    #if defined(EIMSK) && defined(INT0)
      EIMSK &= ~(1 << INT0);
    17be:	e8 98       	cbi	0x1d, 0	; 29
    #elif defined(GIMSK) && defined(INT0)
      GIMSK &= ~(1 << INT0);
    #else
      #error detachInterrupt not finished for this cpu
    #endif
      break;
    17c0:	01 c0       	rjmp	.+2      	; 0x17c4 <detachInterrupt+0xe>

    case 1:
    #if defined(EIMSK) && defined(INT1)
      EIMSK &= ~(1 << INT1);
    17c2:	e9 98       	cbi	0x1d, 1	; 29
    #endif
      break;       
#endif
    }
      
    intFunc[interruptNum] = nothing;
    17c4:	e8 2f       	mov	r30, r24
    17c6:	f0 e0       	ldi	r31, 0x00	; 0
    17c8:	ee 0f       	add	r30, r30
    17ca:	ff 1f       	adc	r31, r31
    17cc:	ee 5e       	subi	r30, 0xEE	; 238
    17ce:	fe 4f       	sbci	r31, 0xFE	; 254
    17d0:	8a eb       	ldi	r24, 0xBA	; 186
    17d2:	9b e0       	ldi	r25, 0x0B	; 11
    17d4:	91 83       	std	Z+1, r25	; 0x01
    17d6:	80 83       	st	Z, r24
    17d8:	08 95       	ret

000017da <__vector_1>:
IMPLEMENT_ISR(INT6_vect, EXTERNAL_INT_6)
IMPLEMENT_ISR(INT7_vect, EXTERNAL_INT_7)

#else

IMPLEMENT_ISR(INT0_vect, EXTERNAL_INT_0)
    17da:	1f 92       	push	r1
    17dc:	0f 92       	push	r0
    17de:	0f b6       	in	r0, 0x3f	; 63
    17e0:	0f 92       	push	r0
    17e2:	11 24       	eor	r1, r1
    17e4:	2f 93       	push	r18
    17e6:	3f 93       	push	r19
    17e8:	4f 93       	push	r20
    17ea:	5f 93       	push	r21
    17ec:	6f 93       	push	r22
    17ee:	7f 93       	push	r23
    17f0:	8f 93       	push	r24
    17f2:	9f 93       	push	r25
    17f4:	af 93       	push	r26
    17f6:	bf 93       	push	r27
    17f8:	ef 93       	push	r30
    17fa:	ff 93       	push	r31
    17fc:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <intFunc>
    1800:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <intFunc+0x1>
    1804:	09 95       	icall
    1806:	ff 91       	pop	r31
    1808:	ef 91       	pop	r30
    180a:	bf 91       	pop	r27
    180c:	af 91       	pop	r26
    180e:	9f 91       	pop	r25
    1810:	8f 91       	pop	r24
    1812:	7f 91       	pop	r23
    1814:	6f 91       	pop	r22
    1816:	5f 91       	pop	r21
    1818:	4f 91       	pop	r20
    181a:	3f 91       	pop	r19
    181c:	2f 91       	pop	r18
    181e:	0f 90       	pop	r0
    1820:	0f be       	out	0x3f, r0	; 63
    1822:	0f 90       	pop	r0
    1824:	1f 90       	pop	r1
    1826:	18 95       	reti

00001828 <__vector_2>:
IMPLEMENT_ISR(INT1_vect, EXTERNAL_INT_1)
    1828:	1f 92       	push	r1
    182a:	0f 92       	push	r0
    182c:	0f b6       	in	r0, 0x3f	; 63
    182e:	0f 92       	push	r0
    1830:	11 24       	eor	r1, r1
    1832:	2f 93       	push	r18
    1834:	3f 93       	push	r19
    1836:	4f 93       	push	r20
    1838:	5f 93       	push	r21
    183a:	6f 93       	push	r22
    183c:	7f 93       	push	r23
    183e:	8f 93       	push	r24
    1840:	9f 93       	push	r25
    1842:	af 93       	push	r26
    1844:	bf 93       	push	r27
    1846:	ef 93       	push	r30
    1848:	ff 93       	push	r31
    184a:	e0 91 14 01 	lds	r30, 0x0114	; 0x800114 <intFunc+0x2>
    184e:	f0 91 15 01 	lds	r31, 0x0115	; 0x800115 <intFunc+0x3>
    1852:	09 95       	icall
    1854:	ff 91       	pop	r31
    1856:	ef 91       	pop	r30
    1858:	bf 91       	pop	r27
    185a:	af 91       	pop	r26
    185c:	9f 91       	pop	r25
    185e:	8f 91       	pop	r24
    1860:	7f 91       	pop	r23
    1862:	6f 91       	pop	r22
    1864:	5f 91       	pop	r21
    1866:	4f 91       	pop	r20
    1868:	3f 91       	pop	r19
    186a:	2f 91       	pop	r18
    186c:	0f 90       	pop	r0
    186e:	0f be       	out	0x3f, r0	; 63
    1870:	0f 90       	pop	r0
    1872:	1f 90       	pop	r1
    1874:	18 95       	reti

00001876 <__vector_16>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
    1876:	1f 92       	push	r1
    1878:	0f 92       	push	r0
    187a:	0f b6       	in	r0, 0x3f	; 63
    187c:	0f 92       	push	r0
    187e:	11 24       	eor	r1, r1
    1880:	2f 93       	push	r18
    1882:	3f 93       	push	r19
    1884:	8f 93       	push	r24
    1886:	9f 93       	push	r25
    1888:	af 93       	push	r26
    188a:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
    188c:	80 91 6c 02 	lds	r24, 0x026C	; 0x80026c <timer0_millis>
    1890:	90 91 6d 02 	lds	r25, 0x026D	; 0x80026d <timer0_millis+0x1>
    1894:	a0 91 6e 02 	lds	r26, 0x026E	; 0x80026e <timer0_millis+0x2>
    1898:	b0 91 6f 02 	lds	r27, 0x026F	; 0x80026f <timer0_millis+0x3>
	unsigned char f = timer0_fract;
    189c:	30 91 6b 02 	lds	r19, 0x026B	; 0x80026b <timer0_fract>

	m += MILLIS_INC;
	f += FRACT_INC;
    18a0:	26 e0       	ldi	r18, 0x06	; 6
    18a2:	23 0f       	add	r18, r19
	if (f >= FRACT_MAX) {
    18a4:	2d 37       	cpi	r18, 0x7D	; 125
    18a6:	20 f4       	brcc	.+8      	; 0x18b0 <__vector_16+0x3a>
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
	unsigned char f = timer0_fract;

	m += MILLIS_INC;
    18a8:	02 96       	adiw	r24, 0x02	; 2
    18aa:	a1 1d       	adc	r26, r1
    18ac:	b1 1d       	adc	r27, r1
    18ae:	05 c0       	rjmp	.+10     	; 0x18ba <__vector_16+0x44>
	f += FRACT_INC;
	if (f >= FRACT_MAX) {
		f -= FRACT_MAX;
    18b0:	29 e8       	ldi	r18, 0x89	; 137
    18b2:	23 0f       	add	r18, r19
		m += 1;
    18b4:	03 96       	adiw	r24, 0x03	; 3
    18b6:	a1 1d       	adc	r26, r1
    18b8:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
    18ba:	20 93 6b 02 	sts	0x026B, r18	; 0x80026b <timer0_fract>
	timer0_millis = m;
    18be:	80 93 6c 02 	sts	0x026C, r24	; 0x80026c <timer0_millis>
    18c2:	90 93 6d 02 	sts	0x026D, r25	; 0x80026d <timer0_millis+0x1>
    18c6:	a0 93 6e 02 	sts	0x026E, r26	; 0x80026e <timer0_millis+0x2>
    18ca:	b0 93 6f 02 	sts	0x026F, r27	; 0x80026f <timer0_millis+0x3>
	timer0_overflow_count++;
    18ce:	80 91 70 02 	lds	r24, 0x0270	; 0x800270 <timer0_overflow_count>
    18d2:	90 91 71 02 	lds	r25, 0x0271	; 0x800271 <timer0_overflow_count+0x1>
    18d6:	a0 91 72 02 	lds	r26, 0x0272	; 0x800272 <timer0_overflow_count+0x2>
    18da:	b0 91 73 02 	lds	r27, 0x0273	; 0x800273 <timer0_overflow_count+0x3>
    18de:	01 96       	adiw	r24, 0x01	; 1
    18e0:	a1 1d       	adc	r26, r1
    18e2:	b1 1d       	adc	r27, r1
    18e4:	80 93 70 02 	sts	0x0270, r24	; 0x800270 <timer0_overflow_count>
    18e8:	90 93 71 02 	sts	0x0271, r25	; 0x800271 <timer0_overflow_count+0x1>
    18ec:	a0 93 72 02 	sts	0x0272, r26	; 0x800272 <timer0_overflow_count+0x2>
    18f0:	b0 93 73 02 	sts	0x0273, r27	; 0x800273 <timer0_overflow_count+0x3>
}
    18f4:	bf 91       	pop	r27
    18f6:	af 91       	pop	r26
    18f8:	9f 91       	pop	r25
    18fa:	8f 91       	pop	r24
    18fc:	3f 91       	pop	r19
    18fe:	2f 91       	pop	r18
    1900:	0f 90       	pop	r0
    1902:	0f be       	out	0x3f, r0	; 63
    1904:	0f 90       	pop	r0
    1906:	1f 90       	pop	r1
    1908:	18 95       	reti

0000190a <millis>:

unsigned long millis()
{
	unsigned long m;
	uint8_t oldSREG = SREG;
    190a:	2f b7       	in	r18, 0x3f	; 63

	// disable interrupts while we read timer0_millis or we might get an
	// inconsistent value (e.g. in the middle of a write to timer0_millis)
	cli();
    190c:	f8 94       	cli
	m = timer0_millis;
    190e:	60 91 6c 02 	lds	r22, 0x026C	; 0x80026c <timer0_millis>
    1912:	70 91 6d 02 	lds	r23, 0x026D	; 0x80026d <timer0_millis+0x1>
    1916:	80 91 6e 02 	lds	r24, 0x026E	; 0x80026e <timer0_millis+0x2>
    191a:	90 91 6f 02 	lds	r25, 0x026F	; 0x80026f <timer0_millis+0x3>
	SREG = oldSREG;
    191e:	2f bf       	out	0x3f, r18	; 63

	return m;
}
    1920:	08 95       	ret

00001922 <micros>:

unsigned long micros() {
	unsigned long m;
	uint8_t oldSREG = SREG, t;
    1922:	3f b7       	in	r19, 0x3f	; 63
	
	cli();
    1924:	f8 94       	cli
	m = timer0_overflow_count;
    1926:	80 91 70 02 	lds	r24, 0x0270	; 0x800270 <timer0_overflow_count>
    192a:	90 91 71 02 	lds	r25, 0x0271	; 0x800271 <timer0_overflow_count+0x1>
    192e:	a0 91 72 02 	lds	r26, 0x0272	; 0x800272 <timer0_overflow_count+0x2>
    1932:	b0 91 73 02 	lds	r27, 0x0273	; 0x800273 <timer0_overflow_count+0x3>
#if defined(TCNT0)
	t = TCNT0;
    1936:	26 b5       	in	r18, 0x26	; 38
#else
	#error TIMER 0 not defined
#endif

#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
    1938:	a8 9b       	sbis	0x15, 0	; 21
    193a:	05 c0       	rjmp	.+10     	; 0x1946 <micros+0x24>
    193c:	2f 3f       	cpi	r18, 0xFF	; 255
    193e:	19 f0       	breq	.+6      	; 0x1946 <micros+0x24>
		m++;
    1940:	01 96       	adiw	r24, 0x01	; 1
    1942:	a1 1d       	adc	r26, r1
    1944:	b1 1d       	adc	r27, r1
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
    1946:	3f bf       	out	0x3f, r19	; 63
	
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
    1948:	ba 2f       	mov	r27, r26
    194a:	a9 2f       	mov	r26, r25
    194c:	98 2f       	mov	r25, r24
    194e:	88 27       	eor	r24, r24
    1950:	82 0f       	add	r24, r18
    1952:	91 1d       	adc	r25, r1
    1954:	a1 1d       	adc	r26, r1
    1956:	b1 1d       	adc	r27, r1
    1958:	bc 01       	movw	r22, r24
    195a:	cd 01       	movw	r24, r26
    195c:	43 e0       	ldi	r20, 0x03	; 3
    195e:	66 0f       	add	r22, r22
    1960:	77 1f       	adc	r23, r23
    1962:	88 1f       	adc	r24, r24
    1964:	99 1f       	adc	r25, r25
    1966:	4a 95       	dec	r20
    1968:	d1 f7       	brne	.-12     	; 0x195e <micros+0x3c>
}
    196a:	08 95       	ret

0000196c <delay>:

void delay(unsigned long ms)
{
    196c:	8f 92       	push	r8
    196e:	9f 92       	push	r9
    1970:	af 92       	push	r10
    1972:	bf 92       	push	r11
    1974:	cf 92       	push	r12
    1976:	df 92       	push	r13
    1978:	ef 92       	push	r14
    197a:	ff 92       	push	r15
    197c:	6b 01       	movw	r12, r22
    197e:	7c 01       	movw	r14, r24
	uint32_t start = micros();
    1980:	0e 94 91 0c 	call	0x1922	; 0x1922 <micros>
    1984:	4b 01       	movw	r8, r22
    1986:	5c 01       	movw	r10, r24

	while (ms > 0) {
    1988:	c1 14       	cp	r12, r1
    198a:	d1 04       	cpc	r13, r1
    198c:	e1 04       	cpc	r14, r1
    198e:	f1 04       	cpc	r15, r1
    1990:	01 f1       	breq	.+64     	; 0x19d2 <delay+0x66>
		yield();
    1992:	0e 94 ba 0e 	call	0x1d74	; 0x1d74 <yield>
		while ( ms > 0 && (micros() - start) >= 1000) {
    1996:	0e 94 91 0c 	call	0x1922	; 0x1922 <micros>
    199a:	dc 01       	movw	r26, r24
    199c:	cb 01       	movw	r24, r22
    199e:	88 19       	sub	r24, r8
    19a0:	99 09       	sbc	r25, r9
    19a2:	aa 09       	sbc	r26, r10
    19a4:	bb 09       	sbc	r27, r11
    19a6:	88 3e       	cpi	r24, 0xE8	; 232
    19a8:	93 40       	sbci	r25, 0x03	; 3
    19aa:	a1 05       	cpc	r26, r1
    19ac:	b1 05       	cpc	r27, r1
    19ae:	60 f3       	brcs	.-40     	; 0x1988 <delay+0x1c>
			ms--;
    19b0:	21 e0       	ldi	r18, 0x01	; 1
    19b2:	c2 1a       	sub	r12, r18
    19b4:	d1 08       	sbc	r13, r1
    19b6:	e1 08       	sbc	r14, r1
    19b8:	f1 08       	sbc	r15, r1
			start += 1000;
    19ba:	88 ee       	ldi	r24, 0xE8	; 232
    19bc:	88 0e       	add	r8, r24
    19be:	83 e0       	ldi	r24, 0x03	; 3
    19c0:	98 1e       	adc	r9, r24
    19c2:	a1 1c       	adc	r10, r1
    19c4:	b1 1c       	adc	r11, r1
{
	uint32_t start = micros();

	while (ms > 0) {
		yield();
		while ( ms > 0 && (micros() - start) >= 1000) {
    19c6:	c1 14       	cp	r12, r1
    19c8:	d1 04       	cpc	r13, r1
    19ca:	e1 04       	cpc	r14, r1
    19cc:	f1 04       	cpc	r15, r1
    19ce:	19 f7       	brne	.-58     	; 0x1996 <delay+0x2a>
    19d0:	db cf       	rjmp	.-74     	; 0x1988 <delay+0x1c>
			ms--;
			start += 1000;
		}
	}
}
    19d2:	ff 90       	pop	r15
    19d4:	ef 90       	pop	r14
    19d6:	df 90       	pop	r13
    19d8:	cf 90       	pop	r12
    19da:	bf 90       	pop	r11
    19dc:	af 90       	pop	r10
    19de:	9f 90       	pop	r9
    19e0:	8f 90       	pop	r8
    19e2:	08 95       	ret

000019e4 <delayMicroseconds>:
#elif F_CPU >= 8000000L
	// for the 8 MHz internal clock

	// for a 1 and 2 microsecond delay, simply return.  the overhead
	// of the function call takes 14 (16) cycles, which is 2us
	if (us <= 2) return; //  = 3 cycles, (4 when true)
    19e4:	83 30       	cpi	r24, 0x03	; 3
    19e6:	91 05       	cpc	r25, r1
    19e8:	28 f0       	brcs	.+10     	; 0x19f4 <delayMicroseconds+0x10>

	// the following loop takes 1/2 of a microsecond (4 cycles)
	// per iteration, so execute it twice for each microsecond of
	// delay requested.
	us <<= 1; //x2 us, = 2 cycles
    19ea:	88 0f       	add	r24, r24
    19ec:	99 1f       	adc	r25, r25

	// account for the time taken in the preceeding commands.
	// we just burned 17 (19) cycles above, remove 4, (4*4=16)
	// us is at least 6 so we can substract 4
	us -= 4; // = 2 cycles
    19ee:	04 97       	sbiw	r24, 0x04	; 4
	

#endif

	// busy wait
	__asm__ __volatile__ (
    19f0:	01 97       	sbiw	r24, 0x01	; 1
    19f2:	f1 f7       	brne	.-4      	; 0x19f0 <delayMicroseconds+0xc>
    19f4:	08 95       	ret

000019f6 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    19f6:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    19f8:	84 b5       	in	r24, 0x24	; 36
    19fa:	82 60       	ori	r24, 0x02	; 2
    19fc:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    19fe:	84 b5       	in	r24, 0x24	; 36
    1a00:	81 60       	ori	r24, 0x01	; 1
    1a02:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    1a04:	85 b5       	in	r24, 0x25	; 37
    1a06:	82 60       	ori	r24, 0x02	; 2
    1a08:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    1a0a:	85 b5       	in	r24, 0x25	; 37
    1a0c:	81 60       	ori	r24, 0x01	; 1
    1a0e:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    1a10:	ee e6       	ldi	r30, 0x6E	; 110
    1a12:	f0 e0       	ldi	r31, 0x00	; 0
    1a14:	80 81       	ld	r24, Z
    1a16:	81 60       	ori	r24, 0x01	; 1
    1a18:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    1a1a:	e1 e8       	ldi	r30, 0x81	; 129
    1a1c:	f0 e0       	ldi	r31, 0x00	; 0
    1a1e:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    1a20:	80 81       	ld	r24, Z
    1a22:	82 60       	ori	r24, 0x02	; 2
    1a24:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
    1a26:	80 81       	ld	r24, Z
    1a28:	81 60       	ori	r24, 0x01	; 1
    1a2a:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    1a2c:	e0 e8       	ldi	r30, 0x80	; 128
    1a2e:	f0 e0       	ldi	r31, 0x00	; 0
    1a30:	80 81       	ld	r24, Z
    1a32:	81 60       	ori	r24, 0x01	; 1
    1a34:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    1a36:	e1 eb       	ldi	r30, 0xB1	; 177
    1a38:	f0 e0       	ldi	r31, 0x00	; 0
    1a3a:	80 81       	ld	r24, Z
    1a3c:	84 60       	ori	r24, 0x04	; 4
    1a3e:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    1a40:	e0 eb       	ldi	r30, 0xB0	; 176
    1a42:	f0 e0       	ldi	r31, 0x00	; 0
    1a44:	80 81       	ld	r24, Z
    1a46:	81 60       	ori	r24, 0x01	; 1
    1a48:	80 83       	st	Z, r24
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
		sbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#elif F_CPU >= 8000000 // 8 MHz / 64 = 125 KHz
		sbi(ADCSRA, ADPS2);
    1a4a:	ea e7       	ldi	r30, 0x7A	; 122
    1a4c:	f0 e0       	ldi	r31, 0x00	; 0
    1a4e:	80 81       	ld	r24, Z
    1a50:	84 60       	ori	r24, 0x04	; 4
    1a52:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS1);
    1a54:	80 81       	ld	r24, Z
    1a56:	82 60       	ori	r24, 0x02	; 2
    1a58:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS0);
    1a5a:	80 81       	ld	r24, Z
    1a5c:	8e 7f       	andi	r24, 0xFE	; 254
    1a5e:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    1a60:	80 81       	ld	r24, Z
    1a62:	80 68       	ori	r24, 0x80	; 128
    1a64:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    1a66:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    1a6a:	08 95       	ret

00001a6c <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    1a6c:	83 30       	cpi	r24, 0x03	; 3
    1a6e:	81 f0       	breq	.+32     	; 0x1a90 <turnOffPWM+0x24>
    1a70:	28 f4       	brcc	.+10     	; 0x1a7c <turnOffPWM+0x10>
    1a72:	81 30       	cpi	r24, 0x01	; 1
    1a74:	99 f0       	breq	.+38     	; 0x1a9c <turnOffPWM+0x30>
    1a76:	82 30       	cpi	r24, 0x02	; 2
    1a78:	a1 f0       	breq	.+40     	; 0x1aa2 <turnOffPWM+0x36>
    1a7a:	08 95       	ret
    1a7c:	87 30       	cpi	r24, 0x07	; 7
    1a7e:	a9 f0       	breq	.+42     	; 0x1aaa <turnOffPWM+0x3e>
    1a80:	88 30       	cpi	r24, 0x08	; 8
    1a82:	b9 f0       	breq	.+46     	; 0x1ab2 <turnOffPWM+0x46>
    1a84:	84 30       	cpi	r24, 0x04	; 4
    1a86:	d1 f4       	brne	.+52     	; 0x1abc <turnOffPWM+0x50>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    1a88:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
    1a8c:	8f 7d       	andi	r24, 0xDF	; 223
    1a8e:	03 c0       	rjmp	.+6      	; 0x1a96 <turnOffPWM+0x2a>
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    1a90:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
    1a94:	8f 77       	andi	r24, 0x7F	; 127
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    1a96:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
    1a9a:	08 95       	ret
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    1a9c:	84 b5       	in	r24, 0x24	; 36
    1a9e:	8f 77       	andi	r24, 0x7F	; 127
    1aa0:	02 c0       	rjmp	.+4      	; 0x1aa6 <turnOffPWM+0x3a>
		#endif
		
		#if defined(TCCR0A) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    1aa2:	84 b5       	in	r24, 0x24	; 36
    1aa4:	8f 7d       	andi	r24, 0xDF	; 223
    1aa6:	84 bd       	out	0x24, r24	; 36
    1aa8:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    1aaa:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
    1aae:	8f 77       	andi	r24, 0x7F	; 127
    1ab0:	03 c0       	rjmp	.+6      	; 0x1ab8 <turnOffPWM+0x4c>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    1ab2:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
    1ab6:	8f 7d       	andi	r24, 0xDF	; 223
    1ab8:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
    1abc:	08 95       	ret

00001abe <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    1abe:	cf 93       	push	r28
    1ac0:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    1ac2:	90 e0       	ldi	r25, 0x00	; 0
    1ac4:	fc 01       	movw	r30, r24
    1ac6:	ee 54       	subi	r30, 0x4E	; 78
    1ac8:	ff 4f       	sbci	r31, 0xFF	; 255
    1aca:	24 91       	lpm	r18, Z
	uint8_t port = digitalPinToPort(pin);
    1acc:	fc 01       	movw	r30, r24
    1ace:	ea 53       	subi	r30, 0x3A	; 58
    1ad0:	ff 4f       	sbci	r31, 0xFF	; 255
    1ad2:	84 91       	lpm	r24, Z
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    1ad4:	88 23       	and	r24, r24
    1ad6:	61 f1       	breq	.+88     	; 0x1b30 <pinMode+0x72>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    1ad8:	90 e0       	ldi	r25, 0x00	; 0
    1ada:	88 0f       	add	r24, r24
    1adc:	99 1f       	adc	r25, r25
    1ade:	fc 01       	movw	r30, r24
    1ae0:	e2 51       	subi	r30, 0x12	; 18
    1ae2:	ff 4f       	sbci	r31, 0xFF	; 255
    1ae4:	c5 91       	lpm	r28, Z+
    1ae6:	d4 91       	lpm	r29, Z
	out = portOutputRegister(port);
    1ae8:	fc 01       	movw	r30, r24
    1aea:	ec 51       	subi	r30, 0x1C	; 28
    1aec:	ff 4f       	sbci	r31, 0xFF	; 255
    1aee:	a5 91       	lpm	r26, Z+
    1af0:	b4 91       	lpm	r27, Z

	if (mode == INPUT) { 
    1af2:	61 11       	cpse	r22, r1
    1af4:	09 c0       	rjmp	.+18     	; 0x1b08 <pinMode+0x4a>
		uint8_t oldSREG = SREG;
    1af6:	9f b7       	in	r25, 0x3f	; 63
                cli();
    1af8:	f8 94       	cli
		*reg &= ~bit;
    1afa:	88 81       	ld	r24, Y
    1afc:	20 95       	com	r18
    1afe:	82 23       	and	r24, r18
    1b00:	88 83       	st	Y, r24
		*out &= ~bit;
    1b02:	ec 91       	ld	r30, X
    1b04:	2e 23       	and	r18, r30
    1b06:	0b c0       	rjmp	.+22     	; 0x1b1e <pinMode+0x60>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
    1b08:	62 30       	cpi	r22, 0x02	; 2
    1b0a:	61 f4       	brne	.+24     	; 0x1b24 <pinMode+0x66>
		uint8_t oldSREG = SREG;
    1b0c:	9f b7       	in	r25, 0x3f	; 63
                cli();
    1b0e:	f8 94       	cli
		*reg &= ~bit;
    1b10:	88 81       	ld	r24, Y
    1b12:	32 2f       	mov	r19, r18
    1b14:	30 95       	com	r19
    1b16:	83 23       	and	r24, r19
    1b18:	88 83       	st	Y, r24
		*out |= bit;
    1b1a:	ec 91       	ld	r30, X
    1b1c:	2e 2b       	or	r18, r30
    1b1e:	2c 93       	st	X, r18
		SREG = oldSREG;
    1b20:	9f bf       	out	0x3f, r25	; 63
    1b22:	06 c0       	rjmp	.+12     	; 0x1b30 <pinMode+0x72>
	} else {
		uint8_t oldSREG = SREG;
    1b24:	8f b7       	in	r24, 0x3f	; 63
                cli();
    1b26:	f8 94       	cli
		*reg |= bit;
    1b28:	e8 81       	ld	r30, Y
    1b2a:	2e 2b       	or	r18, r30
    1b2c:	28 83       	st	Y, r18
		SREG = oldSREG;
    1b2e:	8f bf       	out	0x3f, r24	; 63
	}
}
    1b30:	df 91       	pop	r29
    1b32:	cf 91       	pop	r28
    1b34:	08 95       	ret

00001b36 <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
    1b36:	1f 93       	push	r17
    1b38:	cf 93       	push	r28
    1b3a:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
    1b3c:	28 2f       	mov	r18, r24
    1b3e:	30 e0       	ldi	r19, 0x00	; 0
    1b40:	f9 01       	movw	r30, r18
    1b42:	e2 56       	subi	r30, 0x62	; 98
    1b44:	ff 4f       	sbci	r31, 0xFF	; 255
    1b46:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
    1b48:	f9 01       	movw	r30, r18
    1b4a:	ee 54       	subi	r30, 0x4E	; 78
    1b4c:	ff 4f       	sbci	r31, 0xFF	; 255
    1b4e:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
    1b50:	f9 01       	movw	r30, r18
    1b52:	ea 53       	subi	r30, 0x3A	; 58
    1b54:	ff 4f       	sbci	r31, 0xFF	; 255
    1b56:	c4 91       	lpm	r28, Z
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    1b58:	cc 23       	and	r28, r28
    1b5a:	c1 f0       	breq	.+48     	; 0x1b8c <digitalWrite+0x56>
    1b5c:	16 2f       	mov	r17, r22

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    1b5e:	81 11       	cpse	r24, r1
    1b60:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <turnOffPWM>

	out = portOutputRegister(port);
    1b64:	ec 2f       	mov	r30, r28
    1b66:	f0 e0       	ldi	r31, 0x00	; 0
    1b68:	ee 0f       	add	r30, r30
    1b6a:	ff 1f       	adc	r31, r31
    1b6c:	ec 51       	subi	r30, 0x1C	; 28
    1b6e:	ff 4f       	sbci	r31, 0xFF	; 255
    1b70:	a5 91       	lpm	r26, Z+
    1b72:	b4 91       	lpm	r27, Z

	uint8_t oldSREG = SREG;
    1b74:	9f b7       	in	r25, 0x3f	; 63
	cli();
    1b76:	f8 94       	cli

	if (val == LOW) {
    1b78:	11 11       	cpse	r17, r1
    1b7a:	04 c0       	rjmp	.+8      	; 0x1b84 <digitalWrite+0x4e>
		*out &= ~bit;
    1b7c:	8c 91       	ld	r24, X
    1b7e:	d0 95       	com	r29
    1b80:	d8 23       	and	r29, r24
    1b82:	02 c0       	rjmp	.+4      	; 0x1b88 <digitalWrite+0x52>
	} else {
		*out |= bit;
    1b84:	ec 91       	ld	r30, X
    1b86:	de 2b       	or	r29, r30
    1b88:	dc 93       	st	X, r29
	}

	SREG = oldSREG;
    1b8a:	9f bf       	out	0x3f, r25	; 63
}
    1b8c:	df 91       	pop	r29
    1b8e:	cf 91       	pop	r28
    1b90:	1f 91       	pop	r17
    1b92:	08 95       	ret

00001b94 <digitalRead>:

int digitalRead(uint8_t pin)
{
    1b94:	cf 93       	push	r28
    1b96:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
    1b98:	28 2f       	mov	r18, r24
    1b9a:	30 e0       	ldi	r19, 0x00	; 0
    1b9c:	f9 01       	movw	r30, r18
    1b9e:	e2 56       	subi	r30, 0x62	; 98
    1ba0:	ff 4f       	sbci	r31, 0xFF	; 255
    1ba2:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
    1ba4:	f9 01       	movw	r30, r18
    1ba6:	ee 54       	subi	r30, 0x4E	; 78
    1ba8:	ff 4f       	sbci	r31, 0xFF	; 255
    1baa:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
    1bac:	f9 01       	movw	r30, r18
    1bae:	ea 53       	subi	r30, 0x3A	; 58
    1bb0:	ff 4f       	sbci	r31, 0xFF	; 255
    1bb2:	c4 91       	lpm	r28, Z

	if (port == NOT_A_PIN) return LOW;
    1bb4:	cc 23       	and	r28, r28
    1bb6:	91 f0       	breq	.+36     	; 0x1bdc <digitalRead+0x48>

	// If the pin that support PWM output, we need to turn it off
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    1bb8:	81 11       	cpse	r24, r1
    1bba:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <turnOffPWM>

	if (*portInputRegister(port) & bit) return HIGH;
    1bbe:	ec 2f       	mov	r30, r28
    1bc0:	f0 e0       	ldi	r31, 0x00	; 0
    1bc2:	ee 0f       	add	r30, r30
    1bc4:	ff 1f       	adc	r31, r31
    1bc6:	e6 52       	subi	r30, 0x26	; 38
    1bc8:	ff 4f       	sbci	r31, 0xFF	; 255
    1bca:	a5 91       	lpm	r26, Z+
    1bcc:	b4 91       	lpm	r27, Z
    1bce:	ec 91       	ld	r30, X
{
	uint8_t timer = digitalPinToTimer(pin);
	uint8_t bit = digitalPinToBitMask(pin);
	uint8_t port = digitalPinToPort(pin);

	if (port == NOT_A_PIN) return LOW;
    1bd0:	ed 23       	and	r30, r29
    1bd2:	81 e0       	ldi	r24, 0x01	; 1
    1bd4:	90 e0       	ldi	r25, 0x00	; 0
    1bd6:	21 f4       	brne	.+8      	; 0x1be0 <digitalRead+0x4c>
    1bd8:	80 e0       	ldi	r24, 0x00	; 0
    1bda:	02 c0       	rjmp	.+4      	; 0x1be0 <digitalRead+0x4c>
    1bdc:	80 e0       	ldi	r24, 0x00	; 0
    1bde:	90 e0       	ldi	r25, 0x00	; 0
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);

	if (*portInputRegister(port) & bit) return HIGH;
	return LOW;
}
    1be0:	df 91       	pop	r29
    1be2:	cf 91       	pop	r28
    1be4:	08 95       	ret

00001be6 <_ZN6StringD1Ev>:
{
	init();
	char buf[1 + 8 * sizeof(unsigned int)];
	utoa(value, buf, base);
	*this = buf;
}
    1be6:	fc 01       	movw	r30, r24
    1be8:	80 81       	ld	r24, Z
    1bea:	91 81       	ldd	r25, Z+1	; 0x01
    1bec:	0c 94 ae 0f 	jmp	0x1f5c	; 0x1f5c <free>

00001bf0 <_ZN6String10invalidateEv>:
    1bf0:	cf 93       	push	r28
    1bf2:	df 93       	push	r29
    1bf4:	ec 01       	movw	r28, r24
    1bf6:	88 81       	ld	r24, Y
    1bf8:	99 81       	ldd	r25, Y+1	; 0x01
    1bfa:	00 97       	sbiw	r24, 0x00	; 0
    1bfc:	11 f0       	breq	.+4      	; 0x1c02 <_ZN6String10invalidateEv+0x12>
    1bfe:	0e 94 ae 0f 	call	0x1f5c	; 0x1f5c <free>
    1c02:	19 82       	std	Y+1, r1	; 0x01
    1c04:	18 82       	st	Y, r1
    1c06:	1d 82       	std	Y+5, r1	; 0x05
    1c08:	1c 82       	std	Y+4, r1	; 0x04
    1c0a:	1b 82       	std	Y+3, r1	; 0x03
    1c0c:	1a 82       	std	Y+2, r1	; 0x02
    1c0e:	df 91       	pop	r29
    1c10:	cf 91       	pop	r28
    1c12:	08 95       	ret

00001c14 <_ZN6String12changeBufferEj>:
    1c14:	0f 93       	push	r16
    1c16:	1f 93       	push	r17
    1c18:	cf 93       	push	r28
    1c1a:	df 93       	push	r29
    1c1c:	ec 01       	movw	r28, r24
    1c1e:	8b 01       	movw	r16, r22
    1c20:	6f 5f       	subi	r22, 0xFF	; 255
    1c22:	7f 4f       	sbci	r23, 0xFF	; 255
    1c24:	88 81       	ld	r24, Y
    1c26:	99 81       	ldd	r25, Y+1	; 0x01
    1c28:	0e 94 37 10 	call	0x206e	; 0x206e <realloc>
    1c2c:	00 97       	sbiw	r24, 0x00	; 0
    1c2e:	31 f0       	breq	.+12     	; 0x1c3c <_ZN6String12changeBufferEj+0x28>
    1c30:	99 83       	std	Y+1, r25	; 0x01
    1c32:	88 83       	st	Y, r24
    1c34:	1b 83       	std	Y+3, r17	; 0x03
    1c36:	0a 83       	std	Y+2, r16	; 0x02
    1c38:	81 e0       	ldi	r24, 0x01	; 1
    1c3a:	01 c0       	rjmp	.+2      	; 0x1c3e <_ZN6String12changeBufferEj+0x2a>
    1c3c:	80 e0       	ldi	r24, 0x00	; 0
    1c3e:	df 91       	pop	r29
    1c40:	cf 91       	pop	r28
    1c42:	1f 91       	pop	r17
    1c44:	0f 91       	pop	r16
    1c46:	08 95       	ret

00001c48 <_ZN6String7reserveEj>:
    1c48:	cf 93       	push	r28
    1c4a:	df 93       	push	r29
    1c4c:	ec 01       	movw	r28, r24
    1c4e:	88 81       	ld	r24, Y
    1c50:	99 81       	ldd	r25, Y+1	; 0x01
    1c52:	89 2b       	or	r24, r25
    1c54:	29 f0       	breq	.+10     	; 0x1c60 <_ZN6String7reserveEj+0x18>
    1c56:	8a 81       	ldd	r24, Y+2	; 0x02
    1c58:	9b 81       	ldd	r25, Y+3	; 0x03
    1c5a:	86 17       	cp	r24, r22
    1c5c:	97 07       	cpc	r25, r23
    1c5e:	60 f4       	brcc	.+24     	; 0x1c78 <_ZN6String7reserveEj+0x30>
    1c60:	ce 01       	movw	r24, r28
    1c62:	0e 94 0a 0e 	call	0x1c14	; 0x1c14 <_ZN6String12changeBufferEj>
    1c66:	88 23       	and	r24, r24
    1c68:	41 f0       	breq	.+16     	; 0x1c7a <_ZN6String7reserveEj+0x32>
    1c6a:	8c 81       	ldd	r24, Y+4	; 0x04
    1c6c:	9d 81       	ldd	r25, Y+5	; 0x05
    1c6e:	89 2b       	or	r24, r25
    1c70:	19 f4       	brne	.+6      	; 0x1c78 <_ZN6String7reserveEj+0x30>
    1c72:	e8 81       	ld	r30, Y
    1c74:	f9 81       	ldd	r31, Y+1	; 0x01
    1c76:	10 82       	st	Z, r1
    1c78:	81 e0       	ldi	r24, 0x01	; 1
    1c7a:	df 91       	pop	r29
    1c7c:	cf 91       	pop	r28
    1c7e:	08 95       	ret

00001c80 <_ZN6String4copyEPKcj>:
    1c80:	ef 92       	push	r14
    1c82:	ff 92       	push	r15
    1c84:	0f 93       	push	r16
    1c86:	1f 93       	push	r17
    1c88:	cf 93       	push	r28
    1c8a:	df 93       	push	r29
    1c8c:	ec 01       	movw	r28, r24
    1c8e:	7b 01       	movw	r14, r22
    1c90:	8a 01       	movw	r16, r20
    1c92:	ba 01       	movw	r22, r20
    1c94:	0e 94 24 0e 	call	0x1c48	; 0x1c48 <_ZN6String7reserveEj>
    1c98:	81 11       	cpse	r24, r1
    1c9a:	04 c0       	rjmp	.+8      	; 0x1ca4 <_ZN6String4copyEPKcj+0x24>
    1c9c:	ce 01       	movw	r24, r28
    1c9e:	0e 94 f8 0d 	call	0x1bf0	; 0x1bf0 <_ZN6String10invalidateEv>
    1ca2:	07 c0       	rjmp	.+14     	; 0x1cb2 <_ZN6String4copyEPKcj+0x32>
    1ca4:	1d 83       	std	Y+5, r17	; 0x05
    1ca6:	0c 83       	std	Y+4, r16	; 0x04
    1ca8:	b7 01       	movw	r22, r14
    1caa:	88 81       	ld	r24, Y
    1cac:	99 81       	ldd	r25, Y+1	; 0x01
    1cae:	0e 94 36 11 	call	0x226c	; 0x226c <strcpy>
    1cb2:	ce 01       	movw	r24, r28
    1cb4:	df 91       	pop	r29
    1cb6:	cf 91       	pop	r28
    1cb8:	1f 91       	pop	r17
    1cba:	0f 91       	pop	r16
    1cbc:	ff 90       	pop	r15
    1cbe:	ef 90       	pop	r14
    1cc0:	08 95       	ret

00001cc2 <_ZN6StringC1EPKc>:
    1cc2:	fc 01       	movw	r30, r24
    1cc4:	11 82       	std	Z+1, r1	; 0x01
    1cc6:	10 82       	st	Z, r1
    1cc8:	13 82       	std	Z+3, r1	; 0x03
    1cca:	12 82       	std	Z+2, r1	; 0x02
    1ccc:	15 82       	std	Z+5, r1	; 0x05
    1cce:	14 82       	std	Z+4, r1	; 0x04
    1cd0:	61 15       	cp	r22, r1
    1cd2:	71 05       	cpc	r23, r1
    1cd4:	51 f0       	breq	.+20     	; 0x1cea <_ZN6StringC1EPKc+0x28>
    1cd6:	fb 01       	movw	r30, r22
    1cd8:	01 90       	ld	r0, Z+
    1cda:	00 20       	and	r0, r0
    1cdc:	e9 f7       	brne	.-6      	; 0x1cd8 <_ZN6StringC1EPKc+0x16>
    1cde:	31 97       	sbiw	r30, 0x01	; 1
    1ce0:	af 01       	movw	r20, r30
    1ce2:	46 1b       	sub	r20, r22
    1ce4:	57 0b       	sbc	r21, r23
    1ce6:	0c 94 40 0e 	jmp	0x1c80	; 0x1c80 <_ZN6String4copyEPKcj>
    1cea:	08 95       	ret

00001cec <_ZN6StringaSEPKc>:
    1cec:	cf 93       	push	r28
    1cee:	df 93       	push	r29
    1cf0:	ec 01       	movw	r28, r24
    1cf2:	61 15       	cp	r22, r1
    1cf4:	71 05       	cpc	r23, r1
    1cf6:	59 f0       	breq	.+22     	; 0x1d0e <_ZN6StringaSEPKc+0x22>
    1cf8:	fb 01       	movw	r30, r22
    1cfa:	01 90       	ld	r0, Z+
    1cfc:	00 20       	and	r0, r0
    1cfe:	e9 f7       	brne	.-6      	; 0x1cfa <_ZN6StringaSEPKc+0xe>
    1d00:	31 97       	sbiw	r30, 0x01	; 1
    1d02:	af 01       	movw	r20, r30
    1d04:	46 1b       	sub	r20, r22
    1d06:	57 0b       	sbc	r21, r23
    1d08:	0e 94 40 0e 	call	0x1c80	; 0x1c80 <_ZN6String4copyEPKcj>
    1d0c:	02 c0       	rjmp	.+4      	; 0x1d12 <_ZN6StringaSEPKc+0x26>
    1d0e:	0e 94 f8 0d 	call	0x1bf0	; 0x1bf0 <_ZN6String10invalidateEv>
    1d12:	ce 01       	movw	r24, r28
    1d14:	df 91       	pop	r29
    1d16:	cf 91       	pop	r28
    1d18:	08 95       	ret

00001d1a <_ZN6StringC1Elh>:

String::String(long value, unsigned char base)
    1d1a:	0f 93       	push	r16
    1d1c:	1f 93       	push	r17
    1d1e:	cf 93       	push	r28
    1d20:	df 93       	push	r29
    1d22:	cd b7       	in	r28, 0x3d	; 61
    1d24:	de b7       	in	r29, 0x3e	; 62
    1d26:	a2 97       	sbiw	r28, 0x22	; 34
    1d28:	0f b6       	in	r0, 0x3f	; 63
    1d2a:	f8 94       	cli
    1d2c:	de bf       	out	0x3e, r29	; 62
    1d2e:	0f be       	out	0x3f, r0	; 63
    1d30:	cd bf       	out	0x3d, r28	; 61
    1d32:	8c 01       	movw	r16, r24
    1d34:	cb 01       	movw	r24, r22
    1d36:	ba 01       	movw	r22, r20
/*  Memory Management                        */
/*********************************************/

inline void String::init(void)
{
	buffer = NULL;
    1d38:	f8 01       	movw	r30, r16
    1d3a:	11 82       	std	Z+1, r1	; 0x01
    1d3c:	10 82       	st	Z, r1
	capacity = 0;
    1d3e:	13 82       	std	Z+3, r1	; 0x03
    1d40:	12 82       	std	Z+2, r1	; 0x02
	len = 0;
    1d42:	15 82       	std	Z+5, r1	; 0x05
    1d44:	14 82       	std	Z+4, r1	; 0x04
extern __inline__ __ATTR_GNU_INLINE__
char *ltoa (long __val, char *__s, int __radix)
{
    if (!__builtin_constant_p (__radix)) {
	extern char *__ltoa (long, char *, int);
	return __ltoa (__val, __s, __radix);
    1d46:	30 e0       	ldi	r19, 0x00	; 0
    1d48:	ae 01       	movw	r20, r28
    1d4a:	4f 5f       	subi	r20, 0xFF	; 255
    1d4c:	5f 4f       	sbci	r21, 0xFF	; 255
    1d4e:	0e 94 3d 11 	call	0x227a	; 0x227a <ltoa>
String::String(long value, unsigned char base)
{
	init();
	char buf[2 + 8 * sizeof(long)];
	ltoa(value, buf, base);
	*this = buf;
    1d52:	be 01       	movw	r22, r28
    1d54:	6f 5f       	subi	r22, 0xFF	; 255
    1d56:	7f 4f       	sbci	r23, 0xFF	; 255
    1d58:	c8 01       	movw	r24, r16
    1d5a:	0e 94 76 0e 	call	0x1cec	; 0x1cec <_ZN6StringaSEPKc>
}
    1d5e:	a2 96       	adiw	r28, 0x22	; 34
    1d60:	0f b6       	in	r0, 0x3f	; 63
    1d62:	f8 94       	cli
    1d64:	de bf       	out	0x3e, r29	; 62
    1d66:	0f be       	out	0x3f, r0	; 63
    1d68:	cd bf       	out	0x3d, r28	; 61
    1d6a:	df 91       	pop	r29
    1d6c:	cf 91       	pop	r28
    1d6e:	1f 91       	pop	r17
    1d70:	0f 91       	pop	r16
    1d72:	08 95       	ret

00001d74 <yield>:
 * libraries or sketches that supports cooperative threads.
 *
 * Its defined as a weak symbol and it can be redefined to implement a
 * real cooperative scheduler.
 */
static void __empty() {
    1d74:	08 95       	ret

00001d76 <__udivmodhi4>:
    1d76:	aa 1b       	sub	r26, r26
    1d78:	bb 1b       	sub	r27, r27
    1d7a:	51 e1       	ldi	r21, 0x11	; 17
    1d7c:	07 c0       	rjmp	.+14     	; 0x1d8c <__udivmodhi4_ep>

00001d7e <__udivmodhi4_loop>:
    1d7e:	aa 1f       	adc	r26, r26
    1d80:	bb 1f       	adc	r27, r27
    1d82:	a6 17       	cp	r26, r22
    1d84:	b7 07       	cpc	r27, r23
    1d86:	10 f0       	brcs	.+4      	; 0x1d8c <__udivmodhi4_ep>
    1d88:	a6 1b       	sub	r26, r22
    1d8a:	b7 0b       	sbc	r27, r23

00001d8c <__udivmodhi4_ep>:
    1d8c:	88 1f       	adc	r24, r24
    1d8e:	99 1f       	adc	r25, r25
    1d90:	5a 95       	dec	r21
    1d92:	a9 f7       	brne	.-22     	; 0x1d7e <__udivmodhi4_loop>
    1d94:	80 95       	com	r24
    1d96:	90 95       	com	r25
    1d98:	bc 01       	movw	r22, r24
    1d9a:	cd 01       	movw	r24, r26
    1d9c:	08 95       	ret

00001d9e <__divmodsi4>:
    1d9e:	05 2e       	mov	r0, r21
    1da0:	97 fb       	bst	r25, 7
    1da2:	1e f4       	brtc	.+6      	; 0x1daa <__divmodsi4+0xc>
    1da4:	00 94       	com	r0
    1da6:	0e 94 e6 0e 	call	0x1dcc	; 0x1dcc <__negsi2>
    1daa:	57 fd       	sbrc	r21, 7
    1dac:	07 d0       	rcall	.+14     	; 0x1dbc <__divmodsi4_neg2>
    1dae:	0e 94 ee 0e 	call	0x1ddc	; 0x1ddc <__udivmodsi4>
    1db2:	07 fc       	sbrc	r0, 7
    1db4:	03 d0       	rcall	.+6      	; 0x1dbc <__divmodsi4_neg2>
    1db6:	4e f4       	brtc	.+18     	; 0x1dca <__divmodsi4_exit>
    1db8:	0c 94 e6 0e 	jmp	0x1dcc	; 0x1dcc <__negsi2>

00001dbc <__divmodsi4_neg2>:
    1dbc:	50 95       	com	r21
    1dbe:	40 95       	com	r20
    1dc0:	30 95       	com	r19
    1dc2:	21 95       	neg	r18
    1dc4:	3f 4f       	sbci	r19, 0xFF	; 255
    1dc6:	4f 4f       	sbci	r20, 0xFF	; 255
    1dc8:	5f 4f       	sbci	r21, 0xFF	; 255

00001dca <__divmodsi4_exit>:
    1dca:	08 95       	ret

00001dcc <__negsi2>:
    1dcc:	90 95       	com	r25
    1dce:	80 95       	com	r24
    1dd0:	70 95       	com	r23
    1dd2:	61 95       	neg	r22
    1dd4:	7f 4f       	sbci	r23, 0xFF	; 255
    1dd6:	8f 4f       	sbci	r24, 0xFF	; 255
    1dd8:	9f 4f       	sbci	r25, 0xFF	; 255
    1dda:	08 95       	ret

00001ddc <__udivmodsi4>:
    1ddc:	a1 e2       	ldi	r26, 0x21	; 33
    1dde:	1a 2e       	mov	r1, r26
    1de0:	aa 1b       	sub	r26, r26
    1de2:	bb 1b       	sub	r27, r27
    1de4:	fd 01       	movw	r30, r26
    1de6:	0d c0       	rjmp	.+26     	; 0x1e02 <__udivmodsi4_ep>

00001de8 <__udivmodsi4_loop>:
    1de8:	aa 1f       	adc	r26, r26
    1dea:	bb 1f       	adc	r27, r27
    1dec:	ee 1f       	adc	r30, r30
    1dee:	ff 1f       	adc	r31, r31
    1df0:	a2 17       	cp	r26, r18
    1df2:	b3 07       	cpc	r27, r19
    1df4:	e4 07       	cpc	r30, r20
    1df6:	f5 07       	cpc	r31, r21
    1df8:	20 f0       	brcs	.+8      	; 0x1e02 <__udivmodsi4_ep>
    1dfa:	a2 1b       	sub	r26, r18
    1dfc:	b3 0b       	sbc	r27, r19
    1dfe:	e4 0b       	sbc	r30, r20
    1e00:	f5 0b       	sbc	r31, r21

00001e02 <__udivmodsi4_ep>:
    1e02:	66 1f       	adc	r22, r22
    1e04:	77 1f       	adc	r23, r23
    1e06:	88 1f       	adc	r24, r24
    1e08:	99 1f       	adc	r25, r25
    1e0a:	1a 94       	dec	r1
    1e0c:	69 f7       	brne	.-38     	; 0x1de8 <__udivmodsi4_loop>
    1e0e:	60 95       	com	r22
    1e10:	70 95       	com	r23
    1e12:	80 95       	com	r24
    1e14:	90 95       	com	r25
    1e16:	9b 01       	movw	r18, r22
    1e18:	ac 01       	movw	r20, r24
    1e1a:	bd 01       	movw	r22, r26
    1e1c:	cf 01       	movw	r24, r30
    1e1e:	08 95       	ret

00001e20 <__tablejump2__>:
    1e20:	ee 0f       	add	r30, r30
    1e22:	ff 1f       	adc	r31, r31
    1e24:	05 90       	lpm	r0, Z+
    1e26:	f4 91       	lpm	r31, Z
    1e28:	e0 2d       	mov	r30, r0
    1e2a:	09 94       	ijmp

00001e2c <malloc>:
    1e2c:	0f 93       	push	r16
    1e2e:	1f 93       	push	r17
    1e30:	cf 93       	push	r28
    1e32:	df 93       	push	r29
    1e34:	82 30       	cpi	r24, 0x02	; 2
    1e36:	91 05       	cpc	r25, r1
    1e38:	10 f4       	brcc	.+4      	; 0x1e3e <malloc+0x12>
    1e3a:	82 e0       	ldi	r24, 0x02	; 2
    1e3c:	90 e0       	ldi	r25, 0x00	; 0
    1e3e:	e0 91 76 02 	lds	r30, 0x0276	; 0x800276 <__flp>
    1e42:	f0 91 77 02 	lds	r31, 0x0277	; 0x800277 <__flp+0x1>
    1e46:	20 e0       	ldi	r18, 0x00	; 0
    1e48:	30 e0       	ldi	r19, 0x00	; 0
    1e4a:	a0 e0       	ldi	r26, 0x00	; 0
    1e4c:	b0 e0       	ldi	r27, 0x00	; 0
    1e4e:	30 97       	sbiw	r30, 0x00	; 0
    1e50:	19 f1       	breq	.+70     	; 0x1e98 <malloc+0x6c>
    1e52:	40 81       	ld	r20, Z
    1e54:	51 81       	ldd	r21, Z+1	; 0x01
    1e56:	02 81       	ldd	r16, Z+2	; 0x02
    1e58:	13 81       	ldd	r17, Z+3	; 0x03
    1e5a:	48 17       	cp	r20, r24
    1e5c:	59 07       	cpc	r21, r25
    1e5e:	c8 f0       	brcs	.+50     	; 0x1e92 <malloc+0x66>
    1e60:	84 17       	cp	r24, r20
    1e62:	95 07       	cpc	r25, r21
    1e64:	69 f4       	brne	.+26     	; 0x1e80 <malloc+0x54>
    1e66:	10 97       	sbiw	r26, 0x00	; 0
    1e68:	31 f0       	breq	.+12     	; 0x1e76 <malloc+0x4a>
    1e6a:	12 96       	adiw	r26, 0x02	; 2
    1e6c:	0c 93       	st	X, r16
    1e6e:	12 97       	sbiw	r26, 0x02	; 2
    1e70:	13 96       	adiw	r26, 0x03	; 3
    1e72:	1c 93       	st	X, r17
    1e74:	27 c0       	rjmp	.+78     	; 0x1ec4 <malloc+0x98>
    1e76:	00 93 76 02 	sts	0x0276, r16	; 0x800276 <__flp>
    1e7a:	10 93 77 02 	sts	0x0277, r17	; 0x800277 <__flp+0x1>
    1e7e:	22 c0       	rjmp	.+68     	; 0x1ec4 <malloc+0x98>
    1e80:	21 15       	cp	r18, r1
    1e82:	31 05       	cpc	r19, r1
    1e84:	19 f0       	breq	.+6      	; 0x1e8c <malloc+0x60>
    1e86:	42 17       	cp	r20, r18
    1e88:	53 07       	cpc	r21, r19
    1e8a:	18 f4       	brcc	.+6      	; 0x1e92 <malloc+0x66>
    1e8c:	9a 01       	movw	r18, r20
    1e8e:	bd 01       	movw	r22, r26
    1e90:	ef 01       	movw	r28, r30
    1e92:	df 01       	movw	r26, r30
    1e94:	f8 01       	movw	r30, r16
    1e96:	db cf       	rjmp	.-74     	; 0x1e4e <malloc+0x22>
    1e98:	21 15       	cp	r18, r1
    1e9a:	31 05       	cpc	r19, r1
    1e9c:	f9 f0       	breq	.+62     	; 0x1edc <malloc+0xb0>
    1e9e:	28 1b       	sub	r18, r24
    1ea0:	39 0b       	sbc	r19, r25
    1ea2:	24 30       	cpi	r18, 0x04	; 4
    1ea4:	31 05       	cpc	r19, r1
    1ea6:	80 f4       	brcc	.+32     	; 0x1ec8 <malloc+0x9c>
    1ea8:	8a 81       	ldd	r24, Y+2	; 0x02
    1eaa:	9b 81       	ldd	r25, Y+3	; 0x03
    1eac:	61 15       	cp	r22, r1
    1eae:	71 05       	cpc	r23, r1
    1eb0:	21 f0       	breq	.+8      	; 0x1eba <malloc+0x8e>
    1eb2:	fb 01       	movw	r30, r22
    1eb4:	93 83       	std	Z+3, r25	; 0x03
    1eb6:	82 83       	std	Z+2, r24	; 0x02
    1eb8:	04 c0       	rjmp	.+8      	; 0x1ec2 <malloc+0x96>
    1eba:	90 93 77 02 	sts	0x0277, r25	; 0x800277 <__flp+0x1>
    1ebe:	80 93 76 02 	sts	0x0276, r24	; 0x800276 <__flp>
    1ec2:	fe 01       	movw	r30, r28
    1ec4:	32 96       	adiw	r30, 0x02	; 2
    1ec6:	44 c0       	rjmp	.+136    	; 0x1f50 <malloc+0x124>
    1ec8:	fe 01       	movw	r30, r28
    1eca:	e2 0f       	add	r30, r18
    1ecc:	f3 1f       	adc	r31, r19
    1ece:	81 93       	st	Z+, r24
    1ed0:	91 93       	st	Z+, r25
    1ed2:	22 50       	subi	r18, 0x02	; 2
    1ed4:	31 09       	sbc	r19, r1
    1ed6:	39 83       	std	Y+1, r19	; 0x01
    1ed8:	28 83       	st	Y, r18
    1eda:	3a c0       	rjmp	.+116    	; 0x1f50 <malloc+0x124>
    1edc:	20 91 74 02 	lds	r18, 0x0274	; 0x800274 <__brkval>
    1ee0:	30 91 75 02 	lds	r19, 0x0275	; 0x800275 <__brkval+0x1>
    1ee4:	23 2b       	or	r18, r19
    1ee6:	41 f4       	brne	.+16     	; 0x1ef8 <malloc+0xcc>
    1ee8:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
    1eec:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
    1ef0:	30 93 75 02 	sts	0x0275, r19	; 0x800275 <__brkval+0x1>
    1ef4:	20 93 74 02 	sts	0x0274, r18	; 0x800274 <__brkval>
    1ef8:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    1efc:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__data_start+0x1>
    1f00:	21 15       	cp	r18, r1
    1f02:	31 05       	cpc	r19, r1
    1f04:	41 f4       	brne	.+16     	; 0x1f16 <malloc+0xea>
    1f06:	2d b7       	in	r18, 0x3d	; 61
    1f08:	3e b7       	in	r19, 0x3e	; 62
    1f0a:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    1f0e:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    1f12:	24 1b       	sub	r18, r20
    1f14:	35 0b       	sbc	r19, r21
    1f16:	e0 91 74 02 	lds	r30, 0x0274	; 0x800274 <__brkval>
    1f1a:	f0 91 75 02 	lds	r31, 0x0275	; 0x800275 <__brkval+0x1>
    1f1e:	e2 17       	cp	r30, r18
    1f20:	f3 07       	cpc	r31, r19
    1f22:	a0 f4       	brcc	.+40     	; 0x1f4c <malloc+0x120>
    1f24:	2e 1b       	sub	r18, r30
    1f26:	3f 0b       	sbc	r19, r31
    1f28:	28 17       	cp	r18, r24
    1f2a:	39 07       	cpc	r19, r25
    1f2c:	78 f0       	brcs	.+30     	; 0x1f4c <malloc+0x120>
    1f2e:	ac 01       	movw	r20, r24
    1f30:	4e 5f       	subi	r20, 0xFE	; 254
    1f32:	5f 4f       	sbci	r21, 0xFF	; 255
    1f34:	24 17       	cp	r18, r20
    1f36:	35 07       	cpc	r19, r21
    1f38:	48 f0       	brcs	.+18     	; 0x1f4c <malloc+0x120>
    1f3a:	4e 0f       	add	r20, r30
    1f3c:	5f 1f       	adc	r21, r31
    1f3e:	50 93 75 02 	sts	0x0275, r21	; 0x800275 <__brkval+0x1>
    1f42:	40 93 74 02 	sts	0x0274, r20	; 0x800274 <__brkval>
    1f46:	81 93       	st	Z+, r24
    1f48:	91 93       	st	Z+, r25
    1f4a:	02 c0       	rjmp	.+4      	; 0x1f50 <malloc+0x124>
    1f4c:	e0 e0       	ldi	r30, 0x00	; 0
    1f4e:	f0 e0       	ldi	r31, 0x00	; 0
    1f50:	cf 01       	movw	r24, r30
    1f52:	df 91       	pop	r29
    1f54:	cf 91       	pop	r28
    1f56:	1f 91       	pop	r17
    1f58:	0f 91       	pop	r16
    1f5a:	08 95       	ret

00001f5c <free>:
    1f5c:	cf 93       	push	r28
    1f5e:	df 93       	push	r29
    1f60:	00 97       	sbiw	r24, 0x00	; 0
    1f62:	09 f4       	brne	.+2      	; 0x1f66 <free+0xa>
    1f64:	81 c0       	rjmp	.+258    	; 0x2068 <free+0x10c>
    1f66:	fc 01       	movw	r30, r24
    1f68:	32 97       	sbiw	r30, 0x02	; 2
    1f6a:	13 82       	std	Z+3, r1	; 0x03
    1f6c:	12 82       	std	Z+2, r1	; 0x02
    1f6e:	a0 91 76 02 	lds	r26, 0x0276	; 0x800276 <__flp>
    1f72:	b0 91 77 02 	lds	r27, 0x0277	; 0x800277 <__flp+0x1>
    1f76:	10 97       	sbiw	r26, 0x00	; 0
    1f78:	81 f4       	brne	.+32     	; 0x1f9a <free+0x3e>
    1f7a:	20 81       	ld	r18, Z
    1f7c:	31 81       	ldd	r19, Z+1	; 0x01
    1f7e:	82 0f       	add	r24, r18
    1f80:	93 1f       	adc	r25, r19
    1f82:	20 91 74 02 	lds	r18, 0x0274	; 0x800274 <__brkval>
    1f86:	30 91 75 02 	lds	r19, 0x0275	; 0x800275 <__brkval+0x1>
    1f8a:	28 17       	cp	r18, r24
    1f8c:	39 07       	cpc	r19, r25
    1f8e:	51 f5       	brne	.+84     	; 0x1fe4 <free+0x88>
    1f90:	f0 93 75 02 	sts	0x0275, r31	; 0x800275 <__brkval+0x1>
    1f94:	e0 93 74 02 	sts	0x0274, r30	; 0x800274 <__brkval>
    1f98:	67 c0       	rjmp	.+206    	; 0x2068 <free+0x10c>
    1f9a:	ed 01       	movw	r28, r26
    1f9c:	20 e0       	ldi	r18, 0x00	; 0
    1f9e:	30 e0       	ldi	r19, 0x00	; 0
    1fa0:	ce 17       	cp	r28, r30
    1fa2:	df 07       	cpc	r29, r31
    1fa4:	40 f4       	brcc	.+16     	; 0x1fb6 <free+0x5a>
    1fa6:	4a 81       	ldd	r20, Y+2	; 0x02
    1fa8:	5b 81       	ldd	r21, Y+3	; 0x03
    1faa:	9e 01       	movw	r18, r28
    1fac:	41 15       	cp	r20, r1
    1fae:	51 05       	cpc	r21, r1
    1fb0:	f1 f0       	breq	.+60     	; 0x1fee <free+0x92>
    1fb2:	ea 01       	movw	r28, r20
    1fb4:	f5 cf       	rjmp	.-22     	; 0x1fa0 <free+0x44>
    1fb6:	d3 83       	std	Z+3, r29	; 0x03
    1fb8:	c2 83       	std	Z+2, r28	; 0x02
    1fba:	40 81       	ld	r20, Z
    1fbc:	51 81       	ldd	r21, Z+1	; 0x01
    1fbe:	84 0f       	add	r24, r20
    1fc0:	95 1f       	adc	r25, r21
    1fc2:	c8 17       	cp	r28, r24
    1fc4:	d9 07       	cpc	r29, r25
    1fc6:	59 f4       	brne	.+22     	; 0x1fde <free+0x82>
    1fc8:	88 81       	ld	r24, Y
    1fca:	99 81       	ldd	r25, Y+1	; 0x01
    1fcc:	84 0f       	add	r24, r20
    1fce:	95 1f       	adc	r25, r21
    1fd0:	02 96       	adiw	r24, 0x02	; 2
    1fd2:	91 83       	std	Z+1, r25	; 0x01
    1fd4:	80 83       	st	Z, r24
    1fd6:	8a 81       	ldd	r24, Y+2	; 0x02
    1fd8:	9b 81       	ldd	r25, Y+3	; 0x03
    1fda:	93 83       	std	Z+3, r25	; 0x03
    1fdc:	82 83       	std	Z+2, r24	; 0x02
    1fde:	21 15       	cp	r18, r1
    1fe0:	31 05       	cpc	r19, r1
    1fe2:	29 f4       	brne	.+10     	; 0x1fee <free+0x92>
    1fe4:	f0 93 77 02 	sts	0x0277, r31	; 0x800277 <__flp+0x1>
    1fe8:	e0 93 76 02 	sts	0x0276, r30	; 0x800276 <__flp>
    1fec:	3d c0       	rjmp	.+122    	; 0x2068 <free+0x10c>
    1fee:	e9 01       	movw	r28, r18
    1ff0:	fb 83       	std	Y+3, r31	; 0x03
    1ff2:	ea 83       	std	Y+2, r30	; 0x02
    1ff4:	49 91       	ld	r20, Y+
    1ff6:	59 91       	ld	r21, Y+
    1ff8:	c4 0f       	add	r28, r20
    1ffa:	d5 1f       	adc	r29, r21
    1ffc:	ec 17       	cp	r30, r28
    1ffe:	fd 07       	cpc	r31, r29
    2000:	61 f4       	brne	.+24     	; 0x201a <free+0xbe>
    2002:	80 81       	ld	r24, Z
    2004:	91 81       	ldd	r25, Z+1	; 0x01
    2006:	84 0f       	add	r24, r20
    2008:	95 1f       	adc	r25, r21
    200a:	02 96       	adiw	r24, 0x02	; 2
    200c:	e9 01       	movw	r28, r18
    200e:	99 83       	std	Y+1, r25	; 0x01
    2010:	88 83       	st	Y, r24
    2012:	82 81       	ldd	r24, Z+2	; 0x02
    2014:	93 81       	ldd	r25, Z+3	; 0x03
    2016:	9b 83       	std	Y+3, r25	; 0x03
    2018:	8a 83       	std	Y+2, r24	; 0x02
    201a:	e0 e0       	ldi	r30, 0x00	; 0
    201c:	f0 e0       	ldi	r31, 0x00	; 0
    201e:	12 96       	adiw	r26, 0x02	; 2
    2020:	8d 91       	ld	r24, X+
    2022:	9c 91       	ld	r25, X
    2024:	13 97       	sbiw	r26, 0x03	; 3
    2026:	00 97       	sbiw	r24, 0x00	; 0
    2028:	19 f0       	breq	.+6      	; 0x2030 <free+0xd4>
    202a:	fd 01       	movw	r30, r26
    202c:	dc 01       	movw	r26, r24
    202e:	f7 cf       	rjmp	.-18     	; 0x201e <free+0xc2>
    2030:	8d 91       	ld	r24, X+
    2032:	9c 91       	ld	r25, X
    2034:	11 97       	sbiw	r26, 0x01	; 1
    2036:	9d 01       	movw	r18, r26
    2038:	2e 5f       	subi	r18, 0xFE	; 254
    203a:	3f 4f       	sbci	r19, 0xFF	; 255
    203c:	82 0f       	add	r24, r18
    203e:	93 1f       	adc	r25, r19
    2040:	20 91 74 02 	lds	r18, 0x0274	; 0x800274 <__brkval>
    2044:	30 91 75 02 	lds	r19, 0x0275	; 0x800275 <__brkval+0x1>
    2048:	28 17       	cp	r18, r24
    204a:	39 07       	cpc	r19, r25
    204c:	69 f4       	brne	.+26     	; 0x2068 <free+0x10c>
    204e:	30 97       	sbiw	r30, 0x00	; 0
    2050:	29 f4       	brne	.+10     	; 0x205c <free+0x100>
    2052:	10 92 77 02 	sts	0x0277, r1	; 0x800277 <__flp+0x1>
    2056:	10 92 76 02 	sts	0x0276, r1	; 0x800276 <__flp>
    205a:	02 c0       	rjmp	.+4      	; 0x2060 <free+0x104>
    205c:	13 82       	std	Z+3, r1	; 0x03
    205e:	12 82       	std	Z+2, r1	; 0x02
    2060:	b0 93 75 02 	sts	0x0275, r27	; 0x800275 <__brkval+0x1>
    2064:	a0 93 74 02 	sts	0x0274, r26	; 0x800274 <__brkval>
    2068:	df 91       	pop	r29
    206a:	cf 91       	pop	r28
    206c:	08 95       	ret

0000206e <realloc>:
    206e:	a0 e0       	ldi	r26, 0x00	; 0
    2070:	b0 e0       	ldi	r27, 0x00	; 0
    2072:	ed e3       	ldi	r30, 0x3D	; 61
    2074:	f0 e1       	ldi	r31, 0x10	; 16
    2076:	0c 94 f4 11 	jmp	0x23e8	; 0x23e8 <__prologue_saves__+0x8>
    207a:	ec 01       	movw	r28, r24
    207c:	00 97       	sbiw	r24, 0x00	; 0
    207e:	21 f4       	brne	.+8      	; 0x2088 <realloc+0x1a>
    2080:	cb 01       	movw	r24, r22
    2082:	0e 94 16 0f 	call	0x1e2c	; 0x1e2c <malloc>
    2086:	b4 c0       	rjmp	.+360    	; 0x21f0 <realloc+0x182>
    2088:	fc 01       	movw	r30, r24
    208a:	e6 0f       	add	r30, r22
    208c:	f7 1f       	adc	r31, r23
    208e:	9c 01       	movw	r18, r24
    2090:	22 50       	subi	r18, 0x02	; 2
    2092:	31 09       	sbc	r19, r1
    2094:	e2 17       	cp	r30, r18
    2096:	f3 07       	cpc	r31, r19
    2098:	08 f4       	brcc	.+2      	; 0x209c <realloc+0x2e>
    209a:	a8 c0       	rjmp	.+336    	; 0x21ec <realloc+0x17e>
    209c:	d9 01       	movw	r26, r18
    209e:	0d 91       	ld	r16, X+
    20a0:	1c 91       	ld	r17, X
    20a2:	11 97       	sbiw	r26, 0x01	; 1
    20a4:	06 17       	cp	r16, r22
    20a6:	17 07       	cpc	r17, r23
    20a8:	b0 f0       	brcs	.+44     	; 0x20d6 <realloc+0x68>
    20aa:	05 30       	cpi	r16, 0x05	; 5
    20ac:	11 05       	cpc	r17, r1
    20ae:	08 f4       	brcc	.+2      	; 0x20b2 <realloc+0x44>
    20b0:	9b c0       	rjmp	.+310    	; 0x21e8 <realloc+0x17a>
    20b2:	c8 01       	movw	r24, r16
    20b4:	04 97       	sbiw	r24, 0x04	; 4
    20b6:	86 17       	cp	r24, r22
    20b8:	97 07       	cpc	r25, r23
    20ba:	08 f4       	brcc	.+2      	; 0x20be <realloc+0x50>
    20bc:	95 c0       	rjmp	.+298    	; 0x21e8 <realloc+0x17a>
    20be:	02 50       	subi	r16, 0x02	; 2
    20c0:	11 09       	sbc	r17, r1
    20c2:	06 1b       	sub	r16, r22
    20c4:	17 0b       	sbc	r17, r23
    20c6:	01 93       	st	Z+, r16
    20c8:	11 93       	st	Z+, r17
    20ca:	6d 93       	st	X+, r22
    20cc:	7c 93       	st	X, r23
    20ce:	cf 01       	movw	r24, r30
    20d0:	0e 94 ae 0f 	call	0x1f5c	; 0x1f5c <free>
    20d4:	89 c0       	rjmp	.+274    	; 0x21e8 <realloc+0x17a>
    20d6:	5b 01       	movw	r10, r22
    20d8:	a0 1a       	sub	r10, r16
    20da:	b1 0a       	sbc	r11, r17
    20dc:	4c 01       	movw	r8, r24
    20de:	80 0e       	add	r8, r16
    20e0:	91 1e       	adc	r9, r17
    20e2:	a0 91 76 02 	lds	r26, 0x0276	; 0x800276 <__flp>
    20e6:	b0 91 77 02 	lds	r27, 0x0277	; 0x800277 <__flp+0x1>
    20ea:	61 2c       	mov	r6, r1
    20ec:	71 2c       	mov	r7, r1
    20ee:	e1 2c       	mov	r14, r1
    20f0:	f1 2c       	mov	r15, r1
    20f2:	10 97       	sbiw	r26, 0x00	; 0
    20f4:	09 f4       	brne	.+2      	; 0x20f8 <realloc+0x8a>
    20f6:	46 c0       	rjmp	.+140    	; 0x2184 <realloc+0x116>
    20f8:	8d 91       	ld	r24, X+
    20fa:	9c 91       	ld	r25, X
    20fc:	11 97       	sbiw	r26, 0x01	; 1
    20fe:	a8 15       	cp	r26, r8
    2100:	b9 05       	cpc	r27, r9
    2102:	b1 f5       	brne	.+108    	; 0x2170 <realloc+0x102>
    2104:	6c 01       	movw	r12, r24
    2106:	42 e0       	ldi	r20, 0x02	; 2
    2108:	c4 0e       	add	r12, r20
    210a:	d1 1c       	adc	r13, r1
    210c:	ca 14       	cp	r12, r10
    210e:	db 04       	cpc	r13, r11
    2110:	78 f1       	brcs	.+94     	; 0x2170 <realloc+0x102>
    2112:	4c 01       	movw	r8, r24
    2114:	8a 18       	sub	r8, r10
    2116:	9b 08       	sbc	r9, r11
    2118:	64 01       	movw	r12, r8
    211a:	42 e0       	ldi	r20, 0x02	; 2
    211c:	c4 0e       	add	r12, r20
    211e:	d1 1c       	adc	r13, r1
    2120:	12 96       	adiw	r26, 0x02	; 2
    2122:	bc 90       	ld	r11, X
    2124:	12 97       	sbiw	r26, 0x02	; 2
    2126:	13 96       	adiw	r26, 0x03	; 3
    2128:	ac 91       	ld	r26, X
    212a:	b5 e0       	ldi	r27, 0x05	; 5
    212c:	cb 16       	cp	r12, r27
    212e:	d1 04       	cpc	r13, r1
    2130:	40 f0       	brcs	.+16     	; 0x2142 <realloc+0xd4>
    2132:	b2 82       	std	Z+2, r11	; 0x02
    2134:	a3 83       	std	Z+3, r26	; 0x03
    2136:	91 82       	std	Z+1, r9	; 0x01
    2138:	80 82       	st	Z, r8
    213a:	d9 01       	movw	r26, r18
    213c:	6d 93       	st	X+, r22
    213e:	7c 93       	st	X, r23
    2140:	09 c0       	rjmp	.+18     	; 0x2154 <realloc+0xe6>
    2142:	0e 5f       	subi	r16, 0xFE	; 254
    2144:	1f 4f       	sbci	r17, 0xFF	; 255
    2146:	80 0f       	add	r24, r16
    2148:	91 1f       	adc	r25, r17
    214a:	f9 01       	movw	r30, r18
    214c:	91 83       	std	Z+1, r25	; 0x01
    214e:	80 83       	st	Z, r24
    2150:	eb 2d       	mov	r30, r11
    2152:	fa 2f       	mov	r31, r26
    2154:	e1 14       	cp	r14, r1
    2156:	f1 04       	cpc	r15, r1
    2158:	31 f0       	breq	.+12     	; 0x2166 <realloc+0xf8>
    215a:	d7 01       	movw	r26, r14
    215c:	13 96       	adiw	r26, 0x03	; 3
    215e:	fc 93       	st	X, r31
    2160:	ee 93       	st	-X, r30
    2162:	12 97       	sbiw	r26, 0x02	; 2
    2164:	41 c0       	rjmp	.+130    	; 0x21e8 <realloc+0x17a>
    2166:	f0 93 77 02 	sts	0x0277, r31	; 0x800277 <__flp+0x1>
    216a:	e0 93 76 02 	sts	0x0276, r30	; 0x800276 <__flp>
    216e:	3c c0       	rjmp	.+120    	; 0x21e8 <realloc+0x17a>
    2170:	68 16       	cp	r6, r24
    2172:	79 06       	cpc	r7, r25
    2174:	08 f4       	brcc	.+2      	; 0x2178 <realloc+0x10a>
    2176:	3c 01       	movw	r6, r24
    2178:	7d 01       	movw	r14, r26
    217a:	12 96       	adiw	r26, 0x02	; 2
    217c:	0d 90       	ld	r0, X+
    217e:	bc 91       	ld	r27, X
    2180:	a0 2d       	mov	r26, r0
    2182:	b7 cf       	rjmp	.-146    	; 0x20f2 <realloc+0x84>
    2184:	80 91 74 02 	lds	r24, 0x0274	; 0x800274 <__brkval>
    2188:	90 91 75 02 	lds	r25, 0x0275	; 0x800275 <__brkval+0x1>
    218c:	88 16       	cp	r8, r24
    218e:	99 06       	cpc	r9, r25
    2190:	e1 f4       	brne	.+56     	; 0x21ca <realloc+0x15c>
    2192:	66 16       	cp	r6, r22
    2194:	77 06       	cpc	r7, r23
    2196:	c8 f4       	brcc	.+50     	; 0x21ca <realloc+0x15c>
    2198:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
    219c:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
    21a0:	00 97       	sbiw	r24, 0x00	; 0
    21a2:	41 f4       	brne	.+16     	; 0x21b4 <realloc+0x146>
    21a4:	8d b7       	in	r24, 0x3d	; 61
    21a6:	9e b7       	in	r25, 0x3e	; 62
    21a8:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    21ac:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    21b0:	84 1b       	sub	r24, r20
    21b2:	95 0b       	sbc	r25, r21
    21b4:	e8 17       	cp	r30, r24
    21b6:	f9 07       	cpc	r31, r25
    21b8:	c8 f4       	brcc	.+50     	; 0x21ec <realloc+0x17e>
    21ba:	f0 93 75 02 	sts	0x0275, r31	; 0x800275 <__brkval+0x1>
    21be:	e0 93 74 02 	sts	0x0274, r30	; 0x800274 <__brkval>
    21c2:	f9 01       	movw	r30, r18
    21c4:	71 83       	std	Z+1, r23	; 0x01
    21c6:	60 83       	st	Z, r22
    21c8:	0f c0       	rjmp	.+30     	; 0x21e8 <realloc+0x17a>
    21ca:	cb 01       	movw	r24, r22
    21cc:	0e 94 16 0f 	call	0x1e2c	; 0x1e2c <malloc>
    21d0:	7c 01       	movw	r14, r24
    21d2:	00 97       	sbiw	r24, 0x00	; 0
    21d4:	59 f0       	breq	.+22     	; 0x21ec <realloc+0x17e>
    21d6:	a8 01       	movw	r20, r16
    21d8:	be 01       	movw	r22, r28
    21da:	0e 94 2d 11 	call	0x225a	; 0x225a <memcpy>
    21de:	ce 01       	movw	r24, r28
    21e0:	0e 94 ae 0f 	call	0x1f5c	; 0x1f5c <free>
    21e4:	c7 01       	movw	r24, r14
    21e6:	04 c0       	rjmp	.+8      	; 0x21f0 <realloc+0x182>
    21e8:	ce 01       	movw	r24, r28
    21ea:	02 c0       	rjmp	.+4      	; 0x21f0 <realloc+0x182>
    21ec:	80 e0       	ldi	r24, 0x00	; 0
    21ee:	90 e0       	ldi	r25, 0x00	; 0
    21f0:	cd b7       	in	r28, 0x3d	; 61
    21f2:	de b7       	in	r29, 0x3e	; 62
    21f4:	ee e0       	ldi	r30, 0x0E	; 14
    21f6:	0c 94 10 12 	jmp	0x2420	; 0x2420 <__epilogue_restores__+0x8>

000021fa <atol>:
    21fa:	1f 93       	push	r17
    21fc:	fc 01       	movw	r30, r24
    21fe:	99 27       	eor	r25, r25
    2200:	88 27       	eor	r24, r24
    2202:	bc 01       	movw	r22, r24
    2204:	e8 94       	clt
    2206:	11 91       	ld	r17, Z+
    2208:	10 32       	cpi	r17, 0x20	; 32
    220a:	e9 f3       	breq	.-6      	; 0x2206 <atol+0xc>
    220c:	19 30       	cpi	r17, 0x09	; 9
    220e:	10 f0       	brcs	.+4      	; 0x2214 <atol+0x1a>
    2210:	1e 30       	cpi	r17, 0x0E	; 14
    2212:	c8 f3       	brcs	.-14     	; 0x2206 <atol+0xc>
    2214:	1b 32       	cpi	r17, 0x2B	; 43
    2216:	51 f0       	breq	.+20     	; 0x222c <atol+0x32>
    2218:	1d 32       	cpi	r17, 0x2D	; 45
    221a:	49 f4       	brne	.+18     	; 0x222e <atol+0x34>
    221c:	68 94       	set
    221e:	06 c0       	rjmp	.+12     	; 0x222c <atol+0x32>
    2220:	0e 94 57 11 	call	0x22ae	; 0x22ae <__mulsi_const_10>
    2224:	61 0f       	add	r22, r17
    2226:	71 1d       	adc	r23, r1
    2228:	81 1d       	adc	r24, r1
    222a:	91 1d       	adc	r25, r1
    222c:	11 91       	ld	r17, Z+
    222e:	10 53       	subi	r17, 0x30	; 48
    2230:	1a 30       	cpi	r17, 0x0A	; 10
    2232:	b0 f3       	brcs	.-20     	; 0x2220 <atol+0x26>
    2234:	3e f4       	brtc	.+14     	; 0x2244 <atol+0x4a>
    2236:	90 95       	com	r25
    2238:	80 95       	com	r24
    223a:	70 95       	com	r23
    223c:	61 95       	neg	r22
    223e:	7f 4f       	sbci	r23, 0xFF	; 255
    2240:	8f 4f       	sbci	r24, 0xFF	; 255
    2242:	9f 4f       	sbci	r25, 0xFF	; 255
    2244:	1f 91       	pop	r17
    2246:	08 95       	ret

00002248 <memcpy_P>:
    2248:	fb 01       	movw	r30, r22
    224a:	dc 01       	movw	r26, r24
    224c:	02 c0       	rjmp	.+4      	; 0x2252 <memcpy_P+0xa>
    224e:	05 90       	lpm	r0, Z+
    2250:	0d 92       	st	X+, r0
    2252:	41 50       	subi	r20, 0x01	; 1
    2254:	50 40       	sbci	r21, 0x00	; 0
    2256:	d8 f7       	brcc	.-10     	; 0x224e <memcpy_P+0x6>
    2258:	08 95       	ret

0000225a <memcpy>:
    225a:	fb 01       	movw	r30, r22
    225c:	dc 01       	movw	r26, r24
    225e:	02 c0       	rjmp	.+4      	; 0x2264 <memcpy+0xa>
    2260:	01 90       	ld	r0, Z+
    2262:	0d 92       	st	X+, r0
    2264:	41 50       	subi	r20, 0x01	; 1
    2266:	50 40       	sbci	r21, 0x00	; 0
    2268:	d8 f7       	brcc	.-10     	; 0x2260 <memcpy+0x6>
    226a:	08 95       	ret

0000226c <strcpy>:
    226c:	fb 01       	movw	r30, r22
    226e:	dc 01       	movw	r26, r24
    2270:	01 90       	ld	r0, Z+
    2272:	0d 92       	st	X+, r0
    2274:	00 20       	and	r0, r0
    2276:	e1 f7       	brne	.-8      	; 0x2270 <strcpy+0x4>
    2278:	08 95       	ret

0000227a <ltoa>:
    227a:	25 32       	cpi	r18, 0x25	; 37
    227c:	31 05       	cpc	r19, r1
    227e:	20 f4       	brcc	.+8      	; 0x2288 <ltoa+0xe>
    2280:	22 30       	cpi	r18, 0x02	; 2
    2282:	10 f0       	brcs	.+4      	; 0x2288 <ltoa+0xe>
    2284:	0c 94 48 11 	jmp	0x2290	; 0x2290 <__ltoa_ncheck>
    2288:	fa 01       	movw	r30, r20
    228a:	10 82       	st	Z, r1
    228c:	ca 01       	movw	r24, r20
    228e:	08 95       	ret

00002290 <__ltoa_ncheck>:
    2290:	bb 27       	eor	r27, r27
    2292:	2a 30       	cpi	r18, 0x0A	; 10
    2294:	51 f4       	brne	.+20     	; 0x22aa <__ltoa_ncheck+0x1a>
    2296:	99 23       	and	r25, r25
    2298:	42 f4       	brpl	.+16     	; 0x22aa <__ltoa_ncheck+0x1a>
    229a:	bd e2       	ldi	r27, 0x2D	; 45
    229c:	90 95       	com	r25
    229e:	80 95       	com	r24
    22a0:	70 95       	com	r23
    22a2:	61 95       	neg	r22
    22a4:	7f 4f       	sbci	r23, 0xFF	; 255
    22a6:	8f 4f       	sbci	r24, 0xFF	; 255
    22a8:	9f 4f       	sbci	r25, 0xFF	; 255
    22aa:	0c 94 6d 11 	jmp	0x22da	; 0x22da <__ultoa_common>

000022ae <__mulsi_const_10>:
    22ae:	59 2f       	mov	r21, r25
    22b0:	48 2f       	mov	r20, r24
    22b2:	37 2f       	mov	r19, r23
    22b4:	26 2f       	mov	r18, r22
    22b6:	66 0f       	add	r22, r22
    22b8:	77 1f       	adc	r23, r23
    22ba:	88 1f       	adc	r24, r24
    22bc:	99 1f       	adc	r25, r25
    22be:	66 0f       	add	r22, r22
    22c0:	77 1f       	adc	r23, r23
    22c2:	88 1f       	adc	r24, r24
    22c4:	99 1f       	adc	r25, r25
    22c6:	62 0f       	add	r22, r18
    22c8:	73 1f       	adc	r23, r19
    22ca:	84 1f       	adc	r24, r20
    22cc:	95 1f       	adc	r25, r21
    22ce:	66 0f       	add	r22, r22
    22d0:	77 1f       	adc	r23, r23
    22d2:	88 1f       	adc	r24, r24
    22d4:	99 1f       	adc	r25, r25
    22d6:	08 95       	ret

000022d8 <__ultoa_ncheck>:
    22d8:	bb 27       	eor	r27, r27

000022da <__ultoa_common>:
    22da:	fa 01       	movw	r30, r20
    22dc:	a6 2f       	mov	r26, r22
    22de:	62 17       	cp	r22, r18
    22e0:	71 05       	cpc	r23, r1
    22e2:	81 05       	cpc	r24, r1
    22e4:	91 05       	cpc	r25, r1
    22e6:	33 0b       	sbc	r19, r19
    22e8:	30 fb       	bst	r19, 0
    22ea:	66 f0       	brts	.+24     	; 0x2304 <__ultoa_common+0x2a>
    22ec:	aa 27       	eor	r26, r26
    22ee:	66 0f       	add	r22, r22
    22f0:	77 1f       	adc	r23, r23
    22f2:	88 1f       	adc	r24, r24
    22f4:	99 1f       	adc	r25, r25
    22f6:	aa 1f       	adc	r26, r26
    22f8:	a2 17       	cp	r26, r18
    22fa:	10 f0       	brcs	.+4      	; 0x2300 <__ultoa_common+0x26>
    22fc:	a2 1b       	sub	r26, r18
    22fe:	63 95       	inc	r22
    2300:	38 50       	subi	r19, 0x08	; 8
    2302:	a9 f7       	brne	.-22     	; 0x22ee <__ultoa_common+0x14>
    2304:	a0 5d       	subi	r26, 0xD0	; 208
    2306:	aa 33       	cpi	r26, 0x3A	; 58
    2308:	08 f0       	brcs	.+2      	; 0x230c <__ultoa_common+0x32>
    230a:	a9 5d       	subi	r26, 0xD9	; 217
    230c:	a1 93       	st	Z+, r26
    230e:	36 f7       	brtc	.-52     	; 0x22dc <__ultoa_common+0x2>
    2310:	b1 11       	cpse	r27, r1
    2312:	b1 93       	st	Z+, r27
    2314:	10 82       	st	Z, r1
    2316:	ca 01       	movw	r24, r20
    2318:	0c 94 8e 11 	jmp	0x231c	; 0x231c <strrev>

0000231c <strrev>:
    231c:	dc 01       	movw	r26, r24
    231e:	fc 01       	movw	r30, r24
    2320:	67 2f       	mov	r22, r23
    2322:	71 91       	ld	r23, Z+
    2324:	77 23       	and	r23, r23
    2326:	e1 f7       	brne	.-8      	; 0x2320 <strrev+0x4>
    2328:	32 97       	sbiw	r30, 0x02	; 2
    232a:	04 c0       	rjmp	.+8      	; 0x2334 <strrev+0x18>
    232c:	7c 91       	ld	r23, X
    232e:	6d 93       	st	X+, r22
    2330:	70 83       	st	Z, r23
    2332:	62 91       	ld	r22, -Z
    2334:	ae 17       	cp	r26, r30
    2336:	bf 07       	cpc	r27, r31
    2338:	c8 f3       	brcs	.-14     	; 0x232c <strrev+0x10>
    233a:	08 95       	ret

0000233c <eeprom_read_block>:
    233c:	dc 01       	movw	r26, r24
    233e:	cb 01       	movw	r24, r22

00002340 <eeprom_read_blraw>:
    2340:	fc 01       	movw	r30, r24
    2342:	f9 99       	sbic	0x1f, 1	; 31
    2344:	fe cf       	rjmp	.-4      	; 0x2342 <eeprom_read_blraw+0x2>
    2346:	06 c0       	rjmp	.+12     	; 0x2354 <eeprom_read_blraw+0x14>
    2348:	f2 bd       	out	0x22, r31	; 34
    234a:	e1 bd       	out	0x21, r30	; 33
    234c:	f8 9a       	sbi	0x1f, 0	; 31
    234e:	31 96       	adiw	r30, 0x01	; 1
    2350:	00 b4       	in	r0, 0x20	; 32
    2352:	0d 92       	st	X+, r0
    2354:	41 50       	subi	r20, 0x01	; 1
    2356:	50 40       	sbci	r21, 0x00	; 0
    2358:	b8 f7       	brcc	.-18     	; 0x2348 <eeprom_read_blraw+0x8>
    235a:	08 95       	ret

0000235c <eeprom_read_byte>:
    235c:	f9 99       	sbic	0x1f, 1	; 31
    235e:	fe cf       	rjmp	.-4      	; 0x235c <eeprom_read_byte>
    2360:	92 bd       	out	0x22, r25	; 34
    2362:	81 bd       	out	0x21, r24	; 33
    2364:	f8 9a       	sbi	0x1f, 0	; 31
    2366:	99 27       	eor	r25, r25
    2368:	80 b5       	in	r24, 0x20	; 32
    236a:	08 95       	ret

0000236c <eeprom_update_block>:
    236c:	dc 01       	movw	r26, r24
    236e:	a4 0f       	add	r26, r20
    2370:	b5 1f       	adc	r27, r21
    2372:	41 50       	subi	r20, 0x01	; 1
    2374:	50 40       	sbci	r21, 0x00	; 0
    2376:	48 f0       	brcs	.+18     	; 0x238a <eeprom_update_block+0x1e>
    2378:	cb 01       	movw	r24, r22
    237a:	84 0f       	add	r24, r20
    237c:	95 1f       	adc	r25, r21
    237e:	2e 91       	ld	r18, -X
    2380:	0e 94 c7 11 	call	0x238e	; 0x238e <eeprom_update_r18>
    2384:	41 50       	subi	r20, 0x01	; 1
    2386:	50 40       	sbci	r21, 0x00	; 0
    2388:	d0 f7       	brcc	.-12     	; 0x237e <eeprom_update_block+0x12>
    238a:	08 95       	ret

0000238c <eeprom_update_byte>:
    238c:	26 2f       	mov	r18, r22

0000238e <eeprom_update_r18>:
    238e:	f9 99       	sbic	0x1f, 1	; 31
    2390:	fe cf       	rjmp	.-4      	; 0x238e <eeprom_update_r18>
    2392:	92 bd       	out	0x22, r25	; 34
    2394:	81 bd       	out	0x21, r24	; 33
    2396:	f8 9a       	sbi	0x1f, 0	; 31
    2398:	01 97       	sbiw	r24, 0x01	; 1
    239a:	00 b4       	in	r0, 0x20	; 32
    239c:	02 16       	cp	r0, r18
    239e:	39 f0       	breq	.+14     	; 0x23ae <eeprom_update_r18+0x20>
    23a0:	1f ba       	out	0x1f, r1	; 31
    23a2:	20 bd       	out	0x20, r18	; 32
    23a4:	0f b6       	in	r0, 0x3f	; 63
    23a6:	f8 94       	cli
    23a8:	fa 9a       	sbi	0x1f, 2	; 31
    23aa:	f9 9a       	sbi	0x1f, 1	; 31
    23ac:	0f be       	out	0x3f, r0	; 63
    23ae:	08 95       	ret

000023b0 <eeprom_write_block>:
    23b0:	dc 01       	movw	r26, r24
    23b2:	cb 01       	movw	r24, r22
    23b4:	03 c0       	rjmp	.+6      	; 0x23bc <eeprom_write_block+0xc>
    23b6:	2d 91       	ld	r18, X+
    23b8:	0e 94 e3 11 	call	0x23c6	; 0x23c6 <eeprom_write_r18>
    23bc:	41 50       	subi	r20, 0x01	; 1
    23be:	50 40       	sbci	r21, 0x00	; 0
    23c0:	d0 f7       	brcc	.-12     	; 0x23b6 <eeprom_write_block+0x6>
    23c2:	08 95       	ret

000023c4 <eeprom_write_byte>:
    23c4:	26 2f       	mov	r18, r22

000023c6 <eeprom_write_r18>:
    23c6:	f9 99       	sbic	0x1f, 1	; 31
    23c8:	fe cf       	rjmp	.-4      	; 0x23c6 <eeprom_write_r18>
    23ca:	1f ba       	out	0x1f, r1	; 31
    23cc:	92 bd       	out	0x22, r25	; 34
    23ce:	81 bd       	out	0x21, r24	; 33
    23d0:	20 bd       	out	0x20, r18	; 32
    23d2:	0f b6       	in	r0, 0x3f	; 63
    23d4:	f8 94       	cli
    23d6:	fa 9a       	sbi	0x1f, 2	; 31
    23d8:	f9 9a       	sbi	0x1f, 1	; 31
    23da:	0f be       	out	0x3f, r0	; 63
    23dc:	01 96       	adiw	r24, 0x01	; 1
    23de:	08 95       	ret

000023e0 <__prologue_saves__>:
    23e0:	2f 92       	push	r2
    23e2:	3f 92       	push	r3
    23e4:	4f 92       	push	r4
    23e6:	5f 92       	push	r5
    23e8:	6f 92       	push	r6
    23ea:	7f 92       	push	r7
    23ec:	8f 92       	push	r8
    23ee:	9f 92       	push	r9
    23f0:	af 92       	push	r10
    23f2:	bf 92       	push	r11
    23f4:	cf 92       	push	r12
    23f6:	df 92       	push	r13
    23f8:	ef 92       	push	r14
    23fa:	ff 92       	push	r15
    23fc:	0f 93       	push	r16
    23fe:	1f 93       	push	r17
    2400:	cf 93       	push	r28
    2402:	df 93       	push	r29
    2404:	cd b7       	in	r28, 0x3d	; 61
    2406:	de b7       	in	r29, 0x3e	; 62
    2408:	ca 1b       	sub	r28, r26
    240a:	db 0b       	sbc	r29, r27
    240c:	0f b6       	in	r0, 0x3f	; 63
    240e:	f8 94       	cli
    2410:	de bf       	out	0x3e, r29	; 62
    2412:	0f be       	out	0x3f, r0	; 63
    2414:	cd bf       	out	0x3d, r28	; 61
    2416:	09 94       	ijmp

00002418 <__epilogue_restores__>:
    2418:	2a 88       	ldd	r2, Y+18	; 0x12
    241a:	39 88       	ldd	r3, Y+17	; 0x11
    241c:	48 88       	ldd	r4, Y+16	; 0x10
    241e:	5f 84       	ldd	r5, Y+15	; 0x0f
    2420:	6e 84       	ldd	r6, Y+14	; 0x0e
    2422:	7d 84       	ldd	r7, Y+13	; 0x0d
    2424:	8c 84       	ldd	r8, Y+12	; 0x0c
    2426:	9b 84       	ldd	r9, Y+11	; 0x0b
    2428:	aa 84       	ldd	r10, Y+10	; 0x0a
    242a:	b9 84       	ldd	r11, Y+9	; 0x09
    242c:	c8 84       	ldd	r12, Y+8	; 0x08
    242e:	df 80       	ldd	r13, Y+7	; 0x07
    2430:	ee 80       	ldd	r14, Y+6	; 0x06
    2432:	fd 80       	ldd	r15, Y+5	; 0x05
    2434:	0c 81       	ldd	r16, Y+4	; 0x04
    2436:	1b 81       	ldd	r17, Y+3	; 0x03
    2438:	aa 81       	ldd	r26, Y+2	; 0x02
    243a:	b9 81       	ldd	r27, Y+1	; 0x01
    243c:	ce 0f       	add	r28, r30
    243e:	d1 1d       	adc	r29, r1
    2440:	0f b6       	in	r0, 0x3f	; 63
    2442:	f8 94       	cli
    2444:	de bf       	out	0x3e, r29	; 62
    2446:	0f be       	out	0x3f, r0	; 63
    2448:	cd bf       	out	0x3d, r28	; 61
    244a:	ed 01       	movw	r28, r26
    244c:	08 95       	ret

0000244e <_exit>:
    244e:	f8 94       	cli

00002450 <__stop_program>:
    2450:	ff cf       	rjmp	.-2      	; 0x2450 <__stop_program>
