# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Oled_boyy.srcs/sources_1/imports/Raul/Downloads/FF.vhd" \
"../../../../Oled_boyy.srcs/sources_1/new/ascii.vhd" \
"../../../../Oled_boyy.srcs/sources_1/imports/Raul/Downloads/debouncer.vhd" \
"../../../../Oled_boyy.srcs/sources_1/new/delay.vhd" \
"../../../../Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd" \
"../../../../Oled_boyy.srcs/sources_1/imports/Raul/Downloads/fifo_8by32.vhd" \
"../../../../Oled_boyy.srcs/sources_1/new/oled_ex.vhd" \
"../../../../Oled_boyy.srcs/sources_1/new/oled_init.vhd" \
"../../../../Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd" \
"../../../../Oled_boyy.srcs/sources_1/imports/Raul/Desktop/test_setup/test_setup.srcs/sources_1/new/test_setup_for_ram.vhd" \
"../../../../Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd" \

# Do not sort compile order
nosort
