# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2000 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon Feb 01 15:44:33 2010
# 
# Allegro PCB Router V15.2 made 2005/05/31 at 13:56:21
# Running on: 08upi09010, OS Version: WindowsNT 5.1.2600, Architecture: Intel Pentium II
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:\PSD_Data\Projects\DSPM6\worklib\digital_dspblock_m6\physical\digital_dspblock_m6_8.dsn
# Batch File Name: pasde.do
# Did File Name: C:\PSD_Data\Projects\DSPM6\worklib\digital_dspblock_m6\physical\specctra.did
# Current time = Mon Feb 01 15:44:33 2010
# PCB C:\PSD_Data\Projects\DSPM6\worklib\digital_dspblock_m6\physical
# Master Unit set up as: MM 100000
# PCB Limits xlo= -8.8918 ylo=-11.2200 xhi=199.4228 yhi=123.5610
# Total 339 Images Consolidated.
# <<ERROR:>> Padstack RC0600X0300TS_MASK contains shapes without any size,
#            please check the definition of the padstack in the design file.
# Via VIA0700X0300 z=1, 4 xlo= -0.3500 ylo= -0.3500 xhi=  0.3500 yhi=  0.3500
# Via VIA1600X1000 z=1, 4 xlo= -0.8000 ylo= -0.8000 xhi=  0.8000 yhi=  0.8000
# 
#    VIA        TOP          INT1          INT2        BOTTOM   
# 
#    TOP  ------------  VIA0700X0300  VIA0700X0300  VIA0700X0300
#   INT1  VIA0700X0300  ------------  VIA0700X0300  VIA0700X0300
#   INT2  VIA0700X0300  VIA0700X0300  ------------  VIA0700X0300
# BOTTOM  VIA0700X0300  VIA0700X0300  VIA0700X0300  ------------
# 
# <<WARNING:>> The * character appears in a net name.
# * has been disabled as a wildcard character for nets.
# You can use the wildcard command to change the wildcard character.
# <<WARNING:>> Potential non fixed positive shape alignment with the host CAD system exists.
#              Specctra does not perform any operations to remove or identify slivers and isolations.
#              If the host CAD system performs such an operation, the user may experience unrouted
#              or DRC alignment issues.
#              The user must perform final unrouted/DRC validation within the host CAD system.
# Wires Processed 2111, Vias Processed 844
# Using colormap in design file.
# Layers Processed: Signal Layers 4
# Layers Processed: Power Layers 2
# Components Placed 383, Images Processed 428, Padstacks Processed 124
# Nets Processed 465, Net Terminals 2638
# PCB Area=22195.174  EIC=128  Area/EIC=173.400  SMDs=352
# Total Pin Count: 1792
# Net DGND uses split power plane.
# Net '-5VMA' uses split power plane.
# Net +5VMA uses split power plane.
# Net +3.3VDD uses split power plane.
# Signal Connections Created 14
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer INT1 Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer INT2 Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:\PSD_Data\Projects\DSPM6\worklib\digital_dspblock_m6\physical\digital_dspblock_m6_8.dsn
# Nets 465 Connections 1329 Unroutes 71
# Signal Layers 4 Power Layers 2
# Wire Junctions 152, at vias 56 Total Vias 825
# Percent Connected    0.00
# Manhattan Length 17101.6571 Horizontal 10711.9223 Vertical 6389.7349
# Routed Length 15337.6248 Horizontal 10135.0716 Vertical 7630.9820
# Ratio Actual / Manhattan   0.8969
# Unconnected Length 902.5255 Horizontal 485.1819 Vertical 417.3436
# Total Conflicts: 3288 (Cross: 0, Clear: 3288, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:39  Elapsed Time = 0:00:40
# Loading Do File pasde.do ...
# Loading Do File C:\PSD_Data\Projects\DSPM6\worklib\digital_dspblock_m6\physical\digital_dspblock_m6_8_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:\DOCUME~1\SENZEN~1\LOCALS~1\Temp\#Taaaabm04856.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net COS_CORRECT Selected.
# Net CS_R2_CORRECT Selected.
# Net EMU Selected.
# Net TMS_DSP Selected.
# Net TRST_DSP Selected.
# Net TDO_DSP Selected.
# Net TDI_DSP Selected.
# Net TCK_DSP Selected.
set route_diagonal 4
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction INT1 horizontal
unselect layer INT1
# <<WARNING:>> IRoute: Interactive layer(s) disabled for autorouting: INT1
unprotect layer_wires INT1
# Wires on layer INT1 were Unprotected.
direction INT2 horizontal
select layer INT2
unprotect layer_wires INT2
# Wires on layer INT2 were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Mon Feb 01 15:45:47 2010
# 
#    VIA        TOP          INT1          INT2        BOTTOM   
# 
#    TOP  ------------  VIA0700X0300  VIA0700X0300  VIA0700X0300
#   INT1  VIA0700X0300  ------------  VIA0700X0300  VIA0700X0300
#   INT2  VIA0700X0300  VIA0700X0300  ------------  VIA0700X0300
# BOTTOM  VIA0700X0300  VIA0700X0300  VIA0700X0300  ------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer INT1 Off  Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer INT2 Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- C:\PSD_Data\Projects\DSPM6\worklib\digital_dspblock_m6\physical\digital_dspblock_m6_8.dsn
# Nets 465 Connections 1329 Unroutes 71
# Signal Layers 4 Power Layers 2
# Wire Junctions 152, at vias 56 Total Vias 825
# Percent Connected    0.00
# Manhattan Length 17101.6571 Horizontal 10711.9223 Vertical 6389.7349
# Routed Length 15337.6248 Horizontal 10135.0716 Vertical 7630.9820
# Ratio Actual / Manhattan   0.8969
# Unconnected Length 902.5255 Horizontal 485.1819 Vertical 417.3436
# Start Route Pass 1 of 25
# Routing 22 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 3345 (Cross: 80, Clear: 3265, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 63
# Attempts 18 Successes 18 Failures 0 Vias 840
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 39 wires.
# 2 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 3293 (Cross: 39, Clear: 3254, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 63
# Attempts 22 Successes 22 Failures 0 Vias 807
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# Conflict Reduction  0.0155
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 39 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 3291 (Cross: 34, Clear: 3257, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 63
# Attempts 20 Successes 19 Failures 1 Vias 808
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# Conflict Reduction  0.0006
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 40 wires.
# Total Conflicts: 3303 (Cross: 41, Clear: 3262, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 63
# Attempts 20 Successes 20 Failures 0 Vias 809
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# Conflict Reduction -0.0036
# End Pass 4 of 25
# Start Route Pass 5 of 25
# Routing 42 wires.
# 6 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 3259 (Cross: 12, Clear: 3247, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 63
# Attempts 21 Successes 21 Failures 0 Vias 812
# Cpu Time = 0:00:02  Elapsed Time = 0:00:04
# Conflict Reduction  0.0133
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 6 of 25
# Routing 24 wires.
# 2 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 2706 (Cross: 5, Clear: 2701, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 16 Successes 16 Failures 0 Vias 820
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# End Pass 6 of 25
# Start Route Pass 7 of 25
# Routing 15 wires.
# 2 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2701 (Cross: 3, Clear: 2698, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 81
# Attempts 11 Successes 11 Failures 0 Vias 820
# Cpu Time = 0:00:03  Elapsed Time = 0:00:02
# End Pass 7 of 25
# Start Route Pass 8 of 25
# Routing 19 wires.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2695 (Cross: 3, Clear: 2692, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 15 Successes 15 Failures 0 Vias 819
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 8 of 25
# Start Route Pass 9 of 25
# Routing 12 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2707 (Cross: 6, Clear: 2701, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 12 Successes 12 Failures 0 Vias 817
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# End Pass 9 of 25
# Start Route Pass 10 of 25
# Routing 19 wires.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2708 (Cross: 3, Clear: 2705, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 12 Successes 12 Failures 0 Vias 820
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 10 of 25
# Start Route Pass 11 of 25
# Routing 10 wires.
# 1 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2689 (Cross: 2, Clear: 2687, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 8 Successes 8 Failures 0 Vias 820
# Cpu Time = 0:00:03  Elapsed Time = 0:00:02
# End Pass 11 of 25
# Start Route Pass 12 of 25
# Routing 12 wires.
# 1 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2691 (Cross: 3, Clear: 2688, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 8 Successes 8 Failures 0 Vias 821
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 12 of 25
# Start Route Pass 13 of 25
# Routing 8 wires.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2693 (Cross: 2, Clear: 2691, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 6 Successes 6 Failures 0 Vias 820
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 13 of 25
# Start Route Pass 14 of 25
# Routing 14 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2689 (Cross: 2, Clear: 2687, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 7 Successes 7 Failures 0 Vias 819
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 14 of 25
# Start Route Pass 15 of 25
# Routing 7 wires.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2697 (Cross: 2, Clear: 2695, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 6 Successes 5 Failures 1 Vias 820
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# End Pass 15 of 25
# Start Route Pass 16 of 25
# Routing 12 wires.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2689 (Cross: 2, Clear: 2687, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 7 Successes 7 Failures 0 Vias 820
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 16 of 25
# Start Route Pass 17 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2689 (Cross: 2, Clear: 2687, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 4 Successes 4 Failures 0 Vias 820
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 17 of 25
# Start Route Pass 18 of 25
# Routing 9 wires.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2689 (Cross: 2, Clear: 2687, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 6 Successes 6 Failures 0 Vias 820
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# End Pass 18 of 25
# Start Route Pass 19 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2689 (Cross: 2, Clear: 2687, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 4 Successes 4 Failures 0 Vias 820
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 19 of 25
# Start Route Pass 20 of 25
# Routing 9 wires.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2692 (Cross: 2, Clear: 2690, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 6 Successes 6 Failures 0 Vias 820
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# End Pass 20 of 25
# Start Route Pass 21 of 25
# Routing 6 wires.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2692 (Cross: 2, Clear: 2690, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 6 Successes 6 Failures 0 Vias 820
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 21 of 25
# Start Route Pass 22 of 25
# Routing 11 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2689 (Cross: 2, Clear: 2687, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 7 Successes 7 Failures 0 Vias 819
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 22 of 25
# Start Route Pass 23 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 2689 (Cross: 2, Clear: 2687, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 4 Successes 4 Failures 0 Vias 819
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# End Pass 23 of 25
# Start Route Pass 24 of 25
# Routing 10 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2689 (Cross: 2, Clear: 2687, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 6 Successes 6 Failures 0 Vias 819
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 24 of 25
# Start Route Pass 25 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2689 (Cross: 2, Clear: 2687, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 4 Successes 4 Failures 0 Vias 819
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# End Pass 25 of 25
# Cpu Time = 0:00:48  Elapsed Time = 0:00:54
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer INT1 Off  Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer INT2 Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    80|  3265|   0|   63|  840|    0|   0|  0|  0:00:02|  0:00:02|
# Route    |  2|    39|  3254|   0|   63|  807|    0|   0|  1|  0:00:02|  0:00:04|
# Route    |  3|    34|  3257|   1|   63|  808|    0|   0|  0|  0:00:02|  0:00:06|
# Route    |  4|    41|  3262|   0|   63|  809|    0|   0|  0|  0:00:02|  0:00:08|
# Route    |  5|    12|  3247|   0|   63|  812|    0|   0|  1|  0:00:02|  0:00:10|
# Route    |  6|     5|  2701|   0|   80|  820|    0|   0| 16|  0:00:02|  0:00:12|
# Route    |  7|     3|  2698|   0|   81|  820|    0|   0|  0|  0:00:03|  0:00:15|
# Route    |  8|     3|  2692|   0|   80|  819|    0|   0|  0|  0:00:02|  0:00:17|
# Route    |  9|     6|  2701|   0|   80|  817|    0|   0|  0|  0:00:02|  0:00:19|
# Route    | 10|     3|  2705|   0|   80|  820|    0|   0|  0|  0:00:02|  0:00:21|
# Route    | 11|     2|  2687|   0|   80|  820|    0|   0|  0|  0:00:03|  0:00:24|
# Route    | 12|     3|  2688|   0|   80|  821|    0|   0|  0|  0:00:02|  0:00:26|
# Route    | 13|     2|  2691|   0|   80|  820|    0|   0|  0|  0:00:02|  0:00:28|
# Route    | 14|     2|  2687|   0|   80|  819|    0|   0|  0|  0:00:02|  0:00:30|
# Route    | 15|     2|  2695|   1|   80|  820|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 16|     2|  2687|   0|   80|  820|    0|   0|  0|  0:00:02|  0:00:33|
# Route    | 17|     2|  2687|   0|   80|  820|    0|   0|  0|  0:00:02|  0:00:35|
# Route    | 18|     2|  2687|   0|   80|  820|    0|   0|  0|  0:00:01|  0:00:36|
# Route    | 19|     2|  2687|   0|   80|  820|    0|   0|  0|  0:00:02|  0:00:38|
# Route    | 20|     2|  2690|   0|   80|  820|    0|   0|  0|  0:00:01|  0:00:39|
# Route    | 21|     2|  2690|   0|   80|  820|    0|   0|  0|  0:00:02|  0:00:41|
# Route    | 22|     2|  2687|   0|   80|  819|    0|   0|  0|  0:00:02|  0:00:43|
# Route    | 23|     2|  2687|   0|   80|  819|    0|   0|  0|  0:00:01|  0:00:44|
# Route    | 24|     2|  2687|   0|   80|  819|    0|   0|  0|  0:00:02|  0:00:46|
# Route    | 25|     2|  2687|   0|   80|  819|    0|   0|  0|  0:00:01|  0:00:47|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger):   0
# Overall Routing Time: 0:00:47
# 
# Wiring Statistics ----------------- C:\PSD_Data\Projects\DSPM6\worklib\digital_dspblock_m6\physical\digital_dspblock_m6_8.dsn
# Nets 465 Connections 1329 Unroutes 80
# Signal Layers 4 Power Layers 2
# Wire Junctions 95, at vias 46 Total Vias 819
# Percent Connected    0.00
# Manhattan Length 17101.6571 Horizontal 10710.9412 Vertical 6390.7159
# Routed Length 16097.6869 Horizontal 10554.2723 Vertical 8027.0060
# Ratio Actual / Manhattan   0.9413
# Unconnected Length 953.5386 Horizontal 595.5611 Vertical 357.9776
clean 2
# Current time = Mon Feb 01 15:46:41 2010
# 
#    VIA        TOP          INT1          INT2        BOTTOM   
# 
#    TOP  ------------  VIA0700X0300  VIA0700X0300  VIA0700X0300
#   INT1  VIA0700X0300  ------------  VIA0700X0300  VIA0700X0300
#   INT2  VIA0700X0300  VIA0700X0300  ------------  VIA0700X0300
# BOTTOM  VIA0700X0300  VIA0700X0300  VIA0700X0300  ------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer INT1 Off  Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer INT2 Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- C:\PSD_Data\Projects\DSPM6\worklib\digital_dspblock_m6\physical\digital_dspblock_m6_8.dsn
# Nets 465 Connections 1329 Unroutes 80
# Signal Layers 4 Power Layers 2
# Wire Junctions 95, at vias 46 Total Vias 819
# Percent Connected    0.00
# Manhattan Length 17101.6571 Horizontal 10710.9412 Vertical 6390.7159
# Routed Length 16097.6869 Horizontal 10554.2723 Vertical 8027.0060
# Ratio Actual / Manhattan   0.9413
# Unconnected Length 953.5386 Horizontal 595.5611 Vertical 357.9776
# Start Clean Pass 1 of 2
# Routing 53 wires.
# Total Conflicts: 2689 (Cross: 2, Clear: 2687, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 23 Successes 18 Failures 5 Vias 820
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 54 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2689 (Cross: 2, Clear: 2687, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 80
# Attempts 22 Successes 18 Failures 4 Vias 819
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# End Pass 2 of 2
# Cpu Time = 0:00:03  Elapsed Time = 0:00:04
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer INT1 Off  Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer INT2 Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    80|  3265|   0|   63|  840|    0|   0|  0|  0:00:02|  0:00:02|
# Route    |  2|    39|  3254|   0|   63|  807|    0|   0|  1|  0:00:02|  0:00:04|
# Route    |  3|    34|  3257|   1|   63|  808|    0|   0|  0|  0:00:02|  0:00:06|
# Route    |  4|    41|  3262|   0|   63|  809|    0|   0|  0|  0:00:02|  0:00:08|
# Route    |  5|    12|  3247|   0|   63|  812|    0|   0|  1|  0:00:02|  0:00:10|
# Route    |  6|     5|  2701|   0|   80|  820|    0|   0| 16|  0:00:02|  0:00:12|
# Route    |  7|     3|  2698|   0|   81|  820|    0|   0|  0|  0:00:03|  0:00:15|
# Route    |  8|     3|  2692|   0|   80|  819|    0|   0|  0|  0:00:02|  0:00:17|
# Route    |  9|     6|  2701|   0|   80|  817|    0|   0|  0|  0:00:02|  0:00:19|
# Route    | 10|     3|  2705|   0|   80|  820|    0|   0|  0|  0:00:02|  0:00:21|
# Route    | 11|     2|  2687|   0|   80|  820|    0|   0|  0|  0:00:03|  0:00:24|
# Route    | 12|     3|  2688|   0|   80|  821|    0|   0|  0|  0:00:02|  0:00:26|
# Route    | 13|     2|  2691|   0|   80|  820|    0|   0|  0|  0:00:02|  0:00:28|
# Route    | 14|     2|  2687|   0|   80|  819|    0|   0|  0|  0:00:02|  0:00:30|
# Route    | 15|     2|  2695|   1|   80|  820|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 16|     2|  2687|   0|   80|  820|    0|   0|  0|  0:00:02|  0:00:33|
# Route    | 17|     2|  2687|   0|   80|  820|    0|   0|  0|  0:00:02|  0:00:35|
# Route    | 18|     2|  2687|   0|   80|  820|    0|   0|  0|  0:00:01|  0:00:36|
# Route    | 19|     2|  2687|   0|   80|  820|    0|   0|  0|  0:00:02|  0:00:38|
# Route    | 20|     2|  2690|   0|   80|  820|    0|   0|  0|  0:00:01|  0:00:39|
# Route    | 21|     2|  2690|   0|   80|  820|    0|   0|  0|  0:00:02|  0:00:41|
# Route    | 22|     2|  2687|   0|   80|  819|    0|   0|  0|  0:00:02|  0:00:43|
# Route    | 23|     2|  2687|   0|   80|  819|    0|   0|  0|  0:00:01|  0:00:44|
# Route    | 24|     2|  2687|   0|   80|  819|    0|   0|  0|  0:00:02|  0:00:46|
# Route    | 25|     2|  2687|   0|   80|  819|    0|   0|  0|  0:00:01|  0:00:47|
# Clean    | 26|     2|  2687|   5|   80|  820|    0|   0|   |  0:00:02|  0:00:49|
# Clean    | 27|     2|  2687|   4|   80|  819|    0|   0|   |  0:00:01|  0:00:50|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger):   0
# Overall Routing Time: 0:00:50
# 
# Wiring Statistics ----------------- C:\PSD_Data\Projects\DSPM6\worklib\digital_dspblock_m6\physical\digital_dspblock_m6_8.dsn
# Nets 465 Connections 1329 Unroutes 80
# Signal Layers 4 Power Layers 2
# Wire Junctions 95, at vias 47 Total Vias 819
# Percent Connected    0.00
# Manhattan Length 17101.6571 Horizontal 10715.9502 Vertical 6385.7069
# Routed Length 16062.3142 Horizontal 10552.5321 Vertical 7998.9760
# Ratio Actual / Manhattan   0.9392
# Unconnected Length 953.5386 Horizontal 595.5611 Vertical 357.9776
center
# Current time = Mon Feb 01 15:46:45 2010
# 0 bend points have been removed.
# 0 bend points have been removed.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:\PSD_Data\Projects\DSPM6\worklib\digital_dspblock_m6\physical\digital_dspblock_m6_8.dsn
# Nets 465 Connections 1329 Unroutes 80
# Signal Layers 4 Power Layers 2
# Wire Junctions 95, at vias 47 Total Vias 819
# Percent Connected    0.00
# Manhattan Length 17101.6571 Horizontal 10715.9502 Vertical 6385.7069
# Routed Length 16062.3142 Horizontal 10552.5321 Vertical 7998.9760
# Ratio Actual / Manhattan   0.9392
# Unconnected Length 953.5386 Horizontal 595.5611 Vertical 357.9776
write routes (changed_only) (reset_changed) C:\DOCUME~1\SENZEN~1\LOCALS~1\Temp\#Taaaabn04856.tmp
# Routing Written to File C:\DOCUME~1\SENZEN~1\LOCALS~1\Temp\#Taaaabn04856.tmp
quit
