Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jul  6 01:17:26 2022
| Host         : gautham-Inspiron-5570 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -hierarchical -file digilent_nexys4ddr_utilization_hierarchical_place.rpt
| Design       : digilent_nexys4ddr
| Device       : 7a100tcsg324-1
| Design State : Fully Placed
--------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+-------+--------+--------+------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------+------------------+------------+------------+---------+------+-------+--------+--------+------------+
| digilent_nexys4ddr         |            (top) |      20981 |      20835 |     144 |    2 | 10685 |     11 |     25 |          4 |
|   (digilent_nexys4ddr)     |            (top) |       2480 |       2334 |     144 |    2 |  1956 |     10 |     17 |          0 |
|   Cfu                      |              Cfu |      15138 |      15138 |       0 |    0 |  7270 |      0 |      0 |          0 |
|     (Cfu)                  |              Cfu |        150 |        150 |       0 |    0 |  2262 |      0 |      0 |          0 |
|     m00                    |              mac |        480 |        480 |       0 |    0 |   307 |      0 |      0 |          0 |
|     m01                    |            mac_0 |        478 |        478 |       0 |    0 |   307 |      0 |      0 |          0 |
|     m02                    |            mac_1 |        480 |        480 |       0 |    0 |   307 |      0 |      0 |          0 |
|     m03                    |            mac_2 |       3684 |       3684 |       0 |    0 |   371 |      0 |      0 |          0 |
|     m04                    |            mac_3 |       1100 |       1100 |       0 |    0 |   307 |      0 |      0 |          0 |
|     m05                    |            mac_4 |       1169 |       1169 |       0 |    0 |   339 |      0 |      0 |          0 |
|     m06                    |            mac_5 |        834 |        834 |       0 |    0 |   307 |      0 |      0 |          0 |
|     m07                    |            mac_6 |       1127 |       1127 |       0 |    0 |   307 |      0 |      0 |          0 |
|     m08                    |            mac_7 |        837 |        837 |       0 |    0 |   307 |      0 |      0 |          0 |
|     m09                    |            mac_8 |        578 |        578 |       0 |    0 |   307 |      0 |      0 |          0 |
|     m10                    |            mac_9 |        991 |        991 |       0 |    0 |   307 |      0 |      0 |          0 |
|     m11                    |           mac_10 |       1022 |       1022 |       0 |    0 |   307 |      0 |      0 |          0 |
|     m12                    |           mac_11 |        581 |        581 |       0 |    0 |   307 |      0 |      0 |          0 |
|     m13                    |           mac_12 |        995 |        995 |       0 |    0 |   307 |      0 |      0 |          0 |
|     m14                    |           mac_13 |        580 |        580 |       0 |    0 |   307 |      0 |      0 |          0 |
|     m15                    |           mac_14 |        612 |        612 |       0 |    0 |   307 |      0 |      0 |          0 |
|   VexRiscv                 |         VexRiscv |       3428 |       3428 |       0 |    0 |  1459 |      1 |      8 |          4 |
|     (VexRiscv)             |         VexRiscv |       2157 |       2157 |       0 |    0 |  1297 |      0 |      2 |          4 |
|     IBusCachedPlugin_cache | InstructionCache |        724 |        724 |       0 |    0 |    96 |      0 |      2 |          0 |
|     dataCache_1            |        DataCache |        561 |        561 |       0 |    0 |    66 |      1 |      4 |          0 |
+----------------------------+------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


