// Seed: 1062607471
module module_0 (
    inout tri id_0,
    input supply1 id_1,
    input tri id_2,
    output tri0 id_3,
    input tri id_4,
    output tri1 id_5,
    input wire id_6
);
  logic id_8 = -1;
  wire [{  1  {  1  }  } : 1] id_9, id_10[1 : 1];
  wire [1 : ~  -1 'b0] id_11;
  wire id_12;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd11,
    parameter id_1 = 32'd42,
    parameter id_2 = 32'd32,
    parameter id_3 = 32'd96,
    parameter id_4 = 32'd79,
    parameter id_5 = 32'd21
) (
    input tri _id_0,
    output tri1 _id_1,
    input wire _id_2,
    input supply1 _id_3[id_1 : -1],
    input supply0 _id_4[-1 : id_5],
    input supply1 _id_5,
    inout supply1 id_6
);
  union packed {logic id_8[id_3 : id_4];} id_9;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire [id_2  -  id_0  ?  1 'b0 : 1 : id_5] id_10;
  logic id_11;
endmodule
