Week 2 - Advanced Synthesis and STA with Design Compiler - Introduction to Logic Synthesis


This document talks about quality checks, timing reports in DC.

<details>
  <Summary>Day5 - Quality Checks</summary>
  
  - **Lecture Report Timing**
    - Learnt about report_timing commands and -max_paths2 and nworst
    - difference between them
    - ![Alt Text](../images/Day9_DCDay5_images/vsd_DC_Day3_SDC_lec15_img1.JPG) 
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day3_SDC_lec15_img2.JPG)
  - **Lab - Report Timing**
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab22_img1.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab22_img10.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab22_img11.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab22_img2.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab22_img3.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab22_img4.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab22_img5.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab22_img6.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab22_img7.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab22_img8.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab22_img9.jpg)
  - **Lab - Check Timing, check design and max_capacitance**
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img1.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img2.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img3.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img4.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img5.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img6.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img7.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img8.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img9.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img10.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img11.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img12.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img13.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img14.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img15.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img16.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img17.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img18.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img19.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img20.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img21.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img22.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img23.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img24.jpg)
    - ![Alt Text](images/Day9_DCDay5_images/vsd_DC_Day4_SDC_lab23_img25.jpg)

</details>
