// Seed: 187196720
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1._id_7 = 0;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd11,
    parameter id_7 = 32'd28
) (
    input tri id_0,
    input wand id_1,
    input uwire id_2,
    input tri0 id_3,
    input wand _id_4,
    output supply1 id_5,
    output tri0 id_6,
    input wire _id_7
);
  logic [id_4 : id_7] id_9 = 1 - ~-1;
  module_0 modCall_1 (
      id_9,
      id_9
  );
endmodule
module module_2 (
    input  wand id_0,
    output wire id_1,
    input  wire id_2,
    output wire id_3,
    output tri0 id_4,
    input  wand id_5
    , id_9,
    input  tri1 id_6,
    input  tri0 id_7
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign id_3 = id_9;
endmodule
