m255
K3
13
cModel Technology
Z0 dC:\Users\Master\Documents\GitHub\CPU_Design_Project\CPU_Design_Memory_SelectEncode\simulation\modelsim
Edecoder16bits
Z1 w1521234119
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\Master\Documents\GitHub\CPU_Design_Project\CPU_Design_Memory_SelectEncode\simulation\modelsim
Z5 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd
Z6 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd
l0
L4
VDm;ZKSb?^>[SZ2n<P`Bk;0
Z7 OV;C;10.1d;51
31
Z8 !s108 1521235127.345000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd|
Z10 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 PiAgYhL]^SXlAeC3Fd6AX1
!i10b 1
Abehavioural
R2
R3
DEx4 work 13 decoder16bits 0 22 Dm;ZKSb?^>[SZ2n<P`Bk;0
l14
L13
V5zk@36;:kbD=H5Xc;VQ8]2
R7
31
R8
R9
R10
R11
R12
!s100 6?IMLMG5:h3SjUZ1:kK>`1
!i10b 1
Eselectandencodelogic
Z13 w1521234107
R2
R3
R4
Z14 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd
Z15 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd
l0
L4
VBz9:MRAc;fn3MKX3LE?:k2
R7
31
Z16 !s108 1521235126.577000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd|
Z18 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd|
R11
R12
!s100 b4WAeoEzz=gi?BFk0^z1b3
!i10b 1
Abehaviour
R2
R3
DEx4 work 20 selectandencodelogic 0 22 Bz9:MRAc;fn3MKX3LE?:k2
l44
L15
V51YM1Cnbke[KP_oPDgCI43
R7
31
R16
R17
R18
R11
R12
!s100 1?jae2BjYXXgD`C;d0S`e0
!i10b 1
Eselectandencodesubcomponent1
Z19 w1521233847
R2
R3
R4
Z20 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd
Z21 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd
l0
L4
V@meZ3@07mjR[P8:C2;g;93
R7
31
Z22 !s108 1521235128.123000
Z23 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd|
Z24 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd|
R11
R12
!s100 fRKOaL5?bKAVckm?^`Y:@1
!i10b 1
Abehaviour
R2
R3
DEx4 work 28 selectandencodesubcomponent1 0 22 @meZ3@07mjR[P8:C2;g;93
l13
L12
V;Lzc=WcLWUzVGL`]W^oUi2
R7
31
R22
R23
R24
R11
R12
!s100 e1`TKXPSB?@IKoW:9Ri>=0
!i10b 1
Eselectandencodesubcomponent2
Z25 w1521234143
R2
R3
R4
Z26 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd
Z27 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd
l0
L4
VedGO;SAChXXz?ciXTmo4b1
R7
31
Z28 !s108 1521235128.880000
Z29 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd|
Z30 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd|
R11
R12
!s100 X`Z>TKk?XW7OdBLhhjY7]0
!i10b 1
Abehaviour
R2
R3
DEx4 work 28 selectandencodesubcomponent2 0 22 edGO;SAChXXz?ciXTmo4b1
l16
L14
VdYTFK105IC_ga82eLUJ<92
R7
31
R28
R29
R30
R11
R12
!s100 g0:;>Cz@eGN=RJg6XXB4W0
!i10b 1
Eselectencode_tb
Z31 w1521235111
R2
R3
R4
Z32 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectEncode_tb.vhd
Z33 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectEncode_tb.vhd
l0
L6
VJWIcfI;^lXA0HPA^fZl7D2
!s100 kSE?CS9IBBUm3f?jg`cW@1
R7
31
!i10b 1
Z34 !s108 1521235129.620000
Z35 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectEncode_tb.vhd|
Z36 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectEncode_tb.vhd|
R11
R12
Abehaviour
R2
R3
DEx4 work 15 selectencode_tb 0 22 JWIcfI;^lXA0HPA^fZl7D2
l30
L9
VPMg;:hSz[b3O`YRRd`N352
!s100 KdhV:IGjOXE0M8MJbQ<oj1
R7
31
!i10b 1
R34
R35
R36
R11
R12
