// BMM LOC annotation file.
//
// Release 14.6 -  P.20131013, build 3.0.10 Apr 3, 2013
// Copyright (c) 1995-2021 Xilinx, Inc.  All rights reserved.


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP microblaze_0 MICROBLAZE-LE 100

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'microblaze_0' address space 'microblaze_0_bram_block_combined' 0x00000000:0x00003FFF (16 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE microblaze_0_bram_block_combined RAMB32 [0x00000000:0x00003FFF]
        BUS_BLOCK
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0 RAMB32 [31:24] [0:4095] INPUT = microblaze_0_bram_block_combined_0.mem PLACED = X3Y41;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_1 RAMB32 [23:16] [0:4095] INPUT = microblaze_0_bram_block_combined_1.mem PLACED = X3Y39;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_2 RAMB32 [15:8] [0:4095] INPUT = microblaze_0_bram_block_combined_2.mem PLACED = X3Y40;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_3 RAMB32 [7:0] [0:4095] INPUT = microblaze_0_bram_block_combined_3.mem PLACED = X4Y41;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'microblaze_0' address space 'axi_bram_ctrl_0_bram_block_combined' 0x40C08000:0x40C0FFFF (32 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE axi_bram_ctrl_0_bram_block_combined RAMB32 [0x40C08000:0x40C0FFFF]
        BUS_BLOCK
            axi_bram_ctrl_0_bram_block/axi_bram_ctrl_0_bram_block/ramb36e1_0 RAMB32 [31:28] [0:8191] INPUT = axi_bram_ctrl_0_bram_block_combined_0.mem PLACED = X2Y32;
            axi_bram_ctrl_0_bram_block/axi_bram_ctrl_0_bram_block/ramb36e1_1 RAMB32 [27:24] [0:8191] INPUT = axi_bram_ctrl_0_bram_block_combined_1.mem PLACED = X2Y33;
            axi_bram_ctrl_0_bram_block/axi_bram_ctrl_0_bram_block/ramb36e1_2 RAMB32 [23:20] [0:8191] INPUT = axi_bram_ctrl_0_bram_block_combined_2.mem PLACED = X0Y32;
            axi_bram_ctrl_0_bram_block/axi_bram_ctrl_0_bram_block/ramb36e1_3 RAMB32 [19:16] [0:8191] INPUT = axi_bram_ctrl_0_bram_block_combined_3.mem PLACED = X1Y32;
            axi_bram_ctrl_0_bram_block/axi_bram_ctrl_0_bram_block/ramb36e1_4 RAMB32 [15:12] [0:8191] INPUT = axi_bram_ctrl_0_bram_block_combined_4.mem PLACED = X2Y31;
            axi_bram_ctrl_0_bram_block/axi_bram_ctrl_0_bram_block/ramb36e1_5 RAMB32 [11:8] [0:8191] INPUT = axi_bram_ctrl_0_bram_block_combined_5.mem PLACED = X2Y30;
            axi_bram_ctrl_0_bram_block/axi_bram_ctrl_0_bram_block/ramb36e1_6 RAMB32 [7:4] [0:8191] INPUT = axi_bram_ctrl_0_bram_block_combined_6.mem PLACED = X1Y30;
            axi_bram_ctrl_0_bram_block/axi_bram_ctrl_0_bram_block/ramb36e1_7 RAMB32 [3:0] [0:8191] INPUT = axi_bram_ctrl_0_bram_block_combined_7.mem PLACED = X1Y31;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;

