#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000fa0a10 .scope module, "flopenr" "flopenr" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_0000000000f8ea10 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
o0000000000fa3638 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f92140_0 .net "clk", 0 0, o0000000000fa3638;  0 drivers
o0000000000fa3668 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000f92e60_0 .net "d", 7 0, o0000000000fa3668;  0 drivers
o0000000000fa3698 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f928c0_0 .net "en", 0 0, o0000000000fa3698;  0 drivers
v0000000000f92b40_0 .var "q", 7 0;
o0000000000fa36f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f93040_0 .net "reset", 0 0, o0000000000fa36f8;  0 drivers
E_0000000000f8f090 .event posedge, v0000000000f93040_0, v0000000000f92140_0;
S_0000000000fa0ec0 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v00000000010327c0_0 .var "clk", 0 0;
v00000000010333a0_0 .net "dataadr", 31 0, v0000000000ff89d0_0;  1 drivers
v0000000001032e00_0 .net "memwrite", 0 0, L_00000000010325e0;  1 drivers
v0000000001032900_0 .var "reset", 0 0;
v0000000001033c60_0 .net "writedata", 31 0, L_0000000001033e40;  1 drivers
E_0000000000f8e8d0 .event negedge, v0000000000f92aa0_0;
S_0000000000f70090 .scope module, "dut" "top" 3 10, 4 2 0, S_0000000000fa0ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0000000001031750_0 .net "clk", 0 0, v00000000010327c0_0;  1 drivers
v0000000001031930_0 .net "dataadr", 31 0, v0000000000ff89d0_0;  alias, 1 drivers
v0000000001031e30_0 .net "instr", 31 0, L_0000000000f7e000;  1 drivers
v0000000001033da0_0 .net "memwrite", 0 0, L_00000000010325e0;  alias, 1 drivers
v0000000001032ae0_0 .net "pc", 31 0, v0000000000ffbf90_0;  1 drivers
v0000000001032720_0 .net "readdata", 31 0, L_0000000000f7ea80;  1 drivers
v0000000001033260_0 .net "reset", 0 0, v0000000001032900_0;  1 drivers
v0000000001032540_0 .net "writedata", 31 0, L_0000000001033e40;  alias, 1 drivers
L_0000000001033800 .part v0000000000ffbf90_0, 2, 6;
S_0000000000f70220 .scope module, "dmem" "dataMemory" 4 11, 5 2 0, S_0000000000f70090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000000000f7ea80 .functor BUFZ 32, L_00000000010338a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000f921e0 .array "RAM", 0 63, 31 0;
v0000000000f92dc0_0 .net *"_s0", 31 0, L_00000000010338a0;  1 drivers
v0000000000f92280_0 .net *"_s3", 29 0, L_0000000001091840;  1 drivers
v0000000000f92a00_0 .net "a", 31 0, v0000000000ff89d0_0;  alias, 1 drivers
v0000000000f92aa0_0 .net "clk", 0 0, v00000000010327c0_0;  alias, 1 drivers
v0000000000f92fa0_0 .net "rd", 31 0, L_0000000000f7ea80;  alias, 1 drivers
v0000000000f930e0_0 .net "wd", 31 0, L_0000000001033e40;  alias, 1 drivers
v0000000000f932c0_0 .net "we", 0 0, L_00000000010325e0;  alias, 1 drivers
E_0000000000f8ebd0 .event posedge, v0000000000f92aa0_0;
L_00000000010338a0 .array/port v0000000000f921e0, L_0000000001091840;
L_0000000001091840 .part v0000000000ff89d0_0, 2, 30;
S_0000000000f6c940 .scope module, "imem" "instructionMemory" 4 10, 6 2 0, S_0000000000f70090;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000000000f7e000 .functor BUFZ 32, L_0000000001033760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000f91880 .array "RAM", 17 0, 31 0;
v0000000000f93360_0 .net *"_s0", 31 0, L_0000000001033760;  1 drivers
v0000000000f916a0_0 .net "a", 5 0, L_0000000001033800;  1 drivers
v0000000000f914c0_0 .net "rd", 31 0, L_0000000000f7e000;  alias, 1 drivers
L_0000000001033760 .array/port v0000000000f91880, L_0000000001033800;
S_0000000000f6cad0 .scope module, "mips" "mips" 4 9, 7 2 0, S_0000000000f70090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0000000001031110_0 .net "alucontrol", 3 0, v0000000000f91560_0;  1 drivers
v0000000001031430_0 .net "aluout", 31 0, v0000000000ff89d0_0;  alias, 1 drivers
v0000000001031250_0 .net "alusrc", 0 0, L_0000000001032cc0;  1 drivers
v00000000010319d0_0 .net "clk", 0 0, v00000000010327c0_0;  alias, 1 drivers
v00000000010312f0_0 .net "instr", 31 0, L_0000000000f7e000;  alias, 1 drivers
v0000000001030990_0 .net "jump", 0 0, L_00000000010339e0;  1 drivers
v0000000001030850_0 .net "memtoreg", 0 0, L_0000000001032ea0;  1 drivers
v00000000010308f0_0 .net "memwrite", 0 0, L_00000000010325e0;  alias, 1 drivers
v0000000001030710_0 .net "pc", 31 0, v0000000000ffbf90_0;  alias, 1 drivers
v0000000001031610_0 .net "pcsrc", 0 0, L_0000000000f7dc80;  1 drivers
v0000000001030a30_0 .net "readdata", 31 0, L_0000000000f7ea80;  alias, 1 drivers
v00000000010311b0_0 .net "regdst", 0 0, L_0000000001032860;  1 drivers
v0000000001031390_0 .net "regwrite", 0 0, L_0000000001033300;  1 drivers
v0000000001031570_0 .net "reset", 0 0, v0000000001032900_0;  alias, 1 drivers
v00000000010316b0_0 .net "writedata", 31 0, L_0000000001033e40;  alias, 1 drivers
v0000000001031b10_0 .net "zero", 0 0, v0000000000ff8a70_0;  1 drivers
L_0000000001033ee0 .part L_0000000000f7e000, 26, 6;
L_00000000010334e0 .part L_0000000000f7e000, 0, 6;
S_0000000000f761b0 .scope module, "c" "controller" 7 14, 8 2 0, S_0000000000f6cad0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 4 "alucontrol";
L_0000000000f7dc80 .functor AND 1, L_0000000001032400, v0000000000ff8a70_0, C4<1>, C4<1>;
v0000000000ff8750_0 .net "alucontrol", 3 0, v0000000000f91560_0;  alias, 1 drivers
v0000000000ff8ed0_0 .net "aluop", 1 0, L_0000000001033440;  1 drivers
v0000000000ff87f0_0 .net "alusrc", 0 0, L_0000000001032cc0;  alias, 1 drivers
v0000000000ff8930_0 .net "branch", 0 0, L_0000000001032400;  1 drivers
v0000000000ff9c90_0 .net "funct", 5 0, L_00000000010334e0;  1 drivers
v0000000000ff9d30_0 .net "jump", 0 0, L_00000000010339e0;  alias, 1 drivers
v0000000000ff8bb0_0 .net "memtoreg", 0 0, L_0000000001032ea0;  alias, 1 drivers
v0000000000ff8110_0 .net "memwrite", 0 0, L_00000000010325e0;  alias, 1 drivers
v0000000000ff9010_0 .net "op", 5 0, L_0000000001033ee0;  1 drivers
v0000000000ff8cf0_0 .net "pcsrc", 0 0, L_0000000000f7dc80;  alias, 1 drivers
v0000000000ff81b0_0 .net "regdst", 0 0, L_0000000001032860;  alias, 1 drivers
v0000000000ff8570_0 .net "regwrite", 0 0, L_0000000001033300;  alias, 1 drivers
v0000000000ff9970_0 .net "zero", 0 0, v0000000000ff8a70_0;  alias, 1 drivers
S_0000000000f76340 .scope module, "ad" "aludec" 8 16, 9 1 0, S_0000000000f761b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 4 "alucontrol";
v0000000000f91560_0 .var "alucontrol", 3 0;
v0000000000f91600_0 .net "aluop", 1 0, L_0000000001033440;  alias, 1 drivers
v0000000000f917e0_0 .net "funct", 5 0, L_00000000010334e0;  alias, 1 drivers
E_0000000000f8f310 .event edge, v0000000000f91600_0, v0000000000f917e0_0;
S_0000000000f74ce0 .scope module, "md" "maindec" 8 13, 10 2 0, S_0000000000f761b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v0000000000ff9a10_0 .net *"_s10", 8 0, v0000000000ff8890_0;  1 drivers
v0000000000ff9ab0_0 .net "aluop", 1 0, L_0000000001033440;  alias, 1 drivers
v0000000000ff8070_0 .net "alusrc", 0 0, L_0000000001032cc0;  alias, 1 drivers
v0000000000ff8610_0 .net "branch", 0 0, L_0000000001032400;  alias, 1 drivers
v0000000000ff8890_0 .var "controls", 8 0;
v0000000000ff9b50_0 .net "jump", 0 0, L_00000000010339e0;  alias, 1 drivers
v0000000000ff98d0_0 .net "memtoreg", 0 0, L_0000000001032ea0;  alias, 1 drivers
v0000000000ff9510_0 .net "memwrite", 0 0, L_00000000010325e0;  alias, 1 drivers
v0000000000ff84d0_0 .net "op", 5 0, L_0000000001033ee0;  alias, 1 drivers
v0000000000ff9330_0 .net "regdst", 0 0, L_0000000001032860;  alias, 1 drivers
v0000000000ff9f10_0 .net "regwrite", 0 0, L_0000000001033300;  alias, 1 drivers
E_0000000000f8f0d0 .event edge, v0000000000ff84d0_0;
L_0000000001033300 .part v0000000000ff8890_0, 8, 1;
L_0000000001032860 .part v0000000000ff8890_0, 7, 1;
L_0000000001032cc0 .part v0000000000ff8890_0, 6, 1;
L_0000000001032400 .part v0000000000ff8890_0, 5, 1;
L_00000000010325e0 .part v0000000000ff8890_0, 4, 1;
L_0000000001032ea0 .part v0000000000ff8890_0, 3, 1;
L_00000000010339e0 .part v0000000000ff8890_0, 2, 1;
L_0000000001033440 .part v0000000000ff8890_0, 0, 2;
S_0000000000f74e70 .scope module, "dp" "datapath" 7 18, 11 1 0, S_0000000000f6cad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 4 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v0000000001031c50_0 .net *"_s3", 3 0, L_0000000001032a40;  1 drivers
v0000000001031cf0_0 .net *"_s5", 25 0, L_00000000010322c0;  1 drivers
L_0000000001034138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010300d0_0 .net/2u *"_s6", 1 0, L_0000000001034138;  1 drivers
v0000000001030210_0 .net "alucontrol", 3 0, v0000000000f91560_0;  alias, 1 drivers
v0000000001030cb0_0 .net "aluout", 31 0, v0000000000ff89d0_0;  alias, 1 drivers
v0000000001030df0_0 .net "alusrc", 0 0, L_0000000001032cc0;  alias, 1 drivers
v0000000001030490_0 .net "clk", 0 0, v00000000010327c0_0;  alias, 1 drivers
v00000000010317f0_0 .net "instr", 31 0, L_0000000000f7e000;  alias, 1 drivers
v0000000001031a70_0 .net "jump", 0 0, L_00000000010339e0;  alias, 1 drivers
v0000000001030d50_0 .net "memtoreg", 0 0, L_0000000001032ea0;  alias, 1 drivers
v0000000001031bb0_0 .net "pc", 31 0, v0000000000ffbf90_0;  alias, 1 drivers
v0000000001030170_0 .net "pcbranch", 31 0, L_0000000001032c20;  1 drivers
v00000000010302b0_0 .net "pcnext", 31 0, L_0000000001033940;  1 drivers
v0000000001030530_0 .net "pcnextbr", 31 0, L_0000000001033bc0;  1 drivers
v00000000010307b0_0 .net "pcplus4", 31 0, L_0000000001032220;  1 drivers
v0000000001030ad0_0 .net "pcsrc", 0 0, L_0000000000f7dc80;  alias, 1 drivers
v00000000010305d0_0 .net "readdata", 31 0, L_0000000000f7ea80;  alias, 1 drivers
v0000000001030c10_0 .net "regdst", 0 0, L_0000000001032860;  alias, 1 drivers
v0000000001031890_0 .net "regwrite", 0 0, L_0000000001033300;  alias, 1 drivers
v0000000001030b70_0 .net "reset", 0 0, v0000000001032900_0;  alias, 1 drivers
v0000000001031d90_0 .net "result", 31 0, L_00000000010331c0;  1 drivers
v0000000001030e90_0 .net "signimm", 31 0, v0000000000ffcf30_0;  1 drivers
v0000000001030f30_0 .net "signimmsh", 31 0, L_00000000010336c0;  1 drivers
v0000000001030670_0 .net "srca", 31 0, L_0000000001033620;  1 drivers
v0000000001030350_0 .net "srcb", 31 0, L_0000000001032680;  1 drivers
v00000000010303f0_0 .net "writedata", 31 0, L_0000000001033e40;  alias, 1 drivers
v0000000001030fd0_0 .net "writereg", 4 0, L_00000000010324a0;  1 drivers
v0000000001031070_0 .net "zero", 0 0, v0000000000ff8a70_0;  alias, 1 drivers
L_0000000001032a40 .part L_0000000001032220, 28, 4;
L_00000000010322c0 .part L_0000000000f7e000, 0, 26;
L_0000000001032180 .concat [ 2 26 4 0], L_0000000001034138, L_00000000010322c0, L_0000000001032a40;
L_0000000001032f40 .part L_0000000000f7e000, 21, 5;
L_0000000001033080 .part L_0000000000f7e000, 16, 5;
L_0000000001033b20 .part L_0000000000f7e000, 16, 5;
L_0000000001033120 .part L_0000000000f7e000, 11, 5;
L_00000000010320e0 .part L_0000000000f7e000, 0, 16;
S_0000000000f6a4f0 .scope module, "alu" "alu" 11 42, 12 1 0, S_0000000000f74e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0000000000ff8f70_0 .net "A", 31 0, L_0000000001033620;  alias, 1 drivers
v0000000000ff90b0_0 .net "B", 31 0, L_0000000001032680;  alias, 1 drivers
v0000000000ff89d0_0 .var "Result", 31 0;
v0000000000ff8a70_0 .var "Zero", 0 0;
v0000000000ff9150_0 .net "aluOp", 3 0, v0000000000f91560_0;  alias, 1 drivers
v0000000000ff9830_0 .net "result_arithmetic", 31 0, v0000000000ff9e70_0;  1 drivers
v0000000000ff8430_0 .net "result_logic", 31 0, v0000000000ff8390_0;  1 drivers
E_0000000000f8e850 .event edge, v0000000000f91560_0, v0000000000ff8390_0, v0000000000ff9e70_0, v0000000000f92a00_0;
S_0000000000f6a680 .scope module, "AritmeticalPart" "arithmetic" 12 10, 13 1 0, S_0000000000f6a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
v0000000000ff9bf0_0 .net "A", 31 0, L_0000000001033620;  alias, 1 drivers
v0000000000ff8d90_0 .net "B", 31 0, L_0000000001032680;  alias, 1 drivers
v0000000000ff9e70_0 .var "Result", 31 0;
v0000000000ff9dd0_0 .net "aluOp", 3 0, v0000000000f91560_0;  alias, 1 drivers
E_0000000000f8e910 .event edge, v0000000000f91560_0, v0000000000ff9bf0_0, v0000000000ff8d90_0;
S_0000000000f66800 .scope module, "LogicalPart" "logical" 12 11, 14 1 0, S_0000000000f6a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
v0000000000ff8250_0 .net "A", 31 0, L_0000000001033620;  alias, 1 drivers
v0000000000ff82f0_0 .net "B", 31 0, L_0000000001032680;  alias, 1 drivers
v0000000000ff8390_0 .var "Result", 31 0;
v0000000000ff8e30_0 .net "aluOp", 3 0, v0000000000f91560_0;  alias, 1 drivers
S_0000000000f66990 .scope module, "immsh" "sl2" 11 21, 15 2 0, S_0000000000f74e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000000000ff91f0_0 .net *"_s1", 29 0, L_0000000001032fe0;  1 drivers
L_00000000010340f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000ff8b10_0 .net/2u *"_s2", 1 0, L_00000000010340f0;  1 drivers
v0000000000ff8c50_0 .net "a", 31 0, v0000000000ffcf30_0;  alias, 1 drivers
v0000000000ff9290_0 .net "y", 31 0, L_00000000010336c0;  alias, 1 drivers
L_0000000001032fe0 .part v0000000000ffcf30_0, 0, 30;
L_00000000010336c0 .concat [ 2 30 0 0], L_00000000010340f0, L_0000000001032fe0;
S_0000000000f48520 .scope module, "pcadd1" "adder" 11 20, 16 2 0, S_0000000000f74e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000000000ff93d0_0 .net "a", 31 0, v0000000000ffbf90_0;  alias, 1 drivers
L_00000000010340a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000ff9470_0 .net "b", 31 0, L_00000000010340a8;  1 drivers
v0000000000ff95b0_0 .net "y", 31 0, L_0000000001032220;  alias, 1 drivers
L_0000000001032220 .arith/sum 32, v0000000000ffbf90_0, L_00000000010340a8;
S_0000000000ffa080 .scope module, "pcadd2" "adder" 11 22, 16 2 0, S_0000000000f74e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000000000ff9650_0 .net "a", 31 0, L_0000000001032220;  alias, 1 drivers
v0000000000ff96f0_0 .net "b", 31 0, L_00000000010336c0;  alias, 1 drivers
v0000000000ff9790_0 .net "y", 31 0, L_0000000001032c20;  alias, 1 drivers
L_0000000001032c20 .arith/sum 32, L_0000000001032220, L_00000000010336c0;
S_0000000000ffae90 .scope module, "pcbrmux" "mux2" 11 23, 17 2 0, S_0000000000f74e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000000f8f2d0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0000000000ffce90_0 .net "d0", 31 0, L_0000000001032220;  alias, 1 drivers
v0000000000ffca30_0 .net "d1", 31 0, L_0000000001032c20;  alias, 1 drivers
v0000000000ffb090_0 .net "s", 0 0, L_0000000000f7dc80;  alias, 1 drivers
v0000000000ffb630_0 .net "y", 31 0, L_0000000001033bc0;  alias, 1 drivers
L_0000000001033bc0 .functor MUXZ 32, L_0000000001032220, L_0000000001032c20, L_0000000000f7dc80, C4<>;
S_0000000000ffad00 .scope module, "pcmux" "mux2" 11 25, 17 2 0, S_0000000000f74e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000000f8ef10 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0000000000ffc350_0 .net "d0", 31 0, L_0000000001033bc0;  alias, 1 drivers
v0000000000ffcad0_0 .net "d1", 31 0, L_0000000001032180;  1 drivers
v0000000000ffb4f0_0 .net "s", 0 0, L_00000000010339e0;  alias, 1 drivers
v0000000000ffb1d0_0 .net "y", 31 0, L_0000000001033940;  alias, 1 drivers
L_0000000001033940 .functor MUXZ 32, L_0000000001033bc0, L_0000000001032180, L_00000000010339e0, C4<>;
S_0000000000ffa210 .scope module, "pcreg" "flopr" 11 19, 18 2 0, S_0000000000f74e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000000000f8f110 .param/l "WIDTH" 0 18 2, +C4<00000000000000000000000000100000>;
v0000000000ffb6d0_0 .net "clk", 0 0, v00000000010327c0_0;  alias, 1 drivers
v0000000000ffbbd0_0 .net "d", 31 0, L_0000000001033940;  alias, 1 drivers
v0000000000ffbf90_0 .var "q", 31 0;
v0000000000ffbc70_0 .net "reset", 0 0, v0000000001032900_0;  alias, 1 drivers
E_0000000000f8f350 .event posedge, v0000000000ffbc70_0, v0000000000f92aa0_0;
S_0000000000ffa3a0 .scope module, "resmux" "mux2" 11 35, 17 2 0, S_0000000000f74e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000000f8f3d0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0000000000ffb590_0 .net "d0", 31 0, v0000000000ff89d0_0;  alias, 1 drivers
v0000000000ffc170_0 .net "d1", 31 0, L_0000000000f7ea80;  alias, 1 drivers
v0000000000ffb770_0 .net "s", 0 0, L_0000000001032ea0;  alias, 1 drivers
v0000000000ffb810_0 .net "y", 31 0, L_00000000010331c0;  alias, 1 drivers
L_00000000010331c0 .functor MUXZ 32, v0000000000ff89d0_0, L_0000000000f7ea80, L_0000000001032ea0, C4<>;
S_0000000000ffab70 .scope module, "rf" "regfile" 11 30, 19 2 0, S_0000000000f74e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0000000000ffb8b0_0 .net *"_s0", 31 0, L_0000000001033580;  1 drivers
v0000000000ffb450_0 .net *"_s10", 6 0, L_0000000001032b80;  1 drivers
L_0000000001034210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000ffc990_0 .net *"_s13", 1 0, L_0000000001034210;  1 drivers
L_0000000001034258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ffb950_0 .net/2u *"_s14", 31 0, L_0000000001034258;  1 drivers
v0000000000ffb9f0_0 .net *"_s18", 31 0, L_0000000001033d00;  1 drivers
L_00000000010342a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ffba90_0 .net *"_s21", 26 0, L_00000000010342a0;  1 drivers
L_00000000010342e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ffb130_0 .net/2u *"_s22", 31 0, L_00000000010342e8;  1 drivers
v0000000000ffcd50_0 .net *"_s24", 0 0, L_0000000001033f80;  1 drivers
v0000000000ffc8f0_0 .net *"_s26", 31 0, L_0000000001033a80;  1 drivers
v0000000000ffbb30_0 .net *"_s28", 6 0, L_0000000001032d60;  1 drivers
L_0000000001034180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ffc710_0 .net *"_s3", 26 0, L_0000000001034180;  1 drivers
L_0000000001034330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000ffc0d0_0 .net *"_s31", 1 0, L_0000000001034330;  1 drivers
L_0000000001034378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ffbdb0_0 .net/2u *"_s32", 31 0, L_0000000001034378;  1 drivers
L_00000000010341c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ffbd10_0 .net/2u *"_s4", 31 0, L_00000000010341c8;  1 drivers
v0000000000ffccb0_0 .net *"_s6", 0 0, L_0000000001032360;  1 drivers
v0000000000ffbe50_0 .net *"_s8", 31 0, L_00000000010329a0;  1 drivers
v0000000000ffc7b0_0 .net "clk", 0 0, v00000000010327c0_0;  alias, 1 drivers
v0000000000ffbef0_0 .net "ra1", 4 0, L_0000000001032f40;  1 drivers
v0000000000ffcb70_0 .net "ra2", 4 0, L_0000000001033080;  1 drivers
v0000000000ffc210_0 .net "rd1", 31 0, L_0000000001033620;  alias, 1 drivers
v0000000000ffc030_0 .net "rd2", 31 0, L_0000000001033e40;  alias, 1 drivers
v0000000000ffc850 .array "rf", 0 31, 31 0;
v0000000000ffcdf0_0 .net "wa3", 4 0, L_00000000010324a0;  alias, 1 drivers
v0000000000ffc2b0_0 .net "wd3", 31 0, L_00000000010331c0;  alias, 1 drivers
v0000000000ffc3f0_0 .net "we3", 0 0, L_0000000001033300;  alias, 1 drivers
L_0000000001033580 .concat [ 5 27 0 0], L_0000000001032f40, L_0000000001034180;
L_0000000001032360 .cmp/ne 32, L_0000000001033580, L_00000000010341c8;
L_00000000010329a0 .array/port v0000000000ffc850, L_0000000001032b80;
L_0000000001032b80 .concat [ 5 2 0 0], L_0000000001032f40, L_0000000001034210;
L_0000000001033620 .functor MUXZ 32, L_0000000001034258, L_00000000010329a0, L_0000000001032360, C4<>;
L_0000000001033d00 .concat [ 5 27 0 0], L_0000000001033080, L_00000000010342a0;
L_0000000001033f80 .cmp/ne 32, L_0000000001033d00, L_00000000010342e8;
L_0000000001033a80 .array/port v0000000000ffc850, L_0000000001032d60;
L_0000000001032d60 .concat [ 5 2 0 0], L_0000000001033080, L_0000000001034330;
L_0000000001033e40 .functor MUXZ 32, L_0000000001034378, L_0000000001033a80, L_0000000001033f80, C4<>;
S_0000000000ffa9e0 .scope module, "se" "signext" 11 37, 20 2 0, S_0000000000f74e70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 1 "alusrc";
    .port_info 2 /INPUT 4 "instr";
    .port_info 3 /OUTPUT 32 "y";
v0000000000ffcc10_0 .net "a", 15 0, L_00000000010320e0;  1 drivers
v0000000000ffc490_0 .net "alusrc", 0 0, L_0000000001032cc0;  alias, 1 drivers
v0000000000ffc530_0 .net "instr", 3 0, v0000000000f91560_0;  alias, 1 drivers
v0000000000ffcf30_0 .var "y", 31 0;
E_0000000000f8ed50 .event edge, v0000000000ff8070_0, v0000000000f91560_0, v0000000000ffcc10_0;
S_0000000000ffa530 .scope module, "srcbmux" "mux2" 11 40, 17 2 0, S_0000000000f74e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000000f8ed90 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0000000000ffc5d0_0 .net "d0", 31 0, L_0000000001033e40;  alias, 1 drivers
v0000000000ffb270_0 .net "d1", 31 0, v0000000000ffcf30_0;  alias, 1 drivers
v0000000000ffc670_0 .net "s", 0 0, L_0000000001032cc0;  alias, 1 drivers
v0000000000ffb310_0 .net "y", 31 0, L_0000000001032680;  alias, 1 drivers
L_0000000001032680 .functor MUXZ 32, L_0000000001033e40, v0000000000ffcf30_0, L_0000000001032cc0, C4<>;
S_0000000000ffa6c0 .scope module, "wrmux" "mux2" 11 33, 17 2 0, S_0000000000f74e70;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0000000000f8f410 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000000101>;
v0000000000ffb3b0_0 .net "d0", 4 0, L_0000000001033b20;  1 drivers
v0000000001031ed0_0 .net "d1", 4 0, L_0000000001033120;  1 drivers
v00000000010314d0_0 .net "s", 0 0, L_0000000001032860;  alias, 1 drivers
v0000000001031f70_0 .net "y", 4 0, L_00000000010324a0;  alias, 1 drivers
L_00000000010324a0 .functor MUXZ 5, L_0000000001033b20, L_0000000001033120, L_0000000001032860, C4<>;
    .scope S_0000000000fa0a10;
T_0 ;
    %wait E_0000000000f8f090;
    %load/vec4 v0000000000f93040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000f92b40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000f928c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000000f92e60_0;
    %assign/vec4 v0000000000f92b40_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000f74ce0;
T_1 ;
    %wait E_0000000000f8f0d0;
    %load/vec4 v0000000000ff84d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v0000000000ff8890_0, 0;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v0000000000ff8890_0, 0;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v0000000000ff8890_0, 0;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v0000000000ff8890_0, 0;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v0000000000ff8890_0, 0;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 34, 0, 9;
    %assign/vec4 v0000000000ff8890_0, 0;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v0000000000ff8890_0, 0;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 323, 0, 9;
    %assign/vec4 v0000000000ff8890_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0000000000ff8890_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000f76340;
T_2 ;
    %wait E_0000000000f8f310;
    %load/vec4 v0000000000f91600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %load/vec4 v0000000000f917e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0000000000f91560_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000f91560_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000000f91560_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000000f91560_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000000f91560_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000000f91560_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000000f91560_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000000000f91560_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000f91560_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000000f91560_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000000f91560_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000ffa210;
T_3 ;
    %wait E_0000000000f8f350;
    %load/vec4 v0000000000ffbc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ffbf90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000ffbbd0_0;
    %assign/vec4 v0000000000ffbf90_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000ffab70;
T_4 ;
    %wait E_0000000000f8ebd0;
    %load/vec4 v0000000000ffc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000000000ffc2b0_0;
    %load/vec4 v0000000000ffcdf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ffc850, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000ffa9e0;
T_5 ;
    %wait E_0000000000f8ed50;
    %load/vec4 v0000000000ffc490_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ffc530_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000000000ffcc10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ffcf30_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000ffcc10_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000000000ffcc10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ffcf30_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000f6a680;
T_6 ;
    %wait E_0000000000f8e910;
    %load/vec4 v0000000000ff9dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %load/vec4 v0000000000ff9bf0_0;
    %load/vec4 v0000000000ff8d90_0;
    %add;
    %store/vec4 v0000000000ff9e70_0, 0, 32;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0000000000ff9bf0_0;
    %load/vec4 v0000000000ff8d90_0;
    %add;
    %store/vec4 v0000000000ff9e70_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0000000000ff9bf0_0;
    %load/vec4 v0000000000ff8d90_0;
    %sub;
    %store/vec4 v0000000000ff9e70_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000000000ff9bf0_0;
    %load/vec4 v0000000000ff8d90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.6, 8;
T_6.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.6, 8;
 ; End of false expr.
    %blend;
T_6.6;
    %store/vec4 v0000000000ff9e70_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000f66800;
T_7 ;
    %wait E_0000000000f8e910;
    %load/vec4 v0000000000ff8e30_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0000000000ff8250_0;
    %load/vec4 v0000000000ff82f0_0;
    %and;
    %store/vec4 v0000000000ff8390_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0000000000ff8250_0;
    %load/vec4 v0000000000ff82f0_0;
    %or;
    %store/vec4 v0000000000ff8390_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000000000ff8250_0;
    %load/vec4 v0000000000ff82f0_0;
    %xor;
    %store/vec4 v0000000000ff8390_0, 0, 32;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000000000ff8250_0;
    %load/vec4 v0000000000ff82f0_0;
    %or;
    %inv;
    %store/vec4 v0000000000ff8390_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000f6a4f0;
T_8 ;
    %wait E_0000000000f8e850;
    %load/vec4 v0000000000ff9150_0;
    %parti/s 1, 2, 3;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0000000000ff8430_0;
    %store/vec4 v0000000000ff89d0_0, 0, 32;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0000000000ff9830_0;
    %store/vec4 v0000000000ff89d0_0, 0, 32;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %load/vec4 v0000000000ff89d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ff8a70_0, 0, 1;
    %jmp T_8.4;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ff8a70_0, 0, 1;
T_8.4 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000f6c940;
T_9 ;
    %vpi_call 6 9 "$readmemh", "memfile2.dat", v0000000000f91880 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000000f70220;
T_10 ;
    %wait E_0000000000f8ebd0;
    %load/vec4 v0000000000f932c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000000f930e0_0;
    %load/vec4 v0000000000f92a00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000f921e0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000fa0ec0;
T_11 ;
    %vpi_call 3 15 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 3 16 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001032900_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001032900_0, 0;
    %end;
    .thread T_11;
    .scope S_0000000000fa0ec0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010327c0_0, 0;
    %delay 5, 0;
    %load/vec4 v00000000010327c0_0;
    %inv;
    %store/vec4 v00000000010327c0_0, 0, 1;
    %vpi_call 3 24 "$monitor", "Clk: %h, reset: %h, pc: %h, instr: %h, writedata: %h, memwrite: %h, readdata: %h, dataadr: %h", v00000000010327c0_0, v0000000001032900_0, v0000000001032ae0_0, v0000000001031e30_0, v0000000001033c60_0, v0000000001032e00_0, v0000000001032720_0, v00000000010333a0_0 {0 0 0};
    %delay 5, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000fa0ec0;
T_13 ;
    %wait E_0000000000f8e8d0;
    %load/vec4 v0000000001032e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000000010333a0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000000001033c60_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call 3 32 "$display" {0 0 0};
    %vpi_call 3 33 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 3 34 "$stop" {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000000010333a0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_13.4, 6;
    %vpi_call 3 36 "$display", "Simulation failed" {0 0 0};
    %vpi_call 3 37 "$stop" {0 0 0};
T_13.4 ;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "flopenr.v";
    "mipstest.v";
    "mipstop.v";
    "dataMemory.v";
    "instructionMemory.v";
    "mips.v";
    "controler.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "alu.v";
    "alu_arithmetical.v";
    "alu_logical.v";
    "sll2.v";
    "adder.v";
    "mux2.v";
    "flopr.v";
    "regFile.v";
    "signext.v";
