// Seed: 1316219724
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    output supply0 id_4
);
  wire id_6 = id_6;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_17 = 32'd55,
    parameter id_9  = 32'd79
) (
    output supply0 id_0
    , _id_17,
    input supply1 id_1,
    input tri id_2,
    input uwire id_3,
    output supply1 id_4,
    output wand id_5,
    input uwire id_6,
    input supply0 id_7,
    input wor id_8,
    output wand _id_9,
    output supply1 id_10,
    output uwire id_11,
    output logic id_12,
    input wor id_13,
    input tri id_14,
    output wire id_15
);
  wire \id_18 ;
  wire id_19;
  always id_12 <= #1 -1;
  logic [id_9 : 1 'h0] id_20;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_2,
      id_10
  );
  assign modCall_1.id_1 = 0;
  wire [id_17 : -1] id_21;
  logic id_22 = id_2;
endmodule
