--
--	Conversion of Z80_3Pin.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Oct 13 15:00:35 2019
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__CPUD0_net_0 : bit;
SIGNAL Net_4 : bit;
SIGNAL ZDO_0 : bit;
SIGNAL tmpIO_0__CPUD0_net_0 : bit;
TERMINAL tmpSIOVREF__CPUD0_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__CPUD0_net_0 : bit;
SIGNAL Net_24 : bit;
SIGNAL tmpOE__CPUD1_net_0 : bit;
SIGNAL Net_26 : bit;
SIGNAL ZDO_1 : bit;
SIGNAL tmpIO_0__CPUD1_net_0 : bit;
TERMINAL tmpSIOVREF__CPUD1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUD1_net_0 : bit;
SIGNAL tmpOE__CPUD2_net_0 : bit;
SIGNAL Net_27 : bit;
SIGNAL ZDO_2 : bit;
SIGNAL tmpIO_0__CPUD2_net_0 : bit;
TERMINAL tmpSIOVREF__CPUD2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUD2_net_0 : bit;
SIGNAL tmpOE__CPUD3_net_0 : bit;
SIGNAL Net_28 : bit;
SIGNAL ZDO_3 : bit;
SIGNAL tmpIO_0__CPUD3_net_0 : bit;
TERMINAL tmpSIOVREF__CPUD3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUD3_net_0 : bit;
SIGNAL tmpOE__CPUD4_net_0 : bit;
SIGNAL Net_30 : bit;
SIGNAL ZDO_4 : bit;
SIGNAL tmpIO_0__CPUD4_net_0 : bit;
TERMINAL tmpSIOVREF__CPUD4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUD4_net_0 : bit;
SIGNAL tmpOE__CPUD5_net_0 : bit;
SIGNAL Net_31 : bit;
SIGNAL ZDO_5 : bit;
SIGNAL tmpIO_0__CPUD5_net_0 : bit;
TERMINAL tmpSIOVREF__CPUD5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUD5_net_0 : bit;
SIGNAL tmpOE__CPUD6_net_0 : bit;
SIGNAL Net_32 : bit;
SIGNAL ZDO_6 : bit;
SIGNAL tmpIO_0__CPUD6_net_0 : bit;
TERMINAL tmpSIOVREF__CPUD6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUD6_net_0 : bit;
SIGNAL tmpOE__CPUD7_net_0 : bit;
SIGNAL Net_33 : bit;
SIGNAL ZDO_7 : bit;
SIGNAL tmpIO_0__CPUD7_net_0 : bit;
TERMINAL tmpSIOVREF__CPUD7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUD7_net_0 : bit;
SIGNAL \Z80_Data_In:clk\ : bit;
SIGNAL \Z80_Data_In:rst\ : bit;
SIGNAL \Z80_Data_In:control_out_0\ : bit;
SIGNAL \Z80_Data_In:control_out_1\ : bit;
SIGNAL \Z80_Data_In:control_out_2\ : bit;
SIGNAL \Z80_Data_In:control_out_3\ : bit;
SIGNAL \Z80_Data_In:control_out_4\ : bit;
SIGNAL \Z80_Data_In:control_out_5\ : bit;
SIGNAL \Z80_Data_In:control_out_6\ : bit;
SIGNAL \Z80_Data_In:control_out_7\ : bit;
SIGNAL \Z80_Data_In:control_7\ : bit;
SIGNAL \Z80_Data_In:control_6\ : bit;
SIGNAL \Z80_Data_In:control_5\ : bit;
SIGNAL \Z80_Data_In:control_4\ : bit;
SIGNAL \Z80_Data_In:control_3\ : bit;
SIGNAL \Z80_Data_In:control_2\ : bit;
SIGNAL \Z80_Data_In:control_1\ : bit;
SIGNAL \Z80_Data_In:control_0\ : bit;
SIGNAL \Z80_Data_Out:status_7\ : bit;
SIGNAL \Z80_Data_Out:status_6\ : bit;
SIGNAL \Z80_Data_Out:status_5\ : bit;
SIGNAL \Z80_Data_Out:status_4\ : bit;
SIGNAL \Z80_Data_Out:status_3\ : bit;
SIGNAL \Z80_Data_Out:status_2\ : bit;
SIGNAL \Z80_Data_Out:status_1\ : bit;
SIGNAL \Z80_Data_Out:status_0\ : bit;
SIGNAL PSoC_CLK : bit;
SIGNAL tmpOE__IORQ_n_net_0 : bit;
SIGNAL IORQn : bit;
SIGNAL tmpIO_0__IORQ_n_net_0 : bit;
TERMINAL tmpSIOVREF__IORQ_n_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IORQ_n_net_0 : bit;
SIGNAL Net_936 : bit;
SIGNAL Net_390 : bit;
SIGNAL Net_343 : bit;
SIGNAL CPURDn : bit;
SIGNAL \AdrLowIn:status_0\ : bit;
SIGNAL Net_419 : bit;
SIGNAL \AdrLowIn:status_1\ : bit;
SIGNAL Net_444 : bit;
SIGNAL \AdrLowIn:status_2\ : bit;
SIGNAL Net_441 : bit;
SIGNAL \AdrLowIn:status_3\ : bit;
SIGNAL Net_438 : bit;
SIGNAL \AdrLowIn:status_4\ : bit;
SIGNAL Net_435 : bit;
SIGNAL \AdrLowIn:status_5\ : bit;
SIGNAL Net_432 : bit;
SIGNAL \AdrLowIn:status_6\ : bit;
SIGNAL Net_429 : bit;
SIGNAL \AdrLowIn:status_7\ : bit;
SIGNAL Net_397 : bit;
SIGNAL tmpOE__CPUA0_net_0 : bit;
SIGNAL ADR_OUT_0 : bit;
SIGNAL Net_81 : bit;
SIGNAL tmpIO_0__CPUA0_net_0 : bit;
TERMINAL tmpSIOVREF__CPUA0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUA0_net_0 : bit;
SIGNAL DRV_RAM : bit;
SIGNAL tmpOE__CPUA1_net_0 : bit;
SIGNAL Net_105 : bit;
SIGNAL Net_69 : bit;
SIGNAL tmpIO_0__CPUA1_net_0 : bit;
TERMINAL tmpSIOVREF__CPUA1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUA1_net_0 : bit;
SIGNAL tmpOE__CPUA2_net_0 : bit;
SIGNAL Net_106 : bit;
SIGNAL Net_70 : bit;
SIGNAL tmpIO_0__CPUA2_net_0 : bit;
TERMINAL tmpSIOVREF__CPUA2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUA2_net_0 : bit;
SIGNAL tmpOE__CPUA3_net_0 : bit;
SIGNAL Net_92 : bit;
SIGNAL Net_90 : bit;
SIGNAL tmpIO_0__CPUA3_net_0 : bit;
TERMINAL tmpSIOVREF__CPUA3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUA3_net_0 : bit;
SIGNAL tmpOE__CPUA4_net_0 : bit;
SIGNAL Net_95 : bit;
SIGNAL Net_93 : bit;
SIGNAL tmpIO_0__CPUA4_net_0 : bit;
TERMINAL tmpSIOVREF__CPUA4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUA4_net_0 : bit;
SIGNAL tmpOE__CPUA5_net_0 : bit;
SIGNAL Net_98 : bit;
SIGNAL Net_96 : bit;
SIGNAL tmpIO_0__CPUA5_net_0 : bit;
TERMINAL tmpSIOVREF__CPUA5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUA5_net_0 : bit;
SIGNAL tmpOE__CPUA6_net_0 : bit;
SIGNAL Net_101 : bit;
SIGNAL Net_99 : bit;
SIGNAL tmpIO_0__CPUA6_net_0 : bit;
TERMINAL tmpSIOVREF__CPUA6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUA6_net_0 : bit;
SIGNAL tmpOE__CPUA7_net_0 : bit;
SIGNAL Net_104 : bit;
SIGNAL Net_102 : bit;
SIGNAL tmpIO_0__CPUA7_net_0 : bit;
TERMINAL tmpSIOVREF__CPUA7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUA7_net_0 : bit;
SIGNAL \AdrLowOut:clk\ : bit;
SIGNAL \AdrLowOut:rst\ : bit;
SIGNAL \AdrLowOut:control_out_0\ : bit;
SIGNAL \AdrLowOut:control_out_1\ : bit;
SIGNAL \AdrLowOut:control_out_2\ : bit;
SIGNAL \AdrLowOut:control_out_3\ : bit;
SIGNAL \AdrLowOut:control_out_4\ : bit;
SIGNAL \AdrLowOut:control_out_5\ : bit;
SIGNAL \AdrLowOut:control_out_6\ : bit;
SIGNAL \AdrLowOut:control_out_7\ : bit;
SIGNAL \AdrLowOut:control_7\ : bit;
SIGNAL \AdrLowOut:control_6\ : bit;
SIGNAL \AdrLowOut:control_5\ : bit;
SIGNAL \AdrLowOut:control_4\ : bit;
SIGNAL \AdrLowOut:control_3\ : bit;
SIGNAL \AdrLowOut:control_2\ : bit;
SIGNAL \AdrLowOut:control_1\ : bit;
SIGNAL \AdrLowOut:control_0\ : bit;
SIGNAL cydff_10 : bit;
SIGNAL Net_479 : bit;
SIGNAL Net_522 : bit;
SIGNAL cydff_9 : bit;
SIGNAL Net_509 : bit;
SIGNAL \IO_Ctrl_Reg:clk\ : bit;
SIGNAL \IO_Ctrl_Reg:rst\ : bit;
SIGNAL CLR_IO_INT : bit;
SIGNAL \IO_Ctrl_Reg:control_out_0\ : bit;
SIGNAL Net_855 : bit;
SIGNAL \IO_Ctrl_Reg:control_out_1\ : bit;
SIGNAL Net_322 : bit;
SIGNAL \IO_Ctrl_Reg:control_out_2\ : bit;
SIGNAL Net_492 : bit;
SIGNAL \IO_Ctrl_Reg:control_out_3\ : bit;
SIGNAL Net_494 : bit;
SIGNAL \IO_Ctrl_Reg:control_out_4\ : bit;
SIGNAL Net_495 : bit;
SIGNAL \IO_Ctrl_Reg:control_out_5\ : bit;
SIGNAL Net_496 : bit;
SIGNAL \IO_Ctrl_Reg:control_out_6\ : bit;
SIGNAL Net_497 : bit;
SIGNAL \IO_Ctrl_Reg:control_out_7\ : bit;
SIGNAL \IO_Ctrl_Reg:control_7\ : bit;
SIGNAL \IO_Ctrl_Reg:control_6\ : bit;
SIGNAL \IO_Ctrl_Reg:control_5\ : bit;
SIGNAL \IO_Ctrl_Reg:control_4\ : bit;
SIGNAL \IO_Ctrl_Reg:control_3\ : bit;
SIGNAL \IO_Ctrl_Reg:control_2\ : bit;
SIGNAL \IO_Ctrl_Reg:control_1\ : bit;
SIGNAL \IO_Ctrl_Reg:control_0\ : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_155 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL \BankBaseAdr:clk\ : bit;
SIGNAL \BankBaseAdr:rst\ : bit;
SIGNAL \BankBaseAdr:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \BankBaseAdr:control_bus_7\:SIGNAL IS 2;
SIGNAL \BankBaseAdr:control_out_7\ : bit;
SIGNAL \BankBaseAdr:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \BankBaseAdr:control_bus_6\:SIGNAL IS 2;
SIGNAL \BankBaseAdr:control_out_6\ : bit;
SIGNAL \BankBaseAdr:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \BankBaseAdr:control_bus_5\:SIGNAL IS 2;
SIGNAL \BankBaseAdr:control_out_5\ : bit;
SIGNAL BNK_4 : bit;
SIGNAL \BankBaseAdr:control_out_4\ : bit;
SIGNAL BNK_3 : bit;
SIGNAL \BankBaseAdr:control_out_3\ : bit;
SIGNAL BNK_2 : bit;
SIGNAL \BankBaseAdr:control_out_2\ : bit;
SIGNAL BNK_1 : bit;
SIGNAL \BankBaseAdr:control_out_1\ : bit;
SIGNAL BNK_0 : bit;
SIGNAL \BankBaseAdr:control_out_0\ : bit;
SIGNAL \BankBaseAdr:control_7\ : bit;
SIGNAL \BankBaseAdr:control_6\ : bit;
SIGNAL \BankBaseAdr:control_5\ : bit;
SIGNAL \BankBaseAdr:control_4\ : bit;
SIGNAL \BankBaseAdr:control_3\ : bit;
SIGNAL \BankBaseAdr:control_2\ : bit;
SIGNAL \BankBaseAdr:control_1\ : bit;
SIGNAL \BankBaseAdr:control_0\ : bit;
SIGNAL \mux_5:tmp__mux_5_reg\ : bit;
SIGNAL Net_627 : bit;
ATTRIBUTE soft of Net_627:SIGNAL IS '1';
SIGNAL Net_234 : bit;
SIGNAL SAR_7 : bit;
SIGNAL Net_253 : bit;
SIGNAL \mux_4:tmp__mux_4_reg\ : bit;
SIGNAL Net_258 : bit;
SIGNAL SAR_6 : bit;
SIGNAL Net_252 : bit;
SIGNAL \mux_3:tmp__mux_3_reg\ : bit;
SIGNAL Net_226 : bit;
SIGNAL SAR_5 : bit;
SIGNAL Net_251 : bit;
SIGNAL \mux_2:tmp__mux_2_reg\ : bit;
SIGNAL Z80A_15 : bit;
SIGNAL SAR_4 : bit;
SIGNAL Net_250 : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Z80A_14 : bit;
SIGNAL SAR_3 : bit;
SIGNAL Net_618 : bit;
SIGNAL \mux_6:tmp__mux_6_reg\ : bit;
SIGNAL Z80A_13 : bit;
SIGNAL SAR_2 : bit;
SIGNAL Net_619 : bit;
SIGNAL tmpOE__CPUA13_net_0 : bit;
SIGNAL tmpIO_0__CPUA13_net_0 : bit;
TERMINAL tmpSIOVREF__CPUA13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUA13_net_0 : bit;
SIGNAL tmpOE__CPUA14_net_0 : bit;
SIGNAL tmpIO_0__CPUA14_net_0 : bit;
TERMINAL tmpSIOVREF__CPUA14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUA14_net_0 : bit;
SIGNAL tmpOE__CPUA15_net_0 : bit;
SIGNAL tmpIO_0__CPUA15_net_0 : bit;
TERMINAL tmpSIOVREF__CPUA15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUA15_net_0 : bit;
SIGNAL tmpOE__SRAMA13_net_0 : bit;
SIGNAL tmpFB_0__SRAMA13_net_0 : bit;
SIGNAL tmpIO_0__SRAMA13_net_0 : bit;
TERMINAL tmpSIOVREF__SRAMA13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRAMA13_net_0 : bit;
SIGNAL tmpOE__SRAMA14_net_0 : bit;
SIGNAL tmpFB_0__SRAMA14_net_0 : bit;
SIGNAL tmpIO_0__SRAMA14_net_0 : bit;
TERMINAL tmpSIOVREF__SRAMA14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRAMA14_net_0 : bit;
SIGNAL tmpOE__SRAMA15_net_0 : bit;
SIGNAL tmpFB_0__SRAMA15_net_0 : bit;
SIGNAL tmpIO_0__SRAMA15_net_0 : bit;
TERMINAL tmpSIOVREF__SRAMA15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRAMA15_net_0 : bit;
SIGNAL tmpOE__SRAMA16_net_0 : bit;
SIGNAL tmpFB_0__SRAMA16_net_0 : bit;
SIGNAL tmpIO_0__SRAMA16_net_0 : bit;
TERMINAL tmpSIOVREF__SRAMA16_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRAMA16_net_0 : bit;
SIGNAL tmpOE__SRAMA17_net_0 : bit;
SIGNAL tmpFB_0__SRAMA17_net_0 : bit;
SIGNAL tmpIO_0__SRAMA17_net_0 : bit;
TERMINAL tmpSIOVREF__SRAMA17_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRAMA17_net_0 : bit;
SIGNAL tmpOE__SRAMA18_net_0 : bit;
SIGNAL tmpFB_0__SRAMA18_net_0 : bit;
SIGNAL tmpIO_0__SRAMA18_net_0 : bit;
TERMINAL tmpSIOVREF__SRAMA18_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRAMA18_net_0 : bit;
SIGNAL \mux_10:tmp__mux_10_reg\ : bit;
SIGNAL Z80A_12 : bit;
SIGNAL SAR_1 : bit;
SIGNAL Net_615 : bit;
SIGNAL tmpOE__SRAMA12_net_0 : bit;
SIGNAL tmpFB_0__SRAMA12_net_0 : bit;
SIGNAL tmpIO_0__SRAMA12_net_0 : bit;
TERMINAL tmpSIOVREF__SRAMA12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRAMA12_net_0 : bit;
SIGNAL \mux_11:tmp__mux_11_reg\ : bit;
SIGNAL Z80A_11 : bit;
SIGNAL SAR_0 : bit;
SIGNAL Net_612 : bit;
SIGNAL tmpOE__CPUA8_net_0 : bit;
SIGNAL Net_278 : bit;
SIGNAL tmpFB_0__CPUA8_net_0 : bit;
SIGNAL tmpIO_0__CPUA8_net_0 : bit;
TERMINAL tmpSIOVREF__CPUA8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUA8_net_0 : bit;
SIGNAL tmpOE__CPUA9_net_0 : bit;
SIGNAL Net_281 : bit;
SIGNAL tmpFB_0__CPUA9_net_0 : bit;
SIGNAL tmpIO_0__CPUA9_net_0 : bit;
TERMINAL tmpSIOVREF__CPUA9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUA9_net_0 : bit;
SIGNAL tmpOE__CPUA10_net_0 : bit;
SIGNAL Net_284 : bit;
SIGNAL tmpFB_0__CPUA10_net_0 : bit;
SIGNAL tmpIO_0__CPUA10_net_0 : bit;
TERMINAL tmpSIOVREF__CPUA10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUA10_net_0 : bit;
SIGNAL tmpOE__CPUA12_net_0 : bit;
SIGNAL tmpIO_0__CPUA12_net_0 : bit;
TERMINAL tmpSIOVREF__CPUA12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUA12_net_0 : bit;
SIGNAL tmpOE__CPUA11_net_0 : bit;
SIGNAL tmpIO_0__CPUA11_net_0 : bit;
TERMINAL tmpSIOVREF__CPUA11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUA11_net_0 : bit;
SIGNAL \AdrMidOut:clk\ : bit;
SIGNAL \AdrMidOut:rst\ : bit;
SIGNAL \AdrMidOut:control_out_0\ : bit;
SIGNAL \AdrMidOut:control_out_1\ : bit;
SIGNAL \AdrMidOut:control_out_2\ : bit;
SIGNAL Net_839 : bit;
SIGNAL \AdrMidOut:control_out_3\ : bit;
SIGNAL Net_838 : bit;
SIGNAL \AdrMidOut:control_out_4\ : bit;
SIGNAL Net_366 : bit;
SIGNAL \AdrMidOut:control_out_5\ : bit;
SIGNAL Net_811 : bit;
SIGNAL \AdrMidOut:control_out_6\ : bit;
SIGNAL Net_812 : bit;
SIGNAL \AdrMidOut:control_out_7\ : bit;
SIGNAL \AdrMidOut:control_7\ : bit;
SIGNAL \AdrMidOut:control_6\ : bit;
SIGNAL \AdrMidOut:control_5\ : bit;
SIGNAL \AdrMidOut:control_4\ : bit;
SIGNAL \AdrMidOut:control_3\ : bit;
SIGNAL \AdrMidOut:control_2\ : bit;
SIGNAL \AdrMidOut:control_1\ : bit;
SIGNAL \AdrMidOut:control_0\ : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL Net_864 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL tmpOE__SDA_net_0 : bit;
SIGNAL tmpFB_0__SDA_net_0 : bit;
SIGNAL Net_305 : bit;
TERMINAL tmpSIOVREF__SDA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_net_0 : bit;
SIGNAL tmpOE__SCL_net_0 : bit;
SIGNAL tmpFB_0__SCL_net_0 : bit;
SIGNAL Net_306 : bit;
TERMINAL tmpSIOVREF__SCL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_net_0 : bit;
SIGNAL Net_10 : bit;
SIGNAL Net_389 : bit;
SIGNAL SRAMREAD : bit;
SIGNAL \I2C:sda_x_wire\ : bit;
SIGNAL \I2C:Net_643_1\ : bit;
SIGNAL \I2C:Net_697\ : bit;
SIGNAL \I2C:bus_clk\ : bit;
SIGNAL \I2C:Net_1109_0\ : bit;
SIGNAL \I2C:Net_1109_1\ : bit;
SIGNAL \I2C:Net_643_0\ : bit;
SIGNAL \I2C:Net_643_2\ : bit;
SIGNAL \I2C:scl_x_wire\ : bit;
SIGNAL \I2C:Net_969\ : bit;
SIGNAL \I2C:Net_968\ : bit;
SIGNAL \I2C:udb_clk\ : bit;
SIGNAL \I2C:Net_970\ : bit;
SIGNAL Net_309 : bit;
SIGNAL \I2C:Net_973\ : bit;
SIGNAL Net_310 : bit;
SIGNAL \I2C:Net_974\ : bit;
SIGNAL \I2C:scl_yfb\ : bit;
SIGNAL \I2C:sda_yfb\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C:timeout_clk\ : bit;
SIGNAL Net_315 : bit;
SIGNAL \I2C:Net_975\ : bit;
SIGNAL Net_313 : bit;
SIGNAL Net_314 : bit;
SIGNAL tmpOE__HALT_n_net_0 : bit;
SIGNAL Net_937 : bit;
SIGNAL tmpIO_0__HALT_n_net_0 : bit;
TERMINAL tmpSIOVREF__HALT_n_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HALT_n_net_0 : bit;
SIGNAL \mux_9:tmp__mux_9_reg\ : bit;
SIGNAL Net_395 : bit;
SIGNAL Net_394 : bit;
SIGNAL \mux_8:tmp__mux_8_reg\ : bit;
SIGNAL Net_840 : bit;
SIGNAL Net_388 : bit;
SIGNAL Net_391 : bit;
SIGNAL \mux_7:tmp__mux_7_reg\ : bit;
SIGNAL Net_896 : bit;
SIGNAL Net_369 : bit;
SIGNAL Net_323 : bit;
SIGNAL tmpOE__BUSRQ_n_net_0 : bit;
SIGNAL Net_318 : bit;
SIGNAL tmpFB_0__BUSRQ_n_net_0 : bit;
SIGNAL tmpIO_0__BUSRQ_n_net_0 : bit;
TERMINAL tmpSIOVREF__BUSRQ_n_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BUSRQ_n_net_0 : bit;
SIGNAL Net_975 : bit;
SIGNAL tmpOE__NMI_n_net_0 : bit;
SIGNAL tmpFB_0__NMI_n_net_0 : bit;
SIGNAL tmpIO_0__NMI_n_net_0 : bit;
TERMINAL tmpSIOVREF__NMI_n_net_0 : bit;
SIGNAL tmpINTERRUPT_0__NMI_n_net_0 : bit;
SIGNAL tmpOE__INT_n_net_0 : bit;
SIGNAL tmpFB_0__INT_n_net_0 : bit;
SIGNAL tmpIO_0__INT_n_net_0 : bit;
TERMINAL tmpSIOVREF__INT_n_net_0 : bit;
SIGNAL tmpINTERRUPT_0__INT_n_net_0 : bit;
SIGNAL tmpOE__CPUWR_n_net_0 : bit;
SIGNAL CPUWRn : bit;
SIGNAL tmpIO_0__CPUWR_n_net_0 : bit;
TERMINAL tmpSIOVREF__CPUWR_n_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPUWR_n_net_0 : bit;
SIGNAL tmpOE__CPURD_n_net_0 : bit;
SIGNAL tmpIO_0__CPURD_n_net_0 : bit;
TERMINAL tmpSIOVREF__CPURD_n_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPURD_n_net_0 : bit;
SIGNAL tmpOE__SRAMCS_n_net_0 : bit;
SIGNAL tmpFB_0__SRAMCS_n_net_0 : bit;
SIGNAL tmpIO_0__SRAMCS_n_net_0 : bit;
TERMINAL tmpSIOVREF__SRAMCS_n_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRAMCS_n_net_0 : bit;
SIGNAL tmpOE__M1_n_net_0 : bit;
SIGNAL M1n : bit;
SIGNAL tmpIO_0__M1_n_net_0 : bit;
TERMINAL tmpSIOVREF__M1_n_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M1_n_net_0 : bit;
SIGNAL tmpOE__MEMRD_n_net_0 : bit;
SIGNAL tmpFB_0__MEMRD_n_net_0 : bit;
SIGNAL tmpIO_0__MEMRD_n_net_0 : bit;
TERMINAL tmpSIOVREF__MEMRD_n_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MEMRD_n_net_0 : bit;
SIGNAL tmpOE__MEMWR_n_net_0 : bit;
SIGNAL tmpFB_0__MEMWR_n_net_0 : bit;
SIGNAL tmpIO_0__MEMWR_n_net_0 : bit;
TERMINAL tmpSIOVREF__MEMWR_n_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MEMWR_n_net_0 : bit;
SIGNAL tmpOE__MREQ_n_net_0 : bit;
SIGNAL tmpIO_0__MREQ_n_net_0 : bit;
TERMINAL tmpSIOVREF__MREQ_n_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MREQ_n_net_0 : bit;
SIGNAL Net_398 : bit;
SIGNAL cydff_1 : bit;
SIGNAL cydff_2 : bit;
SIGNAL cydff_3 : bit;
SIGNAL cydff_4 : bit;
SIGNAL cydff_5 : bit;
SIGNAL cydff_6 : bit;
SIGNAL cydff_7 : bit;
SIGNAL cydff_8 : bit;
SIGNAL \IO_Stat_Reg:status_0\ : bit;
SIGNAL \IO_Stat_Reg:status_1\ : bit;
SIGNAL \IO_Stat_Reg:status_2\ : bit;
SIGNAL \IO_Stat_Reg:status_3\ : bit;
SIGNAL \IO_Stat_Reg:status_4\ : bit;
SIGNAL IOBUSY : bit;
SIGNAL \IO_Stat_Reg:status_5\ : bit;
SIGNAL \IO_Stat_Reg:status_6\ : bit;
SIGNAL \IO_Stat_Reg:status_7\ : bit;
SIGNAL tmpOE__WAIT_n_1_net_0 : bit;
SIGNAL Net_467 : bit;
SIGNAL tmpFB_0__WAIT_n_1_net_0 : bit;
SIGNAL tmpIO_0__WAIT_n_1_net_0 : bit;
TERMINAL tmpSIOVREF__WAIT_n_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__WAIT_n_1_net_0 : bit;
SIGNAL Net_519 : bit;
SIGNAL Net_488 : bit;
SIGNAL cy_srff_1 : bit;
SIGNAL Net_485 : bit;
SIGNAL Net_977 : bit;
SIGNAL Net_976 : bit;
SIGNAL Net_963 : bit;
SIGNAL Net_965 : bit;
SIGNAL Net_513 : bit;
SIGNAL Net_514 : bit;
SIGNAL \AdrHighOut:clk\ : bit;
SIGNAL \AdrHighOut:rst\ : bit;
SIGNAL \AdrHighOut:control_out_7\ : bit;
SIGNAL \AdrHighOut:control_out_6\ : bit;
SIGNAL \AdrHighOut:control_out_5\ : bit;
SIGNAL \AdrHighOut:control_out_4\ : bit;
SIGNAL \AdrHighOut:control_out_3\ : bit;
SIGNAL \AdrHighOut:control_out_2\ : bit;
SIGNAL \AdrHighOut:control_out_1\ : bit;
SIGNAL \AdrHighOut:control_out_0\ : bit;
SIGNAL \AdrHighOut:control_7\ : bit;
SIGNAL \AdrHighOut:control_6\ : bit;
SIGNAL \AdrHighOut:control_5\ : bit;
SIGNAL \AdrHighOut:control_4\ : bit;
SIGNAL \AdrHighOut:control_3\ : bit;
SIGNAL \AdrHighOut:control_2\ : bit;
SIGNAL \AdrHighOut:control_1\ : bit;
SIGNAL \AdrHighOut:control_0\ : bit;
SIGNAL \BankMask:clk\ : bit;
SIGNAL \BankMask:rst\ : bit;
SIGNAL \BankMask:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \BankMask:control_bus_7\:SIGNAL IS 2;
SIGNAL \BankMask:control_out_7\ : bit;
SIGNAL \BankMask:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \BankMask:control_bus_6\:SIGNAL IS 2;
SIGNAL \BankMask:control_out_6\ : bit;
SIGNAL MSK_5 : bit;
SIGNAL \BankMask:control_out_5\ : bit;
SIGNAL MSK_4 : bit;
SIGNAL \BankMask:control_out_4\ : bit;
SIGNAL MSK_3 : bit;
SIGNAL \BankMask:control_out_3\ : bit;
SIGNAL MSK_2 : bit;
SIGNAL \BankMask:control_out_2\ : bit;
SIGNAL MSK_1 : bit;
SIGNAL \BankMask:control_out_1\ : bit;
SIGNAL MSK_0 : bit;
SIGNAL \BankMask:control_out_0\ : bit;
SIGNAL \BankMask:control_7\ : bit;
SIGNAL \BankMask:control_6\ : bit;
SIGNAL \BankMask:control_5\ : bit;
SIGNAL \BankMask:control_4\ : bit;
SIGNAL \BankMask:control_3\ : bit;
SIGNAL \BankMask:control_2\ : bit;
SIGNAL \BankMask:control_1\ : bit;
SIGNAL \BankMask:control_0\ : bit;
SIGNAL tmpOE__SRAMA11_net_0 : bit;
SIGNAL tmpFB_0__SRAMA11_net_0 : bit;
SIGNAL tmpIO_0__SRAMA11_net_0 : bit;
TERMINAL tmpSIOVREF__SRAMA11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRAMA11_net_0 : bit;
SIGNAL Net_985 : bit;
SIGNAL Net_825 : bit;
SIGNAL Net_823 : bit;
SIGNAL BANKED : bit;
SIGNAL Net_774 : bit;
SIGNAL Net_780 : bit;
SIGNAL Net_793 : bit;
SIGNAL Net_784 : bit;
ATTRIBUTE soft of Net_784:SIGNAL IS '1';
SIGNAL Net_786 : bit;
ATTRIBUTE soft of Net_786:SIGNAL IS '1';
SIGNAL Net_772 : bit;
SIGNAL Net_770 : bit;
SIGNAL Net_768 : bit;
SIGNAL Net_766 : bit;
SIGNAL Net_775 : bit;
SIGNAL SRAMWRITE : bit;
SIGNAL \VDAC8_1:Net_83\ : bit;
SIGNAL \VDAC8_1:Net_81\ : bit;
SIGNAL \VDAC8_1:Net_82\ : bit;
TERMINAL Net_833 : bit;
TERMINAL \VDAC8_1:Net_77\ : bit;
SIGNAL tmpOE__DAC_OUT_net_0 : bit;
SIGNAL tmpFB_0__DAC_OUT_net_0 : bit;
SIGNAL tmpIO_0__DAC_OUT_net_0 : bit;
TERMINAL tmpSIOVREF__DAC_OUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DAC_OUT_net_0 : bit;
SIGNAL tmpOE__CPU_CLK_net_0 : bit;
SIGNAL Net_835 : bit;
SIGNAL tmpFB_0__CPU_CLK_net_0 : bit;
SIGNAL tmpIO_0__CPU_CLK_net_0 : bit;
TERMINAL tmpSIOVREF__CPU_CLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPU_CLK_net_0 : bit;
SIGNAL \ExtSRAMCtl:clk\ : bit;
SIGNAL \ExtSRAMCtl:rst\ : bit;
SIGNAL \ExtSRAMCtl:control_out_0\ : bit;
SIGNAL SRAMCS : bit;
SIGNAL \ExtSRAMCtl:control_out_1\ : bit;
SIGNAL \ExtSRAMCtl:control_out_2\ : bit;
SIGNAL \ExtSRAMCtl:control_out_3\ : bit;
SIGNAL CPURES : bit;
SIGNAL \ExtSRAMCtl:control_out_4\ : bit;
SIGNAL Net_886 : bit;
SIGNAL \ExtSRAMCtl:control_out_5\ : bit;
SIGNAL Net_887 : bit;
SIGNAL \ExtSRAMCtl:control_out_6\ : bit;
SIGNAL Net_888 : bit;
SIGNAL \ExtSRAMCtl:control_out_7\ : bit;
SIGNAL \ExtSRAMCtl:control_7\ : bit;
SIGNAL \ExtSRAMCtl:control_6\ : bit;
SIGNAL \ExtSRAMCtl:control_5\ : bit;
SIGNAL \ExtSRAMCtl:control_4\ : bit;
SIGNAL \ExtSRAMCtl:control_3\ : bit;
SIGNAL \ExtSRAMCtl:control_2\ : bit;
SIGNAL \ExtSRAMCtl:control_1\ : bit;
SIGNAL \ExtSRAMCtl:control_0\ : bit;
SIGNAL tmpOE__CPURSTn_net_0 : bit;
SIGNAL Net_894 : bit;
SIGNAL tmpFB_0__CPURSTn_net_0 : bit;
SIGNAL tmpIO_0__CPURSTn_net_0 : bit;
TERMINAL tmpSIOVREF__CPURSTn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPURSTn_net_0 : bit;
SIGNAL tmpOE__BUSACK_n_net_0 : bit;
SIGNAL Net_915 : bit;
SIGNAL tmpIO_0__BUSACK_n_net_0 : bit;
TERMINAL tmpSIOVREF__BUSACK_n_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BUSACK_n_net_0 : bit;
SIGNAL tmpOE__I2CINT_n_net_0 : bit;
SIGNAL Net_916 : bit;
SIGNAL tmpIO_0__I2CINT_n_net_0 : bit;
TERMINAL tmpSIOVREF__I2CINT_n_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2CINT_n_net_0 : bit;
SIGNAL tmpOE__P79_net_0 : bit;
SIGNAL Net_949 : bit;
SIGNAL tmpFB_0__P79_net_0 : bit;
SIGNAL tmpIO_0__P79_net_0 : bit;
TERMINAL tmpSIOVREF__P79_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P79_net_0 : bit;
SIGNAL tmpOE__P78_net_0 : bit;
SIGNAL Net_929 : bit;
SIGNAL tmpFB_0__P78_net_0 : bit;
SIGNAL tmpIO_0__P78_net_0 : bit;
TERMINAL tmpSIOVREF__P78_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P78_net_0 : bit;
SIGNAL tmpOE__P77_net_0 : bit;
SIGNAL Net_928 : bit;
SIGNAL tmpFB_0__P77_net_0 : bit;
SIGNAL tmpIO_0__P77_net_0 : bit;
TERMINAL tmpSIOVREF__P77_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P77_net_0 : bit;
SIGNAL tmpOE__P76_net_0 : bit;
SIGNAL Net_920 : bit;
SIGNAL tmpFB_0__P76_net_0 : bit;
SIGNAL tmpIO_0__P76_net_0 : bit;
TERMINAL tmpSIOVREF__P76_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P76_net_0 : bit;
SIGNAL \H1_Reg:clk\ : bit;
SIGNAL \H1_Reg:rst\ : bit;
SIGNAL \H1_Reg:control_out_0\ : bit;
SIGNAL \H1_Reg:control_out_1\ : bit;
SIGNAL \H1_Reg:control_out_2\ : bit;
SIGNAL \H1_Reg:control_out_3\ : bit;
SIGNAL Net_950 : bit;
SIGNAL \H1_Reg:control_out_4\ : bit;
SIGNAL Net_951 : bit;
SIGNAL \H1_Reg:control_out_5\ : bit;
SIGNAL Net_952 : bit;
SIGNAL \H1_Reg:control_out_6\ : bit;
SIGNAL Net_953 : bit;
SIGNAL \H1_Reg:control_out_7\ : bit;
SIGNAL \H1_Reg:control_7\ : bit;
SIGNAL \H1_Reg:control_6\ : bit;
SIGNAL \H1_Reg:control_5\ : bit;
SIGNAL \H1_Reg:control_4\ : bit;
SIGNAL \H1_Reg:control_3\ : bit;
SIGNAL \H1_Reg:control_2\ : bit;
SIGNAL \H1_Reg:control_1\ : bit;
SIGNAL \H1_Reg:control_0\ : bit;
SIGNAL tmpOE__OSC_IN_net_0 : bit;
SIGNAL Net_931 : bit;
SIGNAL tmpIO_0__OSC_IN_net_0 : bit;
TERMINAL tmpSIOVREF__OSC_IN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC_IN_net_0 : bit;
SIGNAL Net_934 : bit;
SIGNAL Net_984 : bit;
SIGNAL Net_989 : bit;
SIGNAL cydff_10D : bit;
SIGNAL cydff_9D : bit;
SIGNAL cydff_1D : bit;
SIGNAL cydff_2D : bit;
SIGNAL cydff_3D : bit;
SIGNAL cydff_4D : bit;
SIGNAL cydff_5D : bit;
SIGNAL cydff_6D : bit;
SIGNAL cydff_7D : bit;
SIGNAL cydff_8D : bit;
SIGNAL cy_srff_1D : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

tmpOE__CPUD0_net_0 <= ((tmpOE__CPUA0_net_0 and SRAMWRITE)
	OR (not IORQn and not M1n)
	OR (not IORQn and not CPURDn));

Net_936 <= (not IORQn);

Net_253 <= ((Net_627 and SAR_7));

Net_252 <= ((Net_627 and SAR_6));

Net_251 <= ((Net_627 and SAR_5));

Net_250 <= ((Net_627 and SAR_4)
	OR (not Net_627 and Z80A_15));

Net_618 <= ((Net_627 and SAR_3)
	OR (not Net_627 and Z80A_14));

Net_619 <= ((Net_627 and SAR_2)
	OR (not Net_627 and Z80A_13));

Net_615 <= ((Net_627 and SAR_1)
	OR (not Net_627 and Z80A_12));

Net_612 <= ((Net_627 and SAR_0)
	OR (not Net_627 and Z80A_11));

Net_394 <= ((not SRAMREAD and tmpOE__CPUA0_net_0)
	OR (not tmpOE__CPUA0_net_0 and CPURDn)
	OR (not tmpOE__CPUA0_net_0 and Net_343));

Net_391 <= ((not SRAMWRITE and tmpOE__CPUA0_net_0)
	OR (not tmpOE__CPUA0_net_0 and CPUWRn)
	OR (not tmpOE__CPUA0_net_0 and Net_343));

Net_369 <= ((not SRAMCS and tmpOE__CPUA0_net_0)
	OR (not tmpOE__CPUA0_net_0 and Net_343));

Net_975 <= (not Net_322);

cy_srff_1D <= ((not cydff_10 and not CLR_IO_INT and not CPURES and Net_479)
	OR (not CLR_IO_INT and not CPURES and IOBUSY));

Net_509 <= ((not IORQn and not M1n)
	OR (not IORQn and not CPUWRn)
	OR (not IORQn and not CPURDn));

Net_467 <= (not IOBUSY);

Net_627 <= ((not BNK_4 and not BNK_3 and not BNK_2 and not Z80A_15 and not Z80A_14 and not Z80A_13 and not MSK_5 and not Net_784 and not Net_786)
	OR (not BNK_3 and not BNK_2 and not Z80A_14 and not Z80A_13 and not MSK_5 and not Net_784 and not Net_786 and BNK_4 and Z80A_15)
	OR (not BNK_4 and not BNK_2 and not Z80A_15 and not Z80A_13 and not MSK_5 and not Net_784 and not Net_786 and BNK_3 and Z80A_14)
	OR (not BNK_2 and not Z80A_13 and not MSK_5 and not Net_784 and not Net_786 and BNK_4 and BNK_3 and Z80A_15 and Z80A_14)
	OR (not BNK_4 and not BNK_3 and not Z80A_15 and not Z80A_14 and not MSK_5 and not Net_784 and not Net_786 and BNK_2 and Z80A_13)
	OR (not BNK_3 and not Z80A_14 and not MSK_5 and not Net_784 and not Net_786 and BNK_4 and BNK_2 and Z80A_15 and Z80A_13)
	OR (not BNK_4 and not Z80A_15 and not MSK_5 and not Net_784 and not Net_786 and BNK_3 and BNK_2 and Z80A_14 and Z80A_13)
	OR (not MSK_5 and not Net_784 and not Net_786 and BNK_4 and BNK_3 and BNK_2 and Z80A_15 and Z80A_14 and Z80A_13)
	OR (not BNK_4 and not BNK_3 and not Z80A_15 and not Z80A_14 and not MSK_5 and not MSK_2 and not Net_784 and not Net_786)
	OR (not BNK_3 and not Z80A_14 and not MSK_5 and not MSK_2 and not Net_784 and not Net_786 and BNK_4 and Z80A_15)
	OR (not BNK_4 and not Z80A_15 and not MSK_5 and not MSK_2 and not Net_784 and not Net_786 and BNK_3 and Z80A_14)
	OR (not MSK_5 and not MSK_2 and not Net_784 and not Net_786 and BNK_4 and BNK_3 and Z80A_15 and Z80A_14)
	OR (not BNK_4 and not BNK_2 and not Z80A_15 and not Z80A_13 and not MSK_5 and not MSK_3 and not Net_784 and not Net_786)
	OR (not BNK_2 and not Z80A_13 and not MSK_5 and not MSK_3 and not Net_784 and not Net_786 and BNK_4 and Z80A_15)
	OR (not BNK_4 and not Z80A_15 and not MSK_5 and not MSK_3 and not Net_784 and not Net_786 and BNK_2 and Z80A_13)
	OR (not MSK_5 and not MSK_3 and not Net_784 and not Net_786 and BNK_4 and BNK_2 and Z80A_15 and Z80A_13)
	OR (not BNK_3 and not BNK_2 and not Z80A_14 and not Z80A_13 and not MSK_5 and not MSK_4 and not Net_784 and not Net_786)
	OR (not BNK_2 and not Z80A_13 and not MSK_5 and not MSK_4 and not Net_784 and not Net_786 and BNK_3 and Z80A_14)
	OR (not BNK_3 and not Z80A_14 and not MSK_5 and not MSK_4 and not Net_784 and not Net_786 and BNK_2 and Z80A_13)
	OR (not MSK_5 and not MSK_4 and not Net_784 and not Net_786 and BNK_3 and BNK_2 and Z80A_14 and Z80A_13)
	OR (not BNK_4 and not Z80A_15 and not MSK_5 and not MSK_3 and not MSK_2 and not Net_784 and not Net_786)
	OR (not MSK_5 and not MSK_3 and not MSK_2 and not Net_784 and not Net_786 and BNK_4 and Z80A_15)
	OR (not BNK_3 and not Z80A_14 and not MSK_5 and not MSK_4 and not MSK_2 and not Net_784 and not Net_786)
	OR (not MSK_5 and not MSK_4 and not MSK_2 and not Net_784 and not Net_786 and BNK_3 and Z80A_14)
	OR (not BNK_2 and not Z80A_13 and not MSK_5 and not MSK_4 and not MSK_3 and not Net_784 and not Net_786)
	OR (not MSK_5 and not MSK_4 and not MSK_3 and not Net_784 and not Net_786 and BNK_2 and Z80A_13)
	OR (not MSK_5 and not MSK_4 and not MSK_3 and not MSK_2 and not Net_784 and not Net_786)
	OR tmpOE__CPUA0_net_0);

Net_786 <= ((not Z80A_11 and BNK_0 and MSK_0)
	OR (not BNK_0 and Z80A_11 and MSK_0));

Net_784 <= ((not Z80A_12 and BNK_1 and MSK_1)
	OR (not BNK_1 and Z80A_12 and MSK_1));

Net_864 <= (not Net_855);

Net_894 <= (not CPURES);

CPUD0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUD0_net_0),
		y=>Net_4,
		fb=>ZDO_0,
		analog=>(open),
		io=>(tmpIO_0__CPUD0_net_0),
		siovref=>(tmpSIOVREF__CPUD0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUD0_net_0);
CPUD1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"68dd8932-f512-428c-bef7-6a452ac1fca1",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUD0_net_0),
		y=>Net_26,
		fb=>ZDO_1,
		analog=>(open),
		io=>(tmpIO_0__CPUD1_net_0),
		siovref=>(tmpSIOVREF__CPUD1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUD1_net_0);
CPUD2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"96cc3abe-e1cb-4b39-b2e3-0918a701e861",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUD0_net_0),
		y=>Net_27,
		fb=>ZDO_2,
		analog=>(open),
		io=>(tmpIO_0__CPUD2_net_0),
		siovref=>(tmpSIOVREF__CPUD2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUD2_net_0);
CPUD3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"420fa502-a3dd-462f-a746-ca09cef40be3",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUD0_net_0),
		y=>Net_28,
		fb=>ZDO_3,
		analog=>(open),
		io=>(tmpIO_0__CPUD3_net_0),
		siovref=>(tmpSIOVREF__CPUD3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUD3_net_0);
CPUD4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"141156e8-5ca0-4309-ac87-ac46fb29dfda",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUD0_net_0),
		y=>Net_30,
		fb=>ZDO_4,
		analog=>(open),
		io=>(tmpIO_0__CPUD4_net_0),
		siovref=>(tmpSIOVREF__CPUD4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUD4_net_0);
CPUD5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5633ac21-56c9-4422-8ac7-97f41f7ab6af",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUD0_net_0),
		y=>Net_31,
		fb=>ZDO_5,
		analog=>(open),
		io=>(tmpIO_0__CPUD5_net_0),
		siovref=>(tmpSIOVREF__CPUD5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUD5_net_0);
CPUD6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"62f77514-6eab-42b0-b78a-9f1547f32335",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUD0_net_0),
		y=>Net_32,
		fb=>ZDO_6,
		analog=>(open),
		io=>(tmpIO_0__CPUD6_net_0),
		siovref=>(tmpSIOVREF__CPUD6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUD6_net_0);
CPUD7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2af9fd61-0226-42f7-8be3-5c31a15275bc",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUD0_net_0),
		y=>Net_33,
		fb=>ZDO_7,
		analog=>(open),
		io=>(tmpIO_0__CPUD7_net_0),
		siovref=>(tmpSIOVREF__CPUD7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUD7_net_0);
\Z80_Data_In:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_33, Net_32, Net_31, Net_30,
			Net_28, Net_27, Net_26, Net_4));
\Z80_Data_Out:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>PSoC_CLK,
		status=>(ZDO_7, ZDO_6, ZDO_5, ZDO_4,
			ZDO_3, ZDO_2, ZDO_1, ZDO_0));
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ff724d96-4995-401f-8585-7295bfdbe1ac",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>PSoC_CLK,
		dig_domain_out=>open);
IORQ_n:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>IORQn,
		analog=>(open),
		io=>(tmpIO_0__IORQ_n_net_0),
		siovref=>(tmpSIOVREF__IORQ_n_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IORQ_n_net_0);
\AdrLowIn:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>PSoC_CLK,
		status=>(Net_397, Net_429, Net_432, Net_435,
			Net_438, Net_441, Net_444, Net_419));
CPUA0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9c00feb7-b112-46eb-b29e-faa3d15eedf3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUA0_net_0),
		y=>ADR_OUT_0,
		fb=>Net_81,
		analog=>(open),
		io=>(tmpIO_0__CPUA0_net_0),
		siovref=>(tmpSIOVREF__CPUA0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUA0_net_0);
CPUA1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c3ab256-08c1-4c03-8a1e-bc554d991a95",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUA0_net_0),
		y=>Net_105,
		fb=>Net_69,
		analog=>(open),
		io=>(tmpIO_0__CPUA1_net_0),
		siovref=>(tmpSIOVREF__CPUA1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUA1_net_0);
CPUA2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"15e1cf95-af31-4227-b4e8-25994ea9aa6e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUA0_net_0),
		y=>Net_106,
		fb=>Net_70,
		analog=>(open),
		io=>(tmpIO_0__CPUA2_net_0),
		siovref=>(tmpSIOVREF__CPUA2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUA2_net_0);
CPUA3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77eb7142-6398-4f2f-9770-c67b1cb28bfd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUA0_net_0),
		y=>Net_92,
		fb=>Net_90,
		analog=>(open),
		io=>(tmpIO_0__CPUA3_net_0),
		siovref=>(tmpSIOVREF__CPUA3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUA3_net_0);
CPUA4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d8efbbdd-0815-413b-b9c4-81296f2df965",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUA0_net_0),
		y=>Net_95,
		fb=>Net_93,
		analog=>(open),
		io=>(tmpIO_0__CPUA4_net_0),
		siovref=>(tmpSIOVREF__CPUA4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUA4_net_0);
CPUA5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e4eb1cfb-3b13-436f-916d-eb7fd773c5bc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUA0_net_0),
		y=>Net_98,
		fb=>Net_96,
		analog=>(open),
		io=>(tmpIO_0__CPUA5_net_0),
		siovref=>(tmpSIOVREF__CPUA5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUA5_net_0);
CPUA6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7ba765a9-d4f8-4fc5-b251-9c6574431350",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUA0_net_0),
		y=>Net_101,
		fb=>Net_99,
		analog=>(open),
		io=>(tmpIO_0__CPUA6_net_0),
		siovref=>(tmpSIOVREF__CPUA6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUA6_net_0);
CPUA7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3de9ab3f-8b7f-47ec-ba5e-c65e32fa7dd0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUA0_net_0),
		y=>Net_104,
		fb=>Net_102,
		analog=>(open),
		io=>(tmpIO_0__CPUA7_net_0),
		siovref=>(tmpSIOVREF__CPUA7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUA7_net_0);
\AdrLowOut:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_104, Net_101, Net_98, Net_95,
			Net_92, Net_106, Net_105, ADR_OUT_0));
\IO_Ctrl_Reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000001",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'1')
	PORT MAP(reset=>zero,
		clock=>PSoC_CLK,
		control=>(\IO_Ctrl_Reg:control_7\, \IO_Ctrl_Reg:control_6\, \IO_Ctrl_Reg:control_5\, \IO_Ctrl_Reg:control_4\,
			\IO_Ctrl_Reg:control_3\, Net_322, Net_855, CLR_IO_INT));
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_155,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_155);
\BankBaseAdr:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\BankBaseAdr:control_7\, \BankBaseAdr:control_6\, \BankBaseAdr:control_5\, BNK_4,
			BNK_3, BNK_2, BNK_1, BNK_0));
CPUA13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"00f334f0-bbf2-4402-812a-789417738352",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Z80A_13,
		analog=>(open),
		io=>(tmpIO_0__CPUA13_net_0),
		siovref=>(tmpSIOVREF__CPUA13_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUA13_net_0);
CPUA14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"49fdfb1a-32aa-44d9-82da-db5d07937020",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Z80A_14,
		analog=>(open),
		io=>(tmpIO_0__CPUA14_net_0),
		siovref=>(tmpSIOVREF__CPUA14_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUA14_net_0);
CPUA15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df763f0a-f3b9-4747-abbc-4f87bc60a00e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Z80A_15,
		analog=>(open),
		io=>(tmpIO_0__CPUA15_net_0),
		siovref=>(tmpSIOVREF__CPUA15_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUA15_net_0);
SRAMA13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"94439c38-11e6-4b83-892e-d201bef8aab5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_619,
		fb=>(tmpFB_0__SRAMA13_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRAMA13_net_0),
		siovref=>(tmpSIOVREF__SRAMA13_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRAMA13_net_0);
SRAMA14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"50f7fea6-b412-4f62-81ef-ac3bfd3d0aee",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_618,
		fb=>(tmpFB_0__SRAMA14_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRAMA14_net_0),
		siovref=>(tmpSIOVREF__SRAMA14_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRAMA14_net_0);
SRAMA15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4a4854ae-6525-4882-84c4-ec609cfe74c8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_250,
		fb=>(tmpFB_0__SRAMA15_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRAMA15_net_0),
		siovref=>(tmpSIOVREF__SRAMA15_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRAMA15_net_0);
SRAMA16:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4d6dd481-2683-4732-be90-c21d4bd5df57",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_251,
		fb=>(tmpFB_0__SRAMA16_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRAMA16_net_0),
		siovref=>(tmpSIOVREF__SRAMA16_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRAMA16_net_0);
SRAMA17:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"20f77c78-5a95-4f36-b515-2565f50a427d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_252,
		fb=>(tmpFB_0__SRAMA17_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRAMA17_net_0),
		siovref=>(tmpSIOVREF__SRAMA17_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRAMA17_net_0);
SRAMA18:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0aa83948-27ed-4883-879a-7e5d1542183b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_253,
		fb=>(tmpFB_0__SRAMA18_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRAMA18_net_0),
		siovref=>(tmpSIOVREF__SRAMA18_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRAMA18_net_0);
SRAMA12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"41cf3f29-a958-4262-b9d2-cf844f57b459",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_615,
		fb=>(tmpFB_0__SRAMA12_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRAMA12_net_0),
		siovref=>(tmpSIOVREF__SRAMA12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRAMA12_net_0);
CPUA8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"39771221-28d7-40d6-b076-dbebda0131f1",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUA0_net_0),
		y=>Net_278,
		fb=>(tmpFB_0__CPUA8_net_0),
		analog=>(open),
		io=>(tmpIO_0__CPUA8_net_0),
		siovref=>(tmpSIOVREF__CPUA8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUA8_net_0);
CPUA9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"405f192a-2d85-488e-b0ca-6a17b3658114",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUA0_net_0),
		y=>Net_281,
		fb=>(tmpFB_0__CPUA9_net_0),
		analog=>(open),
		io=>(tmpIO_0__CPUA9_net_0),
		siovref=>(tmpSIOVREF__CPUA9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUA9_net_0);
CPUA10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cbf2ceff-571e-46fa-baf4-da59e043f10c",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__CPUA0_net_0),
		y=>Net_284,
		fb=>(tmpFB_0__CPUA10_net_0),
		analog=>(open),
		io=>(tmpIO_0__CPUA10_net_0),
		siovref=>(tmpSIOVREF__CPUA10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUA10_net_0);
CPUA12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"562649ed-11f5-4d31-8a00-5c46e2c841c3",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Z80A_12,
		analog=>(open),
		io=>(tmpIO_0__CPUA12_net_0),
		siovref=>(tmpSIOVREF__CPUA12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUA12_net_0);
CPUA11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3693d123-eb32-4b0d-92ff-053e4ea8e014",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Z80A_11,
		analog=>(open),
		io=>(tmpIO_0__CPUA11_net_0),
		siovref=>(tmpSIOVREF__CPUA11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUA11_net_0);
\AdrMidOut:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\AdrMidOut:control_7\, \AdrMidOut:control_6\, \AdrMidOut:control_5\, \AdrMidOut:control_4\,
			\AdrMidOut:control_3\, Net_284, Net_281, Net_278));
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a08a73b0-337d-410c-ba38-68f62f55d12f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_864,
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
SDA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SDA_net_0),
		analog=>(open),
		io=>Net_305,
		siovref=>(tmpSIOVREF__SDA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_net_0);
SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SCL_net_0),
		analog=>(open),
		io=>Net_306,
		siovref=>(tmpSIOVREF__SCL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d63e3c31-06bb-4b92-9fb2-102854725f29",
		source_clock_id=>"",
		divisor=>0,
		period=>"2500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\I2C:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C:Net_697\);
\I2C:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C:bus_clk\,
		scl_in=>\I2C:Net_1109_0\,
		sda_in=>\I2C:Net_1109_1\,
		scl_out=>\I2C:Net_643_0\,
		sda_out=>\I2C:sda_x_wire\,
		interrupt=>\I2C:Net_697\);
\I2C:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"72463f96-822d-40d2-aad2-bc2cd379f7ff/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C:bus_clk\,
		dig_domain_out=>open);
\I2C:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C:Net_643_0\,
		oe=>one,
		y=>Net_306,
		yfb=>\I2C:Net_1109_0\);
\I2C:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C:sda_x_wire\,
		oe=>one,
		y=>Net_305,
		yfb=>\I2C:Net_1109_1\);
HALT_n:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"07cecf07-3220-45a8-a974-0a1366857bd9",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_937,
		analog=>(open),
		io=>(tmpIO_0__HALT_n_net_0),
		siovref=>(tmpSIOVREF__HALT_n_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HALT_n_net_0);
BUSRQ_n:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eb027e0e-f62e-40a0-9548-bc235094bdfc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>one,
		fb=>(tmpFB_0__BUSRQ_n_net_0),
		analog=>(open),
		io=>(tmpIO_0__BUSRQ_n_net_0),
		siovref=>(tmpSIOVREF__BUSRQ_n_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BUSRQ_n_net_0);
NMI_n:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2eb4e4b4-e82b-4402-896e-c04f54a86f1e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>one,
		fb=>(tmpFB_0__NMI_n_net_0),
		analog=>(open),
		io=>(tmpIO_0__NMI_n_net_0),
		siovref=>(tmpSIOVREF__NMI_n_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__NMI_n_net_0);
INT_n:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e8062599-64ef-4c2f-86fc-283cf7bfa3fb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_975,
		fb=>(tmpFB_0__INT_n_net_0),
		analog=>(open),
		io=>(tmpIO_0__INT_n_net_0),
		siovref=>(tmpSIOVREF__INT_n_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__INT_n_net_0);
CPUWR_n:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dfab1087-2c37-49ca-8891-eedd9cfd2734",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>CPUWRn,
		analog=>(open),
		io=>(tmpIO_0__CPUWR_n_net_0),
		siovref=>(tmpSIOVREF__CPUWR_n_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPUWR_n_net_0);
CPURD_n:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"943f5abb-150e-474c-8bd5-52e8e4421796",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>CPURDn,
		analog=>(open),
		io=>(tmpIO_0__CPURD_n_net_0),
		siovref=>(tmpSIOVREF__CPURD_n_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPURD_n_net_0);
SRAMCS_n:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aae11bf5-c1a1-479c-bcad-4c04ddd727cd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_369,
		fb=>(tmpFB_0__SRAMCS_n_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRAMCS_n_net_0),
		siovref=>(tmpSIOVREF__SRAMCS_n_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRAMCS_n_net_0);
M1_n:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7011e4f3-d43a-4022-9747-5712268cef99",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>M1n,
		analog=>(open),
		io=>(tmpIO_0__M1_n_net_0),
		siovref=>(tmpSIOVREF__M1_n_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M1_n_net_0);
MEMRD_n:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bf41b751-ce4b-4c72-8899-4dbb52156a91",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_394,
		fb=>(tmpFB_0__MEMRD_n_net_0),
		analog=>(open),
		io=>(tmpIO_0__MEMRD_n_net_0),
		siovref=>(tmpSIOVREF__MEMRD_n_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MEMRD_n_net_0);
MEMWR_n:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"268f2ef4-89f4-4d1b-a8db-a389185b05c8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_391,
		fb=>(tmpFB_0__MEMWR_n_net_0),
		analog=>(open),
		io=>(tmpIO_0__MEMWR_n_net_0),
		siovref=>(tmpSIOVREF__MEMWR_n_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MEMWR_n_net_0);
MREQ_n:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8af597ae-ac4f-4fd4-866e-d8bbbb94a9e8",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_343,
		analog=>(open),
		io=>(tmpIO_0__MREQ_n_net_0),
		siovref=>(tmpSIOVREF__MREQ_n_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MREQ_n_net_0);
\IO_Stat_Reg:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>PSoC_CLK,
		status=>(zero, zero, zero, IOBUSY,
			M1n, CPUWRn, CPURDn, IORQn));
WAIT_n_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2f8d5513-a06d-476c-b12b-655947a05b63",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_467,
		fb=>(tmpFB_0__WAIT_n_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__WAIT_n_1_net_0),
		siovref=>(tmpSIOVREF__WAIT_n_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__WAIT_n_1_net_0);
\AdrHighOut:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(SAR_7, SAR_6, SAR_5, SAR_4,
			SAR_3, SAR_2, SAR_1, SAR_0));
\BankMask:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00100000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\BankMask:control_7\, \BankMask:control_6\, MSK_5, MSK_4,
			MSK_3, MSK_2, MSK_1, MSK_0));
SRAMA11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6f5ecd63-738f-4494-99b0-e395acf76519",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_612,
		fb=>(tmpFB_0__SRAMA11_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRAMA11_net_0),
		siovref=>(tmpSIOVREF__SRAMA11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRAMA11_net_0);
\VDAC8_1:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_833,
		iout=>\VDAC8_1:Net_77\);
\VDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC8_1:Net_77\);
DAC_OUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__DAC_OUT_net_0),
		analog=>Net_833,
		io=>(tmpIO_0__DAC_OUT_net_0),
		siovref=>(tmpSIOVREF__DAC_OUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DAC_OUT_net_0);
CPU_CLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_835,
		fb=>(tmpFB_0__CPU_CLK_net_0),
		analog=>(open),
		io=>(tmpIO_0__CPU_CLK_net_0),
		siovref=>(tmpSIOVREF__CPU_CLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPU_CLK_net_0);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3ef6089a-404f-4833-9881-9f7f0afe9423",
		source_clock_id=>"",
		divisor=>0,
		period=>"166666666.666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_835,
		dig_domain_out=>open);
\ExtSRAMCtl:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00010000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\ExtSRAMCtl:control_7\, \ExtSRAMCtl:control_6\, \ExtSRAMCtl:control_5\, CPURES,
			SRAMWRITE, SRAMREAD, SRAMCS, tmpOE__CPUA0_net_0));
CPURSTn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a86e64e8-3884-4d3a-abbb-19fb00a22880",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_894,
		fb=>(tmpFB_0__CPURSTn_net_0),
		analog=>(open),
		io=>(tmpIO_0__CPURSTn_net_0),
		siovref=>(tmpSIOVREF__CPURSTn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPURSTn_net_0);
BUSACK_n:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a21eae38-7129-4636-8937-0176608e8955",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_915,
		analog=>(open),
		io=>(tmpIO_0__BUSACK_n_net_0),
		siovref=>(tmpSIOVREF__BUSACK_n_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BUSACK_n_net_0);
I2CINT_n:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a60c2cd4-8e19-485d-8813-d15432bfcc05",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_916,
		analog=>(open),
		io=>(tmpIO_0__I2CINT_n_net_0),
		siovref=>(tmpSIOVREF__I2CINT_n_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2CINT_n_net_0);
P79:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"50691c8f-abd0-476b-99cf-4fde92d6d511",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_949,
		fb=>(tmpFB_0__P79_net_0),
		analog=>(open),
		io=>(tmpIO_0__P79_net_0),
		siovref=>(tmpSIOVREF__P79_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P79_net_0);
P78:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"63807d74-e1e1-47f1-982e-25d9dbe51549",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_929,
		fb=>(tmpFB_0__P78_net_0),
		analog=>(open),
		io=>(tmpIO_0__P78_net_0),
		siovref=>(tmpSIOVREF__P78_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P78_net_0);
P77:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"897d33be-31b0-4a08-b101-0b5bf3e3e844",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_928,
		fb=>(tmpFB_0__P77_net_0),
		analog=>(open),
		io=>(tmpIO_0__P77_net_0),
		siovref=>(tmpSIOVREF__P77_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P77_net_0);
P76:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7418ffd4-07df-4c0b-8163-74fd88434f11",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_920,
		fb=>(tmpFB_0__P76_net_0),
		analog=>(open),
		io=>(tmpIO_0__P76_net_0),
		siovref=>(tmpSIOVREF__P76_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P76_net_0);
\H1_Reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000001",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'1')
	PORT MAP(reset=>zero,
		clock=>PSoC_CLK,
		control=>(\H1_Reg:control_7\, \H1_Reg:control_6\, \H1_Reg:control_5\, \H1_Reg:control_4\,
			Net_949, Net_929, Net_928, Net_920));
OSC_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1ad76e77-51b9-49c6-b4f9-0971f3703a9a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_931,
		analog=>(open),
		io=>(tmpIO_0__OSC_IN_net_0),
		siovref=>(tmpSIOVREF__OSC_IN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC_IN_net_0);
cydff_10:cy_dff
	PORT MAP(d=>Net_479,
		clk=>PSoC_CLK,
		q=>cydff_10);
cydff_9:cy_dff
	PORT MAP(d=>Net_509,
		clk=>PSoC_CLK,
		q=>Net_479);
cydff_1:cy_dff
	PORT MAP(d=>Net_102,
		clk=>Net_936,
		q=>Net_397);
cydff_2:cy_dff
	PORT MAP(d=>Net_99,
		clk=>Net_936,
		q=>Net_429);
cydff_3:cy_dff
	PORT MAP(d=>Net_96,
		clk=>Net_936,
		q=>Net_432);
cydff_4:cy_dff
	PORT MAP(d=>Net_93,
		clk=>Net_936,
		q=>Net_435);
cydff_5:cy_dff
	PORT MAP(d=>Net_90,
		clk=>Net_936,
		q=>Net_438);
cydff_6:cy_dff
	PORT MAP(d=>Net_70,
		clk=>Net_936,
		q=>Net_441);
cydff_7:cy_dff
	PORT MAP(d=>Net_69,
		clk=>Net_936,
		q=>Net_444);
cydff_8:cy_dff
	PORT MAP(d=>Net_81,
		clk=>Net_936,
		q=>Net_419);
cy_srff_1:cy_dff
	PORT MAP(d=>cy_srff_1D,
		clk=>PSoC_CLK,
		q=>IOBUSY);

END R_T_L;
