    #
    # Copyright (c) 2005-2022 Imperas Software Ltd., www.imperas.com
    #
    # The contents of this file are provided under the Software License
    # Agreement that you accepted before downloading this file.
    #
    # This source forms part of the Software and can be used for educational,
    # training, and demonstration purposes but cannot be used for derivative
    # works except in cases where the derivative works require OVP technology
    # to run.
    #
    # For open source models released under licenses that you can use for
    # derivative works, please visit www.OVPworld.org or www.imperas.com
    # for the location of the open source models.
    #
    


Architectural Test Suite Data for RV32VP RISC-V "V" Vector Extension:
    172 test source files
    4 different instruction categories
    44 different instructions
    131,628 total instructions

Instruction category: OPV_GACO gather
  vcompress.vm : 336
  vrgather.vi : 336
  vrgather.vv : 336
  vrgather.vx : 336
  vrgatherei16.vv : 272
Instruction category: OPV_PERMU permutation
  vfmv.f.s : 224
  vfmv.s.f : 224
  vmv.s.x : 96
  vmv.x.s : 96
Instruction category: OPV_SLIDE slide
  vslide1down.vx : 336
  vfslide1down.vf : 224
  vslide1up.vx : 336
  vfslide1up.vf : 224
  vslidedown.vi : 336
  vslidedown.vx : 336
  vslideup.vi : 336
  vslideup.vx : 336
Instruction category: OPV_VMV whole vector register move
  vmv2r.v : 32
  vmv4r.v : 32
  vmv1r.v : 32
  vmv8r.v : 16

Other instructions (those not the focus of this suite)
  jal : 172
  lui : 6,682
  addi : 50,726
  csrrs : 688
  auipc : 8,772
  csrrw : 516
  mret : 172
  vsetvli : 21,360
  vle8.v : 3,232
  add : 19,008
  vse8.v : 1,232
  fence : 172
  ecall : 172
  beq : 516
  vle16.v : 4,096
  vse16.v : 1,600
  vle32.v : 4,240
  vse32.v : 1,680
  fmv.x.s : 224
  sw : 320
  fmv.s.x : 672
  vid.v : 272
  vadd.vx : 272

