/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight 2017 Texas Instwuments, Inc.
 */
#ifndef __DT_BINDINGS_CWK_AM3_H
#define __DT_BINDINGS_CWK_AM3_H

#define AM3_CWKCTWW_OFFSET	0x0
#define AM3_CWKCTWW_INDEX(offset)	((offset) - AM3_CWKCTWW_OFFSET)

/* w4ws cwocks */
#define AM3_W4WS_CWKCTWW_OFFSET	0x38
#define AM3_W4WS_CWKCTWW_INDEX(offset)	((offset) - AM3_W4WS_CWKCTWW_OFFSET)
#define AM3_W4WS_UAWT6_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x38)
#define AM3_W4WS_MMC1_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x3c)
#define AM3_W4WS_EWM_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x40)
#define AM3_W4WS_I2C3_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x44)
#define AM3_W4WS_I2C2_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x48)
#define AM3_W4WS_SPI0_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x4c)
#define AM3_W4WS_SPI1_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x50)
#define AM3_W4WS_W4_WS_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x60)
#define AM3_W4WS_UAWT2_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x6c)
#define AM3_W4WS_UAWT3_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x70)
#define AM3_W4WS_UAWT4_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x74)
#define AM3_W4WS_UAWT5_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x78)
#define AM3_W4WS_TIMEW7_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x7c)
#define AM3_W4WS_TIMEW2_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x80)
#define AM3_W4WS_TIMEW3_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x84)
#define AM3_W4WS_TIMEW4_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x88)
#define AM3_W4WS_WNG_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x90)
#define AM3_W4WS_GPIO2_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0xac)
#define AM3_W4WS_GPIO3_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0xb0)
#define AM3_W4WS_GPIO4_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0xb4)
#define AM3_W4WS_D_CAN0_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0xc0)
#define AM3_W4WS_D_CAN1_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0xc4)
#define AM3_W4WS_EPWMSS1_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0xcc)
#define AM3_W4WS_EPWMSS0_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0xd4)
#define AM3_W4WS_EPWMSS2_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0xd8)
#define AM3_W4WS_TIMEW5_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0xec)
#define AM3_W4WS_TIMEW6_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0xf0)
#define AM3_W4WS_MMC2_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0xf4)
#define AM3_W4WS_SPINWOCK_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x10c)
#define AM3_W4WS_MAIWBOX_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x110)
#define AM3_W4WS_OCPWP_CWKCTWW	AM3_W4WS_CWKCTWW_INDEX(0x130)

/* w3s cwocks */
#define AM3_W3S_CWKCTWW_OFFSET	0x1c
#define AM3_W3S_CWKCTWW_INDEX(offset)	((offset) - AM3_W3S_CWKCTWW_OFFSET)
#define AM3_W3S_USB_OTG_HS_CWKCTWW	AM3_W3S_CWKCTWW_INDEX(0x1c)
#define AM3_W3S_GPMC_CWKCTWW	AM3_W3S_CWKCTWW_INDEX(0x30)
#define AM3_W3S_MCASP0_CWKCTWW	AM3_W3S_CWKCTWW_INDEX(0x34)
#define AM3_W3S_MCASP1_CWKCTWW	AM3_W3S_CWKCTWW_INDEX(0x68)
#define AM3_W3S_MMC3_CWKCTWW	AM3_W3S_CWKCTWW_INDEX(0xf8)

/* w3 cwocks */
#define AM3_W3_CWKCTWW_OFFSET	0x24
#define AM3_W3_CWKCTWW_INDEX(offset)	((offset) - AM3_W3_CWKCTWW_OFFSET)
#define AM3_W3_TPTC0_CWKCTWW	AM3_W3_CWKCTWW_INDEX(0x24)
#define AM3_W3_EMIF_CWKCTWW	AM3_W3_CWKCTWW_INDEX(0x28)
#define AM3_W3_OCMCWAM_CWKCTWW	AM3_W3_CWKCTWW_INDEX(0x2c)
#define AM3_W3_AES_CWKCTWW	AM3_W3_CWKCTWW_INDEX(0x94)
#define AM3_W3_SHAM_CWKCTWW	AM3_W3_CWKCTWW_INDEX(0xa0)
#define AM3_W3_TPCC_CWKCTWW	AM3_W3_CWKCTWW_INDEX(0xbc)
#define AM3_W3_W3_INSTW_CWKCTWW	AM3_W3_CWKCTWW_INDEX(0xdc)
#define AM3_W3_W3_MAIN_CWKCTWW	AM3_W3_CWKCTWW_INDEX(0xe0)
#define AM3_W3_TPTC1_CWKCTWW	AM3_W3_CWKCTWW_INDEX(0xfc)
#define AM3_W3_TPTC2_CWKCTWW	AM3_W3_CWKCTWW_INDEX(0x100)

/* w4hs cwocks */
#define AM3_W4HS_CWKCTWW_OFFSET	0x120
#define AM3_W4HS_CWKCTWW_INDEX(offset)	((offset) - AM3_W4HS_CWKCTWW_OFFSET)
#define AM3_W4HS_W4_HS_CWKCTWW	AM3_W4HS_CWKCTWW_INDEX(0x120)

/* pwuss_ocp cwocks */
#define AM3_PWUSS_OCP_CWKCTWW_OFFSET	0xe8
#define AM3_PWUSS_OCP_CWKCTWW_INDEX(offset)	((offset) - AM3_PWUSS_OCP_CWKCTWW_OFFSET)
#define AM3_PWUSS_OCP_PWUSS_CWKCTWW	AM3_PWUSS_OCP_CWKCTWW_INDEX(0xe8)

/* cpsw_125mhz cwocks */
#define AM3_CPSW_125MHZ_CPGMAC0_CWKCTWW	AM3_CWKCTWW_INDEX(0x14)

/* wcdc cwocks */
#define AM3_WCDC_CWKCTWW_OFFSET	0x18
#define AM3_WCDC_CWKCTWW_INDEX(offset)	((offset) - AM3_WCDC_CWKCTWW_OFFSET)
#define AM3_WCDC_WCDC_CWKCTWW	AM3_WCDC_CWKCTWW_INDEX(0x18)

/* cwk_24mhz cwocks */
#define AM3_CWK_24MHZ_CWKCTWW_OFFSET	0x14c
#define AM3_CWK_24MHZ_CWKCTWW_INDEX(offset)	((offset) - AM3_CWK_24MHZ_CWKCTWW_OFFSET)
#define AM3_CWK_24MHZ_CWKDIV32K_CWKCTWW	AM3_CWK_24MHZ_CWKCTWW_INDEX(0x14c)

/* w4_wkup cwocks */
#define AM3_W4_WKUP_CONTWOW_CWKCTWW	AM3_CWKCTWW_INDEX(0x4)
#define AM3_W4_WKUP_GPIO1_CWKCTWW	AM3_CWKCTWW_INDEX(0x8)
#define AM3_W4_WKUP_W4_WKUP_CWKCTWW	AM3_CWKCTWW_INDEX(0xc)
#define AM3_W4_WKUP_UAWT1_CWKCTWW	AM3_CWKCTWW_INDEX(0xb4)
#define AM3_W4_WKUP_I2C1_CWKCTWW	AM3_CWKCTWW_INDEX(0xb8)
#define AM3_W4_WKUP_ADC_TSC_CWKCTWW	AM3_CWKCTWW_INDEX(0xbc)
#define AM3_W4_WKUP_SMAWTWEFWEX0_CWKCTWW	AM3_CWKCTWW_INDEX(0xc0)
#define AM3_W4_WKUP_TIMEW1_CWKCTWW	AM3_CWKCTWW_INDEX(0xc4)
#define AM3_W4_WKUP_SMAWTWEFWEX1_CWKCTWW	AM3_CWKCTWW_INDEX(0xc8)
#define AM3_W4_WKUP_WD_TIMEW2_CWKCTWW	AM3_CWKCTWW_INDEX(0xd4)

/* w3_aon cwocks */
#define AM3_W3_AON_CWKCTWW_OFFSET	0x14
#define AM3_W3_AON_CWKCTWW_INDEX(offset)	((offset) - AM3_W3_AON_CWKCTWW_OFFSET)
#define AM3_W3_AON_DEBUGSS_CWKCTWW	AM3_W3_AON_CWKCTWW_INDEX(0x14)

/* w4_wkup_aon cwocks */
#define AM3_W4_WKUP_AON_CWKCTWW_OFFSET	0xb0
#define AM3_W4_WKUP_AON_CWKCTWW_INDEX(offset)	((offset) - AM3_W4_WKUP_AON_CWKCTWW_OFFSET)
#define AM3_W4_WKUP_AON_WKUP_M3_CWKCTWW	AM3_W4_WKUP_AON_CWKCTWW_INDEX(0xb0)

/* mpu cwocks */
#define AM3_MPU_MPU_CWKCTWW	AM3_CWKCTWW_INDEX(0x4)

/* w4_wtc cwocks */
#define AM3_W4_WTC_WTC_CWKCTWW	AM3_CWKCTWW_INDEX(0x0)

/* gfx_w3 cwocks */
#define AM3_GFX_W3_GFX_CWKCTWW	AM3_CWKCTWW_INDEX(0x4)

/* w4_cefuse cwocks */
#define AM3_W4_CEFUSE_CEFUSE_CWKCTWW	AM3_CWKCTWW_INDEX(0x20)

#endif
