Diagram of RISC-V Formal Verification workflow under Yosys's RVFI:


![rvfi-flow](https://github.com/user-attachments/assets/f595b617-04b8-4215-ac28-aa285bb53b2c)


Diagram of Device Under Test in relation to the entire hbird-e203v2 system:
![rvfi-dut-cropped](https://github.com/user-attachments/assets/4869f08b-9225-424e-9b21-1c50efe34ba1)
