---
layout : single
title: "[DRAM] A 6F2 Buried Wordline DRAM Cell for 40nm and Beyond"
categories: 
  - Device Paper Review
toc: true
toc_sticky: true
use_math: true
---

40 nm 및 그 이후를 위한 6F² 매립형 워드라인 DRAM 셀   

[논문 링크](https://ieeexplore.ieee.org/document/4796820)     

- February 27 2009 
- Qimonda A.G., Munich, Germany   
- [T. Schloesser](https://ieeexplore.ieee.org/author/37427502500), [F. Jakubowski](https://ieeexplore.ieee.org/author/37088615804), [J. v. Kluge](https://ieeexplore.ieee.org/author/37088615769), [A. Graham](https://ieeexplore.ieee.org/author/37275394800), [S. Slesazeck](https://ieeexplore.ieee.org/author/37427502300), [M. Popp](https://ieeexplore.ieee.org/author/37729249400), [P. Baars](https://ieeexplore.ieee.org/author/38189095600), [K. Muemmler](https://ieeexplore.ieee.org/author/37088615736), [P. Moll](https://ieeexplore.ieee.org/author/37998291600), [K. Wilson](https://ieeexplore.ieee.org/author/37325399300), [A. Buerke](https://ieeexplore.ieee.org/author/38189104200), [D. Koehler](https://ieeexplore.ieee.org/author/37428994100), [Joerg Radecker](https://ieeexplore.ieee.org/author/37694969500), [Eike Erben](https://ieeexplore.ieee.org/author/38185982900), [U. Zimmermann](https://ieeexplore.ieee.org/author/37718939400), [T. Vorrath](https://ieeexplore.ieee.org/author/37088615922), [B. Fischer](https://ieeexplore.ieee.org/author/37421043100), [G. Aichmayr](https://ieeexplore.ieee.org/author/37311646900), [Rimoon Agaiby](https://ieeexplore.ieee.org/author/37628399800), [W. Pamler](https://ieeexplore.ieee.org/author/37284621200), [T. Schuster](https://ieeexplore.ieee.org/author/38184834000), [Wolfgang Bergner](https://ieeexplore.ieee.org/author/37330868400), [W. Mueller](https://ieeexplore.ieee.org/author/37288231000)    


## 0. Abstract    

&nbsp;

- **BWL DRAM 기술**    
  - 46nm 6$$F^2$$ Buried Word Line DRAM 기술로, 당시 발표된 DRAM 소자 중에서 가장 작은 0.013$$μm^2$$의 Cell size를 구현    
  - **TiN/W Buried Word Line을 Silicon 표면 아래에 형성함으로써 Array Transistor의 Low resistive Interconnect/Metal Gate를 형성함**       
  - High On-current, Small Parameter variability, High Reliability 그리고 Small Parasitic Capacitance를 달성함으로써 우수한 Array 성능을 보여줌   
    - 성능을 타협하지 않더라도 Array Device는 30nm까지 Scale Down이 가능함    

&nbsp;
