library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity mod8_counter is
 Port ( CLK,RST : in STD_LOGIC;
 COUNT : inout STD_LOGIC_VECTOR (2 downto 0));
end mod8_counter;
architecture Behavioral of mod8_counter is
begin
process (CLK,RST)
begin
if (RST = '1')then
COUNT <= "000";
elsif(rising_edge(CLK))then
COUNT <= COUNT+1;
end if;
end process;
end Behavioral;