static int F_1 ( void T_1 * V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_2 ( V_1 + V_5 ) ;\r\nif ( ! V_2 )\r\nV_4 |= V_6 ;\r\nV_4 |= ( V_3 << V_7 ) ;\r\nF_3 ( V_4 , V_1 + V_5 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_4 ( void T_1 * V_1 , int V_8 ,\r\nint V_2 , int V_9 , T_3 V_10 ,\r\nT_3 V_11 , int V_12 , int V_13 )\r\n{\r\nT_2 V_4 ;\r\nT_3 V_14 ;\r\nV_4 = F_2 ( V_1 + F_5 ( V_8 ) ) ;\r\nif ( V_2 ) {\r\nV_4 |= V_15 ;\r\nF_3 ( V_4 , V_1 + F_5 ( V_8 ) ) ;\r\nV_4 = F_2 ( V_1 + F_6 ( V_8 ) ) ;\r\nV_4 |= ( V_9 << V_16 ) ;\r\nF_3 ( V_4 , V_1 + F_6 ( V_8 ) ) ;\r\nV_4 = F_2 ( V_1 + F_7 ( V_8 ) ) ;\r\nV_4 |= ( V_9 << V_17 ) ;\r\nF_3 ( V_4 , V_1 + F_7 ( V_8 ) ) ;\r\n}\r\nF_3 ( F_8 ( V_10 ) ,\r\nV_1 + F_9 ( V_8 ) ) ;\r\nF_3 ( F_10 ( V_10 ) ,\r\nV_1 + F_11 ( V_8 ) ) ;\r\nF_3 ( F_8 ( V_11 ) ,\r\nV_1 + F_12 ( V_8 ) ) ;\r\nF_3 ( F_10 ( V_11 ) ,\r\nV_1 + F_13 ( V_8 ) ) ;\r\nV_14 = V_10 + ( ( V_12 - 1 ) * V_18 ) ;\r\nF_3 ( F_10 ( V_14 ) ,\r\nV_1 + F_14 ( V_8 ) ) ;\r\nV_14 = V_11 + ( ( V_13 - 1 ) * V_18 ) ;\r\nF_3 ( F_10 ( V_14 ) ,\r\nV_1 + F_13 ( V_8 ) ) ;\r\nF_3 ( V_12 - 1 , V_1 + F_15 ( V_8 ) ) ;\r\nF_3 ( V_13 - 1 , V_1 + F_16 ( V_8 ) ) ;\r\nF_3 ( V_19 ,\r\nV_1 + F_17 ( V_8 ) ) ;\r\n}\r\nstatic void F_18 ( void T_1 * V_1 , int V_8 )\r\n{\r\nT_2 V_20 ;\r\nV_20 = F_2 ( V_1 + F_6 ( V_8 ) ) ;\r\nV_20 |= V_21 ;\r\nF_3 ( V_20 , V_1 + F_6 ( V_8 ) ) ;\r\n}\r\nstatic void F_19 ( void T_1 * V_1 , int V_22 )\r\n{\r\nF_3 ( V_19 ,\r\nV_1 + F_17 ( V_22 ) ) ;\r\n}\r\nstatic void F_20 ( void T_1 * V_1 , int V_22 )\r\n{\r\nF_3 ( 0 , V_1 + F_17 ( V_22 ) ) ;\r\n}\r\nstatic void F_21 ( void T_1 * V_1 , int V_23 )\r\n{\r\nint V_24 ;\r\nT_2 V_25 ;\r\nfor ( V_24 = 0 ; V_24 < V_23 ; V_24 ++ ) {\r\nV_25 = F_2 ( V_1 + F_6 ( V_24 ) ) ;\r\nV_25 |= V_26 ;\r\nF_3 ( V_25 ,\r\nV_1 + F_6 ( V_24 ) ) ;\r\n}\r\n}\r\nstatic void F_22 ( void T_1 * V_1 , int V_22 )\r\n{\r\nT_2 V_25 ;\r\nV_25 = F_2 ( V_1 + F_6 ( V_22 ) ) ;\r\nV_25 |= V_26 ;\r\nF_3 ( V_25 , V_1 + F_6 ( V_22 ) ) ;\r\n}\r\nstatic void F_23 ( void T_1 * V_1 , int V_22 )\r\n{\r\nT_2 V_25 ;\r\nV_25 = F_2 ( V_1 + F_6 ( V_22 ) ) ;\r\nV_25 &= ~ ( V_26 ) ;\r\nF_3 ( V_25 , V_1 + F_6 ( V_22 ) ) ;\r\n}\r\nstatic void F_24 ( void T_1 * V_1 , int V_23 )\r\n{\r\nint V_24 ;\r\nT_2 V_25 ;\r\nfor ( V_24 = 0 ; V_24 < V_23 ; V_24 ++ ) {\r\nV_25 = F_2 ( V_1 + F_6 ( V_24 ) ) ;\r\nV_25 &= ~ ( V_26 ) ;\r\nF_3 ( V_25 , V_1 + F_6 ( V_24 ) ) ;\r\n}\r\n}\r\nstatic void F_25 ( void T_1 * V_1 , int V_27 )\r\n{\r\nint V_24 ;\r\nT_2 V_28 ;\r\nfor ( V_24 = 0 ; V_24 < V_27 ; V_24 ++ ) {\r\nV_28 = F_2 ( V_1 + F_7 ( V_24 ) ) ;\r\nV_28 |= V_29 ;\r\nF_3 ( V_28 ,\r\nV_1 + F_7 ( V_24 ) ) ;\r\n}\r\n}\r\nstatic void F_26 ( void T_1 * V_1 , int V_27 )\r\n{\r\nint V_24 ;\r\nT_2 V_28 ;\r\nfor ( V_24 = 0 ; V_24 < V_27 ; V_24 ++ ) {\r\nV_28 = F_2 ( V_1 + F_7 ( V_24 ) ) ;\r\nV_28 &= ~ ( V_29 ) ;\r\nF_3 ( V_28 , V_1 + F_7 ( V_24 ) ) ;\r\n}\r\n}\r\nstatic int F_27 ( void T_1 * V_1 , int V_30 ,\r\nstruct V_31 * V_32 )\r\n{\r\nT_2 V_33 = F_2 ( V_1 + F_28 ( V_30 ) ) ;\r\nT_2 V_34 = 0 ;\r\nT_2 V_35 = 0 ;\r\nif ( F_29 ( V_33 & V_36 ) ) {\r\nV_32 -> V_37 ++ ;\r\nif ( V_33 & V_38 ) {\r\nV_35 |= V_39 ;\r\nV_32 -> V_40 ++ ;\r\nV_34 |= V_38 ;\r\n}\r\nif ( V_33 & V_41 ) {\r\nV_32 -> V_42 ++ ;\r\nV_35 |= V_43 ;\r\nV_34 |= V_41 ;\r\n}\r\n} else if ( F_30 ( V_33 & V_44 ) ) {\r\nif ( V_33 & V_45 ) {\r\nV_35 |= V_46 ;\r\nV_34 |= V_45 ;\r\nV_32 -> V_47 ++ ;\r\n}\r\nif ( V_33 & V_48 ) {\r\nV_35 |= V_46 ;\r\nV_32 -> V_49 ++ ;\r\nif ( V_33 & V_50 ) {\r\nV_32 -> V_51 ++ ;\r\nV_34 |= V_50 ;\r\n} else {\r\nV_32 -> V_52 ++ ;\r\n}\r\nif ( V_33 & V_53 ) {\r\nV_32 -> V_54 ++ ;\r\nV_34 |= V_53 ;\r\n} else {\r\nV_32 -> V_55 ++ ;\r\n}\r\nif ( V_33 & V_56 ) {\r\nV_32 -> V_57 ++ ;\r\nV_34 |= V_56 ;\r\n}\r\n}\r\nif ( V_33 & V_58 ) {\r\nV_32 -> V_59 ++ ;\r\nV_34 |= V_58 ;\r\n}\r\n}\r\nF_3 ( V_34 , V_1 + F_28 ( V_30 ) ) ;\r\nreturn V_35 ;\r\n}\r\nstatic int F_31 ( void T_1 * V_1 , int V_30 ,\r\nstruct V_31 * V_32 )\r\n{\r\nT_2 V_33 = F_2 ( V_1 + F_28 ( V_30 ) ) ;\r\nT_2 V_34 = 0 ;\r\nT_2 V_35 = 0 ;\r\nif ( F_29 ( V_33 & V_36 ) ) {\r\nV_32 -> V_37 ++ ;\r\nif ( V_33 & V_60 ) {\r\nV_35 |= V_61 ;\r\nV_32 -> V_62 ++ ;\r\nV_34 |= V_60 ;\r\n}\r\n} else if ( F_30 ( V_33 & V_44 ) ) {\r\nif ( V_33 & V_63 ) {\r\nV_35 |= V_64 ;\r\nV_34 |= V_63 ;\r\nV_32 -> V_65 ++ ;\r\n}\r\nif ( V_33 & V_66 ) {\r\nV_35 |= V_67 ;\r\nV_34 |= V_66 ;\r\nV_32 -> V_68 ++ ;\r\n}\r\nif ( V_33 & V_48 ) {\r\nV_35 |= V_67 ;\r\nV_32 -> V_49 ++ ;\r\nif ( V_33 & V_69 ) {\r\nV_32 -> V_70 ++ ;\r\nV_34 |= V_69 ;\r\n} else {\r\nV_32 -> V_71 ++ ;\r\n}\r\nif ( V_33 & V_72 ) {\r\nV_32 -> V_73 ++ ;\r\nV_34 |= V_72 ;\r\n} else {\r\nV_32 -> V_74 ++ ;\r\n}\r\nif ( V_33 & V_75 ) {\r\nV_32 -> V_76 ++ ;\r\nV_34 |= V_75 ;\r\n}\r\n}\r\n}\r\nF_3 ( V_34 , V_1 + F_28 ( V_30 ) ) ;\r\nreturn V_35 ;\r\n}\r\nstatic void F_32 ( void T_1 * V_1 , T_2 V_77 )\r\n{\r\nT_2 V_78 ;\r\nF_33 (SXGBE_RX_QUEUES, que_num) {\r\nF_3 ( V_77 ,\r\nV_1 + F_34 ( V_78 ) ) ;\r\n}\r\n}\r\nstatic void F_35 ( void T_1 * V_1 , T_4 V_79 )\r\n{\r\nT_2 V_80 ;\r\nV_80 = F_2 ( V_1 + F_6 ( V_79 ) ) ;\r\nV_80 |= V_81 ;\r\nF_3 ( V_80 , V_1 + F_6 ( V_79 ) ) ;\r\n}\r\nconst struct V_82 * F_36 ( void )\r\n{\r\nreturn & V_82 ;\r\n}
