[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of IT9567FN/AX production of ITE TECH. INC. from the text: \n \n \n \nThis specification is subject to Change without not ice. It is provided “AS IS” and for reference only.  For \npurchasing information, please contact the nearest ITE TECH sales representatives. \n \n \n  \n \n \n \n \n \n \n \n \n \nIT9560 (AX) Series \n \n \nIntegrated Radio Frequency Data Transceiver  \n \n \nPreliminary Specification V0.0.1 \n \n \n \n \n \n \n \n \n \n \n \n \n \nITE TECH. INC.  \n \n \n \n \n \n \n \n \n \nCopyright \uf8e9 2011 - 2013 ITE Tech. Inc. \n \nThis is a Preliminary document release. All specifi cations are subject to change without notice. \nThe material contained in this document supersedes all previous material issued for the products herei n \nreferenced. Please contact ITE Tech. Inc. for the l atest document(s).  \n \nAll sales are subject to ITE’s Standard Terms and C onditions, a copy of which is included in the back of this \ndocument. \n \nITE, IT9560 is a trademark of ITE Tech. Inc. \nAll other trademarks are claimed by their respectiv e owners. \nAll specifications are subject to change without no tice. \n \nAdditional copies of this manual or other ITE liter ature may be obtained from: \n \n ITE Tech. Inc. Tel: 886-2-29126889 \n Marketing Department Fax: 886-2-2910-2551, 886-2-2 910-2552 \n 7F, No.233-1, Baociao Rd., Sindian City,  \n Taipei County 23145, Taiwan, ROC \n  \nYou may also find the local sales representative ne arest you on the ITE web site. \n \nTo find out more about ITE, visit our World Wide We b at: \nhttp://www.ite.com.tw \n \nOr e-mail itesupport@ite.com.tw for more product in formation/services  \n \n \n \n \n \n \n \n \nRevision History  \n \n \nRevision History \nSection  Revision  Page No.  \n First release for IT9560 AX Series (IT9567FN/AX, IT 9569FN/AX)  \n   \n   \n   \n   \n   \n   \n   \n   \n   \n   \n   \n   \n   \n   \n   \n   \n   \n   \n \n   \n \n \n \n \n \nRevision History  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nThis page is intentionally left blank. \n \n \n \n \nwww.ite.com.tw   IT9560 AX V0.0.2  \n \ni Contents  \nCONTENTS \n1.  Features .......................................... ................................................... ................................................... ......... 1  \n2.  General Description................................ ................................................... ................................................... .. 3 \n3.  Block Diagram ..................................... ................................................... ................................................... ..... 5 \n3.1  System Block Diagram .............................. ................................................... ....................................... 5  \n3.2  Analog Block Diagram .............................. ................................................... ........................................ 6  \n4.  Pin Configuration ................................. ................................................... ................................................... ..... 7 \n4.1  IT9567FN .......................................... ................................................... ................................................ 7  \n4.2  IT9569FN .......................................... ................................................... ................................................ 8  \n5.  Pin Descriptions .................................. ................................................... ................................................... ..... 9 \n6.  Power Domains ..................................... ................................................... ................................................... . 13  \n7.  Functional Descprition ............................ ................................................... ...................................................  15  \n7.1  Data Interfaces ................................... ................................................... ............................................ 15  \n7.1.1  Generic Mode (I2C, UART, SPI)...................... ................................................... .................. 15  \n7.1.2  Transparent UART Mode ............................. ................................................... ...................... 15  \n7.2  Analog Interface .................................. ................................................... ........................................... 16  \n7.2.1  Clocking .......................................... ................................................... ................................... 16  \n7.2.2  Clock Table ....................................... ................................................... ................................. 16  \n7.3  Initialization .................................... ................................................... ................................................. 1 6  \n7.4  RF Tuner .......................................... ................................................... .............................................. 16  \n7.5  COFDM Digital Signal Processing ................... ................................................... .............................. 16  \n7.5.1  Time-Domain Signal Processing ..................... ................................................... .................. 16  \n7.5.2  Frequecy-Domain Signal Processing ................. ................................................... ............... 17  \n7.5.3  Synchronization Loop .............................. ................................................... .......................... 17  \n7.6  Forward Error Correction .......................... ................................................... ...................................... 17  \n7.6.1  FEC for Packet based receiver ..................... ................................................... ..................... 17  \n7.7  Performance Monitor ............................... ................................................... ....................................... 17  \n7.8  The External EEPROM ............................... ................................................... ................................... 17  \n7.9  Boot Scheme ....................................... ................................................... ........................................... 17  \n7.10  GPIO Interface..................................... ................................................... ........................................... 17  \n8.  Power Modes ....................................... ................................................... ................................................... .. 19  \n8.1  Power Modes........................................ ................................................... .......................................... 19  \n8.2  Current Consumption ............................... ................................................... ...................................... 19  \n9.  Register Descriptions ............................. ................................................... ...................................................  21 \n10.  DC Characteristics ................................ ................................................... ................................................... . 23  \n10.1  Absolute Maximum Ratings* ......................... ................................................... ................................. 23  \n10.2  Operating Conditions .............................. ................................................... ........................................ 24  \n10.3  DC Electrical Characteristics ..................... ................................................... ..................................... 24  \n11.  AC Characteristics ................................ ................................................... ................................................... .. 25  \n11.1  2-Wire Bus Output Timing .......................... ................................................... .................................... 25  \n11.2  2-Wire Bus Input Timing ........................... ................................................... ...................................... 25  \n11.3  SPI Interface Timing .............................. ................................................... ......................................... 26  \n12.  Package Information ............................... ................................................... .................................................. 28  \n12.1  IT9567 SAW – QFN48 ................................ ................................................... ................................... 28  \n12.2  IT9569 SAW – QFN88 ................................ ................................................... ................................... 29  \n13.  Ordering Information .............................. ................................................... ...................................................  30  \n14.  Top Marking Information ........................... ................................................... ................................................ 33  \n \n \n \n  \n \n \n \n \nwww.ite.com.tw   IT9560 AX V0.0.2  \n \nii Contents  \nFIGURES \nFigure 11-1. IT9560  2-wire bus output timing diagram. ................. ................................................... ................. 25  \nFigure 11-2. IT9560 2-wire bus input timing diagram . ................................................. ...................................... 25  \nFigure 11-3. Serial Input Timing .................. ................................................... ...................................................  26  \nFigure 11-4. Serial Output Timing ................. ................................................... ................................................. 2 6  \n \n \nTABLES \nTable 5-1. Pin Description of IT9567 .............. ................................................... .................................................. 9 \nTable 5-2. Pin Description of IT9569 .............. ................................................... ................................................ 10  \nTable 5-3. Strapping Pins for Mode and Clock Select ions .............................................. .................................. 12  \nTable 5-4. Pin list of UART Interface ............. ................................................... ................................................. 1 2  \nTable 7-1. Data interfaces of IT9560 .............. ................................................... ................................................ 15  \nTable 7-2. UART parameters of IT9560 .............. ................................................... ........................................... 15  \nTable 8-1. Power mode table ....................... ................................................... .................................................. 19  \nTable 10-1. IT9560 absolute maximum ratings ....... ................................................... ....................................... 23  \nTable 10-2. IT9560 operating conditions ........... ................................................... ............................................. 24  \nTable 10-3. IT9560  DC electrical characteristics ..................... ................................................... ....................... 24  \nTable 11-1. IT9560  2-wire bus output timing. ......................... ................................................... ........................ 25  \nTable 11-2. IT9560 2-wire bus input timing. ....... ................................................... ............................................ 25  \nTable 11-3. SPI Interface AC Timing ............... ................................................... ............................................... 26  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \nSpecifications subject to Change without Notice   07/20/2015 \n1 Features  \n \n1. Features \nIT9560  is an integrated radio frequency (RF) \ndata transceiver consisting of a high quality RF \nfront-end and a COFDM modulator/ \ndemodulator with serial and parallel data I/O \nports and two kinds of host interface.  The \nserial I/O ports include four standard RS-232 \nports, two of which can be configured into \nRS-485 ports. The parallel I/O ports include 26 \nindependent digital I/O (DIO) ports.  All digital \ndata is transmitted and received over any RF \nmedium, including twisted pairs, coaxial \ncables, and wireless, by COFDM modulation \nand demodulation.  The RF frequency range \nis 50 MHz to 950 MHz. \nIT9560 is capable of operating on its own \nwithout the intervention of any main processor.  \nIf desired, IT9560 can also be integrated into a \nsystem with host CPU.  The host interface of \nIT9560 are I2C two-wire interface and serial \nperipheral interface (SPI).  Flexible and \neasy-to-integrate application programming \ninterface (API) are also provided for this \npurpose. \nIT9560 requires only one power regulator and \none crystal to simplify the system design and \nreduce the system cost.  IT9560 is the perfect \nchoice for many kinds of applications requiring \ndata communication. \n \n \n \n\x01 COFDM Modulation and Demodulation \n− Configurable code rates: 1/2,2/3,3/4 \n− Programmable DPSK, BPSK, QPSK, 16-QAM \nand 64-QAM Symbol Mapping \n− Channel Bandwidth: 2MHz or 4MHz \n− Maximum Data Rate up to 12Mbps \n− Selectable 8-bit or 32-bit MAC address \n \n \n\x01 Integrated RF Front-end \n− Integrated local oscillator and RF mixer with \nfrequency tuning range 50MHz~950MHz. \n− RF output with integrated DAC and \nanti-aliasing filter \n− Integrated auto switching transmitter and \nreceiver. \n \n \n \n  \n\x01 Interfaces for Generic Data Transmission  \n− Simple Application Programming Interface \n(API) \n− I2C 2-wire control bus \n− UART interface \n− Serial Peripheral Interface (SPI) \n- Support Motorola SPI slave mode \n \n\x01 Interfaces for Transparent Transmission  \n− No software programming needed \n− 4 sets of  independent UART Interfaces \n− 26x  digital parallel I/Os \n \n \n\x01 Compact for Application Designs . \n− Only a single crystal (12MHz) is required to \nprovide all internal clocks  \n− On-chip LDO provides the flexibility of system- \nwise power design. \n− Only a single power supply (3.3V) is required. \n− Superior all-CMOS SoC technology enables \nlow power consumption. \n− Single-ended RF input/output eliminates the \nneed for balun \n− Simple Application Programming Interface \n \n \n \n\n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \nSpecifications subject to Change without Notice   07/20/2015 \n2 Features  \n \n\x01 Applications \n− Return channel in ccHDtv surveillance system \n− Home automation and factory automation \n− Industrial control \n− Wireless RS485 and wireless RS232 \n− Wire-saving long-distance transmission of \nUART signals \n− Sensor Networks \n− General purpose wireless data communication \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 3 General Description  \n \n \n2. General Description \nIT9560 is a series of highly integrated single-chip  transceiver consisting of high quality RF tuner fr ont-end (both \nfor transmission and reception) and a COFDM modulat or/demodulator to aim for superior performance and \nsimple system design for various communication appl ications.  IT9560 offers very low total bill of mat erials \n(BOM) solutions.  It does not require external SAW filters or baluns. IT9560 requires only one power r egulator \nand one crystal. IT9560 also supports many data int erfaces, including I2C, Serial-Parallel Interface ( SPI), and \nuniversal asynchronous receiver/transmitter (UART) interface. \nIT9560 is a packet-based COFDM transceiver with pro prietary transmission specification.  The COFDM \nparameters include FFT with size 64, guard interval  1/4, code rates (1/2, 2/3, 3/4), modulations (DQPS K, BPSK, \nQPSK, 16QAM, 64QAM), and bandwidth (2 MHz, 4 MHz ).   The receiver automatically detected from the \nSIGNAL parameters.  Carrier-Sense Multiple-Access w ith Collision Avoidance (CSMA/CA) is implemented in  \nthe medium access control (MAC) layer for multiple devices to share a single RF channel.  \n \nDepending on the reception status, IT9560 continuou sly adjusts the states of its internal modules to a void \nunnecessary power consumption and hence it can achi eve the maximal power saving. \n \nThe integrated RF tuner of IT9560 provides front-en d frequency down-conversion for applications over 5 0 - 950 \nMHz.  The Zero-IF direct conversion architecture of  IT9560 achieves low power consumption and the \nintegrated dual analog-to-digital converters (ADC) are capable of delivering the performance required for all \nmodulations and code rates. \n \nThe single-ended RF input architecture of IT9560 el iminates the requirement of baluns.  The integrated  RF \nloop-through of IT9560 also eliminates the need for  external active circuits for splitting RF power. \n \nIT9560 AGC control loop bandwidth is designed to tr ack a wide dynamic range of the received signal lev els. \nThe automatic RF/BB AGC gain distribution properly compromises the performance between noise and \nlinearity. \n \nIn IT9560, an active impulse noise rejection algori thm removes the detrimental effects of the impulse noise and \nsignificantly improves the robustness of reception against interference from vehicles and electrical a ppliances. \n \nIT9560 uses the most advanced digital signal proces sing techniques to combat various impairments \nencountered in transmission channels. Co-channel in terference is actively searched and rejected by \nsophisticated digital signal processing in IT9560. Adjacent Channel Interference (ACI) is rejected by precisely \ncontrolled digital filters.  The Integrated Receive d Signal Strength Indicator (RSSI) further yields p recise AGC \nadjustment in the environments with ACI. \n \nThe all-digital synchronization tracking loops of I T9560 are capable of recovering carrier frequency o ffsets as \nlarge as ±140 kHz and tolerating crystal jitters as large as ±30ppm. \n \nIT9560 provides a comprehensive set of performance monitoring parameters accessible. These parameters \ninclude signal strength and signal quality indicato rs, post-Viterbi bit error rate, Reed-Solomon packe t error rate, \nTMCC lock, and TS Sync lock indicators, carrier and  crystal offsets, and many more. \n \nA complete set of application programming interface  (API) is available, facilitating fast and easy int egration into \nproducts.  Provided various data interfaces, with t he integration of API with host processor, IT9560 s upports \nbi-directional data communications and performance monitoring.   \n \nIT9560 also supports transparent UART mode.  Note t hat in transparent mode, I2C and SPI does not funct ion.  \nIn the transparent mode, the UART input is unproces sed and directly encoded in COFDM packet and \ntransmitted. Upon receiving a transparent COFDM pac ket, the UART is decoded and sent to UART output. T he \noperation is bi-directional, which implies that IT9 560 is a full-duplex UART – COFDM transceiver. \n \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 4 General Description  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nThis page is intentionally left blank. \n \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 5 Block Diagram  \n \n3. Block Diagram \n3.1 System Block Diagram \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n  \n\n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 6 Block Diagram  \n \n3.2 Analog Block Diagram \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n\n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 7 Pin Descriptions  \n \n4. Pin Configuration \n4.1 IT9567FN \n \n \n \n\n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 8 Pin Descriptions  \n \n4.2 IT9569FN \n \n \n \n  \n\n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 9 Pin Descriptions  \n \n5. Pin Descriptions \nTable 5-1. Pin Description of IT9567 \n \nPin(s) \nNo. Symbol Attribute  Description \n1 NC —  Not Connected \n2 IN_RF AIO RF signal input \n3 NC —  Not Connected \n4 VDD_LNA P RF analog power supply \n5 REG_OUT_1 P Regulator output power \n6 REXT BR External bias resistor \n7 REG_OUT_2 P Regulator output power \n8 VDD_BB P RF analog power supply \n9 VDDAH_REG P RF analog power supply \n10 VDDAH_AFE P RF analog power supply \n11 REGOUT_AFE AIO Regulator output for RF usage \n12 AVDD_ADC P RF analog power supply \n13 RESETN DIO Power-on Reset (Low Active) \n14 TESTMODE DIO Test mode selection; tied to ground. \n15 GPIOH1 DIO General purpose I/O \n16 GPIOH2 DIO General purpose I/O \n17 GPIOH3 DIO General purpose I/O \n18 VCC P Core Power \n19 VCC3V P Digital I/O Power \n20 IOSCL DIO Slave mode two-wire bus clock line \n21 IOSDA DIO Slave mode two-wire bus serial data line \n22 UARTO1 DIO Output of UART Channel 1 \n23 UARTI1 DIO Input of UART Channel 1 \n24 GPIOH4 DIO General purpose I/O \n25 UARTO2 DIO Output of UART Channel 2 \n26 UARTI2 DIO Input of UART Channel 2 \n27 GPIOH5 DIO General purpose I/O \n28 GPIOH6 DIO General purpose I/O \n29 SPI_CK DIO Output of UART Channel 3 \n30 SPI_EN DIO Input of UART Channel 3 \n31 VCC3V P Digital I/O Power \n32 VCC P Core Power \n33 SPI_O DIO Output of UART Channel 4 \n34 SPI_I DIO Input of UART Channel 4 \n35 IOTUNSCL DIO Master mode two-wire bus clock line \n36 IOTUNSDA DIO Master mode two-wire bus serial data line \n37 VDDH_TXREG P Analog power supply \n38 VOUT_TXREG P Regulator output power for RF usage \n39 VDDOD_DAC P Analog power supply \n40 VDD_MX P Analog power supply \n41 RFN AIO Negative RF Output \n42 VDDH_MX P Analog power supply \n43 XTALP AIO Positive crystal input \n44 XTALN AIO Negative crystal input \n45 REG_OUT_3 P Regulator output power for RF usage \n46 VDD_XO P Analog power supply \n47 ATESTN AIO Negative I/O for internal testing  (Not Connected) \n48 ATESTP AIO Positive I/O for internal testing  (Not Connected) \nNote: P: Power, AIO: Analog Input/Output, DIO: Digi tal Input/Output, BR: Bias Resistor \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 10 Pin Descriptions  \n \n \nTable 5-2. Pin Description of IT9569 \n \nPin(s) \nNo. Symbol Attribute  Description \n1 NC —  Not Connected \n2 IN_RF AIO RF signal input \n3 NC —  Not Connected \n4 VDD_LNA P RF analog power supply \n5 REG_OUT_1 P Regulator output power \n6 REXT BR External bias resistor \n7 REG_OUT_2 P Regulator output power \n8 VDD_BB P RF analog power supply \n9 VDD_CKO P RF analog power supply \n10 CKO AIO Clock output for another device \n11 VDDAH_REG P RF analog power supply \n12 VDDAH_AFE P RF analog power supply \n13 REGOUT_AFE AIO Regulator output for RF usage \n14 AVDD_AFE P RF analog power supply \n15 AVDD_ADC P RF analog power supply \n16 NC —  Not Connected \n17 NC —  Not Connected \n18 NC —  Not Connected \n19 RESETN DIO Power-on Reset (Low Active) \n20 GPIOH1 DIO General purpose I/O \n21 GPIOH2 DIO General purpose I/O \n22 GPIOH3 DIO General purpose I/O \n23 VCC P Core Power \n24 DIO2 DIO Digital  I/O \n25 DIO3 DIO Digital  I/O \n26 DIO4 DIO Digital  I/O \n27 DIO5 DIO Digital  I/O \n28 DIO6 DIO Digital  I/O \n29 DIO7 DIO Digital  I/O \n30 VDDIO P Digital I/O Power \n31 P128SEL DIO Debug mode setting \n32 DIO8 DIO Digital  I/O \n33 DIO9 DIO Digital  I/O \n34 DIO10 DIO Digital  I/O \n35 DIO11 DIO Digital  I/O \n36 DIO12 DIO Digital  I/O \n37 DIO13 DIO Digital  I/O \n38 DIO14 DIO Digital  I/O \n39 DIO15 DIO Digital  I/O \n40 IOSCL DIO Slave mode two-wire bus clock line \n41 IOSDA DIO Slave mode two-wire bus serial data line \n42 UARTO1 DIO Output of UART Channel 1 \n43 UARTI1 DIO Input of UART Channel 1 \n44 GPIOH4 DIO General purpose I/O \n45 VCC P Core Power \n46 VDDIO P Digital I/O Power \n47 UARTO2 DIO Output of UART Channel 2 \n48 UARTI2 DIO Input of UART Channel 2 \n49 GPIOH5 DIO General purpose I/O \n50 GPIOH6 DIO General purpose I/O \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 11 Pin Descriptions  \n \nPin(s) \nNo. Symbol Attribute  Description \n51 DIO16 DIO Digital  I/O \n52 DIO17 DIO Digital  I/O \n53 DIO18 DIO Digital  I/O \n54 DIO19 DIO Digital  I/O \n55 DIO20 DIO Digital  I/O \n56 DIO21 DIO Digital  I/O \n57 DIO22 DIO Digital  I/O \n58 DIO23 DIO Digital  I/O \n59 UARTO3 DIO Output of UART Channel 3 \n60 UARTI3 DIO Input of UART Channel 3 \n61 VDDIO P Digital I/O Power \n62 VCC P Core Power \n63 UARTO4 DIO Output of UART Channel 4 \n64 UARTI4 DIO Input of UART Channel 4 \n65 DIO24 DIO Digital  I/O \n66 DIO25 DIO Digital  I/O \n67 DIO30 DIO Digital  I/O \n68 DIO31 DIO Digital  I/O \n69 IOTUNSCL DIO Master mode two-wire bus clock line \n70 IOTUNSDA DIO Master mode two-wire bus serial data line \n71 NC —  Not Connected \n72 NC —  Not Connected \n73 VDDH_TXREG P Analog power supply \n74 VOUT_TXREG P Regulator output power for RF usage \n75 VDD_DALPF P Analog power supply \n76 VDDOD_DAC P Analog power supply \n77 VDD_MX P Analog power supply \n78 RFN AIO Negative RF Output \n79 RFP AIO Positive RF Output \n80 VDDH_MX P Analog power supply \n81 XTALP AIO Positive crystal input \n82 XTALN AIO Negative crystal input \n83 REG_OUT_3 P Regulator output power for RF usage \n84 VDD_XO P Analog power supply \n85 VDD_LO P Analog power supply \n86 VDD_MXR P Analog power supply \n87 ATESTN AIO Negative I/O for internal testing  (Not Connected) \n88 ATESTP AIO Positive I/O for internal testing  (Not Connected) \nNote: P: Power, AIO: Analog Input/Output, DIO: Digi tal Input/Output, BR: Bias Resistor \n \n \n \n  \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 12 Pin Descriptions  \n \nTable 5-3. Strapping Pins for Mode and Clock Select ions \nPin Name Selection \n{GPIOH2,GPIOH1} \n 00 Normal Operation \n \n{GPIOH6,GPIOH5,GPIOH4 } \n 000  I2C mode, Addr=0x28 \n001  I2C mode, Addr=0x2a \n010  I2C mode, Addr=0x2c \n011  I2C mode, Addr=0x2e \n100  SPI mode \n101  SPI mode with debouncing \n110  UART mode \n111  Transparent UART mode \nNote:  Strapping sampled at the rising edge of the RESET s ignal \n \n \n \nTable 5-4. Pin list of UART Interface \nMode  \nPin  Description  IT9567 IT9569 \nUARTI0 UART Set 0 \nInput  Yes Yes \nUARTO0 UART Set 0 \nOutput Yes  Yes  \nUARTI1 UART Set 1 \nInput  Yes  Yes  \nUARTO1 UART Set 1 \nOutput Yes  Yes  \nUARTI2 UART Set 2 \nInput  No Yes \nUARTO2 UART Set 2 \nOutput No Yes  \nUARTI3 UART Set 3 \nInput  No Yes  \nUARTO3 UART Set 3 \nOutput No Yes  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 13 Power Domains  \n \n6. Power Domains  \n \nIT9560 has three power domains: RF, Core, and IO re spectively. \n \nThe RF Domain is supplied by 3.3V ±10 %, 2.5V ±10 %, and 1.4V ±10 % to provide power for RF tuner functions. \nThe other RF analog power supply pins (1.4V) shall be connected to be powered by the built-in voltage \nregulator. \n  \nThe Core Domain is supplied by 1.2V (nominal value)  to pin VCC to provide power for the digital core c ircuits of \nIT9560.  It can be provided by external 1.2V±10% or  using the internal voltage regulator from the pin \nVDD1_OUT. \n   \nThe IO Domain provides power for the data interface  from pin VCC3V, including the UART interface,  2-wire \nbus, digital IOs, and GPIOH1~GPIOH6. The supply vol tage for IO Domain is 3.3V ±10 %.  \n \n \n \n  \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 14 Power Domains  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nThis page is intentionally left blank. \n \n \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 15 Functional Description  \n \n7. Functional Descprition \n \n7.1 Data Interfaces \n \nIT9560 supports different data interfaces selected by pin strappings, including I2C mode, UART mode, \ntransparent UART mode, and SPI mode.  The data inte rfaces are the same for each part number and can be  \nset by appropriately setting the strapping pins.  \n \nTable 7-1. Data interfaces of IT9560 \n         \nMode  \n \nPart # Generic \nI2C Generic \nUART Generic \nSPI Transparent \nUART \nIT9567 Yes Yes Yes Yes (2 sets) \nIT9569 Yes Yes Yes Yes (4 sets) \n \n \n \n7.1.1 Generic Mode (I2C, UART, SPI) \n \nIn the generic mode of IT9560, the data interface w orks as a slave device.  By appropriately setting t he \nstrapping pins, one of I2C, UART, or SPI, can be se lected as the working data interface.  With the int egrated \nAPI provided, IT9560 can be programmed with paramet ers or commanded to transmit or receive data traffi c. \nPerformance monitor can be implemented through the working data interface. \n \n7.1.1.1 UART Interface \n \nUART Interface supports full-duplex transmitter and  receiver  (TXD and RXD).  Variable baud rates are \nconfigurable ranging from 1200 to 921600 bps.  Othe r parameters are listed in Table 7-2. \n \nTable 7-2. UART parameters of IT9560 \nStates Description \nStop bits 1 , 1.5 , 2 \nParity type None, Odd, Even, Mark, Space \nData bits 5, 6, 7, 8 \n \n7.1.1.2 SPI Interface \n \nSPI Interface supports Motorola slave mode. \n \n \n7.1.2 Transparent UART Mode \n \nIT9560 supports transparent UART mode.  Note that i n transparent mode, I2C and SPI does not function.  In \nthe transparent mode, the UART input is unprocessed , directly encoded in COFDM packet and transmitted.  \nUpon receiving a transparent COFDM packet, the UART  is decoded and sent to UART output. The operation is \nbi-directional, which implies that IT9560 is a full -duplex UART – COFDM transceiver. \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 16 Functional Description  \n \n7.2 Analog Interface \n \n7.2.1 Clocking \n \nIT9560 has on-chip crystal amplifiers for clock gen eration.  Only single 12MHz crystal is required to generate \nall internal clocks.  \n \nThe IT9560 clocking circuit requires a stable refer ence clock.  It can be provided by either of the fo llowing two \nmethods: \n1. Connect a crystal across the oscillator pin XTAL  and ground, or \n2. Connect an external clock source to the pin XTAL .   \n \n \nWith programmable PLL, the supported reference cloc k frequencies can be selected as 12MHz or 20.48MHz.  \nThis clock source can come from the crystal, other external clock source, or the buffered clock output  (CKO) of \nanother IT9510 series IC. \n \n7.2.2 Clock Table \n \nIT9560 does not have clock table selection. \n \n \n7.3 Initialization \n \nSeveral important system parameters need to be prog rammed correctly in order to insure proper operatio ns of \nIT9560.  These include, among other things, the pow er, carrier frequency and bandwidth of the RF signa l.  \nMore details on initializing IT9560 can be found in  IT9560 Programming Guide . \n \n \n7.4 RF Tuner \n \nIT9560 with RF tuner integrated to support wired or  wireless communication applications over 50-950 MH z.  \nThe single-ended RF input architecture eliminates t he need for baluns. The automatic RF/BB AGC gain \ndistribution can properly balance the performance b etween noise and linearity. \n \n \n7.5 COFDM Digital Signal Processing \n \n7.5.1 Time-Domain Signal Processing \n \nBefore the received signals are converted to the fr equency domain via Fast Fourier Transform (FFT), se veral \nsophisticated digital signal processing algorithms are implemented to handle different impairments \nencountered in the transmission environment. \n \nAn automatic gain control (AGC) mechanism measures the received signal strength to determine the corre ct \ntuner gain-control signal values.  The DC offset an d IQ amplitude and phase imbalance are dynamically \ntracked and compensated. \n \nCo-channel interference (CCI) due to PAL, NICAM, or  any other source is adaptively detected and notche d out \nif necessary.  No prior knowledge of the CCI locati on is needed, and the activation of the CCI cancell ation \nfilter is automatic. \n \nThe sampling frequency offset introduced by the fro nt-end tuner is compensated digitally to generate a  \ncomplex signal centered at DC at the elementary per iod.   \n \nAdjacent channel interference (ACI) is removed by a  very sharp digital filter whose bandwidth is indep endent of \nthe channel bandwidth.   \n \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 17 Functional Description  \n \n7.5.2 Frequecy-Domain Signal Processing \n \nIn the frequency domain, a SIGNALING decoder is imp lemented to extract packet parameters, including th e \nconstellation, code rate, and payload length. \n \nThe channel estimator estimates and the amplitude a nd phase distortion caused by the transmission chan nel \nand radio frequency (RF) front-end.  The common pha se error introduced by the RF front-end is also \nestimated.  These distortions are then compensated by the frequency domain equalizer (FEQ).  The \nequalized output of FEQ is then used to generate th e input to forward-error-correction (FEC) for furth er \nprocessing. \n \n7.5.3 Synchronization Loop \n \nAn all-digital synchronization loop is implemented in IT9560 to determine and track the correct FFT wi ndow \nposition, track and compensate for the carrier freq uency offset caused by the front-end tuner, and tra ck and \ncompensate for the clock jitter introduced by the l ocal crystal.  Since the synchronization loop is en tirely digital, \nno analog VCXO is necessary.  The IT9560 synchroniz ation loop is capable of correcting carrier frequen cy \noffsets of up to ±140  kHz and clock offsets of up to ±50ppm \n \n \n7.6 Forward Error Correction \n \n7.6.1 FEC for Packet based receiver \n \nA Viterbi decoder with de-puncturing is used to dec ode the punctured convolutional code.  A CRC32 \nchecksum follows the Viterbi decoder to extract the  transport stream packets.  An CRC unlock signal is  \nalerted when the checksum is not matched, and the d ata in the packet is dumped.  A CRC lock signal is raised \nwhen the packet is corrected received to inform the  data interface. \n \n \n7.7 Performance Monitor \n \nIT9560 provides a complete set of registers for mon itoring the performance and status of the \nmodulator/demodulator in the generic mode.  The par ameters that can be monitored and derived include, \namong other things, the sampling clock and carrier frequency offsets, SIGNAL and CRC lock signals, COF DM \nparameters, bit error rates and packet error rates,  signal quality, signal strength, and modulation er ror rate \n(MER).  Details on performance monitoring for diffe rent broadcasting standards can be found in IT9560 \nProgramming Guide. \n \n \n7.8 The External EEPROM \n \nAn external EEPROM can be used for storing firmware  and configuration parameters and possibly other \nhardware related information in systems using IT956 0.  The content and format of the external EEPROM  is \ngiven in detail in IT9560 Programming Guide . \n \n \n7.9 Boot Scheme \n \nDetailed boot scheme of IT9560 is described in IT9560 Programming Guide.   \n \n7.10 GPIO Interface \n \nPlease refer to IT9560 Programming Guide  for application detail. \n \n \n \n\n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 19 Power Modes  \n \n8. Power Modes \n8.1 Power Modes \n \nIT9560 supports the following power modes, one of w hich is automatically selected for operation, as sh own in \nTable 8-1: \n \nTable 8-1. Power mode table \nStates Description \nStandby The transmitter circuit is disabled and the \nreceiver is in carrier-sense mode. \nRX The transmitter circuit is disabled and the \nreceiver is receiving incoming COFDM \npacket. \nTX The receiver circuit is disabled and the \ntransmitter is transmitting COFDM packet.  \n \n \n \n8.2  Current Consumption \n \nFor the current consumption detail, please refer to  IT9560 Power Consumption Report.  With certain limited \nfunction applications, the TX function is not used and can be shut down completely.  In this case the current \nconsumption is lower than the normal case.  \n \n \n \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 20 Power Modes  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nThis page is intentionally left blank. \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 21 Register Descriptions  \n \n9. Register Descriptions \nFor register descriptions, please refer to IT9560 Programming Guide . \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 22 Register Descriptions  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nThis page is intentionally left blank. \n \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 23  \n10. DC Characteristics \n \n10.1 Absolute Maximum Ratings* \n \n \nTable 10-1. IT9560 absolute maximum ratings \nParameter Symbol Min Max Unit \nCore Power Voltage VCC -0.3 1.4 V \nI/O Power Voltage VCC3V -0.3 3.6 V \nInternal Regulator Power Voltage VDDAH_REG  -0.3 3.6 V \nVoltage on input pins VI -0.3 VCC3V+0.3 V \nVoltage on output pins VO -0.3 VCC3V+0.3 V \nStorage Temperature Tstg 0 70 ºC \nJunction Temperature Tj 83.6 95.3 ºC \nQFN48 Junction-Ambient Thermal Resistance \n(2-layer PCB) Air Flow  0 1 2 3 m/s  \nRth(j-a) 38.3  32.9  31.3  - ºC/W \nQFN48 Junction-Ambient Thermal Resistance \n(4-layer PCB) Air Flow  0 1 2 3 m/s  \nRth(j-a) 27.9  23.0  21.9  - ºC/W \nQFN88 Junction-Ambient Thermal Resistance \n(2-layer PCB) Air Flow  0 1 2 3 m/s  \nRth(j-a) 22.9  18.0  16.8  - ºC/W \nQFN88 Junction-Ambient Thermal Resistance \n(4-layer PCB) Air Flow  0 1 2 3 m/s  \nRth(j-a) 20.6  15.8  14.8  - ºC/W \n \n \n*Comments \nStresses above those listed under "Absolute Maximum  Ratings" may cause permanent damage to this device . \nThese are stress ratings only. Functional operation  of this device at these or any other conditions ab ove those \nindicated in the operational sections of this speci fication is not implied or intended. Exposure to th e absolute \nmaximum rating conditions for extended periods may affect device reliability. \n \n \n \n \n \n \n \n  \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 24  \n10.2 Operating Conditions \n \nTable 10-2. IT9560 operating conditions \nParameter  Symbol  Min  Typ  Max  Unit  \nRF frequency range IN_RF 50  950  MHz  \nCore Power (for external power supply) VCC 1.08 1.2 1.32  V \nI/O Power Voltage VCC3V 2.97 3.3 3.6  V \nInternal Regulator Power Supply VDDAH_REG  3.0 3.3 3.6  V \nAmbient Operating Temperature \n(Commercial) Ta 0  70 ºC \nAmbient Operating Temperature \n(Industrial) Ta -40  85 ºC \n \n \n \n10.3 DC Electrical Characteristics \n \nTable 10-3. IT9560  DC electrical characteristics \nNote: RF_VDD=3.3V, VDD1=1.2V, VDDIO=3.3V, AVDDHP=3. 3V, and Ta=25 ºC unless otherwise specified. \nParameter  Symbol  Test Condition  Min . Typ  Max . Unit  \nHigh Level Input Voltage for 3.3v IO VIH  2.0    V \nLow Level Input Voltage for 3.3v IO VIL    0.8 V \nInput Capacitance Cin   3  pF \nPower Consumption (Operating , with \ninternal voltage regulator) Pop * Standby       mW  \nTX       mW  \n RX        mW  \nHigh Level Output Voltage for 3.3v IO  VOH   3.0    V \nLow Level Output Voltage for 3.3v IO  VOL     0.4 V \nHigh/Low Level Output Current IOH/IOL Digital Output Pins 0  4 mA \nHigh/Low Level Output Current IOH/IOL 5V tolerant Open-Drain 0  2 mA \nNote: *Test signal: BW=4, 64QAM, Code Rate 3/4, RF frequency = 77MHz \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n  \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 25  \n11. AC Characteristics \n11.1 2-Wire Bus Output Timing \n \n \n \nFigure 11-1. IT9560  2-wire bus output timing diagram. \n \n \n \nTable 11-1. IT9560  2-wire bus output timing. \nParameter  Description  Min.  Max.  Unit  \nTDmin  Minimum valid delay of 2-wire bus output T/2 + 2  NA ns \nTDmax  Maximum valid delay of 2-wire bus output  NA T/2+6 ns \n \n \n \n \n11.2 2-Wire Bus Input Timing \n \n TDsetup  TDhold \n SCL  \n \nSDA  \n T/2 \n \nFigure 11-2. IT9560 2-wire bus input timing diagram . \n \n \n \nTable 11-2. IT9560 2-wire bus input timing. \nParameter  Description Min. Max. Unit \nTDsetup 2-wire bus input setup time  2 T/2 -2 ns \nTDhold 2-wire bus input hold time 2 T/2 -2 ns \n \n \n \n\n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 26  \n11.3 SPI Interface Timing \n \n \nFigure 11-3. Serial Input Timing \n \n \nFigure 11-4. Serial Output Timing \n \n \n \nTable 11-3. SPI Interface AC Timing \nSymbol  Alt Parameter Min Typ Max Units \nFclk   Serial Clock Frequency D.C.  16 MHz \ntCH  Serial Clock High Time 12.5   ns \ntCL   Serial Clock Low Time 12.5   ns \ntCLCH   Serial Clock Rise Time (Slew Rate) 0.2   V/ns \ntCHCL   Serial Clock Fall Time (Slew Rate) 0.2   V/ns \ntSLCH  tCSS  CS# Active Setup Time 5   ns \ntCHSH   CS# Active Hold Time 5   ns \ntSHSL  tCSH  CS# High Time 100   ns \ntCLQX  tHO  Input Hold Time 5   ns \ntDVCH  tDSU  Data In Setup Time 4   ns \ntCHDX  tDH  Data In Hold Time 4   ns \ntCLQV   tV Output Valid from SCK   6 ns \nNotes: t CLH  + t CLL  must greater than 1 / F CLK  \n \n \n \n \n \n \n \n \n\n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 27  \n \n \n \n \n \n \n \n \n \nThis page is intentionally left blank. \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n  \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 28  \n12. Package Information \n12.1 IT9567 SAW – QFN48 \n \n \n \n  \nSymbol Dimensions in inches Dimensions in mm \nMin. Nom. Max. Min. Nom. Max. \nA 0.028 0.030 0.032 0.7 0.75 0.8 \nA1 0 --- 0.002 0 ---  0.05 \nA3 0.008 REF 0.203 REF \nb 0.006 0.008 0.01 0.15 0.20 0.25 \nD 0.236 BSC 6 BSC \nD2 0.165 0.173 0.179 4.20 --- 4.55 \nE 0.236 BSC 6 BSC \nE2 0.165 0.173 0.179 4.20 --- 4.55 \ne 0.016 0.4 BSC \nL 0.014 --- 0.020 0.35 --- 0.50 \ny --- --- 0.003 -- -- 0.08 \n \nNotes: \n1. Controlling dimensions: Millimeter \n2. Reference document: JEDEC MO-220 \n3. Take SMT into consideration, please use the mini mum number of D2’s and E2’s dimensions. \n \n \n \n \n \n  \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 29  \n12.2 IT9569 SAW – QFN88 \n \n      \n \nSymbol Dimensions in inches Dimensions in mm \nMin. Nom. Max. Min. Nom. Max. \nA 0.031 0.033 0.035 0.80 0.85 0.90 \nA1 0.000 --- 0.002 0.00 --- 0.05 \nA3 0.007 0.008 0.009 0.183 0.203 0.223 \nb 0.006 0.008 0.010 0.15 0.20 0.25 \nD/E 0.390 0.394 0.398 9.90 10.00 10.10 \nD2/E2 0.315 --- 0.325 8.00 --- 8.25 \ne 0.012 0.016 0.020 0.30 0.40 0.50 \nK 0.008 --- --- 0.20 --- --- \nL 0.012 0.016 0.020 0.30 0.40 0.50 \n \nNotes: \n1. Controlling dimensions: Millimeter \n2. Reference document: JEDEC MO-220 \n3. Take SMT into consideration, please use the mini mum number of D2’s and E2’s dimensions. \n \n \n \n \n\n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 30  \n13. Ordering Information \n \n \nPart Number Description Package  Body Size \nIT9567FN/AX Generic Data Transmission \nwith I2C, UART, and SPI QFN 48 6mm × 6mm \nIT9567FN-I/AX Industrial specification of \nIT9567FN QFN 48 6mm × 6mm \nIT9569FN/AX Transparent Transmission with \n4x UART and 26x Digital I/Os QFN 88 10mm × 10mm  \nIT9569FN-I/AX Industrial specification of \nIT9569FN QFN 88 10mm × 10mm  \n \n \n\n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 32  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nThis page is intentionally left blank. \n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 33     Top Marking Information  \n \n \n \n \n \n \n \nIT9567FN \n \n \n1517-AXX \n \n \nXXXXXX  \n    \n DATE  CODE \n(The 17th week of the year 2015) \n \n                LOT ID  14. Top Marking Information \n \n                                                              \n \n                                                              \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n  \n                \n \n                \n \n                \n \n \n PART  NO. \nTRACKING CODE  \n  \n\n \n \n \n \nwww.ite.com.tw  IT9560 AX V0.0.2 \n 34     Top Marking Information  \n \n \n  ITETECH.INC.TERMSANDCONDITIONSOFSALE(Rev:2005)\n0.PARTIES\nITETech.Inc.(“Seller”)isacompanyheadquarteredinTaiw an,Republicof\nChina,andincorporatedunderlawsofRepublicofChina,Buy erisacompanyoran\nentity,purchasingproductfromITETech.Inc..\n1.ACCEPTANCEOFTERMS\nBUYERACCEPTSTHESETERMS(i)BYWRITTENACCEPTANCE(BY\nPURCHASEORDEROROTHERWISE),OR(ii)BYFAILURETORETURNGO ODS\nDESCRIBEDONTHEFACEOFTHEPACKINGLISTWITHINFIVEDAYSOF\nTHEIRDELIVERY.\n2.DELIVERY\n(a) DeliverywillbemadeFreeCarrier(Incoterms),Seller\' swarehouse,Science-\nBasedIndustrialPark,Hsinchu,Taiwan.\n(b) TitletothegoodsandtheentireriskwillpasstoBuyerup ondeliverytocarrier.\n(c) Shipmentsaresubjecttoavailability. Sellershallmak eeveryreasonableeffort\ntomeetthedate(s)quotedoracknowledged;andifSellermak essucheffort,Seller\nwillnotbeliableforanydelays.\n3.TERMSOFPAYMENT\n(a) TermsareasstatedonSeller\'squotation,orifnoneares tated,netthirty(30)\ndays. Accountspastduewillincuramonthlychargeattherat eofonepercent(1%)\npermonth(or,ifless,themaximumallowedbyapplicablelaw )tocoverservicing\ncosts.\n(b) Sellerreservestherighttochangecredittermsatanyti meinitssolediscretion.\n4.LIMITEDWARRANTY\n(a) Sellerwarrantsthatthegoodssoldwillbefreefromdefe ctsinmaterialand\nworkmanshipandcomplywithSeller\'sapplicablepublished specificationsforaperiod\nofninety(90)daysfromthedateofSeller\'sdelivery.Withi nthewarrantyperiodand\nbyobtainingareturnnumberfromSeller,Buyermayrequestr eplacementorrepair\nfordefectivegoods.\n(b) Goodsorpartswhichhavebeensubjecttoabuse(includin gwithoutlimitation\nrepeatedorextendedexposuretoconditionsatorneartheli mitsofapplicable\nabsoluteratings)misuse,accident,alteration,neglect, orunauthorizedrepairor\nimproperapplicationarenotcoveredbyanywarranty. Nowar rantyismadewith\nrespecttocustomproductsorgoodsproducedtoBuyer\'sspec ifications(unless\nspecificallystatedinawritingsignedbySeller).\n(c) Nowarrantyismadewithrespecttogoodsusedindevicesi ntendedforusein\napplicationswherefailuretoperformwhenproperlyusedca nreasonablybeexpected\ntoresultinsignificantinjury(including,withoutlimita tion,navigation,aviationor\nnuclearequipment,orforsurgicalimplantortosupportors ustainlife)andBuyer\nagreestoindemnify,defend,andholdharmlessSellerfroma llclaims,damagesand\nliabilitiesarisingoutofanysuchuses.\n(d) ThisParagraph4istheonlywarrantybySellerwithrespe cttogoodsandmay\nnotbemodifiedoramendedexceptinwritingsignedbyanauth orizedofficerofSeller.\n(e) Buyeracknowledgesandagreesthatitisnotrelyingonan yapplications,\ndiagramsorcircuitscontainedinanyliterature,andBuyer willtestallpartsand\napplicationsunderextendedfieldandlaboratoryconditio ns.Notwithstandingany\ncross-referenceoranystatementsofcompatibility,funct ionality,interchangeability,\nandthelike,thegoodsmaydifferfromsimilargoodsfromoth ervendorsin\nperformance,functionoroperation,andinareasnotcontai nedinthewritten\nspecifications,orastorangesandconditionsoutsidesuch specifications;andBuyer\nagreesthattherearenowarrantiesandthatSellerisnotres ponsibleforsuchthings.\n(f) EXCEPTASPROVIDEDABOVE,SELLERMAKESNOWARRANTIESOR\nCONDITIONS,EXPRESS,IMPLIED,ORSTATUTORY;ANDSELLEREXP RESSLY\nEXCLUDESANDDISCLAIMSANYWARRANTYORCONDITIONOF\nMERCHANTABILITYORFITNESSFORPARTICULARPURPOSEOR\nAPPLICATION.\n5.LIMITATIONOFLIABILITY\n(a) Sellerwillnotbeliableforanyloss,damageorpenaltyr esultingfromcauses\nbeyonditsreasonablecontrol,includingbutnotlimitedto delaybyothers,force\nmajeure,actsofGod,orlaborconditions. Inanysuchevent, thedate(s)forSeller\'s\nperformancewillbedeemedextendedforaperiodequaltoany delayresulting.\n(b) THELIABILITYOFSELLERARISINGOUTOFTHECONTRACTORANY\nGOODSSOLDWILLBELIMITEDTOREFUNDOFTHEPURCHASEPRICEOR\nREPLACEMENTOFPURCHASEDGOODS(RETURNEDTOSELLERFREIGHT\nPRE-PAID)OR,WITHSELLER\'SPRIORWRITTENCONSENT,REPAIRO F\nPURCHASEDGOODS.\n(c) Buyerwillnotreturnanygoodswithoutfirstobtaininga customerreturnorder\nnumber.\n(d) ASASEPARATELIMITATION,INNOEVENTWILLSELLERBELIABL E\nFORCOSTSOFSUBSTITUTEGOODS;FORANYSPECIAL,CONSEQUENTI AL,\nINCIDENTALORINDIRECTDAMAGES;ORLOSSOFUSE,OPPORTUNITY ,\nMARKETPOTENTIAL,AND/ORPROFITONANYTHEORY(CONTRACT,TO RT,\nFROMTHIRDPARTYCLAIMSOROTHERWISE). THESELIMITATIONSSH ALL\nAPPLYNOTWITHSTANDINGANYFAILUREOFESSENTIALPURPOSEOFA NY\nREMEDY.\n(e) NoactionagainstSeller,whetherforbreach,indemnifi cation,contributionor\notherwise,shallbecommencedmorethanoneyearaftertheca useofactionhas\naccrued,ormorethanoneyearaftereithertheBuyer,useror otherpersonknewor\nwithreasonablediligenceshouldhaveknownofthematteror ofanyclaimof\ndissatisfactionordefectinvolved;andnosuchclaimmaybe broughtunlessSeller\nhasfirstbeengivencommerciallyreasonablenotice,afull writtenexplanationofall\npertinentdetails,andagoodfaithopportunitytoresolvet hematter.\n(f) BUYEREXPRESSLYAGREESTOTHELIMITATIONSOFTHIS\nPARAGRAPH5ANDTOTHEIRREASONABLENESS.\n6.SUBSTITUTIONSANDMODIFICATIONSSellermayatanytimemakesubstitutionsforproductordere dwhichdonot\nmateriallyandadverselyaffectoverallperformancewitht hethencurrent\nspecificationsinthetypicalandintendeduse. Sellerrese rvestherighttohalt\ndeliveriesandshipmentsandalterspecificationsandpric eswithoutnotice. Buyer\nshallverifythattheliteratureandinformationiscurrent beforepurchasing.\n7.CANCELLATION\nThepurchasecontractmaynotbecanceledbyBuyerexceptwit hwritten\nconsentbySellerandBuyer\'spaymentofreasonablecancell ationcharges(including\nbutnotbelimitedtoexpensesalreadyincurredforlaborand material,overhead,\ncommitmentsmadebySeller,andareasonableprofit).\n8.INDEMNIFICATION\nSellerwill,atitsownexpense,assistBuyerwithtechnical supportand\ninformationinconnectionwithanyclaimthatanypartsassh ippedbySellerunderthe\npurchaseorderinfringeanyvalidandenforceablecopyrigh t,ortrademark,provided\nhowever,thatBuyer(i)givesimmediatewrittennoticetoSe ller,(ii)permitsSellerto\nparticipateandtodefendifSellerrequeststodoso,and(ii i)givesSellerallneeded\ninformation,assistanceandauthority.However,Sellerwi llnotberesponsiblefor\ninfringementsresultingfromanythingnotentirelymanufa cturedbySeller,orfromany\ncombinationwithproducts,equipment,ormaterialsnotfur nishedbySeller. Sellerwill\nhavenoliabilitywithrespecttointellectualpropertymat tersarisingoutofproducts\nmadetoBuyer\'sspecifications,code,ordesigns.\nExceptasexpresslystatedinthisParagraph8orinanotherw ritingsignedbyan\nauthorizedofficer,Sellermakesnorepresentationsand/o rwarrantieswithrespectto\nintellectualand/orindustrialpropertyand/orwithrespe cttoclaimsofinfringement.\nExceptastoclaimsSelleragreesinwritingtodefend,BUYER WILLINDEMNIFY,\nDEFENDANDHOLDHARMLESSSELLERFROMALLCLAIMS,COSTS,LOSS ES,\nANDDAMAGES(INCLUDINGATTORNEYSFEES)AGAINSTAND/ORARIS ING\nOUTOFGOODSSOLDAND/ORSHIPPEDHEREUNDER.\n9.NOCONFIDENTIALINFORMATION\nSellershallhavenoobligationtoholdanyinformationinco nfidenceexceptas\nprovidedinaseparatenon-disclosureagreementsignedbyb othparties.\n10.ENTIREAGREEMENT\n(a) Thesetermsandconditionsaretheentireagreementandt heonly\nrepresentationsandunderstandingsbetweenSellerandBuy er,andnoaddition,\ndeletionormodificationshallbebindingonSellerunlesse xpresslyagreedtoin\nwrittenandsignedbyanofficerofSeller.\n(b) Buyerisnotrelyinguponanywarrantyorrepresentation exceptforthose\nspecificallystatedhere.\n11.APPLICABLELAW\nThecontractandallperformanceanddisputesarisingoutof orrelatingtogoods\ninvolvedwillbegovernedbythelawsofR.O.C.(Taiwan,Repu blicofChina),without\nreferencetotheU.N.ConventiononContractsfortheIntern ationalSaleofGoodsorto\nconflictoflawsprinciples.Buyeragreesatitssoleexpens etocomplywithallapplicablelaws\ninconnectionwiththepurchase,useorsaleofthegoodsprov idedhereunderandto\nindemnifySellerfromanyfailurebyBuyertosocomply.With outlimitingtheforegoing,Buyer\ncertifiesthatnotechnicaldataordirectproductsthereof willbemadeavailableorre-exported,\ndirectlyorindirectly,toanycountrytowhichsuchexporto raccessisprohibitedorrestricted\nunderR.O.C.lawsorU.S.lawsorregulations,unlesspriora uthorizationisobtainedfromthe\nappropriateofficialsandagenciesofthegovernmentasreq uiredunderR.O.C.orU.S.laws\norregulations.\n12.JURISDICTIONANDVENUE\nThecourtslocatedinHsinchu,Taiwan,RepublicofChina,wi llhavethesoleand\nexclusivejurisdictionandvenueoveranydisputearisingo utoforrelatingtothecontractor\nanysaleofgoodshereunder.Buyerherebyconsentstothejur isdictionofsuchcourts.\n13.ATTORNEYS\'FEES\nReasonableattorneys\'feesandcostswillbeawardedtothep revailingpartyinthe\neventoflitigationinvolvingand/orrelatingtotheenforc ementorinterpretationofthecontract\nand/oranygoodssoldunderit.\n'}]
!==============================================================================!
### Component Summary: IT9567FN/AX

#### Key Specifications:
- **Voltage Ratings:**
  - Core Power Voltage (VCC): 1.08V to 1.32V
  - I/O Power Voltage (VCC3V): 2.97V to 3.6V
  - Internal Regulator Power Supply (VDDAH_REG): 3.0V to 3.6V

- **Current Ratings:**
  - Specific current consumption details are not provided in the excerpt, but the device supports various power modes (Standby, RX, TX) which influence current draw.

- **Power Consumption:**
  - Operating power consumption varies based on mode (Standby, TX, RX) but specific values are not detailed in the provided text.

- **Operating Temperature Range:**
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C

- **Package Type:**
  - QFN48 (6mm x 6mm)

- **Special Features or Notes:**
  - Integrated RF front-end with COFDM modulation/demodulation.
  - Supports multiple data interfaces (I2C, UART, SPI).
  - Capable of operating independently or with a host CPU.
  - Requires only one power regulator and one crystal for operation.
  - Supports transparent UART mode for direct data transmission.

- **Moisture Sensitive Level (JEDEC J-STD-020E):**
  - Not specified in the provided text.

#### Description:
The IT9567FN/AX is an integrated radio frequency (RF) data transceiver designed for high-quality RF communication. It features a COFDM (Coded Orthogonal Frequency Division Multiplexing) modulator/demodulator, allowing for efficient data transmission over various RF mediums. The device includes multiple serial and parallel data I/O ports, making it versatile for different applications. It operates within a frequency range of 50 MHz to 950 MHz and can achieve data rates of up to 12 Mbps.

#### Typical Applications:
The IT9567FN/AX is suitable for a wide range of applications, including:
- **Wireless Communication:** Ideal for systems requiring robust data transmission over RF channels.
- **Home and Factory Automation:** Facilitates communication in smart home devices and industrial automation systems.
- **Industrial Control:** Used in applications where reliable data transfer is critical.
- **Wireless RS-485 and RS-232 Communication:** Enables long-distance transmission of UART signals without the need for physical wiring.
- **Sensor Networks:** Supports data collection from various sensors in a wireless setup.
- **General Purpose Wireless Data Communication:** Can be integrated into various devices requiring wireless data exchange.

This component is particularly advantageous for applications that demand low power consumption and minimal external components, making it a cost-effective solution for RF communication needs.