<?xml version="1.0"?>
<configuration platform="SKL">
<!--
XML configuration file for Skylake based platforms

http://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html

* 6th Generation Intel(R) Processor Datasheet for U/Y-Platforms

* 6th Generation Intel(R) Processor I/O Datasheet for U/Y-Platforms

* 6th Generation Intel(R) Processor Datasheet for S-Platforms

* 6th Generation Intel(R) Processor Datasheet for H-Platforms

* Intel(R) 100 Series Chipset Family Platform Controller Hub (PCH)
-->

  <!-- #################################### -->
  <!--                                      -->
  <!-- Information                          -->
  <!--                                      -->
  <!-- #################################### -->
  <info family="core" lithography="14nm" igd="gen9">
    <sku did="0x1904" name="Skylake" code="SKL" longname="Mobile 6th Generation Core Processor (Skylake U)" />
    <sku did="0x190C" name="Skylake" code="SKL" longname="Mobile 6th Generation Core Processor (Skylake Y)" />
    <sku did="0x1900" name="Skylake" code="SKL" longname="Mobile 6th Generation Core Processor Dual Core (Skylake H)" />
    <sku did="0x1910" name="Skylake" code="SKL" longname="Mobile 6th Generation Core Processor Quad Core (Skylake H)" />
    <sku did="0x190F" name="Skylake" code="SKL" longname="Desktop 6th Generation Core Processor Dual Core (Skylake CPU / Sunrise Point PCH)" />
    <sku did="0x191F" name="Skylake" code="SKL" longname="Desktop 6th Generation Core Processor Quad Core (Skylake CPU / Sunrise Point PCH)" />
    <sku did="0x1918" name="Skylake Server" code="SKL" longname="Intel Xeon Processor E3 v5 (Skylake CPU / Sunrise Point PCH)" />
  </info>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Integrated devices                   -->
  <!--                                      -->
  <!-- #################################### -->
  <pci>
  </pci>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Memory Mapped I/O spaces (MMIO BARs) -->
  <!--                                      -->
  <!-- #################################### -->
  <mmio>
  </mmio>

  <!-- #################################### -->
  <!--                                      -->
  <!-- I/O spaces (I/O BARs)                -->
  <!--                                      -->
  <!-- #################################### -->
  <io>
  </io>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Memory ranges                        -->
  <!--                                      -->
  <!-- #################################### -->
  <memory>
  </memory>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Configuration registers              -->
  <!--                                      -->
  <!-- #################################### -->
  <registers>

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- PCIe Configuration registers -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- SPI Flash Descriptor registers -->
    <register name="FLMAP0" type="mmio" bar="FDBAR" offset="0x14" size="4" desc="Flash Map 0 Register">
      <field name="FCBA"    bit="0"  size="8" desc="Flash Component Base Address"/>
      <field name="NC"      bit="8"  size="2" desc="Number of Components"/>
      <field name="FRBA"    bit="16" size="8" desc="Flash Region Base Address"/>
    </register>
    <register name="FLMAP1" type="mmio" bar="FDBAR" offset="0x18" size="4" desc="Flash Map 1 Register">
      <field name="FMBA"    bit="0"  size="8" desc="Flash Master Base Address"/>
      <field name="NM"      bit="8"  size="3" desc="Number of Masters"/>
      <field name="FPSBA"   bit="16" size="8" desc="Flash PCH Strap Base Address"/>
      <field name="PSL"     bit="24" size="8" desc="PCH Strap Length"/>
    </register>
    <register name="FLMAP2" type="mmio" bar="FDBAR" offset="0x1C" size="4" desc="Flash Map 2 Register">
      <field name="FCPUSBA" bit="0"  size="8" desc="Flash CPU Strap Base Address"/>
      <field name="CPUSL"   bit="8"  size="8" desc="CPU Strap Length"/>
    </register>
    <register name="FLREG0" type="mmio" bar="FRBA" offset="0x0" size="4" desc="Flash Region 0 (Flash Descriptor) Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLREG1" type="mmio" bar="FRBA" offset="0x4" size="4" desc="Flash Region 1 (BIOS) Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLREG2" type="mmio" bar="FRBA" offset="0x8" size="4" desc="Flash Region 2 (Intel ME) Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLREG3" type="mmio" bar="FRBA" offset="0xC" size="4" desc="Flash Region 3 (GBe) Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLREG4" type="mmio" bar="FRBA" offset="0x10" size="4" desc="Flash Region 4 (Platform Data) Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLREG8" type="mmio" bar="FRBA" offset="0x20" size="4" desc="Flash Region 8 (Embedded Controller) Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLMSTR1" type="mmio" bar="FMBA" offset="0x0" size="4" desc="Flash Master 1">
      <field name="MRRA"    bit="8"  size="12" desc="Master Region Read Access"/>
      <field name="MRWA"    bit="20" size="12" desc="Master Region Write Access"/>
    </register>

  </registers>


  <!-- #################################### -->
  <!--                                      -->
  <!-- 'Controls'                           -->
  <!--                                      -->
  <!-- #################################### -->
  <controls>
  </controls>

</configuration>
