[Configuration]

EmulatorType: pin
Benchmark: /home/marcos.horro/tejas_installation_kit/Tejas-Simulator/tests/knl/multi2
Schedule: Thu Feb 02 12:05:35 CET 2017

[Translator Statistics]

Java thread	=	0
Data Read	=	1432185 bytes
Number of micro-ops		=	451860
Number of handled CISC instructions	=	438933
Number of PIN CISC instructions	=	661705
Static coverage		=	97.7528 %
Dynamic Coverage	=	66.3336 %


[Timing Statistics]

Total Cycles taken		=	591490

Total IPC		=	0.7639		in terms of micro-ops
Total IPC		=	0.7421		in terms of CISC instructions

core		=	0
Pipeline: outOfOrder
instructions executed	=	122899
cycles taken	=	591490 cycles
IPC		=	0.2078		in terms of micro-ops
IPC		=	0.1993		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	492.9083 microseconds

number of branches	=	46507
number of mispredicted branches	=	5406
branch predictor accuracy	=	88.3759 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	1
Pipeline: outOfOrder
instructions executed	=	32979
cycles taken	=	591490 cycles
IPC		=	0.0558		in terms of micro-ops
IPC		=	0.0538		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	492.9083 microseconds

number of branches	=	5955
number of mispredicted branches	=	561
branch predictor accuracy	=	90.5793 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	2
Pipeline: outOfOrder
instructions executed	=	41787
cycles taken	=	591490 cycles
IPC		=	0.0706		in terms of micro-ops
IPC		=	0.0679		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	492.9083 microseconds

number of branches	=	9260
number of mispredicted branches	=	1290
branch predictor accuracy	=	86.0691 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	3
Pipeline: outOfOrder
instructions executed	=	32819
cycles taken	=	591490 cycles
IPC		=	0.0555		in terms of micro-ops
IPC		=	0.0536		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	492.9083 microseconds

number of branches	=	5872
number of mispredicted branches	=	502
branch predictor accuracy	=	91.4510 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	4
Pipeline: outOfOrder
instructions executed	=	33542
cycles taken	=	591490 cycles
IPC		=	0.0567		in terms of micro-ops
IPC		=	0.0548		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	492.9083 microseconds

number of branches	=	6134
number of mispredicted branches	=	600
branch predictor accuracy	=	90.2185 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	5
Pipeline: outOfOrder
instructions executed	=	34006
cycles taken	=	591490 cycles
IPC		=	0.0575		in terms of micro-ops
IPC		=	0.0555		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	492.9083 microseconds

number of branches	=	6369
number of mispredicted branches	=	643
branch predictor accuracy	=	89.9042 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	6
Pipeline: outOfOrder
instructions executed	=	31281
cycles taken	=	591490 cycles
IPC		=	0.0529		in terms of micro-ops
IPC		=	0.0511		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	492.9083 microseconds

number of branches	=	5442
number of mispredicted branches	=	405
branch predictor accuracy	=	92.5579 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	7
Pipeline: outOfOrder
instructions executed	=	31137
cycles taken	=	591490 cycles
IPC		=	0.0526		in terms of micro-ops
IPC		=	0.0509		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	492.9083 microseconds

number of branches	=	5367
number of mispredicted branches	=	329
branch predictor accuracy	=	93.8699 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	8
Pipeline: outOfOrder
instructions executed	=	31079
cycles taken	=	591490 cycles
IPC		=	0.0525		in terms of micro-ops
IPC		=	0.0508		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	492.9083 microseconds

number of branches	=	5322
number of mispredicted branches	=	429
branch predictor accuracy	=	91.9391 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	9
Pipeline: outOfOrder
instructions executed	=	31038
cycles taken	=	591490 cycles
IPC		=	0.0525		in terms of micro-ops
IPC		=	0.0507		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	492.9083 microseconds

number of branches	=	5310
number of mispredicted branches	=	394
branch predictor accuracy	=	92.5800 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	10
Pipeline: outOfOrder
instructions executed	=	32927
cycles taken	=	591490 cycles
IPC		=	0.0557		in terms of micro-ops
IPC		=	0.0538		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	492.9083 microseconds

number of branches	=	5936
number of mispredicted branches	=	419
branch predictor accuracy	=	92.9414 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

Nothing executed on core 11
Nothing executed on core 12
Nothing executed on core 13
Nothing executed on core 14
Nothing executed on core 15
Nothing executed on core 16
Nothing executed on core 17
Nothing executed on core 18
Nothing executed on core 19
Nothing executed on core 20
Nothing executed on core 21
Nothing executed on core 22
Nothing executed on core 23
Nothing executed on core 24
Nothing executed on core 25
Nothing executed on core 26
Nothing executed on core 27
Nothing executed on core 28
Nothing executed on core 29
Nothing executed on core 30
Nothing executed on core 31
Nothing executed on core 32
Nothing executed on core 33
Nothing executed on core 34
Nothing executed on core 35
Nothing executed on core 36
Nothing executed on core 37
Nothing executed on core 38
Nothing executed on core 39
Nothing executed on core 40
Nothing executed on core 41
Nothing executed on core 42
Nothing executed on core 43
Nothing executed on core 44
Nothing executed on core 45
Nothing executed on core 46
Nothing executed on core 47
Nothing executed on core 48
Nothing executed on core 49
Nothing executed on core 50
Nothing executed on core 51
Nothing executed on core 52
Nothing executed on core 53
Nothing executed on core 54
Nothing executed on core 55
Nothing executed on core 56
Nothing executed on core 57
Nothing executed on core 58
Nothing executed on core 59
Nothing executed on core 60
Nothing executed on core 61
Nothing executed on core 62
Nothing executed on core 63
Nothing executed on core 64
Nothing executed on core 65
Nothing executed on core 66
Nothing executed on core 67
Nothing executed on core 68
Nothing executed on core 69
Nothing executed on core 70
Nothing executed on core 71


[Memory System Statistics]

[Per core statistics]

core		=	0
Memory Requests	=	76077
Loads		=	56360
Stores		=	19717
LSQ forwardings	=	3944


iTLB[0] Hits	=	117602
iTLB[0] Misses	=	275
iTLB[0] Accesses	=	117877
iTLB[0] Hit-Rate	=	0.9977
iTLB[0] Miss-Rate	=	0.0023

dTLB[0] Hits	=	74955
dTLB[0] Misses	=	1121
dTLB[0] Accesses	=	76076
dTLB[0] Hit-Rate	=	0.9853
dTLB[0] Miss-Rate	=	0.0147

I1[0] Hits	=	114660
I1[0] Misses	=	3211
I1[0] Accesses	=	117871
I1[0] Hit-Rate	=	0.97275835
I1[0] Miss-Rate	=	0.027241645
I1[0] AvgNumEventsInMSHR	=	1.0457
I1[0] AvgNumEventsInMSHREntry	=	3.0900


L1[0] Hits	=	54816
L1[0] Misses	=	14364
L1[0] Accesses	=	69180
L1[0] Hit-Rate	=	0.79236776
L1[0] Miss-Rate	=	0.20763226
L1[0] AvgNumEventsInMSHR	=	4.0525
L1[0] AvgNumEventsInMSHREntry	=	3.9983

core		=	1
Memory Requests	=	19981
Loads		=	12399
Stores		=	7582
LSQ forwardings	=	2535


iTLB[1] Hits	=	31612
iTLB[1] Misses	=	212
iTLB[1] Accesses	=	31824
iTLB[1] Hit-Rate	=	0.9933
iTLB[1] Miss-Rate	=	0.0067

dTLB[1] Hits	=	19689
dTLB[1] Misses	=	292
dTLB[1] Accesses	=	19981
dTLB[1] Hit-Rate	=	0.9854
dTLB[1] Miss-Rate	=	0.0146

I1[1] Hits	=	30622
I1[1] Misses	=	1202
I1[1] Accesses	=	31824
I1[1] Hit-Rate	=	0.9622298
I1[1] Miss-Rate	=	0.037770238
I1[1] AvgNumEventsInMSHR	=	0.3080
I1[1] AvgNumEventsInMSHREntry	=	2.8438


L1[1] Hits	=	12133
L1[1] Misses	=	2885
L1[1] Accesses	=	15018
L1[1] Hit-Rate	=	0.8078972
L1[1] Miss-Rate	=	0.1921028
L1[1] AvgNumEventsInMSHR	=	0.6007
L1[1] AvgNumEventsInMSHREntry	=	1.9399

core		=	2
Memory Requests	=	25484
Loads		=	15945
Stores		=	9539
LSQ forwardings	=	1852


iTLB[2] Hits	=	39886
iTLB[2] Misses	=	253
iTLB[2] Accesses	=	40139
iTLB[2] Hit-Rate	=	0.9937
iTLB[2] Miss-Rate	=	0.0063

dTLB[2] Hits	=	25202
dTLB[2] Misses	=	282
dTLB[2] Accesses	=	25484
dTLB[2] Hit-Rate	=	0.9889
dTLB[2] Miss-Rate	=	0.0111

I1[2] Hits	=	37836
I1[2] Misses	=	2303
I1[2] Accesses	=	40139
I1[2] Hit-Rate	=	0.9426244
I1[2] Miss-Rate	=	0.05737562
I1[2] AvgNumEventsInMSHR	=	0.7563
I1[2] AvgNumEventsInMSHREntry	=	3.1042


L1[2] Hits	=	17121
L1[2] Misses	=	4267
L1[2] Accesses	=	21388
L1[2] Hit-Rate	=	0.8004956
L1[2] Miss-Rate	=	0.19950439
L1[2] AvgNumEventsInMSHR	=	1.4839
L1[2] AvgNumEventsInMSHREntry	=	2.5201

core		=	3
Memory Requests	=	19904
Loads		=	12326
Stores		=	7578
LSQ forwardings	=	1502


iTLB[3] Hits	=	31514
iTLB[3] Misses	=	174
iTLB[3] Accesses	=	31688
iTLB[3] Hit-Rate	=	0.9945
iTLB[3] Miss-Rate	=	0.0055

dTLB[3] Hits	=	19679
dTLB[3] Misses	=	225
dTLB[3] Accesses	=	19904
dTLB[3] Hit-Rate	=	0.9887
dTLB[3] Miss-Rate	=	0.0113

I1[3] Hits	=	30551
I1[3] Misses	=	1137
I1[3] Accesses	=	31688
I1[3] Hit-Rate	=	0.9641189
I1[3] Miss-Rate	=	0.03588109
I1[3] AvgNumEventsInMSHR	=	0.2995
I1[3] AvgNumEventsInMSHREntry	=	2.7656


L1[3] Hits	=	12806
L1[3] Misses	=	3703
L1[3] Accesses	=	16509
L1[3] Hit-Rate	=	0.7756981
L1[3] Miss-Rate	=	0.22430189
L1[3] AvgNumEventsInMSHR	=	1.1641
L1[3] AvgNumEventsInMSHREntry	=	2.5109

core		=	4
Memory Requests	=	20369
Loads		=	12691
Stores		=	7678
LSQ forwardings	=	1609


iTLB[4] Hits	=	32199
iTLB[4] Misses	=	189
iTLB[4] Accesses	=	32388
iTLB[4] Hit-Rate	=	0.9942
iTLB[4] Miss-Rate	=	0.0058

dTLB[4] Hits	=	20147
dTLB[4] Misses	=	222
dTLB[4] Accesses	=	20369
dTLB[4] Hit-Rate	=	0.9891
dTLB[4] Miss-Rate	=	0.0109

I1[4] Hits	=	31247
I1[4] Misses	=	1141
I1[4] Accesses	=	32388
I1[4] Hit-Rate	=	0.9647709
I1[4] Miss-Rate	=	0.035229098
I1[4] AvgNumEventsInMSHR	=	0.3773
I1[4] AvgNumEventsInMSHREntry	=	3.0972


L1[4] Hits	=	13172
L1[4] Misses	=	3737
L1[4] Accesses	=	16909
L1[4] Hit-Rate	=	0.7789934
L1[4] Miss-Rate	=	0.22100656
L1[4] AvgNumEventsInMSHR	=	1.2707
L1[4] AvgNumEventsInMSHREntry	=	2.4704

core		=	5
Memory Requests	=	20598
Loads		=	12815
Stores		=	7783
LSQ forwardings	=	1664


iTLB[5] Hits	=	32648
iTLB[5] Misses	=	197
iTLB[5] Accesses	=	32845
iTLB[5] Hit-Rate	=	0.9940
iTLB[5] Miss-Rate	=	0.0060

dTLB[5] Hits	=	20323
dTLB[5] Misses	=	275
dTLB[5] Accesses	=	20598
dTLB[5] Hit-Rate	=	0.9866
dTLB[5] Miss-Rate	=	0.0134

I1[5] Hits	=	31694
I1[5] Misses	=	1151
I1[5] Accesses	=	32845
I1[5] Hit-Rate	=	0.96495664
I1[5] Miss-Rate	=	0.035043385
I1[5] AvgNumEventsInMSHR	=	0.2961
I1[5] AvgNumEventsInMSHREntry	=	2.8226


L1[5] Hits	=	13258
L1[5] Misses	=	3801
L1[5] Accesses	=	17059
L1[5] Hit-Rate	=	0.7771851
L1[5] Miss-Rate	=	0.22281493
L1[5] AvgNumEventsInMSHR	=	1.2301
L1[5] AvgNumEventsInMSHREntry	=	2.4728

core		=	6
Memory Requests	=	18800
Loads		=	11545
Stores		=	7255
LSQ forwardings	=	1436


iTLB[6] Hits	=	30073
iTLB[6] Misses	=	178
iTLB[6] Accesses	=	30251
iTLB[6] Hit-Rate	=	0.9941
iTLB[6] Miss-Rate	=	0.0059

dTLB[6] Hits	=	18590
dTLB[6] Misses	=	210
dTLB[6] Accesses	=	18800
dTLB[6] Hit-Rate	=	0.9888
dTLB[6] Miss-Rate	=	0.0112

I1[6] Hits	=	29112
I1[6] Misses	=	1139
I1[6] Accesses	=	30251
I1[6] Hit-Rate	=	0.96234834
I1[6] Miss-Rate	=	0.037651647
I1[6] AvgNumEventsInMSHR	=	0.3587
I1[6] AvgNumEventsInMSHREntry	=	2.9041


L1[6] Hits	=	11961
L1[6] Misses	=	3549
L1[6] Accesses	=	15510
L1[6] Hit-Rate	=	0.77117985
L1[6] Miss-Rate	=	0.22882012
L1[6] AvgNumEventsInMSHR	=	1.2606
L1[6] AvgNumEventsInMSHREntry	=	2.5340

core		=	7
Memory Requests	=	18731
Loads		=	11502
Stores		=	7229
LSQ forwardings	=	1429


iTLB[7] Hits	=	29899
iTLB[7] Misses	=	181
iTLB[7] Accesses	=	30080
iTLB[7] Hit-Rate	=	0.9940
iTLB[7] Miss-Rate	=	0.0060

dTLB[7] Hits	=	18525
dTLB[7] Misses	=	206
dTLB[7] Accesses	=	18731
dTLB[7] Hit-Rate	=	0.9890
dTLB[7] Miss-Rate	=	0.0110

I1[7] Hits	=	28968
I1[7] Misses	=	1112
I1[7] Accesses	=	30080
I1[7] Hit-Rate	=	0.9630319
I1[7] Miss-Rate	=	0.036968086
I1[7] AvgNumEventsInMSHR	=	0.3469
I1[7] AvgNumEventsInMSHREntry	=	2.8472


L1[7] Hits	=	11871
L1[7] Misses	=	3560
L1[7] Accesses	=	15431
L1[7] Hit-Rate	=	0.7692956
L1[7] Miss-Rate	=	0.23070443
L1[7] AvgNumEventsInMSHR	=	1.2234
L1[7] AvgNumEventsInMSHREntry	=	2.4426

core		=	8
Memory Requests	=	18718
Loads		=	11476
Stores		=	7242
LSQ forwardings	=	1424


iTLB[8] Hits	=	29855
iTLB[8] Misses	=	179
iTLB[8] Accesses	=	30034
iTLB[8] Hit-Rate	=	0.9940
iTLB[8] Miss-Rate	=	0.0060

dTLB[8] Hits	=	18536
dTLB[8] Misses	=	182
dTLB[8] Accesses	=	18718
dTLB[8] Hit-Rate	=	0.9903
dTLB[8] Miss-Rate	=	0.0097

I1[8] Hits	=	28897
I1[8] Misses	=	1137
I1[8] Accesses	=	30034
I1[8] Hit-Rate	=	0.9621429
I1[8] Miss-Rate	=	0.037857097
I1[8] AvgNumEventsInMSHR	=	0.3113
I1[8] AvgNumEventsInMSHREntry	=	2.5556


L1[8] Hits	=	11927
L1[8] Misses	=	3525
L1[8] Accesses	=	15452
L1[8] Hit-Rate	=	0.7718742
L1[8] Miss-Rate	=	0.22812581
L1[8] AvgNumEventsInMSHR	=	1.0728
L1[8] AvgNumEventsInMSHREntry	=	2.3835

core		=	9
Memory Requests	=	18689
Loads		=	11461
Stores		=	7228
LSQ forwardings	=	1429


iTLB[9] Hits	=	29808
iTLB[9] Misses	=	192
iTLB[9] Accesses	=	30000
iTLB[9] Hit-Rate	=	0.9936
iTLB[9] Miss-Rate	=	0.0064

dTLB[9] Hits	=	18501
dTLB[9] Misses	=	188
dTLB[9] Accesses	=	18689
dTLB[9] Hit-Rate	=	0.9899
dTLB[9] Miss-Rate	=	0.0101

I1[9] Hits	=	28892
I1[9] Misses	=	1108
I1[9] Accesses	=	30000
I1[9] Hit-Rate	=	0.96306664
I1[9] Miss-Rate	=	0.036933333
I1[9] AvgNumEventsInMSHR	=	0.2690
I1[9] AvgNumEventsInMSHREntry	=	2.4844


L1[9] Hits	=	12196
L1[9] Misses	=	3177
L1[9] Accesses	=	15373
L1[9] Hit-Rate	=	0.79333895
L1[9] Miss-Rate	=	0.20666103
L1[9] AvgNumEventsInMSHR	=	0.8782
L1[9] AvgNumEventsInMSHREntry	=	2.2468

core		=	10
Memory Requests	=	19952
Loads		=	12390
Stores		=	7562
LSQ forwardings	=	1559


iTLB[10] Hits	=	31629
iTLB[10] Misses	=	174
iTLB[10] Accesses	=	31803
iTLB[10] Hit-Rate	=	0.9945
iTLB[10] Miss-Rate	=	0.0055

dTLB[10] Hits	=	19750
dTLB[10] Misses	=	202
dTLB[10] Accesses	=	19952
dTLB[10] Hit-Rate	=	0.9899
dTLB[10] Miss-Rate	=	0.0101

I1[10] Hits	=	30646
I1[10] Misses	=	1157
I1[10] Accesses	=	31803
I1[10] Hit-Rate	=	0.96361977
I1[10] Miss-Rate	=	0.036380216
I1[10] AvgNumEventsInMSHR	=	0.4281
I1[10] AvgNumEventsInMSHREntry	=	2.8427


L1[10] Hits	=	12789
L1[10] Misses	=	3738
L1[10] Accesses	=	16527
L1[10] Hit-Rate	=	0.77382463
L1[10] Miss-Rate	=	0.22617535
L1[10] AvgNumEventsInMSHR	=	1.1455
L1[10] AvgNumEventsInMSHREntry	=	2.4093

Nothing executed on core 11
Nothing executed on core 12
Nothing executed on core 13
Nothing executed on core 14
Nothing executed on core 15
Nothing executed on core 16
Nothing executed on core 17
Nothing executed on core 18
Nothing executed on core 19
Nothing executed on core 20
Nothing executed on core 21
Nothing executed on core 22
Nothing executed on core 23
Nothing executed on core 24
Nothing executed on core 25
Nothing executed on core 26
Nothing executed on core 27
Nothing executed on core 28
Nothing executed on core 29
Nothing executed on core 30
Nothing executed on core 31
Nothing executed on core 32
Nothing executed on core 33
Nothing executed on core 34
Nothing executed on core 35
Nothing executed on core 36
Nothing executed on core 37
Nothing executed on core 38
Nothing executed on core 39
Nothing executed on core 40
Nothing executed on core 41
Nothing executed on core 42
Nothing executed on core 43
Nothing executed on core 44
Nothing executed on core 45
Nothing executed on core 46
Nothing executed on core 47
Nothing executed on core 48
Nothing executed on core 49
Nothing executed on core 50
Nothing executed on core 51
Nothing executed on core 52
Nothing executed on core 53
Nothing executed on core 54
Nothing executed on core 55
Nothing executed on core 56
Nothing executed on core 57
Nothing executed on core 58
Nothing executed on core 59
Nothing executed on core 60
Nothing executed on core 61
Nothing executed on core 62
Nothing executed on core 63
Nothing executed on core 64
Nothing executed on core 65
Nothing executed on core 66
Nothing executed on core 67
Nothing executed on core 68
Nothing executed on core 69
Nothing executed on core 70
Nothing executed on core 71


[Shared Caches]



L2[0] Hits	=	2269
L2[0] Misses	=	4870
L2[0] Accesses	=	7139
L2[0] Hit-Rate	=	0.31783164
L2[0] Miss-Rate	=	0.68216836
L2[0] AvgNumEventsInMSHR	=	1.6396
L2[0] AvgNumEventsInMSHREntry	=	1.0000


L2[1] Hits	=	1045
L2[1] Misses	=	3507
L2[1] Accesses	=	4552
L2[1] Hit-Rate	=	0.22956942
L2[1] Miss-Rate	=	0.77043056
L2[1] AvgNumEventsInMSHR	=	1.2961
L2[1] AvgNumEventsInMSHREntry	=	1.2355


L2[2] Hits	=	1024
L2[2] Misses	=	3003
L2[2] Accesses	=	4027
L2[2] Hit-Rate	=	0.25428358
L2[2] Miss-Rate	=	0.7457164
L2[2] AvgNumEventsInMSHR	=	1.1844
L2[2] AvgNumEventsInMSHREntry	=	1.2522


L2[3] Hits	=	816
L2[3] Misses	=	3043
L2[3] Accesses	=	3859
L2[3] Hit-Rate	=	0.21145375
L2[3] Miss-Rate	=	0.78854626
L2[3] AvgNumEventsInMSHR	=	1.1404
L2[3] AvgNumEventsInMSHREntry	=	1.3062


L2[4] Hits	=	898
L2[4] Misses	=	2922
L2[4] Accesses	=	3820
L2[4] Hit-Rate	=	0.23507853
L2[4] Miss-Rate	=	0.7649215
L2[4] AvgNumEventsInMSHR	=	0.9865
L2[4] AvgNumEventsInMSHREntry	=	1.2538


L2[5] Hits	=	368
L2[5] Misses	=	1595
L2[5] Accesses	=	1963
L2[5] Hit-Rate	=	0.18746816
L2[5] Miss-Rate	=	0.8125318
L2[5] AvgNumEventsInMSHR	=	0.5770
L2[5] AvgNumEventsInMSHREntry	=	1.0000


L2[6] Hits	=	0
L2[6] Misses	=	0
L2[6] Accesses	=	0
L2[6] Hit-Rate	=	NaN
L2[6] Miss-Rate	=	NaN
L2[6] AvgNumEventsInMSHR	=	0.0000
L2[6] AvgNumEventsInMSHREntry	=	NaN


L2[7] Hits	=	0
L2[7] Misses	=	0
L2[7] Accesses	=	0
L2[7] Hit-Rate	=	NaN
L2[7] Miss-Rate	=	NaN
L2[7] AvgNumEventsInMSHR	=	0.0000
L2[7] AvgNumEventsInMSHREntry	=	NaN


L2[8] Hits	=	0
L2[8] Misses	=	0
L2[8] Accesses	=	0
L2[8] Hit-Rate	=	NaN
L2[8] Miss-Rate	=	NaN
L2[8] AvgNumEventsInMSHR	=	0.0000
L2[8] AvgNumEventsInMSHREntry	=	NaN


L2[9] Hits	=	0
L2[9] Misses	=	0
L2[9] Accesses	=	0
L2[9] Hit-Rate	=	NaN
L2[9] Miss-Rate	=	NaN
L2[9] AvgNumEventsInMSHR	=	0.0000
L2[9] AvgNumEventsInMSHREntry	=	NaN


L2[10] Hits	=	0
L2[10] Misses	=	0
L2[10] Accesses	=	0
L2[10] Hit-Rate	=	NaN
L2[10] Miss-Rate	=	NaN
L2[10] AvgNumEventsInMSHR	=	0.0000
L2[10] AvgNumEventsInMSHREntry	=	NaN


L2[11] Hits	=	0
L2[11] Misses	=	0
L2[11] Accesses	=	0
L2[11] Hit-Rate	=	NaN
L2[11] Miss-Rate	=	NaN
L2[11] AvgNumEventsInMSHR	=	0.0000
L2[11] AvgNumEventsInMSHREntry	=	NaN


L2[12] Hits	=	0
L2[12] Misses	=	0
L2[12] Accesses	=	0
L2[12] Hit-Rate	=	NaN
L2[12] Miss-Rate	=	NaN
L2[12] AvgNumEventsInMSHR	=	0.0000
L2[12] AvgNumEventsInMSHREntry	=	NaN


L2[13] Hits	=	0
L2[13] Misses	=	0
L2[13] Accesses	=	0
L2[13] Hit-Rate	=	NaN
L2[13] Miss-Rate	=	NaN
L2[13] AvgNumEventsInMSHR	=	0.0000
L2[13] AvgNumEventsInMSHREntry	=	NaN


L2[14] Hits	=	0
L2[14] Misses	=	0
L2[14] Accesses	=	0
L2[14] Hit-Rate	=	NaN
L2[14] Miss-Rate	=	NaN
L2[14] AvgNumEventsInMSHR	=	0.0000
L2[14] AvgNumEventsInMSHREntry	=	NaN


L2[15] Hits	=	0
L2[15] Misses	=	0
L2[15] Accesses	=	0
L2[15] Hit-Rate	=	NaN
L2[15] Miss-Rate	=	NaN
L2[15] AvgNumEventsInMSHR	=	0.0000
L2[15] AvgNumEventsInMSHREntry	=	NaN


L2[16] Hits	=	0
L2[16] Misses	=	0
L2[16] Accesses	=	0
L2[16] Hit-Rate	=	NaN
L2[16] Miss-Rate	=	NaN
L2[16] AvgNumEventsInMSHR	=	0.0000
L2[16] AvgNumEventsInMSHREntry	=	NaN


L2[17] Hits	=	0
L2[17] Misses	=	0
L2[17] Accesses	=	0
L2[17] Hit-Rate	=	NaN
L2[17] Miss-Rate	=	NaN
L2[17] AvgNumEventsInMSHR	=	0.0000
L2[17] AvgNumEventsInMSHREntry	=	NaN


L2[18] Hits	=	0
L2[18] Misses	=	0
L2[18] Accesses	=	0
L2[18] Hit-Rate	=	NaN
L2[18] Miss-Rate	=	NaN
L2[18] AvgNumEventsInMSHR	=	0.0000
L2[18] AvgNumEventsInMSHREntry	=	NaN


L2[19] Hits	=	0
L2[19] Misses	=	0
L2[19] Accesses	=	0
L2[19] Hit-Rate	=	NaN
L2[19] Miss-Rate	=	NaN
L2[19] AvgNumEventsInMSHR	=	0.0000
L2[19] AvgNumEventsInMSHREntry	=	NaN


L2[20] Hits	=	0
L2[20] Misses	=	0
L2[20] Accesses	=	0
L2[20] Hit-Rate	=	NaN
L2[20] Miss-Rate	=	NaN
L2[20] AvgNumEventsInMSHR	=	0.0000
L2[20] AvgNumEventsInMSHREntry	=	NaN


L2[21] Hits	=	0
L2[21] Misses	=	0
L2[21] Accesses	=	0
L2[21] Hit-Rate	=	NaN
L2[21] Miss-Rate	=	NaN
L2[21] AvgNumEventsInMSHR	=	0.0000
L2[21] AvgNumEventsInMSHREntry	=	NaN


L2[22] Hits	=	0
L2[22] Misses	=	0
L2[22] Accesses	=	0
L2[22] Hit-Rate	=	NaN
L2[22] Miss-Rate	=	NaN
L2[22] AvgNumEventsInMSHR	=	0.0000
L2[22] AvgNumEventsInMSHREntry	=	NaN


L2[23] Hits	=	0
L2[23] Misses	=	0
L2[23] Accesses	=	0
L2[23] Hit-Rate	=	NaN
L2[23] Miss-Rate	=	NaN
L2[23] AvgNumEventsInMSHR	=	0.0000
L2[23] AvgNumEventsInMSHREntry	=	NaN


L2[24] Hits	=	0
L2[24] Misses	=	0
L2[24] Accesses	=	0
L2[24] Hit-Rate	=	NaN
L2[24] Miss-Rate	=	NaN
L2[24] AvgNumEventsInMSHR	=	0.0000
L2[24] AvgNumEventsInMSHREntry	=	NaN


L2[25] Hits	=	0
L2[25] Misses	=	0
L2[25] Accesses	=	0
L2[25] Hit-Rate	=	NaN
L2[25] Miss-Rate	=	NaN
L2[25] AvgNumEventsInMSHR	=	0.0000
L2[25] AvgNumEventsInMSHREntry	=	NaN


L2[26] Hits	=	0
L2[26] Misses	=	0
L2[26] Accesses	=	0
L2[26] Hit-Rate	=	NaN
L2[26] Miss-Rate	=	NaN
L2[26] AvgNumEventsInMSHR	=	0.0000
L2[26] AvgNumEventsInMSHREntry	=	NaN


L2[27] Hits	=	0
L2[27] Misses	=	0
L2[27] Accesses	=	0
L2[27] Hit-Rate	=	NaN
L2[27] Miss-Rate	=	NaN
L2[27] AvgNumEventsInMSHR	=	0.0000
L2[27] AvgNumEventsInMSHREntry	=	NaN


L2[28] Hits	=	0
L2[28] Misses	=	0
L2[28] Accesses	=	0
L2[28] Hit-Rate	=	NaN
L2[28] Miss-Rate	=	NaN
L2[28] AvgNumEventsInMSHR	=	0.0000
L2[28] AvgNumEventsInMSHREntry	=	NaN


L2[29] Hits	=	0
L2[29] Misses	=	0
L2[29] Accesses	=	0
L2[29] Hit-Rate	=	NaN
L2[29] Miss-Rate	=	NaN
L2[29] AvgNumEventsInMSHR	=	0.0000
L2[29] AvgNumEventsInMSHREntry	=	NaN


L2[30] Hits	=	0
L2[30] Misses	=	0
L2[30] Accesses	=	0
L2[30] Hit-Rate	=	NaN
L2[30] Miss-Rate	=	NaN
L2[30] AvgNumEventsInMSHR	=	0.0000
L2[30] AvgNumEventsInMSHREntry	=	NaN


L2[31] Hits	=	0
L2[31] Misses	=	0
L2[31] Accesses	=	0
L2[31] Hit-Rate	=	NaN
L2[31] Miss-Rate	=	NaN
L2[31] AvgNumEventsInMSHR	=	0.0000
L2[31] AvgNumEventsInMSHREntry	=	NaN


L2[32] Hits	=	0
L2[32] Misses	=	0
L2[32] Accesses	=	0
L2[32] Hit-Rate	=	NaN
L2[32] Miss-Rate	=	NaN
L2[32] AvgNumEventsInMSHR	=	0.0000
L2[32] AvgNumEventsInMSHREntry	=	NaN


L2[33] Hits	=	0
L2[33] Misses	=	0
L2[33] Accesses	=	0
L2[33] Hit-Rate	=	NaN
L2[33] Miss-Rate	=	NaN
L2[33] AvgNumEventsInMSHR	=	0.0000
L2[33] AvgNumEventsInMSHREntry	=	NaN


L2[34] Hits	=	0
L2[34] Misses	=	0
L2[34] Accesses	=	0
L2[34] Hit-Rate	=	NaN
L2[34] Miss-Rate	=	NaN
L2[34] AvgNumEventsInMSHR	=	0.0000
L2[34] AvgNumEventsInMSHREntry	=	NaN


L2[35] Hits	=	0
L2[35] Misses	=	0
L2[35] Accesses	=	0
L2[35] Hit-Rate	=	NaN
L2[35] Miss-Rate	=	NaN
L2[35] AvgNumEventsInMSHR	=	0.0000
L2[35] AvgNumEventsInMSHREntry	=	NaN


[Consolidated Stats For Caches]



L2 Hits	=	6420
L2 Misses	=	18940
L2 Accesses	=	25360
L2 Hit-Rate	=	0.25315458
L2 Miss-Rate	=	0.7468454
L2 AvgNumEventsInMSHR	=	1.1373
L2 AvgNumEventsInMSHREntry	=	1.1746


L1 Hits	=	184050
L1 Misses	=	50306
L1 Accesses	=	234356
L1 Hit-Rate	=	0.78534365
L1 Miss-Rate	=	0.21465634
L1 AvgNumEventsInMSHR	=	1.3984
L1 AvgNumEventsInMSHREntry	=	2.5390


I1 Hits	=	423125
I1 Misses	=	15798
I1 Accesses	=	438923
I1 Hit-Rate	=	0.9640074
I1 Miss-Rate	=	0.035992645
I1 AvgNumEventsInMSHR	=	0.4361
I1 AvgNumEventsInMSHREntry	=	2.8507


NOC Topology		=	MESH
NOC Routing Algorithm	=	SIMPLE
Component	Leakage		Dynamic		Total		NumAcc
router[0][1]	111022.6730	901.5864	111924.2594	426
router[0][2]	111022.6730	1473.0144	112495.6874	696
router[0][3]	111022.6730	1005.2900	112027.9630	475
router[0][4]	111022.6730	1005.2900	112027.9630	475
router[0][5]	111022.6730	1305.8188	112328.4918	617
router[0][6]	111022.6730	804.2320	111826.9050	380
router[1][1]	111022.6730	18160.8284	129183.5014	8581
router[1][2]	111022.6730	8920.6260	119943.2990	4215
router[1][3]	111022.6730	2926.9812	113949.6542	1383
router[1][4]	111022.6730	2926.9812	113949.6542	1383
router[1][5]	111022.6730	7064.5432	118087.2162	3338
router[1][6]	111022.6730	8814.8060	119837.4790	4165
router[2][1]	111022.6730	34950.2296	145972.9026	16514
router[2][2]	111022.6730	9794.6992	120817.3722	4628
router[2][3]	111022.6730	660.3168	111682.9898	312
router[2][4]	111022.6730	660.3168	111682.9898	312
router[2][5]	111022.6730	5555.5500	116578.2230	2625
router[2][6]	111022.6730	11650.7820	122673.4550	5505
router[3][1]	111022.6730	38524.8292	149547.5022	18203
router[3][2]	111022.6730	9098.4036	120121.0766	4299
router[3][5]	111022.6730	5058.1960	116080.8690	2390
router[3][6]	111022.6730	11483.5864	122506.2594	5426
router[4][1]	111022.6730	24541.7744	135564.4474	11596
router[4][2]	111022.6730	10694.1692	121716.8422	5053
router[4][3]	111022.6730	1595.7656	112618.4386	754
router[4][4]	111022.6730	1595.7656	112618.4386	754
router[4][5]	111022.6730	5856.0788	116878.7518	2767
router[4][6]	111022.6730	8270.8912	119293.5642	3908
router[5][1]	111022.6730	1028.5704	112051.2434	486
router[5][2]	111022.6730	1164.0200	112186.6930	550
router[5][5]	111022.6730	884.6552	111907.3282	418
router[5][6]	111022.6730	884.6552	111907.3282	418
router[6][1]	111022.6730	1028.5704	112051.2434	486
router[6][2]	111022.6730	1164.0200	112186.6930	550
router[6][5]	111022.6730	884.6552	111907.3282	418
router[6][6]	111022.6730	884.6552	111907.3282	418
router[7][1]	111022.6730	1028.5704	112051.2434	486
router[7][2]	111022.6730	1164.0200	112186.6930	550
router[7][5]	111022.6730	884.6552	111907.3282	418
router[7][6]	111022.6730	884.6552	111907.3282	418
router[8][1]	111022.6730	893.1208	111915.7938	422
router[8][2]	111022.6730	1453.9668	112476.6398	687
router[8][3]	111022.6730	986.2424	112008.9154	466
router[8][4]	111022.6730	986.2424	112008.9154	466
router[8][5]	111022.6730	1280.4220	112303.0950	605
router[8][6]	111022.6730	787.3008	111809.9738	372



Directory Access due to ReadMiss	=	4870
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	975
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	975
Directory Misses	=	4870
Directory Hit-Rate	=	0.1668
Directory Miss-Rate	=	0.8332

Directory Access due to ReadMiss	=	2782
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	705
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	705
Directory Misses	=	2782
Directory Hit-Rate	=	0.2022
Directory Miss-Rate	=	0.7978

Directory Access due to ReadMiss	=	2349
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	641
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	641
Directory Misses	=	2349
Directory Hit-Rate	=	0.2144
Directory Miss-Rate	=	0.7856

Directory Access due to ReadMiss	=	2272
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	610
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	610
Directory Misses	=	2272
Directory Hit-Rate	=	0.2117
Directory Miss-Rate	=	0.7883

Directory Access due to ReadMiss	=	2239
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	601
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	601
Directory Misses	=	2239
Directory Hit-Rate	=	0.2116
Directory Miss-Rate	=	0.7884

Directory Access due to ReadMiss	=	1595
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	314
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	314
Directory Misses	=	1595
Directory Hit-Rate	=	0.1645
Directory Miss-Rate	=	0.8355

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

Directory Access due to ReadMiss	=	0
Directory Access due to WriteMiss	=	0
Directory Access due to WriteHit	=	0
Directory Access due to EvictionFromCoherentCache	=	0
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	0
Directory Misses	=	0

[Simulator Time]
Time Taken		=	0 : 9 minutes
Instructions per Second	=	46.5355 KIPS		in terms of micro-ops
Instructions per Second	=	45.2042 KIPS		in terms of CISC instructions



[ComponentName LeakageEnergy DynamicEnergy TotalEnergy NumDynamicAccesses] : 


core[0].iCache	64590.7080	40351.2447	104941.9527	118805
core[0].iTLB	3231.1620	8025.8916	11257.0536	118152
core[0].dCache	64590.7080	24748.0615	89338.7695	72865
core[0].dTLB	3231.1620	5243.8787	8475.0407	77197
core[0].pipeline.bPred	10528.5220	8947.9468	19476.4688	93014
core[0].pipeline.decode	35371.1020	4264.9423	39636.0443	122909
core[0].pipeline.rename.Int.RAT	2661.7050	1150.4700	3812.1750	76698
core[0].pipeline.rename.Int.FreeList	946.3840	961.5965	1907.9805	113129
core[0].pipeline.rename.Int	3608.0890	2112.0665	5720.1555	0
core[0].pipeline.rename.Float.RAT	1005.5330	0.0000	1005.5330	0
core[0].pipeline.rename.Float.FreeList	1774.4700	0.0000	1774.4700	0
core[0].pipeline.rename.Float	2780.0030	0.0000	2780.0030	0
core[0].pipeline.rename	6388.0920	2112.0665	8500.1585	0
core[0].pipeline.LSQ	18809.3820	13123.2825	31932.6645	76077
core[0].pipeline.intRegFile	6388.0920	7622.5292	14010.6212	133261
core[0].pipeline.floatRegFile	4436.1750	0.0000	4436.1750	0
core[0].pipeline.InstrWindow	2720.8540	3492.4048	6213.2588	245944
core[0].pipeline.ROB	3430.6420	10609.3872	14040.0292	348993
core[0].pipeline.FuncUnit.intALU	32058.7580	78.4937	32137.2517	241
core[0].pipeline.FuncUnit.floatALU	38683.4460	0.0000	38683.4460	0
core[0].pipeline.FuncUnit.complexALU	16029.3790	79902.6782	95932.0572	122663
core[0].pipeline.resultsBroadcastBus	14136.6110	33643.6724	47780.2834	56563
core[0].pipeline.total	188981.0550	163797.4036	352778.4586	0
core[0].total	324624.7950	242166.4801	566791.2750	0


core[1].iCache	64590.7080	10940.2293	75530.9373	32211
core[1].iTLB	3231.1620	2176.1584	5407.3204	32036
core[1].dCache	64590.7080	5475.3791	70066.0871	16121
core[1].dTLB	3231.1620	1377.1151	4608.2771	20273
core[1].pipeline.bPred	10528.5220	1145.7420	11674.2640	11910
core[1].pipeline.decode	35371.1020	1144.3713	36515.4733	32979
core[1].pipeline.rename.Int.RAT	2661.7050	465.9600	3127.6650	31064
core[1].pipeline.rename.Int.FreeList	946.3840	160.2590	1106.6430	18854
core[1].pipeline.rename.Int	3608.0890	626.2190	4234.3080	0
core[1].pipeline.rename.Float.RAT	1005.5330	299.0130	1304.5460	23001
core[1].pipeline.rename.Float.FreeList	1774.4700	81.0090	1855.4790	18002
core[1].pipeline.rename.Float	2780.0030	380.0220	3160.0250	0
core[1].pipeline.rename	6388.0920	1006.2410	7394.3330	0
core[1].pipeline.LSQ	18809.3820	3446.7225	22256.1045	19981
core[1].pipeline.intRegFile	6388.0920	2316.0852	8704.1772	40491
core[1].pipeline.floatRegFile	4436.1750	662.4414	5098.6164	32002
core[1].pipeline.InstrWindow	2720.8540	1124.0578	3844.9118	79159
core[1].pipeline.ROB	3430.6420	2777.1312	6207.7732	91353
core[1].pipeline.FuncUnit.intALU	32058.7580	660.5196	32719.2776	2028
core[1].pipeline.FuncUnit.floatALU	38683.4460	1609.8000	40293.2460	3000
core[1].pipeline.FuncUnit.complexALU	16029.3790	29932.4814	45961.8604	45951
core[1].pipeline.resultsBroadcastBus	14136.6110	10960.9744	25097.5854	18428
core[1].pipeline.total	188981.0550	56786.5678	245767.6228	0
core[1].total	324624.7950	76755.4497	401380.2447	0


core[2].iCache	64590.7080	13866.2507	78456.9587	40826
core[2].iTLB	3231.1620	2743.7692	5974.9312	40392
core[2].dCache	64590.7080	7773.0616	72363.7696	22886
core[2].dTLB	3231.1620	1750.2465	4981.4085	25766
core[2].pipeline.bPred	10528.5220	1781.6240	12310.1460	18520
core[2].pipeline.decode	35371.1020	1450.0089	36821.1109	41787
core[2].pipeline.rename.Int.RAT	2661.7050	548.5050	3210.2100	36567
core[2].pipeline.rename.Int.FreeList	946.3840	220.5410	1166.9250	25946
core[2].pipeline.rename.Int	3608.0890	769.0460	4377.1350	0
core[2].pipeline.rename.Float.RAT	1005.5330	299.0130	1304.5460	23001
core[2].pipeline.rename.Float.FreeList	1774.4700	81.0090	1855.4790	18002
core[2].pipeline.rename.Float	2780.0030	380.0220	3160.0250	0
core[2].pipeline.rename	6388.0920	1149.0680	7537.1600	0
core[2].pipeline.LSQ	18809.3820	4395.9900	23205.3720	25484
core[2].pipeline.intRegFile	6388.0920	2833.6880	9221.7800	49540
core[2].pipeline.floatRegFile	4436.1750	662.4414	5098.6164	32002
core[2].pipeline.InstrWindow	2720.8540	1367.7866	4088.6406	96323
core[2].pipeline.ROB	3430.6420	3520.9280	6951.5700	115820
core[2].pipeline.FuncUnit.intALU	32058.7580	660.5196	32719.2776	2028
core[2].pipeline.FuncUnit.floatALU	38683.4460	1609.8000	40293.2460	3000
core[2].pipeline.FuncUnit.complexALU	16029.3790	35670.0126	51699.3916	54759
core[2].pipeline.resultsBroadcastBus	14136.6110	13070.1352	27206.7462	21974
core[2].pipeline.total	188981.0550	68172.0023	257153.0573	0
core[2].total	324624.7950	94305.3303	418930.1253	0


core[3].iCache	64590.7080	10887.5847	75478.2927	32056
core[3].iTLB	3231.1620	2164.3388	5395.5008	31862
core[3].dCache	64590.7080	6045.9788	70636.6868	17801
core[3].dTLB	3231.1620	1367.3334	4598.4954	20129
core[3].pipeline.bPred	10528.5220	1129.7728	11658.2948	11744
core[3].pipeline.decode	35371.1020	1138.8193	36509.9213	32819
core[3].pipeline.rename.Int.RAT	2661.7050	464.8050	3126.5100	30987
core[3].pipeline.rename.Int.FreeList	946.3840	159.0180	1105.4020	18708
core[3].pipeline.rename.Int	3608.0890	623.8230	4231.9120	0
core[3].pipeline.rename.Float.RAT	1005.5330	299.0130	1304.5460	23001
core[3].pipeline.rename.Float.FreeList	1774.4700	81.0090	1855.4790	18002
core[3].pipeline.rename.Float	2780.0030	380.0220	3160.0250	0
core[3].pipeline.rename	6388.0920	1003.8450	7391.9370	0
core[3].pipeline.LSQ	18809.3820	3433.4400	22242.8220	19904
core[3].pipeline.intRegFile	6388.0920	2307.5052	8695.5972	40341
core[3].pipeline.floatRegFile	4436.1750	662.4414	5098.6164	32002
core[3].pipeline.InstrWindow	2720.8540	1112.9250	3833.7790	78375
core[3].pipeline.ROB	3430.6420	2762.6608	6193.3028	90877
core[3].pipeline.FuncUnit.intALU	32058.7580	660.5196	32719.2776	2028
core[3].pipeline.FuncUnit.floatALU	38683.4460	1609.8000	40293.2460	3000
core[3].pipeline.FuncUnit.complexALU	16029.3790	29828.2574	45857.6364	45791
core[3].pipeline.resultsBroadcastBus	14136.6110	10917.5540	25054.1650	18355
core[3].pipeline.total	188981.0550	56567.5405	245548.5955	0
core[3].total	324624.7950	77032.7761	401657.5711	0


core[4].iCache	64590.7080	11124.3156	75715.0236	32753
core[4].iTLB	3231.1620	2212.9077	5444.0697	32577
core[4].dCache	64590.7080	6182.1755	70772.8835	18202
core[4].dTLB	3231.1620	1398.7163	4629.8783	20591
core[4].pipeline.bPred	10528.5220	1180.1816	11708.7036	12268
core[4].pipeline.decode	35371.1020	1163.9074	36535.0094	33542
core[4].pipeline.rename.Int.RAT	2661.7050	471.6600	3133.3650	31444
core[4].pipeline.rename.Int.FreeList	946.3840	165.1890	1111.5730	19434
core[4].pipeline.rename.Int	3608.0890	636.8490	4244.9380	0
core[4].pipeline.rename.Float.RAT	1005.5330	299.0130	1304.5460	23001
core[4].pipeline.rename.Float.FreeList	1774.4700	81.0090	1855.4790	18002
core[4].pipeline.rename.Float	2780.0030	380.0220	3160.0250	0
core[4].pipeline.rename	6388.0920	1016.8710	7404.9630	0
core[4].pipeline.LSQ	18809.3820	3513.6525	22323.0345	20369
core[4].pipeline.intRegFile	6388.0920	2354.4092	8742.5012	41161
core[4].pipeline.floatRegFile	4436.1750	662.4414	5098.6164	32002
core[4].pipeline.InstrWindow	2720.8540	1133.6144	3854.4684	79832
core[4].pipeline.ROB	3430.6420	2825.5584	6256.2004	92946
core[4].pipeline.FuncUnit.intALU	32058.7580	659.8682	32718.6262	2026
core[4].pipeline.FuncUnit.floatALU	38683.4460	1609.8000	40293.2460	3000
core[4].pipeline.FuncUnit.complexALU	16029.3790	30300.5224	46329.9014	46516
core[4].pipeline.resultsBroadcastBus	14136.6110	11133.4664	25270.0774	18718
core[4].pipeline.total	188981.0550	57554.2929	246535.3479	0
core[4].total	324624.7950	78472.4080	403097.2030	0


core[5].iCache	64590.7080	11282.2494	75872.9574	33218
core[5].iTLB	3231.1620	2244.4945	5475.6565	33042
core[5].dCache	64590.7080	6253.1608	70843.8688	18411
core[5].dTLB	3231.1620	1417.8722	4649.0342	20873
core[5].pipeline.bPred	10528.5220	1225.3956	11753.9176	12738
core[5].pipeline.decode	35371.1020	1180.0082	36551.1102	34006
core[5].pipeline.rename.Int.RAT	2661.7050	475.0950	3136.8000	31673
core[5].pipeline.rename.Int.FreeList	946.3840	167.2970	1113.6810	19682
core[5].pipeline.rename.Int	3608.0890	642.3920	4250.4810	0
core[5].pipeline.rename.Float.RAT	1005.5330	299.0130	1304.5460	23001
core[5].pipeline.rename.Float.FreeList	1774.4700	81.0090	1855.4790	18002
core[5].pipeline.rename.Float	2780.0030	380.0220	3160.0250	0
core[5].pipeline.rename	6388.0920	1022.4140	7410.5060	0
core[5].pipeline.LSQ	18809.3820	3553.1550	22362.5370	20598
core[5].pipeline.intRegFile	6388.0920	2374.6008	8762.6928	41514
core[5].pipeline.floatRegFile	4436.1750	662.4414	5098.6164	32002
core[5].pipeline.InstrWindow	2720.8540	1146.6500	3867.5040	80750
core[5].pipeline.ROB	3430.6420	2864.6832	6295.3252	94233
core[5].pipeline.FuncUnit.intALU	32058.7580	659.8682	32718.6262	2026
core[5].pipeline.FuncUnit.floatALU	38683.4460	1609.8000	40293.2460	3000
core[5].pipeline.FuncUnit.complexALU	16029.3790	30602.7720	46632.1510	46980
core[5].pipeline.resultsBroadcastBus	14136.6110	11207.2216	25343.8326	18842
core[5].pipeline.total	188981.0550	58109.0100	247090.0650	0
core[5].total	324624.7950	79306.7869	403931.5819	0


core[6].iCache	64590.7080	10399.5182	74990.2262	30619
core[6].iTLB	3231.1620	2066.9972	5298.1592	30429
core[6].dCache	64590.7080	5697.8450	70288.5530	16776
core[6].dTLB	3231.1620	1291.3213	4522.4833	19010
core[6].pipeline.bPred	10528.5220	1047.0408	11575.5628	10884
core[6].pipeline.decode	35371.1020	1085.4507	36456.5527	31281
core[6].pipeline.rename.Int.RAT	2661.7050	448.1250	3109.8300	29875
core[6].pipeline.rename.Int.FreeList	946.3840	145.7070	1092.0910	17142
core[6].pipeline.rename.Int	3608.0890	593.8320	4201.9210	0
core[6].pipeline.rename.Float.RAT	1005.5330	299.0130	1304.5460	23001
core[6].pipeline.rename.Float.FreeList	1774.4700	81.0090	1855.4790	18002
core[6].pipeline.rename.Float	2780.0030	380.0220	3160.0250	0
core[6].pipeline.rename	6388.0920	973.8540	7361.9460	0
core[6].pipeline.LSQ	18809.3820	3243.0000	22052.3820	18800
core[6].pipeline.intRegFile	6388.0920	2199.1112	8587.2032	38446
core[6].pipeline.floatRegFile	4436.1750	662.4414	5098.6164	32002
core[6].pipeline.InstrWindow	2720.8540	1069.2600	3790.1140	75300
core[6].pipeline.ROB	3430.6420	2632.2144	6062.8564	86586
core[6].pipeline.FuncUnit.intALU	32058.7580	659.8682	32718.6262	2026
core[6].pipeline.FuncUnit.floatALU	38683.4460	1609.8000	40293.2460	3000
core[6].pipeline.FuncUnit.complexALU	16029.3790	28827.7070	44857.0860	44255
core[6].pipeline.resultsBroadcastBus	14136.6110	10451.8256	24588.4366	17572
core[6].pipeline.total	188981.0550	54461.5733	243442.6283	0
core[6].total	324624.7950	73917.2551	398542.0501	0


core[7].iCache	64590.7080	10340.0807	74930.7887	30444
core[7].iTLB	3231.1620	2055.5852	5286.7472	30261
core[7].dCache	64590.7080	5665.2394	70255.9474	16680
core[7].dTLB	3231.1620	1286.3626	4517.5246	18937
core[7].pipeline.bPred	10528.5220	1032.6108	11561.1328	10734
core[7].pipeline.decode	35371.1020	1080.4539	36451.5559	31137
core[7].pipeline.rename.Int.RAT	2661.7050	447.0900	3108.7950	29806
core[7].pipeline.rename.Int.FreeList	946.3840	144.9760	1091.3600	17056
core[7].pipeline.rename.Int	3608.0890	592.0660	4200.1550	0
core[7].pipeline.rename.Float.RAT	1005.5330	299.0130	1304.5460	23001
core[7].pipeline.rename.Float.FreeList	1774.4700	81.0090	1855.4790	18002
core[7].pipeline.rename.Float	2780.0030	380.0220	3160.0250	0
core[7].pipeline.rename	6388.0920	972.0880	7360.1800	0
core[7].pipeline.LSQ	18809.3820	3231.0975	22040.4795	18731
core[7].pipeline.intRegFile	6388.0920	2192.7048	8580.7968	38334
core[7].pipeline.floatRegFile	4436.1750	662.4414	5098.6164	32002
core[7].pipeline.InstrWindow	2720.8540	1065.0000	3785.8540	75000
core[7].pipeline.ROB	3430.6420	2619.8720	6050.5140	86180
core[7].pipeline.FuncUnit.intALU	32058.7580	659.8682	32718.6262	2026
core[7].pipeline.FuncUnit.floatALU	38683.4460	1609.8000	40293.2460	3000
core[7].pipeline.FuncUnit.complexALU	16029.3790	28733.9054	44763.2844	44111
core[7].pipeline.resultsBroadcastBus	14136.6110	10426.2492	24562.8602	17529
core[7].pipeline.total	188981.0550	54286.0912	243267.1462	0
core[7].total	324624.7950	73633.3591	398258.1541	0


core[8].iCache	64590.7080	10324.7968	74915.5048	30399
core[8].iTLB	3231.1620	2052.3247	5283.4867	30213
core[8].dCache	64590.7080	5670.6736	70261.3816	16696
core[8].dTLB	3231.1620	1283.8492	4515.0112	18900
core[8].pipeline.bPred	10528.5220	1023.9528	11552.4748	10644
core[8].pipeline.decode	35371.1020	1078.4413	36449.5433	31079
core[8].pipeline.rename.Int.RAT	2661.7050	446.8950	3108.6000	29793
core[8].pipeline.rename.Int.FreeList	946.3840	144.5340	1090.9180	17004
core[8].pipeline.rename.Int	3608.0890	591.4290	4199.5180	0
core[8].pipeline.rename.Float.RAT	1005.5330	299.0130	1304.5460	23001
core[8].pipeline.rename.Float.FreeList	1774.4700	81.0090	1855.4790	18002
core[8].pipeline.rename.Float	2780.0030	380.0220	3160.0250	0
core[8].pipeline.rename	6388.0920	971.4510	7359.5430	0
core[8].pipeline.LSQ	18809.3820	3228.8550	22038.2370	18718
core[8].pipeline.intRegFile	6388.0920	2190.4740	8578.5660	38295
core[8].pipeline.floatRegFile	4436.1750	662.4414	5098.6164	32002
core[8].pipeline.InstrWindow	2720.8540	1063.5658	3784.4198	74899
core[8].pipeline.ROB	3430.6420	2614.1872	6044.8292	85993
core[8].pipeline.FuncUnit.intALU	32058.7580	659.8682	32718.6262	2026
core[8].pipeline.FuncUnit.floatALU	38683.4460	1609.8000	40293.2460	3000
core[8].pipeline.FuncUnit.complexALU	16029.3790	28696.1242	44725.5032	44053
core[8].pipeline.resultsBroadcastBus	14136.6110	10410.7844	24547.3954	17503
core[8].pipeline.total	188981.0550	54209.9453	243191.0003	0
core[8].total	324624.7950	73541.5896	398166.3846	0


core[9].iCache	64590.7080	10313.2490	74903.9570	30365
core[9].iTLB	3231.1620	2050.8982	5282.0602	30192
core[9].dCache	64590.7080	5643.8419	70234.5499	16617
core[9].dTLB	3231.1620	1282.2868	4513.4488	18877
core[9].pipeline.bPred	10528.5220	1021.6440	11550.1660	10620
core[9].pipeline.decode	35371.1020	1077.0186	36448.1206	31038
core[9].pipeline.rename.Int.RAT	2661.7050	446.4600	3108.1650	29764
core[9].pipeline.rename.Int.FreeList	946.3840	144.2790	1090.6630	16974
core[9].pipeline.rename.Int	3608.0890	590.7390	4198.8280	0
core[9].pipeline.rename.Float.RAT	1005.5330	299.0130	1304.5460	23001
core[9].pipeline.rename.Float.FreeList	1774.4700	81.0090	1855.4790	18002
core[9].pipeline.rename.Float	2780.0030	380.0220	3160.0250	0
core[9].pipeline.rename	6388.0920	970.7610	7358.8530	0
core[9].pipeline.LSQ	18809.3820	3223.8525	22033.2345	18689
core[9].pipeline.intRegFile	6388.0920	2187.9572	8576.0492	38251
core[9].pipeline.floatRegFile	4436.1750	662.4414	5098.6164	32002
core[9].pipeline.InstrWindow	2720.8540	1053.1714	3774.0254	74167
core[9].pipeline.ROB	3430.6420	2610.8736	6041.5156	85884
core[9].pipeline.FuncUnit.intALU	32058.7580	659.8682	32718.6262	2026
core[9].pipeline.FuncUnit.floatALU	38683.4460	1609.8000	40293.2460	3000
core[9].pipeline.FuncUnit.complexALU	16029.3790	28669.4168	44698.7958	44012
core[9].pipeline.resultsBroadcastBus	14136.6110	10401.8624	24538.4734	17488
core[9].pipeline.total	188981.0550	54148.6671	243129.7221	0
core[9].total	324624.7950	73438.9430	398063.7379	0


core[10].iCache	64590.7080	10925.6247	75516.3327	32168
core[10].iTLB	3231.1620	2172.1506	5403.3126	31977
core[10].dCache	64590.7080	6049.3752	70640.0832	17811
core[10].dTLB	3231.1620	1369.0316	4600.1936	20154
core[10].pipeline.bPred	10528.5220	1142.0864	11670.6084	11872
core[10].pipeline.decode	35371.1020	1142.5669	36513.6689	32927
core[10].pipeline.rename.Int.RAT	2661.7050	465.4050	3127.1100	31027
core[10].pipeline.rename.Int.FreeList	946.3840	160.0720	1106.4560	18832
core[10].pipeline.rename.Int	3608.0890	625.4770	4233.5660	0
core[10].pipeline.rename.Float.RAT	1005.5330	299.0130	1304.5460	23001
core[10].pipeline.rename.Float.FreeList	1774.4700	81.0090	1855.4790	18002
core[10].pipeline.rename.Float	2780.0030	380.0220	3160.0250	0
core[10].pipeline.rename	6388.0920	1005.4990	7393.5910	0
core[10].pipeline.LSQ	18809.3820	3441.7200	22251.1020	19952
core[10].pipeline.intRegFile	6388.0920	2313.3396	8701.4316	40443
core[10].pipeline.floatRegFile	4436.1750	662.4414	5098.6164	32002
core[10].pipeline.InstrWindow	2720.8540	1115.7934	3836.6474	78577
core[10].pipeline.ROB	3430.6420	2772.9968	6203.6388	91217
core[10].pipeline.FuncUnit.intALU	32058.7580	659.8682	32718.6262	2026
core[10].pipeline.FuncUnit.floatALU	38683.4460	1609.8000	40293.2460	3000
core[10].pipeline.FuncUnit.complexALU	16029.3790	29899.9114	45929.2904	45901
core[10].pipeline.resultsBroadcastBus	14136.6110	10954.4316	25091.0426	18417
core[10].pipeline.total	188981.0550	56720.4547	245701.5097	0
core[10].total	324624.7950	77236.6367	401861.4317	0




L2[0]	94165.2080	5279.6685	99444.8765	12009
L2[1]	94165.2080	3224.3392	97389.5472	7334
L2[2]	94165.2080	2803.1615	96968.3695	6376
L2[3]	94165.2080	2695.4491	96860.6571	6131
L2[4]	94165.2080	2663.7948	96829.0028	6059
L2[5]	94165.2080	1564.2485	95729.4565	3558
L2[6]	94165.2080	0.0000	94165.2080	0
L2[7]	94165.2080	0.0000	94165.2080	0
L2[8]	94165.2080	0.0000	94165.2080	0
L2[9]	94165.2080	0.0000	94165.2080	0
L2[10]	94165.2080	0.0000	94165.2080	0
L2[11]	94165.2080	0.0000	94165.2080	0
L2[12]	94165.2080	0.0000	94165.2080	0
L2[13]	94165.2080	0.0000	94165.2080	0
L2[14]	94165.2080	0.0000	94165.2080	0
L2[15]	94165.2080	0.0000	94165.2080	0
L2[16]	94165.2080	0.0000	94165.2080	0
L2[17]	94165.2080	0.0000	94165.2080	0
L2[18]	94165.2080	0.0000	94165.2080	0
L2[19]	94165.2080	0.0000	94165.2080	0
L2[20]	94165.2080	0.0000	94165.2080	0
L2[21]	94165.2080	0.0000	94165.2080	0
L2[22]	94165.2080	0.0000	94165.2080	0
L2[23]	94165.2080	0.0000	94165.2080	0
L2[24]	94165.2080	0.0000	94165.2080	0
L2[25]	94165.2080	0.0000	94165.2080	0
L2[26]	94165.2080	0.0000	94165.2080	0
L2[27]	94165.2080	0.0000	94165.2080	0
L2[28]	94165.2080	0.0000	94165.2080	0
L2[29]	94165.2080	0.0000	94165.2080	0
L2[30]	94165.2080	0.0000	94165.2080	0
L2[31]	94165.2080	0.0000	94165.2080	0
L2[32]	94165.2080	0.0000	94165.2080	0
L2[33]	94165.2080	0.0000	94165.2080	0
L2[34]	94165.2080	0.0000	94165.2080	0
L2[35]	94165.2080	0.0000	94165.2080	0


sharedCacheEnergy.total	3389947.4880	18230.6616	3408178.1496	0


MainMemoryDRAMController[0]	4317.8770	604.3840	4922.2610	11110
MainMemoryDRAMController[1]	4317.8770	169.3472	4487.2242	3113

mainMemoryControllerEnergy.total	8635.7540	773.7312	9409.4852	0


MCDRAMController[0]	4317.8770	12.8384	4330.7154	236
MCDRAMController[1]	4317.8770	12.9472	4330.8242	238
MCDRAMController[2]	4317.8770	12.8928	4330.7698	237
MCDRAMController[3]	4317.8770	12.8928	4330.7698	237
MCDRAMController[4]	4317.8770	12.8384	4330.7154	236
MCDRAMController[5]	4317.8770	12.8928	4330.7698	237
MCDRAMController[6]	4317.8770	12.5664	4330.4434	231
MCDRAMController[7]	4317.8770	12.6208	4330.4978	232

mcdramControllerEnergy.total	34543.0160	102.4896	34645.5056	0
Coherence[0]	64590.7080	1984.9620	66575.6700	5845
Coherence[1]	64590.7080	1184.1852	65774.8932	3487
Coherence[2]	64590.7080	1015.4040	65606.1120	2990
Coherence[3]	64590.7080	978.7272	65569.4352	2882
Coherence[4]	64590.7080	964.4640	65555.1720	2840
Coherence[5]	64590.7080	648.2964	65239.0044	1909
Coherence[6]	64590.7080	0.0000	64590.7080	0
Coherence[7]	64590.7080	0.0000	64590.7080	0
Coherence[8]	64590.7080	0.0000	64590.7080	0
Coherence[9]	64590.7080	0.0000	64590.7080	0
Coherence[10]	64590.7080	0.0000	64590.7080	0
Coherence[11]	64590.7080	0.0000	64590.7080	0
Coherence[12]	64590.7080	0.0000	64590.7080	0
Coherence[13]	64590.7080	0.0000	64590.7080	0
Coherence[14]	64590.7080	0.0000	64590.7080	0
Coherence[15]	64590.7080	0.0000	64590.7080	0
Coherence[16]	64590.7080	0.0000	64590.7080	0
Coherence[17]	64590.7080	0.0000	64590.7080	0
Coherence[18]	64590.7080	0.0000	64590.7080	0
Coherence[19]	64590.7080	0.0000	64590.7080	0
Coherence[20]	64590.7080	0.0000	64590.7080	0
Coherence[21]	64590.7080	0.0000	64590.7080	0
Coherence[22]	64590.7080	0.0000	64590.7080	0
Coherence[23]	64590.7080	0.0000	64590.7080	0
Coherence[24]	64590.7080	0.0000	64590.7080	0
Coherence[25]	64590.7080	0.0000	64590.7080	0
Coherence[26]	64590.7080	0.0000	64590.7080	0
Coherence[27]	64590.7080	0.0000	64590.7080	0
Coherence[28]	64590.7080	0.0000	64590.7080	0
Coherence[29]	64590.7080	0.0000	64590.7080	0
Coherence[30]	64590.7080	0.0000	64590.7080	0
Coherence[31]	64590.7080	0.0000	64590.7080	0
Coherence[32]	64590.7080	0.0000	64590.7080	0
Coherence[33]	64590.7080	0.0000	64590.7080	0
Coherence[34]	64590.7080	0.0000	64590.7080	0
Coherence[35]	64590.7080	0.0000	64590.7080	0


coherenceEnergy.total	2325265.4880	6776.0388	2332041.5268	0


TotalEnergy	10865434.7040	279457.2708	11144891.9748	0
