{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517528653157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517528653157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 01 15:44:11 2018 " "Processing started: Thu Feb 01 15:44:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517528653157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517528653157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LiveDesign -c LiveDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off LiveDesign -c LiveDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517528653157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517528653579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517528653579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledtest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ledtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LEDtest " "Found entity 1: LEDtest" {  } { { "LEDtest.bdf" "" { Schematic "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/LEDtest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528661532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517528661532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7segment.tdf 1 1 " "Found 1 design units, including 1 entities, in source file 7segment.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 7segment " "Found entity 1: 7segment" {  } { { "7segment.tdf" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/7segment.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528661532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517528661532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mf_divide.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mf_divide.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mf_divide-SYN " "Found design unit 1: mf_divide-SYN" {  } { { "mf_divide.vhd" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_divide.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528661892 ""} { "Info" "ISGN_ENTITY_NAME" "1 mf_divide " "Found entity 1: mf_divide" {  } { { "mf_divide.vhd" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_divide.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528661892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517528661892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mf_const.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mf_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mf_const-SYN " "Found design unit 1: mf_const-SYN" {  } { { "mf_const.vhd" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_const.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528661892 ""} { "Info" "ISGN_ENTITY_NAME" "1 mf_const " "Found entity 1: mf_const" {  } { { "mf_const.vhd" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_const.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528661892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517528661892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mf_divide_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mf_divide_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mf_divide_2-SYN " "Found design unit 1: mf_divide_2-SYN" {  } { { "mf_divide_2.vhd" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_divide_2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528661892 ""} { "Info" "ISGN_ENTITY_NAME" "1 mf_divide_2 " "Found entity 1: mf_divide_2" {  } { { "mf_divide_2.vhd" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_divide_2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528661892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517528661892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LEDtest " "Elaborating entity \"LEDtest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517528661923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7segment 7segment:inst9 " "Elaborating entity \"7segment\" for hierarchy \"7segment:inst9\"" {  } { { "LEDtest.bdf" "inst9" { Schematic "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/LEDtest.bdf" { { 216 952 1096 312 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528661939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_divide_2 mf_divide_2:inst16 " "Elaborating entity \"mf_divide_2\" for hierarchy \"mf_divide_2:inst16\"" {  } { { "LEDtest.bdf" "inst16" { Schematic "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/LEDtest.bdf" { { 408 -88 88 504 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528661939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide mf_divide_2:inst16\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"mf_divide_2:inst16\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "mf_divide_2.vhd" "LPM_DIVIDE_component" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_divide_2.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mf_divide_2:inst16\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"mf_divide_2:inst16\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "mf_divide_2.vhd" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_divide_2.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mf_divide_2:inst16\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"mf_divide_2:inst16\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 4 " "Parameter \"lpm_widthd\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 16 " "Parameter \"lpm_widthn\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662048 ""}  } { { "mf_divide_2.vhd" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_divide_2.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517528662048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h1q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h1q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h1q " "Found entity 1: lpm_divide_h1q" {  } { { "db/lpm_divide_h1q.tdf" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/db/lpm_divide_h1q.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528662079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517528662079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_h1q mf_divide_2:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h1q:auto_generated " "Elaborating entity \"lpm_divide_h1q\" for hierarchy \"mf_divide_2:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h1q:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528662095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517528662095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_qlh mf_divide_2:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h1q:auto_generated\|sign_div_unsign_qlh:divider " "Elaborating entity \"sign_div_unsign_qlh\" for hierarchy \"mf_divide_2:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h1q:auto_generated\|sign_div_unsign_qlh:divider\"" {  } { { "db/lpm_divide_h1q.tdf" "divider" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/db/lpm_divide_h1q.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528662111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517528662111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_87f mf_divide_2:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h1q:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider " "Elaborating entity \"alt_u_div_87f\" for hierarchy \"mf_divide_2:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h1q:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\"" {  } { { "db/sign_div_unsign_qlh.tdf" "divider" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/db/sign_div_unsign_qlh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528662158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517528662158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc mf_divide_2:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h1q:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"mf_divide_2:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h1q:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_0" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/db/alt_u_div_87f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528662189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517528662189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc mf_divide_2:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h1q:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"mf_divide_2:inst16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_h1q:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_1" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/db/alt_u_div_87f.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_const mf_const:inst19 " "Elaborating entity \"mf_const\" for hierarchy \"mf_const:inst19\"" {  } { { "LEDtest.bdf" "inst19" { Schematic "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/LEDtest.bdf" { { 152 -104 8 200 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant mf_const:inst19\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"mf_const:inst19\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "mf_const.vhd" "LPM_CONSTANT_component" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_const.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mf_const:inst19\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"mf_const:inst19\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "mf_const.vhd" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_const.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mf_const:inst19\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"mf_const:inst19\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 10 " "Parameter \"lpm_cvalue\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662220 ""}  } { { "mf_const.vhd" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_const.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517528662220 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mf_mult.tdf 1 1 " "Using design file mf_mult.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mf_mult " "Found entity 1: mf_mult" {  } { { "mf_mult.tdf" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_mult.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528662220 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1517528662220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_mult mf_mult:inst2 " "Elaborating entity \"mf_mult\" for hierarchy \"mf_mult:inst2\"" {  } { { "LEDtest.bdf" "inst2" { Schematic "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/LEDtest.bdf" { { 776 176 344 872 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mf_mult:inst2\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mf_mult:inst2\|lpm_mult:lpm_mult_component\"" {  } { { "mf_mult.tdf" "lpm_mult_component" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_mult.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mf_mult:inst2\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mf_mult:inst2\|lpm_mult:lpm_mult_component\"" {  } { { "mf_mult.tdf" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_mult.tdf" 51 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mf_mult:inst2\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mf_mult:inst2\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662236 ""}  } { { "mf_mult.tdf" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_mult.tdf" 51 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517528662236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5jo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5jo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5jo " "Found entity 1: mult_5jo" {  } { { "db/mult_5jo.tdf" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/db/mult_5jo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528662267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517528662267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5jo mf_mult:inst2\|lpm_mult:lpm_mult_component\|mult_5jo:auto_generated " "Elaborating entity \"mult_5jo\" for hierarchy \"mf_mult:inst2\|lpm_mult:lpm_mult_component\|mult_5jo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7segment 7segment:inst " "Elaborating entity \"7segment\" for hierarchy \"7segment:inst\"" {  } { { "LEDtest.bdf" "inst" { Schematic "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/LEDtest.bdf" { { 688 952 1096 784 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_divide mf_divide:inst14 " "Elaborating entity \"mf_divide\" for hierarchy \"mf_divide:inst14\"" {  } { { "LEDtest.bdf" "inst14" { Schematic "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/LEDtest.bdf" { { 944 120 296 1040 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide mf_divide:inst14\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"mf_divide:inst14\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "mf_divide.vhd" "LPM_DIVIDE_component" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_divide.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mf_divide:inst14\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"mf_divide:inst14\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "mf_divide.vhd" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_divide.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mf_divide:inst14\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"mf_divide:inst14\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 4 " "Parameter \"lpm_widthd\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 8 " "Parameter \"lpm_widthn\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517528662314 ""}  } { { "mf_divide.vhd" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/mf_divide.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517528662314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_20q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_20q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_20q " "Found entity 1: lpm_divide_20q" {  } { { "db/lpm_divide_20q.tdf" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/db/lpm_divide_20q.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528662345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517528662345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_20q mf_divide:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_20q:auto_generated " "Elaborating entity \"lpm_divide_20q\" for hierarchy \"mf_divide:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_20q:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528662345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517528662345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_bkh mf_divide:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_20q:auto_generated\|sign_div_unsign_bkh:divider " "Elaborating entity \"sign_div_unsign_bkh\" for hierarchy \"mf_divide:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_20q:auto_generated\|sign_div_unsign_bkh:divider\"" {  } { { "db/lpm_divide_20q.tdf" "divider" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/db/lpm_divide_20q.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517528662361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517528662361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_a4f mf_divide:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_20q:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider " "Elaborating entity \"alt_u_div_a4f\" for hierarchy \"mf_divide:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_20q:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\"" {  } { { "db/sign_div_unsign_bkh.tdf" "divider" { Text "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/db/sign_div_unsign_bkh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528662361 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "LEDtest.bdf" "" { Schematic "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/LEDtest.bdf" { { 240 1128 1304 256 "HEX0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517528663392 "|LEDtest|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "LEDtest.bdf" "" { Schematic "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/LEDtest.bdf" { { 352 1128 1304 368 "HEX1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517528663392 "|LEDtest|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "LEDtest.bdf" "" { Schematic "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/LEDtest.bdf" { { 464 1128 1304 480 "HEX2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517528663392 "|LEDtest|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "LEDtest.bdf" "" { Schematic "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/LEDtest.bdf" { { 576 1128 1304 592 "HEX3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517528663392 "|LEDtest|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "LEDtest.bdf" "" { Schematic "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/LEDtest.bdf" { { 712 1128 1304 728 "HEX4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517528663392 "|LEDtest|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "LEDtest.bdf" "" { Schematic "C:/Users/student/Desktop/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_2_4/LEDtest.bdf" { { 824 1128 1304 840 "HEX5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517528663392 "|LEDtest|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1517528663392 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1517528663720 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517528663720 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "292 " "Implemented 292 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1517528663767 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1517528663767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "235 " "Implemented 235 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1517528663767 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1517528663767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1517528663767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517528663767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 01 15:44:23 2018 " "Processing ended: Thu Feb 01 15:44:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517528663767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517528663767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517528663767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517528663767 ""}
