INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/hdl/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/fft_package.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/hdl/FFT_Butterfly_Axi_Lite_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/sim/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/sim/FFT_Microblaze_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/sim/FFT_Microblaze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_5Y9IZX
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OEXH0O
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_wrapper
