
embedded-system-pipeline.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd60  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  0800def0  0800def0  0000eef0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e380  0800e380  000101dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800e380  0800e380  0000f380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e388  0800e388  000101dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e388  0800e388  0000f388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e38c  0800e38c  0000f38c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800e390  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000101dc  2**0
                  CONTENTS
 10 .bss          000070a4  200001e0  200001e0  000101e0  2**5
                  ALLOC
 11 ._user_heap_stack 00012404  20007284  20007284  000101e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000101dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001abc2  00000000  00000000  0001020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000049a9  00000000  00000000  0002adce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001518  00000000  00000000  0002f778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000102b  00000000  00000000  00030c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025c7a  00000000  00000000  00031cbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f7d8  00000000  00000000  00057935  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1ec5  00000000  00000000  0007710d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00148fd2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000068d4  00000000  00000000  00149018  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007f  00000000  00000000  0014f8ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ded8 	.word	0x0800ded8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800ded8 	.word	0x0800ded8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <ComTaskRx>:
  .priority = (osPriority_t) osPriorityHigh,
};

uint16_t last_rx_pos = 0;
static void ComTaskRx(void *argument)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
    for(;;)
     {
#ifdef IWDG_ENABLE
        SystemTaskNotify(TASK_COMM);
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	f000 f9df 	bl	8001264 <SystemTaskNotify>
#endif
        memset(uart_received_data,0,sizeof(uart_received_data));
 8000ea6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000eaa:	2100      	movs	r1, #0
 8000eac:	480d      	ldr	r0, [pc, #52]	@ (8000ee4 <ComTaskRx+0x4c>)
 8000eae:	f00a fd58 	bl	800b962 <memset>
		uart_received_data_size = xStreamBufferReceive(uartRxStream,uart_received_data,sizeof(uart_received_data),portMAX_DELAY);
 8000eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee8 <ComTaskRx+0x50>)
 8000eb4:	6818      	ldr	r0, [r3, #0]
 8000eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ebe:	4909      	ldr	r1, [pc, #36]	@ (8000ee4 <ComTaskRx+0x4c>)
 8000ec0:	f007 fa0c 	bl	80082dc <xStreamBufferReceive>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	b29a      	uxth	r2, r3
 8000ec8:	4b08      	ldr	r3, [pc, #32]	@ (8000eec <ComTaskRx+0x54>)
 8000eca:	801a      	strh	r2, [r3, #0]
		if(uart_received_data_size)
 8000ecc:	4b07      	ldr	r3, [pc, #28]	@ (8000eec <ComTaskRx+0x54>)
 8000ece:	881b      	ldrh	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d0e5      	beq.n	8000ea0 <ComTaskRx+0x8>
		 {
			 processData(&huart2,uart_received_data, uart_received_data_size);
 8000ed4:	4b05      	ldr	r3, [pc, #20]	@ (8000eec <ComTaskRx+0x54>)
 8000ed6:	881b      	ldrh	r3, [r3, #0]
 8000ed8:	461a      	mov	r2, r3
 8000eda:	4902      	ldr	r1, [pc, #8]	@ (8000ee4 <ComTaskRx+0x4c>)
 8000edc:	4804      	ldr	r0, [pc, #16]	@ (8000ef0 <ComTaskRx+0x58>)
 8000ede:	f000 fa67 	bl	80013b0 <processData>
        SystemTaskNotify(TASK_COMM);
 8000ee2:	e7dd      	b.n	8000ea0 <ComTaskRx+0x8>
 8000ee4:	20000620 	.word	0x20000620
 8000ee8:	20000210 	.word	0x20000210
 8000eec:	20000a20 	.word	0x20000a20
 8000ef0:	20001234 	.word	0x20001234

08000ef4 <ComTaskTx>:

     }
}

static void ComTaskTx(void *argument)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]

    for(;;)
     {
    	TickType_t lastWake = xTaskGetTickCount();
 8000efc:	f007 ff38 	bl	8008d70 <xTaskGetTickCount>
 8000f00:	4603      	mov	r3, r0
 8000f02:	60fb      	str	r3, [r7, #12]
#ifdef IWDG_ENABLE
        SystemTaskNotify(TASK_COMM);
 8000f04:	2001      	movs	r0, #1
 8000f06:	f000 f9ad 	bl	8001264 <SystemTaskNotify>
#endif
         if(osSemaphoreAcquire(uartTxSem, osWaitForever) == osOK)
 8000f0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000f74 <ComTaskTx+0x80>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f04f 31ff 	mov.w	r1, #4294967295
 8000f12:	4618      	mov	r0, r3
 8000f14:	f005 fc50 	bl	80067b8 <osSemaphoreAcquire>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d1ee      	bne.n	8000efc <ComTaskTx+0x8>
         {
        	memset(uart_tx_dma_buf,0,sizeof(uart_tx_dma_buf));
 8000f1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f22:	2100      	movs	r1, #0
 8000f24:	4814      	ldr	r0, [pc, #80]	@ (8000f78 <ComTaskTx+0x84>)
 8000f26:	f00a fd1c 	bl	800b962 <memset>
        	uart_tx_dma_buf_size = UART_Send_DMA_FromRingBuffer(uart_tx_dma_buf);
 8000f2a:	4813      	ldr	r0, [pc, #76]	@ (8000f78 <ComTaskTx+0x84>)
 8000f2c:	f000 fd74 	bl	8001a18 <UART_Send_DMA_FromRingBuffer>
 8000f30:	4603      	mov	r3, r0
 8000f32:	461a      	mov	r2, r3
 8000f34:	4b11      	ldr	r3, [pc, #68]	@ (8000f7c <ComTaskTx+0x88>)
 8000f36:	801a      	strh	r2, [r3, #0]
        	if(uart_tx_dma_buf_size>0)
 8000f38:	4b10      	ldr	r3, [pc, #64]	@ (8000f7c <ComTaskTx+0x88>)
 8000f3a:	881b      	ldrh	r3, [r3, #0]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d011      	beq.n	8000f64 <ComTaskTx+0x70>
        	{
        		char *ptr = (char*)uart_tx_dma_buf;
 8000f40:	4b0d      	ldr	r3, [pc, #52]	@ (8000f78 <ComTaskTx+0x84>)
 8000f42:	60bb      	str	r3, [r7, #8]
        		uart_tx_dma_buf_size = Convert_Data_NMEA_Format(&ptr);
 8000f44:	f107 0308 	add.w	r3, r7, #8
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f000 fc39 	bl	80017c0 <Convert_Data_NMEA_Format>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	b29a      	uxth	r2, r3
 8000f52:	4b0a      	ldr	r3, [pc, #40]	@ (8000f7c <ComTaskTx+0x88>)
 8000f54:	801a      	strh	r2, [r3, #0]
				processData(&huart2,(uint8_t*)ptr, uart_tx_dma_buf_size);
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	4a08      	ldr	r2, [pc, #32]	@ (8000f7c <ComTaskTx+0x88>)
 8000f5a:	8812      	ldrh	r2, [r2, #0]
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4808      	ldr	r0, [pc, #32]	@ (8000f80 <ComTaskTx+0x8c>)
 8000f60:	f000 fa26 	bl	80013b0 <processData>
        	}
        	vTaskDelayUntil(&lastWake, pdMS_TO_TICKS(10));
 8000f64:	f107 030c 	add.w	r3, r7, #12
 8000f68:	210a      	movs	r1, #10
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f007 fd6c 	bl	8008a48 <vTaskDelayUntil>
     {
 8000f70:	e7c4      	b.n	8000efc <ComTaskTx+0x8>
 8000f72:	bf00      	nop
 8000f74:	20000204 	.word	0x20000204
 8000f78:	20000a24 	.word	0x20000a24
 8000f7c:	20001224 	.word	0x20001224
 8000f80:	20001234 	.word	0x20001234

08000f84 <UART_InitCountingSemaphore>:
     }
}


static void UART_InitCountingSemaphore(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
    const osSemaphoreAttr_t semTxAttr = { .name = "UART_TX_Sem" };
 8000f8a:	463b      	mov	r3, r7
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
 8000f96:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc8 <UART_InitCountingSemaphore+0x44>)
 8000f98:	603b      	str	r3, [r7, #0]
    uartTxSem = osSemaphoreNew(10, 0, &semTxAttr); // max count 10, initial 0
 8000f9a:	463b      	mov	r3, r7
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	200a      	movs	r0, #10
 8000fa2:	f005 fb7f 	bl	80066a4 <osSemaphoreNew>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	4a08      	ldr	r2, [pc, #32]	@ (8000fcc <UART_InitCountingSemaphore+0x48>)
 8000faa:	6013      	str	r3, [r2, #0]
    uartBusySem = osSemaphoreNew(10, 0, &semTxAttr); // max count 10, initial 0
 8000fac:	463b      	mov	r3, r7
 8000fae:	461a      	mov	r2, r3
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	200a      	movs	r0, #10
 8000fb4:	f005 fb76 	bl	80066a4 <osSemaphoreNew>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	4a05      	ldr	r2, [pc, #20]	@ (8000fd0 <UART_InitCountingSemaphore+0x4c>)
 8000fbc:	6013      	str	r3, [r2, #0]
}
 8000fbe:	bf00      	nop
 8000fc0:	3710      	adds	r7, #16
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	0800defc 	.word	0x0800defc
 8000fcc:	20000204 	.word	0x20000204
 8000fd0:	20000208 	.word	0x20000208

08000fd4 <UART_Timer_Init>:

static void UART_Timer_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
    uartTimer = osTimerNew(uartTimeoutCallback, osTimerOnce, NULL, NULL);  // tek seferlik timer
 8000fd8:	2300      	movs	r3, #0
 8000fda:	2200      	movs	r2, #0
 8000fdc:	2100      	movs	r1, #0
 8000fde:	4804      	ldr	r0, [pc, #16]	@ (8000ff0 <UART_Timer_Init+0x1c>)
 8000fe0:	f005 f9cc 	bl	800637c <osTimerNew>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	4a03      	ldr	r2, [pc, #12]	@ (8000ff4 <UART_Timer_Init+0x20>)
 8000fe8:	6013      	str	r3, [r2, #0]

}
 8000fea:	bf00      	nop
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	080022cd 	.word	0x080022cd
 8000ff4:	2000020c 	.word	0x2000020c

08000ff8 <Com_Talks_Init>:
void Com_Talks_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
	BSP_UART_Init();
 8000ffc:	f000 f9f0 	bl	80013e0 <BSP_UART_Init>
    UART_InitCountingSemaphore();
 8001000:	f7ff ffc0 	bl	8000f84 <UART_InitCountingSemaphore>
    // 5 Timer create
    UART_Timer_Init();
 8001004:	f7ff ffe6 	bl	8000fd4 <UART_Timer_Init>
    uartRxStream = xStreamBufferCreate( UART_RX_DMA_BUF_SIZE, 1);
 8001008:	2200      	movs	r2, #0
 800100a:	2101      	movs	r1, #1
 800100c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001010:	f007 f822 	bl	8008058 <xStreamBufferGenericCreate>
 8001014:	4603      	mov	r3, r0
 8001016:	4a0b      	ldr	r2, [pc, #44]	@ (8001044 <Com_Talks_Init+0x4c>)
 8001018:	6013      	str	r3, [r2, #0]
    /* BSP UART Tasks creat */
    bsp_uart_rx_task_handle = osThreadNew(ComTaskRx, NULL, &BSPUARTTask_attributes);
 800101a:	4a0b      	ldr	r2, [pc, #44]	@ (8001048 <Com_Talks_Init+0x50>)
 800101c:	2100      	movs	r1, #0
 800101e:	480b      	ldr	r0, [pc, #44]	@ (800104c <Com_Talks_Init+0x54>)
 8001020:	f005 f905 	bl	800622e <osThreadNew>
 8001024:	4603      	mov	r3, r0
 8001026:	4a0a      	ldr	r2, [pc, #40]	@ (8001050 <Com_Talks_Init+0x58>)
 8001028:	6013      	str	r3, [r2, #0]
    bsp_uart_tx_task_handle = osThreadNew(ComTaskTx, NULL, &BSPUARTTask_attributes);
 800102a:	4a07      	ldr	r2, [pc, #28]	@ (8001048 <Com_Talks_Init+0x50>)
 800102c:	2100      	movs	r1, #0
 800102e:	4809      	ldr	r0, [pc, #36]	@ (8001054 <Com_Talks_Init+0x5c>)
 8001030:	f005 f8fd 	bl	800622e <osThreadNew>
 8001034:	4603      	mov	r3, r0
 8001036:	4a08      	ldr	r2, [pc, #32]	@ (8001058 <Com_Talks_Init+0x60>)
 8001038:	6013      	str	r3, [r2, #0]
    RingBuffer_Init(&txRingBuffer);
 800103a:	4808      	ldr	r0, [pc, #32]	@ (800105c <Com_Talks_Init+0x64>)
 800103c:	f000 fbe8 	bl	8001810 <RingBuffer_Init>

}
 8001040:	bf00      	nop
 8001042:	bd80      	pop	{r7, pc}
 8001044:	20000210 	.word	0x20000210
 8001048:	0800df6c 	.word	0x0800df6c
 800104c:	08000e99 	.word	0x08000e99
 8001050:	200001fc 	.word	0x200001fc
 8001054:	08000ef5 	.word	0x08000ef5
 8001058:	20000200 	.word	0x20000200
 800105c:	20001bcc 	.word	0x20001bcc

08001060 <IMU_Task>:
};

extern osSemaphoreId_t uartTxSem;

void IMU_Task(void *arg)
{
 8001060:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001064:	b0a8      	sub	sp, #160	@ 0xa0
 8001066:	af04      	add	r7, sp, #16
 8001068:	6078      	str	r0, [r7, #4]
    MPU6050_Data_t imuRaw;
    IMU_Attitude_t attitude;
    static bool firstStart = true;
	KalmanFilter rollKalman, pitchKalman,headingKalman;
	IMU_Kalman_Init(&rollKalman, 0.0f);
 800106a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800106e:	ed9f 0a68 	vldr	s0, [pc, #416]	@ 8001210 <IMU_Task+0x1b0>
 8001072:	4618      	mov	r0, r3
 8001074:	f000 fade 	bl	8001634 <IMU_Kalman_Init>
	IMU_Kalman_Init(&pitchKalman, 0.0f);
 8001078:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800107c:	ed9f 0a64 	vldr	s0, [pc, #400]	@ 8001210 <IMU_Task+0x1b0>
 8001080:	4618      	mov	r0, r3
 8001082:	f000 fad7 	bl	8001634 <IMU_Kalman_Init>
	IMU_Kalman_Init(&headingKalman, 0.0f);
 8001086:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800108a:	ed9f 0a61 	vldr	s0, [pc, #388]	@ 8001210 <IMU_Task+0x1b0>
 800108e:	4618      	mov	r0, r3
 8001090:	f000 fad0 	bl	8001634 <IMU_Kalman_Init>

	float dt = 0.01f; // 10 Hz sampling
 8001094:	4b5f      	ldr	r3, [pc, #380]	@ (8001214 <IMU_Task+0x1b4>)
 8001096:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	float Q; //  gyro noise
	float R;  //  accek noise

    TickType_t lastWake = xTaskGetTickCount();
 800109a:	f007 fe69 	bl	8008d70 <xTaskGetTickCount>
 800109e:	4603      	mov	r3, r0
 80010a0:	64fb      	str	r3, [r7, #76]	@ 0x4c

    for (;;)
    {
    	 if(firstStart || osSemaphoreAcquire(uartBusySem, osWaitForever) == osOK)
 80010a2:	4b5d      	ldr	r3, [pc, #372]	@ (8001218 <IMU_Task+0x1b8>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d109      	bne.n	80010be <IMU_Task+0x5e>
 80010aa:	4b5c      	ldr	r3, [pc, #368]	@ (800121c <IMU_Task+0x1bc>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f04f 31ff 	mov.w	r1, #4294967295
 80010b2:	4618      	mov	r0, r3
 80010b4:	f005 fb80 	bl	80067b8 <osSemaphoreAcquire>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d1f1      	bne.n	80010a2 <IMU_Task+0x42>
    	 {
    		firstStart = false;
 80010be:	4b56      	ldr	r3, [pc, #344]	@ (8001218 <IMU_Task+0x1b8>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	701a      	strb	r2, [r3, #0]
			char payload[64] = {0};
 80010c4:	2300      	movs	r3, #0
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	f107 0310 	add.w	r3, r7, #16
 80010cc:	223c      	movs	r2, #60	@ 0x3c
 80010ce:	2100      	movs	r1, #0
 80010d0:	4618      	mov	r0, r3
 80010d2:	f00a fc46 	bl	800b962 <memset>
			//MPU6050_Read(&hi2c1, &imuRaw);
			BSP_I2C_Read(&imuRaw);
 80010d6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80010da:	4618      	mov	r0, r3
 80010dc:	f000 f93a 	bl	8001354 <BSP_I2C_Read>
			IMU_ComputeRollPitchHeading(&imuRaw, &attitude);
 80010e0:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 80010e4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80010e8:	4611      	mov	r1, r2
 80010ea:	4618      	mov	r0, r3
 80010ec:	f000 fa26 	bl	800153c <IMU_ComputeRollPitchHeading>
			Q = 0.003f;
 80010f0:	4b4b      	ldr	r3, [pc, #300]	@ (8001220 <IMU_Task+0x1c0>)
 80010f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			R = 0.03f;
 80010f6:	4b4b      	ldr	r3, [pc, #300]	@ (8001224 <IMU_Task+0x1c4>)
 80010f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			attitude.roll  = IMU_Kalman_Update(&rollKalman, attitude.roll, imuRaw.gx, dt, Q, R);
 80010fc:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001100:	f9b7 307a 	ldrsh.w	r3, [r7, #122]	@ 0x7a
 8001104:	ee07 3a10 	vmov	s14, r3
 8001108:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800110c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001110:	ed97 2a21 	vldr	s4, [r7, #132]	@ 0x84
 8001114:	edd7 1a22 	vldr	s3, [r7, #136]	@ 0x88
 8001118:	ed97 1a23 	vldr	s2, [r7, #140]	@ 0x8c
 800111c:	eef0 0a47 	vmov.f32	s1, s14
 8001120:	eeb0 0a67 	vmov.f32	s0, s15
 8001124:	4618      	mov	r0, r3
 8001126:	f000 fa98 	bl	800165a <IMU_Kalman_Update>
 800112a:	eef0 7a40 	vmov.f32	s15, s0
 800112e:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
			attitude.pitch = IMU_Kalman_Update(&pitchKalman, attitude.pitch, imuRaw.gy, dt, Q, R);
 8001132:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8001136:	f9b7 307c 	ldrsh.w	r3, [r7, #124]	@ 0x7c
 800113a:	ee07 3a10 	vmov	s14, r3
 800113e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001142:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001146:	ed97 2a21 	vldr	s4, [r7, #132]	@ 0x84
 800114a:	edd7 1a22 	vldr	s3, [r7, #136]	@ 0x88
 800114e:	ed97 1a23 	vldr	s2, [r7, #140]	@ 0x8c
 8001152:	eef0 0a47 	vmov.f32	s1, s14
 8001156:	eeb0 0a67 	vmov.f32	s0, s15
 800115a:	4618      	mov	r0, r3
 800115c:	f000 fa7d 	bl	800165a <IMU_Kalman_Update>
 8001160:	eef0 7a40 	vmov.f32	s15, s0
 8001164:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
			Q = 0.005f;
 8001168:	4b2f      	ldr	r3, [pc, #188]	@ (8001228 <IMU_Task+0x1c8>)
 800116a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			R = 0.001f;
 800116e:	4b2f      	ldr	r3, [pc, #188]	@ (800122c <IMU_Task+0x1cc>)
 8001170:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			attitude.heading = IMU_Kalman_Update(&headingKalman, attitude.heading, imuRaw.gz, dt, Q, R);
 8001174:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001178:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 800117c:	ee07 3a10 	vmov	s14, r3
 8001180:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001184:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001188:	ed97 2a21 	vldr	s4, [r7, #132]	@ 0x84
 800118c:	edd7 1a22 	vldr	s3, [r7, #136]	@ 0x88
 8001190:	ed97 1a23 	vldr	s2, [r7, #140]	@ 0x8c
 8001194:	eef0 0a47 	vmov.f32	s1, s14
 8001198:	eeb0 0a67 	vmov.f32	s0, s15
 800119c:	4618      	mov	r0, r3
 800119e:	f000 fa5c 	bl	800165a <IMU_Kalman_Update>
 80011a2:	eef0 7a40 	vmov.f32	s15, s0
 80011a6:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
			sprintf(payload, "IMU,ROLL,%.2f,PITCH,%.2f,YAW,%.2f", attitude.roll, attitude.pitch,attitude.heading);
 80011aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff f9cb 	bl	8000548 <__aeabi_f2d>
 80011b2:	4680      	mov	r8, r0
 80011b4:	4689      	mov	r9, r1
 80011b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff f9c5 	bl	8000548 <__aeabi_f2d>
 80011be:	4604      	mov	r4, r0
 80011c0:	460d      	mov	r5, r1
 80011c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff f9bf 	bl	8000548 <__aeabi_f2d>
 80011ca:	4602      	mov	r2, r0
 80011cc:	460b      	mov	r3, r1
 80011ce:	f107 000c 	add.w	r0, r7, #12
 80011d2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80011d6:	e9cd 4500 	strd	r4, r5, [sp]
 80011da:	4642      	mov	r2, r8
 80011dc:	464b      	mov	r3, r9
 80011de:	4914      	ldr	r1, [pc, #80]	@ (8001230 <IMU_Task+0x1d0>)
 80011e0:	f00a fb5c 	bl	800b89c <siprintf>
			//sprintf(payload, "HCHDG,%.2f", attitude.heading);
			//IMU_Send_NMEA(payload);
			RingBuffer_Write(&txRingBuffer,(uint8_t*)payload);
 80011e4:	f107 030c 	add.w	r3, r7, #12
 80011e8:	4619      	mov	r1, r3
 80011ea:	4812      	ldr	r0, [pc, #72]	@ (8001234 <IMU_Task+0x1d4>)
 80011ec:	f000 fba4 	bl	8001938 <RingBuffer_Write>
			osSemaphoreRelease(uartTxSem);
 80011f0:	4b11      	ldr	r3, [pc, #68]	@ (8001238 <IMU_Task+0x1d8>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4618      	mov	r0, r3
 80011f6:	f005 fb31 	bl	800685c <osSemaphoreRelease>
	#ifdef IWDG_ENABLE
			SystemTaskNotify(TASK_IMU);
 80011fa:	2000      	movs	r0, #0
 80011fc:	f000 f832 	bl	8001264 <SystemTaskNotify>
	#endif
			vTaskDelayUntil(&lastWake, pdMS_TO_TICKS(10)); // 10 Hz
 8001200:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001204:	210a      	movs	r1, #10
 8001206:	4618      	mov	r0, r3
 8001208:	f007 fc1e 	bl	8008a48 <vTaskDelayUntil>
    	 if(firstStart || osSemaphoreAcquire(uartBusySem, osWaitForever) == osOK)
 800120c:	e749      	b.n	80010a2 <IMU_Task+0x42>
 800120e:	bf00      	nop
 8001210:	00000000 	.word	0x00000000
 8001214:	3c23d70a 	.word	0x3c23d70a
 8001218:	20000000 	.word	0x20000000
 800121c:	20000208 	.word	0x20000208
 8001220:	3b449ba6 	.word	0x3b449ba6
 8001224:	3cf5c28f 	.word	0x3cf5c28f
 8001228:	3ba3d70a 	.word	0x3ba3d70a
 800122c:	3a83126f 	.word	0x3a83126f
 8001230:	0800df14 	.word	0x0800df14
 8001234:	20001bcc 	.word	0x20001bcc
 8001238:	20000204 	.word	0x20000204

0800123c <IMU_Talks_Init>:
    	 }
    }
}

void IMU_Talks_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
    BSP_I2C_Init();
 8001240:	f000 f87e 	bl	8001340 <BSP_I2C_Init>
    /* BSP I2C Task */
   imu_task_handle = osThreadNew(IMU_Task, NULL, &IMUTask_attributes);
 8001244:	4a04      	ldr	r2, [pc, #16]	@ (8001258 <IMU_Talks_Init+0x1c>)
 8001246:	2100      	movs	r1, #0
 8001248:	4804      	ldr	r0, [pc, #16]	@ (800125c <IMU_Talks_Init+0x20>)
 800124a:	f004 fff0 	bl	800622e <osThreadNew>
 800124e:	4603      	mov	r3, r0
 8001250:	4a03      	ldr	r2, [pc, #12]	@ (8001260 <IMU_Talks_Init+0x24>)
 8001252:	6013      	str	r3, [r2, #0]
}
 8001254:	bf00      	nop
 8001256:	bd80      	pop	{r7, pc}
 8001258:	0800df90 	.word	0x0800df90
 800125c:	08001061 	.word	0x08001061
 8001260:	20001228 	.word	0x20001228

08001264 <SystemTaskNotify>:
// Task health flags
static osEventFlagsId_t systemEventFlags;

// Notify callback
void SystemTaskNotify(TaskType_t taskType)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	4603      	mov	r3, r0
 800126c:	71fb      	strb	r3, [r7, #7]
    switch(taskType) {
 800126e:	79fb      	ldrb	r3, [r7, #7]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d002      	beq.n	800127a <SystemTaskNotify+0x16>
 8001274:	2b01      	cmp	r3, #1
 8001276:	d007      	beq.n	8001288 <SystemTaskNotify+0x24>
            break;
        case TASK_COMM:
        	osEventFlagsSet(systemEventFlags, EVENTFLAG_COMM);
            break;
        default:
            break;
 8001278:	e00d      	b.n	8001296 <SystemTaskNotify+0x32>
        	osEventFlagsSet(systemEventFlags, EVENTFLAG_IMU);
 800127a:	4b09      	ldr	r3, [pc, #36]	@ (80012a0 <SystemTaskNotify+0x3c>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	2101      	movs	r1, #1
 8001280:	4618      	mov	r0, r3
 8001282:	f005 f937 	bl	80064f4 <osEventFlagsSet>
            break;
 8001286:	e006      	b.n	8001296 <SystemTaskNotify+0x32>
        	osEventFlagsSet(systemEventFlags, EVENTFLAG_COMM);
 8001288:	4b05      	ldr	r3, [pc, #20]	@ (80012a0 <SystemTaskNotify+0x3c>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2102      	movs	r1, #2
 800128e:	4618      	mov	r0, r3
 8001290:	f005 f930 	bl	80064f4 <osEventFlagsSet>
            break;
 8001294:	bf00      	nop
    }
}
 8001296:	bf00      	nop
 8001298:	3708      	adds	r7, #8
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	20001230 	.word	0x20001230

080012a4 <SystemMonitorTask>:

// Monitor task
static void SystemMonitorTask(void *arg)
{
 80012a4:	b590      	push	{r4, r7, lr}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
    for(;;)
    {
        uint32_t flags = osEventFlagsWait(systemEventFlags, EVENTFLAG_IMU | EVENTFLAG_COMM,
 80012ac:	4b0c      	ldr	r3, [pc, #48]	@ (80012e0 <SystemMonitorTask+0x3c>)
 80012ae:	681c      	ldr	r4, [r3, #0]
 80012b0:	f004 ffb4 	bl	800621c <osKernelGetTickFreq>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2203      	movs	r2, #3
 80012b8:	2103      	movs	r1, #3
 80012ba:	4620      	mov	r0, r4
 80012bc:	f005 f98d 	bl	80065da <osEventFlagsWait>
 80012c0:	60f8      	str	r0, [r7, #12]
        								 osFlagsWaitAll | osFlagsNoClear, osKernelGetTickFreq());
        if ((flags & (EVENTFLAG_IMU | EVENTFLAG_COMM)) == (EVENTFLAG_IMU | EVENTFLAG_COMM))
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	f003 0303 	and.w	r3, r3, #3
 80012c8:	2b03      	cmp	r3, #3
 80012ca:	d1ef      	bne.n	80012ac <SystemMonitorTask+0x8>
        {
        	//clear flags
        	osEventFlagsClear(systemEventFlags, EVENTFLAG_IMU | EVENTFLAG_COMM);
 80012cc:	4b04      	ldr	r3, [pc, #16]	@ (80012e0 <SystemMonitorTask+0x3c>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2103      	movs	r1, #3
 80012d2:	4618      	mov	r0, r3
 80012d4:	f005 f950 	bl	8006578 <osEventFlagsClear>
        	FeedWatchdog();
 80012d8:	f000 fa48 	bl	800176c <FeedWatchdog>
    {
 80012dc:	e7e6      	b.n	80012ac <SystemMonitorTask+0x8>
 80012de:	bf00      	nop
 80012e0:	20001230 	.word	0x20001230

080012e4 <SystemTalks_Init>:
		}
    }
}

void SystemTalks_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b08a      	sub	sp, #40	@ 0x28
 80012e8:	af00      	add	r7, sp, #0
    const osThreadAttr_t monitorTaskAttr = {
 80012ea:	1d3b      	adds	r3, r7, #4
 80012ec:	2224      	movs	r2, #36	@ 0x24
 80012ee:	2100      	movs	r1, #0
 80012f0:	4618      	mov	r0, r3
 80012f2:	f00a fb36 	bl	800b962 <memset>
 80012f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001330 <SystemTalks_Init+0x4c>)
 80012f8:	607b      	str	r3, [r7, #4]
 80012fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012fe:	61bb      	str	r3, [r7, #24]
 8001300:	2318      	movs	r3, #24
 8001302:	61fb      	str	r3, [r7, #28]
        .name = "SystemMonitor",
        .priority = osPriorityNormal,
        .stack_size = 512
    };
    WatchDogInit();
 8001304:	f000 fa18 	bl	8001738 <WatchDogInit>
    systemEventFlags = osEventFlagsNew(NULL);
 8001308:	2000      	movs	r0, #0
 800130a:	f005 f8b3 	bl	8006474 <osEventFlagsNew>
 800130e:	4603      	mov	r3, r0
 8001310:	4a08      	ldr	r2, [pc, #32]	@ (8001334 <SystemTalks_Init+0x50>)
 8001312:	6013      	str	r3, [r2, #0]
    systemMonitorTaskHandle = osThreadNew(SystemMonitorTask, NULL, &monitorTaskAttr);
 8001314:	1d3b      	adds	r3, r7, #4
 8001316:	461a      	mov	r2, r3
 8001318:	2100      	movs	r1, #0
 800131a:	4807      	ldr	r0, [pc, #28]	@ (8001338 <SystemTalks_Init+0x54>)
 800131c:	f004 ff87 	bl	800622e <osThreadNew>
 8001320:	4603      	mov	r3, r0
 8001322:	4a06      	ldr	r2, [pc, #24]	@ (800133c <SystemTalks_Init+0x58>)
 8001324:	6013      	str	r3, [r2, #0]
}
 8001326:	bf00      	nop
 8001328:	3728      	adds	r7, #40	@ 0x28
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	0800df38 	.word	0x0800df38
 8001334:	20001230 	.word	0x20001230
 8001338:	080012a5 	.word	0x080012a5
 800133c:	2000122c 	.word	0x2000122c

08001340 <BSP_I2C_Init>:



/* ================= INIT ================= */
void BSP_I2C_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
   MPU6050_Init(&hi2c1);
 8001344:	4802      	ldr	r0, [pc, #8]	@ (8001350 <BSP_I2C_Init+0x10>)
 8001346:	f000 f861 	bl	800140c <MPU6050_Init>
}
 800134a:	bf00      	nop
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20002788 	.word	0x20002788

08001354 <BSP_I2C_Read>:

void BSP_I2C_Read(MPU6050_Data_t *data)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
   MPU6050_Read(&hi2c1, data);
 800135c:	6879      	ldr	r1, [r7, #4]
 800135e:	4813      	ldr	r0, [pc, #76]	@ (80013ac <BSP_I2C_Read+0x58>)
 8001360:	f000 f893 	bl	800148a <MPU6050_Read>
   if(data->ax == 0 && data->ay == 0 && data->az == 0 && data->gx == 0 && data->gy == 0 && data->gz == 0)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f9b3 3000 	ldrsh.w	r3, [r3]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d11a      	bne.n	80013a4 <BSP_I2C_Read+0x50>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d115      	bne.n	80013a4 <BSP_I2C_Read+0x50>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d110      	bne.n	80013a4 <BSP_I2C_Read+0x50>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d10b      	bne.n	80013a4 <BSP_I2C_Read+0x50>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d106      	bne.n	80013a4 <BSP_I2C_Read+0x50>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d101      	bne.n	80013a4 <BSP_I2C_Read+0x50>
   {
	   BSP_I2C_Init();
 80013a0:	f7ff ffce 	bl	8001340 <BSP_I2C_Init>
   }
}
 80013a4:	bf00      	nop
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	20002788 	.word	0x20002788

080013b0 <processData>:


static uint8_t txBuf[2048];

void processData(UART_HandleTypeDef *huart, uint8_t *data, size_t len)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
    memcpy(txBuf, data, len);
 80013bc:	687a      	ldr	r2, [r7, #4]
 80013be:	68b9      	ldr	r1, [r7, #8]
 80013c0:	4806      	ldr	r0, [pc, #24]	@ (80013dc <processData+0x2c>)
 80013c2:	f00a fb48 	bl	800ba56 <memcpy>
    HAL_UART_Transmit_DMA(huart, txBuf, len);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	b29b      	uxth	r3, r3
 80013ca:	461a      	mov	r2, r3
 80013cc:	4903      	ldr	r1, [pc, #12]	@ (80013dc <processData+0x2c>)
 80013ce:	68f8      	ldr	r0, [r7, #12]
 80013d0:	f003 fd04 	bl	8004ddc <HAL_UART_Transmit_DMA>
}
 80013d4:	bf00      	nop
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	20001338 	.word	0x20001338

080013e0 <BSP_UART_Init>:

/* ================= INIT ================= */
void BSP_UART_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
    /* UART IDLE interrupt active */
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 80013e4:	4b07      	ldr	r3, [pc, #28]	@ (8001404 <BSP_UART_Init+0x24>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	68da      	ldr	r2, [r3, #12]
 80013ea:	4b06      	ldr	r3, [pc, #24]	@ (8001404 <BSP_UART_Init+0x24>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f042 0210 	orr.w	r2, r2, #16
 80013f2:	60da      	str	r2, [r3, #12]

    /* RX DMA start */
    HAL_UART_Receive_DMA(&huart2, uart_rx_dma_buf, UART_RX_DMA_BUF_SIZE);
 80013f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013f8:	4903      	ldr	r1, [pc, #12]	@ (8001408 <BSP_UART_Init+0x28>)
 80013fa:	4802      	ldr	r0, [pc, #8]	@ (8001404 <BSP_UART_Init+0x24>)
 80013fc:	f003 fd6c 	bl	8004ed8 <HAL_UART_Receive_DMA>



}
 8001400:	bf00      	nop
 8001402:	bd80      	pop	{r7, pc}
 8001404:	20001234 	.word	0x20001234
 8001408:	20000220 	.word	0x20000220

0800140c <MPU6050_Init>:
#include "mpu6050_driver.h"
#include "FreeRTOS.h"
#include "task.h"

void MPU6050_Init(I2C_HandleTypeDef *hi2c)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b088      	sub	sp, #32
 8001410:	af04      	add	r7, sp, #16
 8001412:	6078      	str	r0, [r7, #4]
    uint8_t data;

    // Wake up
    data = 0x00;
 8001414:	2300      	movs	r3, #0
 8001416:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, MPU6050_PWR_MGMT_1, 1, &data, 1, 100);
 8001418:	2364      	movs	r3, #100	@ 0x64
 800141a:	9302      	str	r3, [sp, #8]
 800141c:	2301      	movs	r3, #1
 800141e:	9301      	str	r3, [sp, #4]
 8001420:	f107 030f 	add.w	r3, r7, #15
 8001424:	9300      	str	r3, [sp, #0]
 8001426:	2301      	movs	r3, #1
 8001428:	226b      	movs	r2, #107	@ 0x6b
 800142a:	21d0      	movs	r1, #208	@ 0xd0
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f002 f921 	bl	8003674 <HAL_I2C_Mem_Write>
__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();
 8001432:	bf00      	nop
 8001434:	bf00      	nop
 8001436:	bf00      	nop
 8001438:	bf00      	nop
 800143a:	bf00      	nop
 800143c:	bf00      	nop
 800143e:	bf00      	nop
 8001440:	bf00      	nop
 8001442:	bf00      	nop
 8001444:	bf00      	nop
    // Accel 2g
    data = 0x00;
 8001446:	2300      	movs	r3, #0
 8001448:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, MPU6050_ACCEL_CFG, 1, &data, 1, 100);
 800144a:	2364      	movs	r3, #100	@ 0x64
 800144c:	9302      	str	r3, [sp, #8]
 800144e:	2301      	movs	r3, #1
 8001450:	9301      	str	r3, [sp, #4]
 8001452:	f107 030f 	add.w	r3, r7, #15
 8001456:	9300      	str	r3, [sp, #0]
 8001458:	2301      	movs	r3, #1
 800145a:	221c      	movs	r2, #28
 800145c:	21d0      	movs	r1, #208	@ 0xd0
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f002 f908 	bl	8003674 <HAL_I2C_Mem_Write>

    // Gyro 250 dps
    data = 0x00;
 8001464:	2300      	movs	r3, #0
 8001466:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, MPU6050_GYRO_CFG, 1, &data, 1, 100);
 8001468:	2364      	movs	r3, #100	@ 0x64
 800146a:	9302      	str	r3, [sp, #8]
 800146c:	2301      	movs	r3, #1
 800146e:	9301      	str	r3, [sp, #4]
 8001470:	f107 030f 	add.w	r3, r7, #15
 8001474:	9300      	str	r3, [sp, #0]
 8001476:	2301      	movs	r3, #1
 8001478:	221b      	movs	r2, #27
 800147a:	21d0      	movs	r1, #208	@ 0xd0
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f002 f8f9 	bl	8003674 <HAL_I2C_Mem_Write>
}
 8001482:	bf00      	nop
 8001484:	3710      	adds	r7, #16
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}

0800148a <MPU6050_Read>:


void MPU6050_Read(I2C_HandleTypeDef *hi2c, MPU6050_Data_t *data)
{
 800148a:	b580      	push	{r7, lr}
 800148c:	b08a      	sub	sp, #40	@ 0x28
 800148e:	af04      	add	r7, sp, #16
 8001490:	6078      	str	r0, [r7, #4]
 8001492:	6039      	str	r1, [r7, #0]
    uint8_t buf[14] = {0};
 8001494:	2300      	movs	r3, #0
 8001496:	60bb      	str	r3, [r7, #8]
 8001498:	f107 030c 	add.w	r3, r7, #12
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	811a      	strh	r2, [r3, #8]

    HAL_I2C_Mem_Read(hi2c, MPU6050_ADDR, MPU6050_DATA_REG, 1, buf, 14, 100);
 80014a4:	2364      	movs	r3, #100	@ 0x64
 80014a6:	9302      	str	r3, [sp, #8]
 80014a8:	230e      	movs	r3, #14
 80014aa:	9301      	str	r3, [sp, #4]
 80014ac:	f107 0308 	add.w	r3, r7, #8
 80014b0:	9300      	str	r3, [sp, #0]
 80014b2:	2301      	movs	r3, #1
 80014b4:	223b      	movs	r2, #59	@ 0x3b
 80014b6:	21d0      	movs	r1, #208	@ 0xd0
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f002 f9d5 	bl	8003868 <HAL_I2C_Mem_Read>

    data->ax = (buf[0] << 8) | buf[1];
 80014be:	7a3b      	ldrb	r3, [r7, #8]
 80014c0:	021b      	lsls	r3, r3, #8
 80014c2:	b21a      	sxth	r2, r3
 80014c4:	7a7b      	ldrb	r3, [r7, #9]
 80014c6:	b21b      	sxth	r3, r3
 80014c8:	4313      	orrs	r3, r2
 80014ca:	b21a      	sxth	r2, r3
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	801a      	strh	r2, [r3, #0]
    data->ay = (buf[2] << 8) | buf[3];
 80014d0:	7abb      	ldrb	r3, [r7, #10]
 80014d2:	021b      	lsls	r3, r3, #8
 80014d4:	b21a      	sxth	r2, r3
 80014d6:	7afb      	ldrb	r3, [r7, #11]
 80014d8:	b21b      	sxth	r3, r3
 80014da:	4313      	orrs	r3, r2
 80014dc:	b21a      	sxth	r2, r3
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	805a      	strh	r2, [r3, #2]
    data->az = (buf[4] << 8) | buf[5];
 80014e2:	7b3b      	ldrb	r3, [r7, #12]
 80014e4:	021b      	lsls	r3, r3, #8
 80014e6:	b21a      	sxth	r2, r3
 80014e8:	7b7b      	ldrb	r3, [r7, #13]
 80014ea:	b21b      	sxth	r3, r3
 80014ec:	4313      	orrs	r3, r2
 80014ee:	b21a      	sxth	r2, r3
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	809a      	strh	r2, [r3, #4]

    data->gx = (buf[8] << 8) | buf[9];
 80014f4:	7c3b      	ldrb	r3, [r7, #16]
 80014f6:	021b      	lsls	r3, r3, #8
 80014f8:	b21a      	sxth	r2, r3
 80014fa:	7c7b      	ldrb	r3, [r7, #17]
 80014fc:	b21b      	sxth	r3, r3
 80014fe:	4313      	orrs	r3, r2
 8001500:	b21a      	sxth	r2, r3
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	80da      	strh	r2, [r3, #6]
    data->gy = (buf[10] << 8) | buf[11];
 8001506:	7cbb      	ldrb	r3, [r7, #18]
 8001508:	021b      	lsls	r3, r3, #8
 800150a:	b21a      	sxth	r2, r3
 800150c:	7cfb      	ldrb	r3, [r7, #19]
 800150e:	b21b      	sxth	r3, r3
 8001510:	4313      	orrs	r3, r2
 8001512:	b21a      	sxth	r2, r3
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	811a      	strh	r2, [r3, #8]
    data->gz = (buf[12] << 8) | buf[13];
 8001518:	7d3b      	ldrb	r3, [r7, #20]
 800151a:	021b      	lsls	r3, r3, #8
 800151c:	b21a      	sxth	r2, r3
 800151e:	7d7b      	ldrb	r3, [r7, #21]
 8001520:	b21b      	sxth	r3, r3
 8001522:	4313      	orrs	r3, r2
 8001524:	b21a      	sxth	r2, r3
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	815a      	strh	r2, [r3, #10]

    data->timestamp = xTaskGetTickCount();
 800152a:	f007 fc21 	bl	8008d70 <xTaskGetTickCount>
 800152e:	4602      	mov	r2, r0
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	60da      	str	r2, [r3, #12]
}
 8001534:	bf00      	nop
 8001536:	3718      	adds	r7, #24
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}

0800153c <IMU_ComputeRollPitchHeading>:
#define ACC_LSB_2G 16384.0f
#define DEG_PER_RAD 57.2957795f

void IMU_ComputeRollPitchHeading(const MPU6050_Data_t *raw,
                          IMU_Attitude_t *att)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	ed2d 8b02 	vpush	{d8}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	6039      	str	r1, [r7, #0]
    float ax = raw->ax / ACC_LSB_2G;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001550:	ee07 3a90 	vmov	s15, r3
 8001554:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001558:	eddf 6a34 	vldr	s13, [pc, #208]	@ 800162c <IMU_ComputeRollPitchHeading+0xf0>
 800155c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001560:	edc7 7a05 	vstr	s15, [r7, #20]
    float ay = raw->ay / ACC_LSB_2G;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800156a:	ee07 3a90 	vmov	s15, r3
 800156e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001572:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 800162c <IMU_ComputeRollPitchHeading+0xf0>
 8001576:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800157a:	edc7 7a04 	vstr	s15, [r7, #16]
    float az = raw->az / ACC_LSB_2G;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001584:	ee07 3a90 	vmov	s15, r3
 8001588:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800158c:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800162c <IMU_ComputeRollPitchHeading+0xf0>
 8001590:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001594:	edc7 7a03 	vstr	s15, [r7, #12]




    att->roll  = atan2f(ay, az)  * DEG_PER_RAD;
 8001598:	edd7 0a03 	vldr	s1, [r7, #12]
 800159c:	ed97 0a04 	vldr	s0, [r7, #16]
 80015a0:	f00c faa4 	bl	800daec <atan2f>
 80015a4:	eef0 7a40 	vmov.f32	s15, s0
 80015a8:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001630 <IMU_ComputeRollPitchHeading+0xf4>
 80015ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	ee17 2a90 	vmov	r2, s15
 80015b6:	601a      	str	r2, [r3, #0]
    att->pitch = atan2f(-ax, sqrtf(ay*ay + az*az)) * DEG_PER_RAD;
 80015b8:	edd7 7a05 	vldr	s15, [r7, #20]
 80015bc:	eeb1 8a67 	vneg.f32	s16, s15
 80015c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80015c4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80015c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80015cc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80015d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015d4:	eeb0 0a67 	vmov.f32	s0, s15
 80015d8:	f00c fa8a 	bl	800daf0 <sqrtf>
 80015dc:	eef0 7a40 	vmov.f32	s15, s0
 80015e0:	eef0 0a67 	vmov.f32	s1, s15
 80015e4:	eeb0 0a48 	vmov.f32	s0, s16
 80015e8:	f00c fa80 	bl	800daec <atan2f>
 80015ec:	eef0 7a40 	vmov.f32	s15, s0
 80015f0:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001630 <IMU_ComputeRollPitchHeading+0xf4>
 80015f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	ee17 2a90 	vmov	r2, s15
 80015fe:	605a      	str	r2, [r3, #4]
    att->heading = atan2f(ay, ax) * DEG_PER_RAD;
 8001600:	edd7 0a05 	vldr	s1, [r7, #20]
 8001604:	ed97 0a04 	vldr	s0, [r7, #16]
 8001608:	f00c fa70 	bl	800daec <atan2f>
 800160c:	eef0 7a40 	vmov.f32	s15, s0
 8001610:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001630 <IMU_ComputeRollPitchHeading+0xf4>
 8001614:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	ee17 2a90 	vmov	r2, s15
 800161e:	609a      	str	r2, [r3, #8]
}
 8001620:	bf00      	nop
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	ecbd 8b02 	vpop	{d8}
 800162a:	bd80      	pop	{r7, pc}
 800162c:	46800000 	.word	0x46800000
 8001630:	42652ee1 	.word	0x42652ee1

08001634 <IMU_Kalman_Init>:



void IMU_Kalman_Init(KalmanFilter *kf, float initAngle) {
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	ed87 0a00 	vstr	s0, [r7]
    kf->angle = initAngle;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	683a      	ldr	r2, [r7, #0]
 8001644:	601a      	str	r2, [r3, #0]
    kf->P = 1.0f;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800164c:	605a      	str	r2, [r3, #4]
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <IMU_Kalman_Update>:

float IMU_Kalman_Update(KalmanFilter *kf, float accAngle, float gyroRate, float dt, float Q, float R) {
 800165a:	b480      	push	{r7}
 800165c:	b089      	sub	sp, #36	@ 0x24
 800165e:	af00      	add	r7, sp, #0
 8001660:	6178      	str	r0, [r7, #20]
 8001662:	ed87 0a04 	vstr	s0, [r7, #16]
 8001666:	edc7 0a03 	vstr	s1, [r7, #12]
 800166a:	ed87 1a02 	vstr	s2, [r7, #8]
 800166e:	edc7 1a01 	vstr	s3, [r7, #4]
 8001672:	ed87 2a00 	vstr	s4, [r7]
    // 1. Predict
    kf->angle += gyroRate * dt;
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	ed97 7a03 	vldr	s14, [r7, #12]
 800167e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001682:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001686:	ee07 3a10 	vmov	s14, r3
 800168a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	ee17 2a90 	vmov	r2, s15
 8001694:	601a      	str	r2, [r3, #0]
    kf->P += Q;
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	edd7 7a01 	vldr	s15, [r7, #4]
 800169e:	ee07 3a10 	vmov	s14, r3
 80016a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	ee17 2a90 	vmov	r2, s15
 80016ac:	605a      	str	r2, [r3, #4]

    // 2. Compute Kalman Gain
    float K = kf->P / (kf->P + R);
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	685a      	ldr	r2, [r3, #4]
 80016b2:	4613      	mov	r3, r2
 80016b4:	461a      	mov	r2, r3
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	edd7 7a00 	vldr	s15, [r7]
 80016be:	ee07 3a10 	vmov	s14, r3
 80016c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016c6:	ee07 2a90 	vmov	s15, r2
 80016ca:	eec7 7a87 	vdiv.f32	s15, s15, s14
 80016ce:	edc7 7a07 	vstr	s15, [r7, #28]

    // 3. Update
    kf->angle = kf->angle + K * (accAngle - kf->angle);
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	4613      	mov	r3, r2
 80016d8:	461a      	mov	r2, r3
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	edd7 7a04 	vldr	s15, [r7, #16]
 80016e2:	ee07 3a10 	vmov	s14, r3
 80016e6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80016ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80016ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016f2:	ee07 2a10 	vmov	s14, r2
 80016f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	ee17 2a90 	vmov	r2, s15
 8001700:	601a      	str	r2, [r3, #0]
    kf->P = (1 - K) * kf->P;
 8001702:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001706:	edd7 7a07 	vldr	s15, [r7, #28]
 800170a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	ee07 3a10 	vmov	s14, r3
 8001716:	ee67 7a87 	vmul.f32	s15, s15, s14
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	ee17 2a90 	vmov	r2, s15
 8001720:	605a      	str	r2, [r3, #4]

    return kf->angle;
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	ee07 3a90 	vmov	s15, r3
}
 800172a:	eeb0 0a67 	vmov.f32	s0, s15
 800172e:	3724      	adds	r7, #36	@ 0x24
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <WatchDogInit>:
#include "main.h"

IWDG_HandleTypeDef hiwdg;

void WatchDogInit(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
	  hiwdg.Instance = IWDG;
 800173c:	4b09      	ldr	r3, [pc, #36]	@ (8001764 <WatchDogInit+0x2c>)
 800173e:	4a0a      	ldr	r2, [pc, #40]	@ (8001768 <WatchDogInit+0x30>)
 8001740:	601a      	str	r2, [r3, #0]
	  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8001742:	4b08      	ldr	r3, [pc, #32]	@ (8001764 <WatchDogInit+0x2c>)
 8001744:	2206      	movs	r2, #6
 8001746:	605a      	str	r2, [r3, #4]
	  hiwdg.Init.Reload = 4095;
 8001748:	4b06      	ldr	r3, [pc, #24]	@ (8001764 <WatchDogInit+0x2c>)
 800174a:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800174e:	609a      	str	r2, [r3, #8]
	  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001750:	4804      	ldr	r0, [pc, #16]	@ (8001764 <WatchDogInit+0x2c>)
 8001752:	f002 fe0a 	bl	800436a <HAL_IWDG_Init>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <WatchDogInit+0x28>
	  {
	    Error_Handler();
 800175c:	f000 fc1c 	bl	8001f98 <Error_Handler>
	  }
}
 8001760:	bf00      	nop
 8001762:	bd80      	pop	{r7, pc}
 8001764:	20001b38 	.word	0x20001b38
 8001768:	40003000 	.word	0x40003000

0800176c <FeedWatchdog>:
void FeedWatchdog(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8001770:	4804      	ldr	r0, [pc, #16]	@ (8001784 <FeedWatchdog+0x18>)
 8001772:	f002 fe3c 	bl	80043ee <HAL_IWDG_Refresh>
	HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8001776:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800177a:	4803      	ldr	r0, [pc, #12]	@ (8001788 <FeedWatchdog+0x1c>)
 800177c:	f001 fe1b 	bl	80033b6 <HAL_GPIO_TogglePin>
}
 8001780:	bf00      	nop
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20001b38 	.word	0x20001b38
 8001788:	40020c00 	.word	0x40020c00

0800178c <NMEA_Checksum>:
extern UART_HandleTypeDef huart2;
extern osSemaphoreId_t uartTxSem;
char nmea_buffer[128];

// XOR checksum
static uint8_t NMEA_Checksum(const char *s) {
 800178c:	b480      	push	{r7}
 800178e:	b085      	sub	sp, #20
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0;
 8001794:	2300      	movs	r3, #0
 8001796:	73fb      	strb	r3, [r7, #15]
    while(*s) {
 8001798:	e006      	b.n	80017a8 <NMEA_Checksum+0x1c>
        cs ^= *s++;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	1c5a      	adds	r2, r3, #1
 800179e:	607a      	str	r2, [r7, #4]
 80017a0:	781a      	ldrb	r2, [r3, #0]
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	4053      	eors	r3, r2
 80017a6:	73fb      	strb	r3, [r7, #15]
    while(*s) {
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d1f4      	bne.n	800179a <NMEA_Checksum+0xe>
    }
    return cs;
 80017b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3714      	adds	r7, #20
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
	...

080017c0 <Convert_Data_NMEA_Format>:

uint32_t Convert_Data_NMEA_Format(char **payload)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
	uint32_t payloadSize;
    uint8_t cs = NMEA_Checksum(*payload);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff ffdd 	bl	800178c <NMEA_Checksum>
 80017d2:	4603      	mov	r3, r0
 80017d4:	73fb      	strb	r3, [r7, #15]
    memset(nmea_buffer,0,sizeof(nmea_buffer));
 80017d6:	2280      	movs	r2, #128	@ 0x80
 80017d8:	2100      	movs	r1, #0
 80017da:	480b      	ldr	r0, [pc, #44]	@ (8001808 <Convert_Data_NMEA_Format+0x48>)
 80017dc:	f00a f8c1 	bl	800b962 <memset>
    sprintf(nmea_buffer, "$%s*%02X\r\n", *payload, cs);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	4909      	ldr	r1, [pc, #36]	@ (800180c <Convert_Data_NMEA_Format+0x4c>)
 80017e8:	4807      	ldr	r0, [pc, #28]	@ (8001808 <Convert_Data_NMEA_Format+0x48>)
 80017ea:	f00a f857 	bl	800b89c <siprintf>
    *payload = nmea_buffer;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a05      	ldr	r2, [pc, #20]	@ (8001808 <Convert_Data_NMEA_Format+0x48>)
 80017f2:	601a      	str	r2, [r3, #0]
    payloadSize = strlen(nmea_buffer);
 80017f4:	4804      	ldr	r0, [pc, #16]	@ (8001808 <Convert_Data_NMEA_Format+0x48>)
 80017f6:	f7fe fd3b 	bl	8000270 <strlen>
 80017fa:	60b8      	str	r0, [r7, #8]
    return  payloadSize;
 80017fc:	68bb      	ldr	r3, [r7, #8]
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3710      	adds	r7, #16
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20001b44 	.word	0x20001b44
 800180c:	0800df48 	.word	0x0800df48

08001810 <RingBuffer_Init>:

SemaphoreHandle_t ringTxBufWriteMutex;
SemaphoreHandle_t ringTxBufReadMutex;
RingBuffer txRingBuffer;
extern volatile bool huart2IsBusy;
void RingBuffer_Init(RingBuffer *rb) {
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
	 rb->head = 0;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2200      	movs	r2, #0
 800181c:	f883 2bb8 	strb.w	r2, [r3, #3000]	@ 0xbb8
 8001820:	2200      	movs	r2, #0
 8001822:	f883 2bb9 	strb.w	r2, [r3, #3001]	@ 0xbb9
	 rb->tail = 0;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2200      	movs	r2, #0
 800182a:	f883 2bba 	strb.w	r2, [r3, #3002]	@ 0xbba
 800182e:	2200      	movs	r2, #0
 8001830:	f883 2bbb 	strb.w	r2, [r3, #3003]	@ 0xbbb
	 memset(rb->buf, 0, UART_BUF_SIZE);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800183a:	2100      	movs	r1, #0
 800183c:	4618      	mov	r0, r3
 800183e:	f00a f890 	bl	800b962 <memset>
	 ringTxBufWriteMutex = xSemaphoreCreateMutex();
 8001842:	2001      	movs	r0, #1
 8001844:	f005 fd09 	bl	800725a <xQueueCreateMutex>
 8001848:	4603      	mov	r3, r0
 800184a:	4a06      	ldr	r2, [pc, #24]	@ (8001864 <RingBuffer_Init+0x54>)
 800184c:	6013      	str	r3, [r2, #0]
	 ringTxBufReadMutex = xSemaphoreCreateMutex();
 800184e:	2001      	movs	r0, #1
 8001850:	f005 fd03 	bl	800725a <xQueueCreateMutex>
 8001854:	4603      	mov	r3, r0
 8001856:	4a04      	ldr	r2, [pc, #16]	@ (8001868 <RingBuffer_Init+0x58>)
 8001858:	6013      	str	r3, [r2, #0]
}
 800185a:	bf00      	nop
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	20001bc4 	.word	0x20001bc4
 8001868:	20001bc8 	.word	0x20001bc8

0800186c <RingBuffer_Available>:

static uint16_t RingBuffer_Available(RingBuffer *rb) {
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
    return (rb->head + UART_BUF_SIZE - rb->tail) % UART_BUF_SIZE;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f8b3 3bb8 	ldrh.w	r3, [r3, #3000]	@ 0xbb8
 800187a:	b29b      	uxth	r3, r3
 800187c:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	f8b2 2bba 	ldrh.w	r2, [r2, #3002]	@ 0xbba
 8001886:	b292      	uxth	r2, r2
 8001888:	1a9b      	subs	r3, r3, r2
 800188a:	4a09      	ldr	r2, [pc, #36]	@ (80018b0 <RingBuffer_Available+0x44>)
 800188c:	fb82 1203 	smull	r1, r2, r2, r3
 8001890:	1191      	asrs	r1, r2, #6
 8001892:	17da      	asrs	r2, r3, #31
 8001894:	1a8a      	subs	r2, r1, r2
 8001896:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800189a:	fb01 f202 	mul.w	r2, r1, r2
 800189e:	1a9a      	subs	r2, r3, r2
 80018a0:	b293      	uxth	r3, r2
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	370c      	adds	r7, #12
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	057619f1 	.word	0x057619f1

080018b4 <RingBuffer_Space>:

static uint16_t RingBuffer_Space(RingBuffer *rb) {
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
    return (UART_BUF_SIZE - 1 - RingBuffer_Available(rb));
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f7ff ffd5 	bl	800186c <RingBuffer_Available>
 80018c2:	4603      	mov	r3, r0
 80018c4:	f5c3 633b 	rsb	r3, r3, #2992	@ 0xbb0
 80018c8:	3307      	adds	r3, #7
 80018ca:	b29b      	uxth	r3, r3
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <RingByte_Write>:

static uint8_t RingByte_Write(RingBuffer *rb, uint8_t data) {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	460b      	mov	r3, r1
 80018de:	70fb      	strb	r3, [r7, #3]
    if (RingBuffer_Space(rb) == 0) return 0; // Buffer dolu
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f7ff ffe7 	bl	80018b4 <RingBuffer_Space>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d101      	bne.n	80018f0 <RingByte_Write+0x1c>
 80018ec:	2300      	movs	r3, #0
 80018ee:	e01c      	b.n	800192a <RingByte_Write+0x56>
    rb->buf[rb->head] = data;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f8b3 3bb8 	ldrh.w	r3, [r3, #3000]	@ 0xbb8
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	4619      	mov	r1, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	78fa      	ldrb	r2, [r7, #3]
 80018fe:	545a      	strb	r2, [r3, r1]
    rb->head = (rb->head + 1) % UART_BUF_SIZE;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f8b3 3bb8 	ldrh.w	r3, [r3, #3000]	@ 0xbb8
 8001906:	b29b      	uxth	r3, r3
 8001908:	3301      	adds	r3, #1
 800190a:	4a0a      	ldr	r2, [pc, #40]	@ (8001934 <RingByte_Write+0x60>)
 800190c:	fb82 1203 	smull	r1, r2, r2, r3
 8001910:	1191      	asrs	r1, r2, #6
 8001912:	17da      	asrs	r2, r3, #31
 8001914:	1a8a      	subs	r2, r1, r2
 8001916:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800191a:	fb01 f202 	mul.w	r2, r1, r2
 800191e:	1a9a      	subs	r2, r3, r2
 8001920:	b292      	uxth	r2, r2
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f8a3 2bb8 	strh.w	r2, [r3, #3000]	@ 0xbb8
    return 1;
 8001928:	2301      	movs	r3, #1
}
 800192a:	4618      	mov	r0, r3
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	057619f1 	.word	0x057619f1

08001938 <RingBuffer_Write>:
void RingBuffer_Write(RingBuffer *rb, uint8_t* data)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
	if(huart2IsBusy) return;
 8001942:	4b1a      	ldr	r3, [pc, #104]	@ (80019ac <RingBuffer_Write+0x74>)
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	b2db      	uxtb	r3, r3
 8001948:	2b00      	cmp	r3, #0
 800194a:	d12a      	bne.n	80019a2 <RingBuffer_Write+0x6a>
    xSemaphoreTake(ringTxBufWriteMutex, portMAX_DELAY);
 800194c:	4b18      	ldr	r3, [pc, #96]	@ (80019b0 <RingBuffer_Write+0x78>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f04f 31ff 	mov.w	r1, #4294967295
 8001954:	4618      	mov	r0, r3
 8001956:	f006 f819 	bl	800798c <xQueueSemaphoreTake>
	uint8_t writtenData = 0;
 800195a:	2300      	movs	r3, #0
 800195c:	73fb      	strb	r3, [r7, #15]
	while(*data)
 800195e:	e012      	b.n	8001986 <RingBuffer_Write+0x4e>
	{
		if(RingByte_Write(rb,(*data)++))
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	1c5a      	adds	r2, r3, #1
 8001966:	b2d1      	uxtb	r1, r2
 8001968:	683a      	ldr	r2, [r7, #0]
 800196a:	7011      	strb	r1, [r2, #0]
 800196c:	4619      	mov	r1, r3
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7ff ffb0 	bl	80018d4 <RingByte_Write>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d00a      	beq.n	8001990 <RingBuffer_Write+0x58>
		{
			writtenData++;
 800197a:	7bfb      	ldrb	r3, [r7, #15]
 800197c:	3301      	adds	r3, #1
 800197e:	73fb      	strb	r3, [r7, #15]
		}
		else break;
		data++;
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	3301      	adds	r3, #1
 8001984:	603b      	str	r3, [r7, #0]
	while(*data)
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d1e8      	bne.n	8001960 <RingBuffer_Write+0x28>
 800198e:	e000      	b.n	8001992 <RingBuffer_Write+0x5a>
		else break;
 8001990:	bf00      	nop
	}
    xSemaphoreGive(ringTxBufWriteMutex);
 8001992:	4b07      	ldr	r3, [pc, #28]	@ (80019b0 <RingBuffer_Write+0x78>)
 8001994:	6818      	ldr	r0, [r3, #0]
 8001996:	2300      	movs	r3, #0
 8001998:	2200      	movs	r2, #0
 800199a:	2100      	movs	r1, #0
 800199c:	f005 fce4 	bl	8007368 <xQueueGenericSend>
 80019a0:	e000      	b.n	80019a4 <RingBuffer_Write+0x6c>
	if(huart2IsBusy) return;
 80019a2:	bf00      	nop
}
 80019a4:	3710      	adds	r7, #16
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	20001226 	.word	0x20001226
 80019b0:	20001bc4 	.word	0x20001bc4

080019b4 <RingBuffer_Read>:
uint8_t RingBuffer_Read(RingBuffer *rb, uint8_t *data) {
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
    if (RingBuffer_Available(rb) == 0) return 0; // Buffer bo
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f7ff ff54 	bl	800186c <RingBuffer_Available>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d101      	bne.n	80019ce <RingBuffer_Read+0x1a>
 80019ca:	2300      	movs	r3, #0
 80019cc:	e01d      	b.n	8001a0a <RingBuffer_Read+0x56>
    *data = rb->buf[rb->tail];
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f8b3 3bba 	ldrh.w	r3, [r3, #3002]	@ 0xbba
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	461a      	mov	r2, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	5c9a      	ldrb	r2, [r3, r2]
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	701a      	strb	r2, [r3, #0]
    rb->tail = (rb->tail + 1) % UART_BUF_SIZE;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f8b3 3bba 	ldrh.w	r3, [r3, #3002]	@ 0xbba
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	3301      	adds	r3, #1
 80019ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001a14 <RingBuffer_Read+0x60>)
 80019ec:	fb82 1203 	smull	r1, r2, r2, r3
 80019f0:	1191      	asrs	r1, r2, #6
 80019f2:	17da      	asrs	r2, r3, #31
 80019f4:	1a8a      	subs	r2, r1, r2
 80019f6:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 80019fa:	fb01 f202 	mul.w	r2, r1, r2
 80019fe:	1a9a      	subs	r2, r3, r2
 8001a00:	b292      	uxth	r2, r2
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	f8a3 2bba 	strh.w	r2, [r3, #3002]	@ 0xbba
    return 1;
 8001a08:	2301      	movs	r3, #1
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	057619f1 	.word	0x057619f1

08001a18 <UART_Send_DMA_FromRingBuffer>:

uint16_t UART_Send_DMA_FromRingBuffer(uint8_t* dmaBuf)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
	uint16_t dmaBufSize = 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	81bb      	strh	r3, [r7, #12]
    if(HAL_UART_GetState(&huart2) == HAL_UART_STATE_BUSY_TX) return 0;
 8001a24:	481c      	ldr	r0, [pc, #112]	@ (8001a98 <UART_Send_DMA_FromRingBuffer+0x80>)
 8001a26:	f003 fd35 	bl	8005494 <HAL_UART_GetState>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b21      	cmp	r3, #33	@ 0x21
 8001a2e:	d101      	bne.n	8001a34 <UART_Send_DMA_FromRingBuffer+0x1c>
 8001a30:	2300      	movs	r3, #0
 8001a32:	e02d      	b.n	8001a90 <UART_Send_DMA_FromRingBuffer+0x78>
    xSemaphoreTake(ringTxBufReadMutex, portMAX_DELAY);
 8001a34:	4b19      	ldr	r3, [pc, #100]	@ (8001a9c <UART_Send_DMA_FromRingBuffer+0x84>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f04f 31ff 	mov.w	r1, #4294967295
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f005 ffa5 	bl	800798c <xQueueSemaphoreTake>
    if(RingBuffer_Available(&txRingBuffer) == 0) return 0;
 8001a42:	4817      	ldr	r0, [pc, #92]	@ (8001aa0 <UART_Send_DMA_FromRingBuffer+0x88>)
 8001a44:	f7ff ff12 	bl	800186c <RingBuffer_Available>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <UART_Send_DMA_FromRingBuffer+0x3a>
 8001a4e:	2300      	movs	r3, #0
 8001a50:	e01e      	b.n	8001a90 <UART_Send_DMA_FromRingBuffer+0x78>

    uint16_t i = 0;
 8001a52:	2300      	movs	r3, #0
 8001a54:	81fb      	strh	r3, [r7, #14]

    while(i < UART_BUF_SIZE && RingBuffer_Read(&txRingBuffer, &dmaBuf[i])) {
 8001a56:	e002      	b.n	8001a5e <UART_Send_DMA_FromRingBuffer+0x46>
        i++;
 8001a58:	89fb      	ldrh	r3, [r7, #14]
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	81fb      	strh	r3, [r7, #14]
    while(i < UART_BUF_SIZE && RingBuffer_Read(&txRingBuffer, &dmaBuf[i])) {
 8001a5e:	89fb      	ldrh	r3, [r7, #14]
 8001a60:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d809      	bhi.n	8001a7c <UART_Send_DMA_FromRingBuffer+0x64>
 8001a68:	89fb      	ldrh	r3, [r7, #14]
 8001a6a:	687a      	ldr	r2, [r7, #4]
 8001a6c:	4413      	add	r3, r2
 8001a6e:	4619      	mov	r1, r3
 8001a70:	480b      	ldr	r0, [pc, #44]	@ (8001aa0 <UART_Send_DMA_FromRingBuffer+0x88>)
 8001a72:	f7ff ff9f 	bl	80019b4 <RingBuffer_Read>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d1ed      	bne.n	8001a58 <UART_Send_DMA_FromRingBuffer+0x40>
    }
    dmaBufSize = i;
 8001a7c:	89fb      	ldrh	r3, [r7, #14]
 8001a7e:	81bb      	strh	r3, [r7, #12]
    xSemaphoreGive(ringTxBufReadMutex);
 8001a80:	4b06      	ldr	r3, [pc, #24]	@ (8001a9c <UART_Send_DMA_FromRingBuffer+0x84>)
 8001a82:	6818      	ldr	r0, [r3, #0]
 8001a84:	2300      	movs	r3, #0
 8001a86:	2200      	movs	r2, #0
 8001a88:	2100      	movs	r1, #0
 8001a8a:	f005 fc6d 	bl	8007368 <xQueueGenericSend>
    return dmaBufSize;
 8001a8e:	89bb      	ldrh	r3, [r7, #12]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3710      	adds	r7, #16
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	20001234 	.word	0x20001234
 8001a9c:	20001bc8 	.word	0x20001bc8
 8001aa0:	20001bcc 	.word	0x20001bcc

08001aa4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001aa8:	f000 fd4a 	bl	8002540 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001aac:	f000 f81a 	bl	8001ae4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ab0:	f000 f926 	bl	8001d00 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001ab4:	f000 f882 	bl	8001bbc <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001ab8:	f000 f8ae 	bl	8001c18 <MX_USART2_UART_Init>
  HAL_UART_MspInit(&huart2);
 8001abc:	4808      	ldr	r0, [pc, #32]	@ (8001ae0 <main+0x3c>)
 8001abe:	f000 fae5 	bl	800208c <HAL_UART_MspInit>
  MX_DMA_Init();
 8001ac2:	f000 f8f5 	bl	8001cb0 <MX_DMA_Init>
  /* USER CODE BEGIN 2 */
  Com_Talks_Init();
 8001ac6:	f7ff fa97 	bl	8000ff8 <Com_Talks_Init>
  IMU_Talks_Init();
 8001aca:	f7ff fbb7 	bl	800123c <IMU_Talks_Init>
#ifdef IWDG_ENABLE
  SystemTalks_Init();
 8001ace:	f7ff fc09 	bl	80012e4 <SystemTalks_Init>
#endif
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001ad2:	f004 fb59 	bl	8006188 <osKernelInitialize>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001ad6:	f004 fb7b 	bl	80061d0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001ada:	bf00      	nop
 8001adc:	e7fd      	b.n	8001ada <main+0x36>
 8001ade:	bf00      	nop
 8001ae0:	20001234 	.word	0x20001234

08001ae4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b094      	sub	sp, #80	@ 0x50
 8001ae8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aea:	f107 0320 	add.w	r3, r7, #32
 8001aee:	2230      	movs	r2, #48	@ 0x30
 8001af0:	2100      	movs	r1, #0
 8001af2:	4618      	mov	r0, r3
 8001af4:	f009 ff35 	bl	800b962 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001af8:	f107 030c 	add.w	r3, r7, #12
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
 8001b02:	609a      	str	r2, [r3, #8]
 8001b04:	60da      	str	r2, [r3, #12]
 8001b06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60bb      	str	r3, [r7, #8]
 8001b0c:	4b29      	ldr	r3, [pc, #164]	@ (8001bb4 <SystemClock_Config+0xd0>)
 8001b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b10:	4a28      	ldr	r2, [pc, #160]	@ (8001bb4 <SystemClock_Config+0xd0>)
 8001b12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b16:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b18:	4b26      	ldr	r3, [pc, #152]	@ (8001bb4 <SystemClock_Config+0xd0>)
 8001b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b24:	2300      	movs	r3, #0
 8001b26:	607b      	str	r3, [r7, #4]
 8001b28:	4b23      	ldr	r3, [pc, #140]	@ (8001bb8 <SystemClock_Config+0xd4>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a22      	ldr	r2, [pc, #136]	@ (8001bb8 <SystemClock_Config+0xd4>)
 8001b2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b32:	6013      	str	r3, [r2, #0]
 8001b34:	4b20      	ldr	r3, [pc, #128]	@ (8001bb8 <SystemClock_Config+0xd4>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b3c:	607b      	str	r3, [r7, #4]
 8001b3e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001b40:	230a      	movs	r3, #10
 8001b42:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b44:	2301      	movs	r3, #1
 8001b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b48:	2310      	movs	r3, #16
 8001b4a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b50:	2302      	movs	r3, #2
 8001b52:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b54:	2300      	movs	r3, #0
 8001b56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b58:	2308      	movs	r3, #8
 8001b5a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001b5c:	2348      	movs	r3, #72	@ 0x48
 8001b5e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b60:	2302      	movs	r3, #2
 8001b62:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001b64:	2307      	movs	r3, #7
 8001b66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b68:	f107 0320 	add.w	r3, r7, #32
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f002 fc4f 	bl	8004410 <HAL_RCC_OscConfig>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001b78:	f000 fa0e 	bl	8001f98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b7c:	230f      	movs	r3, #15
 8001b7e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b80:	2302      	movs	r3, #2
 8001b82:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b84:	2300      	movs	r3, #0
 8001b86:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b8c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b92:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b94:	f107 030c 	add.w	r3, r7, #12
 8001b98:	2102      	movs	r1, #2
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f002 feb0 	bl	8004900 <HAL_RCC_ClockConfig>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001ba6:	f000 f9f7 	bl	8001f98 <Error_Handler>
  }
}
 8001baa:	bf00      	nop
 8001bac:	3750      	adds	r7, #80	@ 0x50
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	40023800 	.word	0x40023800
 8001bb8:	40007000 	.word	0x40007000

08001bbc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001bc0:	4b12      	ldr	r3, [pc, #72]	@ (8001c0c <MX_I2C1_Init+0x50>)
 8001bc2:	4a13      	ldr	r2, [pc, #76]	@ (8001c10 <MX_I2C1_Init+0x54>)
 8001bc4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001bc6:	4b11      	ldr	r3, [pc, #68]	@ (8001c0c <MX_I2C1_Init+0x50>)
 8001bc8:	4a12      	ldr	r2, [pc, #72]	@ (8001c14 <MX_I2C1_Init+0x58>)
 8001bca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bcc:	4b0f      	ldr	r3, [pc, #60]	@ (8001c0c <MX_I2C1_Init+0x50>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8001c0c <MX_I2C1_Init+0x50>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001c0c <MX_I2C1_Init+0x50>)
 8001bda:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001bde:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001be0:	4b0a      	ldr	r3, [pc, #40]	@ (8001c0c <MX_I2C1_Init+0x50>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001be6:	4b09      	ldr	r3, [pc, #36]	@ (8001c0c <MX_I2C1_Init+0x50>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bec:	4b07      	ldr	r3, [pc, #28]	@ (8001c0c <MX_I2C1_Init+0x50>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bf2:	4b06      	ldr	r3, [pc, #24]	@ (8001c0c <MX_I2C1_Init+0x50>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bf8:	4804      	ldr	r0, [pc, #16]	@ (8001c0c <MX_I2C1_Init+0x50>)
 8001bfa:	f001 fbf7 	bl	80033ec <HAL_I2C_Init>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c04:	f000 f9c8 	bl	8001f98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c08:	bf00      	nop
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20002788 	.word	0x20002788
 8001c10:	40005400 	.word	0x40005400
 8001c14:	000186a0 	.word	0x000186a0

08001c18 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  __HAL_RCC_USART2_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	607b      	str	r3, [r7, #4]
 8001c22:	4b20      	ldr	r3, [pc, #128]	@ (8001ca4 <MX_USART2_UART_Init+0x8c>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c26:	4a1f      	ldr	r2, [pc, #124]	@ (8001ca4 <MX_USART2_UART_Init+0x8c>)
 8001c28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c2e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ca4 <MX_USART2_UART_Init+0x8c>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c36:	607b      	str	r3, [r7, #4]
 8001c38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	603b      	str	r3, [r7, #0]
 8001c3e:	4b19      	ldr	r3, [pc, #100]	@ (8001ca4 <MX_USART2_UART_Init+0x8c>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c42:	4a18      	ldr	r2, [pc, #96]	@ (8001ca4 <MX_USART2_UART_Init+0x8c>)
 8001c44:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c4a:	4b16      	ldr	r3, [pc, #88]	@ (8001ca4 <MX_USART2_UART_Init+0x8c>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c52:	603b      	str	r3, [r7, #0]
 8001c54:	683b      	ldr	r3, [r7, #0]

  huart2.Instance = USART2;
 8001c56:	4b14      	ldr	r3, [pc, #80]	@ (8001ca8 <MX_USART2_UART_Init+0x90>)
 8001c58:	4a14      	ldr	r2, [pc, #80]	@ (8001cac <MX_USART2_UART_Init+0x94>)
 8001c5a:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c5c:	4b12      	ldr	r3, [pc, #72]	@ (8001ca8 <MX_USART2_UART_Init+0x90>)
 8001c5e:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c62:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c64:	4b10      	ldr	r3, [pc, #64]	@ (8001ca8 <MX_USART2_UART_Init+0x90>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca8 <MX_USART2_UART_Init+0x90>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c70:	4b0d      	ldr	r3, [pc, #52]	@ (8001ca8 <MX_USART2_UART_Init+0x90>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c76:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca8 <MX_USART2_UART_Init+0x90>)
 8001c78:	220c      	movs	r2, #12
 8001c7a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca8 <MX_USART2_UART_Init+0x90>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 8001c82:	4b09      	ldr	r3, [pc, #36]	@ (8001ca8 <MX_USART2_UART_Init+0x90>)
 8001c84:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c8a:	4807      	ldr	r0, [pc, #28]	@ (8001ca8 <MX_USART2_UART_Init+0x90>)
 8001c8c:	f003 f858 	bl	8004d40 <HAL_UART_Init>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_USART2_UART_Init+0x82>
  {
    Error_Handler();
 8001c96:	f000 f97f 	bl	8001f98 <Error_Handler>

  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c9a:	bf00      	nop
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40023800 	.word	0x40023800
 8001ca8:	20001234 	.word	0x20001234
 8001cac:	40004400 	.word	0x40004400

08001cb0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	607b      	str	r3, [r7, #4]
 8001cba:	4b10      	ldr	r3, [pc, #64]	@ (8001cfc <MX_DMA_Init+0x4c>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cbe:	4a0f      	ldr	r2, [pc, #60]	@ (8001cfc <MX_DMA_Init+0x4c>)
 8001cc0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001cc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8001cfc <MX_DMA_Init+0x4c>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cce:	607b      	str	r3, [r7, #4]
 8001cd0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 10, 0);
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	210a      	movs	r1, #10
 8001cd6:	2010      	movs	r0, #16
 8001cd8:	f000 fd7f 	bl	80027da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001cdc:	2010      	movs	r0, #16
 8001cde:	f000 fd98 	bl	8002812 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 10, 0);
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	210a      	movs	r1, #10
 8001ce6:	2011      	movs	r0, #17
 8001ce8:	f000 fd77 	bl	80027da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001cec:	2011      	movs	r0, #17
 8001cee:	f000 fd90 	bl	8002812 <HAL_NVIC_EnableIRQ>

}
 8001cf2:	bf00      	nop
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40023800 	.word	0x40023800

08001d00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b08c      	sub	sp, #48	@ 0x30
 8001d04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d06:	f107 031c 	add.w	r3, r7, #28
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	601a      	str	r2, [r3, #0]
 8001d0e:	605a      	str	r2, [r3, #4]
 8001d10:	609a      	str	r2, [r3, #8]
 8001d12:	60da      	str	r2, [r3, #12]
 8001d14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	61bb      	str	r3, [r7, #24]
 8001d1a:	4b99      	ldr	r3, [pc, #612]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1e:	4a98      	ldr	r2, [pc, #608]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001d20:	f043 0310 	orr.w	r3, r3, #16
 8001d24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d26:	4b96      	ldr	r3, [pc, #600]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2a:	f003 0310 	and.w	r3, r3, #16
 8001d2e:	61bb      	str	r3, [r7, #24]
 8001d30:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d32:	2300      	movs	r3, #0
 8001d34:	617b      	str	r3, [r7, #20]
 8001d36:	4b92      	ldr	r3, [pc, #584]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3a:	4a91      	ldr	r2, [pc, #580]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001d3c:	f043 0304 	orr.w	r3, r3, #4
 8001d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d42:	4b8f      	ldr	r3, [pc, #572]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d46:	f003 0304 	and.w	r3, r3, #4
 8001d4a:	617b      	str	r3, [r7, #20]
 8001d4c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d4e:	2300      	movs	r3, #0
 8001d50:	613b      	str	r3, [r7, #16]
 8001d52:	4b8b      	ldr	r3, [pc, #556]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d56:	4a8a      	ldr	r2, [pc, #552]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001d58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d5e:	4b88      	ldr	r3, [pc, #544]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d66:	613b      	str	r3, [r7, #16]
 8001d68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	4b84      	ldr	r3, [pc, #528]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d72:	4a83      	ldr	r2, [pc, #524]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001d74:	f043 0301 	orr.w	r3, r3, #1
 8001d78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d7a:	4b81      	ldr	r3, [pc, #516]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7e:	f003 0301 	and.w	r3, r3, #1
 8001d82:	60fb      	str	r3, [r7, #12]
 8001d84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	60bb      	str	r3, [r7, #8]
 8001d8a:	4b7d      	ldr	r3, [pc, #500]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8e:	4a7c      	ldr	r2, [pc, #496]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001d90:	f043 0302 	orr.w	r3, r3, #2
 8001d94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d96:	4b7a      	ldr	r3, [pc, #488]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9a:	f003 0302 	and.w	r3, r3, #2
 8001d9e:	60bb      	str	r3, [r7, #8]
 8001da0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	607b      	str	r3, [r7, #4]
 8001da6:	4b76      	ldr	r3, [pc, #472]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001daa:	4a75      	ldr	r2, [pc, #468]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001dac:	f043 0308 	orr.w	r3, r3, #8
 8001db0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001db2:	4b73      	ldr	r3, [pc, #460]	@ (8001f80 <MX_GPIO_Init+0x280>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db6:	f003 0308 	and.w	r3, r3, #8
 8001dba:	607b      	str	r3, [r7, #4]
 8001dbc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	2108      	movs	r1, #8
 8001dc2:	4870      	ldr	r0, [pc, #448]	@ (8001f84 <MX_GPIO_Init+0x284>)
 8001dc4:	f001 fade 	bl	8003384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001dc8:	2201      	movs	r2, #1
 8001dca:	2101      	movs	r1, #1
 8001dcc:	486e      	ldr	r0, [pc, #440]	@ (8001f88 <MX_GPIO_Init+0x288>)
 8001dce:	f001 fad9 	bl	8003384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001dd8:	486c      	ldr	r0, [pc, #432]	@ (8001f8c <MX_GPIO_Init+0x28c>)
 8001dda:	f001 fad3 	bl	8003384 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001dde:	2308      	movs	r3, #8
 8001de0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001de2:	2301      	movs	r3, #1
 8001de4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de6:	2300      	movs	r3, #0
 8001de8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dea:	2300      	movs	r3, #0
 8001dec:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001dee:	f107 031c 	add.w	r3, r7, #28
 8001df2:	4619      	mov	r1, r3
 8001df4:	4863      	ldr	r0, [pc, #396]	@ (8001f84 <MX_GPIO_Init+0x284>)
 8001df6:	f001 f929 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e02:	2300      	movs	r3, #0
 8001e04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e06:	2300      	movs	r3, #0
 8001e08:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001e0a:	f107 031c 	add.w	r3, r7, #28
 8001e0e:	4619      	mov	r1, r3
 8001e10:	485d      	ldr	r0, [pc, #372]	@ (8001f88 <MX_GPIO_Init+0x288>)
 8001e12:	f001 f91b 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001e16:	2308      	movs	r3, #8
 8001e18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e22:	2300      	movs	r3, #0
 8001e24:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e26:	2305      	movs	r3, #5
 8001e28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001e2a:	f107 031c 	add.w	r3, r7, #28
 8001e2e:	4619      	mov	r1, r3
 8001e30:	4855      	ldr	r0, [pc, #340]	@ (8001f88 <MX_GPIO_Init+0x288>)
 8001e32:	f001 f90b 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001e36:	2301      	movs	r3, #1
 8001e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e3a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001e3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e44:	f107 031c 	add.w	r3, r7, #28
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4851      	ldr	r0, [pc, #324]	@ (8001f90 <MX_GPIO_Init+0x290>)
 8001e4c:	f001 f8fe 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001e50:	2310      	movs	r3, #16
 8001e52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e54:	2302      	movs	r3, #2
 8001e56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e60:	2306      	movs	r3, #6
 8001e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001e64:	f107 031c 	add.w	r3, r7, #28
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4849      	ldr	r0, [pc, #292]	@ (8001f90 <MX_GPIO_Init+0x290>)
 8001e6c:	f001 f8ee 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001e70:	23e0      	movs	r3, #224	@ 0xe0
 8001e72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e74:	2302      	movs	r3, #2
 8001e76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e80:	2305      	movs	r3, #5
 8001e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e84:	f107 031c 	add.w	r3, r7, #28
 8001e88:	4619      	mov	r1, r3
 8001e8a:	4841      	ldr	r0, [pc, #260]	@ (8001f90 <MX_GPIO_Init+0x290>)
 8001e8c:	f001 f8de 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001e90:	2304      	movs	r3, #4
 8001e92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e94:	2300      	movs	r3, #0
 8001e96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001e9c:	f107 031c 	add.w	r3, r7, #28
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	483c      	ldr	r0, [pc, #240]	@ (8001f94 <MX_GPIO_Init+0x294>)
 8001ea4:	f001 f8d2 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001ea8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001eac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eae:	2302      	movs	r3, #2
 8001eb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001eba:	2305      	movs	r3, #5
 8001ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001ebe:	f107 031c 	add.w	r3, r7, #28
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	4833      	ldr	r0, [pc, #204]	@ (8001f94 <MX_GPIO_Init+0x294>)
 8001ec6:	f001 f8c1 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001eca:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001ece:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001edc:	f107 031c 	add.w	r3, r7, #28
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	482a      	ldr	r0, [pc, #168]	@ (8001f8c <MX_GPIO_Init+0x28c>)
 8001ee4:	f001 f8b2 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001ee8:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001eec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eee:	2302      	movs	r3, #2
 8001ef0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001efa:	2306      	movs	r3, #6
 8001efc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001efe:	f107 031c 	add.w	r3, r7, #28
 8001f02:	4619      	mov	r1, r3
 8001f04:	4820      	ldr	r0, [pc, #128]	@ (8001f88 <MX_GPIO_Init+0x288>)
 8001f06:	f001 f8a1 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8001f0a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f10:	2300      	movs	r3, #0
 8001f12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f14:	2300      	movs	r3, #0
 8001f16:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8001f18:	f107 031c 	add.w	r3, r7, #28
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	481c      	ldr	r0, [pc, #112]	@ (8001f90 <MX_GPIO_Init+0x290>)
 8001f20:	f001 f894 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8001f24:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001f28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f32:	2300      	movs	r3, #0
 8001f34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001f36:	230a      	movs	r3, #10
 8001f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3a:	f107 031c 	add.w	r3, r7, #28
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4813      	ldr	r0, [pc, #76]	@ (8001f90 <MX_GPIO_Init+0x290>)
 8001f42:	f001 f883 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001f46:	2320      	movs	r3, #32
 8001f48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001f52:	f107 031c 	add.w	r3, r7, #28
 8001f56:	4619      	mov	r1, r3
 8001f58:	480c      	ldr	r0, [pc, #48]	@ (8001f8c <MX_GPIO_Init+0x28c>)
 8001f5a:	f001 f877 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001f5e:	2302      	movs	r3, #2
 8001f60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001f62:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001f66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001f6c:	f107 031c 	add.w	r3, r7, #28
 8001f70:	4619      	mov	r1, r3
 8001f72:	4804      	ldr	r0, [pc, #16]	@ (8001f84 <MX_GPIO_Init+0x284>)
 8001f74:	f001 f86a 	bl	800304c <HAL_GPIO_Init>

}
 8001f78:	bf00      	nop
 8001f7a:	3730      	adds	r7, #48	@ 0x30
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	40023800 	.word	0x40023800
 8001f84:	40021000 	.word	0x40021000
 8001f88:	40020800 	.word	0x40020800
 8001f8c:	40020c00 	.word	0x40020c00
 8001f90:	40020000 	.word	0x40020000
 8001f94:	40020400 	.word	0x40020400

08001f98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f9c:	b672      	cpsid	i
}
 8001f9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fa0:	bf00      	nop
 8001fa2:	e7fd      	b.n	8001fa0 <Error_Handler+0x8>

08001fa4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	607b      	str	r3, [r7, #4]
 8001fae:	4b12      	ldr	r3, [pc, #72]	@ (8001ff8 <HAL_MspInit+0x54>)
 8001fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb2:	4a11      	ldr	r2, [pc, #68]	@ (8001ff8 <HAL_MspInit+0x54>)
 8001fb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fba:	4b0f      	ldr	r3, [pc, #60]	@ (8001ff8 <HAL_MspInit+0x54>)
 8001fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fc2:	607b      	str	r3, [r7, #4]
 8001fc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	603b      	str	r3, [r7, #0]
 8001fca:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff8 <HAL_MspInit+0x54>)
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fce:	4a0a      	ldr	r2, [pc, #40]	@ (8001ff8 <HAL_MspInit+0x54>)
 8001fd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fd6:	4b08      	ldr	r3, [pc, #32]	@ (8001ff8 <HAL_MspInit+0x54>)
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fde:	603b      	str	r3, [r7, #0]
 8001fe0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	210f      	movs	r1, #15
 8001fe6:	f06f 0001 	mvn.w	r0, #1
 8001fea:	f000 fbf6 	bl	80027da <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	40023800 	.word	0x40023800

08001ffc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b08a      	sub	sp, #40	@ 0x28
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002004:	f107 0314 	add.w	r3, r7, #20
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]
 800200c:	605a      	str	r2, [r3, #4]
 800200e:	609a      	str	r2, [r3, #8]
 8002010:	60da      	str	r2, [r3, #12]
 8002012:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a19      	ldr	r2, [pc, #100]	@ (8002080 <HAL_I2C_MspInit+0x84>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d12c      	bne.n	8002078 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800201e:	2300      	movs	r3, #0
 8002020:	613b      	str	r3, [r7, #16]
 8002022:	4b18      	ldr	r3, [pc, #96]	@ (8002084 <HAL_I2C_MspInit+0x88>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002026:	4a17      	ldr	r2, [pc, #92]	@ (8002084 <HAL_I2C_MspInit+0x88>)
 8002028:	f043 0302 	orr.w	r3, r3, #2
 800202c:	6313      	str	r3, [r2, #48]	@ 0x30
 800202e:	4b15      	ldr	r3, [pc, #84]	@ (8002084 <HAL_I2C_MspInit+0x88>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002032:	f003 0302 	and.w	r3, r3, #2
 8002036:	613b      	str	r3, [r7, #16]
 8002038:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800203a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800203e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002040:	2312      	movs	r3, #18
 8002042:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002044:	2300      	movs	r3, #0
 8002046:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002048:	2300      	movs	r3, #0
 800204a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800204c:	2304      	movs	r3, #4
 800204e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002050:	f107 0314 	add.w	r3, r7, #20
 8002054:	4619      	mov	r1, r3
 8002056:	480c      	ldr	r0, [pc, #48]	@ (8002088 <HAL_I2C_MspInit+0x8c>)
 8002058:	f000 fff8 	bl	800304c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800205c:	2300      	movs	r3, #0
 800205e:	60fb      	str	r3, [r7, #12]
 8002060:	4b08      	ldr	r3, [pc, #32]	@ (8002084 <HAL_I2C_MspInit+0x88>)
 8002062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002064:	4a07      	ldr	r2, [pc, #28]	@ (8002084 <HAL_I2C_MspInit+0x88>)
 8002066:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800206a:	6413      	str	r3, [r2, #64]	@ 0x40
 800206c:	4b05      	ldr	r3, [pc, #20]	@ (8002084 <HAL_I2C_MspInit+0x88>)
 800206e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002070:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002074:	60fb      	str	r3, [r7, #12]
 8002076:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002078:	bf00      	nop
 800207a:	3728      	adds	r7, #40	@ 0x28
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	40005400 	.word	0x40005400
 8002084:	40023800 	.word	0x40023800
 8002088:	40020400 	.word	0x40020400

0800208c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b08a      	sub	sp, #40	@ 0x28
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002094:	f107 0314 	add.w	r3, r7, #20
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	605a      	str	r2, [r3, #4]
 800209e:	609a      	str	r2, [r3, #8]
 80020a0:	60da      	str	r2, [r3, #12]
 80020a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a58      	ldr	r2, [pc, #352]	@ (800220c <HAL_UART_MspInit+0x180>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	f040 80a9 	bne.w	8002202 <HAL_UART_MspInit+0x176>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020b0:	2300      	movs	r3, #0
 80020b2:	613b      	str	r3, [r7, #16]
 80020b4:	4b56      	ldr	r3, [pc, #344]	@ (8002210 <HAL_UART_MspInit+0x184>)
 80020b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b8:	4a55      	ldr	r2, [pc, #340]	@ (8002210 <HAL_UART_MspInit+0x184>)
 80020ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020be:	6413      	str	r3, [r2, #64]	@ 0x40
 80020c0:	4b53      	ldr	r3, [pc, #332]	@ (8002210 <HAL_UART_MspInit+0x184>)
 80020c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020c8:	613b      	str	r3, [r7, #16]
 80020ca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020cc:	2300      	movs	r3, #0
 80020ce:	60fb      	str	r3, [r7, #12]
 80020d0:	4b4f      	ldr	r3, [pc, #316]	@ (8002210 <HAL_UART_MspInit+0x184>)
 80020d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d4:	4a4e      	ldr	r2, [pc, #312]	@ (8002210 <HAL_UART_MspInit+0x184>)
 80020d6:	f043 0301 	orr.w	r3, r3, #1
 80020da:	6313      	str	r3, [r2, #48]	@ 0x30
 80020dc:	4b4c      	ldr	r3, [pc, #304]	@ (8002210 <HAL_UART_MspInit+0x184>)
 80020de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e0:	f003 0301 	and.w	r3, r3, #1
 80020e4:	60fb      	str	r3, [r7, #12]
 80020e6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80020e8:	230c      	movs	r3, #12
 80020ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ec:	2302      	movs	r3, #2
 80020ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f0:	2300      	movs	r3, #0
 80020f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f4:	2303      	movs	r3, #3
 80020f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020f8:	2307      	movs	r3, #7
 80020fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020fc:	f107 0314 	add.w	r3, r7, #20
 8002100:	4619      	mov	r1, r3
 8002102:	4844      	ldr	r0, [pc, #272]	@ (8002214 <HAL_UART_MspInit+0x188>)
 8002104:	f000 ffa2 	bl	800304c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002108:	4b43      	ldr	r3, [pc, #268]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 800210a:	4a44      	ldr	r2, [pc, #272]	@ (800221c <HAL_UART_MspInit+0x190>)
 800210c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800210e:	4b42      	ldr	r3, [pc, #264]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 8002110:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002114:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002116:	4b40      	ldr	r3, [pc, #256]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 8002118:	2200      	movs	r2, #0
 800211a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800211c:	4b3e      	ldr	r3, [pc, #248]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 800211e:	2200      	movs	r2, #0
 8002120:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002122:	4b3d      	ldr	r3, [pc, #244]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 8002124:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002128:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800212a:	4b3b      	ldr	r3, [pc, #236]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 800212c:	2200      	movs	r2, #0
 800212e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002130:	4b39      	ldr	r3, [pc, #228]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 8002132:	2200      	movs	r2, #0
 8002134:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002136:	4b38      	ldr	r3, [pc, #224]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 8002138:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800213c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800213e:	4b36      	ldr	r3, [pc, #216]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 8002140:	2200      	movs	r2, #0
 8002142:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002144:	4b34      	ldr	r3, [pc, #208]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 8002146:	2200      	movs	r2, #0
 8002148:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800214a:	4833      	ldr	r0, [pc, #204]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 800214c:	f000 fb7c 	bl	8002848 <HAL_DMA_Init>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002156:	f7ff ff1f 	bl	8001f98 <Error_Handler>
    }
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 800215a:	4b2f      	ldr	r3, [pc, #188]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	4b2d      	ldr	r3, [pc, #180]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f042 0208 	orr.w	r2, r2, #8
 8002168:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_TC);
 800216a:	4b2b      	ldr	r3, [pc, #172]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	4b29      	ldr	r3, [pc, #164]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f042 0210 	orr.w	r2, r2, #16
 8002178:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_TE);
 800217a:	4b27      	ldr	r3, [pc, #156]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	4b25      	ldr	r3, [pc, #148]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f042 0204 	orr.w	r2, r2, #4
 8002188:	601a      	str	r2, [r3, #0]

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a22      	ldr	r2, [pc, #136]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 800218e:	639a      	str	r2, [r3, #56]	@ 0x38
 8002190:	4a21      	ldr	r2, [pc, #132]	@ (8002218 <HAL_UART_MspInit+0x18c>)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002196:	4b22      	ldr	r3, [pc, #136]	@ (8002220 <HAL_UART_MspInit+0x194>)
 8002198:	4a22      	ldr	r2, [pc, #136]	@ (8002224 <HAL_UART_MspInit+0x198>)
 800219a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800219c:	4b20      	ldr	r3, [pc, #128]	@ (8002220 <HAL_UART_MspInit+0x194>)
 800219e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80021a2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021a4:	4b1e      	ldr	r3, [pc, #120]	@ (8002220 <HAL_UART_MspInit+0x194>)
 80021a6:	2240      	movs	r2, #64	@ 0x40
 80021a8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021aa:	4b1d      	ldr	r3, [pc, #116]	@ (8002220 <HAL_UART_MspInit+0x194>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80021b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002220 <HAL_UART_MspInit+0x194>)
 80021b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021b6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021b8:	4b19      	ldr	r3, [pc, #100]	@ (8002220 <HAL_UART_MspInit+0x194>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021be:	4b18      	ldr	r3, [pc, #96]	@ (8002220 <HAL_UART_MspInit+0x194>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80021c4:	4b16      	ldr	r3, [pc, #88]	@ (8002220 <HAL_UART_MspInit+0x194>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80021ca:	4b15      	ldr	r3, [pc, #84]	@ (8002220 <HAL_UART_MspInit+0x194>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021d0:	4b13      	ldr	r3, [pc, #76]	@ (8002220 <HAL_UART_MspInit+0x194>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80021d6:	4812      	ldr	r0, [pc, #72]	@ (8002220 <HAL_UART_MspInit+0x194>)
 80021d8:	f000 fb36 	bl	8002848 <HAL_DMA_Init>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <HAL_UART_MspInit+0x15a>
    {
      Error_Handler();
 80021e2:	f7ff fed9 	bl	8001f98 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002220 <HAL_UART_MspInit+0x194>)
 80021ea:	635a      	str	r2, [r3, #52]	@ 0x34
 80021ec:	4a0c      	ldr	r2, [pc, #48]	@ (8002220 <HAL_UART_MspInit+0x194>)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80021f2:	2200      	movs	r2, #0
 80021f4:	2105      	movs	r1, #5
 80021f6:	2026      	movs	r0, #38	@ 0x26
 80021f8:	f000 faef 	bl	80027da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80021fc:	2026      	movs	r0, #38	@ 0x26
 80021fe:	f000 fb08 	bl	8002812 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002202:	bf00      	nop
 8002204:	3728      	adds	r7, #40	@ 0x28
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40004400 	.word	0x40004400
 8002210:	40023800 	.word	0x40023800
 8002214:	40020000 	.word	0x40020000
 8002218:	20001278 	.word	0x20001278
 800221c:	40026088 	.word	0x40026088
 8002220:	200012d8 	.word	0x200012d8
 8002224:	400260a0 	.word	0x400260a0

08002228 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800222c:	f3bf 8f4f 	dsb	sy
}
 8002230:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002232:	4b06      	ldr	r3, [pc, #24]	@ (800224c <__NVIC_SystemReset+0x24>)
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800223a:	4904      	ldr	r1, [pc, #16]	@ (800224c <__NVIC_SystemReset+0x24>)
 800223c:	4b04      	ldr	r3, [pc, #16]	@ (8002250 <__NVIC_SystemReset+0x28>)
 800223e:	4313      	orrs	r3, r2
 8002240:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002242:	f3bf 8f4f 	dsb	sy
}
 8002246:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002248:	bf00      	nop
 800224a:	e7fd      	b.n	8002248 <__NVIC_SystemReset+0x20>
 800224c:	e000ed00 	.word	0xe000ed00
 8002250:	05fa0004 	.word	0x05fa0004

08002254 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002258:	bf00      	nop
 800225a:	e7fd      	b.n	8002258 <NMI_Handler+0x4>

0800225c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  NVIC_SystemReset();
 8002260:	f7ff ffe2 	bl	8002228 <__NVIC_SystemReset>

08002264 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002268:	bf00      	nop
 800226a:	e7fd      	b.n	8002268 <MemManage_Handler+0x4>

0800226c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002270:	bf00      	nop
 8002272:	e7fd      	b.n	8002270 <BusFault_Handler+0x4>

08002274 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002278:	bf00      	nop
 800227a:	e7fd      	b.n	8002278 <UsageFault_Handler+0x4>

0800227c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800228e:	f000 f9a9 	bl	80025e4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002292:	f007 f959 	bl	8009548 <xTaskGetSchedulerState>
 8002296:	4603      	mov	r3, r0
 8002298:	2b01      	cmp	r3, #1
 800229a:	d001      	beq.n	80022a0 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800229c:	f008 fb64 	bl	800a968 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022a0:	bf00      	nop
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

	HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80022a8:	4802      	ldr	r0, [pc, #8]	@ (80022b4 <DMA1_Stream5_IRQHandler+0x10>)
 80022aa:	f000 fc65 	bl	8002b78 <HAL_DMA_IRQHandler>

  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80022ae:	bf00      	nop
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	20001278 	.word	0x20001278

080022b8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80022bc:	4802      	ldr	r0, [pc, #8]	@ (80022c8 <DMA1_Stream6_IRQHandler+0x10>)
 80022be:	f000 fc5b 	bl	8002b78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80022c2:	bf00      	nop
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	200012d8 	.word	0x200012d8

080022cc <uartTimeoutCallback>:
/**
  * @brief This function handles USART2 global interrupt.
  */

void uartTimeoutCallback(void *argument)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
    // IDLE mant burada tetikleniyor
	timeoutEnable = false;
 80022d4:	4b04      	ldr	r3, [pc, #16]	@ (80022e8 <uartTimeoutCallback+0x1c>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	701a      	strb	r2, [r3, #0]
}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	20000214 	.word	0x20000214

080022ec <HAL_UART_RxCpltCallback>:
volatile uint16_t last_pos = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
    if(huart == &huart2)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4a10      	ldr	r2, [pc, #64]	@ (8002338 <HAL_UART_RxCpltCallback+0x4c>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d118      	bne.n	800232e <HAL_UART_RxCpltCallback+0x42>
    {
        //uart_msg_t msg;

        //msg.len = UART_CHUNK_SIZE;
        //memcpy(msg.data,uart_rx_dma_buf + UART_CHUNK_SIZE,UART_CHUNK_SIZE);
    	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80022fc:	2300      	movs	r3, #0
 80022fe:	60fb      	str	r3, [r7, #12]
        xStreamBufferSendFromISR(
 8002300:	4b0e      	ldr	r3, [pc, #56]	@ (800233c <HAL_UART_RxCpltCallback+0x50>)
 8002302:	6818      	ldr	r0, [r3, #0]
            uartRxStream,
            &uart_rx_dma_buf[0]+UART_RX_DMA_BUF_SIZE/2,
 8002304:	490e      	ldr	r1, [pc, #56]	@ (8002340 <HAL_UART_RxCpltCallback+0x54>)
        xStreamBufferSendFromISR(
 8002306:	f107 030c 	add.w	r3, r7, #12
 800230a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800230e:	f005 ff35 	bl	800817c <xStreamBufferSendFromISR>
			UART_RX_DMA_BUF_SIZE/2,
            &xHigherPriorityTaskWoken
        );
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d007      	beq.n	8002328 <HAL_UART_RxCpltCallback+0x3c>
 8002318:	4b0a      	ldr	r3, [pc, #40]	@ (8002344 <HAL_UART_RxCpltCallback+0x58>)
 800231a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	f3bf 8f4f 	dsb	sy
 8002324:	f3bf 8f6f 	isb	sy
        last_pos = 0;
 8002328:	4b07      	ldr	r3, [pc, #28]	@ (8002348 <HAL_UART_RxCpltCallback+0x5c>)
 800232a:	2200      	movs	r2, #0
 800232c:	801a      	strh	r2, [r3, #0]

    }
}
 800232e:	bf00      	nop
 8002330:	3710      	adds	r7, #16
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	20001234 	.word	0x20001234
 800233c:	20000210 	.word	0x20000210
 8002340:	20000420 	.word	0x20000420
 8002344:	e000ed04 	.word	0xe000ed04
 8002348:	200027dc 	.word	0x200027dc

0800234c <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
    if(huart == &huart2)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a10      	ldr	r2, [pc, #64]	@ (8002398 <HAL_UART_RxHalfCpltCallback+0x4c>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d119      	bne.n	8002390 <HAL_UART_RxHalfCpltCallback+0x44>
    {
        // normal
    	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800235c:	2300      	movs	r3, #0
 800235e:	60fb      	str	r3, [r7, #12]
        xStreamBufferSendFromISR(
 8002360:	4b0e      	ldr	r3, [pc, #56]	@ (800239c <HAL_UART_RxHalfCpltCallback+0x50>)
 8002362:	6818      	ldr	r0, [r3, #0]
 8002364:	f107 030c 	add.w	r3, r7, #12
 8002368:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800236c:	490c      	ldr	r1, [pc, #48]	@ (80023a0 <HAL_UART_RxHalfCpltCallback+0x54>)
 800236e:	f005 ff05 	bl	800817c <xStreamBufferSendFromISR>
            uartRxStream,
            &uart_rx_dma_buf[0],
			UART_RX_DMA_BUF_SIZE/2,
            &xHigherPriorityTaskWoken
        );
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d007      	beq.n	8002388 <HAL_UART_RxHalfCpltCallback+0x3c>
 8002378:	4b0a      	ldr	r3, [pc, #40]	@ (80023a4 <HAL_UART_RxHalfCpltCallback+0x58>)
 800237a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800237e:	601a      	str	r2, [r3, #0]
 8002380:	f3bf 8f4f 	dsb	sy
 8002384:	f3bf 8f6f 	isb	sy
        last_pos = UART_RX_DMA_BUF_SIZE/2;
 8002388:	4b07      	ldr	r3, [pc, #28]	@ (80023a8 <HAL_UART_RxHalfCpltCallback+0x5c>)
 800238a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800238e:	801a      	strh	r2, [r3, #0]
    }
}
 8002390:	bf00      	nop
 8002392:	3710      	adds	r7, #16
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	20001234 	.word	0x20001234
 800239c:	20000210 	.word	0x20000210
 80023a0:	20000220 	.word	0x20000220
 80023a4:	e000ed04 	.word	0xe000ed04
 80023a8:	200027dc 	.word	0x200027dc

080023ac <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
    if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE))
 80023b2:	4b35      	ldr	r3, [pc, #212]	@ (8002488 <USART2_IRQHandler+0xdc>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0310 	and.w	r3, r3, #16
 80023bc:	2b10      	cmp	r3, #16
 80023be:	d15b      	bne.n	8002478 <USART2_IRQHandler+0xcc>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 80023c0:	2300      	movs	r3, #0
 80023c2:	60bb      	str	r3, [r7, #8]
 80023c4:	4b30      	ldr	r3, [pc, #192]	@ (8002488 <USART2_IRQHandler+0xdc>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	60bb      	str	r3, [r7, #8]
 80023cc:	4b2e      	ldr	r3, [pc, #184]	@ (8002488 <USART2_IRQHandler+0xdc>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	60bb      	str	r3, [r7, #8]
 80023d4:	68bb      	ldr	r3, [r7, #8]

       // static uint16_t last_pos = 0;
        uint16_t curr_pos = UART_RX_DMA_BUF_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 80023d6:	4b2c      	ldr	r3, [pc, #176]	@ (8002488 <USART2_IRQHandler+0xdc>)
 80023d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	b29b      	uxth	r3, r3
 80023e0:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 80023e4:	81fb      	strh	r3, [r7, #14]

        if (curr_pos != last_pos)
 80023e6:	4b29      	ldr	r3, [pc, #164]	@ (800248c <USART2_IRQHandler+0xe0>)
 80023e8:	881b      	ldrh	r3, [r3, #0]
 80023ea:	b29b      	uxth	r3, r3
 80023ec:	89fa      	ldrh	r2, [r7, #14]
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d042      	beq.n	8002478 <USART2_IRQHandler+0xcc>
        {
            BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80023f2:	2300      	movs	r3, #0
 80023f4:	607b      	str	r3, [r7, #4]

            if (curr_pos > last_pos)
 80023f6:	4b25      	ldr	r3, [pc, #148]	@ (800248c <USART2_IRQHandler+0xe0>)
 80023f8:	881b      	ldrh	r3, [r3, #0]
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	89fa      	ldrh	r2, [r7, #14]
 80023fe:	429a      	cmp	r2, r3
 8002400:	d911      	bls.n	8002426 <USART2_IRQHandler+0x7a>
            {
                // normal
                xStreamBufferSendFromISR(
 8002402:	4b23      	ldr	r3, [pc, #140]	@ (8002490 <USART2_IRQHandler+0xe4>)
 8002404:	6818      	ldr	r0, [r3, #0]
                    uartRxStream,
                    &uart_rx_dma_buf[last_pos],
 8002406:	4b21      	ldr	r3, [pc, #132]	@ (800248c <USART2_IRQHandler+0xe0>)
 8002408:	881b      	ldrh	r3, [r3, #0]
 800240a:	b29b      	uxth	r3, r3
 800240c:	461a      	mov	r2, r3
 800240e:	4b21      	ldr	r3, [pc, #132]	@ (8002494 <USART2_IRQHandler+0xe8>)
 8002410:	18d1      	adds	r1, r2, r3
                    curr_pos - last_pos,
 8002412:	89fb      	ldrh	r3, [r7, #14]
 8002414:	4a1d      	ldr	r2, [pc, #116]	@ (800248c <USART2_IRQHandler+0xe0>)
 8002416:	8812      	ldrh	r2, [r2, #0]
 8002418:	b292      	uxth	r2, r2
 800241a:	1a9b      	subs	r3, r3, r2
                xStreamBufferSendFromISR(
 800241c:	461a      	mov	r2, r3
 800241e:	1d3b      	adds	r3, r7, #4
 8002420:	f005 feac 	bl	800817c <xStreamBufferSendFromISR>
 8002424:	e01a      	b.n	800245c <USART2_IRQHandler+0xb0>
                );
            }
            else
            {
                // wrap
                xStreamBufferSendFromISR(
 8002426:	4b1a      	ldr	r3, [pc, #104]	@ (8002490 <USART2_IRQHandler+0xe4>)
 8002428:	6818      	ldr	r0, [r3, #0]
                    uartRxStream,
                    &uart_rx_dma_buf[last_pos],
 800242a:	4b18      	ldr	r3, [pc, #96]	@ (800248c <USART2_IRQHandler+0xe0>)
 800242c:	881b      	ldrh	r3, [r3, #0]
 800242e:	b29b      	uxth	r3, r3
 8002430:	461a      	mov	r2, r3
 8002432:	4b18      	ldr	r3, [pc, #96]	@ (8002494 <USART2_IRQHandler+0xe8>)
 8002434:	18d1      	adds	r1, r2, r3
                    UART_RX_DMA_BUF_SIZE - last_pos,
 8002436:	4b15      	ldr	r3, [pc, #84]	@ (800248c <USART2_IRQHandler+0xe0>)
 8002438:	881b      	ldrh	r3, [r3, #0]
 800243a:	b29b      	uxth	r3, r3
 800243c:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
                xStreamBufferSendFromISR(
 8002440:	461a      	mov	r2, r3
 8002442:	1d3b      	adds	r3, r7, #4
 8002444:	f005 fe9a 	bl	800817c <xStreamBufferSendFromISR>
                    &xHigherPriorityTaskWoken
                );

                if (curr_pos > 0)
 8002448:	89fb      	ldrh	r3, [r7, #14]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d006      	beq.n	800245c <USART2_IRQHandler+0xb0>
                {
                    xStreamBufferSendFromISR(
 800244e:	4b10      	ldr	r3, [pc, #64]	@ (8002490 <USART2_IRQHandler+0xe4>)
 8002450:	6818      	ldr	r0, [r3, #0]
 8002452:	89fa      	ldrh	r2, [r7, #14]
 8002454:	1d3b      	adds	r3, r7, #4
 8002456:	490f      	ldr	r1, [pc, #60]	@ (8002494 <USART2_IRQHandler+0xe8>)
 8002458:	f005 fe90 	bl	800817c <xStreamBufferSendFromISR>
                        curr_pos,
                        &xHigherPriorityTaskWoken
                    );
                }
            }
            last_pos = curr_pos;
 800245c:	4a0b      	ldr	r2, [pc, #44]	@ (800248c <USART2_IRQHandler+0xe0>)
 800245e:	89fb      	ldrh	r3, [r7, #14]
 8002460:	8013      	strh	r3, [r2, #0]
            portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d007      	beq.n	8002478 <USART2_IRQHandler+0xcc>
 8002468:	4b0b      	ldr	r3, [pc, #44]	@ (8002498 <USART2_IRQHandler+0xec>)
 800246a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800246e:	601a      	str	r2, [r3, #0]
 8002470:	f3bf 8f4f 	dsb	sy
 8002474:	f3bf 8f6f 	isb	sy
        }
    }

    HAL_UART_IRQHandler(&huart2);
 8002478:	4803      	ldr	r0, [pc, #12]	@ (8002488 <USART2_IRQHandler+0xdc>)
 800247a:	f002 fd5d 	bl	8004f38 <HAL_UART_IRQHandler>
}
 800247e:	bf00      	nop
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20001234 	.word	0x20001234
 800248c:	200027dc 	.word	0x200027dc
 8002490:	20000210 	.word	0x20000210
 8002494:	20000220 	.word	0x20000220
 8002498:	e000ed04 	.word	0xe000ed04

0800249c <HAL_UART_TxCpltCallback>:

extern bool huart2IsBusy;
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
	if(huart == &huart2)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4a06      	ldr	r2, [pc, #24]	@ (80024c0 <HAL_UART_TxCpltCallback+0x24>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d104      	bne.n	80024b6 <HAL_UART_TxCpltCallback+0x1a>
	{
		osSemaphoreRelease(uartBusySem);
 80024ac:	4b05      	ldr	r3, [pc, #20]	@ (80024c4 <HAL_UART_TxCpltCallback+0x28>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f004 f9d3 	bl	800685c <osSemaphoreRelease>
		//osSemaphoreRelease(uartTxSem);
	}

}
 80024b6:	bf00      	nop
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	20001234 	.word	0x20001234
 80024c4:	20000208 	.word	0x20000208

080024c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024cc:	4b06      	ldr	r3, [pc, #24]	@ (80024e8 <SystemInit+0x20>)
 80024ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024d2:	4a05      	ldr	r2, [pc, #20]	@ (80024e8 <SystemInit+0x20>)
 80024d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024dc:	bf00      	nop
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	e000ed00 	.word	0xe000ed00

080024ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002524 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024f0:	480d      	ldr	r0, [pc, #52]	@ (8002528 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024f2:	490e      	ldr	r1, [pc, #56]	@ (800252c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024f4:	4a0e      	ldr	r2, [pc, #56]	@ (8002530 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024f8:	e002      	b.n	8002500 <LoopCopyDataInit>

080024fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024fe:	3304      	adds	r3, #4

08002500 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002500:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002502:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002504:	d3f9      	bcc.n	80024fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002506:	4a0b      	ldr	r2, [pc, #44]	@ (8002534 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002508:	4c0b      	ldr	r4, [pc, #44]	@ (8002538 <LoopFillZerobss+0x26>)
  movs r3, #0
 800250a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800250c:	e001      	b.n	8002512 <LoopFillZerobss>

0800250e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800250e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002510:	3204      	adds	r2, #4

08002512 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002512:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002514:	d3fb      	bcc.n	800250e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002516:	f7ff ffd7 	bl	80024c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800251a:	f009 fa75 	bl	800ba08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800251e:	f7ff fac1 	bl	8001aa4 <main>
  bx  lr    
 8002522:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002524:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002528:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800252c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002530:	0800e390 	.word	0x0800e390
  ldr r2, =_sbss
 8002534:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002538:	20007284 	.word	0x20007284

0800253c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800253c:	e7fe      	b.n	800253c <ADC_IRQHandler>
	...

08002540 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002544:	4b0e      	ldr	r3, [pc, #56]	@ (8002580 <HAL_Init+0x40>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a0d      	ldr	r2, [pc, #52]	@ (8002580 <HAL_Init+0x40>)
 800254a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800254e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002550:	4b0b      	ldr	r3, [pc, #44]	@ (8002580 <HAL_Init+0x40>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a0a      	ldr	r2, [pc, #40]	@ (8002580 <HAL_Init+0x40>)
 8002556:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800255a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800255c:	4b08      	ldr	r3, [pc, #32]	@ (8002580 <HAL_Init+0x40>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a07      	ldr	r2, [pc, #28]	@ (8002580 <HAL_Init+0x40>)
 8002562:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002566:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002568:	2003      	movs	r0, #3
 800256a:	f000 f92b 	bl	80027c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800256e:	200f      	movs	r0, #15
 8002570:	f000 f808 	bl	8002584 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002574:	f7ff fd16 	bl	8001fa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40023c00 	.word	0x40023c00

08002584 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800258c:	4b12      	ldr	r3, [pc, #72]	@ (80025d8 <HAL_InitTick+0x54>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	4b12      	ldr	r3, [pc, #72]	@ (80025dc <HAL_InitTick+0x58>)
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	4619      	mov	r1, r3
 8002596:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800259a:	fbb3 f3f1 	udiv	r3, r3, r1
 800259e:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a2:	4618      	mov	r0, r3
 80025a4:	f000 f943 	bl	800282e <HAL_SYSTICK_Config>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e00e      	b.n	80025d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2b0f      	cmp	r3, #15
 80025b6:	d80a      	bhi.n	80025ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025b8:	2200      	movs	r2, #0
 80025ba:	6879      	ldr	r1, [r7, #4]
 80025bc:	f04f 30ff 	mov.w	r0, #4294967295
 80025c0:	f000 f90b 	bl	80027da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025c4:	4a06      	ldr	r2, [pc, #24]	@ (80025e0 <HAL_InitTick+0x5c>)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025ca:	2300      	movs	r3, #0
 80025cc:	e000      	b.n	80025d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	20000004 	.word	0x20000004
 80025dc:	2000000c 	.word	0x2000000c
 80025e0:	20000008 	.word	0x20000008

080025e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025e8:	4b06      	ldr	r3, [pc, #24]	@ (8002604 <HAL_IncTick+0x20>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	461a      	mov	r2, r3
 80025ee:	4b06      	ldr	r3, [pc, #24]	@ (8002608 <HAL_IncTick+0x24>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4413      	add	r3, r2
 80025f4:	4a04      	ldr	r2, [pc, #16]	@ (8002608 <HAL_IncTick+0x24>)
 80025f6:	6013      	str	r3, [r2, #0]
}
 80025f8:	bf00      	nop
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	2000000c 	.word	0x2000000c
 8002608:	200027e0 	.word	0x200027e0

0800260c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  return uwTick;
 8002610:	4b03      	ldr	r3, [pc, #12]	@ (8002620 <HAL_GetTick+0x14>)
 8002612:	681b      	ldr	r3, [r3, #0]
}
 8002614:	4618      	mov	r0, r3
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	200027e0 	.word	0x200027e0

08002624 <__NVIC_SetPriorityGrouping>:
{
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f003 0307 	and.w	r3, r3, #7
 8002632:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002634:	4b0c      	ldr	r3, [pc, #48]	@ (8002668 <__NVIC_SetPriorityGrouping+0x44>)
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800263a:	68ba      	ldr	r2, [r7, #8]
 800263c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002640:	4013      	ands	r3, r2
 8002642:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800264c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002650:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002654:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002656:	4a04      	ldr	r2, [pc, #16]	@ (8002668 <__NVIC_SetPriorityGrouping+0x44>)
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	60d3      	str	r3, [r2, #12]
}
 800265c:	bf00      	nop
 800265e:	3714      	adds	r7, #20
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr
 8002668:	e000ed00 	.word	0xe000ed00

0800266c <__NVIC_GetPriorityGrouping>:
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002670:	4b04      	ldr	r3, [pc, #16]	@ (8002684 <__NVIC_GetPriorityGrouping+0x18>)
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	0a1b      	lsrs	r3, r3, #8
 8002676:	f003 0307 	and.w	r3, r3, #7
}
 800267a:	4618      	mov	r0, r3
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr
 8002684:	e000ed00 	.word	0xe000ed00

08002688 <__NVIC_EnableIRQ>:
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	4603      	mov	r3, r0
 8002690:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002696:	2b00      	cmp	r3, #0
 8002698:	db0b      	blt.n	80026b2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800269a:	79fb      	ldrb	r3, [r7, #7]
 800269c:	f003 021f 	and.w	r2, r3, #31
 80026a0:	4907      	ldr	r1, [pc, #28]	@ (80026c0 <__NVIC_EnableIRQ+0x38>)
 80026a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a6:	095b      	lsrs	r3, r3, #5
 80026a8:	2001      	movs	r0, #1
 80026aa:	fa00 f202 	lsl.w	r2, r0, r2
 80026ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80026b2:	bf00      	nop
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	e000e100 	.word	0xe000e100

080026c4 <__NVIC_SetPriority>:
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	4603      	mov	r3, r0
 80026cc:	6039      	str	r1, [r7, #0]
 80026ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	db0a      	blt.n	80026ee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	b2da      	uxtb	r2, r3
 80026dc:	490c      	ldr	r1, [pc, #48]	@ (8002710 <__NVIC_SetPriority+0x4c>)
 80026de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e2:	0112      	lsls	r2, r2, #4
 80026e4:	b2d2      	uxtb	r2, r2
 80026e6:	440b      	add	r3, r1
 80026e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80026ec:	e00a      	b.n	8002704 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	b2da      	uxtb	r2, r3
 80026f2:	4908      	ldr	r1, [pc, #32]	@ (8002714 <__NVIC_SetPriority+0x50>)
 80026f4:	79fb      	ldrb	r3, [r7, #7]
 80026f6:	f003 030f 	and.w	r3, r3, #15
 80026fa:	3b04      	subs	r3, #4
 80026fc:	0112      	lsls	r2, r2, #4
 80026fe:	b2d2      	uxtb	r2, r2
 8002700:	440b      	add	r3, r1
 8002702:	761a      	strb	r2, [r3, #24]
}
 8002704:	bf00      	nop
 8002706:	370c      	adds	r7, #12
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr
 8002710:	e000e100 	.word	0xe000e100
 8002714:	e000ed00 	.word	0xe000ed00

08002718 <NVIC_EncodePriority>:
{
 8002718:	b480      	push	{r7}
 800271a:	b089      	sub	sp, #36	@ 0x24
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f003 0307 	and.w	r3, r3, #7
 800272a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	f1c3 0307 	rsb	r3, r3, #7
 8002732:	2b04      	cmp	r3, #4
 8002734:	bf28      	it	cs
 8002736:	2304      	movcs	r3, #4
 8002738:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	3304      	adds	r3, #4
 800273e:	2b06      	cmp	r3, #6
 8002740:	d902      	bls.n	8002748 <NVIC_EncodePriority+0x30>
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	3b03      	subs	r3, #3
 8002746:	e000      	b.n	800274a <NVIC_EncodePriority+0x32>
 8002748:	2300      	movs	r3, #0
 800274a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800274c:	f04f 32ff 	mov.w	r2, #4294967295
 8002750:	69bb      	ldr	r3, [r7, #24]
 8002752:	fa02 f303 	lsl.w	r3, r2, r3
 8002756:	43da      	mvns	r2, r3
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	401a      	ands	r2, r3
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002760:	f04f 31ff 	mov.w	r1, #4294967295
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	fa01 f303 	lsl.w	r3, r1, r3
 800276a:	43d9      	mvns	r1, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002770:	4313      	orrs	r3, r2
}
 8002772:	4618      	mov	r0, r3
 8002774:	3724      	adds	r7, #36	@ 0x24
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
	...

08002780 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	3b01      	subs	r3, #1
 800278c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002790:	d301      	bcc.n	8002796 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002792:	2301      	movs	r3, #1
 8002794:	e00f      	b.n	80027b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002796:	4a0a      	ldr	r2, [pc, #40]	@ (80027c0 <SysTick_Config+0x40>)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	3b01      	subs	r3, #1
 800279c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800279e:	210f      	movs	r1, #15
 80027a0:	f04f 30ff 	mov.w	r0, #4294967295
 80027a4:	f7ff ff8e 	bl	80026c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027a8:	4b05      	ldr	r3, [pc, #20]	@ (80027c0 <SysTick_Config+0x40>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027ae:	4b04      	ldr	r3, [pc, #16]	@ (80027c0 <SysTick_Config+0x40>)
 80027b0:	2207      	movs	r2, #7
 80027b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027b4:	2300      	movs	r3, #0
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	e000e010 	.word	0xe000e010

080027c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f7ff ff29 	bl	8002624 <__NVIC_SetPriorityGrouping>
}
 80027d2:	bf00      	nop
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027da:	b580      	push	{r7, lr}
 80027dc:	b086      	sub	sp, #24
 80027de:	af00      	add	r7, sp, #0
 80027e0:	4603      	mov	r3, r0
 80027e2:	60b9      	str	r1, [r7, #8]
 80027e4:	607a      	str	r2, [r7, #4]
 80027e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027e8:	2300      	movs	r3, #0
 80027ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027ec:	f7ff ff3e 	bl	800266c <__NVIC_GetPriorityGrouping>
 80027f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	68b9      	ldr	r1, [r7, #8]
 80027f6:	6978      	ldr	r0, [r7, #20]
 80027f8:	f7ff ff8e 	bl	8002718 <NVIC_EncodePriority>
 80027fc:	4602      	mov	r2, r0
 80027fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002802:	4611      	mov	r1, r2
 8002804:	4618      	mov	r0, r3
 8002806:	f7ff ff5d 	bl	80026c4 <__NVIC_SetPriority>
}
 800280a:	bf00      	nop
 800280c:	3718      	adds	r7, #24
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002812:	b580      	push	{r7, lr}
 8002814:	b082      	sub	sp, #8
 8002816:	af00      	add	r7, sp, #0
 8002818:	4603      	mov	r3, r0
 800281a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800281c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002820:	4618      	mov	r0, r3
 8002822:	f7ff ff31 	bl	8002688 <__NVIC_EnableIRQ>
}
 8002826:	bf00      	nop
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}

0800282e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800282e:	b580      	push	{r7, lr}
 8002830:	b082      	sub	sp, #8
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f7ff ffa2 	bl	8002780 <SysTick_Config>
 800283c:	4603      	mov	r3, r0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3708      	adds	r7, #8
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
	...

08002848 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002850:	2300      	movs	r3, #0
 8002852:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002854:	f7ff feda 	bl	800260c <HAL_GetTick>
 8002858:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d101      	bne.n	8002864 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e099      	b.n	8002998 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2202      	movs	r2, #2
 8002868:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f022 0201 	bic.w	r2, r2, #1
 8002882:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002884:	e00f      	b.n	80028a6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002886:	f7ff fec1 	bl	800260c <HAL_GetTick>
 800288a:	4602      	mov	r2, r0
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	2b05      	cmp	r3, #5
 8002892:	d908      	bls.n	80028a6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2220      	movs	r2, #32
 8002898:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2203      	movs	r2, #3
 800289e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e078      	b.n	8002998 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0301 	and.w	r3, r3, #1
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d1e8      	bne.n	8002886 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80028bc:	697a      	ldr	r2, [r7, #20]
 80028be:	4b38      	ldr	r3, [pc, #224]	@ (80029a0 <HAL_DMA_Init+0x158>)
 80028c0:	4013      	ands	r3, r2
 80028c2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685a      	ldr	r2, [r3, #4]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	691b      	ldr	r3, [r3, #16]
 80028d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	699b      	ldr	r3, [r3, #24]
 80028e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a1b      	ldr	r3, [r3, #32]
 80028f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028f2:	697a      	ldr	r2, [r7, #20]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028fc:	2b04      	cmp	r3, #4
 80028fe:	d107      	bne.n	8002910 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002908:	4313      	orrs	r3, r2
 800290a:	697a      	ldr	r2, [r7, #20]
 800290c:	4313      	orrs	r3, r2
 800290e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	697a      	ldr	r2, [r7, #20]
 8002916:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	695b      	ldr	r3, [r3, #20]
 800291e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	f023 0307 	bic.w	r3, r3, #7
 8002926:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800292c:	697a      	ldr	r2, [r7, #20]
 800292e:	4313      	orrs	r3, r2
 8002930:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002936:	2b04      	cmp	r3, #4
 8002938:	d117      	bne.n	800296a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800293e:	697a      	ldr	r2, [r7, #20]
 8002940:	4313      	orrs	r3, r2
 8002942:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002948:	2b00      	cmp	r3, #0
 800294a:	d00e      	beq.n	800296a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	f000 fb01 	bl	8002f54 <DMA_CheckFifoParam>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d008      	beq.n	800296a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2240      	movs	r2, #64	@ 0x40
 800295c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2201      	movs	r2, #1
 8002962:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002966:	2301      	movs	r3, #1
 8002968:	e016      	b.n	8002998 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	697a      	ldr	r2, [r7, #20]
 8002970:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f000 fab8 	bl	8002ee8 <DMA_CalcBaseAndBitshift>
 8002978:	4603      	mov	r3, r0
 800297a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002980:	223f      	movs	r2, #63	@ 0x3f
 8002982:	409a      	lsls	r2, r3
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2200      	movs	r2, #0
 800298c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2201      	movs	r2, #1
 8002992:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002996:	2300      	movs	r3, #0
}
 8002998:	4618      	mov	r0, r3
 800299a:	3718      	adds	r7, #24
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	f010803f 	.word	0xf010803f

080029a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b086      	sub	sp, #24
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	60f8      	str	r0, [r7, #12]
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	607a      	str	r2, [r7, #4]
 80029b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029b2:	2300      	movs	r3, #0
 80029b4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ba:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d101      	bne.n	80029ca <HAL_DMA_Start_IT+0x26>
 80029c6:	2302      	movs	r3, #2
 80029c8:	e040      	b.n	8002a4c <HAL_DMA_Start_IT+0xa8>
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2201      	movs	r2, #1
 80029ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d12f      	bne.n	8002a3e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2202      	movs	r2, #2
 80029e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2200      	movs	r2, #0
 80029ea:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	68b9      	ldr	r1, [r7, #8]
 80029f2:	68f8      	ldr	r0, [r7, #12]
 80029f4:	f000 fa4a 	bl	8002e8c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029fc:	223f      	movs	r2, #63	@ 0x3f
 80029fe:	409a      	lsls	r2, r3
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f042 0216 	orr.w	r2, r2, #22
 8002a12:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d007      	beq.n	8002a2c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f042 0208 	orr.w	r2, r2, #8
 8002a2a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f042 0201 	orr.w	r2, r2, #1
 8002a3a:	601a      	str	r2, [r3, #0]
 8002a3c:	e005      	b.n	8002a4a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002a46:	2302      	movs	r3, #2
 8002a48:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002a4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3718      	adds	r7, #24
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a60:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a62:	f7ff fdd3 	bl	800260c <HAL_GetTick>
 8002a66:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d008      	beq.n	8002a86 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2280      	movs	r2, #128	@ 0x80
 8002a78:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e052      	b.n	8002b2c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f022 0216 	bic.w	r2, r2, #22
 8002a94:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	695a      	ldr	r2, [r3, #20]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002aa4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d103      	bne.n	8002ab6 <HAL_DMA_Abort+0x62>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d007      	beq.n	8002ac6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f022 0208 	bic.w	r2, r2, #8
 8002ac4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f022 0201 	bic.w	r2, r2, #1
 8002ad4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ad6:	e013      	b.n	8002b00 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ad8:	f7ff fd98 	bl	800260c <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b05      	cmp	r3, #5
 8002ae4:	d90c      	bls.n	8002b00 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2220      	movs	r2, #32
 8002aea:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2203      	movs	r2, #3
 8002af0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002afc:	2303      	movs	r3, #3
 8002afe:	e015      	b.n	8002b2c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0301 	and.w	r3, r3, #1
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1e4      	bne.n	8002ad8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b12:	223f      	movs	r2, #63	@ 0x3f
 8002b14:	409a      	lsls	r2, r3
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3710      	adds	r7, #16
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d004      	beq.n	8002b52 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2280      	movs	r2, #128	@ 0x80
 8002b4c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e00c      	b.n	8002b6c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2205      	movs	r2, #5
 8002b56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 0201 	bic.w	r2, r2, #1
 8002b68:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b6a:	2300      	movs	r3, #0
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	370c      	adds	r7, #12
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr

08002b78 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002b80:	2300      	movs	r3, #0
 8002b82:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b84:	4b8e      	ldr	r3, [pc, #568]	@ (8002dc0 <HAL_DMA_IRQHandler+0x248>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a8e      	ldr	r2, [pc, #568]	@ (8002dc4 <HAL_DMA_IRQHandler+0x24c>)
 8002b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b8e:	0a9b      	lsrs	r3, r3, #10
 8002b90:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b96:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba2:	2208      	movs	r2, #8
 8002ba4:	409a      	lsls	r2, r3
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d01a      	beq.n	8002be4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0304 	and.w	r3, r3, #4
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d013      	beq.n	8002be4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f022 0204 	bic.w	r2, r2, #4
 8002bca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bd0:	2208      	movs	r2, #8
 8002bd2:	409a      	lsls	r2, r3
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bdc:	f043 0201 	orr.w	r2, r3, #1
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002be8:	2201      	movs	r2, #1
 8002bea:	409a      	lsls	r2, r3
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	4013      	ands	r3, r2
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d012      	beq.n	8002c1a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	695b      	ldr	r3, [r3, #20]
 8002bfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d00b      	beq.n	8002c1a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c06:	2201      	movs	r2, #1
 8002c08:	409a      	lsls	r2, r3
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c12:	f043 0202 	orr.w	r2, r3, #2
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c1e:	2204      	movs	r2, #4
 8002c20:	409a      	lsls	r2, r3
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	4013      	ands	r3, r2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d012      	beq.n	8002c50 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0302 	and.w	r3, r3, #2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d00b      	beq.n	8002c50 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c3c:	2204      	movs	r2, #4
 8002c3e:	409a      	lsls	r2, r3
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c48:	f043 0204 	orr.w	r2, r3, #4
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c54:	2210      	movs	r2, #16
 8002c56:	409a      	lsls	r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d043      	beq.n	8002ce8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0308 	and.w	r3, r3, #8
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d03c      	beq.n	8002ce8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c72:	2210      	movs	r2, #16
 8002c74:	409a      	lsls	r2, r3
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d018      	beq.n	8002cba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d108      	bne.n	8002ca8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d024      	beq.n	8002ce8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	4798      	blx	r3
 8002ca6:	e01f      	b.n	8002ce8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d01b      	beq.n	8002ce8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	4798      	blx	r3
 8002cb8:	e016      	b.n	8002ce8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d107      	bne.n	8002cd8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 0208 	bic.w	r2, r2, #8
 8002cd6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d003      	beq.n	8002ce8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cec:	2220      	movs	r2, #32
 8002cee:	409a      	lsls	r2, r3
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	f000 808f 	beq.w	8002e18 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f003 0310 	and.w	r3, r3, #16
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	f000 8087 	beq.w	8002e18 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d0e:	2220      	movs	r2, #32
 8002d10:	409a      	lsls	r2, r3
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	2b05      	cmp	r3, #5
 8002d20:	d136      	bne.n	8002d90 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f022 0216 	bic.w	r2, r2, #22
 8002d30:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	695a      	ldr	r2, [r3, #20]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d40:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d103      	bne.n	8002d52 <HAL_DMA_IRQHandler+0x1da>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d007      	beq.n	8002d62 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f022 0208 	bic.w	r2, r2, #8
 8002d60:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d66:	223f      	movs	r2, #63	@ 0x3f
 8002d68:	409a      	lsls	r2, r3
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2201      	movs	r2, #1
 8002d72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d07e      	beq.n	8002e84 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	4798      	blx	r3
        }
        return;
 8002d8e:	e079      	b.n	8002e84 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d01d      	beq.n	8002dda <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d10d      	bne.n	8002dc8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d031      	beq.n	8002e18 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	4798      	blx	r3
 8002dbc:	e02c      	b.n	8002e18 <HAL_DMA_IRQHandler+0x2a0>
 8002dbe:	bf00      	nop
 8002dc0:	20000004 	.word	0x20000004
 8002dc4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d023      	beq.n	8002e18 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	4798      	blx	r3
 8002dd8:	e01e      	b.n	8002e18 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d10f      	bne.n	8002e08 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 0210 	bic.w	r2, r2, #16
 8002df6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d003      	beq.n	8002e18 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d032      	beq.n	8002e86 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e24:	f003 0301 	and.w	r3, r3, #1
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d022      	beq.n	8002e72 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2205      	movs	r2, #5
 8002e30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f022 0201 	bic.w	r2, r2, #1
 8002e42:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	3301      	adds	r3, #1
 8002e48:	60bb      	str	r3, [r7, #8]
 8002e4a:	697a      	ldr	r2, [r7, #20]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d307      	bcc.n	8002e60 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d1f2      	bne.n	8002e44 <HAL_DMA_IRQHandler+0x2cc>
 8002e5e:	e000      	b.n	8002e62 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002e60:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2201      	movs	r2, #1
 8002e66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d005      	beq.n	8002e86 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	4798      	blx	r3
 8002e82:	e000      	b.n	8002e86 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002e84:	bf00      	nop
    }
  }
}
 8002e86:	3718      	adds	r7, #24
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}

08002e8c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b085      	sub	sp, #20
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	60b9      	str	r1, [r7, #8]
 8002e96:	607a      	str	r2, [r7, #4]
 8002e98:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002ea8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	683a      	ldr	r2, [r7, #0]
 8002eb0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	2b40      	cmp	r3, #64	@ 0x40
 8002eb8:	d108      	bne.n	8002ecc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	68ba      	ldr	r2, [r7, #8]
 8002ec8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002eca:	e007      	b.n	8002edc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	68ba      	ldr	r2, [r7, #8]
 8002ed2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	60da      	str	r2, [r3, #12]
}
 8002edc:	bf00      	nop
 8002ede:	3714      	adds	r7, #20
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b085      	sub	sp, #20
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	3b10      	subs	r3, #16
 8002ef8:	4a14      	ldr	r2, [pc, #80]	@ (8002f4c <DMA_CalcBaseAndBitshift+0x64>)
 8002efa:	fba2 2303 	umull	r2, r3, r2, r3
 8002efe:	091b      	lsrs	r3, r3, #4
 8002f00:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f02:	4a13      	ldr	r2, [pc, #76]	@ (8002f50 <DMA_CalcBaseAndBitshift+0x68>)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	4413      	add	r3, r2
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2b03      	cmp	r3, #3
 8002f14:	d909      	bls.n	8002f2a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002f1e:	f023 0303 	bic.w	r3, r3, #3
 8002f22:	1d1a      	adds	r2, r3, #4
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	659a      	str	r2, [r3, #88]	@ 0x58
 8002f28:	e007      	b.n	8002f3a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002f32:	f023 0303 	bic.w	r3, r3, #3
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3714      	adds	r7, #20
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	aaaaaaab 	.word	0xaaaaaaab
 8002f50:	0800dfcc 	.word	0x0800dfcc

08002f54 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b085      	sub	sp, #20
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f64:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	699b      	ldr	r3, [r3, #24]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d11f      	bne.n	8002fae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	2b03      	cmp	r3, #3
 8002f72:	d856      	bhi.n	8003022 <DMA_CheckFifoParam+0xce>
 8002f74:	a201      	add	r2, pc, #4	@ (adr r2, 8002f7c <DMA_CheckFifoParam+0x28>)
 8002f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f7a:	bf00      	nop
 8002f7c:	08002f8d 	.word	0x08002f8d
 8002f80:	08002f9f 	.word	0x08002f9f
 8002f84:	08002f8d 	.word	0x08002f8d
 8002f88:	08003023 	.word	0x08003023
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d046      	beq.n	8003026 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f9c:	e043      	b.n	8003026 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fa2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002fa6:	d140      	bne.n	800302a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fac:	e03d      	b.n	800302a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	699b      	ldr	r3, [r3, #24]
 8002fb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fb6:	d121      	bne.n	8002ffc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	2b03      	cmp	r3, #3
 8002fbc:	d837      	bhi.n	800302e <DMA_CheckFifoParam+0xda>
 8002fbe:	a201      	add	r2, pc, #4	@ (adr r2, 8002fc4 <DMA_CheckFifoParam+0x70>)
 8002fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fc4:	08002fd5 	.word	0x08002fd5
 8002fc8:	08002fdb 	.word	0x08002fdb
 8002fcc:	08002fd5 	.word	0x08002fd5
 8002fd0:	08002fed 	.word	0x08002fed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	73fb      	strb	r3, [r7, #15]
      break;
 8002fd8:	e030      	b.n	800303c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fde:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d025      	beq.n	8003032 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fea:	e022      	b.n	8003032 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002ff4:	d11f      	bne.n	8003036 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002ffa:	e01c      	b.n	8003036 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d903      	bls.n	800300a <DMA_CheckFifoParam+0xb6>
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	2b03      	cmp	r3, #3
 8003006:	d003      	beq.n	8003010 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003008:	e018      	b.n	800303c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	73fb      	strb	r3, [r7, #15]
      break;
 800300e:	e015      	b.n	800303c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003014:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00e      	beq.n	800303a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	73fb      	strb	r3, [r7, #15]
      break;
 8003020:	e00b      	b.n	800303a <DMA_CheckFifoParam+0xe6>
      break;
 8003022:	bf00      	nop
 8003024:	e00a      	b.n	800303c <DMA_CheckFifoParam+0xe8>
      break;
 8003026:	bf00      	nop
 8003028:	e008      	b.n	800303c <DMA_CheckFifoParam+0xe8>
      break;
 800302a:	bf00      	nop
 800302c:	e006      	b.n	800303c <DMA_CheckFifoParam+0xe8>
      break;
 800302e:	bf00      	nop
 8003030:	e004      	b.n	800303c <DMA_CheckFifoParam+0xe8>
      break;
 8003032:	bf00      	nop
 8003034:	e002      	b.n	800303c <DMA_CheckFifoParam+0xe8>
      break;   
 8003036:	bf00      	nop
 8003038:	e000      	b.n	800303c <DMA_CheckFifoParam+0xe8>
      break;
 800303a:	bf00      	nop
    }
  } 
  
  return status; 
 800303c:	7bfb      	ldrb	r3, [r7, #15]
}
 800303e:	4618      	mov	r0, r3
 8003040:	3714      	adds	r7, #20
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
 800304a:	bf00      	nop

0800304c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800304c:	b480      	push	{r7}
 800304e:	b089      	sub	sp, #36	@ 0x24
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003056:	2300      	movs	r3, #0
 8003058:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800305a:	2300      	movs	r3, #0
 800305c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800305e:	2300      	movs	r3, #0
 8003060:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003062:	2300      	movs	r3, #0
 8003064:	61fb      	str	r3, [r7, #28]
 8003066:	e16b      	b.n	8003340 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003068:	2201      	movs	r2, #1
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	4013      	ands	r3, r2
 800307a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800307c:	693a      	ldr	r2, [r7, #16]
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	429a      	cmp	r2, r3
 8003082:	f040 815a 	bne.w	800333a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f003 0303 	and.w	r3, r3, #3
 800308e:	2b01      	cmp	r3, #1
 8003090:	d005      	beq.n	800309e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800309a:	2b02      	cmp	r3, #2
 800309c:	d130      	bne.n	8003100 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	005b      	lsls	r3, r3, #1
 80030a8:	2203      	movs	r2, #3
 80030aa:	fa02 f303 	lsl.w	r3, r2, r3
 80030ae:	43db      	mvns	r3, r3
 80030b0:	69ba      	ldr	r2, [r7, #24]
 80030b2:	4013      	ands	r3, r2
 80030b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	68da      	ldr	r2, [r3, #12]
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	fa02 f303 	lsl.w	r3, r2, r3
 80030c2:	69ba      	ldr	r2, [r7, #24]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	69ba      	ldr	r2, [r7, #24]
 80030cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030d4:	2201      	movs	r2, #1
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	fa02 f303 	lsl.w	r3, r2, r3
 80030dc:	43db      	mvns	r3, r3
 80030de:	69ba      	ldr	r2, [r7, #24]
 80030e0:	4013      	ands	r3, r2
 80030e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	091b      	lsrs	r3, r3, #4
 80030ea:	f003 0201 	and.w	r2, r3, #1
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	fa02 f303 	lsl.w	r3, r2, r3
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	69ba      	ldr	r2, [r7, #24]
 80030fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f003 0303 	and.w	r3, r3, #3
 8003108:	2b03      	cmp	r3, #3
 800310a:	d017      	beq.n	800313c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	005b      	lsls	r3, r3, #1
 8003116:	2203      	movs	r2, #3
 8003118:	fa02 f303 	lsl.w	r3, r2, r3
 800311c:	43db      	mvns	r3, r3
 800311e:	69ba      	ldr	r2, [r7, #24]
 8003120:	4013      	ands	r3, r2
 8003122:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	689a      	ldr	r2, [r3, #8]
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	fa02 f303 	lsl.w	r3, r2, r3
 8003130:	69ba      	ldr	r2, [r7, #24]
 8003132:	4313      	orrs	r3, r2
 8003134:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f003 0303 	and.w	r3, r3, #3
 8003144:	2b02      	cmp	r3, #2
 8003146:	d123      	bne.n	8003190 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003148:	69fb      	ldr	r3, [r7, #28]
 800314a:	08da      	lsrs	r2, r3, #3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	3208      	adds	r2, #8
 8003150:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003154:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	f003 0307 	and.w	r3, r3, #7
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	220f      	movs	r2, #15
 8003160:	fa02 f303 	lsl.w	r3, r2, r3
 8003164:	43db      	mvns	r3, r3
 8003166:	69ba      	ldr	r2, [r7, #24]
 8003168:	4013      	ands	r3, r2
 800316a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	691a      	ldr	r2, [r3, #16]
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	f003 0307 	and.w	r3, r3, #7
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	fa02 f303 	lsl.w	r3, r2, r3
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	4313      	orrs	r3, r2
 8003180:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	08da      	lsrs	r2, r3, #3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	3208      	adds	r2, #8
 800318a:	69b9      	ldr	r1, [r7, #24]
 800318c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	005b      	lsls	r3, r3, #1
 800319a:	2203      	movs	r2, #3
 800319c:	fa02 f303 	lsl.w	r3, r2, r3
 80031a0:	43db      	mvns	r3, r3
 80031a2:	69ba      	ldr	r2, [r7, #24]
 80031a4:	4013      	ands	r3, r2
 80031a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f003 0203 	and.w	r2, r3, #3
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	005b      	lsls	r3, r3, #1
 80031b4:	fa02 f303 	lsl.w	r3, r2, r3
 80031b8:	69ba      	ldr	r2, [r7, #24]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	69ba      	ldr	r2, [r7, #24]
 80031c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	f000 80b4 	beq.w	800333a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031d2:	2300      	movs	r3, #0
 80031d4:	60fb      	str	r3, [r7, #12]
 80031d6:	4b60      	ldr	r3, [pc, #384]	@ (8003358 <HAL_GPIO_Init+0x30c>)
 80031d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031da:	4a5f      	ldr	r2, [pc, #380]	@ (8003358 <HAL_GPIO_Init+0x30c>)
 80031dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80031e2:	4b5d      	ldr	r3, [pc, #372]	@ (8003358 <HAL_GPIO_Init+0x30c>)
 80031e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031ea:	60fb      	str	r3, [r7, #12]
 80031ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80031ee:	4a5b      	ldr	r2, [pc, #364]	@ (800335c <HAL_GPIO_Init+0x310>)
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	089b      	lsrs	r3, r3, #2
 80031f4:	3302      	adds	r3, #2
 80031f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	f003 0303 	and.w	r3, r3, #3
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	220f      	movs	r2, #15
 8003206:	fa02 f303 	lsl.w	r3, r2, r3
 800320a:	43db      	mvns	r3, r3
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	4013      	ands	r3, r2
 8003210:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a52      	ldr	r2, [pc, #328]	@ (8003360 <HAL_GPIO_Init+0x314>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d02b      	beq.n	8003272 <HAL_GPIO_Init+0x226>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a51      	ldr	r2, [pc, #324]	@ (8003364 <HAL_GPIO_Init+0x318>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d025      	beq.n	800326e <HAL_GPIO_Init+0x222>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a50      	ldr	r2, [pc, #320]	@ (8003368 <HAL_GPIO_Init+0x31c>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d01f      	beq.n	800326a <HAL_GPIO_Init+0x21e>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a4f      	ldr	r2, [pc, #316]	@ (800336c <HAL_GPIO_Init+0x320>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d019      	beq.n	8003266 <HAL_GPIO_Init+0x21a>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a4e      	ldr	r2, [pc, #312]	@ (8003370 <HAL_GPIO_Init+0x324>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d013      	beq.n	8003262 <HAL_GPIO_Init+0x216>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a4d      	ldr	r2, [pc, #308]	@ (8003374 <HAL_GPIO_Init+0x328>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d00d      	beq.n	800325e <HAL_GPIO_Init+0x212>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a4c      	ldr	r2, [pc, #304]	@ (8003378 <HAL_GPIO_Init+0x32c>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d007      	beq.n	800325a <HAL_GPIO_Init+0x20e>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a4b      	ldr	r2, [pc, #300]	@ (800337c <HAL_GPIO_Init+0x330>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d101      	bne.n	8003256 <HAL_GPIO_Init+0x20a>
 8003252:	2307      	movs	r3, #7
 8003254:	e00e      	b.n	8003274 <HAL_GPIO_Init+0x228>
 8003256:	2308      	movs	r3, #8
 8003258:	e00c      	b.n	8003274 <HAL_GPIO_Init+0x228>
 800325a:	2306      	movs	r3, #6
 800325c:	e00a      	b.n	8003274 <HAL_GPIO_Init+0x228>
 800325e:	2305      	movs	r3, #5
 8003260:	e008      	b.n	8003274 <HAL_GPIO_Init+0x228>
 8003262:	2304      	movs	r3, #4
 8003264:	e006      	b.n	8003274 <HAL_GPIO_Init+0x228>
 8003266:	2303      	movs	r3, #3
 8003268:	e004      	b.n	8003274 <HAL_GPIO_Init+0x228>
 800326a:	2302      	movs	r3, #2
 800326c:	e002      	b.n	8003274 <HAL_GPIO_Init+0x228>
 800326e:	2301      	movs	r3, #1
 8003270:	e000      	b.n	8003274 <HAL_GPIO_Init+0x228>
 8003272:	2300      	movs	r3, #0
 8003274:	69fa      	ldr	r2, [r7, #28]
 8003276:	f002 0203 	and.w	r2, r2, #3
 800327a:	0092      	lsls	r2, r2, #2
 800327c:	4093      	lsls	r3, r2
 800327e:	69ba      	ldr	r2, [r7, #24]
 8003280:	4313      	orrs	r3, r2
 8003282:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003284:	4935      	ldr	r1, [pc, #212]	@ (800335c <HAL_GPIO_Init+0x310>)
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	089b      	lsrs	r3, r3, #2
 800328a:	3302      	adds	r3, #2
 800328c:	69ba      	ldr	r2, [r7, #24]
 800328e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003292:	4b3b      	ldr	r3, [pc, #236]	@ (8003380 <HAL_GPIO_Init+0x334>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	43db      	mvns	r3, r3
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	4013      	ands	r3, r2
 80032a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d003      	beq.n	80032b6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80032ae:	69ba      	ldr	r2, [r7, #24]
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032b6:	4a32      	ldr	r2, [pc, #200]	@ (8003380 <HAL_GPIO_Init+0x334>)
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032bc:	4b30      	ldr	r3, [pc, #192]	@ (8003380 <HAL_GPIO_Init+0x334>)
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	43db      	mvns	r3, r3
 80032c6:	69ba      	ldr	r2, [r7, #24]
 80032c8:	4013      	ands	r3, r2
 80032ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d003      	beq.n	80032e0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	4313      	orrs	r3, r2
 80032de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032e0:	4a27      	ldr	r2, [pc, #156]	@ (8003380 <HAL_GPIO_Init+0x334>)
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80032e6:	4b26      	ldr	r3, [pc, #152]	@ (8003380 <HAL_GPIO_Init+0x334>)
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	43db      	mvns	r3, r3
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	4013      	ands	r3, r2
 80032f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d003      	beq.n	800330a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003302:	69ba      	ldr	r2, [r7, #24]
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	4313      	orrs	r3, r2
 8003308:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800330a:	4a1d      	ldr	r2, [pc, #116]	@ (8003380 <HAL_GPIO_Init+0x334>)
 800330c:	69bb      	ldr	r3, [r7, #24]
 800330e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003310:	4b1b      	ldr	r3, [pc, #108]	@ (8003380 <HAL_GPIO_Init+0x334>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	43db      	mvns	r3, r3
 800331a:	69ba      	ldr	r2, [r7, #24]
 800331c:	4013      	ands	r3, r2
 800331e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d003      	beq.n	8003334 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800332c:	69ba      	ldr	r2, [r7, #24]
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	4313      	orrs	r3, r2
 8003332:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003334:	4a12      	ldr	r2, [pc, #72]	@ (8003380 <HAL_GPIO_Init+0x334>)
 8003336:	69bb      	ldr	r3, [r7, #24]
 8003338:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	3301      	adds	r3, #1
 800333e:	61fb      	str	r3, [r7, #28]
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	2b0f      	cmp	r3, #15
 8003344:	f67f ae90 	bls.w	8003068 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003348:	bf00      	nop
 800334a:	bf00      	nop
 800334c:	3724      	adds	r7, #36	@ 0x24
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	40023800 	.word	0x40023800
 800335c:	40013800 	.word	0x40013800
 8003360:	40020000 	.word	0x40020000
 8003364:	40020400 	.word	0x40020400
 8003368:	40020800 	.word	0x40020800
 800336c:	40020c00 	.word	0x40020c00
 8003370:	40021000 	.word	0x40021000
 8003374:	40021400 	.word	0x40021400
 8003378:	40021800 	.word	0x40021800
 800337c:	40021c00 	.word	0x40021c00
 8003380:	40013c00 	.word	0x40013c00

08003384 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	460b      	mov	r3, r1
 800338e:	807b      	strh	r3, [r7, #2]
 8003390:	4613      	mov	r3, r2
 8003392:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003394:	787b      	ldrb	r3, [r7, #1]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d003      	beq.n	80033a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800339a:	887a      	ldrh	r2, [r7, #2]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80033a0:	e003      	b.n	80033aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033a2:	887b      	ldrh	r3, [r7, #2]
 80033a4:	041a      	lsls	r2, r3, #16
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	619a      	str	r2, [r3, #24]
}
 80033aa:	bf00      	nop
 80033ac:	370c      	adds	r7, #12
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr

080033b6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033b6:	b480      	push	{r7}
 80033b8:	b085      	sub	sp, #20
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
 80033be:	460b      	mov	r3, r1
 80033c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	695b      	ldr	r3, [r3, #20]
 80033c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80033c8:	887a      	ldrh	r2, [r7, #2]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	4013      	ands	r3, r2
 80033ce:	041a      	lsls	r2, r3, #16
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	43d9      	mvns	r1, r3
 80033d4:	887b      	ldrh	r3, [r7, #2]
 80033d6:	400b      	ands	r3, r1
 80033d8:	431a      	orrs	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	619a      	str	r2, [r3, #24]
}
 80033de:	bf00      	nop
 80033e0:	3714      	adds	r7, #20
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
	...

080033ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d101      	bne.n	80033fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e12b      	b.n	8003656 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003404:	b2db      	uxtb	r3, r3
 8003406:	2b00      	cmp	r3, #0
 8003408:	d106      	bne.n	8003418 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003412:	6878      	ldr	r0, [r7, #4]
 8003414:	f7fe fdf2 	bl	8001ffc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2224      	movs	r2, #36	@ 0x24
 800341c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f022 0201 	bic.w	r2, r2, #1
 800342e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800343e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800344e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003450:	f001 fc4e 	bl	8004cf0 <HAL_RCC_GetPCLK1Freq>
 8003454:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	4a81      	ldr	r2, [pc, #516]	@ (8003660 <HAL_I2C_Init+0x274>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d807      	bhi.n	8003470 <HAL_I2C_Init+0x84>
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	4a80      	ldr	r2, [pc, #512]	@ (8003664 <HAL_I2C_Init+0x278>)
 8003464:	4293      	cmp	r3, r2
 8003466:	bf94      	ite	ls
 8003468:	2301      	movls	r3, #1
 800346a:	2300      	movhi	r3, #0
 800346c:	b2db      	uxtb	r3, r3
 800346e:	e006      	b.n	800347e <HAL_I2C_Init+0x92>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	4a7d      	ldr	r2, [pc, #500]	@ (8003668 <HAL_I2C_Init+0x27c>)
 8003474:	4293      	cmp	r3, r2
 8003476:	bf94      	ite	ls
 8003478:	2301      	movls	r3, #1
 800347a:	2300      	movhi	r3, #0
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e0e7      	b.n	8003656 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	4a78      	ldr	r2, [pc, #480]	@ (800366c <HAL_I2C_Init+0x280>)
 800348a:	fba2 2303 	umull	r2, r3, r2, r3
 800348e:	0c9b      	lsrs	r3, r3, #18
 8003490:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68ba      	ldr	r2, [r7, #8]
 80034a2:	430a      	orrs	r2, r1
 80034a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	6a1b      	ldr	r3, [r3, #32]
 80034ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	4a6a      	ldr	r2, [pc, #424]	@ (8003660 <HAL_I2C_Init+0x274>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d802      	bhi.n	80034c0 <HAL_I2C_Init+0xd4>
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	3301      	adds	r3, #1
 80034be:	e009      	b.n	80034d4 <HAL_I2C_Init+0xe8>
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80034c6:	fb02 f303 	mul.w	r3, r2, r3
 80034ca:	4a69      	ldr	r2, [pc, #420]	@ (8003670 <HAL_I2C_Init+0x284>)
 80034cc:	fba2 2303 	umull	r2, r3, r2, r3
 80034d0:	099b      	lsrs	r3, r3, #6
 80034d2:	3301      	adds	r3, #1
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	6812      	ldr	r2, [r2, #0]
 80034d8:	430b      	orrs	r3, r1
 80034da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	69db      	ldr	r3, [r3, #28]
 80034e2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80034e6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	495c      	ldr	r1, [pc, #368]	@ (8003660 <HAL_I2C_Init+0x274>)
 80034f0:	428b      	cmp	r3, r1
 80034f2:	d819      	bhi.n	8003528 <HAL_I2C_Init+0x13c>
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	1e59      	subs	r1, r3, #1
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	005b      	lsls	r3, r3, #1
 80034fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8003502:	1c59      	adds	r1, r3, #1
 8003504:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003508:	400b      	ands	r3, r1
 800350a:	2b00      	cmp	r3, #0
 800350c:	d00a      	beq.n	8003524 <HAL_I2C_Init+0x138>
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	1e59      	subs	r1, r3, #1
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	005b      	lsls	r3, r3, #1
 8003518:	fbb1 f3f3 	udiv	r3, r1, r3
 800351c:	3301      	adds	r3, #1
 800351e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003522:	e051      	b.n	80035c8 <HAL_I2C_Init+0x1dc>
 8003524:	2304      	movs	r3, #4
 8003526:	e04f      	b.n	80035c8 <HAL_I2C_Init+0x1dc>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d111      	bne.n	8003554 <HAL_I2C_Init+0x168>
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	1e58      	subs	r0, r3, #1
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6859      	ldr	r1, [r3, #4]
 8003538:	460b      	mov	r3, r1
 800353a:	005b      	lsls	r3, r3, #1
 800353c:	440b      	add	r3, r1
 800353e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003542:	3301      	adds	r3, #1
 8003544:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003548:	2b00      	cmp	r3, #0
 800354a:	bf0c      	ite	eq
 800354c:	2301      	moveq	r3, #1
 800354e:	2300      	movne	r3, #0
 8003550:	b2db      	uxtb	r3, r3
 8003552:	e012      	b.n	800357a <HAL_I2C_Init+0x18e>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	1e58      	subs	r0, r3, #1
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6859      	ldr	r1, [r3, #4]
 800355c:	460b      	mov	r3, r1
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	440b      	add	r3, r1
 8003562:	0099      	lsls	r1, r3, #2
 8003564:	440b      	add	r3, r1
 8003566:	fbb0 f3f3 	udiv	r3, r0, r3
 800356a:	3301      	adds	r3, #1
 800356c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003570:	2b00      	cmp	r3, #0
 8003572:	bf0c      	ite	eq
 8003574:	2301      	moveq	r3, #1
 8003576:	2300      	movne	r3, #0
 8003578:	b2db      	uxtb	r3, r3
 800357a:	2b00      	cmp	r3, #0
 800357c:	d001      	beq.n	8003582 <HAL_I2C_Init+0x196>
 800357e:	2301      	movs	r3, #1
 8003580:	e022      	b.n	80035c8 <HAL_I2C_Init+0x1dc>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d10e      	bne.n	80035a8 <HAL_I2C_Init+0x1bc>
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	1e58      	subs	r0, r3, #1
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6859      	ldr	r1, [r3, #4]
 8003592:	460b      	mov	r3, r1
 8003594:	005b      	lsls	r3, r3, #1
 8003596:	440b      	add	r3, r1
 8003598:	fbb0 f3f3 	udiv	r3, r0, r3
 800359c:	3301      	adds	r3, #1
 800359e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80035a6:	e00f      	b.n	80035c8 <HAL_I2C_Init+0x1dc>
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	1e58      	subs	r0, r3, #1
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6859      	ldr	r1, [r3, #4]
 80035b0:	460b      	mov	r3, r1
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	440b      	add	r3, r1
 80035b6:	0099      	lsls	r1, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80035be:	3301      	adds	r3, #1
 80035c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80035c8:	6879      	ldr	r1, [r7, #4]
 80035ca:	6809      	ldr	r1, [r1, #0]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	69da      	ldr	r2, [r3, #28]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a1b      	ldr	r3, [r3, #32]
 80035e2:	431a      	orrs	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	430a      	orrs	r2, r1
 80035ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80035f6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80035fa:	687a      	ldr	r2, [r7, #4]
 80035fc:	6911      	ldr	r1, [r2, #16]
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	68d2      	ldr	r2, [r2, #12]
 8003602:	4311      	orrs	r1, r2
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	6812      	ldr	r2, [r2, #0]
 8003608:	430b      	orrs	r3, r1
 800360a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	695a      	ldr	r2, [r3, #20]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	699b      	ldr	r3, [r3, #24]
 800361e:	431a      	orrs	r2, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	430a      	orrs	r2, r1
 8003626:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f042 0201 	orr.w	r2, r2, #1
 8003636:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2220      	movs	r2, #32
 8003642:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	000186a0 	.word	0x000186a0
 8003664:	001e847f 	.word	0x001e847f
 8003668:	003d08ff 	.word	0x003d08ff
 800366c:	431bde83 	.word	0x431bde83
 8003670:	10624dd3 	.word	0x10624dd3

08003674 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b088      	sub	sp, #32
 8003678:	af02      	add	r7, sp, #8
 800367a:	60f8      	str	r0, [r7, #12]
 800367c:	4608      	mov	r0, r1
 800367e:	4611      	mov	r1, r2
 8003680:	461a      	mov	r2, r3
 8003682:	4603      	mov	r3, r0
 8003684:	817b      	strh	r3, [r7, #10]
 8003686:	460b      	mov	r3, r1
 8003688:	813b      	strh	r3, [r7, #8]
 800368a:	4613      	mov	r3, r2
 800368c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800368e:	f7fe ffbd 	bl	800260c <HAL_GetTick>
 8003692:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800369a:	b2db      	uxtb	r3, r3
 800369c:	2b20      	cmp	r3, #32
 800369e:	f040 80d9 	bne.w	8003854 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	9300      	str	r3, [sp, #0]
 80036a6:	2319      	movs	r3, #25
 80036a8:	2201      	movs	r2, #1
 80036aa:	496d      	ldr	r1, [pc, #436]	@ (8003860 <HAL_I2C_Mem_Write+0x1ec>)
 80036ac:	68f8      	ldr	r0, [r7, #12]
 80036ae:	f000 fc7f 	bl	8003fb0 <I2C_WaitOnFlagUntilTimeout>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d001      	beq.n	80036bc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80036b8:	2302      	movs	r3, #2
 80036ba:	e0cc      	b.n	8003856 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d101      	bne.n	80036ca <HAL_I2C_Mem_Write+0x56>
 80036c6:	2302      	movs	r3, #2
 80036c8:	e0c5      	b.n	8003856 <HAL_I2C_Mem_Write+0x1e2>
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0301 	and.w	r3, r3, #1
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d007      	beq.n	80036f0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f042 0201 	orr.w	r2, r2, #1
 80036ee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036fe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2221      	movs	r2, #33	@ 0x21
 8003704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2240      	movs	r2, #64	@ 0x40
 800370c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2200      	movs	r2, #0
 8003714:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	6a3a      	ldr	r2, [r7, #32]
 800371a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003720:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003726:	b29a      	uxth	r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	4a4d      	ldr	r2, [pc, #308]	@ (8003864 <HAL_I2C_Mem_Write+0x1f0>)
 8003730:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003732:	88f8      	ldrh	r0, [r7, #6]
 8003734:	893a      	ldrh	r2, [r7, #8]
 8003736:	8979      	ldrh	r1, [r7, #10]
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	9301      	str	r3, [sp, #4]
 800373c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800373e:	9300      	str	r3, [sp, #0]
 8003740:	4603      	mov	r3, r0
 8003742:	68f8      	ldr	r0, [r7, #12]
 8003744:	f000 fab6 	bl	8003cb4 <I2C_RequestMemoryWrite>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d052      	beq.n	80037f4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e081      	b.n	8003856 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003752:	697a      	ldr	r2, [r7, #20]
 8003754:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003756:	68f8      	ldr	r0, [r7, #12]
 8003758:	f000 fd00 	bl	800415c <I2C_WaitOnTXEFlagUntilTimeout>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d00d      	beq.n	800377e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003766:	2b04      	cmp	r3, #4
 8003768:	d107      	bne.n	800377a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003778:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e06b      	b.n	8003856 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003782:	781a      	ldrb	r2, [r3, #0]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378e:	1c5a      	adds	r2, r3, #1
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003798:	3b01      	subs	r3, #1
 800379a:	b29a      	uxth	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	3b01      	subs	r3, #1
 80037a8:	b29a      	uxth	r2, r3
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	695b      	ldr	r3, [r3, #20]
 80037b4:	f003 0304 	and.w	r3, r3, #4
 80037b8:	2b04      	cmp	r3, #4
 80037ba:	d11b      	bne.n	80037f4 <HAL_I2C_Mem_Write+0x180>
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d017      	beq.n	80037f4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c8:	781a      	ldrb	r2, [r3, #0]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d4:	1c5a      	adds	r2, r3, #1
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037de:	3b01      	subs	r3, #1
 80037e0:	b29a      	uxth	r2, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	3b01      	subs	r3, #1
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d1aa      	bne.n	8003752 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037fc:	697a      	ldr	r2, [r7, #20]
 80037fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003800:	68f8      	ldr	r0, [r7, #12]
 8003802:	f000 fcec 	bl	80041de <I2C_WaitOnBTFFlagUntilTimeout>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d00d      	beq.n	8003828 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003810:	2b04      	cmp	r3, #4
 8003812:	d107      	bne.n	8003824 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003822:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e016      	b.n	8003856 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003836:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2220      	movs	r2, #32
 800383c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003850:	2300      	movs	r3, #0
 8003852:	e000      	b.n	8003856 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003854:	2302      	movs	r3, #2
  }
}
 8003856:	4618      	mov	r0, r3
 8003858:	3718      	adds	r7, #24
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	00100002 	.word	0x00100002
 8003864:	ffff0000 	.word	0xffff0000

08003868 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b08c      	sub	sp, #48	@ 0x30
 800386c:	af02      	add	r7, sp, #8
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	4608      	mov	r0, r1
 8003872:	4611      	mov	r1, r2
 8003874:	461a      	mov	r2, r3
 8003876:	4603      	mov	r3, r0
 8003878:	817b      	strh	r3, [r7, #10]
 800387a:	460b      	mov	r3, r1
 800387c:	813b      	strh	r3, [r7, #8]
 800387e:	4613      	mov	r3, r2
 8003880:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003882:	f7fe fec3 	bl	800260c <HAL_GetTick>
 8003886:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2b20      	cmp	r3, #32
 8003892:	f040 8208 	bne.w	8003ca6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003898:	9300      	str	r3, [sp, #0]
 800389a:	2319      	movs	r3, #25
 800389c:	2201      	movs	r2, #1
 800389e:	497b      	ldr	r1, [pc, #492]	@ (8003a8c <HAL_I2C_Mem_Read+0x224>)
 80038a0:	68f8      	ldr	r0, [r7, #12]
 80038a2:	f000 fb85 	bl	8003fb0 <I2C_WaitOnFlagUntilTimeout>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80038ac:	2302      	movs	r3, #2
 80038ae:	e1fb      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d101      	bne.n	80038be <HAL_I2C_Mem_Read+0x56>
 80038ba:	2302      	movs	r3, #2
 80038bc:	e1f4      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x440>
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2201      	movs	r2, #1
 80038c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0301 	and.w	r3, r3, #1
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d007      	beq.n	80038e4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f042 0201 	orr.w	r2, r2, #1
 80038e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2222      	movs	r2, #34	@ 0x22
 80038f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2240      	movs	r2, #64	@ 0x40
 8003900:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2200      	movs	r2, #0
 8003908:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800390e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003914:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800391a:	b29a      	uxth	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	4a5b      	ldr	r2, [pc, #364]	@ (8003a90 <HAL_I2C_Mem_Read+0x228>)
 8003924:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003926:	88f8      	ldrh	r0, [r7, #6]
 8003928:	893a      	ldrh	r2, [r7, #8]
 800392a:	8979      	ldrh	r1, [r7, #10]
 800392c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392e:	9301      	str	r3, [sp, #4]
 8003930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003932:	9300      	str	r3, [sp, #0]
 8003934:	4603      	mov	r3, r0
 8003936:	68f8      	ldr	r0, [r7, #12]
 8003938:	f000 fa52 	bl	8003de0 <I2C_RequestMemoryRead>
 800393c:	4603      	mov	r3, r0
 800393e:	2b00      	cmp	r3, #0
 8003940:	d001      	beq.n	8003946 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e1b0      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800394a:	2b00      	cmp	r3, #0
 800394c:	d113      	bne.n	8003976 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800394e:	2300      	movs	r3, #0
 8003950:	623b      	str	r3, [r7, #32]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	695b      	ldr	r3, [r3, #20]
 8003958:	623b      	str	r3, [r7, #32]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	699b      	ldr	r3, [r3, #24]
 8003960:	623b      	str	r3, [r7, #32]
 8003962:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003972:	601a      	str	r2, [r3, #0]
 8003974:	e184      	b.n	8003c80 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800397a:	2b01      	cmp	r3, #1
 800397c:	d11b      	bne.n	80039b6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800398c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800398e:	2300      	movs	r3, #0
 8003990:	61fb      	str	r3, [r7, #28]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	695b      	ldr	r3, [r3, #20]
 8003998:	61fb      	str	r3, [r7, #28]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	699b      	ldr	r3, [r3, #24]
 80039a0:	61fb      	str	r3, [r7, #28]
 80039a2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039b2:	601a      	str	r2, [r3, #0]
 80039b4:	e164      	b.n	8003c80 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d11b      	bne.n	80039f6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039cc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039de:	2300      	movs	r3, #0
 80039e0:	61bb      	str	r3, [r7, #24]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	695b      	ldr	r3, [r3, #20]
 80039e8:	61bb      	str	r3, [r7, #24]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	699b      	ldr	r3, [r3, #24]
 80039f0:	61bb      	str	r3, [r7, #24]
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	e144      	b.n	8003c80 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039f6:	2300      	movs	r3, #0
 80039f8:	617b      	str	r3, [r7, #20]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	695b      	ldr	r3, [r3, #20]
 8003a00:	617b      	str	r3, [r7, #20]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	699b      	ldr	r3, [r3, #24]
 8003a08:	617b      	str	r3, [r7, #20]
 8003a0a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003a0c:	e138      	b.n	8003c80 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a12:	2b03      	cmp	r3, #3
 8003a14:	f200 80f1 	bhi.w	8003bfa <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d123      	bne.n	8003a68 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a22:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003a24:	68f8      	ldr	r0, [r7, #12]
 8003a26:	f000 fc1b 	bl	8004260 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d001      	beq.n	8003a34 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e139      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	691a      	ldr	r2, [r3, #16]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a3e:	b2d2      	uxtb	r2, r2
 8003a40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a46:	1c5a      	adds	r2, r3, #1
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a50:	3b01      	subs	r3, #1
 8003a52:	b29a      	uxth	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	b29a      	uxth	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a66:	e10b      	b.n	8003c80 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a6c:	2b02      	cmp	r3, #2
 8003a6e:	d14e      	bne.n	8003b0e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a72:	9300      	str	r3, [sp, #0]
 8003a74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a76:	2200      	movs	r2, #0
 8003a78:	4906      	ldr	r1, [pc, #24]	@ (8003a94 <HAL_I2C_Mem_Read+0x22c>)
 8003a7a:	68f8      	ldr	r0, [r7, #12]
 8003a7c:	f000 fa98 	bl	8003fb0 <I2C_WaitOnFlagUntilTimeout>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d008      	beq.n	8003a98 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e10e      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x440>
 8003a8a:	bf00      	nop
 8003a8c:	00100002 	.word	0x00100002
 8003a90:	ffff0000 	.word	0xffff0000
 8003a94:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aa6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	691a      	ldr	r2, [r3, #16]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab2:	b2d2      	uxtb	r2, r2
 8003ab4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aba:	1c5a      	adds	r2, r3, #1
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ac4:	3b01      	subs	r3, #1
 8003ac6:	b29a      	uxth	r2, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	3b01      	subs	r3, #1
 8003ad4:	b29a      	uxth	r2, r3
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	691a      	ldr	r2, [r3, #16]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae4:	b2d2      	uxtb	r2, r2
 8003ae6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aec:	1c5a      	adds	r2, r3, #1
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003af6:	3b01      	subs	r3, #1
 8003af8:	b29a      	uxth	r2, r3
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	3b01      	subs	r3, #1
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b0c:	e0b8      	b.n	8003c80 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b10:	9300      	str	r3, [sp, #0]
 8003b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b14:	2200      	movs	r2, #0
 8003b16:	4966      	ldr	r1, [pc, #408]	@ (8003cb0 <HAL_I2C_Mem_Read+0x448>)
 8003b18:	68f8      	ldr	r0, [r7, #12]
 8003b1a:	f000 fa49 	bl	8003fb0 <I2C_WaitOnFlagUntilTimeout>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d001      	beq.n	8003b28 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e0bf      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	691a      	ldr	r2, [r3, #16]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b42:	b2d2      	uxtb	r2, r2
 8003b44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4a:	1c5a      	adds	r2, r3, #1
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b54:	3b01      	subs	r3, #1
 8003b56:	b29a      	uxth	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	3b01      	subs	r3, #1
 8003b64:	b29a      	uxth	r2, r3
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6c:	9300      	str	r3, [sp, #0]
 8003b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b70:	2200      	movs	r2, #0
 8003b72:	494f      	ldr	r1, [pc, #316]	@ (8003cb0 <HAL_I2C_Mem_Read+0x448>)
 8003b74:	68f8      	ldr	r0, [r7, #12]
 8003b76:	f000 fa1b 	bl	8003fb0 <I2C_WaitOnFlagUntilTimeout>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d001      	beq.n	8003b84 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e091      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	691a      	ldr	r2, [r3, #16]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9e:	b2d2      	uxtb	r2, r2
 8003ba0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba6:	1c5a      	adds	r2, r3, #1
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bb0:	3b01      	subs	r3, #1
 8003bb2:	b29a      	uxth	r2, r3
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bbc:	b29b      	uxth	r3, r3
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	b29a      	uxth	r2, r3
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	691a      	ldr	r2, [r3, #16]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd0:	b2d2      	uxtb	r2, r2
 8003bd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd8:	1c5a      	adds	r2, r3, #1
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003be2:	3b01      	subs	r3, #1
 8003be4:	b29a      	uxth	r2, r3
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	3b01      	subs	r3, #1
 8003bf2:	b29a      	uxth	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003bf8:	e042      	b.n	8003c80 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bfc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 fb2e 	bl	8004260 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e04c      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	691a      	ldr	r2, [r3, #16]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c18:	b2d2      	uxtb	r2, r2
 8003c1a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c20:	1c5a      	adds	r2, r3, #1
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c2a:	3b01      	subs	r3, #1
 8003c2c:	b29a      	uxth	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	3b01      	subs	r3, #1
 8003c3a:	b29a      	uxth	r2, r3
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	695b      	ldr	r3, [r3, #20]
 8003c46:	f003 0304 	and.w	r3, r3, #4
 8003c4a:	2b04      	cmp	r3, #4
 8003c4c:	d118      	bne.n	8003c80 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	691a      	ldr	r2, [r3, #16]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c58:	b2d2      	uxtb	r2, r2
 8003c5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c60:	1c5a      	adds	r2, r3, #1
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	3b01      	subs	r3, #1
 8003c7a:	b29a      	uxth	r2, r3
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f47f aec2 	bne.w	8003a0e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2220      	movs	r2, #32
 8003c8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	e000      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003ca6:	2302      	movs	r3, #2
  }
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3728      	adds	r7, #40	@ 0x28
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	00010004 	.word	0x00010004

08003cb4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b088      	sub	sp, #32
 8003cb8:	af02      	add	r7, sp, #8
 8003cba:	60f8      	str	r0, [r7, #12]
 8003cbc:	4608      	mov	r0, r1
 8003cbe:	4611      	mov	r1, r2
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	817b      	strh	r3, [r7, #10]
 8003cc6:	460b      	mov	r3, r1
 8003cc8:	813b      	strh	r3, [r7, #8]
 8003cca:	4613      	mov	r3, r2
 8003ccc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cdc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce0:	9300      	str	r3, [sp, #0]
 8003ce2:	6a3b      	ldr	r3, [r7, #32]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003cea:	68f8      	ldr	r0, [r7, #12]
 8003cec:	f000 f960 	bl	8003fb0 <I2C_WaitOnFlagUntilTimeout>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d00d      	beq.n	8003d12 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d04:	d103      	bne.n	8003d0e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d0c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	e05f      	b.n	8003dd2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d12:	897b      	ldrh	r3, [r7, #10]
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	461a      	mov	r2, r3
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d20:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d24:	6a3a      	ldr	r2, [r7, #32]
 8003d26:	492d      	ldr	r1, [pc, #180]	@ (8003ddc <I2C_RequestMemoryWrite+0x128>)
 8003d28:	68f8      	ldr	r0, [r7, #12]
 8003d2a:	f000 f998 	bl	800405e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d001      	beq.n	8003d38 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e04c      	b.n	8003dd2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d38:	2300      	movs	r3, #0
 8003d3a:	617b      	str	r3, [r7, #20]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	695b      	ldr	r3, [r3, #20]
 8003d42:	617b      	str	r3, [r7, #20]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	617b      	str	r3, [r7, #20]
 8003d4c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d50:	6a39      	ldr	r1, [r7, #32]
 8003d52:	68f8      	ldr	r0, [r7, #12]
 8003d54:	f000 fa02 	bl	800415c <I2C_WaitOnTXEFlagUntilTimeout>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d00d      	beq.n	8003d7a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d62:	2b04      	cmp	r3, #4
 8003d64:	d107      	bne.n	8003d76 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d74:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e02b      	b.n	8003dd2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d7a:	88fb      	ldrh	r3, [r7, #6]
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d105      	bne.n	8003d8c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d80:	893b      	ldrh	r3, [r7, #8]
 8003d82:	b2da      	uxtb	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	611a      	str	r2, [r3, #16]
 8003d8a:	e021      	b.n	8003dd0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d8c:	893b      	ldrh	r3, [r7, #8]
 8003d8e:	0a1b      	lsrs	r3, r3, #8
 8003d90:	b29b      	uxth	r3, r3
 8003d92:	b2da      	uxtb	r2, r3
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d9c:	6a39      	ldr	r1, [r7, #32]
 8003d9e:	68f8      	ldr	r0, [r7, #12]
 8003da0:	f000 f9dc 	bl	800415c <I2C_WaitOnTXEFlagUntilTimeout>
 8003da4:	4603      	mov	r3, r0
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d00d      	beq.n	8003dc6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dae:	2b04      	cmp	r3, #4
 8003db0:	d107      	bne.n	8003dc2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dc0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e005      	b.n	8003dd2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003dc6:	893b      	ldrh	r3, [r7, #8]
 8003dc8:	b2da      	uxtb	r2, r3
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3718      	adds	r7, #24
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	00010002 	.word	0x00010002

08003de0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b088      	sub	sp, #32
 8003de4:	af02      	add	r7, sp, #8
 8003de6:	60f8      	str	r0, [r7, #12]
 8003de8:	4608      	mov	r0, r1
 8003dea:	4611      	mov	r1, r2
 8003dec:	461a      	mov	r2, r3
 8003dee:	4603      	mov	r3, r0
 8003df0:	817b      	strh	r3, [r7, #10]
 8003df2:	460b      	mov	r3, r1
 8003df4:	813b      	strh	r3, [r7, #8]
 8003df6:	4613      	mov	r3, r2
 8003df8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003e08:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e18:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e1c:	9300      	str	r3, [sp, #0]
 8003e1e:	6a3b      	ldr	r3, [r7, #32]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e26:	68f8      	ldr	r0, [r7, #12]
 8003e28:	f000 f8c2 	bl	8003fb0 <I2C_WaitOnFlagUntilTimeout>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00d      	beq.n	8003e4e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e40:	d103      	bne.n	8003e4a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e48:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e0aa      	b.n	8003fa4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e4e:	897b      	ldrh	r3, [r7, #10]
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	461a      	mov	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003e5c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e60:	6a3a      	ldr	r2, [r7, #32]
 8003e62:	4952      	ldr	r1, [pc, #328]	@ (8003fac <I2C_RequestMemoryRead+0x1cc>)
 8003e64:	68f8      	ldr	r0, [r7, #12]
 8003e66:	f000 f8fa 	bl	800405e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d001      	beq.n	8003e74 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e097      	b.n	8003fa4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e74:	2300      	movs	r3, #0
 8003e76:	617b      	str	r3, [r7, #20]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	695b      	ldr	r3, [r3, #20]
 8003e7e:	617b      	str	r3, [r7, #20]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	699b      	ldr	r3, [r3, #24]
 8003e86:	617b      	str	r3, [r7, #20]
 8003e88:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e8c:	6a39      	ldr	r1, [r7, #32]
 8003e8e:	68f8      	ldr	r0, [r7, #12]
 8003e90:	f000 f964 	bl	800415c <I2C_WaitOnTXEFlagUntilTimeout>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d00d      	beq.n	8003eb6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9e:	2b04      	cmp	r3, #4
 8003ea0:	d107      	bne.n	8003eb2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003eb0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e076      	b.n	8003fa4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003eb6:	88fb      	ldrh	r3, [r7, #6]
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d105      	bne.n	8003ec8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ebc:	893b      	ldrh	r3, [r7, #8]
 8003ebe:	b2da      	uxtb	r2, r3
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	611a      	str	r2, [r3, #16]
 8003ec6:	e021      	b.n	8003f0c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ec8:	893b      	ldrh	r3, [r7, #8]
 8003eca:	0a1b      	lsrs	r3, r3, #8
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	b2da      	uxtb	r2, r3
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ed6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ed8:	6a39      	ldr	r1, [r7, #32]
 8003eda:	68f8      	ldr	r0, [r7, #12]
 8003edc:	f000 f93e 	bl	800415c <I2C_WaitOnTXEFlagUntilTimeout>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d00d      	beq.n	8003f02 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eea:	2b04      	cmp	r3, #4
 8003eec:	d107      	bne.n	8003efe <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003efc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e050      	b.n	8003fa4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f02:	893b      	ldrh	r3, [r7, #8]
 8003f04:	b2da      	uxtb	r2, r3
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f0e:	6a39      	ldr	r1, [r7, #32]
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f000 f923 	bl	800415c <I2C_WaitOnTXEFlagUntilTimeout>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d00d      	beq.n	8003f38 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f20:	2b04      	cmp	r3, #4
 8003f22:	d107      	bne.n	8003f34 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f32:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e035      	b.n	8003fa4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f46:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f4a:	9300      	str	r3, [sp, #0]
 8003f4c:	6a3b      	ldr	r3, [r7, #32]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f54:	68f8      	ldr	r0, [r7, #12]
 8003f56:	f000 f82b 	bl	8003fb0 <I2C_WaitOnFlagUntilTimeout>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d00d      	beq.n	8003f7c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f6e:	d103      	bne.n	8003f78 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f76:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e013      	b.n	8003fa4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003f7c:	897b      	ldrh	r3, [r7, #10]
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	f043 0301 	orr.w	r3, r3, #1
 8003f84:	b2da      	uxtb	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8e:	6a3a      	ldr	r2, [r7, #32]
 8003f90:	4906      	ldr	r1, [pc, #24]	@ (8003fac <I2C_RequestMemoryRead+0x1cc>)
 8003f92:	68f8      	ldr	r0, [r7, #12]
 8003f94:	f000 f863 	bl	800405e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d001      	beq.n	8003fa2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e000      	b.n	8003fa4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003fa2:	2300      	movs	r3, #0
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3718      	adds	r7, #24
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	00010002 	.word	0x00010002

08003fb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	60f8      	str	r0, [r7, #12]
 8003fb8:	60b9      	str	r1, [r7, #8]
 8003fba:	603b      	str	r3, [r7, #0]
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fc0:	e025      	b.n	800400e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fc8:	d021      	beq.n	800400e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fca:	f7fe fb1f 	bl	800260c <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	69bb      	ldr	r3, [r7, #24]
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	683a      	ldr	r2, [r7, #0]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d302      	bcc.n	8003fe0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d116      	bne.n	800400e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2220      	movs	r2, #32
 8003fea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffa:	f043 0220 	orr.w	r2, r3, #32
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2200      	movs	r2, #0
 8004006:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e023      	b.n	8004056 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	0c1b      	lsrs	r3, r3, #16
 8004012:	b2db      	uxtb	r3, r3
 8004014:	2b01      	cmp	r3, #1
 8004016:	d10d      	bne.n	8004034 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	695b      	ldr	r3, [r3, #20]
 800401e:	43da      	mvns	r2, r3
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	4013      	ands	r3, r2
 8004024:	b29b      	uxth	r3, r3
 8004026:	2b00      	cmp	r3, #0
 8004028:	bf0c      	ite	eq
 800402a:	2301      	moveq	r3, #1
 800402c:	2300      	movne	r3, #0
 800402e:	b2db      	uxtb	r3, r3
 8004030:	461a      	mov	r2, r3
 8004032:	e00c      	b.n	800404e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	699b      	ldr	r3, [r3, #24]
 800403a:	43da      	mvns	r2, r3
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	4013      	ands	r3, r2
 8004040:	b29b      	uxth	r3, r3
 8004042:	2b00      	cmp	r3, #0
 8004044:	bf0c      	ite	eq
 8004046:	2301      	moveq	r3, #1
 8004048:	2300      	movne	r3, #0
 800404a:	b2db      	uxtb	r3, r3
 800404c:	461a      	mov	r2, r3
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	429a      	cmp	r2, r3
 8004052:	d0b6      	beq.n	8003fc2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3710      	adds	r7, #16
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}

0800405e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800405e:	b580      	push	{r7, lr}
 8004060:	b084      	sub	sp, #16
 8004062:	af00      	add	r7, sp, #0
 8004064:	60f8      	str	r0, [r7, #12]
 8004066:	60b9      	str	r1, [r7, #8]
 8004068:	607a      	str	r2, [r7, #4]
 800406a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800406c:	e051      	b.n	8004112 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	695b      	ldr	r3, [r3, #20]
 8004074:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004078:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800407c:	d123      	bne.n	80040c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800408c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004096:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2200      	movs	r2, #0
 800409c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2220      	movs	r2, #32
 80040a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b2:	f043 0204 	orr.w	r2, r3, #4
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e046      	b.n	8004154 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040cc:	d021      	beq.n	8004112 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040ce:	f7fe fa9d 	bl	800260c <HAL_GetTick>
 80040d2:	4602      	mov	r2, r0
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	1ad3      	subs	r3, r2, r3
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	429a      	cmp	r2, r3
 80040dc:	d302      	bcc.n	80040e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d116      	bne.n	8004112 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2220      	movs	r2, #32
 80040ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fe:	f043 0220 	orr.w	r2, r3, #32
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2200      	movs	r2, #0
 800410a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e020      	b.n	8004154 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	0c1b      	lsrs	r3, r3, #16
 8004116:	b2db      	uxtb	r3, r3
 8004118:	2b01      	cmp	r3, #1
 800411a:	d10c      	bne.n	8004136 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	695b      	ldr	r3, [r3, #20]
 8004122:	43da      	mvns	r2, r3
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	4013      	ands	r3, r2
 8004128:	b29b      	uxth	r3, r3
 800412a:	2b00      	cmp	r3, #0
 800412c:	bf14      	ite	ne
 800412e:	2301      	movne	r3, #1
 8004130:	2300      	moveq	r3, #0
 8004132:	b2db      	uxtb	r3, r3
 8004134:	e00b      	b.n	800414e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	699b      	ldr	r3, [r3, #24]
 800413c:	43da      	mvns	r2, r3
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	4013      	ands	r3, r2
 8004142:	b29b      	uxth	r3, r3
 8004144:	2b00      	cmp	r3, #0
 8004146:	bf14      	ite	ne
 8004148:	2301      	movne	r3, #1
 800414a:	2300      	moveq	r3, #0
 800414c:	b2db      	uxtb	r3, r3
 800414e:	2b00      	cmp	r3, #0
 8004150:	d18d      	bne.n	800406e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004152:	2300      	movs	r3, #0
}
 8004154:	4618      	mov	r0, r3
 8004156:	3710      	adds	r7, #16
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004168:	e02d      	b.n	80041c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800416a:	68f8      	ldr	r0, [r7, #12]
 800416c:	f000 f8ce 	bl	800430c <I2C_IsAcknowledgeFailed>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d001      	beq.n	800417a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e02d      	b.n	80041d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004180:	d021      	beq.n	80041c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004182:	f7fe fa43 	bl	800260c <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	68ba      	ldr	r2, [r7, #8]
 800418e:	429a      	cmp	r2, r3
 8004190:	d302      	bcc.n	8004198 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d116      	bne.n	80041c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2200      	movs	r2, #0
 800419c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2220      	movs	r2, #32
 80041a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2200      	movs	r2, #0
 80041aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b2:	f043 0220 	orr.w	r2, r3, #32
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e007      	b.n	80041d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	695b      	ldr	r3, [r3, #20]
 80041cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041d0:	2b80      	cmp	r3, #128	@ 0x80
 80041d2:	d1ca      	bne.n	800416a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80041d4:	2300      	movs	r3, #0
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3710      	adds	r7, #16
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}

080041de <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041de:	b580      	push	{r7, lr}
 80041e0:	b084      	sub	sp, #16
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	60f8      	str	r0, [r7, #12]
 80041e6:	60b9      	str	r1, [r7, #8]
 80041e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80041ea:	e02d      	b.n	8004248 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041ec:	68f8      	ldr	r0, [r7, #12]
 80041ee:	f000 f88d 	bl	800430c <I2C_IsAcknowledgeFailed>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d001      	beq.n	80041fc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e02d      	b.n	8004258 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004202:	d021      	beq.n	8004248 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004204:	f7fe fa02 	bl	800260c <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	68ba      	ldr	r2, [r7, #8]
 8004210:	429a      	cmp	r2, r3
 8004212:	d302      	bcc.n	800421a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d116      	bne.n	8004248 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2200      	movs	r2, #0
 800421e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2220      	movs	r2, #32
 8004224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004234:	f043 0220 	orr.w	r2, r3, #32
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2200      	movs	r2, #0
 8004240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e007      	b.n	8004258 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	695b      	ldr	r3, [r3, #20]
 800424e:	f003 0304 	and.w	r3, r3, #4
 8004252:	2b04      	cmp	r3, #4
 8004254:	d1ca      	bne.n	80041ec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004256:	2300      	movs	r3, #0
}
 8004258:	4618      	mov	r0, r3
 800425a:	3710      	adds	r7, #16
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800426c:	e042      	b.n	80042f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	695b      	ldr	r3, [r3, #20]
 8004274:	f003 0310 	and.w	r3, r3, #16
 8004278:	2b10      	cmp	r3, #16
 800427a:	d119      	bne.n	80042b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f06f 0210 	mvn.w	r2, #16
 8004284:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2200      	movs	r2, #0
 800428a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2220      	movs	r2, #32
 8004290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e029      	b.n	8004304 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042b0:	f7fe f9ac 	bl	800260c <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	68ba      	ldr	r2, [r7, #8]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d302      	bcc.n	80042c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d116      	bne.n	80042f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2200      	movs	r2, #0
 80042ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2220      	movs	r2, #32
 80042d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e0:	f043 0220 	orr.w	r2, r3, #32
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2200      	movs	r2, #0
 80042ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e007      	b.n	8004304 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	695b      	ldr	r3, [r3, #20]
 80042fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042fe:	2b40      	cmp	r3, #64	@ 0x40
 8004300:	d1b5      	bne.n	800426e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004302:	2300      	movs	r3, #0
}
 8004304:	4618      	mov	r0, r3
 8004306:	3710      	adds	r7, #16
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}

0800430c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	695b      	ldr	r3, [r3, #20]
 800431a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800431e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004322:	d11b      	bne.n	800435c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800432c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2220      	movs	r2, #32
 8004338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004348:	f043 0204 	orr.w	r2, r3, #4
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2200      	movs	r2, #0
 8004354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e000      	b.n	800435e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800435c:	2300      	movs	r3, #0
}
 800435e:	4618      	mov	r0, r3
 8004360:	370c      	adds	r7, #12
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr

0800436a <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800436a:	b580      	push	{r7, lr}
 800436c:	b084      	sub	sp, #16
 800436e:	af00      	add	r7, sp, #0
 8004370:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d101      	bne.n	800437c <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e034      	b.n	80043e6 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8004384:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f245 5255 	movw	r2, #21845	@ 0x5555
 800438e:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	6852      	ldr	r2, [r2, #4]
 8004398:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	6892      	ldr	r2, [r2, #8]
 80043a2:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80043a4:	f7fe f932 	bl	800260c <HAL_GetTick>
 80043a8:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80043aa:	e00f      	b.n	80043cc <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80043ac:	f7fe f92e 	bl	800260c <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b31      	cmp	r3, #49	@ 0x31
 80043b8:	d908      	bls.n	80043cc <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	f003 0303 	and.w	r3, r3, #3
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d001      	beq.n	80043cc <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	e00c      	b.n	80043e6 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	f003 0303 	and.w	r3, r3, #3
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d1e8      	bne.n	80043ac <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80043e2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3710      	adds	r7, #16
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}

080043ee <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80043ee:	b480      	push	{r7}
 80043f0:	b083      	sub	sp, #12
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80043fe:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004400:	2300      	movs	r3, #0
}
 8004402:	4618      	mov	r0, r3
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr
	...

08004410 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d101      	bne.n	8004422 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e267      	b.n	80048f2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 0301 	and.w	r3, r3, #1
 800442a:	2b00      	cmp	r3, #0
 800442c:	d075      	beq.n	800451a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800442e:	4b88      	ldr	r3, [pc, #544]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	f003 030c 	and.w	r3, r3, #12
 8004436:	2b04      	cmp	r3, #4
 8004438:	d00c      	beq.n	8004454 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800443a:	4b85      	ldr	r3, [pc, #532]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004442:	2b08      	cmp	r3, #8
 8004444:	d112      	bne.n	800446c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004446:	4b82      	ldr	r3, [pc, #520]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800444e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004452:	d10b      	bne.n	800446c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004454:	4b7e      	ldr	r3, [pc, #504]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d05b      	beq.n	8004518 <HAL_RCC_OscConfig+0x108>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d157      	bne.n	8004518 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e242      	b.n	80048f2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004474:	d106      	bne.n	8004484 <HAL_RCC_OscConfig+0x74>
 8004476:	4b76      	ldr	r3, [pc, #472]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a75      	ldr	r2, [pc, #468]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 800447c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004480:	6013      	str	r3, [r2, #0]
 8004482:	e01d      	b.n	80044c0 <HAL_RCC_OscConfig+0xb0>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800448c:	d10c      	bne.n	80044a8 <HAL_RCC_OscConfig+0x98>
 800448e:	4b70      	ldr	r3, [pc, #448]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a6f      	ldr	r2, [pc, #444]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 8004494:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004498:	6013      	str	r3, [r2, #0]
 800449a:	4b6d      	ldr	r3, [pc, #436]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a6c      	ldr	r2, [pc, #432]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 80044a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044a4:	6013      	str	r3, [r2, #0]
 80044a6:	e00b      	b.n	80044c0 <HAL_RCC_OscConfig+0xb0>
 80044a8:	4b69      	ldr	r3, [pc, #420]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a68      	ldr	r2, [pc, #416]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 80044ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044b2:	6013      	str	r3, [r2, #0]
 80044b4:	4b66      	ldr	r3, [pc, #408]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a65      	ldr	r2, [pc, #404]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 80044ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d013      	beq.n	80044f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044c8:	f7fe f8a0 	bl	800260c <HAL_GetTick>
 80044cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044ce:	e008      	b.n	80044e2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044d0:	f7fe f89c 	bl	800260c <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	2b64      	cmp	r3, #100	@ 0x64
 80044dc:	d901      	bls.n	80044e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e207      	b.n	80048f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044e2:	4b5b      	ldr	r3, [pc, #364]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d0f0      	beq.n	80044d0 <HAL_RCC_OscConfig+0xc0>
 80044ee:	e014      	b.n	800451a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044f0:	f7fe f88c 	bl	800260c <HAL_GetTick>
 80044f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044f6:	e008      	b.n	800450a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044f8:	f7fe f888 	bl	800260c <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	2b64      	cmp	r3, #100	@ 0x64
 8004504:	d901      	bls.n	800450a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e1f3      	b.n	80048f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800450a:	4b51      	ldr	r3, [pc, #324]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d1f0      	bne.n	80044f8 <HAL_RCC_OscConfig+0xe8>
 8004516:	e000      	b.n	800451a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004518:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0302 	and.w	r3, r3, #2
 8004522:	2b00      	cmp	r3, #0
 8004524:	d063      	beq.n	80045ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004526:	4b4a      	ldr	r3, [pc, #296]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f003 030c 	and.w	r3, r3, #12
 800452e:	2b00      	cmp	r3, #0
 8004530:	d00b      	beq.n	800454a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004532:	4b47      	ldr	r3, [pc, #284]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800453a:	2b08      	cmp	r3, #8
 800453c:	d11c      	bne.n	8004578 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800453e:	4b44      	ldr	r3, [pc, #272]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004546:	2b00      	cmp	r3, #0
 8004548:	d116      	bne.n	8004578 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800454a:	4b41      	ldr	r3, [pc, #260]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0302 	and.w	r3, r3, #2
 8004552:	2b00      	cmp	r3, #0
 8004554:	d005      	beq.n	8004562 <HAL_RCC_OscConfig+0x152>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	2b01      	cmp	r3, #1
 800455c:	d001      	beq.n	8004562 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e1c7      	b.n	80048f2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004562:	4b3b      	ldr	r3, [pc, #236]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	00db      	lsls	r3, r3, #3
 8004570:	4937      	ldr	r1, [pc, #220]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 8004572:	4313      	orrs	r3, r2
 8004574:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004576:	e03a      	b.n	80045ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d020      	beq.n	80045c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004580:	4b34      	ldr	r3, [pc, #208]	@ (8004654 <HAL_RCC_OscConfig+0x244>)
 8004582:	2201      	movs	r2, #1
 8004584:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004586:	f7fe f841 	bl	800260c <HAL_GetTick>
 800458a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800458c:	e008      	b.n	80045a0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800458e:	f7fe f83d 	bl	800260c <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	2b02      	cmp	r3, #2
 800459a:	d901      	bls.n	80045a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800459c:	2303      	movs	r3, #3
 800459e:	e1a8      	b.n	80048f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045a0:	4b2b      	ldr	r3, [pc, #172]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 0302 	and.w	r3, r3, #2
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d0f0      	beq.n	800458e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045ac:	4b28      	ldr	r3, [pc, #160]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	691b      	ldr	r3, [r3, #16]
 80045b8:	00db      	lsls	r3, r3, #3
 80045ba:	4925      	ldr	r1, [pc, #148]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 80045bc:	4313      	orrs	r3, r2
 80045be:	600b      	str	r3, [r1, #0]
 80045c0:	e015      	b.n	80045ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045c2:	4b24      	ldr	r3, [pc, #144]	@ (8004654 <HAL_RCC_OscConfig+0x244>)
 80045c4:	2200      	movs	r2, #0
 80045c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045c8:	f7fe f820 	bl	800260c <HAL_GetTick>
 80045cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045ce:	e008      	b.n	80045e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045d0:	f7fe f81c 	bl	800260c <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b02      	cmp	r3, #2
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e187      	b.n	80048f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045e2:	4b1b      	ldr	r3, [pc, #108]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0302 	and.w	r3, r3, #2
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d1f0      	bne.n	80045d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0308 	and.w	r3, r3, #8
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d036      	beq.n	8004668 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	695b      	ldr	r3, [r3, #20]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d016      	beq.n	8004630 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004602:	4b15      	ldr	r3, [pc, #84]	@ (8004658 <HAL_RCC_OscConfig+0x248>)
 8004604:	2201      	movs	r2, #1
 8004606:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004608:	f7fe f800 	bl	800260c <HAL_GetTick>
 800460c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800460e:	e008      	b.n	8004622 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004610:	f7fd fffc 	bl	800260c <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	2b02      	cmp	r3, #2
 800461c:	d901      	bls.n	8004622 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e167      	b.n	80048f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004622:	4b0b      	ldr	r3, [pc, #44]	@ (8004650 <HAL_RCC_OscConfig+0x240>)
 8004624:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d0f0      	beq.n	8004610 <HAL_RCC_OscConfig+0x200>
 800462e:	e01b      	b.n	8004668 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004630:	4b09      	ldr	r3, [pc, #36]	@ (8004658 <HAL_RCC_OscConfig+0x248>)
 8004632:	2200      	movs	r2, #0
 8004634:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004636:	f7fd ffe9 	bl	800260c <HAL_GetTick>
 800463a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800463c:	e00e      	b.n	800465c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800463e:	f7fd ffe5 	bl	800260c <HAL_GetTick>
 8004642:	4602      	mov	r2, r0
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	1ad3      	subs	r3, r2, r3
 8004648:	2b02      	cmp	r3, #2
 800464a:	d907      	bls.n	800465c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800464c:	2303      	movs	r3, #3
 800464e:	e150      	b.n	80048f2 <HAL_RCC_OscConfig+0x4e2>
 8004650:	40023800 	.word	0x40023800
 8004654:	42470000 	.word	0x42470000
 8004658:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800465c:	4b88      	ldr	r3, [pc, #544]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 800465e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004660:	f003 0302 	and.w	r3, r3, #2
 8004664:	2b00      	cmp	r3, #0
 8004666:	d1ea      	bne.n	800463e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0304 	and.w	r3, r3, #4
 8004670:	2b00      	cmp	r3, #0
 8004672:	f000 8097 	beq.w	80047a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004676:	2300      	movs	r3, #0
 8004678:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800467a:	4b81      	ldr	r3, [pc, #516]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 800467c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800467e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d10f      	bne.n	80046a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004686:	2300      	movs	r3, #0
 8004688:	60bb      	str	r3, [r7, #8]
 800468a:	4b7d      	ldr	r3, [pc, #500]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 800468c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800468e:	4a7c      	ldr	r2, [pc, #496]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 8004690:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004694:	6413      	str	r3, [r2, #64]	@ 0x40
 8004696:	4b7a      	ldr	r3, [pc, #488]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 8004698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800469e:	60bb      	str	r3, [r7, #8]
 80046a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046a2:	2301      	movs	r3, #1
 80046a4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046a6:	4b77      	ldr	r3, [pc, #476]	@ (8004884 <HAL_RCC_OscConfig+0x474>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d118      	bne.n	80046e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046b2:	4b74      	ldr	r3, [pc, #464]	@ (8004884 <HAL_RCC_OscConfig+0x474>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a73      	ldr	r2, [pc, #460]	@ (8004884 <HAL_RCC_OscConfig+0x474>)
 80046b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046be:	f7fd ffa5 	bl	800260c <HAL_GetTick>
 80046c2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046c4:	e008      	b.n	80046d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046c6:	f7fd ffa1 	bl	800260c <HAL_GetTick>
 80046ca:	4602      	mov	r2, r0
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	1ad3      	subs	r3, r2, r3
 80046d0:	2b02      	cmp	r3, #2
 80046d2:	d901      	bls.n	80046d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80046d4:	2303      	movs	r3, #3
 80046d6:	e10c      	b.n	80048f2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046d8:	4b6a      	ldr	r3, [pc, #424]	@ (8004884 <HAL_RCC_OscConfig+0x474>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d0f0      	beq.n	80046c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d106      	bne.n	80046fa <HAL_RCC_OscConfig+0x2ea>
 80046ec:	4b64      	ldr	r3, [pc, #400]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 80046ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046f0:	4a63      	ldr	r2, [pc, #396]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 80046f2:	f043 0301 	orr.w	r3, r3, #1
 80046f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80046f8:	e01c      	b.n	8004734 <HAL_RCC_OscConfig+0x324>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	2b05      	cmp	r3, #5
 8004700:	d10c      	bne.n	800471c <HAL_RCC_OscConfig+0x30c>
 8004702:	4b5f      	ldr	r3, [pc, #380]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 8004704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004706:	4a5e      	ldr	r2, [pc, #376]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 8004708:	f043 0304 	orr.w	r3, r3, #4
 800470c:	6713      	str	r3, [r2, #112]	@ 0x70
 800470e:	4b5c      	ldr	r3, [pc, #368]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 8004710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004712:	4a5b      	ldr	r2, [pc, #364]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 8004714:	f043 0301 	orr.w	r3, r3, #1
 8004718:	6713      	str	r3, [r2, #112]	@ 0x70
 800471a:	e00b      	b.n	8004734 <HAL_RCC_OscConfig+0x324>
 800471c:	4b58      	ldr	r3, [pc, #352]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 800471e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004720:	4a57      	ldr	r2, [pc, #348]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 8004722:	f023 0301 	bic.w	r3, r3, #1
 8004726:	6713      	str	r3, [r2, #112]	@ 0x70
 8004728:	4b55      	ldr	r3, [pc, #340]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 800472a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800472c:	4a54      	ldr	r2, [pc, #336]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 800472e:	f023 0304 	bic.w	r3, r3, #4
 8004732:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d015      	beq.n	8004768 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800473c:	f7fd ff66 	bl	800260c <HAL_GetTick>
 8004740:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004742:	e00a      	b.n	800475a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004744:	f7fd ff62 	bl	800260c <HAL_GetTick>
 8004748:	4602      	mov	r2, r0
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004752:	4293      	cmp	r3, r2
 8004754:	d901      	bls.n	800475a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004756:	2303      	movs	r3, #3
 8004758:	e0cb      	b.n	80048f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800475a:	4b49      	ldr	r3, [pc, #292]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 800475c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	2b00      	cmp	r3, #0
 8004764:	d0ee      	beq.n	8004744 <HAL_RCC_OscConfig+0x334>
 8004766:	e014      	b.n	8004792 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004768:	f7fd ff50 	bl	800260c <HAL_GetTick>
 800476c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800476e:	e00a      	b.n	8004786 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004770:	f7fd ff4c 	bl	800260c <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800477e:	4293      	cmp	r3, r2
 8004780:	d901      	bls.n	8004786 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004782:	2303      	movs	r3, #3
 8004784:	e0b5      	b.n	80048f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004786:	4b3e      	ldr	r3, [pc, #248]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 8004788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800478a:	f003 0302 	and.w	r3, r3, #2
 800478e:	2b00      	cmp	r3, #0
 8004790:	d1ee      	bne.n	8004770 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004792:	7dfb      	ldrb	r3, [r7, #23]
 8004794:	2b01      	cmp	r3, #1
 8004796:	d105      	bne.n	80047a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004798:	4b39      	ldr	r3, [pc, #228]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 800479a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800479c:	4a38      	ldr	r2, [pc, #224]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 800479e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047a2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	699b      	ldr	r3, [r3, #24]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	f000 80a1 	beq.w	80048f0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047ae:	4b34      	ldr	r3, [pc, #208]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	f003 030c 	and.w	r3, r3, #12
 80047b6:	2b08      	cmp	r3, #8
 80047b8:	d05c      	beq.n	8004874 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d141      	bne.n	8004846 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047c2:	4b31      	ldr	r3, [pc, #196]	@ (8004888 <HAL_RCC_OscConfig+0x478>)
 80047c4:	2200      	movs	r2, #0
 80047c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047c8:	f7fd ff20 	bl	800260c <HAL_GetTick>
 80047cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047ce:	e008      	b.n	80047e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047d0:	f7fd ff1c 	bl	800260c <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e087      	b.n	80048f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047e2:	4b27      	ldr	r3, [pc, #156]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d1f0      	bne.n	80047d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	69da      	ldr	r2, [r3, #28]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a1b      	ldr	r3, [r3, #32]
 80047f6:	431a      	orrs	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047fc:	019b      	lsls	r3, r3, #6
 80047fe:	431a      	orrs	r2, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004804:	085b      	lsrs	r3, r3, #1
 8004806:	3b01      	subs	r3, #1
 8004808:	041b      	lsls	r3, r3, #16
 800480a:	431a      	orrs	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004810:	061b      	lsls	r3, r3, #24
 8004812:	491b      	ldr	r1, [pc, #108]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 8004814:	4313      	orrs	r3, r2
 8004816:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004818:	4b1b      	ldr	r3, [pc, #108]	@ (8004888 <HAL_RCC_OscConfig+0x478>)
 800481a:	2201      	movs	r2, #1
 800481c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800481e:	f7fd fef5 	bl	800260c <HAL_GetTick>
 8004822:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004824:	e008      	b.n	8004838 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004826:	f7fd fef1 	bl	800260c <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	2b02      	cmp	r3, #2
 8004832:	d901      	bls.n	8004838 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	e05c      	b.n	80048f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004838:	4b11      	ldr	r3, [pc, #68]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004840:	2b00      	cmp	r3, #0
 8004842:	d0f0      	beq.n	8004826 <HAL_RCC_OscConfig+0x416>
 8004844:	e054      	b.n	80048f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004846:	4b10      	ldr	r3, [pc, #64]	@ (8004888 <HAL_RCC_OscConfig+0x478>)
 8004848:	2200      	movs	r2, #0
 800484a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800484c:	f7fd fede 	bl	800260c <HAL_GetTick>
 8004850:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004852:	e008      	b.n	8004866 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004854:	f7fd feda 	bl	800260c <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	2b02      	cmp	r3, #2
 8004860:	d901      	bls.n	8004866 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e045      	b.n	80048f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004866:	4b06      	ldr	r3, [pc, #24]	@ (8004880 <HAL_RCC_OscConfig+0x470>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d1f0      	bne.n	8004854 <HAL_RCC_OscConfig+0x444>
 8004872:	e03d      	b.n	80048f0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	699b      	ldr	r3, [r3, #24]
 8004878:	2b01      	cmp	r3, #1
 800487a:	d107      	bne.n	800488c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e038      	b.n	80048f2 <HAL_RCC_OscConfig+0x4e2>
 8004880:	40023800 	.word	0x40023800
 8004884:	40007000 	.word	0x40007000
 8004888:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800488c:	4b1b      	ldr	r3, [pc, #108]	@ (80048fc <HAL_RCC_OscConfig+0x4ec>)
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	699b      	ldr	r3, [r3, #24]
 8004896:	2b01      	cmp	r3, #1
 8004898:	d028      	beq.n	80048ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d121      	bne.n	80048ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d11a      	bne.n	80048ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048b6:	68fa      	ldr	r2, [r7, #12]
 80048b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80048bc:	4013      	ands	r3, r2
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d111      	bne.n	80048ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048d2:	085b      	lsrs	r3, r3, #1
 80048d4:	3b01      	subs	r3, #1
 80048d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048d8:	429a      	cmp	r2, r3
 80048da:	d107      	bne.n	80048ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048e8:	429a      	cmp	r2, r3
 80048ea:	d001      	beq.n	80048f0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e000      	b.n	80048f2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80048f0:	2300      	movs	r3, #0
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3718      	adds	r7, #24
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	40023800 	.word	0x40023800

08004900 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b084      	sub	sp, #16
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d101      	bne.n	8004914 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e0cc      	b.n	8004aae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004914:	4b68      	ldr	r3, [pc, #416]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0307 	and.w	r3, r3, #7
 800491c:	683a      	ldr	r2, [r7, #0]
 800491e:	429a      	cmp	r2, r3
 8004920:	d90c      	bls.n	800493c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004922:	4b65      	ldr	r3, [pc, #404]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8004924:	683a      	ldr	r2, [r7, #0]
 8004926:	b2d2      	uxtb	r2, r2
 8004928:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800492a:	4b63      	ldr	r3, [pc, #396]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1b8>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0307 	and.w	r3, r3, #7
 8004932:	683a      	ldr	r2, [r7, #0]
 8004934:	429a      	cmp	r2, r3
 8004936:	d001      	beq.n	800493c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e0b8      	b.n	8004aae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0302 	and.w	r3, r3, #2
 8004944:	2b00      	cmp	r3, #0
 8004946:	d020      	beq.n	800498a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0304 	and.w	r3, r3, #4
 8004950:	2b00      	cmp	r3, #0
 8004952:	d005      	beq.n	8004960 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004954:	4b59      	ldr	r3, [pc, #356]	@ (8004abc <HAL_RCC_ClockConfig+0x1bc>)
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	4a58      	ldr	r2, [pc, #352]	@ (8004abc <HAL_RCC_ClockConfig+0x1bc>)
 800495a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800495e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 0308 	and.w	r3, r3, #8
 8004968:	2b00      	cmp	r3, #0
 800496a:	d005      	beq.n	8004978 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800496c:	4b53      	ldr	r3, [pc, #332]	@ (8004abc <HAL_RCC_ClockConfig+0x1bc>)
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	4a52      	ldr	r2, [pc, #328]	@ (8004abc <HAL_RCC_ClockConfig+0x1bc>)
 8004972:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004976:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004978:	4b50      	ldr	r3, [pc, #320]	@ (8004abc <HAL_RCC_ClockConfig+0x1bc>)
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	494d      	ldr	r1, [pc, #308]	@ (8004abc <HAL_RCC_ClockConfig+0x1bc>)
 8004986:	4313      	orrs	r3, r2
 8004988:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 0301 	and.w	r3, r3, #1
 8004992:	2b00      	cmp	r3, #0
 8004994:	d044      	beq.n	8004a20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	2b01      	cmp	r3, #1
 800499c:	d107      	bne.n	80049ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800499e:	4b47      	ldr	r3, [pc, #284]	@ (8004abc <HAL_RCC_ClockConfig+0x1bc>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d119      	bne.n	80049de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e07f      	b.n	8004aae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d003      	beq.n	80049be <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049ba:	2b03      	cmp	r3, #3
 80049bc:	d107      	bne.n	80049ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049be:	4b3f      	ldr	r3, [pc, #252]	@ (8004abc <HAL_RCC_ClockConfig+0x1bc>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d109      	bne.n	80049de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e06f      	b.n	8004aae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049ce:	4b3b      	ldr	r3, [pc, #236]	@ (8004abc <HAL_RCC_ClockConfig+0x1bc>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0302 	and.w	r3, r3, #2
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e067      	b.n	8004aae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049de:	4b37      	ldr	r3, [pc, #220]	@ (8004abc <HAL_RCC_ClockConfig+0x1bc>)
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	f023 0203 	bic.w	r2, r3, #3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	4934      	ldr	r1, [pc, #208]	@ (8004abc <HAL_RCC_ClockConfig+0x1bc>)
 80049ec:	4313      	orrs	r3, r2
 80049ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049f0:	f7fd fe0c 	bl	800260c <HAL_GetTick>
 80049f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049f6:	e00a      	b.n	8004a0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049f8:	f7fd fe08 	bl	800260c <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d901      	bls.n	8004a0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e04f      	b.n	8004aae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a0e:	4b2b      	ldr	r3, [pc, #172]	@ (8004abc <HAL_RCC_ClockConfig+0x1bc>)
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f003 020c 	and.w	r2, r3, #12
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d1eb      	bne.n	80049f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a20:	4b25      	ldr	r3, [pc, #148]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 0307 	and.w	r3, r3, #7
 8004a28:	683a      	ldr	r2, [r7, #0]
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	d20c      	bcs.n	8004a48 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a2e:	4b22      	ldr	r3, [pc, #136]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8004a30:	683a      	ldr	r2, [r7, #0]
 8004a32:	b2d2      	uxtb	r2, r2
 8004a34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a36:	4b20      	ldr	r3, [pc, #128]	@ (8004ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0307 	and.w	r3, r3, #7
 8004a3e:	683a      	ldr	r2, [r7, #0]
 8004a40:	429a      	cmp	r2, r3
 8004a42:	d001      	beq.n	8004a48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	e032      	b.n	8004aae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0304 	and.w	r3, r3, #4
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d008      	beq.n	8004a66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a54:	4b19      	ldr	r3, [pc, #100]	@ (8004abc <HAL_RCC_ClockConfig+0x1bc>)
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	4916      	ldr	r1, [pc, #88]	@ (8004abc <HAL_RCC_ClockConfig+0x1bc>)
 8004a62:	4313      	orrs	r3, r2
 8004a64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0308 	and.w	r3, r3, #8
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d009      	beq.n	8004a86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a72:	4b12      	ldr	r3, [pc, #72]	@ (8004abc <HAL_RCC_ClockConfig+0x1bc>)
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	00db      	lsls	r3, r3, #3
 8004a80:	490e      	ldr	r1, [pc, #56]	@ (8004abc <HAL_RCC_ClockConfig+0x1bc>)
 8004a82:	4313      	orrs	r3, r2
 8004a84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a86:	f000 f821 	bl	8004acc <HAL_RCC_GetSysClockFreq>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8004abc <HAL_RCC_ClockConfig+0x1bc>)
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	091b      	lsrs	r3, r3, #4
 8004a92:	f003 030f 	and.w	r3, r3, #15
 8004a96:	490a      	ldr	r1, [pc, #40]	@ (8004ac0 <HAL_RCC_ClockConfig+0x1c0>)
 8004a98:	5ccb      	ldrb	r3, [r1, r3]
 8004a9a:	fa22 f303 	lsr.w	r3, r2, r3
 8004a9e:	4a09      	ldr	r2, [pc, #36]	@ (8004ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8004aa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004aa2:	4b09      	ldr	r3, [pc, #36]	@ (8004ac8 <HAL_RCC_ClockConfig+0x1c8>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f7fd fd6c 	bl	8002584 <HAL_InitTick>

  return HAL_OK;
 8004aac:	2300      	movs	r3, #0
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3710      	adds	r7, #16
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	40023c00 	.word	0x40023c00
 8004abc:	40023800 	.word	0x40023800
 8004ac0:	0800dfb4 	.word	0x0800dfb4
 8004ac4:	20000004 	.word	0x20000004
 8004ac8:	20000008 	.word	0x20000008

08004acc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004acc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ad0:	b094      	sub	sp, #80	@ 0x50
 8004ad2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ad8:	2300      	movs	r3, #0
 8004ada:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004adc:	2300      	movs	r3, #0
 8004ade:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ae4:	4b79      	ldr	r3, [pc, #484]	@ (8004ccc <HAL_RCC_GetSysClockFreq+0x200>)
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	f003 030c 	and.w	r3, r3, #12
 8004aec:	2b08      	cmp	r3, #8
 8004aee:	d00d      	beq.n	8004b0c <HAL_RCC_GetSysClockFreq+0x40>
 8004af0:	2b08      	cmp	r3, #8
 8004af2:	f200 80e1 	bhi.w	8004cb8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d002      	beq.n	8004b00 <HAL_RCC_GetSysClockFreq+0x34>
 8004afa:	2b04      	cmp	r3, #4
 8004afc:	d003      	beq.n	8004b06 <HAL_RCC_GetSysClockFreq+0x3a>
 8004afe:	e0db      	b.n	8004cb8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b00:	4b73      	ldr	r3, [pc, #460]	@ (8004cd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b02:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004b04:	e0db      	b.n	8004cbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b06:	4b73      	ldr	r3, [pc, #460]	@ (8004cd4 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b08:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b0a:	e0d8      	b.n	8004cbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b0c:	4b6f      	ldr	r3, [pc, #444]	@ (8004ccc <HAL_RCC_GetSysClockFreq+0x200>)
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b14:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b16:	4b6d      	ldr	r3, [pc, #436]	@ (8004ccc <HAL_RCC_GetSysClockFreq+0x200>)
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d063      	beq.n	8004bea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b22:	4b6a      	ldr	r3, [pc, #424]	@ (8004ccc <HAL_RCC_GetSysClockFreq+0x200>)
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	099b      	lsrs	r3, r3, #6
 8004b28:	2200      	movs	r2, #0
 8004b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b2c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b34:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b36:	2300      	movs	r3, #0
 8004b38:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b3a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004b3e:	4622      	mov	r2, r4
 8004b40:	462b      	mov	r3, r5
 8004b42:	f04f 0000 	mov.w	r0, #0
 8004b46:	f04f 0100 	mov.w	r1, #0
 8004b4a:	0159      	lsls	r1, r3, #5
 8004b4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b50:	0150      	lsls	r0, r2, #5
 8004b52:	4602      	mov	r2, r0
 8004b54:	460b      	mov	r3, r1
 8004b56:	4621      	mov	r1, r4
 8004b58:	1a51      	subs	r1, r2, r1
 8004b5a:	6139      	str	r1, [r7, #16]
 8004b5c:	4629      	mov	r1, r5
 8004b5e:	eb63 0301 	sbc.w	r3, r3, r1
 8004b62:	617b      	str	r3, [r7, #20]
 8004b64:	f04f 0200 	mov.w	r2, #0
 8004b68:	f04f 0300 	mov.w	r3, #0
 8004b6c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b70:	4659      	mov	r1, fp
 8004b72:	018b      	lsls	r3, r1, #6
 8004b74:	4651      	mov	r1, sl
 8004b76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b7a:	4651      	mov	r1, sl
 8004b7c:	018a      	lsls	r2, r1, #6
 8004b7e:	4651      	mov	r1, sl
 8004b80:	ebb2 0801 	subs.w	r8, r2, r1
 8004b84:	4659      	mov	r1, fp
 8004b86:	eb63 0901 	sbc.w	r9, r3, r1
 8004b8a:	f04f 0200 	mov.w	r2, #0
 8004b8e:	f04f 0300 	mov.w	r3, #0
 8004b92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b9e:	4690      	mov	r8, r2
 8004ba0:	4699      	mov	r9, r3
 8004ba2:	4623      	mov	r3, r4
 8004ba4:	eb18 0303 	adds.w	r3, r8, r3
 8004ba8:	60bb      	str	r3, [r7, #8]
 8004baa:	462b      	mov	r3, r5
 8004bac:	eb49 0303 	adc.w	r3, r9, r3
 8004bb0:	60fb      	str	r3, [r7, #12]
 8004bb2:	f04f 0200 	mov.w	r2, #0
 8004bb6:	f04f 0300 	mov.w	r3, #0
 8004bba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004bbe:	4629      	mov	r1, r5
 8004bc0:	024b      	lsls	r3, r1, #9
 8004bc2:	4621      	mov	r1, r4
 8004bc4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004bc8:	4621      	mov	r1, r4
 8004bca:	024a      	lsls	r2, r1, #9
 8004bcc:	4610      	mov	r0, r2
 8004bce:	4619      	mov	r1, r3
 8004bd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004bd6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004bd8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004bdc:	f7fb ffe4 	bl	8000ba8 <__aeabi_uldivmod>
 8004be0:	4602      	mov	r2, r0
 8004be2:	460b      	mov	r3, r1
 8004be4:	4613      	mov	r3, r2
 8004be6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004be8:	e058      	b.n	8004c9c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bea:	4b38      	ldr	r3, [pc, #224]	@ (8004ccc <HAL_RCC_GetSysClockFreq+0x200>)
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	099b      	lsrs	r3, r3, #6
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	4611      	mov	r1, r2
 8004bf6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004bfa:	623b      	str	r3, [r7, #32]
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c00:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c04:	4642      	mov	r2, r8
 8004c06:	464b      	mov	r3, r9
 8004c08:	f04f 0000 	mov.w	r0, #0
 8004c0c:	f04f 0100 	mov.w	r1, #0
 8004c10:	0159      	lsls	r1, r3, #5
 8004c12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c16:	0150      	lsls	r0, r2, #5
 8004c18:	4602      	mov	r2, r0
 8004c1a:	460b      	mov	r3, r1
 8004c1c:	4641      	mov	r1, r8
 8004c1e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c22:	4649      	mov	r1, r9
 8004c24:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c28:	f04f 0200 	mov.w	r2, #0
 8004c2c:	f04f 0300 	mov.w	r3, #0
 8004c30:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c34:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c38:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c3c:	ebb2 040a 	subs.w	r4, r2, sl
 8004c40:	eb63 050b 	sbc.w	r5, r3, fp
 8004c44:	f04f 0200 	mov.w	r2, #0
 8004c48:	f04f 0300 	mov.w	r3, #0
 8004c4c:	00eb      	lsls	r3, r5, #3
 8004c4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c52:	00e2      	lsls	r2, r4, #3
 8004c54:	4614      	mov	r4, r2
 8004c56:	461d      	mov	r5, r3
 8004c58:	4643      	mov	r3, r8
 8004c5a:	18e3      	adds	r3, r4, r3
 8004c5c:	603b      	str	r3, [r7, #0]
 8004c5e:	464b      	mov	r3, r9
 8004c60:	eb45 0303 	adc.w	r3, r5, r3
 8004c64:	607b      	str	r3, [r7, #4]
 8004c66:	f04f 0200 	mov.w	r2, #0
 8004c6a:	f04f 0300 	mov.w	r3, #0
 8004c6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c72:	4629      	mov	r1, r5
 8004c74:	028b      	lsls	r3, r1, #10
 8004c76:	4621      	mov	r1, r4
 8004c78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c7c:	4621      	mov	r1, r4
 8004c7e:	028a      	lsls	r2, r1, #10
 8004c80:	4610      	mov	r0, r2
 8004c82:	4619      	mov	r1, r3
 8004c84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c86:	2200      	movs	r2, #0
 8004c88:	61bb      	str	r3, [r7, #24]
 8004c8a:	61fa      	str	r2, [r7, #28]
 8004c8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c90:	f7fb ff8a 	bl	8000ba8 <__aeabi_uldivmod>
 8004c94:	4602      	mov	r2, r0
 8004c96:	460b      	mov	r3, r1
 8004c98:	4613      	mov	r3, r2
 8004c9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8004ccc <HAL_RCC_GetSysClockFreq+0x200>)
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	0c1b      	lsrs	r3, r3, #16
 8004ca2:	f003 0303 	and.w	r3, r3, #3
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	005b      	lsls	r3, r3, #1
 8004caa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8004cac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004cae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cb6:	e002      	b.n	8004cbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004cb8:	4b05      	ldr	r3, [pc, #20]	@ (8004cd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004cba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3750      	adds	r7, #80	@ 0x50
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cca:	bf00      	nop
 8004ccc:	40023800 	.word	0x40023800
 8004cd0:	00f42400 	.word	0x00f42400
 8004cd4:	007a1200 	.word	0x007a1200

08004cd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cdc:	4b03      	ldr	r3, [pc, #12]	@ (8004cec <HAL_RCC_GetHCLKFreq+0x14>)
 8004cde:	681b      	ldr	r3, [r3, #0]
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce8:	4770      	bx	lr
 8004cea:	bf00      	nop
 8004cec:	20000004 	.word	0x20000004

08004cf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004cf4:	f7ff fff0 	bl	8004cd8 <HAL_RCC_GetHCLKFreq>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	4b05      	ldr	r3, [pc, #20]	@ (8004d10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	0a9b      	lsrs	r3, r3, #10
 8004d00:	f003 0307 	and.w	r3, r3, #7
 8004d04:	4903      	ldr	r1, [pc, #12]	@ (8004d14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d06:	5ccb      	ldrb	r3, [r1, r3]
 8004d08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	bd80      	pop	{r7, pc}
 8004d10:	40023800 	.word	0x40023800
 8004d14:	0800dfc4 	.word	0x0800dfc4

08004d18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004d1c:	f7ff ffdc 	bl	8004cd8 <HAL_RCC_GetHCLKFreq>
 8004d20:	4602      	mov	r2, r0
 8004d22:	4b05      	ldr	r3, [pc, #20]	@ (8004d38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	0b5b      	lsrs	r3, r3, #13
 8004d28:	f003 0307 	and.w	r3, r3, #7
 8004d2c:	4903      	ldr	r1, [pc, #12]	@ (8004d3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d2e:	5ccb      	ldrb	r3, [r1, r3]
 8004d30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	40023800 	.word	0x40023800
 8004d3c:	0800dfc4 	.word	0x0800dfc4

08004d40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d101      	bne.n	8004d52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e03f      	b.n	8004dd2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d106      	bne.n	8004d6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f7fd f990 	bl	800208c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2224      	movs	r2, #36	@ 0x24
 8004d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	68da      	ldr	r2, [r3, #12]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f000 ff57 	bl	8005c38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	691a      	ldr	r2, [r3, #16]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	695a      	ldr	r2, [r3, #20]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004da8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	68da      	ldr	r2, [r3, #12]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004db8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2220      	movs	r2, #32
 8004dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2220      	movs	r2, #32
 8004dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3708      	adds	r7, #8
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
	...

08004ddc <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b08c      	sub	sp, #48	@ 0x30
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	4613      	mov	r3, r2
 8004de8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004df0:	b2db      	uxtb	r3, r3
 8004df2:	2b20      	cmp	r3, #32
 8004df4:	d165      	bne.n	8004ec2 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d002      	beq.n	8004e02 <HAL_UART_Transmit_DMA+0x26>
 8004dfc:	88fb      	ldrh	r3, [r7, #6]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d101      	bne.n	8004e06 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e05e      	b.n	8004ec4 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d101      	bne.n	8004e14 <HAL_UART_Transmit_DMA+0x38>
 8004e10:	2302      	movs	r3, #2
 8004e12:	e057      	b.n	8004ec4 <HAL_UART_Transmit_DMA+0xe8>
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->pTxBuffPtr = pData;
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	88fa      	ldrh	r2, [r7, #6]
 8004e26:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	88fa      	ldrh	r2, [r7, #6]
 8004e2c:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2200      	movs	r2, #0
 8004e32:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2221      	movs	r2, #33	@ 0x21
 8004e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e40:	4a22      	ldr	r2, [pc, #136]	@ (8004ecc <HAL_UART_Transmit_DMA+0xf0>)
 8004e42:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e48:	4a21      	ldr	r2, [pc, #132]	@ (8004ed0 <HAL_UART_Transmit_DMA+0xf4>)
 8004e4a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e50:	4a20      	ldr	r2, [pc, #128]	@ (8004ed4 <HAL_UART_Transmit_DMA+0xf8>)
 8004e52:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e58:	2200      	movs	r2, #0
 8004e5a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8004e5c:	f107 0308 	add.w	r3, r7, #8
 8004e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8004e66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e68:	6819      	ldr	r1, [r3, #0]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	3304      	adds	r3, #4
 8004e70:	461a      	mov	r2, r3
 8004e72:	88fb      	ldrh	r3, [r7, #6]
 8004e74:	f7fd fd96 	bl	80029a4 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004e80:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	3314      	adds	r3, #20
 8004e90:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e92:	69bb      	ldr	r3, [r7, #24]
 8004e94:	e853 3f00 	ldrex	r3, [r3]
 8004e98:	617b      	str	r3, [r7, #20]
   return(result);
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	3314      	adds	r3, #20
 8004ea8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004eaa:	627a      	str	r2, [r7, #36]	@ 0x24
 8004eac:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eae:	6a39      	ldr	r1, [r7, #32]
 8004eb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004eb2:	e841 2300 	strex	r3, r2, [r1]
 8004eb6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d1e5      	bne.n	8004e8a <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	e000      	b.n	8004ec4 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8004ec2:	2302      	movs	r3, #2
  }
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3730      	adds	r7, #48	@ 0x30
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	080054d1 	.word	0x080054d1
 8004ed0:	0800556b 	.word	0x0800556b
 8004ed4:	080056e3 	.word	0x080056e3

08004ed8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	4613      	mov	r3, r2
 8004ee4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	2b20      	cmp	r3, #32
 8004ef0:	d11d      	bne.n	8004f2e <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d002      	beq.n	8004efe <HAL_UART_Receive_DMA+0x26>
 8004ef8:	88fb      	ldrh	r3, [r7, #6]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d101      	bne.n	8004f02 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	e016      	b.n	8004f30 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d101      	bne.n	8004f10 <HAL_UART_Receive_DMA+0x38>
 8004f0c:	2302      	movs	r3, #2
 8004f0e:	e00f      	b.n	8004f30 <HAL_UART_Receive_DMA+0x58>
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004f1e:	88fb      	ldrh	r3, [r7, #6]
 8004f20:	461a      	mov	r2, r3
 8004f22:	68b9      	ldr	r1, [r7, #8]
 8004f24:	68f8      	ldr	r0, [r7, #12]
 8004f26:	f000 fc27 	bl	8005778 <UART_Start_Receive_DMA>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	e000      	b.n	8004f30 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004f2e:	2302      	movs	r3, #2
  }
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3710      	adds	r7, #16
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b0ba      	sub	sp, #232	@ 0xe8
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	68db      	ldr	r3, [r3, #12]
 8004f50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	695b      	ldr	r3, [r3, #20]
 8004f5a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004f64:	2300      	movs	r3, #0
 8004f66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004f6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f6e:	f003 030f 	and.w	r3, r3, #15
 8004f72:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004f76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d10f      	bne.n	8004f9e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f82:	f003 0320 	and.w	r3, r3, #32
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d009      	beq.n	8004f9e <HAL_UART_IRQHandler+0x66>
 8004f8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f8e:	f003 0320 	and.w	r3, r3, #32
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d003      	beq.n	8004f9e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 fd93 	bl	8005ac2 <UART_Receive_IT>
      return;
 8004f9c:	e256      	b.n	800544c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004f9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	f000 80de 	beq.w	8005164 <HAL_UART_IRQHandler+0x22c>
 8004fa8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fac:	f003 0301 	and.w	r3, r3, #1
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d106      	bne.n	8004fc2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004fb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fb8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	f000 80d1 	beq.w	8005164 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004fc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fc6:	f003 0301 	and.w	r3, r3, #1
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d00b      	beq.n	8004fe6 <HAL_UART_IRQHandler+0xae>
 8004fce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d005      	beq.n	8004fe6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fde:	f043 0201 	orr.w	r2, r3, #1
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004fe6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fea:	f003 0304 	and.w	r3, r3, #4
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d00b      	beq.n	800500a <HAL_UART_IRQHandler+0xd2>
 8004ff2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ff6:	f003 0301 	and.w	r3, r3, #1
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d005      	beq.n	800500a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005002:	f043 0202 	orr.w	r2, r3, #2
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800500a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800500e:	f003 0302 	and.w	r3, r3, #2
 8005012:	2b00      	cmp	r3, #0
 8005014:	d00b      	beq.n	800502e <HAL_UART_IRQHandler+0xf6>
 8005016:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800501a:	f003 0301 	and.w	r3, r3, #1
 800501e:	2b00      	cmp	r3, #0
 8005020:	d005      	beq.n	800502e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005026:	f043 0204 	orr.w	r2, r3, #4
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800502e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005032:	f003 0308 	and.w	r3, r3, #8
 8005036:	2b00      	cmp	r3, #0
 8005038:	d011      	beq.n	800505e <HAL_UART_IRQHandler+0x126>
 800503a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800503e:	f003 0320 	and.w	r3, r3, #32
 8005042:	2b00      	cmp	r3, #0
 8005044:	d105      	bne.n	8005052 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005046:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800504a:	f003 0301 	and.w	r3, r3, #1
 800504e:	2b00      	cmp	r3, #0
 8005050:	d005      	beq.n	800505e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005056:	f043 0208 	orr.w	r2, r3, #8
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005062:	2b00      	cmp	r3, #0
 8005064:	f000 81ed 	beq.w	8005442 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005068:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800506c:	f003 0320 	and.w	r3, r3, #32
 8005070:	2b00      	cmp	r3, #0
 8005072:	d008      	beq.n	8005086 <HAL_UART_IRQHandler+0x14e>
 8005074:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005078:	f003 0320 	and.w	r3, r3, #32
 800507c:	2b00      	cmp	r3, #0
 800507e:	d002      	beq.n	8005086 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f000 fd1e 	bl	8005ac2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	695b      	ldr	r3, [r3, #20]
 800508c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005090:	2b40      	cmp	r3, #64	@ 0x40
 8005092:	bf0c      	ite	eq
 8005094:	2301      	moveq	r3, #1
 8005096:	2300      	movne	r3, #0
 8005098:	b2db      	uxtb	r3, r3
 800509a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a2:	f003 0308 	and.w	r3, r3, #8
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d103      	bne.n	80050b2 <HAL_UART_IRQHandler+0x17a>
 80050aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d04f      	beq.n	8005152 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f000 fc26 	bl	8005904 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	695b      	ldr	r3, [r3, #20]
 80050be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050c2:	2b40      	cmp	r3, #64	@ 0x40
 80050c4:	d141      	bne.n	800514a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	3314      	adds	r3, #20
 80050cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80050d4:	e853 3f00 	ldrex	r3, [r3]
 80050d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80050dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80050e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	3314      	adds	r3, #20
 80050ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80050f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80050f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80050fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005102:	e841 2300 	strex	r3, r2, [r1]
 8005106:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800510a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d1d9      	bne.n	80050c6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005116:	2b00      	cmp	r3, #0
 8005118:	d013      	beq.n	8005142 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800511e:	4a7d      	ldr	r2, [pc, #500]	@ (8005314 <HAL_UART_IRQHandler+0x3dc>)
 8005120:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005126:	4618      	mov	r0, r3
 8005128:	f7fd fd04 	bl	8002b34 <HAL_DMA_Abort_IT>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d016      	beq.n	8005160 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005136:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800513c:	4610      	mov	r0, r2
 800513e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005140:	e00e      	b.n	8005160 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 f990 	bl	8005468 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005148:	e00a      	b.n	8005160 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f000 f98c 	bl	8005468 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005150:	e006      	b.n	8005160 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f000 f988 	bl	8005468 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2200      	movs	r2, #0
 800515c:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 800515e:	e170      	b.n	8005442 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005160:	bf00      	nop
    return;
 8005162:	e16e      	b.n	8005442 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005168:	2b01      	cmp	r3, #1
 800516a:	f040 814a 	bne.w	8005402 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800516e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005172:	f003 0310 	and.w	r3, r3, #16
 8005176:	2b00      	cmp	r3, #0
 8005178:	f000 8143 	beq.w	8005402 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800517c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005180:	f003 0310 	and.w	r3, r3, #16
 8005184:	2b00      	cmp	r3, #0
 8005186:	f000 813c 	beq.w	8005402 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800518a:	2300      	movs	r3, #0
 800518c:	60bb      	str	r3, [r7, #8]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	60bb      	str	r3, [r7, #8]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	60bb      	str	r3, [r7, #8]
 800519e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051aa:	2b40      	cmp	r3, #64	@ 0x40
 80051ac:	f040 80b4 	bne.w	8005318 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80051bc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	f000 8140 	beq.w	8005446 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80051ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051ce:	429a      	cmp	r2, r3
 80051d0:	f080 8139 	bcs.w	8005446 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051da:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051e0:	69db      	ldr	r3, [r3, #28]
 80051e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051e6:	f000 8088 	beq.w	80052fa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	330c      	adds	r3, #12
 80051f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80051f8:	e853 3f00 	ldrex	r3, [r3]
 80051fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005200:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005204:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005208:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	330c      	adds	r3, #12
 8005212:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005216:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800521a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800521e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005222:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005226:	e841 2300 	strex	r3, r2, [r1]
 800522a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800522e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005232:	2b00      	cmp	r3, #0
 8005234:	d1d9      	bne.n	80051ea <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	3314      	adds	r3, #20
 800523c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800523e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005240:	e853 3f00 	ldrex	r3, [r3]
 8005244:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005246:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005248:	f023 0301 	bic.w	r3, r3, #1
 800524c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	3314      	adds	r3, #20
 8005256:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800525a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800525e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005260:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005262:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005266:	e841 2300 	strex	r3, r2, [r1]
 800526a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800526c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800526e:	2b00      	cmp	r3, #0
 8005270:	d1e1      	bne.n	8005236 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	3314      	adds	r3, #20
 8005278:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800527a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800527c:	e853 3f00 	ldrex	r3, [r3]
 8005280:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005282:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005284:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005288:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	3314      	adds	r3, #20
 8005292:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005296:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005298:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800529a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800529c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800529e:	e841 2300 	strex	r3, r2, [r1]
 80052a2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80052a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d1e3      	bne.n	8005272 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2220      	movs	r2, #32
 80052ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	330c      	adds	r3, #12
 80052be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052c2:	e853 3f00 	ldrex	r3, [r3]
 80052c6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80052c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052ca:	f023 0310 	bic.w	r3, r3, #16
 80052ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	330c      	adds	r3, #12
 80052d8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80052dc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80052de:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80052e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80052e4:	e841 2300 	strex	r3, r2, [r1]
 80052e8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80052ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d1e3      	bne.n	80052b8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052f4:	4618      	mov	r0, r3
 80052f6:	f7fd fbad 	bl	8002a54 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005302:	b29b      	uxth	r3, r3
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	b29b      	uxth	r3, r3
 8005308:	4619      	mov	r1, r3
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 f8b6 	bl	800547c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005310:	e099      	b.n	8005446 <HAL_UART_IRQHandler+0x50e>
 8005312:	bf00      	nop
 8005314:	080059cb 	.word	0x080059cb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005320:	b29b      	uxth	r3, r3
 8005322:	1ad3      	subs	r3, r2, r3
 8005324:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800532c:	b29b      	uxth	r3, r3
 800532e:	2b00      	cmp	r3, #0
 8005330:	f000 808b 	beq.w	800544a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005334:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005338:	2b00      	cmp	r3, #0
 800533a:	f000 8086 	beq.w	800544a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	330c      	adds	r3, #12
 8005344:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005348:	e853 3f00 	ldrex	r3, [r3]
 800534c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800534e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005350:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005354:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	330c      	adds	r3, #12
 800535e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005362:	647a      	str	r2, [r7, #68]	@ 0x44
 8005364:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005366:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005368:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800536a:	e841 2300 	strex	r3, r2, [r1]
 800536e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005370:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005372:	2b00      	cmp	r3, #0
 8005374:	d1e3      	bne.n	800533e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	3314      	adds	r3, #20
 800537c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800537e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005380:	e853 3f00 	ldrex	r3, [r3]
 8005384:	623b      	str	r3, [r7, #32]
   return(result);
 8005386:	6a3b      	ldr	r3, [r7, #32]
 8005388:	f023 0301 	bic.w	r3, r3, #1
 800538c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	3314      	adds	r3, #20
 8005396:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800539a:	633a      	str	r2, [r7, #48]	@ 0x30
 800539c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800539e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80053a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053a2:	e841 2300 	strex	r3, r2, [r1]
 80053a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80053a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d1e3      	bne.n	8005376 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2220      	movs	r2, #32
 80053b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	330c      	adds	r3, #12
 80053c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	e853 3f00 	ldrex	r3, [r3]
 80053ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f023 0310 	bic.w	r3, r3, #16
 80053d2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	330c      	adds	r3, #12
 80053dc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80053e0:	61fa      	str	r2, [r7, #28]
 80053e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e4:	69b9      	ldr	r1, [r7, #24]
 80053e6:	69fa      	ldr	r2, [r7, #28]
 80053e8:	e841 2300 	strex	r3, r2, [r1]
 80053ec:	617b      	str	r3, [r7, #20]
   return(result);
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d1e3      	bne.n	80053bc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80053f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80053f8:	4619      	mov	r1, r3
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 f83e 	bl	800547c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005400:	e023      	b.n	800544a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005406:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800540a:	2b00      	cmp	r3, #0
 800540c:	d009      	beq.n	8005422 <HAL_UART_IRQHandler+0x4ea>
 800540e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005416:	2b00      	cmp	r3, #0
 8005418:	d003      	beq.n	8005422 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 fae9 	bl	80059f2 <UART_Transmit_IT>
    return;
 8005420:	e014      	b.n	800544c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005422:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005426:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800542a:	2b00      	cmp	r3, #0
 800542c:	d00e      	beq.n	800544c <HAL_UART_IRQHandler+0x514>
 800542e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005436:	2b00      	cmp	r3, #0
 8005438:	d008      	beq.n	800544c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 fb29 	bl	8005a92 <UART_EndTransmit_IT>
    return;
 8005440:	e004      	b.n	800544c <HAL_UART_IRQHandler+0x514>
    return;
 8005442:	bf00      	nop
 8005444:	e002      	b.n	800544c <HAL_UART_IRQHandler+0x514>
      return;
 8005446:	bf00      	nop
 8005448:	e000      	b.n	800544c <HAL_UART_IRQHandler+0x514>
      return;
 800544a:	bf00      	nop
  }
}
 800544c:	37e8      	adds	r7, #232	@ 0xe8
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}
 8005452:	bf00      	nop

08005454 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005454:	b480      	push	{r7}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800545c:	bf00      	nop
 800545e:	370c      	adds	r7, #12
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr

08005468 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005470:	bf00      	nop
 8005472:	370c      	adds	r7, #12
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800547c:	b480      	push	{r7}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	460b      	mov	r3, r1
 8005486:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005488:	bf00      	nop
 800548a:	370c      	adds	r7, #12
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr

08005494 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8005494:	b480      	push	{r7}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 800549c:	2300      	movs	r3, #0
 800549e:	60fb      	str	r3, [r7, #12]
 80054a0:	2300      	movs	r3, #0
 80054a2:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054aa:	b2db      	uxtb	r3, r3
 80054ac:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	b2da      	uxtb	r2, r3
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	4313      	orrs	r3, r2
 80054c2:	b2db      	uxtb	r3, r3
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3714      	adds	r7, #20
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr

080054d0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b090      	sub	sp, #64	@ 0x40
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d137      	bne.n	800555c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80054ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054ee:	2200      	movs	r2, #0
 80054f0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80054f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	3314      	adds	r3, #20
 80054f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054fc:	e853 3f00 	ldrex	r3, [r3]
 8005500:	623b      	str	r3, [r7, #32]
   return(result);
 8005502:	6a3b      	ldr	r3, [r7, #32]
 8005504:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005508:	63bb      	str	r3, [r7, #56]	@ 0x38
 800550a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	3314      	adds	r3, #20
 8005510:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005512:	633a      	str	r2, [r7, #48]	@ 0x30
 8005514:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005516:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005518:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800551a:	e841 2300 	strex	r3, r2, [r1]
 800551e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005522:	2b00      	cmp	r3, #0
 8005524:	d1e5      	bne.n	80054f2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005526:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	330c      	adds	r3, #12
 800552c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	e853 3f00 	ldrex	r3, [r3]
 8005534:	60fb      	str	r3, [r7, #12]
   return(result);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800553c:	637b      	str	r3, [r7, #52]	@ 0x34
 800553e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	330c      	adds	r3, #12
 8005544:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005546:	61fa      	str	r2, [r7, #28]
 8005548:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800554a:	69b9      	ldr	r1, [r7, #24]
 800554c:	69fa      	ldr	r2, [r7, #28]
 800554e:	e841 2300 	strex	r3, r2, [r1]
 8005552:	617b      	str	r3, [r7, #20]
   return(result);
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d1e5      	bne.n	8005526 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800555a:	e002      	b.n	8005562 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800555c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800555e:	f7fc ff9d 	bl	800249c <HAL_UART_TxCpltCallback>
}
 8005562:	bf00      	nop
 8005564:	3740      	adds	r7, #64	@ 0x40
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}

0800556a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800556a:	b580      	push	{r7, lr}
 800556c:	b084      	sub	sp, #16
 800556e:	af00      	add	r7, sp, #0
 8005570:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005576:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005578:	68f8      	ldr	r0, [r7, #12]
 800557a:	f7ff ff6b 	bl	8005454 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800557e:	bf00      	nop
 8005580:	3710      	adds	r7, #16
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}

08005586 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005586:	b580      	push	{r7, lr}
 8005588:	b09c      	sub	sp, #112	@ 0x70
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005592:	66fb      	str	r3, [r7, #108]	@ 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d172      	bne.n	8005688 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80055a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055a4:	2200      	movs	r2, #0
 80055a6:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	330c      	adds	r3, #12
 80055ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055b2:	e853 3f00 	ldrex	r3, [r3]
 80055b6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80055b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055be:	66bb      	str	r3, [r7, #104]	@ 0x68
 80055c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	330c      	adds	r3, #12
 80055c6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80055c8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80055ca:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80055ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80055d0:	e841 2300 	strex	r3, r2, [r1]
 80055d4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80055d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d1e5      	bne.n	80055a8 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	3314      	adds	r3, #20
 80055e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055e6:	e853 3f00 	ldrex	r3, [r3]
 80055ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80055ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055ee:	f023 0301 	bic.w	r3, r3, #1
 80055f2:	667b      	str	r3, [r7, #100]	@ 0x64
 80055f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	3314      	adds	r3, #20
 80055fa:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80055fc:	647a      	str	r2, [r7, #68]	@ 0x44
 80055fe:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005600:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005602:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005604:	e841 2300 	strex	r3, r2, [r1]
 8005608:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800560a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800560c:	2b00      	cmp	r3, #0
 800560e:	d1e5      	bne.n	80055dc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005610:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	3314      	adds	r3, #20
 8005616:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561a:	e853 3f00 	ldrex	r3, [r3]
 800561e:	623b      	str	r3, [r7, #32]
   return(result);
 8005620:	6a3b      	ldr	r3, [r7, #32]
 8005622:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005626:	663b      	str	r3, [r7, #96]	@ 0x60
 8005628:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	3314      	adds	r3, #20
 800562e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005630:	633a      	str	r2, [r7, #48]	@ 0x30
 8005632:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005634:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005636:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005638:	e841 2300 	strex	r3, r2, [r1]
 800563c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800563e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005640:	2b00      	cmp	r3, #0
 8005642:	d1e5      	bne.n	8005610 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005644:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005646:	2220      	movs	r2, #32
 8005648:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800564c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800564e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005650:	2b01      	cmp	r3, #1
 8005652:	d119      	bne.n	8005688 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005654:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	330c      	adds	r3, #12
 800565a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	e853 3f00 	ldrex	r3, [r3]
 8005662:	60fb      	str	r3, [r7, #12]
   return(result);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f023 0310 	bic.w	r3, r3, #16
 800566a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800566c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	330c      	adds	r3, #12
 8005672:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005674:	61fa      	str	r2, [r7, #28]
 8005676:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005678:	69b9      	ldr	r1, [r7, #24]
 800567a:	69fa      	ldr	r2, [r7, #28]
 800567c:	e841 2300 	strex	r3, r2, [r1]
 8005680:	617b      	str	r3, [r7, #20]
   return(result);
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d1e5      	bne.n	8005654 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005688:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800568a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800568c:	2b01      	cmp	r3, #1
 800568e:	d106      	bne.n	800569e <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005690:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005692:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005694:	4619      	mov	r1, r3
 8005696:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005698:	f7ff fef0 	bl	800547c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800569c:	e002      	b.n	80056a4 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800569e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80056a0:	f7fc fe24 	bl	80022ec <HAL_UART_RxCpltCallback>
}
 80056a4:	bf00      	nop
 80056a6:	3770      	adds	r7, #112	@ 0x70
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}

080056ac <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b084      	sub	sp, #16
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b8:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d108      	bne.n	80056d4 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80056c6:	085b      	lsrs	r3, r3, #1
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	4619      	mov	r1, r3
 80056cc:	68f8      	ldr	r0, [r7, #12]
 80056ce:	f7ff fed5 	bl	800547c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80056d2:	e002      	b.n	80056da <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80056d4:	68f8      	ldr	r0, [r7, #12]
 80056d6:	f7fc fe39 	bl	800234c <HAL_UART_RxHalfCpltCallback>
}
 80056da:	bf00      	nop
 80056dc:	3710      	adds	r7, #16
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}

080056e2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80056e2:	b580      	push	{r7, lr}
 80056e4:	b084      	sub	sp, #16
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80056ea:	2300      	movs	r3, #0
 80056ec:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056f2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	695b      	ldr	r3, [r3, #20]
 80056fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056fe:	2b80      	cmp	r3, #128	@ 0x80
 8005700:	bf0c      	ite	eq
 8005702:	2301      	moveq	r3, #1
 8005704:	2300      	movne	r3, #0
 8005706:	b2db      	uxtb	r3, r3
 8005708:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005710:	b2db      	uxtb	r3, r3
 8005712:	2b21      	cmp	r3, #33	@ 0x21
 8005714:	d108      	bne.n	8005728 <UART_DMAError+0x46>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d005      	beq.n	8005728 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	2200      	movs	r2, #0
 8005720:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005722:	68b8      	ldr	r0, [r7, #8]
 8005724:	f000 f8c6 	bl	80058b4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	695b      	ldr	r3, [r3, #20]
 800572e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005732:	2b40      	cmp	r3, #64	@ 0x40
 8005734:	bf0c      	ite	eq
 8005736:	2301      	moveq	r3, #1
 8005738:	2300      	movne	r3, #0
 800573a:	b2db      	uxtb	r3, r3
 800573c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005744:	b2db      	uxtb	r3, r3
 8005746:	2b22      	cmp	r3, #34	@ 0x22
 8005748:	d108      	bne.n	800575c <UART_DMAError+0x7a>
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d005      	beq.n	800575c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	2200      	movs	r2, #0
 8005754:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005756:	68b8      	ldr	r0, [r7, #8]
 8005758:	f000 f8d4 	bl	8005904 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005760:	f043 0210 	orr.w	r2, r3, #16
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	641a      	str	r2, [r3, #64]	@ 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005768:	68b8      	ldr	r0, [r7, #8]
 800576a:	f7ff fe7d 	bl	8005468 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800576e:	bf00      	nop
 8005770:	3710      	adds	r7, #16
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}
	...

08005778 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b098      	sub	sp, #96	@ 0x60
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	4613      	mov	r3, r2
 8005784:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005786:	68ba      	ldr	r2, [r7, #8]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	88fa      	ldrh	r2, [r7, #6]
 8005790:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2200      	movs	r2, #0
 8005796:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2222      	movs	r2, #34	@ 0x22
 800579c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057a4:	4a40      	ldr	r2, [pc, #256]	@ (80058a8 <UART_Start_Receive_DMA+0x130>)
 80057a6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ac:	4a3f      	ldr	r2, [pc, #252]	@ (80058ac <UART_Start_Receive_DMA+0x134>)
 80057ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057b4:	4a3e      	ldr	r2, [pc, #248]	@ (80058b0 <UART_Start_Receive_DMA+0x138>)
 80057b6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057bc:	2200      	movs	r2, #0
 80057be:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80057c0:	f107 0308 	add.w	r3, r7, #8
 80057c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	3304      	adds	r3, #4
 80057d0:	4619      	mov	r1, r3
 80057d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	88fb      	ldrh	r3, [r7, #6]
 80057d8:	f7fd f8e4 	bl	80029a4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80057dc:	2300      	movs	r3, #0
 80057de:	613b      	str	r3, [r7, #16]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	613b      	str	r3, [r7, #16]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	613b      	str	r3, [r7, #16]
 80057f0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d019      	beq.n	8005836 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	330c      	adds	r3, #12
 8005808:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800580a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800580c:	e853 3f00 	ldrex	r3, [r3]
 8005810:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005812:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005814:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005818:	65bb      	str	r3, [r7, #88]	@ 0x58
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	330c      	adds	r3, #12
 8005820:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005822:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005824:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005826:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005828:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800582a:	e841 2300 	strex	r3, r2, [r1]
 800582e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005830:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005832:	2b00      	cmp	r3, #0
 8005834:	d1e5      	bne.n	8005802 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	3314      	adds	r3, #20
 800583c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005840:	e853 3f00 	ldrex	r3, [r3]
 8005844:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005848:	f043 0301 	orr.w	r3, r3, #1
 800584c:	657b      	str	r3, [r7, #84]	@ 0x54
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	3314      	adds	r3, #20
 8005854:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005856:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005858:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800585c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800585e:	e841 2300 	strex	r3, r2, [r1]
 8005862:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005866:	2b00      	cmp	r3, #0
 8005868:	d1e5      	bne.n	8005836 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	3314      	adds	r3, #20
 8005870:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	e853 3f00 	ldrex	r3, [r3]
 8005878:	617b      	str	r3, [r7, #20]
   return(result);
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005880:	653b      	str	r3, [r7, #80]	@ 0x50
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	3314      	adds	r3, #20
 8005888:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800588a:	627a      	str	r2, [r7, #36]	@ 0x24
 800588c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588e:	6a39      	ldr	r1, [r7, #32]
 8005890:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005892:	e841 2300 	strex	r3, r2, [r1]
 8005896:	61fb      	str	r3, [r7, #28]
   return(result);
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1e5      	bne.n	800586a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800589e:	2300      	movs	r3, #0
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3760      	adds	r7, #96	@ 0x60
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	08005587 	.word	0x08005587
 80058ac:	080056ad 	.word	0x080056ad
 80058b0:	080056e3 	.word	0x080056e3

080058b4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b089      	sub	sp, #36	@ 0x24
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	330c      	adds	r3, #12
 80058c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	e853 3f00 	ldrex	r3, [r3]
 80058ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80058d2:	61fb      	str	r3, [r7, #28]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	330c      	adds	r3, #12
 80058da:	69fa      	ldr	r2, [r7, #28]
 80058dc:	61ba      	str	r2, [r7, #24]
 80058de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e0:	6979      	ldr	r1, [r7, #20]
 80058e2:	69ba      	ldr	r2, [r7, #24]
 80058e4:	e841 2300 	strex	r3, r2, [r1]
 80058e8:	613b      	str	r3, [r7, #16]
   return(result);
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d1e5      	bne.n	80058bc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2220      	movs	r2, #32
 80058f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 80058f8:	bf00      	nop
 80058fa:	3724      	adds	r7, #36	@ 0x24
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr

08005904 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005904:	b480      	push	{r7}
 8005906:	b095      	sub	sp, #84	@ 0x54
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	330c      	adds	r3, #12
 8005912:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005914:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005916:	e853 3f00 	ldrex	r3, [r3]
 800591a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800591c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800591e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005922:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	330c      	adds	r3, #12
 800592a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800592c:	643a      	str	r2, [r7, #64]	@ 0x40
 800592e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005930:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005932:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005934:	e841 2300 	strex	r3, r2, [r1]
 8005938:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800593a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1e5      	bne.n	800590c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	3314      	adds	r3, #20
 8005946:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005948:	6a3b      	ldr	r3, [r7, #32]
 800594a:	e853 3f00 	ldrex	r3, [r3]
 800594e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	f023 0301 	bic.w	r3, r3, #1
 8005956:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	3314      	adds	r3, #20
 800595e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005960:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005962:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005964:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005966:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005968:	e841 2300 	strex	r3, r2, [r1]
 800596c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800596e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005970:	2b00      	cmp	r3, #0
 8005972:	d1e5      	bne.n	8005940 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005978:	2b01      	cmp	r3, #1
 800597a:	d119      	bne.n	80059b0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	330c      	adds	r3, #12
 8005982:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	e853 3f00 	ldrex	r3, [r3]
 800598a:	60bb      	str	r3, [r7, #8]
   return(result);
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	f023 0310 	bic.w	r3, r3, #16
 8005992:	647b      	str	r3, [r7, #68]	@ 0x44
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	330c      	adds	r3, #12
 800599a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800599c:	61ba      	str	r2, [r7, #24]
 800599e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a0:	6979      	ldr	r1, [r7, #20]
 80059a2:	69ba      	ldr	r2, [r7, #24]
 80059a4:	e841 2300 	strex	r3, r2, [r1]
 80059a8:	613b      	str	r3, [r7, #16]
   return(result);
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d1e5      	bne.n	800597c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2220      	movs	r2, #32
 80059b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2200      	movs	r2, #0
 80059bc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80059be:	bf00      	nop
 80059c0:	3754      	adds	r7, #84	@ 0x54
 80059c2:	46bd      	mov	sp, r7
 80059c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c8:	4770      	bx	lr

080059ca <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80059ca:	b580      	push	{r7, lr}
 80059cc:	b084      	sub	sp, #16
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059d6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2200      	movs	r2, #0
 80059dc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2200      	movs	r2, #0
 80059e2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80059e4:	68f8      	ldr	r0, [r7, #12]
 80059e6:	f7ff fd3f 	bl	8005468 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059ea:	bf00      	nop
 80059ec:	3710      	adds	r7, #16
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}

080059f2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80059f2:	b480      	push	{r7}
 80059f4:	b085      	sub	sp, #20
 80059f6:	af00      	add	r7, sp, #0
 80059f8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	2b21      	cmp	r3, #33	@ 0x21
 8005a04:	d13e      	bne.n	8005a84 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a0e:	d114      	bne.n	8005a3a <UART_Transmit_IT+0x48>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	691b      	ldr	r3, [r3, #16]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d110      	bne.n	8005a3a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6a1b      	ldr	r3, [r3, #32]
 8005a1c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	881b      	ldrh	r3, [r3, #0]
 8005a22:	461a      	mov	r2, r3
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a2c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a1b      	ldr	r3, [r3, #32]
 8005a32:	1c9a      	adds	r2, r3, #2
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	621a      	str	r2, [r3, #32]
 8005a38:	e008      	b.n	8005a4c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6a1b      	ldr	r3, [r3, #32]
 8005a3e:	1c59      	adds	r1, r3, #1
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	6211      	str	r1, [r2, #32]
 8005a44:	781a      	ldrb	r2, [r3, #0]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a50:	b29b      	uxth	r3, r3
 8005a52:	3b01      	subs	r3, #1
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	687a      	ldr	r2, [r7, #4]
 8005a58:	4619      	mov	r1, r3
 8005a5a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d10f      	bne.n	8005a80 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68da      	ldr	r2, [r3, #12]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005a6e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	68da      	ldr	r2, [r3, #12]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a7e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005a80:	2300      	movs	r3, #0
 8005a82:	e000      	b.n	8005a86 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005a84:	2302      	movs	r3, #2
  }
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3714      	adds	r7, #20
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr

08005a92 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a92:	b580      	push	{r7, lr}
 8005a94:	b082      	sub	sp, #8
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	68da      	ldr	r2, [r3, #12]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005aa8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2220      	movs	r2, #32
 8005aae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f7fc fcf2 	bl	800249c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3708      	adds	r7, #8
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}

08005ac2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	b08c      	sub	sp, #48	@ 0x30
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	2b22      	cmp	r3, #34	@ 0x22
 8005ad4:	f040 80ab 	bne.w	8005c2e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ae0:	d117      	bne.n	8005b12 <UART_Receive_IT+0x50>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	691b      	ldr	r3, [r3, #16]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d113      	bne.n	8005b12 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005aea:	2300      	movs	r3, #0
 8005aec:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	b29b      	uxth	r3, r3
 8005afc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b00:	b29a      	uxth	r2, r3
 8005b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b04:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b0a:	1c9a      	adds	r2, r3, #2
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005b10:	e026      	b.n	8005b60 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b24:	d007      	beq.n	8005b36 <UART_Receive_IT+0x74>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d10a      	bne.n	8005b44 <UART_Receive_IT+0x82>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	691b      	ldr	r3, [r3, #16]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d106      	bne.n	8005b44 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	b2da      	uxtb	r2, r3
 8005b3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b40:	701a      	strb	r2, [r3, #0]
 8005b42:	e008      	b.n	8005b56 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b50:	b2da      	uxtb	r2, r3
 8005b52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b54:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b5a:	1c5a      	adds	r2, r3, #1
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	3b01      	subs	r3, #1
 8005b68:	b29b      	uxth	r3, r3
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	4619      	mov	r1, r3
 8005b6e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d15a      	bne.n	8005c2a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	68da      	ldr	r2, [r3, #12]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f022 0220 	bic.w	r2, r2, #32
 8005b82:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	68da      	ldr	r2, [r3, #12]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005b92:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	695a      	ldr	r2, [r3, #20]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f022 0201 	bic.w	r2, r2, #1
 8005ba2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2220      	movs	r2, #32
 8005ba8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d135      	bne.n	8005c20 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	330c      	adds	r3, #12
 8005bc0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	e853 3f00 	ldrex	r3, [r3]
 8005bc8:	613b      	str	r3, [r7, #16]
   return(result);
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	f023 0310 	bic.w	r3, r3, #16
 8005bd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	330c      	adds	r3, #12
 8005bd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bda:	623a      	str	r2, [r7, #32]
 8005bdc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bde:	69f9      	ldr	r1, [r7, #28]
 8005be0:	6a3a      	ldr	r2, [r7, #32]
 8005be2:	e841 2300 	strex	r3, r2, [r1]
 8005be6:	61bb      	str	r3, [r7, #24]
   return(result);
 8005be8:	69bb      	ldr	r3, [r7, #24]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d1e5      	bne.n	8005bba <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 0310 	and.w	r3, r3, #16
 8005bf8:	2b10      	cmp	r3, #16
 8005bfa:	d10a      	bne.n	8005c12 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	60fb      	str	r3, [r7, #12]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	60fb      	str	r3, [r7, #12]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	60fb      	str	r3, [r7, #12]
 8005c10:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c16:	4619      	mov	r1, r3
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f7ff fc2f 	bl	800547c <HAL_UARTEx_RxEventCallback>
 8005c1e:	e002      	b.n	8005c26 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	f7fc fb63 	bl	80022ec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005c26:	2300      	movs	r3, #0
 8005c28:	e002      	b.n	8005c30 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	e000      	b.n	8005c30 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005c2e:	2302      	movs	r3, #2
  }
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	3730      	adds	r7, #48	@ 0x30
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}

08005c38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c3c:	b0c0      	sub	sp, #256	@ 0x100
 8005c3e:	af00      	add	r7, sp, #0
 8005c40:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	691b      	ldr	r3, [r3, #16]
 8005c4c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c54:	68d9      	ldr	r1, [r3, #12]
 8005c56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	ea40 0301 	orr.w	r3, r0, r1
 8005c60:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c66:	689a      	ldr	r2, [r3, #8]
 8005c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c6c:	691b      	ldr	r3, [r3, #16]
 8005c6e:	431a      	orrs	r2, r3
 8005c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c74:	695b      	ldr	r3, [r3, #20]
 8005c76:	431a      	orrs	r2, r3
 8005c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c7c:	69db      	ldr	r3, [r3, #28]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005c90:	f021 010c 	bic.w	r1, r1, #12
 8005c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005c9e:	430b      	orrs	r3, r1
 8005ca0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ca2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	695b      	ldr	r3, [r3, #20]
 8005caa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cb2:	6999      	ldr	r1, [r3, #24]
 8005cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	ea40 0301 	orr.w	r3, r0, r1
 8005cbe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	4b8f      	ldr	r3, [pc, #572]	@ (8005f04 <UART_SetConfig+0x2cc>)
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	d005      	beq.n	8005cd8 <UART_SetConfig+0xa0>
 8005ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	4b8d      	ldr	r3, [pc, #564]	@ (8005f08 <UART_SetConfig+0x2d0>)
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d104      	bne.n	8005ce2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005cd8:	f7ff f81e 	bl	8004d18 <HAL_RCC_GetPCLK2Freq>
 8005cdc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005ce0:	e003      	b.n	8005cea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ce2:	f7ff f805 	bl	8004cf0 <HAL_RCC_GetPCLK1Freq>
 8005ce6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cee:	69db      	ldr	r3, [r3, #28]
 8005cf0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cf4:	f040 810c 	bne.w	8005f10 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005cf8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005d02:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005d06:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005d0a:	4622      	mov	r2, r4
 8005d0c:	462b      	mov	r3, r5
 8005d0e:	1891      	adds	r1, r2, r2
 8005d10:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005d12:	415b      	adcs	r3, r3
 8005d14:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d16:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005d1a:	4621      	mov	r1, r4
 8005d1c:	eb12 0801 	adds.w	r8, r2, r1
 8005d20:	4629      	mov	r1, r5
 8005d22:	eb43 0901 	adc.w	r9, r3, r1
 8005d26:	f04f 0200 	mov.w	r2, #0
 8005d2a:	f04f 0300 	mov.w	r3, #0
 8005d2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005d32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005d36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005d3a:	4690      	mov	r8, r2
 8005d3c:	4699      	mov	r9, r3
 8005d3e:	4623      	mov	r3, r4
 8005d40:	eb18 0303 	adds.w	r3, r8, r3
 8005d44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005d48:	462b      	mov	r3, r5
 8005d4a:	eb49 0303 	adc.w	r3, r9, r3
 8005d4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005d52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005d5e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005d62:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005d66:	460b      	mov	r3, r1
 8005d68:	18db      	adds	r3, r3, r3
 8005d6a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d6c:	4613      	mov	r3, r2
 8005d6e:	eb42 0303 	adc.w	r3, r2, r3
 8005d72:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d74:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005d78:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005d7c:	f7fa ff14 	bl	8000ba8 <__aeabi_uldivmod>
 8005d80:	4602      	mov	r2, r0
 8005d82:	460b      	mov	r3, r1
 8005d84:	4b61      	ldr	r3, [pc, #388]	@ (8005f0c <UART_SetConfig+0x2d4>)
 8005d86:	fba3 2302 	umull	r2, r3, r3, r2
 8005d8a:	095b      	lsrs	r3, r3, #5
 8005d8c:	011c      	lsls	r4, r3, #4
 8005d8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d92:	2200      	movs	r2, #0
 8005d94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d98:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005d9c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005da0:	4642      	mov	r2, r8
 8005da2:	464b      	mov	r3, r9
 8005da4:	1891      	adds	r1, r2, r2
 8005da6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005da8:	415b      	adcs	r3, r3
 8005daa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005dac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005db0:	4641      	mov	r1, r8
 8005db2:	eb12 0a01 	adds.w	sl, r2, r1
 8005db6:	4649      	mov	r1, r9
 8005db8:	eb43 0b01 	adc.w	fp, r3, r1
 8005dbc:	f04f 0200 	mov.w	r2, #0
 8005dc0:	f04f 0300 	mov.w	r3, #0
 8005dc4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005dc8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005dcc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005dd0:	4692      	mov	sl, r2
 8005dd2:	469b      	mov	fp, r3
 8005dd4:	4643      	mov	r3, r8
 8005dd6:	eb1a 0303 	adds.w	r3, sl, r3
 8005dda:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005dde:	464b      	mov	r3, r9
 8005de0:	eb4b 0303 	adc.w	r3, fp, r3
 8005de4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	2200      	movs	r2, #0
 8005df0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005df4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005df8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005dfc:	460b      	mov	r3, r1
 8005dfe:	18db      	adds	r3, r3, r3
 8005e00:	643b      	str	r3, [r7, #64]	@ 0x40
 8005e02:	4613      	mov	r3, r2
 8005e04:	eb42 0303 	adc.w	r3, r2, r3
 8005e08:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e0a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005e0e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005e12:	f7fa fec9 	bl	8000ba8 <__aeabi_uldivmod>
 8005e16:	4602      	mov	r2, r0
 8005e18:	460b      	mov	r3, r1
 8005e1a:	4611      	mov	r1, r2
 8005e1c:	4b3b      	ldr	r3, [pc, #236]	@ (8005f0c <UART_SetConfig+0x2d4>)
 8005e1e:	fba3 2301 	umull	r2, r3, r3, r1
 8005e22:	095b      	lsrs	r3, r3, #5
 8005e24:	2264      	movs	r2, #100	@ 0x64
 8005e26:	fb02 f303 	mul.w	r3, r2, r3
 8005e2a:	1acb      	subs	r3, r1, r3
 8005e2c:	00db      	lsls	r3, r3, #3
 8005e2e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005e32:	4b36      	ldr	r3, [pc, #216]	@ (8005f0c <UART_SetConfig+0x2d4>)
 8005e34:	fba3 2302 	umull	r2, r3, r3, r2
 8005e38:	095b      	lsrs	r3, r3, #5
 8005e3a:	005b      	lsls	r3, r3, #1
 8005e3c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005e40:	441c      	add	r4, r3
 8005e42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e46:	2200      	movs	r2, #0
 8005e48:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005e4c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005e50:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005e54:	4642      	mov	r2, r8
 8005e56:	464b      	mov	r3, r9
 8005e58:	1891      	adds	r1, r2, r2
 8005e5a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005e5c:	415b      	adcs	r3, r3
 8005e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e60:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005e64:	4641      	mov	r1, r8
 8005e66:	1851      	adds	r1, r2, r1
 8005e68:	6339      	str	r1, [r7, #48]	@ 0x30
 8005e6a:	4649      	mov	r1, r9
 8005e6c:	414b      	adcs	r3, r1
 8005e6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e70:	f04f 0200 	mov.w	r2, #0
 8005e74:	f04f 0300 	mov.w	r3, #0
 8005e78:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005e7c:	4659      	mov	r1, fp
 8005e7e:	00cb      	lsls	r3, r1, #3
 8005e80:	4651      	mov	r1, sl
 8005e82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e86:	4651      	mov	r1, sl
 8005e88:	00ca      	lsls	r2, r1, #3
 8005e8a:	4610      	mov	r0, r2
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	4603      	mov	r3, r0
 8005e90:	4642      	mov	r2, r8
 8005e92:	189b      	adds	r3, r3, r2
 8005e94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e98:	464b      	mov	r3, r9
 8005e9a:	460a      	mov	r2, r1
 8005e9c:	eb42 0303 	adc.w	r3, r2, r3
 8005ea0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005eb0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005eb4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005eb8:	460b      	mov	r3, r1
 8005eba:	18db      	adds	r3, r3, r3
 8005ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ebe:	4613      	mov	r3, r2
 8005ec0:	eb42 0303 	adc.w	r3, r2, r3
 8005ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ec6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005eca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005ece:	f7fa fe6b 	bl	8000ba8 <__aeabi_uldivmod>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	460b      	mov	r3, r1
 8005ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8005f0c <UART_SetConfig+0x2d4>)
 8005ed8:	fba3 1302 	umull	r1, r3, r3, r2
 8005edc:	095b      	lsrs	r3, r3, #5
 8005ede:	2164      	movs	r1, #100	@ 0x64
 8005ee0:	fb01 f303 	mul.w	r3, r1, r3
 8005ee4:	1ad3      	subs	r3, r2, r3
 8005ee6:	00db      	lsls	r3, r3, #3
 8005ee8:	3332      	adds	r3, #50	@ 0x32
 8005eea:	4a08      	ldr	r2, [pc, #32]	@ (8005f0c <UART_SetConfig+0x2d4>)
 8005eec:	fba2 2303 	umull	r2, r3, r2, r3
 8005ef0:	095b      	lsrs	r3, r3, #5
 8005ef2:	f003 0207 	and.w	r2, r3, #7
 8005ef6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4422      	add	r2, r4
 8005efe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005f00:	e106      	b.n	8006110 <UART_SetConfig+0x4d8>
 8005f02:	bf00      	nop
 8005f04:	40011000 	.word	0x40011000
 8005f08:	40011400 	.word	0x40011400
 8005f0c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f14:	2200      	movs	r2, #0
 8005f16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005f1a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005f1e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005f22:	4642      	mov	r2, r8
 8005f24:	464b      	mov	r3, r9
 8005f26:	1891      	adds	r1, r2, r2
 8005f28:	6239      	str	r1, [r7, #32]
 8005f2a:	415b      	adcs	r3, r3
 8005f2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f2e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005f32:	4641      	mov	r1, r8
 8005f34:	1854      	adds	r4, r2, r1
 8005f36:	4649      	mov	r1, r9
 8005f38:	eb43 0501 	adc.w	r5, r3, r1
 8005f3c:	f04f 0200 	mov.w	r2, #0
 8005f40:	f04f 0300 	mov.w	r3, #0
 8005f44:	00eb      	lsls	r3, r5, #3
 8005f46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f4a:	00e2      	lsls	r2, r4, #3
 8005f4c:	4614      	mov	r4, r2
 8005f4e:	461d      	mov	r5, r3
 8005f50:	4643      	mov	r3, r8
 8005f52:	18e3      	adds	r3, r4, r3
 8005f54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005f58:	464b      	mov	r3, r9
 8005f5a:	eb45 0303 	adc.w	r3, r5, r3
 8005f5e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005f62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005f6e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005f72:	f04f 0200 	mov.w	r2, #0
 8005f76:	f04f 0300 	mov.w	r3, #0
 8005f7a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005f7e:	4629      	mov	r1, r5
 8005f80:	008b      	lsls	r3, r1, #2
 8005f82:	4621      	mov	r1, r4
 8005f84:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f88:	4621      	mov	r1, r4
 8005f8a:	008a      	lsls	r2, r1, #2
 8005f8c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005f90:	f7fa fe0a 	bl	8000ba8 <__aeabi_uldivmod>
 8005f94:	4602      	mov	r2, r0
 8005f96:	460b      	mov	r3, r1
 8005f98:	4b60      	ldr	r3, [pc, #384]	@ (800611c <UART_SetConfig+0x4e4>)
 8005f9a:	fba3 2302 	umull	r2, r3, r3, r2
 8005f9e:	095b      	lsrs	r3, r3, #5
 8005fa0:	011c      	lsls	r4, r3, #4
 8005fa2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005fac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005fb0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005fb4:	4642      	mov	r2, r8
 8005fb6:	464b      	mov	r3, r9
 8005fb8:	1891      	adds	r1, r2, r2
 8005fba:	61b9      	str	r1, [r7, #24]
 8005fbc:	415b      	adcs	r3, r3
 8005fbe:	61fb      	str	r3, [r7, #28]
 8005fc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005fc4:	4641      	mov	r1, r8
 8005fc6:	1851      	adds	r1, r2, r1
 8005fc8:	6139      	str	r1, [r7, #16]
 8005fca:	4649      	mov	r1, r9
 8005fcc:	414b      	adcs	r3, r1
 8005fce:	617b      	str	r3, [r7, #20]
 8005fd0:	f04f 0200 	mov.w	r2, #0
 8005fd4:	f04f 0300 	mov.w	r3, #0
 8005fd8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005fdc:	4659      	mov	r1, fp
 8005fde:	00cb      	lsls	r3, r1, #3
 8005fe0:	4651      	mov	r1, sl
 8005fe2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fe6:	4651      	mov	r1, sl
 8005fe8:	00ca      	lsls	r2, r1, #3
 8005fea:	4610      	mov	r0, r2
 8005fec:	4619      	mov	r1, r3
 8005fee:	4603      	mov	r3, r0
 8005ff0:	4642      	mov	r2, r8
 8005ff2:	189b      	adds	r3, r3, r2
 8005ff4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005ff8:	464b      	mov	r3, r9
 8005ffa:	460a      	mov	r2, r1
 8005ffc:	eb42 0303 	adc.w	r3, r2, r3
 8006000:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800600e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006010:	f04f 0200 	mov.w	r2, #0
 8006014:	f04f 0300 	mov.w	r3, #0
 8006018:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800601c:	4649      	mov	r1, r9
 800601e:	008b      	lsls	r3, r1, #2
 8006020:	4641      	mov	r1, r8
 8006022:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006026:	4641      	mov	r1, r8
 8006028:	008a      	lsls	r2, r1, #2
 800602a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800602e:	f7fa fdbb 	bl	8000ba8 <__aeabi_uldivmod>
 8006032:	4602      	mov	r2, r0
 8006034:	460b      	mov	r3, r1
 8006036:	4611      	mov	r1, r2
 8006038:	4b38      	ldr	r3, [pc, #224]	@ (800611c <UART_SetConfig+0x4e4>)
 800603a:	fba3 2301 	umull	r2, r3, r3, r1
 800603e:	095b      	lsrs	r3, r3, #5
 8006040:	2264      	movs	r2, #100	@ 0x64
 8006042:	fb02 f303 	mul.w	r3, r2, r3
 8006046:	1acb      	subs	r3, r1, r3
 8006048:	011b      	lsls	r3, r3, #4
 800604a:	3332      	adds	r3, #50	@ 0x32
 800604c:	4a33      	ldr	r2, [pc, #204]	@ (800611c <UART_SetConfig+0x4e4>)
 800604e:	fba2 2303 	umull	r2, r3, r2, r3
 8006052:	095b      	lsrs	r3, r3, #5
 8006054:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006058:	441c      	add	r4, r3
 800605a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800605e:	2200      	movs	r2, #0
 8006060:	673b      	str	r3, [r7, #112]	@ 0x70
 8006062:	677a      	str	r2, [r7, #116]	@ 0x74
 8006064:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006068:	4642      	mov	r2, r8
 800606a:	464b      	mov	r3, r9
 800606c:	1891      	adds	r1, r2, r2
 800606e:	60b9      	str	r1, [r7, #8]
 8006070:	415b      	adcs	r3, r3
 8006072:	60fb      	str	r3, [r7, #12]
 8006074:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006078:	4641      	mov	r1, r8
 800607a:	1851      	adds	r1, r2, r1
 800607c:	6039      	str	r1, [r7, #0]
 800607e:	4649      	mov	r1, r9
 8006080:	414b      	adcs	r3, r1
 8006082:	607b      	str	r3, [r7, #4]
 8006084:	f04f 0200 	mov.w	r2, #0
 8006088:	f04f 0300 	mov.w	r3, #0
 800608c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006090:	4659      	mov	r1, fp
 8006092:	00cb      	lsls	r3, r1, #3
 8006094:	4651      	mov	r1, sl
 8006096:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800609a:	4651      	mov	r1, sl
 800609c:	00ca      	lsls	r2, r1, #3
 800609e:	4610      	mov	r0, r2
 80060a0:	4619      	mov	r1, r3
 80060a2:	4603      	mov	r3, r0
 80060a4:	4642      	mov	r2, r8
 80060a6:	189b      	adds	r3, r3, r2
 80060a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80060aa:	464b      	mov	r3, r9
 80060ac:	460a      	mov	r2, r1
 80060ae:	eb42 0303 	adc.w	r3, r2, r3
 80060b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80060b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	2200      	movs	r2, #0
 80060bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80060be:	667a      	str	r2, [r7, #100]	@ 0x64
 80060c0:	f04f 0200 	mov.w	r2, #0
 80060c4:	f04f 0300 	mov.w	r3, #0
 80060c8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80060cc:	4649      	mov	r1, r9
 80060ce:	008b      	lsls	r3, r1, #2
 80060d0:	4641      	mov	r1, r8
 80060d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060d6:	4641      	mov	r1, r8
 80060d8:	008a      	lsls	r2, r1, #2
 80060da:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80060de:	f7fa fd63 	bl	8000ba8 <__aeabi_uldivmod>
 80060e2:	4602      	mov	r2, r0
 80060e4:	460b      	mov	r3, r1
 80060e6:	4b0d      	ldr	r3, [pc, #52]	@ (800611c <UART_SetConfig+0x4e4>)
 80060e8:	fba3 1302 	umull	r1, r3, r3, r2
 80060ec:	095b      	lsrs	r3, r3, #5
 80060ee:	2164      	movs	r1, #100	@ 0x64
 80060f0:	fb01 f303 	mul.w	r3, r1, r3
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	011b      	lsls	r3, r3, #4
 80060f8:	3332      	adds	r3, #50	@ 0x32
 80060fa:	4a08      	ldr	r2, [pc, #32]	@ (800611c <UART_SetConfig+0x4e4>)
 80060fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006100:	095b      	lsrs	r3, r3, #5
 8006102:	f003 020f 	and.w	r2, r3, #15
 8006106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4422      	add	r2, r4
 800610e:	609a      	str	r2, [r3, #8]
}
 8006110:	bf00      	nop
 8006112:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006116:	46bd      	mov	sp, r7
 8006118:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800611c:	51eb851f 	.word	0x51eb851f

08006120 <__NVIC_SetPriority>:
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	4603      	mov	r3, r0
 8006128:	6039      	str	r1, [r7, #0]
 800612a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800612c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006130:	2b00      	cmp	r3, #0
 8006132:	db0a      	blt.n	800614a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	b2da      	uxtb	r2, r3
 8006138:	490c      	ldr	r1, [pc, #48]	@ (800616c <__NVIC_SetPriority+0x4c>)
 800613a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800613e:	0112      	lsls	r2, r2, #4
 8006140:	b2d2      	uxtb	r2, r2
 8006142:	440b      	add	r3, r1
 8006144:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006148:	e00a      	b.n	8006160 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	b2da      	uxtb	r2, r3
 800614e:	4908      	ldr	r1, [pc, #32]	@ (8006170 <__NVIC_SetPriority+0x50>)
 8006150:	79fb      	ldrb	r3, [r7, #7]
 8006152:	f003 030f 	and.w	r3, r3, #15
 8006156:	3b04      	subs	r3, #4
 8006158:	0112      	lsls	r2, r2, #4
 800615a:	b2d2      	uxtb	r2, r2
 800615c:	440b      	add	r3, r1
 800615e:	761a      	strb	r2, [r3, #24]
}
 8006160:	bf00      	nop
 8006162:	370c      	adds	r7, #12
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr
 800616c:	e000e100 	.word	0xe000e100
 8006170:	e000ed00 	.word	0xe000ed00

08006174 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006174:	b580      	push	{r7, lr}
 8006176:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006178:	2100      	movs	r1, #0
 800617a:	f06f 0004 	mvn.w	r0, #4
 800617e:	f7ff ffcf 	bl	8006120 <__NVIC_SetPriority>
#endif
}
 8006182:	bf00      	nop
 8006184:	bd80      	pop	{r7, pc}
	...

08006188 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006188:	b480      	push	{r7}
 800618a:	b083      	sub	sp, #12
 800618c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800618e:	f3ef 8305 	mrs	r3, IPSR
 8006192:	603b      	str	r3, [r7, #0]
  return(result);
 8006194:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006196:	2b00      	cmp	r3, #0
 8006198:	d003      	beq.n	80061a2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800619a:	f06f 0305 	mvn.w	r3, #5
 800619e:	607b      	str	r3, [r7, #4]
 80061a0:	e00c      	b.n	80061bc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80061a2:	4b0a      	ldr	r3, [pc, #40]	@ (80061cc <osKernelInitialize+0x44>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d105      	bne.n	80061b6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80061aa:	4b08      	ldr	r3, [pc, #32]	@ (80061cc <osKernelInitialize+0x44>)
 80061ac:	2201      	movs	r2, #1
 80061ae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80061b0:	2300      	movs	r3, #0
 80061b2:	607b      	str	r3, [r7, #4]
 80061b4:	e002      	b.n	80061bc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80061b6:	f04f 33ff 	mov.w	r3, #4294967295
 80061ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80061bc:	687b      	ldr	r3, [r7, #4]
}
 80061be:	4618      	mov	r0, r3
 80061c0:	370c      	adds	r7, #12
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr
 80061ca:	bf00      	nop
 80061cc:	200027e4 	.word	0x200027e4

080061d0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b082      	sub	sp, #8
 80061d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061d6:	f3ef 8305 	mrs	r3, IPSR
 80061da:	603b      	str	r3, [r7, #0]
  return(result);
 80061dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d003      	beq.n	80061ea <osKernelStart+0x1a>
    stat = osErrorISR;
 80061e2:	f06f 0305 	mvn.w	r3, #5
 80061e6:	607b      	str	r3, [r7, #4]
 80061e8:	e010      	b.n	800620c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80061ea:	4b0b      	ldr	r3, [pc, #44]	@ (8006218 <osKernelStart+0x48>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	d109      	bne.n	8006206 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80061f2:	f7ff ffbf 	bl	8006174 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80061f6:	4b08      	ldr	r3, [pc, #32]	@ (8006218 <osKernelStart+0x48>)
 80061f8:	2202      	movs	r2, #2
 80061fa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80061fc:	f002 fca4 	bl	8008b48 <vTaskStartScheduler>
      stat = osOK;
 8006200:	2300      	movs	r3, #0
 8006202:	607b      	str	r3, [r7, #4]
 8006204:	e002      	b.n	800620c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006206:	f04f 33ff 	mov.w	r3, #4294967295
 800620a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800620c:	687b      	ldr	r3, [r7, #4]
}
 800620e:	4618      	mov	r0, r3
 8006210:	3708      	adds	r7, #8
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
 8006216:	bf00      	nop
 8006218:	200027e4 	.word	0x200027e4

0800621c <osKernelGetTickFreq>:
  }

  return (ticks);
}

uint32_t osKernelGetTickFreq (void) {
 800621c:	b480      	push	{r7}
 800621e:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 8006220:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
}
 8006224:	4618      	mov	r0, r3
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr

0800622e <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800622e:	b580      	push	{r7, lr}
 8006230:	b08e      	sub	sp, #56	@ 0x38
 8006232:	af04      	add	r7, sp, #16
 8006234:	60f8      	str	r0, [r7, #12]
 8006236:	60b9      	str	r1, [r7, #8]
 8006238:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800623a:	2300      	movs	r3, #0
 800623c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800623e:	f3ef 8305 	mrs	r3, IPSR
 8006242:	617b      	str	r3, [r7, #20]
  return(result);
 8006244:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006246:	2b00      	cmp	r3, #0
 8006248:	d17e      	bne.n	8006348 <osThreadNew+0x11a>
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d07b      	beq.n	8006348 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006250:	2380      	movs	r3, #128	@ 0x80
 8006252:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006254:	2318      	movs	r3, #24
 8006256:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006258:	2300      	movs	r3, #0
 800625a:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800625c:	f04f 33ff 	mov.w	r3, #4294967295
 8006260:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d045      	beq.n	80062f4 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d002      	beq.n	8006276 <osThreadNew+0x48>
        name = attr->name;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	699b      	ldr	r3, [r3, #24]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d002      	beq.n	8006284 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	699b      	ldr	r3, [r3, #24]
 8006282:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006284:	69fb      	ldr	r3, [r7, #28]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d008      	beq.n	800629c <osThreadNew+0x6e>
 800628a:	69fb      	ldr	r3, [r7, #28]
 800628c:	2b38      	cmp	r3, #56	@ 0x38
 800628e:	d805      	bhi.n	800629c <osThreadNew+0x6e>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	f003 0301 	and.w	r3, r3, #1
 8006298:	2b00      	cmp	r3, #0
 800629a:	d001      	beq.n	80062a0 <osThreadNew+0x72>
        return (NULL);
 800629c:	2300      	movs	r3, #0
 800629e:	e054      	b.n	800634a <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	695b      	ldr	r3, [r3, #20]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d003      	beq.n	80062b0 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	695b      	ldr	r3, [r3, #20]
 80062ac:	089b      	lsrs	r3, r3, #2
 80062ae:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d00e      	beq.n	80062d6 <osThreadNew+0xa8>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	68db      	ldr	r3, [r3, #12]
 80062bc:	2b5b      	cmp	r3, #91	@ 0x5b
 80062be:	d90a      	bls.n	80062d6 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d006      	beq.n	80062d6 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	695b      	ldr	r3, [r3, #20]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d002      	beq.n	80062d6 <osThreadNew+0xa8>
        mem = 1;
 80062d0:	2301      	movs	r3, #1
 80062d2:	61bb      	str	r3, [r7, #24]
 80062d4:	e010      	b.n	80062f8 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d10c      	bne.n	80062f8 <osThreadNew+0xca>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d108      	bne.n	80062f8 <osThreadNew+0xca>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	691b      	ldr	r3, [r3, #16]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d104      	bne.n	80062f8 <osThreadNew+0xca>
          mem = 0;
 80062ee:	2300      	movs	r3, #0
 80062f0:	61bb      	str	r3, [r7, #24]
 80062f2:	e001      	b.n	80062f8 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80062f4:	2300      	movs	r3, #0
 80062f6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80062f8:	69bb      	ldr	r3, [r7, #24]
 80062fa:	2b01      	cmp	r3, #1
 80062fc:	d110      	bne.n	8006320 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006306:	9202      	str	r2, [sp, #8]
 8006308:	9301      	str	r3, [sp, #4]
 800630a:	69fb      	ldr	r3, [r7, #28]
 800630c:	9300      	str	r3, [sp, #0]
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	6a3a      	ldr	r2, [r7, #32]
 8006312:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006314:	68f8      	ldr	r0, [r7, #12]
 8006316:	f002 f9f1 	bl	80086fc <xTaskCreateStatic>
 800631a:	4603      	mov	r3, r0
 800631c:	613b      	str	r3, [r7, #16]
 800631e:	e013      	b.n	8006348 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006320:	69bb      	ldr	r3, [r7, #24]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d110      	bne.n	8006348 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006326:	6a3b      	ldr	r3, [r7, #32]
 8006328:	b29a      	uxth	r2, r3
 800632a:	f107 0310 	add.w	r3, r7, #16
 800632e:	9301      	str	r3, [sp, #4]
 8006330:	69fb      	ldr	r3, [r7, #28]
 8006332:	9300      	str	r3, [sp, #0]
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006338:	68f8      	ldr	r0, [r7, #12]
 800633a:	f002 fa3f 	bl	80087bc <xTaskCreate>
 800633e:	4603      	mov	r3, r0
 8006340:	2b01      	cmp	r3, #1
 8006342:	d001      	beq.n	8006348 <osThreadNew+0x11a>
            hTask = NULL;
 8006344:	2300      	movs	r3, #0
 8006346:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006348:	693b      	ldr	r3, [r7, #16]
}
 800634a:	4618      	mov	r0, r3
 800634c:	3728      	adds	r7, #40	@ 0x28
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}

08006352 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8006352:	b580      	push	{r7, lr}
 8006354:	b084      	sub	sp, #16
 8006356:	af00      	add	r7, sp, #0
 8006358:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f004 f900 	bl	800a560 <pvTimerGetTimerID>
 8006360:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d005      	beq.n	8006374 <TimerCallback+0x22>
    callb->func (callb->arg);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	6852      	ldr	r2, [r2, #4]
 8006370:	4610      	mov	r0, r2
 8006372:	4798      	blx	r3
  }
}
 8006374:	bf00      	nop
 8006376:	3710      	adds	r7, #16
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}

0800637c <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800637c:	b580      	push	{r7, lr}
 800637e:	b08c      	sub	sp, #48	@ 0x30
 8006380:	af02      	add	r7, sp, #8
 8006382:	60f8      	str	r0, [r7, #12]
 8006384:	607a      	str	r2, [r7, #4]
 8006386:	603b      	str	r3, [r7, #0]
 8006388:	460b      	mov	r3, r1
 800638a:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800638c:	2300      	movs	r3, #0
 800638e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006390:	f3ef 8305 	mrs	r3, IPSR
 8006394:	613b      	str	r3, [r7, #16]
  return(result);
 8006396:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8006398:	2b00      	cmp	r3, #0
 800639a:	d163      	bne.n	8006464 <osTimerNew+0xe8>
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d060      	beq.n	8006464 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 80063a2:	2008      	movs	r0, #8
 80063a4:	f004 fb72 	bl	800aa8c <pvPortMalloc>
 80063a8:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d059      	beq.n	8006464 <osTimerNew+0xe8>
      callb->func = func;
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 80063bc:	7afb      	ldrb	r3, [r7, #11]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d102      	bne.n	80063c8 <osTimerNew+0x4c>
        reload = pdFALSE;
 80063c2:	2300      	movs	r3, #0
 80063c4:	61fb      	str	r3, [r7, #28]
 80063c6:	e001      	b.n	80063cc <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 80063c8:	2301      	movs	r3, #1
 80063ca:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 80063cc:	f04f 33ff 	mov.w	r3, #4294967295
 80063d0:	61bb      	str	r3, [r7, #24]
      name = NULL;
 80063d2:	2300      	movs	r3, #0
 80063d4:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d01c      	beq.n	8006416 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d002      	beq.n	80063ea <osTimerNew+0x6e>
          name = attr->name;
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	689b      	ldr	r3, [r3, #8]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d006      	beq.n	8006400 <osTimerNew+0x84>
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	68db      	ldr	r3, [r3, #12]
 80063f6:	2b2b      	cmp	r3, #43	@ 0x2b
 80063f8:	d902      	bls.n	8006400 <osTimerNew+0x84>
          mem = 1;
 80063fa:	2301      	movs	r3, #1
 80063fc:	61bb      	str	r3, [r7, #24]
 80063fe:	e00c      	b.n	800641a <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d108      	bne.n	800641a <osTimerNew+0x9e>
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	68db      	ldr	r3, [r3, #12]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d104      	bne.n	800641a <osTimerNew+0x9e>
            mem = 0;
 8006410:	2300      	movs	r3, #0
 8006412:	61bb      	str	r3, [r7, #24]
 8006414:	e001      	b.n	800641a <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8006416:	2300      	movs	r3, #0
 8006418:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800641a:	69bb      	ldr	r3, [r7, #24]
 800641c:	2b01      	cmp	r3, #1
 800641e:	d10c      	bne.n	800643a <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	9301      	str	r3, [sp, #4]
 8006426:	4b12      	ldr	r3, [pc, #72]	@ (8006470 <osTimerNew+0xf4>)
 8006428:	9300      	str	r3, [sp, #0]
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	69fa      	ldr	r2, [r7, #28]
 800642e:	2101      	movs	r1, #1
 8006430:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006432:	f003 fd08 	bl	8009e46 <xTimerCreateStatic>
 8006436:	6238      	str	r0, [r7, #32]
 8006438:	e00b      	b.n	8006452 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800643a:	69bb      	ldr	r3, [r7, #24]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d108      	bne.n	8006452 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8006440:	4b0b      	ldr	r3, [pc, #44]	@ (8006470 <osTimerNew+0xf4>)
 8006442:	9300      	str	r3, [sp, #0]
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	69fa      	ldr	r2, [r7, #28]
 8006448:	2101      	movs	r1, #1
 800644a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800644c:	f003 fcda 	bl	8009e04 <xTimerCreate>
 8006450:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8006452:	6a3b      	ldr	r3, [r7, #32]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d105      	bne.n	8006464 <osTimerNew+0xe8>
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d002      	beq.n	8006464 <osTimerNew+0xe8>
        vPortFree (callb);
 800645e:	6978      	ldr	r0, [r7, #20]
 8006460:	f004 fbe2 	bl	800ac28 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8006464:	6a3b      	ldr	r3, [r7, #32]
}
 8006466:	4618      	mov	r0, r3
 8006468:	3728      	adds	r7, #40	@ 0x28
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}
 800646e:	bf00      	nop
 8006470:	08006353 	.word	0x08006353

08006474 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8006474:	b580      	push	{r7, lr}
 8006476:	b086      	sub	sp, #24
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800647c:	2300      	movs	r3, #0
 800647e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006480:	f3ef 8305 	mrs	r3, IPSR
 8006484:	60fb      	str	r3, [r7, #12]
  return(result);
 8006486:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8006488:	2b00      	cmp	r3, #0
 800648a:	d12d      	bne.n	80064e8 <osEventFlagsNew+0x74>
    mem = -1;
 800648c:	f04f 33ff 	mov.w	r3, #4294967295
 8006490:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d015      	beq.n	80064c4 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d006      	beq.n	80064ae <osEventFlagsNew+0x3a>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	2b1f      	cmp	r3, #31
 80064a6:	d902      	bls.n	80064ae <osEventFlagsNew+0x3a>
        mem = 1;
 80064a8:	2301      	movs	r3, #1
 80064aa:	613b      	str	r3, [r7, #16]
 80064ac:	e00c      	b.n	80064c8 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d108      	bne.n	80064c8 <osEventFlagsNew+0x54>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	68db      	ldr	r3, [r3, #12]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d104      	bne.n	80064c8 <osEventFlagsNew+0x54>
          mem = 0;
 80064be:	2300      	movs	r3, #0
 80064c0:	613b      	str	r3, [r7, #16]
 80064c2:	e001      	b.n	80064c8 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 80064c4:	2300      	movs	r3, #0
 80064c6:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d106      	bne.n	80064dc <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	4618      	mov	r0, r3
 80064d4:	f000 fa3a 	bl	800694c <xEventGroupCreateStatic>
 80064d8:	6178      	str	r0, [r7, #20]
 80064da:	e005      	b.n	80064e8 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d102      	bne.n	80064e8 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 80064e2:	f000 fa6c 	bl	80069be <xEventGroupCreate>
 80064e6:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 80064e8:	697b      	ldr	r3, [r7, #20]
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3718      	adds	r7, #24
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
	...

080064f4 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b086      	sub	sp, #24
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
 80064fc:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d003      	beq.n	8006510 <osEventFlagsSet+0x1c>
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800650e:	d303      	bcc.n	8006518 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8006510:	f06f 0303 	mvn.w	r3, #3
 8006514:	617b      	str	r3, [r7, #20]
 8006516:	e028      	b.n	800656a <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006518:	f3ef 8305 	mrs	r3, IPSR
 800651c:	60fb      	str	r3, [r7, #12]
  return(result);
 800651e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006520:	2b00      	cmp	r3, #0
 8006522:	d01d      	beq.n	8006560 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8006524:	2300      	movs	r3, #0
 8006526:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8006528:	f107 0308 	add.w	r3, r7, #8
 800652c:	461a      	mov	r2, r3
 800652e:	6839      	ldr	r1, [r7, #0]
 8006530:	6938      	ldr	r0, [r7, #16]
 8006532:	f000 fc6b 	bl	8006e0c <xEventGroupSetBitsFromISR>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d103      	bne.n	8006544 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 800653c:	f06f 0302 	mvn.w	r3, #2
 8006540:	617b      	str	r3, [r7, #20]
 8006542:	e012      	b.n	800656a <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d00d      	beq.n	800656a <osEventFlagsSet+0x76>
 800654e:	4b09      	ldr	r3, [pc, #36]	@ (8006574 <osEventFlagsSet+0x80>)
 8006550:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006554:	601a      	str	r2, [r3, #0]
 8006556:	f3bf 8f4f 	dsb	sy
 800655a:	f3bf 8f6f 	isb	sy
 800655e:	e004      	b.n	800656a <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8006560:	6839      	ldr	r1, [r7, #0]
 8006562:	6938      	ldr	r0, [r7, #16]
 8006564:	f000 fb8a 	bl	8006c7c <xEventGroupSetBits>
 8006568:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800656a:	697b      	ldr	r3, [r7, #20]
}
 800656c:	4618      	mov	r0, r3
 800656e:	3718      	adds	r7, #24
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}
 8006574:	e000ed04 	.word	0xe000ed04

08006578 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8006578:	b580      	push	{r7, lr}
 800657a:	b086      	sub	sp, #24
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d003      	beq.n	8006594 <osEventFlagsClear+0x1c>
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006592:	d303      	bcc.n	800659c <osEventFlagsClear+0x24>
    rflags = (uint32_t)osErrorParameter;
 8006594:	f06f 0303 	mvn.w	r3, #3
 8006598:	617b      	str	r3, [r7, #20]
 800659a:	e019      	b.n	80065d0 <osEventFlagsClear+0x58>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800659c:	f3ef 8305 	mrs	r3, IPSR
 80065a0:	60fb      	str	r3, [r7, #12]
  return(result);
 80065a2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d00e      	beq.n	80065c6 <osEventFlagsClear+0x4e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 80065a8:	6938      	ldr	r0, [r7, #16]
 80065aa:	f000 fb43 	bl	8006c34 <xEventGroupGetBitsFromISR>
 80065ae:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 80065b0:	6839      	ldr	r1, [r7, #0]
 80065b2:	6938      	ldr	r0, [r7, #16]
 80065b4:	f000 fb2a 	bl	8006c0c <xEventGroupClearBitsFromISR>
 80065b8:	4603      	mov	r3, r0
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d108      	bne.n	80065d0 <osEventFlagsClear+0x58>
      rflags = (uint32_t)osErrorResource;
 80065be:	f06f 0302 	mvn.w	r3, #2
 80065c2:	617b      	str	r3, [r7, #20]
 80065c4:	e004      	b.n	80065d0 <osEventFlagsClear+0x58>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 80065c6:	6839      	ldr	r1, [r7, #0]
 80065c8:	6938      	ldr	r0, [r7, #16]
 80065ca:	f000 fae5 	bl	8006b98 <xEventGroupClearBits>
 80065ce:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 80065d0:	697b      	ldr	r3, [r7, #20]
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3718      	adds	r7, #24
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}

080065da <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 80065da:	b580      	push	{r7, lr}
 80065dc:	b08c      	sub	sp, #48	@ 0x30
 80065de:	af02      	add	r7, sp, #8
 80065e0:	60f8      	str	r0, [r7, #12]
 80065e2:	60b9      	str	r1, [r7, #8]
 80065e4:	607a      	str	r2, [r7, #4]
 80065e6:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80065ec:	69bb      	ldr	r3, [r7, #24]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d003      	beq.n	80065fa <osEventFlagsWait+0x20>
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80065f8:	d303      	bcc.n	8006602 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 80065fa:	f06f 0303 	mvn.w	r3, #3
 80065fe:	61fb      	str	r3, [r7, #28]
 8006600:	e04b      	b.n	800669a <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006602:	f3ef 8305 	mrs	r3, IPSR
 8006606:	617b      	str	r3, [r7, #20]
  return(result);
 8006608:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800660a:	2b00      	cmp	r3, #0
 800660c:	d003      	beq.n	8006616 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 800660e:	f06f 0305 	mvn.w	r3, #5
 8006612:	61fb      	str	r3, [r7, #28]
 8006614:	e041      	b.n	800669a <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f003 0301 	and.w	r3, r3, #1
 800661c:	2b00      	cmp	r3, #0
 800661e:	d002      	beq.n	8006626 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 8006620:	2301      	movs	r3, #1
 8006622:	627b      	str	r3, [r7, #36]	@ 0x24
 8006624:	e001      	b.n	800662a <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 8006626:	2300      	movs	r3, #0
 8006628:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f003 0302 	and.w	r3, r3, #2
 8006630:	2b00      	cmp	r3, #0
 8006632:	d002      	beq.n	800663a <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 8006634:	2300      	movs	r3, #0
 8006636:	623b      	str	r3, [r7, #32]
 8006638:	e001      	b.n	800663e <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 800663a:	2301      	movs	r3, #1
 800663c:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	9300      	str	r3, [sp, #0]
 8006642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006644:	6a3a      	ldr	r2, [r7, #32]
 8006646:	68b9      	ldr	r1, [r7, #8]
 8006648:	69b8      	ldr	r0, [r7, #24]
 800664a:	f000 f9d3 	bl	80069f4 <xEventGroupWaitBits>
 800664e:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f003 0301 	and.w	r3, r3, #1
 8006656:	2b00      	cmp	r3, #0
 8006658:	d010      	beq.n	800667c <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 800665a:	68ba      	ldr	r2, [r7, #8]
 800665c:	69fb      	ldr	r3, [r7, #28]
 800665e:	4013      	ands	r3, r2
 8006660:	68ba      	ldr	r2, [r7, #8]
 8006662:	429a      	cmp	r2, r3
 8006664:	d019      	beq.n	800669a <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d003      	beq.n	8006674 <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 800666c:	f06f 0301 	mvn.w	r3, #1
 8006670:	61fb      	str	r3, [r7, #28]
 8006672:	e012      	b.n	800669a <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8006674:	f06f 0302 	mvn.w	r3, #2
 8006678:	61fb      	str	r3, [r7, #28]
 800667a:	e00e      	b.n	800669a <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 800667c:	68ba      	ldr	r2, [r7, #8]
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	4013      	ands	r3, r2
 8006682:	2b00      	cmp	r3, #0
 8006684:	d109      	bne.n	800669a <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d003      	beq.n	8006694 <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 800668c:	f06f 0301 	mvn.w	r3, #1
 8006690:	61fb      	str	r3, [r7, #28]
 8006692:	e002      	b.n	800669a <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8006694:	f06f 0302 	mvn.w	r3, #2
 8006698:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 800669a:	69fb      	ldr	r3, [r7, #28]
}
 800669c:	4618      	mov	r0, r3
 800669e:	3728      	adds	r7, #40	@ 0x28
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}

080066a4 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b08a      	sub	sp, #40	@ 0x28
 80066a8:	af02      	add	r7, sp, #8
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	60b9      	str	r1, [r7, #8]
 80066ae:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80066b0:	2300      	movs	r3, #0
 80066b2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80066b4:	f3ef 8305 	mrs	r3, IPSR
 80066b8:	613b      	str	r3, [r7, #16]
  return(result);
 80066ba:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d175      	bne.n	80067ac <osSemaphoreNew+0x108>
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d072      	beq.n	80067ac <osSemaphoreNew+0x108>
 80066c6:	68ba      	ldr	r2, [r7, #8]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	429a      	cmp	r2, r3
 80066cc:	d86e      	bhi.n	80067ac <osSemaphoreNew+0x108>
    mem = -1;
 80066ce:	f04f 33ff 	mov.w	r3, #4294967295
 80066d2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d015      	beq.n	8006706 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d006      	beq.n	80066f0 <osSemaphoreNew+0x4c>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	68db      	ldr	r3, [r3, #12]
 80066e6:	2b4f      	cmp	r3, #79	@ 0x4f
 80066e8:	d902      	bls.n	80066f0 <osSemaphoreNew+0x4c>
        mem = 1;
 80066ea:	2301      	movs	r3, #1
 80066ec:	61bb      	str	r3, [r7, #24]
 80066ee:	e00c      	b.n	800670a <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d108      	bne.n	800670a <osSemaphoreNew+0x66>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d104      	bne.n	800670a <osSemaphoreNew+0x66>
          mem = 0;
 8006700:	2300      	movs	r3, #0
 8006702:	61bb      	str	r3, [r7, #24]
 8006704:	e001      	b.n	800670a <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8006706:	2300      	movs	r3, #0
 8006708:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800670a:	69bb      	ldr	r3, [r7, #24]
 800670c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006710:	d04c      	beq.n	80067ac <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2b01      	cmp	r3, #1
 8006716:	d128      	bne.n	800676a <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8006718:	69bb      	ldr	r3, [r7, #24]
 800671a:	2b01      	cmp	r3, #1
 800671c:	d10a      	bne.n	8006734 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	2203      	movs	r2, #3
 8006724:	9200      	str	r2, [sp, #0]
 8006726:	2200      	movs	r2, #0
 8006728:	2100      	movs	r1, #0
 800672a:	2001      	movs	r0, #1
 800672c:	f000 fca0 	bl	8007070 <xQueueGenericCreateStatic>
 8006730:	61f8      	str	r0, [r7, #28]
 8006732:	e005      	b.n	8006740 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8006734:	2203      	movs	r2, #3
 8006736:	2100      	movs	r1, #0
 8006738:	2001      	movs	r0, #1
 800673a:	f000 fd16 	bl	800716a <xQueueGenericCreate>
 800673e:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006740:	69fb      	ldr	r3, [r7, #28]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d022      	beq.n	800678c <osSemaphoreNew+0xe8>
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d01f      	beq.n	800678c <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800674c:	2300      	movs	r3, #0
 800674e:	2200      	movs	r2, #0
 8006750:	2100      	movs	r1, #0
 8006752:	69f8      	ldr	r0, [r7, #28]
 8006754:	f000 fe08 	bl	8007368 <xQueueGenericSend>
 8006758:	4603      	mov	r3, r0
 800675a:	2b01      	cmp	r3, #1
 800675c:	d016      	beq.n	800678c <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800675e:	69f8      	ldr	r0, [r7, #28]
 8006760:	f001 faa6 	bl	8007cb0 <vQueueDelete>
            hSemaphore = NULL;
 8006764:	2300      	movs	r3, #0
 8006766:	61fb      	str	r3, [r7, #28]
 8006768:	e010      	b.n	800678c <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800676a:	69bb      	ldr	r3, [r7, #24]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d108      	bne.n	8006782 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	461a      	mov	r2, r3
 8006776:	68b9      	ldr	r1, [r7, #8]
 8006778:	68f8      	ldr	r0, [r7, #12]
 800677a:	f000 fd86 	bl	800728a <xQueueCreateCountingSemaphoreStatic>
 800677e:	61f8      	str	r0, [r7, #28]
 8006780:	e004      	b.n	800678c <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006782:	68b9      	ldr	r1, [r7, #8]
 8006784:	68f8      	ldr	r0, [r7, #12]
 8006786:	f000 fdb9 	bl	80072fc <xQueueCreateCountingSemaphore>
 800678a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d00c      	beq.n	80067ac <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d003      	beq.n	80067a0 <osSemaphoreNew+0xfc>
          name = attr->name;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	617b      	str	r3, [r7, #20]
 800679e:	e001      	b.n	80067a4 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80067a0:	2300      	movs	r3, #0
 80067a2:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80067a4:	6979      	ldr	r1, [r7, #20]
 80067a6:	69f8      	ldr	r0, [r7, #28]
 80067a8:	f001 fbce 	bl	8007f48 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80067ac:	69fb      	ldr	r3, [r7, #28]
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3720      	adds	r7, #32
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}
	...

080067b8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b086      	sub	sp, #24
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80067c6:	2300      	movs	r3, #0
 80067c8:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d103      	bne.n	80067d8 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80067d0:	f06f 0303 	mvn.w	r3, #3
 80067d4:	617b      	str	r3, [r7, #20]
 80067d6:	e039      	b.n	800684c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80067d8:	f3ef 8305 	mrs	r3, IPSR
 80067dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80067de:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d022      	beq.n	800682a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d003      	beq.n	80067f2 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80067ea:	f06f 0303 	mvn.w	r3, #3
 80067ee:	617b      	str	r3, [r7, #20]
 80067f0:	e02c      	b.n	800684c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80067f2:	2300      	movs	r3, #0
 80067f4:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80067f6:	f107 0308 	add.w	r3, r7, #8
 80067fa:	461a      	mov	r2, r3
 80067fc:	2100      	movs	r1, #0
 80067fe:	6938      	ldr	r0, [r7, #16]
 8006800:	f001 f9d4 	bl	8007bac <xQueueReceiveFromISR>
 8006804:	4603      	mov	r3, r0
 8006806:	2b01      	cmp	r3, #1
 8006808:	d003      	beq.n	8006812 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800680a:	f06f 0302 	mvn.w	r3, #2
 800680e:	617b      	str	r3, [r7, #20]
 8006810:	e01c      	b.n	800684c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d019      	beq.n	800684c <osSemaphoreAcquire+0x94>
 8006818:	4b0f      	ldr	r3, [pc, #60]	@ (8006858 <osSemaphoreAcquire+0xa0>)
 800681a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800681e:	601a      	str	r2, [r3, #0]
 8006820:	f3bf 8f4f 	dsb	sy
 8006824:	f3bf 8f6f 	isb	sy
 8006828:	e010      	b.n	800684c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800682a:	6839      	ldr	r1, [r7, #0]
 800682c:	6938      	ldr	r0, [r7, #16]
 800682e:	f001 f8ad 	bl	800798c <xQueueSemaphoreTake>
 8006832:	4603      	mov	r3, r0
 8006834:	2b01      	cmp	r3, #1
 8006836:	d009      	beq.n	800684c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d003      	beq.n	8006846 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800683e:	f06f 0301 	mvn.w	r3, #1
 8006842:	617b      	str	r3, [r7, #20]
 8006844:	e002      	b.n	800684c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8006846:	f06f 0302 	mvn.w	r3, #2
 800684a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800684c:	697b      	ldr	r3, [r7, #20]
}
 800684e:	4618      	mov	r0, r3
 8006850:	3718      	adds	r7, #24
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}
 8006856:	bf00      	nop
 8006858:	e000ed04 	.word	0xe000ed04

0800685c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800685c:	b580      	push	{r7, lr}
 800685e:	b086      	sub	sp, #24
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006868:	2300      	movs	r3, #0
 800686a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d103      	bne.n	800687a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8006872:	f06f 0303 	mvn.w	r3, #3
 8006876:	617b      	str	r3, [r7, #20]
 8006878:	e02c      	b.n	80068d4 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800687a:	f3ef 8305 	mrs	r3, IPSR
 800687e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006880:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006882:	2b00      	cmp	r3, #0
 8006884:	d01a      	beq.n	80068bc <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8006886:	2300      	movs	r3, #0
 8006888:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800688a:	f107 0308 	add.w	r3, r7, #8
 800688e:	4619      	mov	r1, r3
 8006890:	6938      	ldr	r0, [r7, #16]
 8006892:	f000 ff09 	bl	80076a8 <xQueueGiveFromISR>
 8006896:	4603      	mov	r3, r0
 8006898:	2b01      	cmp	r3, #1
 800689a:	d003      	beq.n	80068a4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800689c:	f06f 0302 	mvn.w	r3, #2
 80068a0:	617b      	str	r3, [r7, #20]
 80068a2:	e017      	b.n	80068d4 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d014      	beq.n	80068d4 <osSemaphoreRelease+0x78>
 80068aa:	4b0d      	ldr	r3, [pc, #52]	@ (80068e0 <osSemaphoreRelease+0x84>)
 80068ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068b0:	601a      	str	r2, [r3, #0]
 80068b2:	f3bf 8f4f 	dsb	sy
 80068b6:	f3bf 8f6f 	isb	sy
 80068ba:	e00b      	b.n	80068d4 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80068bc:	2300      	movs	r3, #0
 80068be:	2200      	movs	r2, #0
 80068c0:	2100      	movs	r1, #0
 80068c2:	6938      	ldr	r0, [r7, #16]
 80068c4:	f000 fd50 	bl	8007368 <xQueueGenericSend>
 80068c8:	4603      	mov	r3, r0
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d002      	beq.n	80068d4 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80068ce:	f06f 0302 	mvn.w	r3, #2
 80068d2:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80068d4:	697b      	ldr	r3, [r7, #20]
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3718      	adds	r7, #24
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}
 80068de:	bf00      	nop
 80068e0:	e000ed04 	.word	0xe000ed04

080068e4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80068e4:	b480      	push	{r7}
 80068e6:	b085      	sub	sp, #20
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	60f8      	str	r0, [r7, #12]
 80068ec:	60b9      	str	r1, [r7, #8]
 80068ee:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	4a07      	ldr	r2, [pc, #28]	@ (8006910 <vApplicationGetIdleTaskMemory+0x2c>)
 80068f4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	4a06      	ldr	r2, [pc, #24]	@ (8006914 <vApplicationGetIdleTaskMemory+0x30>)
 80068fa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2280      	movs	r2, #128	@ 0x80
 8006900:	601a      	str	r2, [r3, #0]
}
 8006902:	bf00      	nop
 8006904:	3714      	adds	r7, #20
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr
 800690e:	bf00      	nop
 8006910:	200027e8 	.word	0x200027e8
 8006914:	20002844 	.word	0x20002844

08006918 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006918:	b480      	push	{r7}
 800691a:	b085      	sub	sp, #20
 800691c:	af00      	add	r7, sp, #0
 800691e:	60f8      	str	r0, [r7, #12]
 8006920:	60b9      	str	r1, [r7, #8]
 8006922:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	4a07      	ldr	r2, [pc, #28]	@ (8006944 <vApplicationGetTimerTaskMemory+0x2c>)
 8006928:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	4a06      	ldr	r2, [pc, #24]	@ (8006948 <vApplicationGetTimerTaskMemory+0x30>)
 800692e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006936:	601a      	str	r2, [r3, #0]
}
 8006938:	bf00      	nop
 800693a:	3714      	adds	r7, #20
 800693c:	46bd      	mov	sp, r7
 800693e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006942:	4770      	bx	lr
 8006944:	20002a44 	.word	0x20002a44
 8006948:	20002aa0 	.word	0x20002aa0

0800694c <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 800694c:	b580      	push	{r7, lr}
 800694e:	b086      	sub	sp, #24
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d10b      	bne.n	8006972 <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800695a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800695e:	f383 8811 	msr	BASEPRI, r3
 8006962:	f3bf 8f6f 	isb	sy
 8006966:	f3bf 8f4f 	dsb	sy
 800696a:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800696c:	bf00      	nop
 800696e:	bf00      	nop
 8006970:	e7fd      	b.n	800696e <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8006972:	2320      	movs	r3, #32
 8006974:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	2b20      	cmp	r3, #32
 800697a:	d00b      	beq.n	8006994 <xEventGroupCreateStatic+0x48>
	__asm volatile
 800697c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006980:	f383 8811 	msr	BASEPRI, r3
 8006984:	f3bf 8f6f 	isb	sy
 8006988:	f3bf 8f4f 	dsb	sy
 800698c:	60fb      	str	r3, [r7, #12]
}
 800698e:	bf00      	nop
 8006990:	bf00      	nop
 8006992:	e7fd      	b.n	8006990 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d00a      	beq.n	80069b4 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	2200      	movs	r2, #0
 80069a2:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	3304      	adds	r3, #4
 80069a8:	4618      	mov	r0, r3
 80069aa:	f000 fa43 	bl	8006e34 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	2201      	movs	r2, #1
 80069b2:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 80069b4:	697b      	ldr	r3, [r7, #20]
	}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3718      	adds	r7, #24
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}

080069be <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80069be:	b580      	push	{r7, lr}
 80069c0:	b082      	sub	sp, #8
 80069c2:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80069c4:	2020      	movs	r0, #32
 80069c6:	f004 f861 	bl	800aa8c <pvPortMalloc>
 80069ca:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d00a      	beq.n	80069e8 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2200      	movs	r2, #0
 80069d6:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	3304      	adds	r3, #4
 80069dc:	4618      	mov	r0, r3
 80069de:	f000 fa29 	bl	8006e34 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2200      	movs	r2, #0
 80069e6:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80069e8:	687b      	ldr	r3, [r7, #4]
	}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3708      	adds	r7, #8
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}
	...

080069f4 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b090      	sub	sp, #64	@ 0x40
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	60f8      	str	r0, [r7, #12]
 80069fc:	60b9      	str	r1, [r7, #8]
 80069fe:	607a      	str	r2, [r7, #4]
 8006a00:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8006a06:	2300      	movs	r3, #0
 8006a08:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d10b      	bne.n	8006a2c <xEventGroupWaitBits+0x38>
	__asm volatile
 8006a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a18:	f383 8811 	msr	BASEPRI, r3
 8006a1c:	f3bf 8f6f 	isb	sy
 8006a20:	f3bf 8f4f 	dsb	sy
 8006a24:	623b      	str	r3, [r7, #32]
}
 8006a26:	bf00      	nop
 8006a28:	bf00      	nop
 8006a2a:	e7fd      	b.n	8006a28 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a32:	d30b      	bcc.n	8006a4c <xEventGroupWaitBits+0x58>
	__asm volatile
 8006a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a38:	f383 8811 	msr	BASEPRI, r3
 8006a3c:	f3bf 8f6f 	isb	sy
 8006a40:	f3bf 8f4f 	dsb	sy
 8006a44:	61fb      	str	r3, [r7, #28]
}
 8006a46:	bf00      	nop
 8006a48:	bf00      	nop
 8006a4a:	e7fd      	b.n	8006a48 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d10b      	bne.n	8006a6a <xEventGroupWaitBits+0x76>
	__asm volatile
 8006a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a56:	f383 8811 	msr	BASEPRI, r3
 8006a5a:	f3bf 8f6f 	isb	sy
 8006a5e:	f3bf 8f4f 	dsb	sy
 8006a62:	61bb      	str	r3, [r7, #24]
}
 8006a64:	bf00      	nop
 8006a66:	bf00      	nop
 8006a68:	e7fd      	b.n	8006a66 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006a6a:	f002 fd6d 	bl	8009548 <xTaskGetSchedulerState>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d102      	bne.n	8006a7a <xEventGroupWaitBits+0x86>
 8006a74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d101      	bne.n	8006a7e <xEventGroupWaitBits+0x8a>
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e000      	b.n	8006a80 <xEventGroupWaitBits+0x8c>
 8006a7e:	2300      	movs	r3, #0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d10b      	bne.n	8006a9c <xEventGroupWaitBits+0xa8>
	__asm volatile
 8006a84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a88:	f383 8811 	msr	BASEPRI, r3
 8006a8c:	f3bf 8f6f 	isb	sy
 8006a90:	f3bf 8f4f 	dsb	sy
 8006a94:	617b      	str	r3, [r7, #20]
}
 8006a96:	bf00      	nop
 8006a98:	bf00      	nop
 8006a9a:	e7fd      	b.n	8006a98 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8006a9c:	f002 f8bc 	bl	8008c18 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8006aa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8006aa6:	683a      	ldr	r2, [r7, #0]
 8006aa8:	68b9      	ldr	r1, [r7, #8]
 8006aaa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006aac:	f000 f98c 	bl	8006dc8 <prvTestWaitCondition>
 8006ab0:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8006ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d00e      	beq.n	8006ad6 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8006ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8006abc:	2300      	movs	r3, #0
 8006abe:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d028      	beq.n	8006b18 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8006ac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ac8:	681a      	ldr	r2, [r3, #0]
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	43db      	mvns	r3, r3
 8006ace:	401a      	ands	r2, r3
 8006ad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ad2:	601a      	str	r2, [r3, #0]
 8006ad4:	e020      	b.n	8006b18 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8006ad6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d104      	bne.n	8006ae6 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8006adc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ae4:	e018      	b.n	8006b18 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d003      	beq.n	8006af4 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8006aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006af2:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d003      	beq.n	8006b02 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8006afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006afc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006b00:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8006b02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b04:	1d18      	adds	r0, r3, #4
 8006b06:	68ba      	ldr	r2, [r7, #8]
 8006b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b0e:	4619      	mov	r1, r3
 8006b10:	f002 fa7c 	bl	800900c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8006b14:	2300      	movs	r3, #0
 8006b16:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8006b18:	f002 f88c 	bl	8008c34 <xTaskResumeAll>
 8006b1c:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8006b1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d031      	beq.n	8006b88 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8006b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d107      	bne.n	8006b3a <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8006b2a:	4b1a      	ldr	r3, [pc, #104]	@ (8006b94 <xEventGroupWaitBits+0x1a0>)
 8006b2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b30:	601a      	str	r2, [r3, #0]
 8006b32:	f3bf 8f4f 	dsb	sy
 8006b36:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8006b3a:	f002 fe7f 	bl	800983c <uxTaskResetEventItemValue>
 8006b3e:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8006b40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d11a      	bne.n	8006b80 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8006b4a:	f003 fe7d 	bl	800a848 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8006b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8006b54:	683a      	ldr	r2, [r7, #0]
 8006b56:	68b9      	ldr	r1, [r7, #8]
 8006b58:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006b5a:	f000 f935 	bl	8006dc8 <prvTestWaitCondition>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d009      	beq.n	8006b78 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d006      	beq.n	8006b78 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8006b6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	43db      	mvns	r3, r3
 8006b72:	401a      	ands	r2, r3
 8006b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b76:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8006b7c:	f003 fe96 	bl	800a8ac <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8006b80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b82:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8006b88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3740      	adds	r7, #64	@ 0x40
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
 8006b92:	bf00      	nop
 8006b94:	e000ed04 	.word	0xe000ed04

08006b98 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b086      	sub	sp, #24
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d10b      	bne.n	8006bc4 <xEventGroupClearBits+0x2c>
	__asm volatile
 8006bac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bb0:	f383 8811 	msr	BASEPRI, r3
 8006bb4:	f3bf 8f6f 	isb	sy
 8006bb8:	f3bf 8f4f 	dsb	sy
 8006bbc:	60fb      	str	r3, [r7, #12]
}
 8006bbe:	bf00      	nop
 8006bc0:	bf00      	nop
 8006bc2:	e7fd      	b.n	8006bc0 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006bca:	d30b      	bcc.n	8006be4 <xEventGroupClearBits+0x4c>
	__asm volatile
 8006bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd0:	f383 8811 	msr	BASEPRI, r3
 8006bd4:	f3bf 8f6f 	isb	sy
 8006bd8:	f3bf 8f4f 	dsb	sy
 8006bdc:	60bb      	str	r3, [r7, #8]
}
 8006bde:	bf00      	nop
 8006be0:	bf00      	nop
 8006be2:	e7fd      	b.n	8006be0 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8006be4:	f003 fe30 	bl	800a848 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	681a      	ldr	r2, [r3, #0]
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	43db      	mvns	r3, r3
 8006bf6:	401a      	ands	r2, r3
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8006bfc:	f003 fe56 	bl	800a8ac <vPortExitCritical>

	return uxReturn;
 8006c00:	693b      	ldr	r3, [r7, #16]
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3718      	adds	r7, #24
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}
	...

08006c0c <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b084      	sub	sp, #16
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8006c16:	2300      	movs	r3, #0
 8006c18:	683a      	ldr	r2, [r7, #0]
 8006c1a:	6879      	ldr	r1, [r7, #4]
 8006c1c:	4804      	ldr	r0, [pc, #16]	@ (8006c30 <xEventGroupClearBitsFromISR+0x24>)
 8006c1e:	f003 fcc1 	bl	800a5a4 <xTimerPendFunctionCallFromISR>
 8006c22:	60f8      	str	r0, [r7, #12]

		return xReturn;
 8006c24:	68fb      	ldr	r3, [r7, #12]
	}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3710      	adds	r7, #16
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	08006daf 	.word	0x08006daf

08006c34 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 8006c34:	b480      	push	{r7}
 8006c36:	b089      	sub	sp, #36	@ 0x24
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006c40:	f3ef 8211 	mrs	r2, BASEPRI
 8006c44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c48:	f383 8811 	msr	BASEPRI, r3
 8006c4c:	f3bf 8f6f 	isb	sy
 8006c50:	f3bf 8f4f 	dsb	sy
 8006c54:	60fa      	str	r2, [r7, #12]
 8006c56:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006c58:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006c5a:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 8006c5c:	69fb      	ldr	r3, [r7, #28]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	617b      	str	r3, [r7, #20]
 8006c62:	69bb      	ldr	r3, [r7, #24]
 8006c64:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006c6c:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 8006c6e:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8006c70:	4618      	mov	r0, r3
 8006c72:	3724      	adds	r7, #36	@ 0x24
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr

08006c7c <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b08e      	sub	sp, #56	@ 0x38
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8006c86:	2300      	movs	r3, #0
 8006c88:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d10b      	bne.n	8006cb0 <xEventGroupSetBits+0x34>
	__asm volatile
 8006c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c9c:	f383 8811 	msr	BASEPRI, r3
 8006ca0:	f3bf 8f6f 	isb	sy
 8006ca4:	f3bf 8f4f 	dsb	sy
 8006ca8:	613b      	str	r3, [r7, #16]
}
 8006caa:	bf00      	nop
 8006cac:	bf00      	nop
 8006cae:	e7fd      	b.n	8006cac <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006cb6:	d30b      	bcc.n	8006cd0 <xEventGroupSetBits+0x54>
	__asm volatile
 8006cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cbc:	f383 8811 	msr	BASEPRI, r3
 8006cc0:	f3bf 8f6f 	isb	sy
 8006cc4:	f3bf 8f4f 	dsb	sy
 8006cc8:	60fb      	str	r3, [r7, #12]
}
 8006cca:	bf00      	nop
 8006ccc:	bf00      	nop
 8006cce:	e7fd      	b.n	8006ccc <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8006cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cd2:	3304      	adds	r3, #4
 8006cd4:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd8:	3308      	adds	r3, #8
 8006cda:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8006cdc:	f001 ff9c 	bl	8008c18 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8006ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8006ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	431a      	orrs	r2, r3
 8006cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cf0:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8006cf2:	e03c      	b.n	8006d6e <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8006cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8006cfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8006d00:	2300      	movs	r3, #0
 8006d02:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8006d04:	69bb      	ldr	r3, [r7, #24]
 8006d06:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006d0a:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8006d0c:	69bb      	ldr	r3, [r7, #24]
 8006d0e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006d12:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d108      	bne.n	8006d30 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8006d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d20:	681a      	ldr	r2, [r3, #0]
 8006d22:	69bb      	ldr	r3, [r7, #24]
 8006d24:	4013      	ands	r3, r2
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d00b      	beq.n	8006d42 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d2e:	e008      	b.n	8006d42 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8006d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	69bb      	ldr	r3, [r7, #24]
 8006d36:	4013      	ands	r3, r2
 8006d38:	69ba      	ldr	r2, [r7, #24]
 8006d3a:	429a      	cmp	r2, r3
 8006d3c:	d101      	bne.n	8006d42 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8006d42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d010      	beq.n	8006d6a <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d003      	beq.n	8006d5a <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8006d52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d54:	69bb      	ldr	r3, [r7, #24]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8006d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006d62:	4619      	mov	r1, r3
 8006d64:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006d66:	f002 fa1f 	bl	80091a8 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8006d6a:	69fb      	ldr	r3, [r7, #28]
 8006d6c:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8006d6e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006d70:	6a3b      	ldr	r3, [r7, #32]
 8006d72:	429a      	cmp	r2, r3
 8006d74:	d1be      	bne.n	8006cf4 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8006d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d78:	681a      	ldr	r2, [r3, #0]
 8006d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d7c:	43db      	mvns	r3, r3
 8006d7e:	401a      	ands	r2, r3
 8006d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d82:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8006d84:	f001 ff56 	bl	8008c34 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8006d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d8a:	681b      	ldr	r3, [r3, #0]
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3738      	adds	r7, #56	@ 0x38
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}

08006d94 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b082      	sub	sp, #8
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
 8006d9c:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8006d9e:	6839      	ldr	r1, [r7, #0]
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f7ff ff6b 	bl	8006c7c <xEventGroupSetBits>
}
 8006da6:	bf00      	nop
 8006da8:	3708      	adds	r7, #8
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}

08006dae <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 8006dae:	b580      	push	{r7, lr}
 8006db0:	b082      	sub	sp, #8
 8006db2:	af00      	add	r7, sp, #0
 8006db4:	6078      	str	r0, [r7, #4]
 8006db6:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8006db8:	6839      	ldr	r1, [r7, #0]
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f7ff feec 	bl	8006b98 <xEventGroupClearBits>
}
 8006dc0:	bf00      	nop
 8006dc2:	3708      	adds	r7, #8
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}

08006dc8 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b087      	sub	sp, #28
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	60f8      	str	r0, [r7, #12]
 8006dd0:	60b9      	str	r1, [r7, #8]
 8006dd2:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d107      	bne.n	8006dee <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8006dde:	68fa      	ldr	r2, [r7, #12]
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	4013      	ands	r3, r2
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d00a      	beq.n	8006dfe <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8006de8:	2301      	movs	r3, #1
 8006dea:	617b      	str	r3, [r7, #20]
 8006dec:	e007      	b.n	8006dfe <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8006dee:	68fa      	ldr	r2, [r7, #12]
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	4013      	ands	r3, r2
 8006df4:	68ba      	ldr	r2, [r7, #8]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d101      	bne.n	8006dfe <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8006dfe:	697b      	ldr	r3, [r7, #20]
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	371c      	adds	r7, #28
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b086      	sub	sp, #24
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	68ba      	ldr	r2, [r7, #8]
 8006e1c:	68f9      	ldr	r1, [r7, #12]
 8006e1e:	4804      	ldr	r0, [pc, #16]	@ (8006e30 <xEventGroupSetBitsFromISR+0x24>)
 8006e20:	f003 fbc0 	bl	800a5a4 <xTimerPendFunctionCallFromISR>
 8006e24:	6178      	str	r0, [r7, #20]

		return xReturn;
 8006e26:	697b      	ldr	r3, [r7, #20]
	}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	3718      	adds	r7, #24
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}
 8006e30:	08006d95 	.word	0x08006d95

08006e34 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006e34:	b480      	push	{r7}
 8006e36:	b083      	sub	sp, #12
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	f103 0208 	add.w	r2, r3, #8
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f04f 32ff 	mov.w	r2, #4294967295
 8006e4c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f103 0208 	add.w	r2, r3, #8
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f103 0208 	add.w	r2, r3, #8
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006e68:	bf00      	nop
 8006e6a:	370c      	adds	r7, #12
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr

08006e74 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006e74:	b480      	push	{r7}
 8006e76:	b083      	sub	sp, #12
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006e82:	bf00      	nop
 8006e84:	370c      	adds	r7, #12
 8006e86:	46bd      	mov	sp, r7
 8006e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8c:	4770      	bx	lr

08006e8e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e8e:	b480      	push	{r7}
 8006e90:	b085      	sub	sp, #20
 8006e92:	af00      	add	r7, sp, #0
 8006e94:	6078      	str	r0, [r7, #4]
 8006e96:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	68fa      	ldr	r2, [r7, #12]
 8006ea2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	689a      	ldr	r2, [r3, #8]
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	683a      	ldr	r2, [r7, #0]
 8006eb2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	683a      	ldr	r2, [r7, #0]
 8006eb8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	1c5a      	adds	r2, r3, #1
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	601a      	str	r2, [r3, #0]
}
 8006eca:	bf00      	nop
 8006ecc:	3714      	adds	r7, #20
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr

08006ed6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006ed6:	b480      	push	{r7}
 8006ed8:	b085      	sub	sp, #20
 8006eda:	af00      	add	r7, sp, #0
 8006edc:	6078      	str	r0, [r7, #4]
 8006ede:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eec:	d103      	bne.n	8006ef6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	691b      	ldr	r3, [r3, #16]
 8006ef2:	60fb      	str	r3, [r7, #12]
 8006ef4:	e00c      	b.n	8006f10 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	3308      	adds	r3, #8
 8006efa:	60fb      	str	r3, [r7, #12]
 8006efc:	e002      	b.n	8006f04 <vListInsert+0x2e>
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	60fb      	str	r3, [r7, #12]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	68ba      	ldr	r2, [r7, #8]
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d2f6      	bcs.n	8006efe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	685a      	ldr	r2, [r3, #4]
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	683a      	ldr	r2, [r7, #0]
 8006f1e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	68fa      	ldr	r2, [r7, #12]
 8006f24:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	683a      	ldr	r2, [r7, #0]
 8006f2a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	687a      	ldr	r2, [r7, #4]
 8006f30:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	1c5a      	adds	r2, r3, #1
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	601a      	str	r2, [r3, #0]
}
 8006f3c:	bf00      	nop
 8006f3e:	3714      	adds	r7, #20
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b085      	sub	sp, #20
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	691b      	ldr	r3, [r3, #16]
 8006f54:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	685b      	ldr	r3, [r3, #4]
 8006f5a:	687a      	ldr	r2, [r7, #4]
 8006f5c:	6892      	ldr	r2, [r2, #8]
 8006f5e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	689b      	ldr	r3, [r3, #8]
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	6852      	ldr	r2, [r2, #4]
 8006f68:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	429a      	cmp	r2, r3
 8006f72:	d103      	bne.n	8006f7c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	689a      	ldr	r2, [r3, #8]
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	1e5a      	subs	r2, r3, #1
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3714      	adds	r7, #20
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr

08006f9c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b084      	sub	sp, #16
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d10b      	bne.n	8006fc8 <xQueueGenericReset+0x2c>
	__asm volatile
 8006fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fb4:	f383 8811 	msr	BASEPRI, r3
 8006fb8:	f3bf 8f6f 	isb	sy
 8006fbc:	f3bf 8f4f 	dsb	sy
 8006fc0:	60bb      	str	r3, [r7, #8]
}
 8006fc2:	bf00      	nop
 8006fc4:	bf00      	nop
 8006fc6:	e7fd      	b.n	8006fc4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006fc8:	f003 fc3e 	bl	800a848 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681a      	ldr	r2, [r3, #0]
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fd4:	68f9      	ldr	r1, [r7, #12]
 8006fd6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006fd8:	fb01 f303 	mul.w	r3, r1, r3
 8006fdc:	441a      	add	r2, r3
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681a      	ldr	r2, [r3, #0]
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ff8:	3b01      	subs	r3, #1
 8006ffa:	68f9      	ldr	r1, [r7, #12]
 8006ffc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006ffe:	fb01 f303 	mul.w	r3, r1, r3
 8007002:	441a      	add	r2, r3
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	22ff      	movs	r2, #255	@ 0xff
 800700c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	22ff      	movs	r2, #255	@ 0xff
 8007014:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d114      	bne.n	8007048 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	691b      	ldr	r3, [r3, #16]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d01a      	beq.n	800705c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	3310      	adds	r3, #16
 800702a:	4618      	mov	r0, r3
 800702c:	f002 f858 	bl	80090e0 <xTaskRemoveFromEventList>
 8007030:	4603      	mov	r3, r0
 8007032:	2b00      	cmp	r3, #0
 8007034:	d012      	beq.n	800705c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007036:	4b0d      	ldr	r3, [pc, #52]	@ (800706c <xQueueGenericReset+0xd0>)
 8007038:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800703c:	601a      	str	r2, [r3, #0]
 800703e:	f3bf 8f4f 	dsb	sy
 8007042:	f3bf 8f6f 	isb	sy
 8007046:	e009      	b.n	800705c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	3310      	adds	r3, #16
 800704c:	4618      	mov	r0, r3
 800704e:	f7ff fef1 	bl	8006e34 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	3324      	adds	r3, #36	@ 0x24
 8007056:	4618      	mov	r0, r3
 8007058:	f7ff feec 	bl	8006e34 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800705c:	f003 fc26 	bl	800a8ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007060:	2301      	movs	r3, #1
}
 8007062:	4618      	mov	r0, r3
 8007064:	3710      	adds	r7, #16
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}
 800706a:	bf00      	nop
 800706c:	e000ed04 	.word	0xe000ed04

08007070 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007070:	b580      	push	{r7, lr}
 8007072:	b08e      	sub	sp, #56	@ 0x38
 8007074:	af02      	add	r7, sp, #8
 8007076:	60f8      	str	r0, [r7, #12]
 8007078:	60b9      	str	r1, [r7, #8]
 800707a:	607a      	str	r2, [r7, #4]
 800707c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d10b      	bne.n	800709c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007088:	f383 8811 	msr	BASEPRI, r3
 800708c:	f3bf 8f6f 	isb	sy
 8007090:	f3bf 8f4f 	dsb	sy
 8007094:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007096:	bf00      	nop
 8007098:	bf00      	nop
 800709a:	e7fd      	b.n	8007098 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d10b      	bne.n	80070ba <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80070a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a6:	f383 8811 	msr	BASEPRI, r3
 80070aa:	f3bf 8f6f 	isb	sy
 80070ae:	f3bf 8f4f 	dsb	sy
 80070b2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80070b4:	bf00      	nop
 80070b6:	bf00      	nop
 80070b8:	e7fd      	b.n	80070b6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d002      	beq.n	80070c6 <xQueueGenericCreateStatic+0x56>
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d001      	beq.n	80070ca <xQueueGenericCreateStatic+0x5a>
 80070c6:	2301      	movs	r3, #1
 80070c8:	e000      	b.n	80070cc <xQueueGenericCreateStatic+0x5c>
 80070ca:	2300      	movs	r3, #0
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d10b      	bne.n	80070e8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80070d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070d4:	f383 8811 	msr	BASEPRI, r3
 80070d8:	f3bf 8f6f 	isb	sy
 80070dc:	f3bf 8f4f 	dsb	sy
 80070e0:	623b      	str	r3, [r7, #32]
}
 80070e2:	bf00      	nop
 80070e4:	bf00      	nop
 80070e6:	e7fd      	b.n	80070e4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d102      	bne.n	80070f4 <xQueueGenericCreateStatic+0x84>
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d101      	bne.n	80070f8 <xQueueGenericCreateStatic+0x88>
 80070f4:	2301      	movs	r3, #1
 80070f6:	e000      	b.n	80070fa <xQueueGenericCreateStatic+0x8a>
 80070f8:	2300      	movs	r3, #0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d10b      	bne.n	8007116 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80070fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007102:	f383 8811 	msr	BASEPRI, r3
 8007106:	f3bf 8f6f 	isb	sy
 800710a:	f3bf 8f4f 	dsb	sy
 800710e:	61fb      	str	r3, [r7, #28]
}
 8007110:	bf00      	nop
 8007112:	bf00      	nop
 8007114:	e7fd      	b.n	8007112 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007116:	2350      	movs	r3, #80	@ 0x50
 8007118:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	2b50      	cmp	r3, #80	@ 0x50
 800711e:	d00b      	beq.n	8007138 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007124:	f383 8811 	msr	BASEPRI, r3
 8007128:	f3bf 8f6f 	isb	sy
 800712c:	f3bf 8f4f 	dsb	sy
 8007130:	61bb      	str	r3, [r7, #24]
}
 8007132:	bf00      	nop
 8007134:	bf00      	nop
 8007136:	e7fd      	b.n	8007134 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007138:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800713e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007140:	2b00      	cmp	r3, #0
 8007142:	d00d      	beq.n	8007160 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007146:	2201      	movs	r2, #1
 8007148:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800714c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007152:	9300      	str	r3, [sp, #0]
 8007154:	4613      	mov	r3, r2
 8007156:	687a      	ldr	r2, [r7, #4]
 8007158:	68b9      	ldr	r1, [r7, #8]
 800715a:	68f8      	ldr	r0, [r7, #12]
 800715c:	f000 f840 	bl	80071e0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007162:	4618      	mov	r0, r3
 8007164:	3730      	adds	r7, #48	@ 0x30
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}

0800716a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800716a:	b580      	push	{r7, lr}
 800716c:	b08a      	sub	sp, #40	@ 0x28
 800716e:	af02      	add	r7, sp, #8
 8007170:	60f8      	str	r0, [r7, #12]
 8007172:	60b9      	str	r1, [r7, #8]
 8007174:	4613      	mov	r3, r2
 8007176:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d10b      	bne.n	8007196 <xQueueGenericCreate+0x2c>
	__asm volatile
 800717e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007182:	f383 8811 	msr	BASEPRI, r3
 8007186:	f3bf 8f6f 	isb	sy
 800718a:	f3bf 8f4f 	dsb	sy
 800718e:	613b      	str	r3, [r7, #16]
}
 8007190:	bf00      	nop
 8007192:	bf00      	nop
 8007194:	e7fd      	b.n	8007192 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	68ba      	ldr	r2, [r7, #8]
 800719a:	fb02 f303 	mul.w	r3, r2, r3
 800719e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	3350      	adds	r3, #80	@ 0x50
 80071a4:	4618      	mov	r0, r3
 80071a6:	f003 fc71 	bl	800aa8c <pvPortMalloc>
 80071aa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80071ac:	69bb      	ldr	r3, [r7, #24]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d011      	beq.n	80071d6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80071b2:	69bb      	ldr	r3, [r7, #24]
 80071b4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	3350      	adds	r3, #80	@ 0x50
 80071ba:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80071bc:	69bb      	ldr	r3, [r7, #24]
 80071be:	2200      	movs	r2, #0
 80071c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80071c4:	79fa      	ldrb	r2, [r7, #7]
 80071c6:	69bb      	ldr	r3, [r7, #24]
 80071c8:	9300      	str	r3, [sp, #0]
 80071ca:	4613      	mov	r3, r2
 80071cc:	697a      	ldr	r2, [r7, #20]
 80071ce:	68b9      	ldr	r1, [r7, #8]
 80071d0:	68f8      	ldr	r0, [r7, #12]
 80071d2:	f000 f805 	bl	80071e0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80071d6:	69bb      	ldr	r3, [r7, #24]
	}
 80071d8:	4618      	mov	r0, r3
 80071da:	3720      	adds	r7, #32
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}

080071e0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b084      	sub	sp, #16
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	60f8      	str	r0, [r7, #12]
 80071e8:	60b9      	str	r1, [r7, #8]
 80071ea:	607a      	str	r2, [r7, #4]
 80071ec:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d103      	bne.n	80071fc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80071f4:	69bb      	ldr	r3, [r7, #24]
 80071f6:	69ba      	ldr	r2, [r7, #24]
 80071f8:	601a      	str	r2, [r3, #0]
 80071fa:	e002      	b.n	8007202 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80071fc:	69bb      	ldr	r3, [r7, #24]
 80071fe:	687a      	ldr	r2, [r7, #4]
 8007200:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007202:	69bb      	ldr	r3, [r7, #24]
 8007204:	68fa      	ldr	r2, [r7, #12]
 8007206:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007208:	69bb      	ldr	r3, [r7, #24]
 800720a:	68ba      	ldr	r2, [r7, #8]
 800720c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800720e:	2101      	movs	r1, #1
 8007210:	69b8      	ldr	r0, [r7, #24]
 8007212:	f7ff fec3 	bl	8006f9c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007216:	69bb      	ldr	r3, [r7, #24]
 8007218:	78fa      	ldrb	r2, [r7, #3]
 800721a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800721e:	bf00      	nop
 8007220:	3710      	adds	r7, #16
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}

08007226 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007226:	b580      	push	{r7, lr}
 8007228:	b082      	sub	sp, #8
 800722a:	af00      	add	r7, sp, #0
 800722c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d00e      	beq.n	8007252 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2200      	movs	r2, #0
 800723e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2200      	movs	r2, #0
 8007244:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007246:	2300      	movs	r3, #0
 8007248:	2200      	movs	r2, #0
 800724a:	2100      	movs	r1, #0
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f000 f88b 	bl	8007368 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007252:	bf00      	nop
 8007254:	3708      	adds	r7, #8
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}

0800725a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800725a:	b580      	push	{r7, lr}
 800725c:	b086      	sub	sp, #24
 800725e:	af00      	add	r7, sp, #0
 8007260:	4603      	mov	r3, r0
 8007262:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007264:	2301      	movs	r3, #1
 8007266:	617b      	str	r3, [r7, #20]
 8007268:	2300      	movs	r3, #0
 800726a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800726c:	79fb      	ldrb	r3, [r7, #7]
 800726e:	461a      	mov	r2, r3
 8007270:	6939      	ldr	r1, [r7, #16]
 8007272:	6978      	ldr	r0, [r7, #20]
 8007274:	f7ff ff79 	bl	800716a <xQueueGenericCreate>
 8007278:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800727a:	68f8      	ldr	r0, [r7, #12]
 800727c:	f7ff ffd3 	bl	8007226 <prvInitialiseMutex>

		return xNewQueue;
 8007280:	68fb      	ldr	r3, [r7, #12]
	}
 8007282:	4618      	mov	r0, r3
 8007284:	3718      	adds	r7, #24
 8007286:	46bd      	mov	sp, r7
 8007288:	bd80      	pop	{r7, pc}

0800728a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800728a:	b580      	push	{r7, lr}
 800728c:	b08a      	sub	sp, #40	@ 0x28
 800728e:	af02      	add	r7, sp, #8
 8007290:	60f8      	str	r0, [r7, #12]
 8007292:	60b9      	str	r1, [r7, #8]
 8007294:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d10b      	bne.n	80072b4 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800729c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072a0:	f383 8811 	msr	BASEPRI, r3
 80072a4:	f3bf 8f6f 	isb	sy
 80072a8:	f3bf 8f4f 	dsb	sy
 80072ac:	61bb      	str	r3, [r7, #24]
}
 80072ae:	bf00      	nop
 80072b0:	bf00      	nop
 80072b2:	e7fd      	b.n	80072b0 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80072b4:	68ba      	ldr	r2, [r7, #8]
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d90b      	bls.n	80072d4 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80072bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072c0:	f383 8811 	msr	BASEPRI, r3
 80072c4:	f3bf 8f6f 	isb	sy
 80072c8:	f3bf 8f4f 	dsb	sy
 80072cc:	617b      	str	r3, [r7, #20]
}
 80072ce:	bf00      	nop
 80072d0:	bf00      	nop
 80072d2:	e7fd      	b.n	80072d0 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80072d4:	2302      	movs	r3, #2
 80072d6:	9300      	str	r3, [sp, #0]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2200      	movs	r2, #0
 80072dc:	2100      	movs	r1, #0
 80072de:	68f8      	ldr	r0, [r7, #12]
 80072e0:	f7ff fec6 	bl	8007070 <xQueueGenericCreateStatic>
 80072e4:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80072e6:	69fb      	ldr	r3, [r7, #28]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d002      	beq.n	80072f2 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80072ec:	69fb      	ldr	r3, [r7, #28]
 80072ee:	68ba      	ldr	r2, [r7, #8]
 80072f0:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80072f2:	69fb      	ldr	r3, [r7, #28]
	}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3720      	adds	r7, #32
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bd80      	pop	{r7, pc}

080072fc <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b086      	sub	sp, #24
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
 8007304:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d10b      	bne.n	8007324 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800730c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007310:	f383 8811 	msr	BASEPRI, r3
 8007314:	f3bf 8f6f 	isb	sy
 8007318:	f3bf 8f4f 	dsb	sy
 800731c:	613b      	str	r3, [r7, #16]
}
 800731e:	bf00      	nop
 8007320:	bf00      	nop
 8007322:	e7fd      	b.n	8007320 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007324:	683a      	ldr	r2, [r7, #0]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	429a      	cmp	r2, r3
 800732a:	d90b      	bls.n	8007344 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800732c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007330:	f383 8811 	msr	BASEPRI, r3
 8007334:	f3bf 8f6f 	isb	sy
 8007338:	f3bf 8f4f 	dsb	sy
 800733c:	60fb      	str	r3, [r7, #12]
}
 800733e:	bf00      	nop
 8007340:	bf00      	nop
 8007342:	e7fd      	b.n	8007340 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007344:	2202      	movs	r2, #2
 8007346:	2100      	movs	r1, #0
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f7ff ff0e 	bl	800716a <xQueueGenericCreate>
 800734e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d002      	beq.n	800735c <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	683a      	ldr	r2, [r7, #0]
 800735a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800735c:	697b      	ldr	r3, [r7, #20]
	}
 800735e:	4618      	mov	r0, r3
 8007360:	3718      	adds	r7, #24
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}
	...

08007368 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b08e      	sub	sp, #56	@ 0x38
 800736c:	af00      	add	r7, sp, #0
 800736e:	60f8      	str	r0, [r7, #12]
 8007370:	60b9      	str	r1, [r7, #8]
 8007372:	607a      	str	r2, [r7, #4]
 8007374:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007376:	2300      	movs	r3, #0
 8007378:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800737e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007380:	2b00      	cmp	r3, #0
 8007382:	d10b      	bne.n	800739c <xQueueGenericSend+0x34>
	__asm volatile
 8007384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007388:	f383 8811 	msr	BASEPRI, r3
 800738c:	f3bf 8f6f 	isb	sy
 8007390:	f3bf 8f4f 	dsb	sy
 8007394:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007396:	bf00      	nop
 8007398:	bf00      	nop
 800739a:	e7fd      	b.n	8007398 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d103      	bne.n	80073aa <xQueueGenericSend+0x42>
 80073a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d101      	bne.n	80073ae <xQueueGenericSend+0x46>
 80073aa:	2301      	movs	r3, #1
 80073ac:	e000      	b.n	80073b0 <xQueueGenericSend+0x48>
 80073ae:	2300      	movs	r3, #0
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d10b      	bne.n	80073cc <xQueueGenericSend+0x64>
	__asm volatile
 80073b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b8:	f383 8811 	msr	BASEPRI, r3
 80073bc:	f3bf 8f6f 	isb	sy
 80073c0:	f3bf 8f4f 	dsb	sy
 80073c4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80073c6:	bf00      	nop
 80073c8:	bf00      	nop
 80073ca:	e7fd      	b.n	80073c8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	2b02      	cmp	r3, #2
 80073d0:	d103      	bne.n	80073da <xQueueGenericSend+0x72>
 80073d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073d6:	2b01      	cmp	r3, #1
 80073d8:	d101      	bne.n	80073de <xQueueGenericSend+0x76>
 80073da:	2301      	movs	r3, #1
 80073dc:	e000      	b.n	80073e0 <xQueueGenericSend+0x78>
 80073de:	2300      	movs	r3, #0
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d10b      	bne.n	80073fc <xQueueGenericSend+0x94>
	__asm volatile
 80073e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073e8:	f383 8811 	msr	BASEPRI, r3
 80073ec:	f3bf 8f6f 	isb	sy
 80073f0:	f3bf 8f4f 	dsb	sy
 80073f4:	623b      	str	r3, [r7, #32]
}
 80073f6:	bf00      	nop
 80073f8:	bf00      	nop
 80073fa:	e7fd      	b.n	80073f8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80073fc:	f002 f8a4 	bl	8009548 <xTaskGetSchedulerState>
 8007400:	4603      	mov	r3, r0
 8007402:	2b00      	cmp	r3, #0
 8007404:	d102      	bne.n	800740c <xQueueGenericSend+0xa4>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d101      	bne.n	8007410 <xQueueGenericSend+0xa8>
 800740c:	2301      	movs	r3, #1
 800740e:	e000      	b.n	8007412 <xQueueGenericSend+0xaa>
 8007410:	2300      	movs	r3, #0
 8007412:	2b00      	cmp	r3, #0
 8007414:	d10b      	bne.n	800742e <xQueueGenericSend+0xc6>
	__asm volatile
 8007416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800741a:	f383 8811 	msr	BASEPRI, r3
 800741e:	f3bf 8f6f 	isb	sy
 8007422:	f3bf 8f4f 	dsb	sy
 8007426:	61fb      	str	r3, [r7, #28]
}
 8007428:	bf00      	nop
 800742a:	bf00      	nop
 800742c:	e7fd      	b.n	800742a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800742e:	f003 fa0b 	bl	800a848 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007434:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007438:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800743a:	429a      	cmp	r2, r3
 800743c:	d302      	bcc.n	8007444 <xQueueGenericSend+0xdc>
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	2b02      	cmp	r3, #2
 8007442:	d129      	bne.n	8007498 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007444:	683a      	ldr	r2, [r7, #0]
 8007446:	68b9      	ldr	r1, [r7, #8]
 8007448:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800744a:	f000 fc6d 	bl	8007d28 <prvCopyDataToQueue>
 800744e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007454:	2b00      	cmp	r3, #0
 8007456:	d010      	beq.n	800747a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745a:	3324      	adds	r3, #36	@ 0x24
 800745c:	4618      	mov	r0, r3
 800745e:	f001 fe3f 	bl	80090e0 <xTaskRemoveFromEventList>
 8007462:	4603      	mov	r3, r0
 8007464:	2b00      	cmp	r3, #0
 8007466:	d013      	beq.n	8007490 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007468:	4b3f      	ldr	r3, [pc, #252]	@ (8007568 <xQueueGenericSend+0x200>)
 800746a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800746e:	601a      	str	r2, [r3, #0]
 8007470:	f3bf 8f4f 	dsb	sy
 8007474:	f3bf 8f6f 	isb	sy
 8007478:	e00a      	b.n	8007490 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800747a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800747c:	2b00      	cmp	r3, #0
 800747e:	d007      	beq.n	8007490 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007480:	4b39      	ldr	r3, [pc, #228]	@ (8007568 <xQueueGenericSend+0x200>)
 8007482:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007486:	601a      	str	r2, [r3, #0]
 8007488:	f3bf 8f4f 	dsb	sy
 800748c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007490:	f003 fa0c 	bl	800a8ac <vPortExitCritical>
				return pdPASS;
 8007494:	2301      	movs	r3, #1
 8007496:	e063      	b.n	8007560 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d103      	bne.n	80074a6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800749e:	f003 fa05 	bl	800a8ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80074a2:	2300      	movs	r3, #0
 80074a4:	e05c      	b.n	8007560 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80074a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d106      	bne.n	80074ba <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80074ac:	f107 0314 	add.w	r3, r7, #20
 80074b0:	4618      	mov	r0, r3
 80074b2:	f001 fedd 	bl	8009270 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80074b6:	2301      	movs	r3, #1
 80074b8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80074ba:	f003 f9f7 	bl	800a8ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80074be:	f001 fbab 	bl	8008c18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80074c2:	f003 f9c1 	bl	800a848 <vPortEnterCritical>
 80074c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80074cc:	b25b      	sxtb	r3, r3
 80074ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074d2:	d103      	bne.n	80074dc <xQueueGenericSend+0x174>
 80074d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d6:	2200      	movs	r2, #0
 80074d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80074e2:	b25b      	sxtb	r3, r3
 80074e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074e8:	d103      	bne.n	80074f2 <xQueueGenericSend+0x18a>
 80074ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ec:	2200      	movs	r2, #0
 80074ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80074f2:	f003 f9db 	bl	800a8ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80074f6:	1d3a      	adds	r2, r7, #4
 80074f8:	f107 0314 	add.w	r3, r7, #20
 80074fc:	4611      	mov	r1, r2
 80074fe:	4618      	mov	r0, r3
 8007500:	f001 fecc 	bl	800929c <xTaskCheckForTimeOut>
 8007504:	4603      	mov	r3, r0
 8007506:	2b00      	cmp	r3, #0
 8007508:	d124      	bne.n	8007554 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800750a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800750c:	f000 fd04 	bl	8007f18 <prvIsQueueFull>
 8007510:	4603      	mov	r3, r0
 8007512:	2b00      	cmp	r3, #0
 8007514:	d018      	beq.n	8007548 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007518:	3310      	adds	r3, #16
 800751a:	687a      	ldr	r2, [r7, #4]
 800751c:	4611      	mov	r1, r2
 800751e:	4618      	mov	r0, r3
 8007520:	f001 fd4e 	bl	8008fc0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007524:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007526:	f000 fc8f 	bl	8007e48 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800752a:	f001 fb83 	bl	8008c34 <xTaskResumeAll>
 800752e:	4603      	mov	r3, r0
 8007530:	2b00      	cmp	r3, #0
 8007532:	f47f af7c 	bne.w	800742e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007536:	4b0c      	ldr	r3, [pc, #48]	@ (8007568 <xQueueGenericSend+0x200>)
 8007538:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800753c:	601a      	str	r2, [r3, #0]
 800753e:	f3bf 8f4f 	dsb	sy
 8007542:	f3bf 8f6f 	isb	sy
 8007546:	e772      	b.n	800742e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007548:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800754a:	f000 fc7d 	bl	8007e48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800754e:	f001 fb71 	bl	8008c34 <xTaskResumeAll>
 8007552:	e76c      	b.n	800742e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007554:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007556:	f000 fc77 	bl	8007e48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800755a:	f001 fb6b 	bl	8008c34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800755e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007560:	4618      	mov	r0, r3
 8007562:	3738      	adds	r7, #56	@ 0x38
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}
 8007568:	e000ed04 	.word	0xe000ed04

0800756c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b090      	sub	sp, #64	@ 0x40
 8007570:	af00      	add	r7, sp, #0
 8007572:	60f8      	str	r0, [r7, #12]
 8007574:	60b9      	str	r1, [r7, #8]
 8007576:	607a      	str	r2, [r7, #4]
 8007578:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800757e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007580:	2b00      	cmp	r3, #0
 8007582:	d10b      	bne.n	800759c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007588:	f383 8811 	msr	BASEPRI, r3
 800758c:	f3bf 8f6f 	isb	sy
 8007590:	f3bf 8f4f 	dsb	sy
 8007594:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007596:	bf00      	nop
 8007598:	bf00      	nop
 800759a:	e7fd      	b.n	8007598 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d103      	bne.n	80075aa <xQueueGenericSendFromISR+0x3e>
 80075a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d101      	bne.n	80075ae <xQueueGenericSendFromISR+0x42>
 80075aa:	2301      	movs	r3, #1
 80075ac:	e000      	b.n	80075b0 <xQueueGenericSendFromISR+0x44>
 80075ae:	2300      	movs	r3, #0
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d10b      	bne.n	80075cc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80075b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075b8:	f383 8811 	msr	BASEPRI, r3
 80075bc:	f3bf 8f6f 	isb	sy
 80075c0:	f3bf 8f4f 	dsb	sy
 80075c4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80075c6:	bf00      	nop
 80075c8:	bf00      	nop
 80075ca:	e7fd      	b.n	80075c8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	2b02      	cmp	r3, #2
 80075d0:	d103      	bne.n	80075da <xQueueGenericSendFromISR+0x6e>
 80075d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d101      	bne.n	80075de <xQueueGenericSendFromISR+0x72>
 80075da:	2301      	movs	r3, #1
 80075dc:	e000      	b.n	80075e0 <xQueueGenericSendFromISR+0x74>
 80075de:	2300      	movs	r3, #0
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d10b      	bne.n	80075fc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80075e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e8:	f383 8811 	msr	BASEPRI, r3
 80075ec:	f3bf 8f6f 	isb	sy
 80075f0:	f3bf 8f4f 	dsb	sy
 80075f4:	623b      	str	r3, [r7, #32]
}
 80075f6:	bf00      	nop
 80075f8:	bf00      	nop
 80075fa:	e7fd      	b.n	80075f8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80075fc:	f003 fa04 	bl	800aa08 <vPortValidateInterruptPriority>
	__asm volatile
 8007600:	f3ef 8211 	mrs	r2, BASEPRI
 8007604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007608:	f383 8811 	msr	BASEPRI, r3
 800760c:	f3bf 8f6f 	isb	sy
 8007610:	f3bf 8f4f 	dsb	sy
 8007614:	61fa      	str	r2, [r7, #28]
 8007616:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8007618:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800761a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800761c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800761e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007624:	429a      	cmp	r2, r3
 8007626:	d302      	bcc.n	800762e <xQueueGenericSendFromISR+0xc2>
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	2b02      	cmp	r3, #2
 800762c:	d12f      	bne.n	800768e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800762e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007630:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007634:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800763a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800763c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800763e:	683a      	ldr	r2, [r7, #0]
 8007640:	68b9      	ldr	r1, [r7, #8]
 8007642:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007644:	f000 fb70 	bl	8007d28 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007648:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800764c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007650:	d112      	bne.n	8007678 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007656:	2b00      	cmp	r3, #0
 8007658:	d016      	beq.n	8007688 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800765a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800765c:	3324      	adds	r3, #36	@ 0x24
 800765e:	4618      	mov	r0, r3
 8007660:	f001 fd3e 	bl	80090e0 <xTaskRemoveFromEventList>
 8007664:	4603      	mov	r3, r0
 8007666:	2b00      	cmp	r3, #0
 8007668:	d00e      	beq.n	8007688 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d00b      	beq.n	8007688 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2201      	movs	r2, #1
 8007674:	601a      	str	r2, [r3, #0]
 8007676:	e007      	b.n	8007688 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007678:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800767c:	3301      	adds	r3, #1
 800767e:	b2db      	uxtb	r3, r3
 8007680:	b25a      	sxtb	r2, r3
 8007682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007684:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007688:	2301      	movs	r3, #1
 800768a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800768c:	e001      	b.n	8007692 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800768e:	2300      	movs	r3, #0
 8007690:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007694:	617b      	str	r3, [r7, #20]
	__asm volatile
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	f383 8811 	msr	BASEPRI, r3
}
 800769c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800769e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3740      	adds	r7, #64	@ 0x40
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b08e      	sub	sp, #56	@ 0x38
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80076b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d10b      	bne.n	80076d4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80076bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c0:	f383 8811 	msr	BASEPRI, r3
 80076c4:	f3bf 8f6f 	isb	sy
 80076c8:	f3bf 8f4f 	dsb	sy
 80076cc:	623b      	str	r3, [r7, #32]
}
 80076ce:	bf00      	nop
 80076d0:	bf00      	nop
 80076d2:	e7fd      	b.n	80076d0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80076d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d00b      	beq.n	80076f4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80076dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076e0:	f383 8811 	msr	BASEPRI, r3
 80076e4:	f3bf 8f6f 	isb	sy
 80076e8:	f3bf 8f4f 	dsb	sy
 80076ec:	61fb      	str	r3, [r7, #28]
}
 80076ee:	bf00      	nop
 80076f0:	bf00      	nop
 80076f2:	e7fd      	b.n	80076f0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80076f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d103      	bne.n	8007704 <xQueueGiveFromISR+0x5c>
 80076fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076fe:	689b      	ldr	r3, [r3, #8]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d101      	bne.n	8007708 <xQueueGiveFromISR+0x60>
 8007704:	2301      	movs	r3, #1
 8007706:	e000      	b.n	800770a <xQueueGiveFromISR+0x62>
 8007708:	2300      	movs	r3, #0
 800770a:	2b00      	cmp	r3, #0
 800770c:	d10b      	bne.n	8007726 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800770e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007712:	f383 8811 	msr	BASEPRI, r3
 8007716:	f3bf 8f6f 	isb	sy
 800771a:	f3bf 8f4f 	dsb	sy
 800771e:	61bb      	str	r3, [r7, #24]
}
 8007720:	bf00      	nop
 8007722:	bf00      	nop
 8007724:	e7fd      	b.n	8007722 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007726:	f003 f96f 	bl	800aa08 <vPortValidateInterruptPriority>
	__asm volatile
 800772a:	f3ef 8211 	mrs	r2, BASEPRI
 800772e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007732:	f383 8811 	msr	BASEPRI, r3
 8007736:	f3bf 8f6f 	isb	sy
 800773a:	f3bf 8f4f 	dsb	sy
 800773e:	617a      	str	r2, [r7, #20]
 8007740:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007742:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007744:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800774a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800774c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800774e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007750:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007752:	429a      	cmp	r2, r3
 8007754:	d22b      	bcs.n	80077ae <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007758:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800775c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007762:	1c5a      	adds	r2, r3, #1
 8007764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007766:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007768:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800776c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007770:	d112      	bne.n	8007798 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007776:	2b00      	cmp	r3, #0
 8007778:	d016      	beq.n	80077a8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800777a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800777c:	3324      	adds	r3, #36	@ 0x24
 800777e:	4618      	mov	r0, r3
 8007780:	f001 fcae 	bl	80090e0 <xTaskRemoveFromEventList>
 8007784:	4603      	mov	r3, r0
 8007786:	2b00      	cmp	r3, #0
 8007788:	d00e      	beq.n	80077a8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d00b      	beq.n	80077a8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	2201      	movs	r2, #1
 8007794:	601a      	str	r2, [r3, #0]
 8007796:	e007      	b.n	80077a8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007798:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800779c:	3301      	adds	r3, #1
 800779e:	b2db      	uxtb	r3, r3
 80077a0:	b25a      	sxtb	r2, r3
 80077a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80077a8:	2301      	movs	r3, #1
 80077aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80077ac:	e001      	b.n	80077b2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80077ae:	2300      	movs	r3, #0
 80077b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80077b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077b4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	f383 8811 	msr	BASEPRI, r3
}
 80077bc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80077be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3738      	adds	r7, #56	@ 0x38
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}

080077c8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b08c      	sub	sp, #48	@ 0x30
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	60b9      	str	r1, [r7, #8]
 80077d2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80077d4:	2300      	movs	r3, #0
 80077d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80077dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d10b      	bne.n	80077fa <xQueueReceive+0x32>
	__asm volatile
 80077e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077e6:	f383 8811 	msr	BASEPRI, r3
 80077ea:	f3bf 8f6f 	isb	sy
 80077ee:	f3bf 8f4f 	dsb	sy
 80077f2:	623b      	str	r3, [r7, #32]
}
 80077f4:	bf00      	nop
 80077f6:	bf00      	nop
 80077f8:	e7fd      	b.n	80077f6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d103      	bne.n	8007808 <xQueueReceive+0x40>
 8007800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007804:	2b00      	cmp	r3, #0
 8007806:	d101      	bne.n	800780c <xQueueReceive+0x44>
 8007808:	2301      	movs	r3, #1
 800780a:	e000      	b.n	800780e <xQueueReceive+0x46>
 800780c:	2300      	movs	r3, #0
 800780e:	2b00      	cmp	r3, #0
 8007810:	d10b      	bne.n	800782a <xQueueReceive+0x62>
	__asm volatile
 8007812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007816:	f383 8811 	msr	BASEPRI, r3
 800781a:	f3bf 8f6f 	isb	sy
 800781e:	f3bf 8f4f 	dsb	sy
 8007822:	61fb      	str	r3, [r7, #28]
}
 8007824:	bf00      	nop
 8007826:	bf00      	nop
 8007828:	e7fd      	b.n	8007826 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800782a:	f001 fe8d 	bl	8009548 <xTaskGetSchedulerState>
 800782e:	4603      	mov	r3, r0
 8007830:	2b00      	cmp	r3, #0
 8007832:	d102      	bne.n	800783a <xQueueReceive+0x72>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d101      	bne.n	800783e <xQueueReceive+0x76>
 800783a:	2301      	movs	r3, #1
 800783c:	e000      	b.n	8007840 <xQueueReceive+0x78>
 800783e:	2300      	movs	r3, #0
 8007840:	2b00      	cmp	r3, #0
 8007842:	d10b      	bne.n	800785c <xQueueReceive+0x94>
	__asm volatile
 8007844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007848:	f383 8811 	msr	BASEPRI, r3
 800784c:	f3bf 8f6f 	isb	sy
 8007850:	f3bf 8f4f 	dsb	sy
 8007854:	61bb      	str	r3, [r7, #24]
}
 8007856:	bf00      	nop
 8007858:	bf00      	nop
 800785a:	e7fd      	b.n	8007858 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800785c:	f002 fff4 	bl	800a848 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007864:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007868:	2b00      	cmp	r3, #0
 800786a:	d01f      	beq.n	80078ac <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800786c:	68b9      	ldr	r1, [r7, #8]
 800786e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007870:	f000 fac4 	bl	8007dfc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007876:	1e5a      	subs	r2, r3, #1
 8007878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800787a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800787c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800787e:	691b      	ldr	r3, [r3, #16]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d00f      	beq.n	80078a4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007886:	3310      	adds	r3, #16
 8007888:	4618      	mov	r0, r3
 800788a:	f001 fc29 	bl	80090e0 <xTaskRemoveFromEventList>
 800788e:	4603      	mov	r3, r0
 8007890:	2b00      	cmp	r3, #0
 8007892:	d007      	beq.n	80078a4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007894:	4b3c      	ldr	r3, [pc, #240]	@ (8007988 <xQueueReceive+0x1c0>)
 8007896:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800789a:	601a      	str	r2, [r3, #0]
 800789c:	f3bf 8f4f 	dsb	sy
 80078a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80078a4:	f003 f802 	bl	800a8ac <vPortExitCritical>
				return pdPASS;
 80078a8:	2301      	movs	r3, #1
 80078aa:	e069      	b.n	8007980 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d103      	bne.n	80078ba <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80078b2:	f002 fffb 	bl	800a8ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80078b6:	2300      	movs	r3, #0
 80078b8:	e062      	b.n	8007980 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80078ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d106      	bne.n	80078ce <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80078c0:	f107 0310 	add.w	r3, r7, #16
 80078c4:	4618      	mov	r0, r3
 80078c6:	f001 fcd3 	bl	8009270 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80078ca:	2301      	movs	r3, #1
 80078cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80078ce:	f002 ffed 	bl	800a8ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80078d2:	f001 f9a1 	bl	8008c18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80078d6:	f002 ffb7 	bl	800a848 <vPortEnterCritical>
 80078da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80078e0:	b25b      	sxtb	r3, r3
 80078e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078e6:	d103      	bne.n	80078f0 <xQueueReceive+0x128>
 80078e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ea:	2200      	movs	r2, #0
 80078ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80078f6:	b25b      	sxtb	r3, r3
 80078f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078fc:	d103      	bne.n	8007906 <xQueueReceive+0x13e>
 80078fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007900:	2200      	movs	r2, #0
 8007902:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007906:	f002 ffd1 	bl	800a8ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800790a:	1d3a      	adds	r2, r7, #4
 800790c:	f107 0310 	add.w	r3, r7, #16
 8007910:	4611      	mov	r1, r2
 8007912:	4618      	mov	r0, r3
 8007914:	f001 fcc2 	bl	800929c <xTaskCheckForTimeOut>
 8007918:	4603      	mov	r3, r0
 800791a:	2b00      	cmp	r3, #0
 800791c:	d123      	bne.n	8007966 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800791e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007920:	f000 fae4 	bl	8007eec <prvIsQueueEmpty>
 8007924:	4603      	mov	r3, r0
 8007926:	2b00      	cmp	r3, #0
 8007928:	d017      	beq.n	800795a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800792a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800792c:	3324      	adds	r3, #36	@ 0x24
 800792e:	687a      	ldr	r2, [r7, #4]
 8007930:	4611      	mov	r1, r2
 8007932:	4618      	mov	r0, r3
 8007934:	f001 fb44 	bl	8008fc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007938:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800793a:	f000 fa85 	bl	8007e48 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800793e:	f001 f979 	bl	8008c34 <xTaskResumeAll>
 8007942:	4603      	mov	r3, r0
 8007944:	2b00      	cmp	r3, #0
 8007946:	d189      	bne.n	800785c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007948:	4b0f      	ldr	r3, [pc, #60]	@ (8007988 <xQueueReceive+0x1c0>)
 800794a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800794e:	601a      	str	r2, [r3, #0]
 8007950:	f3bf 8f4f 	dsb	sy
 8007954:	f3bf 8f6f 	isb	sy
 8007958:	e780      	b.n	800785c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800795a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800795c:	f000 fa74 	bl	8007e48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007960:	f001 f968 	bl	8008c34 <xTaskResumeAll>
 8007964:	e77a      	b.n	800785c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007966:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007968:	f000 fa6e 	bl	8007e48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800796c:	f001 f962 	bl	8008c34 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007970:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007972:	f000 fabb 	bl	8007eec <prvIsQueueEmpty>
 8007976:	4603      	mov	r3, r0
 8007978:	2b00      	cmp	r3, #0
 800797a:	f43f af6f 	beq.w	800785c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800797e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007980:	4618      	mov	r0, r3
 8007982:	3730      	adds	r7, #48	@ 0x30
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}
 8007988:	e000ed04 	.word	0xe000ed04

0800798c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b08e      	sub	sp, #56	@ 0x38
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007996:	2300      	movs	r3, #0
 8007998:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800799e:	2300      	movs	r3, #0
 80079a0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80079a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d10b      	bne.n	80079c0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80079a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ac:	f383 8811 	msr	BASEPRI, r3
 80079b0:	f3bf 8f6f 	isb	sy
 80079b4:	f3bf 8f4f 	dsb	sy
 80079b8:	623b      	str	r3, [r7, #32]
}
 80079ba:	bf00      	nop
 80079bc:	bf00      	nop
 80079be:	e7fd      	b.n	80079bc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80079c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d00b      	beq.n	80079e0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80079c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079cc:	f383 8811 	msr	BASEPRI, r3
 80079d0:	f3bf 8f6f 	isb	sy
 80079d4:	f3bf 8f4f 	dsb	sy
 80079d8:	61fb      	str	r3, [r7, #28]
}
 80079da:	bf00      	nop
 80079dc:	bf00      	nop
 80079de:	e7fd      	b.n	80079dc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80079e0:	f001 fdb2 	bl	8009548 <xTaskGetSchedulerState>
 80079e4:	4603      	mov	r3, r0
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d102      	bne.n	80079f0 <xQueueSemaphoreTake+0x64>
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d101      	bne.n	80079f4 <xQueueSemaphoreTake+0x68>
 80079f0:	2301      	movs	r3, #1
 80079f2:	e000      	b.n	80079f6 <xQueueSemaphoreTake+0x6a>
 80079f4:	2300      	movs	r3, #0
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d10b      	bne.n	8007a12 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80079fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079fe:	f383 8811 	msr	BASEPRI, r3
 8007a02:	f3bf 8f6f 	isb	sy
 8007a06:	f3bf 8f4f 	dsb	sy
 8007a0a:	61bb      	str	r3, [r7, #24]
}
 8007a0c:	bf00      	nop
 8007a0e:	bf00      	nop
 8007a10:	e7fd      	b.n	8007a0e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007a12:	f002 ff19 	bl	800a848 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007a16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a1a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d024      	beq.n	8007a6c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a24:	1e5a      	subs	r2, r3, #1
 8007a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a28:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d104      	bne.n	8007a3c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007a32:	f001 ff1b 	bl	800986c <pvTaskIncrementMutexHeldCount>
 8007a36:	4602      	mov	r2, r0
 8007a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a3a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a3e:	691b      	ldr	r3, [r3, #16]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d00f      	beq.n	8007a64 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a46:	3310      	adds	r3, #16
 8007a48:	4618      	mov	r0, r3
 8007a4a:	f001 fb49 	bl	80090e0 <xTaskRemoveFromEventList>
 8007a4e:	4603      	mov	r3, r0
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d007      	beq.n	8007a64 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007a54:	4b54      	ldr	r3, [pc, #336]	@ (8007ba8 <xQueueSemaphoreTake+0x21c>)
 8007a56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a5a:	601a      	str	r2, [r3, #0]
 8007a5c:	f3bf 8f4f 	dsb	sy
 8007a60:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007a64:	f002 ff22 	bl	800a8ac <vPortExitCritical>
				return pdPASS;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	e098      	b.n	8007b9e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d112      	bne.n	8007a98 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d00b      	beq.n	8007a90 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007a78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a7c:	f383 8811 	msr	BASEPRI, r3
 8007a80:	f3bf 8f6f 	isb	sy
 8007a84:	f3bf 8f4f 	dsb	sy
 8007a88:	617b      	str	r3, [r7, #20]
}
 8007a8a:	bf00      	nop
 8007a8c:	bf00      	nop
 8007a8e:	e7fd      	b.n	8007a8c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007a90:	f002 ff0c 	bl	800a8ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007a94:	2300      	movs	r3, #0
 8007a96:	e082      	b.n	8007b9e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d106      	bne.n	8007aac <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a9e:	f107 030c 	add.w	r3, r7, #12
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	f001 fbe4 	bl	8009270 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007aac:	f002 fefe 	bl	800a8ac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007ab0:	f001 f8b2 	bl	8008c18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007ab4:	f002 fec8 	bl	800a848 <vPortEnterCritical>
 8007ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007abe:	b25b      	sxtb	r3, r3
 8007ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ac4:	d103      	bne.n	8007ace <xQueueSemaphoreTake+0x142>
 8007ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ac8:	2200      	movs	r2, #0
 8007aca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ad0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ad4:	b25b      	sxtb	r3, r3
 8007ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ada:	d103      	bne.n	8007ae4 <xQueueSemaphoreTake+0x158>
 8007adc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ade:	2200      	movs	r2, #0
 8007ae0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ae4:	f002 fee2 	bl	800a8ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007ae8:	463a      	mov	r2, r7
 8007aea:	f107 030c 	add.w	r3, r7, #12
 8007aee:	4611      	mov	r1, r2
 8007af0:	4618      	mov	r0, r3
 8007af2:	f001 fbd3 	bl	800929c <xTaskCheckForTimeOut>
 8007af6:	4603      	mov	r3, r0
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d132      	bne.n	8007b62 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007afc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007afe:	f000 f9f5 	bl	8007eec <prvIsQueueEmpty>
 8007b02:	4603      	mov	r3, r0
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d026      	beq.n	8007b56 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d109      	bne.n	8007b24 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007b10:	f002 fe9a 	bl	800a848 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f001 fd33 	bl	8009584 <xTaskPriorityInherit>
 8007b1e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007b20:	f002 fec4 	bl	800a8ac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007b24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b26:	3324      	adds	r3, #36	@ 0x24
 8007b28:	683a      	ldr	r2, [r7, #0]
 8007b2a:	4611      	mov	r1, r2
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f001 fa47 	bl	8008fc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007b32:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b34:	f000 f988 	bl	8007e48 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007b38:	f001 f87c 	bl	8008c34 <xTaskResumeAll>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	f47f af67 	bne.w	8007a12 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007b44:	4b18      	ldr	r3, [pc, #96]	@ (8007ba8 <xQueueSemaphoreTake+0x21c>)
 8007b46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b4a:	601a      	str	r2, [r3, #0]
 8007b4c:	f3bf 8f4f 	dsb	sy
 8007b50:	f3bf 8f6f 	isb	sy
 8007b54:	e75d      	b.n	8007a12 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007b56:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b58:	f000 f976 	bl	8007e48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007b5c:	f001 f86a 	bl	8008c34 <xTaskResumeAll>
 8007b60:	e757      	b.n	8007a12 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007b62:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b64:	f000 f970 	bl	8007e48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007b68:	f001 f864 	bl	8008c34 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007b6c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b6e:	f000 f9bd 	bl	8007eec <prvIsQueueEmpty>
 8007b72:	4603      	mov	r3, r0
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	f43f af4c 	beq.w	8007a12 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d00d      	beq.n	8007b9c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007b80:	f002 fe62 	bl	800a848 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007b84:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b86:	f000 f8b7 	bl	8007cf8 <prvGetDisinheritPriorityAfterTimeout>
 8007b8a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007b8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b8e:	689b      	ldr	r3, [r3, #8]
 8007b90:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007b92:	4618      	mov	r0, r3
 8007b94:	f001 fdce 	bl	8009734 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007b98:	f002 fe88 	bl	800a8ac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007b9c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	3738      	adds	r7, #56	@ 0x38
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd80      	pop	{r7, pc}
 8007ba6:	bf00      	nop
 8007ba8:	e000ed04 	.word	0xe000ed04

08007bac <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b08e      	sub	sp, #56	@ 0x38
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	60f8      	str	r0, [r7, #12]
 8007bb4:	60b9      	str	r1, [r7, #8]
 8007bb6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d10b      	bne.n	8007bda <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc6:	f383 8811 	msr	BASEPRI, r3
 8007bca:	f3bf 8f6f 	isb	sy
 8007bce:	f3bf 8f4f 	dsb	sy
 8007bd2:	623b      	str	r3, [r7, #32]
}
 8007bd4:	bf00      	nop
 8007bd6:	bf00      	nop
 8007bd8:	e7fd      	b.n	8007bd6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d103      	bne.n	8007be8 <xQueueReceiveFromISR+0x3c>
 8007be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d101      	bne.n	8007bec <xQueueReceiveFromISR+0x40>
 8007be8:	2301      	movs	r3, #1
 8007bea:	e000      	b.n	8007bee <xQueueReceiveFromISR+0x42>
 8007bec:	2300      	movs	r3, #0
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d10b      	bne.n	8007c0a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8007bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf6:	f383 8811 	msr	BASEPRI, r3
 8007bfa:	f3bf 8f6f 	isb	sy
 8007bfe:	f3bf 8f4f 	dsb	sy
 8007c02:	61fb      	str	r3, [r7, #28]
}
 8007c04:	bf00      	nop
 8007c06:	bf00      	nop
 8007c08:	e7fd      	b.n	8007c06 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007c0a:	f002 fefd 	bl	800aa08 <vPortValidateInterruptPriority>
	__asm volatile
 8007c0e:	f3ef 8211 	mrs	r2, BASEPRI
 8007c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c16:	f383 8811 	msr	BASEPRI, r3
 8007c1a:	f3bf 8f6f 	isb	sy
 8007c1e:	f3bf 8f4f 	dsb	sy
 8007c22:	61ba      	str	r2, [r7, #24]
 8007c24:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007c26:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c2e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d02f      	beq.n	8007c96 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007c40:	68b9      	ldr	r1, [r7, #8]
 8007c42:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c44:	f000 f8da 	bl	8007dfc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c4a:	1e5a      	subs	r2, r3, #1
 8007c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c4e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007c50:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c58:	d112      	bne.n	8007c80 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c5c:	691b      	ldr	r3, [r3, #16]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d016      	beq.n	8007c90 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c64:	3310      	adds	r3, #16
 8007c66:	4618      	mov	r0, r3
 8007c68:	f001 fa3a 	bl	80090e0 <xTaskRemoveFromEventList>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d00e      	beq.n	8007c90 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d00b      	beq.n	8007c90 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	601a      	str	r2, [r3, #0]
 8007c7e:	e007      	b.n	8007c90 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007c80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c84:	3301      	adds	r3, #1
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	b25a      	sxtb	r2, r3
 8007c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007c90:	2301      	movs	r3, #1
 8007c92:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c94:	e001      	b.n	8007c9a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8007c96:	2300      	movs	r3, #0
 8007c98:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c9c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	f383 8811 	msr	BASEPRI, r3
}
 8007ca4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007ca6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3738      	adds	r7, #56	@ 0x38
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}

08007cb0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b084      	sub	sp, #16
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d10b      	bne.n	8007cda <vQueueDelete+0x2a>
	__asm volatile
 8007cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cc6:	f383 8811 	msr	BASEPRI, r3
 8007cca:	f3bf 8f6f 	isb	sy
 8007cce:	f3bf 8f4f 	dsb	sy
 8007cd2:	60bb      	str	r3, [r7, #8]
}
 8007cd4:	bf00      	nop
 8007cd6:	bf00      	nop
 8007cd8:	e7fd      	b.n	8007cd6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007cda:	68f8      	ldr	r0, [r7, #12]
 8007cdc:	f000 f95e 	bl	8007f9c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d102      	bne.n	8007cf0 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8007cea:	68f8      	ldr	r0, [r7, #12]
 8007cec:	f002 ff9c 	bl	800ac28 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8007cf0:	bf00      	nop
 8007cf2:	3710      	adds	r7, #16
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}

08007cf8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b085      	sub	sp, #20
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d006      	beq.n	8007d16 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8007d12:	60fb      	str	r3, [r7, #12]
 8007d14:	e001      	b.n	8007d1a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007d16:	2300      	movs	r3, #0
 8007d18:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
	}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3714      	adds	r7, #20
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr

08007d28 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b086      	sub	sp, #24
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	60f8      	str	r0, [r7, #12]
 8007d30:	60b9      	str	r1, [r7, #8]
 8007d32:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007d34:	2300      	movs	r3, #0
 8007d36:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d3c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d10d      	bne.n	8007d62 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d14d      	bne.n	8007dea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	689b      	ldr	r3, [r3, #8]
 8007d52:	4618      	mov	r0, r3
 8007d54:	f001 fc7e 	bl	8009654 <xTaskPriorityDisinherit>
 8007d58:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	609a      	str	r2, [r3, #8]
 8007d60:	e043      	b.n	8007dea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d119      	bne.n	8007d9c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6858      	ldr	r0, [r3, #4]
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d70:	461a      	mov	r2, r3
 8007d72:	68b9      	ldr	r1, [r7, #8]
 8007d74:	f003 fe6f 	bl	800ba56 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	685a      	ldr	r2, [r3, #4]
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d80:	441a      	add	r2, r3
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	685a      	ldr	r2, [r3, #4]
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	689b      	ldr	r3, [r3, #8]
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d32b      	bcc.n	8007dea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681a      	ldr	r2, [r3, #0]
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	605a      	str	r2, [r3, #4]
 8007d9a:	e026      	b.n	8007dea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	68d8      	ldr	r0, [r3, #12]
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007da4:	461a      	mov	r2, r3
 8007da6:	68b9      	ldr	r1, [r7, #8]
 8007da8:	f003 fe55 	bl	800ba56 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	68da      	ldr	r2, [r3, #12]
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007db4:	425b      	negs	r3, r3
 8007db6:	441a      	add	r2, r3
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	68da      	ldr	r2, [r3, #12]
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	429a      	cmp	r2, r3
 8007dc6:	d207      	bcs.n	8007dd8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	689a      	ldr	r2, [r3, #8]
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dd0:	425b      	negs	r3, r3
 8007dd2:	441a      	add	r2, r3
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2b02      	cmp	r3, #2
 8007ddc:	d105      	bne.n	8007dea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d002      	beq.n	8007dea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	3b01      	subs	r3, #1
 8007de8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007dea:	693b      	ldr	r3, [r7, #16]
 8007dec:	1c5a      	adds	r2, r3, #1
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007df2:	697b      	ldr	r3, [r7, #20]
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	3718      	adds	r7, #24
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}

08007dfc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b082      	sub	sp, #8
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d018      	beq.n	8007e40 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	68da      	ldr	r2, [r3, #12]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e16:	441a      	add	r2, r3
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	68da      	ldr	r2, [r3, #12]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	689b      	ldr	r3, [r3, #8]
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d303      	bcc.n	8007e30 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	68d9      	ldr	r1, [r3, #12]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e38:	461a      	mov	r2, r3
 8007e3a:	6838      	ldr	r0, [r7, #0]
 8007e3c:	f003 fe0b 	bl	800ba56 <memcpy>
	}
}
 8007e40:	bf00      	nop
 8007e42:	3708      	adds	r7, #8
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}

08007e48 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b084      	sub	sp, #16
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007e50:	f002 fcfa 	bl	800a848 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e5a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007e5c:	e011      	b.n	8007e82 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d012      	beq.n	8007e8c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	3324      	adds	r3, #36	@ 0x24
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f001 f938 	bl	80090e0 <xTaskRemoveFromEventList>
 8007e70:	4603      	mov	r3, r0
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d001      	beq.n	8007e7a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007e76:	f001 fa75 	bl	8009364 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007e7a:	7bfb      	ldrb	r3, [r7, #15]
 8007e7c:	3b01      	subs	r3, #1
 8007e7e:	b2db      	uxtb	r3, r3
 8007e80:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007e82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	dce9      	bgt.n	8007e5e <prvUnlockQueue+0x16>
 8007e8a:	e000      	b.n	8007e8e <prvUnlockQueue+0x46>
					break;
 8007e8c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	22ff      	movs	r2, #255	@ 0xff
 8007e92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007e96:	f002 fd09 	bl	800a8ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007e9a:	f002 fcd5 	bl	800a848 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ea4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007ea6:	e011      	b.n	8007ecc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	691b      	ldr	r3, [r3, #16]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d012      	beq.n	8007ed6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	3310      	adds	r3, #16
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	f001 f913 	bl	80090e0 <xTaskRemoveFromEventList>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d001      	beq.n	8007ec4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007ec0:	f001 fa50 	bl	8009364 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007ec4:	7bbb      	ldrb	r3, [r7, #14]
 8007ec6:	3b01      	subs	r3, #1
 8007ec8:	b2db      	uxtb	r3, r3
 8007eca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007ecc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	dce9      	bgt.n	8007ea8 <prvUnlockQueue+0x60>
 8007ed4:	e000      	b.n	8007ed8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007ed6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	22ff      	movs	r2, #255	@ 0xff
 8007edc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007ee0:	f002 fce4 	bl	800a8ac <vPortExitCritical>
}
 8007ee4:	bf00      	nop
 8007ee6:	3710      	adds	r7, #16
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}

08007eec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b084      	sub	sp, #16
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007ef4:	f002 fca8 	bl	800a848 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d102      	bne.n	8007f06 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007f00:	2301      	movs	r3, #1
 8007f02:	60fb      	str	r3, [r7, #12]
 8007f04:	e001      	b.n	8007f0a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007f06:	2300      	movs	r3, #0
 8007f08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007f0a:	f002 fccf 	bl	800a8ac <vPortExitCritical>

	return xReturn;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	3710      	adds	r7, #16
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}

08007f18 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b084      	sub	sp, #16
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007f20:	f002 fc92 	bl	800a848 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f2c:	429a      	cmp	r2, r3
 8007f2e:	d102      	bne.n	8007f36 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007f30:	2301      	movs	r3, #1
 8007f32:	60fb      	str	r3, [r7, #12]
 8007f34:	e001      	b.n	8007f3a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007f36:	2300      	movs	r3, #0
 8007f38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007f3a:	f002 fcb7 	bl	800a8ac <vPortExitCritical>

	return xReturn;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	3710      	adds	r7, #16
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}

08007f48 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007f48:	b480      	push	{r7}
 8007f4a:	b085      	sub	sp, #20
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
 8007f50:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f52:	2300      	movs	r3, #0
 8007f54:	60fb      	str	r3, [r7, #12]
 8007f56:	e014      	b.n	8007f82 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007f58:	4a0f      	ldr	r2, [pc, #60]	@ (8007f98 <vQueueAddToRegistry+0x50>)
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d10b      	bne.n	8007f7c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007f64:	490c      	ldr	r1, [pc, #48]	@ (8007f98 <vQueueAddToRegistry+0x50>)
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	683a      	ldr	r2, [r7, #0]
 8007f6a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8007f98 <vQueueAddToRegistry+0x50>)
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	00db      	lsls	r3, r3, #3
 8007f74:	4413      	add	r3, r2
 8007f76:	687a      	ldr	r2, [r7, #4]
 8007f78:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007f7a:	e006      	b.n	8007f8a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	3301      	adds	r3, #1
 8007f80:	60fb      	str	r3, [r7, #12]
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2b07      	cmp	r3, #7
 8007f86:	d9e7      	bls.n	8007f58 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007f88:	bf00      	nop
 8007f8a:	bf00      	nop
 8007f8c:	3714      	adds	r7, #20
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f94:	4770      	bx	lr
 8007f96:	bf00      	nop
 8007f98:	20002ea0 	.word	0x20002ea0

08007f9c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b085      	sub	sp, #20
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	60fb      	str	r3, [r7, #12]
 8007fa8:	e016      	b.n	8007fd8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007faa:	4a10      	ldr	r2, [pc, #64]	@ (8007fec <vQueueUnregisterQueue+0x50>)
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	00db      	lsls	r3, r3, #3
 8007fb0:	4413      	add	r3, r2
 8007fb2:	685b      	ldr	r3, [r3, #4]
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	429a      	cmp	r2, r3
 8007fb8:	d10b      	bne.n	8007fd2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007fba:	4a0c      	ldr	r2, [pc, #48]	@ (8007fec <vQueueUnregisterQueue+0x50>)
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2100      	movs	r1, #0
 8007fc0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007fc4:	4a09      	ldr	r2, [pc, #36]	@ (8007fec <vQueueUnregisterQueue+0x50>)
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	00db      	lsls	r3, r3, #3
 8007fca:	4413      	add	r3, r2
 8007fcc:	2200      	movs	r2, #0
 8007fce:	605a      	str	r2, [r3, #4]
				break;
 8007fd0:	e006      	b.n	8007fe0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	60fb      	str	r3, [r7, #12]
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	2b07      	cmp	r3, #7
 8007fdc:	d9e5      	bls.n	8007faa <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007fde:	bf00      	nop
 8007fe0:	bf00      	nop
 8007fe2:	3714      	adds	r7, #20
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr
 8007fec:	20002ea0 	.word	0x20002ea0

08007ff0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b086      	sub	sp, #24
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	60f8      	str	r0, [r7, #12]
 8007ff8:	60b9      	str	r1, [r7, #8]
 8007ffa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008000:	f002 fc22 	bl	800a848 <vPortEnterCritical>
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800800a:	b25b      	sxtb	r3, r3
 800800c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008010:	d103      	bne.n	800801a <vQueueWaitForMessageRestricted+0x2a>
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	2200      	movs	r2, #0
 8008016:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008020:	b25b      	sxtb	r3, r3
 8008022:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008026:	d103      	bne.n	8008030 <vQueueWaitForMessageRestricted+0x40>
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	2200      	movs	r2, #0
 800802c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008030:	f002 fc3c 	bl	800a8ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008038:	2b00      	cmp	r3, #0
 800803a:	d106      	bne.n	800804a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	3324      	adds	r3, #36	@ 0x24
 8008040:	687a      	ldr	r2, [r7, #4]
 8008042:	68b9      	ldr	r1, [r7, #8]
 8008044:	4618      	mov	r0, r3
 8008046:	f001 f81f 	bl	8009088 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800804a:	6978      	ldr	r0, [r7, #20]
 800804c:	f7ff fefc 	bl	8007e48 <prvUnlockQueue>
	}
 8008050:	bf00      	nop
 8008052:	3718      	adds	r7, #24
 8008054:	46bd      	mov	sp, r7
 8008056:	bd80      	pop	{r7, pc}

08008058 <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
 8008058:	b580      	push	{r7, lr}
 800805a:	b08c      	sub	sp, #48	@ 0x30
 800805c:	af02      	add	r7, sp, #8
 800805e:	60f8      	str	r0, [r7, #12]
 8008060:	60b9      	str	r1, [r7, #8]
 8008062:	607a      	str	r2, [r7, #4]

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		if( xIsMessageBuffer == pdTRUE )
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2b01      	cmp	r3, #1
 8008068:	d111      	bne.n	800808e <xStreamBufferGenericCreate+0x36>
		{
			/* Is a message buffer but not statically allocated. */
			ucFlags = sbFLAGS_IS_MESSAGE_BUFFER;
 800806a:	2301      	movs	r3, #1
 800806c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2b04      	cmp	r3, #4
 8008074:	d81d      	bhi.n	80080b2 <xStreamBufferGenericCreate+0x5a>
	__asm volatile
 8008076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800807a:	f383 8811 	msr	BASEPRI, r3
 800807e:	f3bf 8f6f 	isb	sy
 8008082:	f3bf 8f4f 	dsb	sy
 8008086:	61fb      	str	r3, [r7, #28]
}
 8008088:	bf00      	nop
 800808a:	bf00      	nop
 800808c:	e7fd      	b.n	800808a <xStreamBufferGenericCreate+0x32>
		}
		else
		{
			/* Not a message buffer and not statically allocated. */
			ucFlags = 0;
 800808e:	2300      	movs	r3, #0
 8008090:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			configASSERT( xBufferSizeBytes > 0 );
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d10b      	bne.n	80080b2 <xStreamBufferGenericCreate+0x5a>
	__asm volatile
 800809a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800809e:	f383 8811 	msr	BASEPRI, r3
 80080a2:	f3bf 8f6f 	isb	sy
 80080a6:	f3bf 8f4f 	dsb	sy
 80080aa:	61bb      	str	r3, [r7, #24]
}
 80080ac:	bf00      	nop
 80080ae:	bf00      	nop
 80080b0:	e7fd      	b.n	80080ae <xStreamBufferGenericCreate+0x56>
		}
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 80080b2:	68ba      	ldr	r2, [r7, #8]
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	429a      	cmp	r2, r3
 80080b8:	d90b      	bls.n	80080d2 <xStreamBufferGenericCreate+0x7a>
	__asm volatile
 80080ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080be:	f383 8811 	msr	BASEPRI, r3
 80080c2:	f3bf 8f6f 	isb	sy
 80080c6:	f3bf 8f4f 	dsb	sy
 80080ca:	617b      	str	r3, [r7, #20]
}
 80080cc:	bf00      	nop
 80080ce:	bf00      	nop
 80080d0:	e7fd      	b.n	80080ce <xStreamBufferGenericCreate+0x76>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d101      	bne.n	80080dc <xStreamBufferGenericCreate+0x84>
		{
			xTriggerLevelBytes = ( size_t ) 1;
 80080d8:	2301      	movs	r3, #1
 80080da:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	3301      	adds	r3, #1
 80080e0:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	3324      	adds	r3, #36	@ 0x24
 80080e6:	4618      	mov	r0, r3
 80080e8:	f002 fcd0 	bl	800aa8c <pvPortMalloc>
 80080ec:	6238      	str	r0, [r7, #32]

		if( pucAllocatedMemory != NULL )
 80080ee:	6a3b      	ldr	r3, [r7, #32]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d00a      	beq.n	800810a <xStreamBufferGenericCreate+0xb2>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 80080f4:	6a3b      	ldr	r3, [r7, #32]
 80080f6:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 80080fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80080fe:	9300      	str	r3, [sp, #0]
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	68fa      	ldr	r2, [r7, #12]
 8008104:	6a38      	ldr	r0, [r7, #32]
 8008106:	f000 fac5 	bl	8008694 <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 800810a:	6a3b      	ldr	r3, [r7, #32]
	}
 800810c:	4618      	mov	r0, r3
 800810e:	3728      	adds	r7, #40	@ 0x28
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}

08008114 <xStreamBufferSpacesAvailable>:
	return xReturn;
}
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 8008114:	b480      	push	{r7}
 8008116:	b087      	sub	sp, #28
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 8008120:	693b      	ldr	r3, [r7, #16]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d10b      	bne.n	800813e <xStreamBufferSpacesAvailable+0x2a>
	__asm volatile
 8008126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800812a:	f383 8811 	msr	BASEPRI, r3
 800812e:	f3bf 8f6f 	isb	sy
 8008132:	f3bf 8f4f 	dsb	sy
 8008136:	60fb      	str	r3, [r7, #12]
}
 8008138:	bf00      	nop
 800813a:	bf00      	nop
 800813c:	e7fd      	b.n	800813a <xStreamBufferSpacesAvailable+0x26>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	689a      	ldr	r2, [r3, #8]
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4413      	add	r3, r2
 8008148:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	697a      	ldr	r2, [r7, #20]
 8008150:	1ad3      	subs	r3, r2, r3
 8008152:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	3b01      	subs	r3, #1
 8008158:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 800815a:	693b      	ldr	r3, [r7, #16]
 800815c:	689b      	ldr	r3, [r3, #8]
 800815e:	697a      	ldr	r2, [r7, #20]
 8008160:	429a      	cmp	r2, r3
 8008162:	d304      	bcc.n	800816e <xStreamBufferSpacesAvailable+0x5a>
	{
		xSpace -= pxStreamBuffer->xLength;
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	689b      	ldr	r3, [r3, #8]
 8008168:	697a      	ldr	r2, [r7, #20]
 800816a:	1ad3      	subs	r3, r2, r3
 800816c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 800816e:	697b      	ldr	r3, [r7, #20]
}
 8008170:	4618      	mov	r0, r3
 8008172:	371c      	adds	r7, #28
 8008174:	46bd      	mov	sp, r7
 8008176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817a:	4770      	bx	lr

0800817c <xStreamBufferSendFromISR>:

size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
								 const void *pvTxData,
								 size_t xDataLengthBytes,
								 BaseType_t * const pxHigherPriorityTaskWoken )
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b090      	sub	sp, #64	@ 0x40
 8008180:	af02      	add	r7, sp, #8
 8008182:	60f8      	str	r0, [r7, #12]
 8008184:	60b9      	str	r1, [r7, #8]
 8008186:	607a      	str	r2, [r7, #4]
 8008188:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	633b      	str	r3, [r7, #48]	@ 0x30
size_t xReturn, xSpace;
size_t xRequiredSpace = xDataLengthBytes;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	637b      	str	r3, [r7, #52]	@ 0x34

	configASSERT( pvTxData );
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d10b      	bne.n	80081b0 <xStreamBufferSendFromISR+0x34>
	__asm volatile
 8008198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800819c:	f383 8811 	msr	BASEPRI, r3
 80081a0:	f3bf 8f6f 	isb	sy
 80081a4:	f3bf 8f4f 	dsb	sy
 80081a8:	623b      	str	r3, [r7, #32]
}
 80081aa:	bf00      	nop
 80081ac:	bf00      	nop
 80081ae:	e7fd      	b.n	80081ac <xStreamBufferSendFromISR+0x30>
	configASSERT( pxStreamBuffer );
 80081b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d10b      	bne.n	80081ce <xStreamBufferSendFromISR+0x52>
	__asm volatile
 80081b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081ba:	f383 8811 	msr	BASEPRI, r3
 80081be:	f3bf 8f6f 	isb	sy
 80081c2:	f3bf 8f4f 	dsb	sy
 80081c6:	61fb      	str	r3, [r7, #28]
}
 80081c8:	bf00      	nop
 80081ca:	bf00      	nop
 80081cc:	e7fd      	b.n	80081ca <xStreamBufferSendFromISR+0x4e>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 80081ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d0:	7f1b      	ldrb	r3, [r3, #28]
 80081d2:	f003 0301 	and.w	r3, r3, #1
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d002      	beq.n	80081e0 <xStreamBufferSendFromISR+0x64>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 80081da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081dc:	3304      	adds	r3, #4
 80081de:	637b      	str	r3, [r7, #52]	@ 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 80081e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80081e2:	f7ff ff97 	bl	8008114 <xStreamBufferSpacesAvailable>
 80081e6:	62f8      	str	r0, [r7, #44]	@ 0x2c
	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 80081e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081ea:	9300      	str	r3, [sp, #0]
 80081ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ee:	687a      	ldr	r2, [r7, #4]
 80081f0:	68b9      	ldr	r1, [r7, #8]
 80081f2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80081f4:	f000 f835 	bl	8008262 <prvWriteMessageToBuffer>
 80081f8:	62b8      	str	r0, [r7, #40]	@ 0x28

	if( xReturn > ( size_t ) 0 )
 80081fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d02b      	beq.n	8008258 <xStreamBufferSendFromISR+0xdc>
	{
		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 8008200:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008202:	f000 fa27 	bl	8008654 <prvBytesInBuffer>
 8008206:	4602      	mov	r2, r0
 8008208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800820a:	68db      	ldr	r3, [r3, #12]
 800820c:	429a      	cmp	r2, r3
 800820e:	d323      	bcc.n	8008258 <xStreamBufferSendFromISR+0xdc>
	__asm volatile
 8008210:	f3ef 8211 	mrs	r2, BASEPRI
 8008214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008218:	f383 8811 	msr	BASEPRI, r3
 800821c:	f3bf 8f6f 	isb	sy
 8008220:	f3bf 8f4f 	dsb	sy
 8008224:	61ba      	str	r2, [r7, #24]
 8008226:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008228:	69bb      	ldr	r3, [r7, #24]
		{
			sbSEND_COMPLETE_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
 800822a:	627b      	str	r3, [r7, #36]	@ 0x24
 800822c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800822e:	691b      	ldr	r3, [r3, #16]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d00b      	beq.n	800824c <xStreamBufferSendFromISR+0xd0>
 8008234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008236:	6918      	ldr	r0, [r3, #16]
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	9300      	str	r3, [sp, #0]
 800823c:	2300      	movs	r3, #0
 800823e:	2200      	movs	r2, #0
 8008240:	2100      	movs	r1, #0
 8008242:	f001 fc3b 	bl	8009abc <xTaskGenericNotifyFromISR>
 8008246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008248:	2200      	movs	r2, #0
 800824a:	611a      	str	r2, [r3, #16]
 800824c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800824e:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	f383 8811 	msr	BASEPRI, r3
}
 8008256:	bf00      	nop
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_SEND_FROM_ISR( xStreamBuffer, xReturn );

	return xReturn;
 8008258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800825a:	4618      	mov	r0, r3
 800825c:	3738      	adds	r7, #56	@ 0x38
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}

08008262 <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 8008262:	b580      	push	{r7, lr}
 8008264:	b086      	sub	sp, #24
 8008266:	af00      	add	r7, sp, #0
 8008268:	60f8      	str	r0, [r7, #12]
 800826a:	60b9      	str	r1, [r7, #8]
 800826c:	607a      	str	r2, [r7, #4]
 800826e:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d102      	bne.n	800827c <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 8008276:	2300      	movs	r3, #0
 8008278:	617b      	str	r3, [r7, #20]
 800827a:	e01d      	b.n	80082b8 <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	7f1b      	ldrb	r3, [r3, #28]
 8008280:	f003 0301 	and.w	r3, r3, #1
 8008284:	2b00      	cmp	r3, #0
 8008286:	d108      	bne.n	800829a <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 8008288:	2301      	movs	r3, #1
 800828a:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 800828c:	687a      	ldr	r2, [r7, #4]
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	4293      	cmp	r3, r2
 8008292:	bf28      	it	cs
 8008294:	4613      	movcs	r3, r2
 8008296:	607b      	str	r3, [r7, #4]
 8008298:	e00e      	b.n	80082b8 <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 800829a:	683a      	ldr	r2, [r7, #0]
 800829c:	6a3b      	ldr	r3, [r7, #32]
 800829e:	429a      	cmp	r2, r3
 80082a0:	d308      	bcc.n	80082b4 <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 80082a2:	2301      	movs	r3, #1
 80082a4:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 80082a6:	1d3b      	adds	r3, r7, #4
 80082a8:	2204      	movs	r2, #4
 80082aa:	4619      	mov	r1, r3
 80082ac:	68f8      	ldr	r0, [r7, #12]
 80082ae:	f000 f8df 	bl	8008470 <prvWriteBytesToBuffer>
 80082b2:	e001      	b.n	80082b8 <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 80082b4:	2300      	movs	r3, #0
 80082b6:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 80082b8:	697b      	ldr	r3, [r7, #20]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d007      	beq.n	80082ce <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	461a      	mov	r2, r3
 80082c2:	68b9      	ldr	r1, [r7, #8]
 80082c4:	68f8      	ldr	r0, [r7, #12]
 80082c6:	f000 f8d3 	bl	8008470 <prvWriteBytesToBuffer>
 80082ca:	6138      	str	r0, [r7, #16]
 80082cc:	e001      	b.n	80082d2 <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 80082ce:	2300      	movs	r3, #0
 80082d0:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 80082d2:	693b      	ldr	r3, [r7, #16]
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3718      	adds	r7, #24
 80082d8:	46bd      	mov	sp, r7
 80082da:	bd80      	pop	{r7, pc}

080082dc <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b08e      	sub	sp, #56	@ 0x38
 80082e0:	af02      	add	r7, sp, #8
 80082e2:	60f8      	str	r0, [r7, #12]
 80082e4:	60b9      	str	r1, [r7, #8]
 80082e6:	607a      	str	r2, [r7, #4]
 80082e8:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 80082ee:	2300      	movs	r3, #0
 80082f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

	configASSERT( pvRxData );
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d10b      	bne.n	8008310 <xStreamBufferReceive+0x34>
	__asm volatile
 80082f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082fc:	f383 8811 	msr	BASEPRI, r3
 8008300:	f3bf 8f6f 	isb	sy
 8008304:	f3bf 8f4f 	dsb	sy
 8008308:	61fb      	str	r3, [r7, #28]
}
 800830a:	bf00      	nop
 800830c:	bf00      	nop
 800830e:	e7fd      	b.n	800830c <xStreamBufferReceive+0x30>
	configASSERT( pxStreamBuffer );
 8008310:	6a3b      	ldr	r3, [r7, #32]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d10b      	bne.n	800832e <xStreamBufferReceive+0x52>
	__asm volatile
 8008316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800831a:	f383 8811 	msr	BASEPRI, r3
 800831e:	f3bf 8f6f 	isb	sy
 8008322:	f3bf 8f4f 	dsb	sy
 8008326:	61bb      	str	r3, [r7, #24]
}
 8008328:	bf00      	nop
 800832a:	bf00      	nop
 800832c:	e7fd      	b.n	800832a <xStreamBufferReceive+0x4e>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800832e:	6a3b      	ldr	r3, [r7, #32]
 8008330:	7f1b      	ldrb	r3, [r3, #28]
 8008332:	f003 0301 	and.w	r3, r3, #1
 8008336:	2b00      	cmp	r3, #0
 8008338:	d002      	beq.n	8008340 <xStreamBufferReceive+0x64>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800833a:	2304      	movs	r3, #4
 800833c:	627b      	str	r3, [r7, #36]	@ 0x24
 800833e:	e001      	b.n	8008344 <xStreamBufferReceive+0x68>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 8008340:	2300      	movs	r3, #0
 8008342:	627b      	str	r3, [r7, #36]	@ 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d035      	beq.n	80083b6 <xStreamBufferReceive+0xda>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 800834a:	f002 fa7d 	bl	800a848 <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800834e:	6a38      	ldr	r0, [r7, #32]
 8008350:	f000 f980 	bl	8008654 <prvBytesInBuffer>
 8008354:	62b8      	str	r0, [r7, #40]	@ 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 8008356:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800835a:	429a      	cmp	r2, r3
 800835c:	d817      	bhi.n	800838e <xStreamBufferReceive+0xb2>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 800835e:	2000      	movs	r0, #0
 8008360:	f001 fc8c 	bl	8009c7c <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 8008364:	6a3b      	ldr	r3, [r7, #32]
 8008366:	691b      	ldr	r3, [r3, #16]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d00b      	beq.n	8008384 <xStreamBufferReceive+0xa8>
	__asm volatile
 800836c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008370:	f383 8811 	msr	BASEPRI, r3
 8008374:	f3bf 8f6f 	isb	sy
 8008378:	f3bf 8f4f 	dsb	sy
 800837c:	617b      	str	r3, [r7, #20]
}
 800837e:	bf00      	nop
 8008380:	bf00      	nop
 8008382:	e7fd      	b.n	8008380 <xStreamBufferReceive+0xa4>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 8008384:	f001 f8d0 	bl	8009528 <xTaskGetCurrentTaskHandle>
 8008388:	4602      	mov	r2, r0
 800838a:	6a3b      	ldr	r3, [r7, #32]
 800838c:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800838e:	f002 fa8d 	bl	800a8ac <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 8008392:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008396:	429a      	cmp	r2, r3
 8008398:	d811      	bhi.n	80083be <xStreamBufferReceive+0xe2>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	2200      	movs	r2, #0
 800839e:	2100      	movs	r1, #0
 80083a0:	2000      	movs	r0, #0
 80083a2:	f001 fa77 	bl	8009894 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 80083a6:	6a3b      	ldr	r3, [r7, #32]
 80083a8:	2200      	movs	r2, #0
 80083aa:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 80083ac:	6a38      	ldr	r0, [r7, #32]
 80083ae:	f000 f951 	bl	8008654 <prvBytesInBuffer>
 80083b2:	62b8      	str	r0, [r7, #40]	@ 0x28
 80083b4:	e003      	b.n	80083be <xStreamBufferReceive+0xe2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 80083b6:	6a38      	ldr	r0, [r7, #32]
 80083b8:	f000 f94c 	bl	8008654 <prvBytesInBuffer>
 80083bc:	62b8      	str	r0, [r7, #40]	@ 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 80083be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80083c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d91d      	bls.n	8008402 <xStreamBufferReceive+0x126>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 80083c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c8:	9300      	str	r3, [sp, #0]
 80083ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083cc:	687a      	ldr	r2, [r7, #4]
 80083ce:	68b9      	ldr	r1, [r7, #8]
 80083d0:	6a38      	ldr	r0, [r7, #32]
 80083d2:	f000 f81b 	bl	800840c <prvReadMessageFromBuffer>
 80083d6:	62f8      	str	r0, [r7, #44]	@ 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 80083d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d011      	beq.n	8008402 <xStreamBufferReceive+0x126>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 80083de:	f000 fc1b 	bl	8008c18 <vTaskSuspendAll>
 80083e2:	6a3b      	ldr	r3, [r7, #32]
 80083e4:	695b      	ldr	r3, [r3, #20]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d009      	beq.n	80083fe <xStreamBufferReceive+0x122>
 80083ea:	6a3b      	ldr	r3, [r7, #32]
 80083ec:	6958      	ldr	r0, [r3, #20]
 80083ee:	2300      	movs	r3, #0
 80083f0:	2200      	movs	r2, #0
 80083f2:	2100      	movs	r1, #0
 80083f4:	f001 faa8 	bl	8009948 <xTaskGenericNotify>
 80083f8:	6a3b      	ldr	r3, [r7, #32]
 80083fa:	2200      	movs	r2, #0
 80083fc:	615a      	str	r2, [r3, #20]
 80083fe:	f000 fc19 	bl	8008c34 <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 8008402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8008404:	4618      	mov	r0, r3
 8008406:	3730      	adds	r7, #48	@ 0x30
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}

0800840c <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b088      	sub	sp, #32
 8008410:	af00      	add	r7, sp, #0
 8008412:	60f8      	str	r0, [r7, #12]
 8008414:	60b9      	str	r1, [r7, #8]
 8008416:	607a      	str	r2, [r7, #4]
 8008418:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;
configMESSAGE_BUFFER_LENGTH_TYPE xTempNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 800841a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800841c:	2b00      	cmp	r3, #0
 800841e:	d019      	beq.n	8008454 <prvReadMessageFromBuffer+0x48>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	61bb      	str	r3, [r7, #24]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 8008426:	f107 0110 	add.w	r1, r7, #16
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800842e:	68f8      	ldr	r0, [r7, #12]
 8008430:	f000 f893 	bl	800855a <prvReadBytesFromBuffer>
		xNextMessageLength = ( size_t ) xTempNextMessageLength;
 8008434:	693b      	ldr	r3, [r7, #16]
 8008436:	61fb      	str	r3, [r7, #28]

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 8008438:	683a      	ldr	r2, [r7, #0]
 800843a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800843c:	1ad3      	subs	r3, r2, r3
 800843e:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 8008440:	69fa      	ldr	r2, [r7, #28]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	429a      	cmp	r2, r3
 8008446:	d907      	bls.n	8008458 <prvReadMessageFromBuffer+0x4c>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	69ba      	ldr	r2, [r7, #24]
 800844c:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 800844e:	2300      	movs	r3, #0
 8008450:	61fb      	str	r3, [r7, #28]
 8008452:	e001      	b.n	8008458 <prvReadMessageFromBuffer+0x4c>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	61fb      	str	r3, [r7, #28]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	69fa      	ldr	r2, [r7, #28]
 800845c:	68b9      	ldr	r1, [r7, #8]
 800845e:	68f8      	ldr	r0, [r7, #12]
 8008460:	f000 f87b 	bl	800855a <prvReadBytesFromBuffer>
 8008464:	6178      	str	r0, [r7, #20]

	return xReceivedLength;
 8008466:	697b      	ldr	r3, [r7, #20]
}
 8008468:	4618      	mov	r0, r3
 800846a:	3720      	adds	r7, #32
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}

08008470 <prvWriteBytesToBuffer>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b08a      	sub	sp, #40	@ 0x28
 8008474:	af00      	add	r7, sp, #0
 8008476:	60f8      	str	r0, [r7, #12]
 8008478:	60b9      	str	r1, [r7, #8]
 800847a:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d10b      	bne.n	800849a <prvWriteBytesToBuffer+0x2a>
	__asm volatile
 8008482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008486:	f383 8811 	msr	BASEPRI, r3
 800848a:	f3bf 8f6f 	isb	sy
 800848e:	f3bf 8f4f 	dsb	sy
 8008492:	61fb      	str	r3, [r7, #28]
}
 8008494:	bf00      	nop
 8008496:	bf00      	nop
 8008498:	e7fd      	b.n	8008496 <prvWriteBytesToBuffer+0x26>

	xNextHead = pxStreamBuffer->xHead;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	689a      	ldr	r2, [r3, #8]
 80084a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a6:	1ad3      	subs	r3, r2, r3
 80084a8:	687a      	ldr	r2, [r7, #4]
 80084aa:	4293      	cmp	r3, r2
 80084ac:	bf28      	it	cs
 80084ae:	4613      	movcs	r3, r2
 80084b0:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 80084b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084b4:	6a3b      	ldr	r3, [r7, #32]
 80084b6:	441a      	add	r2, r3
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	689b      	ldr	r3, [r3, #8]
 80084bc:	429a      	cmp	r2, r3
 80084be:	d90b      	bls.n	80084d8 <prvWriteBytesToBuffer+0x68>
	__asm volatile
 80084c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084c4:	f383 8811 	msr	BASEPRI, r3
 80084c8:	f3bf 8f6f 	isb	sy
 80084cc:	f3bf 8f4f 	dsb	sy
 80084d0:	61bb      	str	r3, [r7, #24]
}
 80084d2:	bf00      	nop
 80084d4:	bf00      	nop
 80084d6:	e7fd      	b.n	80084d4 <prvWriteBytesToBuffer+0x64>
	( void ) memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	699a      	ldr	r2, [r3, #24]
 80084dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084de:	4413      	add	r3, r2
 80084e0:	6a3a      	ldr	r2, [r7, #32]
 80084e2:	68b9      	ldr	r1, [r7, #8]
 80084e4:	4618      	mov	r0, r3
 80084e6:	f003 fab6 	bl	800ba56 <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 80084ea:	687a      	ldr	r2, [r7, #4]
 80084ec:	6a3b      	ldr	r3, [r7, #32]
 80084ee:	429a      	cmp	r2, r3
 80084f0:	d91d      	bls.n	800852e <prvWriteBytesToBuffer+0xbe>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	6a3b      	ldr	r3, [r7, #32]
 80084f6:	1ad2      	subs	r2, r2, r3
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	689b      	ldr	r3, [r3, #8]
 80084fc:	429a      	cmp	r2, r3
 80084fe:	d90b      	bls.n	8008518 <prvWriteBytesToBuffer+0xa8>
	__asm volatile
 8008500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008504:	f383 8811 	msr	BASEPRI, r3
 8008508:	f3bf 8f6f 	isb	sy
 800850c:	f3bf 8f4f 	dsb	sy
 8008510:	617b      	str	r3, [r7, #20]
}
 8008512:	bf00      	nop
 8008514:	bf00      	nop
 8008516:	e7fd      	b.n	8008514 <prvWriteBytesToBuffer+0xa4>
		( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	6998      	ldr	r0, [r3, #24]
 800851c:	68ba      	ldr	r2, [r7, #8]
 800851e:	6a3b      	ldr	r3, [r7, #32]
 8008520:	18d1      	adds	r1, r2, r3
 8008522:	687a      	ldr	r2, [r7, #4]
 8008524:	6a3b      	ldr	r3, [r7, #32]
 8008526:	1ad3      	subs	r3, r2, r3
 8008528:	461a      	mov	r2, r3
 800852a:	f003 fa94 	bl	800ba56 <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 800852e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	4413      	add	r3, r2
 8008534:	627b      	str	r3, [r7, #36]	@ 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	689b      	ldr	r3, [r3, #8]
 800853a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800853c:	429a      	cmp	r2, r3
 800853e:	d304      	bcc.n	800854a <prvWriteBytesToBuffer+0xda>
	{
		xNextHead -= pxStreamBuffer->xLength;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	689b      	ldr	r3, [r3, #8]
 8008544:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008546:	1ad3      	subs	r3, r2, r3
 8008548:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800854e:	605a      	str	r2, [r3, #4]

	return xCount;
 8008550:	687b      	ldr	r3, [r7, #4]
}
 8008552:	4618      	mov	r0, r3
 8008554:	3728      	adds	r7, #40	@ 0x28
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}

0800855a <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 800855a:	b580      	push	{r7, lr}
 800855c:	b08a      	sub	sp, #40	@ 0x28
 800855e:	af00      	add	r7, sp, #0
 8008560:	60f8      	str	r0, [r7, #12]
 8008562:	60b9      	str	r1, [r7, #8]
 8008564:	607a      	str	r2, [r7, #4]
 8008566:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 8008568:	687a      	ldr	r2, [r7, #4]
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	4293      	cmp	r3, r2
 800856e:	bf28      	it	cs
 8008570:	4613      	movcs	r3, r2
 8008572:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 8008574:	6a3b      	ldr	r3, [r7, #32]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d067      	beq.n	800864a <prvReadBytesFromBuffer+0xf0>
	{
		xNextTail = pxStreamBuffer->xTail;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	689a      	ldr	r2, [r3, #8]
 8008584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008586:	1ad3      	subs	r3, r2, r3
 8008588:	6a3a      	ldr	r2, [r7, #32]
 800858a:	4293      	cmp	r3, r2
 800858c:	bf28      	it	cs
 800858e:	4613      	movcs	r3, r2
 8008590:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 8008592:	69fa      	ldr	r2, [r7, #28]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	429a      	cmp	r2, r3
 8008598:	d90b      	bls.n	80085b2 <prvReadBytesFromBuffer+0x58>
	__asm volatile
 800859a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800859e:	f383 8811 	msr	BASEPRI, r3
 80085a2:	f3bf 8f6f 	isb	sy
 80085a6:	f3bf 8f4f 	dsb	sy
 80085aa:	61bb      	str	r3, [r7, #24]
}
 80085ac:	bf00      	nop
 80085ae:	bf00      	nop
 80085b0:	e7fd      	b.n	80085ae <prvReadBytesFromBuffer+0x54>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 80085b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085b4:	69fb      	ldr	r3, [r7, #28]
 80085b6:	441a      	add	r2, r3
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	689b      	ldr	r3, [r3, #8]
 80085bc:	429a      	cmp	r2, r3
 80085be:	d90b      	bls.n	80085d8 <prvReadBytesFromBuffer+0x7e>
	__asm volatile
 80085c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c4:	f383 8811 	msr	BASEPRI, r3
 80085c8:	f3bf 8f6f 	isb	sy
 80085cc:	f3bf 8f4f 	dsb	sy
 80085d0:	617b      	str	r3, [r7, #20]
}
 80085d2:	bf00      	nop
 80085d4:	bf00      	nop
 80085d6:	e7fd      	b.n	80085d4 <prvReadBytesFromBuffer+0x7a>
		( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	699a      	ldr	r2, [r3, #24]
 80085dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085de:	4413      	add	r3, r2
 80085e0:	69fa      	ldr	r2, [r7, #28]
 80085e2:	4619      	mov	r1, r3
 80085e4:	68b8      	ldr	r0, [r7, #8]
 80085e6:	f003 fa36 	bl	800ba56 <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 80085ea:	6a3a      	ldr	r2, [r7, #32]
 80085ec:	69fb      	ldr	r3, [r7, #28]
 80085ee:	429a      	cmp	r2, r3
 80085f0:	d91a      	bls.n	8008628 <prvReadBytesFromBuffer+0xce>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 80085f2:	6a3a      	ldr	r2, [r7, #32]
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d90b      	bls.n	8008612 <prvReadBytesFromBuffer+0xb8>
	__asm volatile
 80085fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085fe:	f383 8811 	msr	BASEPRI, r3
 8008602:	f3bf 8f6f 	isb	sy
 8008606:	f3bf 8f4f 	dsb	sy
 800860a:	613b      	str	r3, [r7, #16]
}
 800860c:	bf00      	nop
 800860e:	bf00      	nop
 8008610:	e7fd      	b.n	800860e <prvReadBytesFromBuffer+0xb4>
			( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8008612:	68ba      	ldr	r2, [r7, #8]
 8008614:	69fb      	ldr	r3, [r7, #28]
 8008616:	18d0      	adds	r0, r2, r3
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	6999      	ldr	r1, [r3, #24]
 800861c:	6a3a      	ldr	r2, [r7, #32]
 800861e:	69fb      	ldr	r3, [r7, #28]
 8008620:	1ad3      	subs	r3, r2, r3
 8008622:	461a      	mov	r2, r3
 8008624:	f003 fa17 	bl	800ba56 <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 8008628:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800862a:	6a3b      	ldr	r3, [r7, #32]
 800862c:	4413      	add	r3, r2
 800862e:	627b      	str	r3, [r7, #36]	@ 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	689b      	ldr	r3, [r3, #8]
 8008634:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008636:	429a      	cmp	r2, r3
 8008638:	d304      	bcc.n	8008644 <prvReadBytesFromBuffer+0xea>
		{
			xNextTail -= pxStreamBuffer->xLength;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	689b      	ldr	r3, [r3, #8]
 800863e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008640:	1ad3      	subs	r3, r2, r3
 8008642:	627b      	str	r3, [r7, #36]	@ 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008648:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800864a:	6a3b      	ldr	r3, [r7, #32]
}
 800864c:	4618      	mov	r0, r3
 800864e:	3728      	adds	r7, #40	@ 0x28
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 8008654:	b480      	push	{r7}
 8008656:	b085      	sub	sp, #20
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	689a      	ldr	r2, [r3, #8]
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	4413      	add	r3, r2
 8008666:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	68fa      	ldr	r2, [r7, #12]
 800866e:	1ad3      	subs	r3, r2, r3
 8008670:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	689b      	ldr	r3, [r3, #8]
 8008676:	68fa      	ldr	r2, [r7, #12]
 8008678:	429a      	cmp	r2, r3
 800867a:	d304      	bcc.n	8008686 <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	689b      	ldr	r3, [r3, #8]
 8008680:	68fa      	ldr	r2, [r7, #12]
 8008682:	1ad3      	subs	r3, r2, r3
 8008684:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 8008686:	68fb      	ldr	r3, [r7, #12]
}
 8008688:	4618      	mov	r0, r3
 800868a:	3714      	adds	r7, #20
 800868c:	46bd      	mov	sp, r7
 800868e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008692:	4770      	bx	lr

08008694 <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  uint8_t ucFlags )
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b086      	sub	sp, #24
 8008698:	af00      	add	r7, sp, #0
 800869a:	60f8      	str	r0, [r7, #12]
 800869c:	60b9      	str	r1, [r7, #8]
 800869e:	607a      	str	r2, [r7, #4]
 80086a0:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 80086a2:	2355      	movs	r3, #85	@ 0x55
 80086a4:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 80086a6:	687a      	ldr	r2, [r7, #4]
 80086a8:	6979      	ldr	r1, [r7, #20]
 80086aa:	68b8      	ldr	r0, [r7, #8]
 80086ac:	f003 f959 	bl	800b962 <memset>
 80086b0:	4602      	mov	r2, r0
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d00b      	beq.n	80086d0 <prvInitialiseNewStreamBuffer+0x3c>
	__asm volatile
 80086b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086bc:	f383 8811 	msr	BASEPRI, r3
 80086c0:	f3bf 8f6f 	isb	sy
 80086c4:	f3bf 8f4f 	dsb	sy
 80086c8:	613b      	str	r3, [r7, #16]
}
 80086ca:	bf00      	nop
 80086cc:	bf00      	nop
 80086ce:	e7fd      	b.n	80086cc <prvInitialiseNewStreamBuffer+0x38>
	} /*lint !e529 !e438 xWriteValue is only used if configASSERT() is defined. */
	#endif

	( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 80086d0:	2224      	movs	r2, #36	@ 0x24
 80086d2:	2100      	movs	r1, #0
 80086d4:	68f8      	ldr	r0, [r7, #12]
 80086d6:	f003 f944 	bl	800b962 <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	68ba      	ldr	r2, [r7, #8]
 80086de:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	687a      	ldr	r2, [r7, #4]
 80086e4:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	683a      	ldr	r2, [r7, #0]
 80086ea:	60da      	str	r2, [r3, #12]
	pxStreamBuffer->ucFlags = ucFlags;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	f897 2020 	ldrb.w	r2, [r7, #32]
 80086f2:	771a      	strb	r2, [r3, #28]
}
 80086f4:	bf00      	nop
 80086f6:	3718      	adds	r7, #24
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}

080086fc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b08e      	sub	sp, #56	@ 0x38
 8008700:	af04      	add	r7, sp, #16
 8008702:	60f8      	str	r0, [r7, #12]
 8008704:	60b9      	str	r1, [r7, #8]
 8008706:	607a      	str	r2, [r7, #4]
 8008708:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800870a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800870c:	2b00      	cmp	r3, #0
 800870e:	d10b      	bne.n	8008728 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008714:	f383 8811 	msr	BASEPRI, r3
 8008718:	f3bf 8f6f 	isb	sy
 800871c:	f3bf 8f4f 	dsb	sy
 8008720:	623b      	str	r3, [r7, #32]
}
 8008722:	bf00      	nop
 8008724:	bf00      	nop
 8008726:	e7fd      	b.n	8008724 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800872a:	2b00      	cmp	r3, #0
 800872c:	d10b      	bne.n	8008746 <xTaskCreateStatic+0x4a>
	__asm volatile
 800872e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008732:	f383 8811 	msr	BASEPRI, r3
 8008736:	f3bf 8f6f 	isb	sy
 800873a:	f3bf 8f4f 	dsb	sy
 800873e:	61fb      	str	r3, [r7, #28]
}
 8008740:	bf00      	nop
 8008742:	bf00      	nop
 8008744:	e7fd      	b.n	8008742 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008746:	235c      	movs	r3, #92	@ 0x5c
 8008748:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	2b5c      	cmp	r3, #92	@ 0x5c
 800874e:	d00b      	beq.n	8008768 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008754:	f383 8811 	msr	BASEPRI, r3
 8008758:	f3bf 8f6f 	isb	sy
 800875c:	f3bf 8f4f 	dsb	sy
 8008760:	61bb      	str	r3, [r7, #24]
}
 8008762:	bf00      	nop
 8008764:	bf00      	nop
 8008766:	e7fd      	b.n	8008764 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008768:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800876a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800876c:	2b00      	cmp	r3, #0
 800876e:	d01e      	beq.n	80087ae <xTaskCreateStatic+0xb2>
 8008770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008772:	2b00      	cmp	r3, #0
 8008774:	d01b      	beq.n	80087ae <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008778:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800877a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800877c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800877e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008782:	2202      	movs	r2, #2
 8008784:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008788:	2300      	movs	r3, #0
 800878a:	9303      	str	r3, [sp, #12]
 800878c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800878e:	9302      	str	r3, [sp, #8]
 8008790:	f107 0314 	add.w	r3, r7, #20
 8008794:	9301      	str	r3, [sp, #4]
 8008796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008798:	9300      	str	r3, [sp, #0]
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	687a      	ldr	r2, [r7, #4]
 800879e:	68b9      	ldr	r1, [r7, #8]
 80087a0:	68f8      	ldr	r0, [r7, #12]
 80087a2:	f000 f850 	bl	8008846 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80087a6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80087a8:	f000 f8de 	bl	8008968 <prvAddNewTaskToReadyList>
 80087ac:	e001      	b.n	80087b2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80087ae:	2300      	movs	r3, #0
 80087b0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80087b2:	697b      	ldr	r3, [r7, #20]
	}
 80087b4:	4618      	mov	r0, r3
 80087b6:	3728      	adds	r7, #40	@ 0x28
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bd80      	pop	{r7, pc}

080087bc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b08c      	sub	sp, #48	@ 0x30
 80087c0:	af04      	add	r7, sp, #16
 80087c2:	60f8      	str	r0, [r7, #12]
 80087c4:	60b9      	str	r1, [r7, #8]
 80087c6:	603b      	str	r3, [r7, #0]
 80087c8:	4613      	mov	r3, r2
 80087ca:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80087cc:	88fb      	ldrh	r3, [r7, #6]
 80087ce:	009b      	lsls	r3, r3, #2
 80087d0:	4618      	mov	r0, r3
 80087d2:	f002 f95b 	bl	800aa8c <pvPortMalloc>
 80087d6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d00e      	beq.n	80087fc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80087de:	205c      	movs	r0, #92	@ 0x5c
 80087e0:	f002 f954 	bl	800aa8c <pvPortMalloc>
 80087e4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80087e6:	69fb      	ldr	r3, [r7, #28]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d003      	beq.n	80087f4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80087ec:	69fb      	ldr	r3, [r7, #28]
 80087ee:	697a      	ldr	r2, [r7, #20]
 80087f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80087f2:	e005      	b.n	8008800 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80087f4:	6978      	ldr	r0, [r7, #20]
 80087f6:	f002 fa17 	bl	800ac28 <vPortFree>
 80087fa:	e001      	b.n	8008800 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80087fc:	2300      	movs	r3, #0
 80087fe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008800:	69fb      	ldr	r3, [r7, #28]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d017      	beq.n	8008836 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008806:	69fb      	ldr	r3, [r7, #28]
 8008808:	2200      	movs	r2, #0
 800880a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800880e:	88fa      	ldrh	r2, [r7, #6]
 8008810:	2300      	movs	r3, #0
 8008812:	9303      	str	r3, [sp, #12]
 8008814:	69fb      	ldr	r3, [r7, #28]
 8008816:	9302      	str	r3, [sp, #8]
 8008818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800881a:	9301      	str	r3, [sp, #4]
 800881c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800881e:	9300      	str	r3, [sp, #0]
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	68b9      	ldr	r1, [r7, #8]
 8008824:	68f8      	ldr	r0, [r7, #12]
 8008826:	f000 f80e 	bl	8008846 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800882a:	69f8      	ldr	r0, [r7, #28]
 800882c:	f000 f89c 	bl	8008968 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008830:	2301      	movs	r3, #1
 8008832:	61bb      	str	r3, [r7, #24]
 8008834:	e002      	b.n	800883c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008836:	f04f 33ff 	mov.w	r3, #4294967295
 800883a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800883c:	69bb      	ldr	r3, [r7, #24]
	}
 800883e:	4618      	mov	r0, r3
 8008840:	3720      	adds	r7, #32
 8008842:	46bd      	mov	sp, r7
 8008844:	bd80      	pop	{r7, pc}

08008846 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008846:	b580      	push	{r7, lr}
 8008848:	b088      	sub	sp, #32
 800884a:	af00      	add	r7, sp, #0
 800884c:	60f8      	str	r0, [r7, #12]
 800884e:	60b9      	str	r1, [r7, #8]
 8008850:	607a      	str	r2, [r7, #4]
 8008852:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008856:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	009b      	lsls	r3, r3, #2
 800885c:	461a      	mov	r2, r3
 800885e:	21a5      	movs	r1, #165	@ 0xa5
 8008860:	f003 f87f 	bl	800b962 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008866:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800886e:	3b01      	subs	r3, #1
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	4413      	add	r3, r2
 8008874:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008876:	69bb      	ldr	r3, [r7, #24]
 8008878:	f023 0307 	bic.w	r3, r3, #7
 800887c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800887e:	69bb      	ldr	r3, [r7, #24]
 8008880:	f003 0307 	and.w	r3, r3, #7
 8008884:	2b00      	cmp	r3, #0
 8008886:	d00b      	beq.n	80088a0 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800888c:	f383 8811 	msr	BASEPRI, r3
 8008890:	f3bf 8f6f 	isb	sy
 8008894:	f3bf 8f4f 	dsb	sy
 8008898:	617b      	str	r3, [r7, #20]
}
 800889a:	bf00      	nop
 800889c:	bf00      	nop
 800889e:	e7fd      	b.n	800889c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d01f      	beq.n	80088e6 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80088a6:	2300      	movs	r3, #0
 80088a8:	61fb      	str	r3, [r7, #28]
 80088aa:	e012      	b.n	80088d2 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80088ac:	68ba      	ldr	r2, [r7, #8]
 80088ae:	69fb      	ldr	r3, [r7, #28]
 80088b0:	4413      	add	r3, r2
 80088b2:	7819      	ldrb	r1, [r3, #0]
 80088b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088b6:	69fb      	ldr	r3, [r7, #28]
 80088b8:	4413      	add	r3, r2
 80088ba:	3334      	adds	r3, #52	@ 0x34
 80088bc:	460a      	mov	r2, r1
 80088be:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80088c0:	68ba      	ldr	r2, [r7, #8]
 80088c2:	69fb      	ldr	r3, [r7, #28]
 80088c4:	4413      	add	r3, r2
 80088c6:	781b      	ldrb	r3, [r3, #0]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d006      	beq.n	80088da <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80088cc:	69fb      	ldr	r3, [r7, #28]
 80088ce:	3301      	adds	r3, #1
 80088d0:	61fb      	str	r3, [r7, #28]
 80088d2:	69fb      	ldr	r3, [r7, #28]
 80088d4:	2b0f      	cmp	r3, #15
 80088d6:	d9e9      	bls.n	80088ac <prvInitialiseNewTask+0x66>
 80088d8:	e000      	b.n	80088dc <prvInitialiseNewTask+0x96>
			{
				break;
 80088da:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80088dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088de:	2200      	movs	r2, #0
 80088e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80088e4:	e003      	b.n	80088ee <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80088e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088e8:	2200      	movs	r2, #0
 80088ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80088ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088f0:	2b37      	cmp	r3, #55	@ 0x37
 80088f2:	d901      	bls.n	80088f8 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80088f4:	2337      	movs	r3, #55	@ 0x37
 80088f6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80088f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80088fc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80088fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008900:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008902:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008906:	2200      	movs	r2, #0
 8008908:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800890a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800890c:	3304      	adds	r3, #4
 800890e:	4618      	mov	r0, r3
 8008910:	f7fe fab0 	bl	8006e74 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008916:	3318      	adds	r3, #24
 8008918:	4618      	mov	r0, r3
 800891a:	f7fe faab 	bl	8006e74 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800891e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008920:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008922:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008926:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800892a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800892c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800892e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008930:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008932:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008936:	2200      	movs	r2, #0
 8008938:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800893a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800893c:	2200      	movs	r2, #0
 800893e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008942:	683a      	ldr	r2, [r7, #0]
 8008944:	68f9      	ldr	r1, [r7, #12]
 8008946:	69b8      	ldr	r0, [r7, #24]
 8008948:	f001 fe4c 	bl	800a5e4 <pxPortInitialiseStack>
 800894c:	4602      	mov	r2, r0
 800894e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008950:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008954:	2b00      	cmp	r3, #0
 8008956:	d002      	beq.n	800895e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800895a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800895c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800895e:	bf00      	nop
 8008960:	3720      	adds	r7, #32
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}
	...

08008968 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b082      	sub	sp, #8
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008970:	f001 ff6a 	bl	800a848 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008974:	4b2d      	ldr	r3, [pc, #180]	@ (8008a2c <prvAddNewTaskToReadyList+0xc4>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	3301      	adds	r3, #1
 800897a:	4a2c      	ldr	r2, [pc, #176]	@ (8008a2c <prvAddNewTaskToReadyList+0xc4>)
 800897c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800897e:	4b2c      	ldr	r3, [pc, #176]	@ (8008a30 <prvAddNewTaskToReadyList+0xc8>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d109      	bne.n	800899a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008986:	4a2a      	ldr	r2, [pc, #168]	@ (8008a30 <prvAddNewTaskToReadyList+0xc8>)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800898c:	4b27      	ldr	r3, [pc, #156]	@ (8008a2c <prvAddNewTaskToReadyList+0xc4>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	2b01      	cmp	r3, #1
 8008992:	d110      	bne.n	80089b6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008994:	f000 fd0a 	bl	80093ac <prvInitialiseTaskLists>
 8008998:	e00d      	b.n	80089b6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800899a:	4b26      	ldr	r3, [pc, #152]	@ (8008a34 <prvAddNewTaskToReadyList+0xcc>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d109      	bne.n	80089b6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80089a2:	4b23      	ldr	r3, [pc, #140]	@ (8008a30 <prvAddNewTaskToReadyList+0xc8>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d802      	bhi.n	80089b6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80089b0:	4a1f      	ldr	r2, [pc, #124]	@ (8008a30 <prvAddNewTaskToReadyList+0xc8>)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80089b6:	4b20      	ldr	r3, [pc, #128]	@ (8008a38 <prvAddNewTaskToReadyList+0xd0>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	3301      	adds	r3, #1
 80089bc:	4a1e      	ldr	r2, [pc, #120]	@ (8008a38 <prvAddNewTaskToReadyList+0xd0>)
 80089be:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80089c0:	4b1d      	ldr	r3, [pc, #116]	@ (8008a38 <prvAddNewTaskToReadyList+0xd0>)
 80089c2:	681a      	ldr	r2, [r3, #0]
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089cc:	4b1b      	ldr	r3, [pc, #108]	@ (8008a3c <prvAddNewTaskToReadyList+0xd4>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	429a      	cmp	r2, r3
 80089d2:	d903      	bls.n	80089dc <prvAddNewTaskToReadyList+0x74>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089d8:	4a18      	ldr	r2, [pc, #96]	@ (8008a3c <prvAddNewTaskToReadyList+0xd4>)
 80089da:	6013      	str	r3, [r2, #0]
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089e0:	4613      	mov	r3, r2
 80089e2:	009b      	lsls	r3, r3, #2
 80089e4:	4413      	add	r3, r2
 80089e6:	009b      	lsls	r3, r3, #2
 80089e8:	4a15      	ldr	r2, [pc, #84]	@ (8008a40 <prvAddNewTaskToReadyList+0xd8>)
 80089ea:	441a      	add	r2, r3
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	3304      	adds	r3, #4
 80089f0:	4619      	mov	r1, r3
 80089f2:	4610      	mov	r0, r2
 80089f4:	f7fe fa4b 	bl	8006e8e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80089f8:	f001 ff58 	bl	800a8ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80089fc:	4b0d      	ldr	r3, [pc, #52]	@ (8008a34 <prvAddNewTaskToReadyList+0xcc>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d00e      	beq.n	8008a22 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008a04:	4b0a      	ldr	r3, [pc, #40]	@ (8008a30 <prvAddNewTaskToReadyList+0xc8>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a0e:	429a      	cmp	r2, r3
 8008a10:	d207      	bcs.n	8008a22 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008a12:	4b0c      	ldr	r3, [pc, #48]	@ (8008a44 <prvAddNewTaskToReadyList+0xdc>)
 8008a14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a18:	601a      	str	r2, [r3, #0]
 8008a1a:	f3bf 8f4f 	dsb	sy
 8008a1e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a22:	bf00      	nop
 8008a24:	3708      	adds	r7, #8
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}
 8008a2a:	bf00      	nop
 8008a2c:	200033b4 	.word	0x200033b4
 8008a30:	20002ee0 	.word	0x20002ee0
 8008a34:	200033c0 	.word	0x200033c0
 8008a38:	200033d0 	.word	0x200033d0
 8008a3c:	200033bc 	.word	0x200033bc
 8008a40:	20002ee4 	.word	0x20002ee4
 8008a44:	e000ed04 	.word	0xe000ed04

08008a48 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b08a      	sub	sp, #40	@ 0x28
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
 8008a50:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8008a52:	2300      	movs	r3, #0
 8008a54:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d10b      	bne.n	8008a74 <vTaskDelayUntil+0x2c>
	__asm volatile
 8008a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a60:	f383 8811 	msr	BASEPRI, r3
 8008a64:	f3bf 8f6f 	isb	sy
 8008a68:	f3bf 8f4f 	dsb	sy
 8008a6c:	617b      	str	r3, [r7, #20]
}
 8008a6e:	bf00      	nop
 8008a70:	bf00      	nop
 8008a72:	e7fd      	b.n	8008a70 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d10b      	bne.n	8008a92 <vTaskDelayUntil+0x4a>
	__asm volatile
 8008a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a7e:	f383 8811 	msr	BASEPRI, r3
 8008a82:	f3bf 8f6f 	isb	sy
 8008a86:	f3bf 8f4f 	dsb	sy
 8008a8a:	613b      	str	r3, [r7, #16]
}
 8008a8c:	bf00      	nop
 8008a8e:	bf00      	nop
 8008a90:	e7fd      	b.n	8008a8e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8008a92:	4b2a      	ldr	r3, [pc, #168]	@ (8008b3c <vTaskDelayUntil+0xf4>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d00b      	beq.n	8008ab2 <vTaskDelayUntil+0x6a>
	__asm volatile
 8008a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a9e:	f383 8811 	msr	BASEPRI, r3
 8008aa2:	f3bf 8f6f 	isb	sy
 8008aa6:	f3bf 8f4f 	dsb	sy
 8008aaa:	60fb      	str	r3, [r7, #12]
}
 8008aac:	bf00      	nop
 8008aae:	bf00      	nop
 8008ab0:	e7fd      	b.n	8008aae <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8008ab2:	f000 f8b1 	bl	8008c18 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8008ab6:	4b22      	ldr	r3, [pc, #136]	@ (8008b40 <vTaskDelayUntil+0xf8>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	683a      	ldr	r2, [r7, #0]
 8008ac2:	4413      	add	r3, r2
 8008ac4:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	6a3a      	ldr	r2, [r7, #32]
 8008acc:	429a      	cmp	r2, r3
 8008ace:	d20b      	bcs.n	8008ae8 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	69fa      	ldr	r2, [r7, #28]
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d211      	bcs.n	8008afe <vTaskDelayUntil+0xb6>
 8008ada:	69fa      	ldr	r2, [r7, #28]
 8008adc:	6a3b      	ldr	r3, [r7, #32]
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	d90d      	bls.n	8008afe <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8008ae2:	2301      	movs	r3, #1
 8008ae4:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ae6:	e00a      	b.n	8008afe <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	69fa      	ldr	r2, [r7, #28]
 8008aee:	429a      	cmp	r2, r3
 8008af0:	d303      	bcc.n	8008afa <vTaskDelayUntil+0xb2>
 8008af2:	69fa      	ldr	r2, [r7, #28]
 8008af4:	6a3b      	ldr	r3, [r7, #32]
 8008af6:	429a      	cmp	r2, r3
 8008af8:	d901      	bls.n	8008afe <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8008afa:	2301      	movs	r3, #1
 8008afc:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	69fa      	ldr	r2, [r7, #28]
 8008b02:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8008b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d006      	beq.n	8008b18 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8008b0a:	69fa      	ldr	r2, [r7, #28]
 8008b0c:	6a3b      	ldr	r3, [r7, #32]
 8008b0e:	1ad3      	subs	r3, r2, r3
 8008b10:	2100      	movs	r1, #0
 8008b12:	4618      	mov	r0, r3
 8008b14:	f001 f8d8 	bl	8009cc8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8008b18:	f000 f88c 	bl	8008c34 <xTaskResumeAll>
 8008b1c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008b1e:	69bb      	ldr	r3, [r7, #24]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d107      	bne.n	8008b34 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8008b24:	4b07      	ldr	r3, [pc, #28]	@ (8008b44 <vTaskDelayUntil+0xfc>)
 8008b26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b2a:	601a      	str	r2, [r3, #0]
 8008b2c:	f3bf 8f4f 	dsb	sy
 8008b30:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008b34:	bf00      	nop
 8008b36:	3728      	adds	r7, #40	@ 0x28
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bd80      	pop	{r7, pc}
 8008b3c:	200033dc 	.word	0x200033dc
 8008b40:	200033b8 	.word	0x200033b8
 8008b44:	e000ed04 	.word	0xe000ed04

08008b48 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b08a      	sub	sp, #40	@ 0x28
 8008b4c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008b4e:	2300      	movs	r3, #0
 8008b50:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008b52:	2300      	movs	r3, #0
 8008b54:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008b56:	463a      	mov	r2, r7
 8008b58:	1d39      	adds	r1, r7, #4
 8008b5a:	f107 0308 	add.w	r3, r7, #8
 8008b5e:	4618      	mov	r0, r3
 8008b60:	f7fd fec0 	bl	80068e4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008b64:	6839      	ldr	r1, [r7, #0]
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	68ba      	ldr	r2, [r7, #8]
 8008b6a:	9202      	str	r2, [sp, #8]
 8008b6c:	9301      	str	r3, [sp, #4]
 8008b6e:	2300      	movs	r3, #0
 8008b70:	9300      	str	r3, [sp, #0]
 8008b72:	2300      	movs	r3, #0
 8008b74:	460a      	mov	r2, r1
 8008b76:	4922      	ldr	r1, [pc, #136]	@ (8008c00 <vTaskStartScheduler+0xb8>)
 8008b78:	4822      	ldr	r0, [pc, #136]	@ (8008c04 <vTaskStartScheduler+0xbc>)
 8008b7a:	f7ff fdbf 	bl	80086fc <xTaskCreateStatic>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	4a21      	ldr	r2, [pc, #132]	@ (8008c08 <vTaskStartScheduler+0xc0>)
 8008b82:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008b84:	4b20      	ldr	r3, [pc, #128]	@ (8008c08 <vTaskStartScheduler+0xc0>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d002      	beq.n	8008b92 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	617b      	str	r3, [r7, #20]
 8008b90:	e001      	b.n	8008b96 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008b92:	2300      	movs	r3, #0
 8008b94:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	2b01      	cmp	r3, #1
 8008b9a:	d102      	bne.n	8008ba2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008b9c:	f001 f8e8 	bl	8009d70 <xTimerCreateTimerTask>
 8008ba0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008ba2:	697b      	ldr	r3, [r7, #20]
 8008ba4:	2b01      	cmp	r3, #1
 8008ba6:	d116      	bne.n	8008bd6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8008ba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bac:	f383 8811 	msr	BASEPRI, r3
 8008bb0:	f3bf 8f6f 	isb	sy
 8008bb4:	f3bf 8f4f 	dsb	sy
 8008bb8:	613b      	str	r3, [r7, #16]
}
 8008bba:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008bbc:	4b13      	ldr	r3, [pc, #76]	@ (8008c0c <vTaskStartScheduler+0xc4>)
 8008bbe:	f04f 32ff 	mov.w	r2, #4294967295
 8008bc2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008bc4:	4b12      	ldr	r3, [pc, #72]	@ (8008c10 <vTaskStartScheduler+0xc8>)
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008bca:	4b12      	ldr	r3, [pc, #72]	@ (8008c14 <vTaskStartScheduler+0xcc>)
 8008bcc:	2200      	movs	r2, #0
 8008bce:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008bd0:	f001 fd96 	bl	800a700 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008bd4:	e00f      	b.n	8008bf6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008bd6:	697b      	ldr	r3, [r7, #20]
 8008bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bdc:	d10b      	bne.n	8008bf6 <vTaskStartScheduler+0xae>
	__asm volatile
 8008bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008be2:	f383 8811 	msr	BASEPRI, r3
 8008be6:	f3bf 8f6f 	isb	sy
 8008bea:	f3bf 8f4f 	dsb	sy
 8008bee:	60fb      	str	r3, [r7, #12]
}
 8008bf0:	bf00      	nop
 8008bf2:	bf00      	nop
 8008bf4:	e7fd      	b.n	8008bf2 <vTaskStartScheduler+0xaa>
}
 8008bf6:	bf00      	nop
 8008bf8:	3718      	adds	r7, #24
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}
 8008bfe:	bf00      	nop
 8008c00:	0800df54 	.word	0x0800df54
 8008c04:	0800937d 	.word	0x0800937d
 8008c08:	200033d8 	.word	0x200033d8
 8008c0c:	200033d4 	.word	0x200033d4
 8008c10:	200033c0 	.word	0x200033c0
 8008c14:	200033b8 	.word	0x200033b8

08008c18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008c18:	b480      	push	{r7}
 8008c1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008c1c:	4b04      	ldr	r3, [pc, #16]	@ (8008c30 <vTaskSuspendAll+0x18>)
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	3301      	adds	r3, #1
 8008c22:	4a03      	ldr	r2, [pc, #12]	@ (8008c30 <vTaskSuspendAll+0x18>)
 8008c24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008c26:	bf00      	nop
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2e:	4770      	bx	lr
 8008c30:	200033dc 	.word	0x200033dc

08008c34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b084      	sub	sp, #16
 8008c38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008c3e:	2300      	movs	r3, #0
 8008c40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008c42:	4b42      	ldr	r3, [pc, #264]	@ (8008d4c <xTaskResumeAll+0x118>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d10b      	bne.n	8008c62 <xTaskResumeAll+0x2e>
	__asm volatile
 8008c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c4e:	f383 8811 	msr	BASEPRI, r3
 8008c52:	f3bf 8f6f 	isb	sy
 8008c56:	f3bf 8f4f 	dsb	sy
 8008c5a:	603b      	str	r3, [r7, #0]
}
 8008c5c:	bf00      	nop
 8008c5e:	bf00      	nop
 8008c60:	e7fd      	b.n	8008c5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008c62:	f001 fdf1 	bl	800a848 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008c66:	4b39      	ldr	r3, [pc, #228]	@ (8008d4c <xTaskResumeAll+0x118>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	3b01      	subs	r3, #1
 8008c6c:	4a37      	ldr	r2, [pc, #220]	@ (8008d4c <xTaskResumeAll+0x118>)
 8008c6e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c70:	4b36      	ldr	r3, [pc, #216]	@ (8008d4c <xTaskResumeAll+0x118>)
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d162      	bne.n	8008d3e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008c78:	4b35      	ldr	r3, [pc, #212]	@ (8008d50 <xTaskResumeAll+0x11c>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d05e      	beq.n	8008d3e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008c80:	e02f      	b.n	8008ce2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c82:	4b34      	ldr	r3, [pc, #208]	@ (8008d54 <xTaskResumeAll+0x120>)
 8008c84:	68db      	ldr	r3, [r3, #12]
 8008c86:	68db      	ldr	r3, [r3, #12]
 8008c88:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	3318      	adds	r3, #24
 8008c8e:	4618      	mov	r0, r3
 8008c90:	f7fe f95a 	bl	8006f48 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	3304      	adds	r3, #4
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f7fe f955 	bl	8006f48 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ca2:	4b2d      	ldr	r3, [pc, #180]	@ (8008d58 <xTaskResumeAll+0x124>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d903      	bls.n	8008cb2 <xTaskResumeAll+0x7e>
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cae:	4a2a      	ldr	r2, [pc, #168]	@ (8008d58 <xTaskResumeAll+0x124>)
 8008cb0:	6013      	str	r3, [r2, #0]
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cb6:	4613      	mov	r3, r2
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	4413      	add	r3, r2
 8008cbc:	009b      	lsls	r3, r3, #2
 8008cbe:	4a27      	ldr	r2, [pc, #156]	@ (8008d5c <xTaskResumeAll+0x128>)
 8008cc0:	441a      	add	r2, r3
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	3304      	adds	r3, #4
 8008cc6:	4619      	mov	r1, r3
 8008cc8:	4610      	mov	r0, r2
 8008cca:	f7fe f8e0 	bl	8006e8e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cd2:	4b23      	ldr	r3, [pc, #140]	@ (8008d60 <xTaskResumeAll+0x12c>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	d302      	bcc.n	8008ce2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008cdc:	4b21      	ldr	r3, [pc, #132]	@ (8008d64 <xTaskResumeAll+0x130>)
 8008cde:	2201      	movs	r2, #1
 8008ce0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8008d54 <xTaskResumeAll+0x120>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d1cb      	bne.n	8008c82 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d001      	beq.n	8008cf4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008cf0:	f000 fbfa 	bl	80094e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008cf4:	4b1c      	ldr	r3, [pc, #112]	@ (8008d68 <xTaskResumeAll+0x134>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d010      	beq.n	8008d22 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008d00:	f000 f846 	bl	8008d90 <xTaskIncrementTick>
 8008d04:	4603      	mov	r3, r0
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d002      	beq.n	8008d10 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008d0a:	4b16      	ldr	r3, [pc, #88]	@ (8008d64 <xTaskResumeAll+0x130>)
 8008d0c:	2201      	movs	r2, #1
 8008d0e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	3b01      	subs	r3, #1
 8008d14:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d1f1      	bne.n	8008d00 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008d1c:	4b12      	ldr	r3, [pc, #72]	@ (8008d68 <xTaskResumeAll+0x134>)
 8008d1e:	2200      	movs	r2, #0
 8008d20:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008d22:	4b10      	ldr	r3, [pc, #64]	@ (8008d64 <xTaskResumeAll+0x130>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d009      	beq.n	8008d3e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008d2e:	4b0f      	ldr	r3, [pc, #60]	@ (8008d6c <xTaskResumeAll+0x138>)
 8008d30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d34:	601a      	str	r2, [r3, #0]
 8008d36:	f3bf 8f4f 	dsb	sy
 8008d3a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008d3e:	f001 fdb5 	bl	800a8ac <vPortExitCritical>

	return xAlreadyYielded;
 8008d42:	68bb      	ldr	r3, [r7, #8]
}
 8008d44:	4618      	mov	r0, r3
 8008d46:	3710      	adds	r7, #16
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd80      	pop	{r7, pc}
 8008d4c:	200033dc 	.word	0x200033dc
 8008d50:	200033b4 	.word	0x200033b4
 8008d54:	20003374 	.word	0x20003374
 8008d58:	200033bc 	.word	0x200033bc
 8008d5c:	20002ee4 	.word	0x20002ee4
 8008d60:	20002ee0 	.word	0x20002ee0
 8008d64:	200033c8 	.word	0x200033c8
 8008d68:	200033c4 	.word	0x200033c4
 8008d6c:	e000ed04 	.word	0xe000ed04

08008d70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008d70:	b480      	push	{r7}
 8008d72:	b083      	sub	sp, #12
 8008d74:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008d76:	4b05      	ldr	r3, [pc, #20]	@ (8008d8c <xTaskGetTickCount+0x1c>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008d7c:	687b      	ldr	r3, [r7, #4]
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	370c      	adds	r7, #12
 8008d82:	46bd      	mov	sp, r7
 8008d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d88:	4770      	bx	lr
 8008d8a:	bf00      	nop
 8008d8c:	200033b8 	.word	0x200033b8

08008d90 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b086      	sub	sp, #24
 8008d94:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008d96:	2300      	movs	r3, #0
 8008d98:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d9a:	4b4f      	ldr	r3, [pc, #316]	@ (8008ed8 <xTaskIncrementTick+0x148>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	f040 8090 	bne.w	8008ec4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008da4:	4b4d      	ldr	r3, [pc, #308]	@ (8008edc <xTaskIncrementTick+0x14c>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	3301      	adds	r3, #1
 8008daa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008dac:	4a4b      	ldr	r2, [pc, #300]	@ (8008edc <xTaskIncrementTick+0x14c>)
 8008dae:	693b      	ldr	r3, [r7, #16]
 8008db0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008db2:	693b      	ldr	r3, [r7, #16]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d121      	bne.n	8008dfc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008db8:	4b49      	ldr	r3, [pc, #292]	@ (8008ee0 <xTaskIncrementTick+0x150>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d00b      	beq.n	8008dda <xTaskIncrementTick+0x4a>
	__asm volatile
 8008dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dc6:	f383 8811 	msr	BASEPRI, r3
 8008dca:	f3bf 8f6f 	isb	sy
 8008dce:	f3bf 8f4f 	dsb	sy
 8008dd2:	603b      	str	r3, [r7, #0]
}
 8008dd4:	bf00      	nop
 8008dd6:	bf00      	nop
 8008dd8:	e7fd      	b.n	8008dd6 <xTaskIncrementTick+0x46>
 8008dda:	4b41      	ldr	r3, [pc, #260]	@ (8008ee0 <xTaskIncrementTick+0x150>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	60fb      	str	r3, [r7, #12]
 8008de0:	4b40      	ldr	r3, [pc, #256]	@ (8008ee4 <xTaskIncrementTick+0x154>)
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	4a3e      	ldr	r2, [pc, #248]	@ (8008ee0 <xTaskIncrementTick+0x150>)
 8008de6:	6013      	str	r3, [r2, #0]
 8008de8:	4a3e      	ldr	r2, [pc, #248]	@ (8008ee4 <xTaskIncrementTick+0x154>)
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	6013      	str	r3, [r2, #0]
 8008dee:	4b3e      	ldr	r3, [pc, #248]	@ (8008ee8 <xTaskIncrementTick+0x158>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	3301      	adds	r3, #1
 8008df4:	4a3c      	ldr	r2, [pc, #240]	@ (8008ee8 <xTaskIncrementTick+0x158>)
 8008df6:	6013      	str	r3, [r2, #0]
 8008df8:	f000 fb76 	bl	80094e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008dfc:	4b3b      	ldr	r3, [pc, #236]	@ (8008eec <xTaskIncrementTick+0x15c>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	693a      	ldr	r2, [r7, #16]
 8008e02:	429a      	cmp	r2, r3
 8008e04:	d349      	bcc.n	8008e9a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008e06:	4b36      	ldr	r3, [pc, #216]	@ (8008ee0 <xTaskIncrementTick+0x150>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d104      	bne.n	8008e1a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e10:	4b36      	ldr	r3, [pc, #216]	@ (8008eec <xTaskIncrementTick+0x15c>)
 8008e12:	f04f 32ff 	mov.w	r2, #4294967295
 8008e16:	601a      	str	r2, [r3, #0]
					break;
 8008e18:	e03f      	b.n	8008e9a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e1a:	4b31      	ldr	r3, [pc, #196]	@ (8008ee0 <xTaskIncrementTick+0x150>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	68db      	ldr	r3, [r3, #12]
 8008e20:	68db      	ldr	r3, [r3, #12]
 8008e22:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	685b      	ldr	r3, [r3, #4]
 8008e28:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008e2a:	693a      	ldr	r2, [r7, #16]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	d203      	bcs.n	8008e3a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008e32:	4a2e      	ldr	r2, [pc, #184]	@ (8008eec <xTaskIncrementTick+0x15c>)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008e38:	e02f      	b.n	8008e9a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	3304      	adds	r3, #4
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f7fe f882 	bl	8006f48 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d004      	beq.n	8008e56 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	3318      	adds	r3, #24
 8008e50:	4618      	mov	r0, r3
 8008e52:	f7fe f879 	bl	8006f48 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e5a:	4b25      	ldr	r3, [pc, #148]	@ (8008ef0 <xTaskIncrementTick+0x160>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	429a      	cmp	r2, r3
 8008e60:	d903      	bls.n	8008e6a <xTaskIncrementTick+0xda>
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e66:	4a22      	ldr	r2, [pc, #136]	@ (8008ef0 <xTaskIncrementTick+0x160>)
 8008e68:	6013      	str	r3, [r2, #0]
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e6e:	4613      	mov	r3, r2
 8008e70:	009b      	lsls	r3, r3, #2
 8008e72:	4413      	add	r3, r2
 8008e74:	009b      	lsls	r3, r3, #2
 8008e76:	4a1f      	ldr	r2, [pc, #124]	@ (8008ef4 <xTaskIncrementTick+0x164>)
 8008e78:	441a      	add	r2, r3
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	3304      	adds	r3, #4
 8008e7e:	4619      	mov	r1, r3
 8008e80:	4610      	mov	r0, r2
 8008e82:	f7fe f804 	bl	8006e8e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e8a:	4b1b      	ldr	r3, [pc, #108]	@ (8008ef8 <xTaskIncrementTick+0x168>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e90:	429a      	cmp	r2, r3
 8008e92:	d3b8      	bcc.n	8008e06 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008e94:	2301      	movs	r3, #1
 8008e96:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008e98:	e7b5      	b.n	8008e06 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008e9a:	4b17      	ldr	r3, [pc, #92]	@ (8008ef8 <xTaskIncrementTick+0x168>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ea0:	4914      	ldr	r1, [pc, #80]	@ (8008ef4 <xTaskIncrementTick+0x164>)
 8008ea2:	4613      	mov	r3, r2
 8008ea4:	009b      	lsls	r3, r3, #2
 8008ea6:	4413      	add	r3, r2
 8008ea8:	009b      	lsls	r3, r3, #2
 8008eaa:	440b      	add	r3, r1
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	2b01      	cmp	r3, #1
 8008eb0:	d901      	bls.n	8008eb6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008eb6:	4b11      	ldr	r3, [pc, #68]	@ (8008efc <xTaskIncrementTick+0x16c>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d007      	beq.n	8008ece <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	617b      	str	r3, [r7, #20]
 8008ec2:	e004      	b.n	8008ece <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8008f00 <xTaskIncrementTick+0x170>)
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	3301      	adds	r3, #1
 8008eca:	4a0d      	ldr	r2, [pc, #52]	@ (8008f00 <xTaskIncrementTick+0x170>)
 8008ecc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008ece:	697b      	ldr	r3, [r7, #20]
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3718      	adds	r7, #24
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}
 8008ed8:	200033dc 	.word	0x200033dc
 8008edc:	200033b8 	.word	0x200033b8
 8008ee0:	2000336c 	.word	0x2000336c
 8008ee4:	20003370 	.word	0x20003370
 8008ee8:	200033cc 	.word	0x200033cc
 8008eec:	200033d4 	.word	0x200033d4
 8008ef0:	200033bc 	.word	0x200033bc
 8008ef4:	20002ee4 	.word	0x20002ee4
 8008ef8:	20002ee0 	.word	0x20002ee0
 8008efc:	200033c8 	.word	0x200033c8
 8008f00:	200033c4 	.word	0x200033c4

08008f04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008f04:	b480      	push	{r7}
 8008f06:	b085      	sub	sp, #20
 8008f08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008f0a:	4b28      	ldr	r3, [pc, #160]	@ (8008fac <vTaskSwitchContext+0xa8>)
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d003      	beq.n	8008f1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008f12:	4b27      	ldr	r3, [pc, #156]	@ (8008fb0 <vTaskSwitchContext+0xac>)
 8008f14:	2201      	movs	r2, #1
 8008f16:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008f18:	e042      	b.n	8008fa0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008f1a:	4b25      	ldr	r3, [pc, #148]	@ (8008fb0 <vTaskSwitchContext+0xac>)
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f20:	4b24      	ldr	r3, [pc, #144]	@ (8008fb4 <vTaskSwitchContext+0xb0>)
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	60fb      	str	r3, [r7, #12]
 8008f26:	e011      	b.n	8008f4c <vTaskSwitchContext+0x48>
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d10b      	bne.n	8008f46 <vTaskSwitchContext+0x42>
	__asm volatile
 8008f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f32:	f383 8811 	msr	BASEPRI, r3
 8008f36:	f3bf 8f6f 	isb	sy
 8008f3a:	f3bf 8f4f 	dsb	sy
 8008f3e:	607b      	str	r3, [r7, #4]
}
 8008f40:	bf00      	nop
 8008f42:	bf00      	nop
 8008f44:	e7fd      	b.n	8008f42 <vTaskSwitchContext+0x3e>
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	3b01      	subs	r3, #1
 8008f4a:	60fb      	str	r3, [r7, #12]
 8008f4c:	491a      	ldr	r1, [pc, #104]	@ (8008fb8 <vTaskSwitchContext+0xb4>)
 8008f4e:	68fa      	ldr	r2, [r7, #12]
 8008f50:	4613      	mov	r3, r2
 8008f52:	009b      	lsls	r3, r3, #2
 8008f54:	4413      	add	r3, r2
 8008f56:	009b      	lsls	r3, r3, #2
 8008f58:	440b      	add	r3, r1
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d0e3      	beq.n	8008f28 <vTaskSwitchContext+0x24>
 8008f60:	68fa      	ldr	r2, [r7, #12]
 8008f62:	4613      	mov	r3, r2
 8008f64:	009b      	lsls	r3, r3, #2
 8008f66:	4413      	add	r3, r2
 8008f68:	009b      	lsls	r3, r3, #2
 8008f6a:	4a13      	ldr	r2, [pc, #76]	@ (8008fb8 <vTaskSwitchContext+0xb4>)
 8008f6c:	4413      	add	r3, r2
 8008f6e:	60bb      	str	r3, [r7, #8]
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	685a      	ldr	r2, [r3, #4]
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	605a      	str	r2, [r3, #4]
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	685a      	ldr	r2, [r3, #4]
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	3308      	adds	r3, #8
 8008f82:	429a      	cmp	r2, r3
 8008f84:	d104      	bne.n	8008f90 <vTaskSwitchContext+0x8c>
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	685a      	ldr	r2, [r3, #4]
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	605a      	str	r2, [r3, #4]
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	68db      	ldr	r3, [r3, #12]
 8008f96:	4a09      	ldr	r2, [pc, #36]	@ (8008fbc <vTaskSwitchContext+0xb8>)
 8008f98:	6013      	str	r3, [r2, #0]
 8008f9a:	4a06      	ldr	r2, [pc, #24]	@ (8008fb4 <vTaskSwitchContext+0xb0>)
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	6013      	str	r3, [r2, #0]
}
 8008fa0:	bf00      	nop
 8008fa2:	3714      	adds	r7, #20
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008faa:	4770      	bx	lr
 8008fac:	200033dc 	.word	0x200033dc
 8008fb0:	200033c8 	.word	0x200033c8
 8008fb4:	200033bc 	.word	0x200033bc
 8008fb8:	20002ee4 	.word	0x20002ee4
 8008fbc:	20002ee0 	.word	0x20002ee0

08008fc0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b084      	sub	sp, #16
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
 8008fc8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d10b      	bne.n	8008fe8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fd4:	f383 8811 	msr	BASEPRI, r3
 8008fd8:	f3bf 8f6f 	isb	sy
 8008fdc:	f3bf 8f4f 	dsb	sy
 8008fe0:	60fb      	str	r3, [r7, #12]
}
 8008fe2:	bf00      	nop
 8008fe4:	bf00      	nop
 8008fe6:	e7fd      	b.n	8008fe4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008fe8:	4b07      	ldr	r3, [pc, #28]	@ (8009008 <vTaskPlaceOnEventList+0x48>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	3318      	adds	r3, #24
 8008fee:	4619      	mov	r1, r3
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	f7fd ff70 	bl	8006ed6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008ff6:	2101      	movs	r1, #1
 8008ff8:	6838      	ldr	r0, [r7, #0]
 8008ffa:	f000 fe65 	bl	8009cc8 <prvAddCurrentTaskToDelayedList>
}
 8008ffe:	bf00      	nop
 8009000:	3710      	adds	r7, #16
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}
 8009006:	bf00      	nop
 8009008:	20002ee0 	.word	0x20002ee0

0800900c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b086      	sub	sp, #24
 8009010:	af00      	add	r7, sp, #0
 8009012:	60f8      	str	r0, [r7, #12]
 8009014:	60b9      	str	r1, [r7, #8]
 8009016:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d10b      	bne.n	8009036 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 800901e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009022:	f383 8811 	msr	BASEPRI, r3
 8009026:	f3bf 8f6f 	isb	sy
 800902a:	f3bf 8f4f 	dsb	sy
 800902e:	617b      	str	r3, [r7, #20]
}
 8009030:	bf00      	nop
 8009032:	bf00      	nop
 8009034:	e7fd      	b.n	8009032 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8009036:	4b12      	ldr	r3, [pc, #72]	@ (8009080 <vTaskPlaceOnUnorderedEventList+0x74>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d10b      	bne.n	8009056 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 800903e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009042:	f383 8811 	msr	BASEPRI, r3
 8009046:	f3bf 8f6f 	isb	sy
 800904a:	f3bf 8f4f 	dsb	sy
 800904e:	613b      	str	r3, [r7, #16]
}
 8009050:	bf00      	nop
 8009052:	bf00      	nop
 8009054:	e7fd      	b.n	8009052 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009056:	4b0b      	ldr	r3, [pc, #44]	@ (8009084 <vTaskPlaceOnUnorderedEventList+0x78>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	68ba      	ldr	r2, [r7, #8]
 800905c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8009060:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009062:	4b08      	ldr	r3, [pc, #32]	@ (8009084 <vTaskPlaceOnUnorderedEventList+0x78>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	3318      	adds	r3, #24
 8009068:	4619      	mov	r1, r3
 800906a:	68f8      	ldr	r0, [r7, #12]
 800906c:	f7fd ff0f 	bl	8006e8e <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009070:	2101      	movs	r1, #1
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f000 fe28 	bl	8009cc8 <prvAddCurrentTaskToDelayedList>
}
 8009078:	bf00      	nop
 800907a:	3718      	adds	r7, #24
 800907c:	46bd      	mov	sp, r7
 800907e:	bd80      	pop	{r7, pc}
 8009080:	200033dc 	.word	0x200033dc
 8009084:	20002ee0 	.word	0x20002ee0

08009088 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009088:	b580      	push	{r7, lr}
 800908a:	b086      	sub	sp, #24
 800908c:	af00      	add	r7, sp, #0
 800908e:	60f8      	str	r0, [r7, #12]
 8009090:	60b9      	str	r1, [r7, #8]
 8009092:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d10b      	bne.n	80090b2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800909a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800909e:	f383 8811 	msr	BASEPRI, r3
 80090a2:	f3bf 8f6f 	isb	sy
 80090a6:	f3bf 8f4f 	dsb	sy
 80090aa:	617b      	str	r3, [r7, #20]
}
 80090ac:	bf00      	nop
 80090ae:	bf00      	nop
 80090b0:	e7fd      	b.n	80090ae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80090b2:	4b0a      	ldr	r3, [pc, #40]	@ (80090dc <vTaskPlaceOnEventListRestricted+0x54>)
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	3318      	adds	r3, #24
 80090b8:	4619      	mov	r1, r3
 80090ba:	68f8      	ldr	r0, [r7, #12]
 80090bc:	f7fd fee7 	bl	8006e8e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d002      	beq.n	80090cc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80090c6:	f04f 33ff 	mov.w	r3, #4294967295
 80090ca:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80090cc:	6879      	ldr	r1, [r7, #4]
 80090ce:	68b8      	ldr	r0, [r7, #8]
 80090d0:	f000 fdfa 	bl	8009cc8 <prvAddCurrentTaskToDelayedList>
	}
 80090d4:	bf00      	nop
 80090d6:	3718      	adds	r7, #24
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}
 80090dc:	20002ee0 	.word	0x20002ee0

080090e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b086      	sub	sp, #24
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	68db      	ldr	r3, [r3, #12]
 80090ec:	68db      	ldr	r3, [r3, #12]
 80090ee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80090f0:	693b      	ldr	r3, [r7, #16]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d10b      	bne.n	800910e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80090f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090fa:	f383 8811 	msr	BASEPRI, r3
 80090fe:	f3bf 8f6f 	isb	sy
 8009102:	f3bf 8f4f 	dsb	sy
 8009106:	60fb      	str	r3, [r7, #12]
}
 8009108:	bf00      	nop
 800910a:	bf00      	nop
 800910c:	e7fd      	b.n	800910a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800910e:	693b      	ldr	r3, [r7, #16]
 8009110:	3318      	adds	r3, #24
 8009112:	4618      	mov	r0, r3
 8009114:	f7fd ff18 	bl	8006f48 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009118:	4b1d      	ldr	r3, [pc, #116]	@ (8009190 <xTaskRemoveFromEventList+0xb0>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d11d      	bne.n	800915c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	3304      	adds	r3, #4
 8009124:	4618      	mov	r0, r3
 8009126:	f7fd ff0f 	bl	8006f48 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800912a:	693b      	ldr	r3, [r7, #16]
 800912c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800912e:	4b19      	ldr	r3, [pc, #100]	@ (8009194 <xTaskRemoveFromEventList+0xb4>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	429a      	cmp	r2, r3
 8009134:	d903      	bls.n	800913e <xTaskRemoveFromEventList+0x5e>
 8009136:	693b      	ldr	r3, [r7, #16]
 8009138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800913a:	4a16      	ldr	r2, [pc, #88]	@ (8009194 <xTaskRemoveFromEventList+0xb4>)
 800913c:	6013      	str	r3, [r2, #0]
 800913e:	693b      	ldr	r3, [r7, #16]
 8009140:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009142:	4613      	mov	r3, r2
 8009144:	009b      	lsls	r3, r3, #2
 8009146:	4413      	add	r3, r2
 8009148:	009b      	lsls	r3, r3, #2
 800914a:	4a13      	ldr	r2, [pc, #76]	@ (8009198 <xTaskRemoveFromEventList+0xb8>)
 800914c:	441a      	add	r2, r3
 800914e:	693b      	ldr	r3, [r7, #16]
 8009150:	3304      	adds	r3, #4
 8009152:	4619      	mov	r1, r3
 8009154:	4610      	mov	r0, r2
 8009156:	f7fd fe9a 	bl	8006e8e <vListInsertEnd>
 800915a:	e005      	b.n	8009168 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	3318      	adds	r3, #24
 8009160:	4619      	mov	r1, r3
 8009162:	480e      	ldr	r0, [pc, #56]	@ (800919c <xTaskRemoveFromEventList+0xbc>)
 8009164:	f7fd fe93 	bl	8006e8e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009168:	693b      	ldr	r3, [r7, #16]
 800916a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800916c:	4b0c      	ldr	r3, [pc, #48]	@ (80091a0 <xTaskRemoveFromEventList+0xc0>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009172:	429a      	cmp	r2, r3
 8009174:	d905      	bls.n	8009182 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009176:	2301      	movs	r3, #1
 8009178:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800917a:	4b0a      	ldr	r3, [pc, #40]	@ (80091a4 <xTaskRemoveFromEventList+0xc4>)
 800917c:	2201      	movs	r2, #1
 800917e:	601a      	str	r2, [r3, #0]
 8009180:	e001      	b.n	8009186 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009182:	2300      	movs	r3, #0
 8009184:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009186:	697b      	ldr	r3, [r7, #20]
}
 8009188:	4618      	mov	r0, r3
 800918a:	3718      	adds	r7, #24
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}
 8009190:	200033dc 	.word	0x200033dc
 8009194:	200033bc 	.word	0x200033bc
 8009198:	20002ee4 	.word	0x20002ee4
 800919c:	20003374 	.word	0x20003374
 80091a0:	20002ee0 	.word	0x20002ee0
 80091a4:	200033c8 	.word	0x200033c8

080091a8 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b086      	sub	sp, #24
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
 80091b0:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80091b2:	4b2a      	ldr	r3, [pc, #168]	@ (800925c <vTaskRemoveFromUnorderedEventList+0xb4>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d10b      	bne.n	80091d2 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 80091ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091be:	f383 8811 	msr	BASEPRI, r3
 80091c2:	f3bf 8f6f 	isb	sy
 80091c6:	f3bf 8f4f 	dsb	sy
 80091ca:	613b      	str	r3, [r7, #16]
}
 80091cc:	bf00      	nop
 80091ce:	bf00      	nop
 80091d0:	e7fd      	b.n	80091ce <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	68db      	ldr	r3, [r3, #12]
 80091e0:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 80091e2:	697b      	ldr	r3, [r7, #20]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d10b      	bne.n	8009200 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 80091e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091ec:	f383 8811 	msr	BASEPRI, r3
 80091f0:	f3bf 8f6f 	isb	sy
 80091f4:	f3bf 8f4f 	dsb	sy
 80091f8:	60fb      	str	r3, [r7, #12]
}
 80091fa:	bf00      	nop
 80091fc:	bf00      	nop
 80091fe:	e7fd      	b.n	80091fc <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8009200:	6878      	ldr	r0, [r7, #4]
 8009202:	f7fd fea1 	bl	8006f48 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009206:	697b      	ldr	r3, [r7, #20]
 8009208:	3304      	adds	r3, #4
 800920a:	4618      	mov	r0, r3
 800920c:	f7fd fe9c 	bl	8006f48 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8009210:	697b      	ldr	r3, [r7, #20]
 8009212:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009214:	4b12      	ldr	r3, [pc, #72]	@ (8009260 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	429a      	cmp	r2, r3
 800921a:	d903      	bls.n	8009224 <vTaskRemoveFromUnorderedEventList+0x7c>
 800921c:	697b      	ldr	r3, [r7, #20]
 800921e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009220:	4a0f      	ldr	r2, [pc, #60]	@ (8009260 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8009222:	6013      	str	r3, [r2, #0]
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009228:	4613      	mov	r3, r2
 800922a:	009b      	lsls	r3, r3, #2
 800922c:	4413      	add	r3, r2
 800922e:	009b      	lsls	r3, r3, #2
 8009230:	4a0c      	ldr	r2, [pc, #48]	@ (8009264 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8009232:	441a      	add	r2, r3
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	3304      	adds	r3, #4
 8009238:	4619      	mov	r1, r3
 800923a:	4610      	mov	r0, r2
 800923c:	f7fd fe27 	bl	8006e8e <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009240:	697b      	ldr	r3, [r7, #20]
 8009242:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009244:	4b08      	ldr	r3, [pc, #32]	@ (8009268 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800924a:	429a      	cmp	r2, r3
 800924c:	d902      	bls.n	8009254 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800924e:	4b07      	ldr	r3, [pc, #28]	@ (800926c <vTaskRemoveFromUnorderedEventList+0xc4>)
 8009250:	2201      	movs	r2, #1
 8009252:	601a      	str	r2, [r3, #0]
	}
}
 8009254:	bf00      	nop
 8009256:	3718      	adds	r7, #24
 8009258:	46bd      	mov	sp, r7
 800925a:	bd80      	pop	{r7, pc}
 800925c:	200033dc 	.word	0x200033dc
 8009260:	200033bc 	.word	0x200033bc
 8009264:	20002ee4 	.word	0x20002ee4
 8009268:	20002ee0 	.word	0x20002ee0
 800926c:	200033c8 	.word	0x200033c8

08009270 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009270:	b480      	push	{r7}
 8009272:	b083      	sub	sp, #12
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009278:	4b06      	ldr	r3, [pc, #24]	@ (8009294 <vTaskInternalSetTimeOutState+0x24>)
 800927a:	681a      	ldr	r2, [r3, #0]
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009280:	4b05      	ldr	r3, [pc, #20]	@ (8009298 <vTaskInternalSetTimeOutState+0x28>)
 8009282:	681a      	ldr	r2, [r3, #0]
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	605a      	str	r2, [r3, #4]
}
 8009288:	bf00      	nop
 800928a:	370c      	adds	r7, #12
 800928c:	46bd      	mov	sp, r7
 800928e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009292:	4770      	bx	lr
 8009294:	200033cc 	.word	0x200033cc
 8009298:	200033b8 	.word	0x200033b8

0800929c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b088      	sub	sp, #32
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
 80092a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d10b      	bne.n	80092c4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80092ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092b0:	f383 8811 	msr	BASEPRI, r3
 80092b4:	f3bf 8f6f 	isb	sy
 80092b8:	f3bf 8f4f 	dsb	sy
 80092bc:	613b      	str	r3, [r7, #16]
}
 80092be:	bf00      	nop
 80092c0:	bf00      	nop
 80092c2:	e7fd      	b.n	80092c0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d10b      	bne.n	80092e2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80092ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ce:	f383 8811 	msr	BASEPRI, r3
 80092d2:	f3bf 8f6f 	isb	sy
 80092d6:	f3bf 8f4f 	dsb	sy
 80092da:	60fb      	str	r3, [r7, #12]
}
 80092dc:	bf00      	nop
 80092de:	bf00      	nop
 80092e0:	e7fd      	b.n	80092de <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80092e2:	f001 fab1 	bl	800a848 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80092e6:	4b1d      	ldr	r3, [pc, #116]	@ (800935c <xTaskCheckForTimeOut+0xc0>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	685b      	ldr	r3, [r3, #4]
 80092f0:	69ba      	ldr	r2, [r7, #24]
 80092f2:	1ad3      	subs	r3, r2, r3
 80092f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092fe:	d102      	bne.n	8009306 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009300:	2300      	movs	r3, #0
 8009302:	61fb      	str	r3, [r7, #28]
 8009304:	e023      	b.n	800934e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681a      	ldr	r2, [r3, #0]
 800930a:	4b15      	ldr	r3, [pc, #84]	@ (8009360 <xTaskCheckForTimeOut+0xc4>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	429a      	cmp	r2, r3
 8009310:	d007      	beq.n	8009322 <xTaskCheckForTimeOut+0x86>
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	685b      	ldr	r3, [r3, #4]
 8009316:	69ba      	ldr	r2, [r7, #24]
 8009318:	429a      	cmp	r2, r3
 800931a:	d302      	bcc.n	8009322 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800931c:	2301      	movs	r3, #1
 800931e:	61fb      	str	r3, [r7, #28]
 8009320:	e015      	b.n	800934e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	697a      	ldr	r2, [r7, #20]
 8009328:	429a      	cmp	r2, r3
 800932a:	d20b      	bcs.n	8009344 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	681a      	ldr	r2, [r3, #0]
 8009330:	697b      	ldr	r3, [r7, #20]
 8009332:	1ad2      	subs	r2, r2, r3
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f7ff ff99 	bl	8009270 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800933e:	2300      	movs	r3, #0
 8009340:	61fb      	str	r3, [r7, #28]
 8009342:	e004      	b.n	800934e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	2200      	movs	r2, #0
 8009348:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800934a:	2301      	movs	r3, #1
 800934c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800934e:	f001 faad 	bl	800a8ac <vPortExitCritical>

	return xReturn;
 8009352:	69fb      	ldr	r3, [r7, #28]
}
 8009354:	4618      	mov	r0, r3
 8009356:	3720      	adds	r7, #32
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}
 800935c:	200033b8 	.word	0x200033b8
 8009360:	200033cc 	.word	0x200033cc

08009364 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009364:	b480      	push	{r7}
 8009366:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009368:	4b03      	ldr	r3, [pc, #12]	@ (8009378 <vTaskMissedYield+0x14>)
 800936a:	2201      	movs	r2, #1
 800936c:	601a      	str	r2, [r3, #0]
}
 800936e:	bf00      	nop
 8009370:	46bd      	mov	sp, r7
 8009372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009376:	4770      	bx	lr
 8009378:	200033c8 	.word	0x200033c8

0800937c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b082      	sub	sp, #8
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009384:	f000 f852 	bl	800942c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009388:	4b06      	ldr	r3, [pc, #24]	@ (80093a4 <prvIdleTask+0x28>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	2b01      	cmp	r3, #1
 800938e:	d9f9      	bls.n	8009384 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009390:	4b05      	ldr	r3, [pc, #20]	@ (80093a8 <prvIdleTask+0x2c>)
 8009392:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009396:	601a      	str	r2, [r3, #0]
 8009398:	f3bf 8f4f 	dsb	sy
 800939c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80093a0:	e7f0      	b.n	8009384 <prvIdleTask+0x8>
 80093a2:	bf00      	nop
 80093a4:	20002ee4 	.word	0x20002ee4
 80093a8:	e000ed04 	.word	0xe000ed04

080093ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b082      	sub	sp, #8
 80093b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80093b2:	2300      	movs	r3, #0
 80093b4:	607b      	str	r3, [r7, #4]
 80093b6:	e00c      	b.n	80093d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80093b8:	687a      	ldr	r2, [r7, #4]
 80093ba:	4613      	mov	r3, r2
 80093bc:	009b      	lsls	r3, r3, #2
 80093be:	4413      	add	r3, r2
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	4a12      	ldr	r2, [pc, #72]	@ (800940c <prvInitialiseTaskLists+0x60>)
 80093c4:	4413      	add	r3, r2
 80093c6:	4618      	mov	r0, r3
 80093c8:	f7fd fd34 	bl	8006e34 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	3301      	adds	r3, #1
 80093d0:	607b      	str	r3, [r7, #4]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2b37      	cmp	r3, #55	@ 0x37
 80093d6:	d9ef      	bls.n	80093b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80093d8:	480d      	ldr	r0, [pc, #52]	@ (8009410 <prvInitialiseTaskLists+0x64>)
 80093da:	f7fd fd2b 	bl	8006e34 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80093de:	480d      	ldr	r0, [pc, #52]	@ (8009414 <prvInitialiseTaskLists+0x68>)
 80093e0:	f7fd fd28 	bl	8006e34 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80093e4:	480c      	ldr	r0, [pc, #48]	@ (8009418 <prvInitialiseTaskLists+0x6c>)
 80093e6:	f7fd fd25 	bl	8006e34 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80093ea:	480c      	ldr	r0, [pc, #48]	@ (800941c <prvInitialiseTaskLists+0x70>)
 80093ec:	f7fd fd22 	bl	8006e34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80093f0:	480b      	ldr	r0, [pc, #44]	@ (8009420 <prvInitialiseTaskLists+0x74>)
 80093f2:	f7fd fd1f 	bl	8006e34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80093f6:	4b0b      	ldr	r3, [pc, #44]	@ (8009424 <prvInitialiseTaskLists+0x78>)
 80093f8:	4a05      	ldr	r2, [pc, #20]	@ (8009410 <prvInitialiseTaskLists+0x64>)
 80093fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80093fc:	4b0a      	ldr	r3, [pc, #40]	@ (8009428 <prvInitialiseTaskLists+0x7c>)
 80093fe:	4a05      	ldr	r2, [pc, #20]	@ (8009414 <prvInitialiseTaskLists+0x68>)
 8009400:	601a      	str	r2, [r3, #0]
}
 8009402:	bf00      	nop
 8009404:	3708      	adds	r7, #8
 8009406:	46bd      	mov	sp, r7
 8009408:	bd80      	pop	{r7, pc}
 800940a:	bf00      	nop
 800940c:	20002ee4 	.word	0x20002ee4
 8009410:	20003344 	.word	0x20003344
 8009414:	20003358 	.word	0x20003358
 8009418:	20003374 	.word	0x20003374
 800941c:	20003388 	.word	0x20003388
 8009420:	200033a0 	.word	0x200033a0
 8009424:	2000336c 	.word	0x2000336c
 8009428:	20003370 	.word	0x20003370

0800942c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b082      	sub	sp, #8
 8009430:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009432:	e019      	b.n	8009468 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009434:	f001 fa08 	bl	800a848 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009438:	4b10      	ldr	r3, [pc, #64]	@ (800947c <prvCheckTasksWaitingTermination+0x50>)
 800943a:	68db      	ldr	r3, [r3, #12]
 800943c:	68db      	ldr	r3, [r3, #12]
 800943e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	3304      	adds	r3, #4
 8009444:	4618      	mov	r0, r3
 8009446:	f7fd fd7f 	bl	8006f48 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800944a:	4b0d      	ldr	r3, [pc, #52]	@ (8009480 <prvCheckTasksWaitingTermination+0x54>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	3b01      	subs	r3, #1
 8009450:	4a0b      	ldr	r2, [pc, #44]	@ (8009480 <prvCheckTasksWaitingTermination+0x54>)
 8009452:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009454:	4b0b      	ldr	r3, [pc, #44]	@ (8009484 <prvCheckTasksWaitingTermination+0x58>)
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	3b01      	subs	r3, #1
 800945a:	4a0a      	ldr	r2, [pc, #40]	@ (8009484 <prvCheckTasksWaitingTermination+0x58>)
 800945c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800945e:	f001 fa25 	bl	800a8ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009462:	6878      	ldr	r0, [r7, #4]
 8009464:	f000 f810 	bl	8009488 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009468:	4b06      	ldr	r3, [pc, #24]	@ (8009484 <prvCheckTasksWaitingTermination+0x58>)
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d1e1      	bne.n	8009434 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009470:	bf00      	nop
 8009472:	bf00      	nop
 8009474:	3708      	adds	r7, #8
 8009476:	46bd      	mov	sp, r7
 8009478:	bd80      	pop	{r7, pc}
 800947a:	bf00      	nop
 800947c:	20003388 	.word	0x20003388
 8009480:	200033b4 	.word	0x200033b4
 8009484:	2000339c 	.word	0x2000339c

08009488 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009488:	b580      	push	{r7, lr}
 800948a:	b084      	sub	sp, #16
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009496:	2b00      	cmp	r3, #0
 8009498:	d108      	bne.n	80094ac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800949e:	4618      	mov	r0, r3
 80094a0:	f001 fbc2 	bl	800ac28 <vPortFree>
				vPortFree( pxTCB );
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f001 fbbf 	bl	800ac28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80094aa:	e019      	b.n	80094e0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80094b2:	2b01      	cmp	r3, #1
 80094b4:	d103      	bne.n	80094be <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f001 fbb6 	bl	800ac28 <vPortFree>
	}
 80094bc:	e010      	b.n	80094e0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80094c4:	2b02      	cmp	r3, #2
 80094c6:	d00b      	beq.n	80094e0 <prvDeleteTCB+0x58>
	__asm volatile
 80094c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094cc:	f383 8811 	msr	BASEPRI, r3
 80094d0:	f3bf 8f6f 	isb	sy
 80094d4:	f3bf 8f4f 	dsb	sy
 80094d8:	60fb      	str	r3, [r7, #12]
}
 80094da:	bf00      	nop
 80094dc:	bf00      	nop
 80094de:	e7fd      	b.n	80094dc <prvDeleteTCB+0x54>
	}
 80094e0:	bf00      	nop
 80094e2:	3710      	adds	r7, #16
 80094e4:	46bd      	mov	sp, r7
 80094e6:	bd80      	pop	{r7, pc}

080094e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80094e8:	b480      	push	{r7}
 80094ea:	b083      	sub	sp, #12
 80094ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094ee:	4b0c      	ldr	r3, [pc, #48]	@ (8009520 <prvResetNextTaskUnblockTime+0x38>)
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d104      	bne.n	8009502 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80094f8:	4b0a      	ldr	r3, [pc, #40]	@ (8009524 <prvResetNextTaskUnblockTime+0x3c>)
 80094fa:	f04f 32ff 	mov.w	r2, #4294967295
 80094fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009500:	e008      	b.n	8009514 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009502:	4b07      	ldr	r3, [pc, #28]	@ (8009520 <prvResetNextTaskUnblockTime+0x38>)
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	68db      	ldr	r3, [r3, #12]
 8009508:	68db      	ldr	r3, [r3, #12]
 800950a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	685b      	ldr	r3, [r3, #4]
 8009510:	4a04      	ldr	r2, [pc, #16]	@ (8009524 <prvResetNextTaskUnblockTime+0x3c>)
 8009512:	6013      	str	r3, [r2, #0]
}
 8009514:	bf00      	nop
 8009516:	370c      	adds	r7, #12
 8009518:	46bd      	mov	sp, r7
 800951a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951e:	4770      	bx	lr
 8009520:	2000336c 	.word	0x2000336c
 8009524:	200033d4 	.word	0x200033d4

08009528 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8009528:	b480      	push	{r7}
 800952a:	b083      	sub	sp, #12
 800952c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800952e:	4b05      	ldr	r3, [pc, #20]	@ (8009544 <xTaskGetCurrentTaskHandle+0x1c>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	607b      	str	r3, [r7, #4]

		return xReturn;
 8009534:	687b      	ldr	r3, [r7, #4]
	}
 8009536:	4618      	mov	r0, r3
 8009538:	370c      	adds	r7, #12
 800953a:	46bd      	mov	sp, r7
 800953c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009540:	4770      	bx	lr
 8009542:	bf00      	nop
 8009544:	20002ee0 	.word	0x20002ee0

08009548 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009548:	b480      	push	{r7}
 800954a:	b083      	sub	sp, #12
 800954c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800954e:	4b0b      	ldr	r3, [pc, #44]	@ (800957c <xTaskGetSchedulerState+0x34>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d102      	bne.n	800955c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009556:	2301      	movs	r3, #1
 8009558:	607b      	str	r3, [r7, #4]
 800955a:	e008      	b.n	800956e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800955c:	4b08      	ldr	r3, [pc, #32]	@ (8009580 <xTaskGetSchedulerState+0x38>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d102      	bne.n	800956a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009564:	2302      	movs	r3, #2
 8009566:	607b      	str	r3, [r7, #4]
 8009568:	e001      	b.n	800956e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800956a:	2300      	movs	r3, #0
 800956c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800956e:	687b      	ldr	r3, [r7, #4]
	}
 8009570:	4618      	mov	r0, r3
 8009572:	370c      	adds	r7, #12
 8009574:	46bd      	mov	sp, r7
 8009576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957a:	4770      	bx	lr
 800957c:	200033c0 	.word	0x200033c0
 8009580:	200033dc 	.word	0x200033dc

08009584 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009584:	b580      	push	{r7, lr}
 8009586:	b084      	sub	sp, #16
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009590:	2300      	movs	r3, #0
 8009592:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d051      	beq.n	800963e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800959e:	4b2a      	ldr	r3, [pc, #168]	@ (8009648 <xTaskPriorityInherit+0xc4>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d241      	bcs.n	800962c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	699b      	ldr	r3, [r3, #24]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	db06      	blt.n	80095be <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095b0:	4b25      	ldr	r3, [pc, #148]	@ (8009648 <xTaskPriorityInherit+0xc4>)
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095b6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	6959      	ldr	r1, [r3, #20]
 80095c2:	68bb      	ldr	r3, [r7, #8]
 80095c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095c6:	4613      	mov	r3, r2
 80095c8:	009b      	lsls	r3, r3, #2
 80095ca:	4413      	add	r3, r2
 80095cc:	009b      	lsls	r3, r3, #2
 80095ce:	4a1f      	ldr	r2, [pc, #124]	@ (800964c <xTaskPriorityInherit+0xc8>)
 80095d0:	4413      	add	r3, r2
 80095d2:	4299      	cmp	r1, r3
 80095d4:	d122      	bne.n	800961c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	3304      	adds	r3, #4
 80095da:	4618      	mov	r0, r3
 80095dc:	f7fd fcb4 	bl	8006f48 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80095e0:	4b19      	ldr	r3, [pc, #100]	@ (8009648 <xTaskPriorityInherit+0xc4>)
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095e6:	68bb      	ldr	r3, [r7, #8]
 80095e8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095ee:	4b18      	ldr	r3, [pc, #96]	@ (8009650 <xTaskPriorityInherit+0xcc>)
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	429a      	cmp	r2, r3
 80095f4:	d903      	bls.n	80095fe <xTaskPriorityInherit+0x7a>
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095fa:	4a15      	ldr	r2, [pc, #84]	@ (8009650 <xTaskPriorityInherit+0xcc>)
 80095fc:	6013      	str	r3, [r2, #0]
 80095fe:	68bb      	ldr	r3, [r7, #8]
 8009600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009602:	4613      	mov	r3, r2
 8009604:	009b      	lsls	r3, r3, #2
 8009606:	4413      	add	r3, r2
 8009608:	009b      	lsls	r3, r3, #2
 800960a:	4a10      	ldr	r2, [pc, #64]	@ (800964c <xTaskPriorityInherit+0xc8>)
 800960c:	441a      	add	r2, r3
 800960e:	68bb      	ldr	r3, [r7, #8]
 8009610:	3304      	adds	r3, #4
 8009612:	4619      	mov	r1, r3
 8009614:	4610      	mov	r0, r2
 8009616:	f7fd fc3a 	bl	8006e8e <vListInsertEnd>
 800961a:	e004      	b.n	8009626 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800961c:	4b0a      	ldr	r3, [pc, #40]	@ (8009648 <xTaskPriorityInherit+0xc4>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009622:	68bb      	ldr	r3, [r7, #8]
 8009624:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009626:	2301      	movs	r3, #1
 8009628:	60fb      	str	r3, [r7, #12]
 800962a:	e008      	b.n	800963e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009630:	4b05      	ldr	r3, [pc, #20]	@ (8009648 <xTaskPriorityInherit+0xc4>)
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009636:	429a      	cmp	r2, r3
 8009638:	d201      	bcs.n	800963e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800963a:	2301      	movs	r3, #1
 800963c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800963e:	68fb      	ldr	r3, [r7, #12]
	}
 8009640:	4618      	mov	r0, r3
 8009642:	3710      	adds	r7, #16
 8009644:	46bd      	mov	sp, r7
 8009646:	bd80      	pop	{r7, pc}
 8009648:	20002ee0 	.word	0x20002ee0
 800964c:	20002ee4 	.word	0x20002ee4
 8009650:	200033bc 	.word	0x200033bc

08009654 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009654:	b580      	push	{r7, lr}
 8009656:	b086      	sub	sp, #24
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009660:	2300      	movs	r3, #0
 8009662:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d058      	beq.n	800971c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800966a:	4b2f      	ldr	r3, [pc, #188]	@ (8009728 <xTaskPriorityDisinherit+0xd4>)
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	693a      	ldr	r2, [r7, #16]
 8009670:	429a      	cmp	r2, r3
 8009672:	d00b      	beq.n	800968c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009678:	f383 8811 	msr	BASEPRI, r3
 800967c:	f3bf 8f6f 	isb	sy
 8009680:	f3bf 8f4f 	dsb	sy
 8009684:	60fb      	str	r3, [r7, #12]
}
 8009686:	bf00      	nop
 8009688:	bf00      	nop
 800968a:	e7fd      	b.n	8009688 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800968c:	693b      	ldr	r3, [r7, #16]
 800968e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009690:	2b00      	cmp	r3, #0
 8009692:	d10b      	bne.n	80096ac <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009698:	f383 8811 	msr	BASEPRI, r3
 800969c:	f3bf 8f6f 	isb	sy
 80096a0:	f3bf 8f4f 	dsb	sy
 80096a4:	60bb      	str	r3, [r7, #8]
}
 80096a6:	bf00      	nop
 80096a8:	bf00      	nop
 80096aa:	e7fd      	b.n	80096a8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096b0:	1e5a      	subs	r2, r3, #1
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80096b6:	693b      	ldr	r3, [r7, #16]
 80096b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096ba:	693b      	ldr	r3, [r7, #16]
 80096bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096be:	429a      	cmp	r2, r3
 80096c0:	d02c      	beq.n	800971c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80096c2:	693b      	ldr	r3, [r7, #16]
 80096c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d128      	bne.n	800971c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80096ca:	693b      	ldr	r3, [r7, #16]
 80096cc:	3304      	adds	r3, #4
 80096ce:	4618      	mov	r0, r3
 80096d0:	f7fd fc3a 	bl	8006f48 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096e0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80096e4:	693b      	ldr	r3, [r7, #16]
 80096e6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80096e8:	693b      	ldr	r3, [r7, #16]
 80096ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096ec:	4b0f      	ldr	r3, [pc, #60]	@ (800972c <xTaskPriorityDisinherit+0xd8>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	429a      	cmp	r2, r3
 80096f2:	d903      	bls.n	80096fc <xTaskPriorityDisinherit+0xa8>
 80096f4:	693b      	ldr	r3, [r7, #16]
 80096f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096f8:	4a0c      	ldr	r2, [pc, #48]	@ (800972c <xTaskPriorityDisinherit+0xd8>)
 80096fa:	6013      	str	r3, [r2, #0]
 80096fc:	693b      	ldr	r3, [r7, #16]
 80096fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009700:	4613      	mov	r3, r2
 8009702:	009b      	lsls	r3, r3, #2
 8009704:	4413      	add	r3, r2
 8009706:	009b      	lsls	r3, r3, #2
 8009708:	4a09      	ldr	r2, [pc, #36]	@ (8009730 <xTaskPriorityDisinherit+0xdc>)
 800970a:	441a      	add	r2, r3
 800970c:	693b      	ldr	r3, [r7, #16]
 800970e:	3304      	adds	r3, #4
 8009710:	4619      	mov	r1, r3
 8009712:	4610      	mov	r0, r2
 8009714:	f7fd fbbb 	bl	8006e8e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009718:	2301      	movs	r3, #1
 800971a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800971c:	697b      	ldr	r3, [r7, #20]
	}
 800971e:	4618      	mov	r0, r3
 8009720:	3718      	adds	r7, #24
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}
 8009726:	bf00      	nop
 8009728:	20002ee0 	.word	0x20002ee0
 800972c:	200033bc 	.word	0x200033bc
 8009730:	20002ee4 	.word	0x20002ee4

08009734 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009734:	b580      	push	{r7, lr}
 8009736:	b088      	sub	sp, #32
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
 800973c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009742:	2301      	movs	r3, #1
 8009744:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d06c      	beq.n	8009826 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800974c:	69bb      	ldr	r3, [r7, #24]
 800974e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009750:	2b00      	cmp	r3, #0
 8009752:	d10b      	bne.n	800976c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009758:	f383 8811 	msr	BASEPRI, r3
 800975c:	f3bf 8f6f 	isb	sy
 8009760:	f3bf 8f4f 	dsb	sy
 8009764:	60fb      	str	r3, [r7, #12]
}
 8009766:	bf00      	nop
 8009768:	bf00      	nop
 800976a:	e7fd      	b.n	8009768 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800976c:	69bb      	ldr	r3, [r7, #24]
 800976e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009770:	683a      	ldr	r2, [r7, #0]
 8009772:	429a      	cmp	r2, r3
 8009774:	d902      	bls.n	800977c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	61fb      	str	r3, [r7, #28]
 800977a:	e002      	b.n	8009782 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800977c:	69bb      	ldr	r3, [r7, #24]
 800977e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009780:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009782:	69bb      	ldr	r3, [r7, #24]
 8009784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009786:	69fa      	ldr	r2, [r7, #28]
 8009788:	429a      	cmp	r2, r3
 800978a:	d04c      	beq.n	8009826 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800978c:	69bb      	ldr	r3, [r7, #24]
 800978e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009790:	697a      	ldr	r2, [r7, #20]
 8009792:	429a      	cmp	r2, r3
 8009794:	d147      	bne.n	8009826 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009796:	4b26      	ldr	r3, [pc, #152]	@ (8009830 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	69ba      	ldr	r2, [r7, #24]
 800979c:	429a      	cmp	r2, r3
 800979e:	d10b      	bne.n	80097b8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80097a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097a4:	f383 8811 	msr	BASEPRI, r3
 80097a8:	f3bf 8f6f 	isb	sy
 80097ac:	f3bf 8f4f 	dsb	sy
 80097b0:	60bb      	str	r3, [r7, #8]
}
 80097b2:	bf00      	nop
 80097b4:	bf00      	nop
 80097b6:	e7fd      	b.n	80097b4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80097b8:	69bb      	ldr	r3, [r7, #24]
 80097ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097bc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80097be:	69bb      	ldr	r3, [r7, #24]
 80097c0:	69fa      	ldr	r2, [r7, #28]
 80097c2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80097c4:	69bb      	ldr	r3, [r7, #24]
 80097c6:	699b      	ldr	r3, [r3, #24]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	db04      	blt.n	80097d6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097cc:	69fb      	ldr	r3, [r7, #28]
 80097ce:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80097d2:	69bb      	ldr	r3, [r7, #24]
 80097d4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80097d6:	69bb      	ldr	r3, [r7, #24]
 80097d8:	6959      	ldr	r1, [r3, #20]
 80097da:	693a      	ldr	r2, [r7, #16]
 80097dc:	4613      	mov	r3, r2
 80097de:	009b      	lsls	r3, r3, #2
 80097e0:	4413      	add	r3, r2
 80097e2:	009b      	lsls	r3, r3, #2
 80097e4:	4a13      	ldr	r2, [pc, #76]	@ (8009834 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80097e6:	4413      	add	r3, r2
 80097e8:	4299      	cmp	r1, r3
 80097ea:	d11c      	bne.n	8009826 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80097ec:	69bb      	ldr	r3, [r7, #24]
 80097ee:	3304      	adds	r3, #4
 80097f0:	4618      	mov	r0, r3
 80097f2:	f7fd fba9 	bl	8006f48 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80097f6:	69bb      	ldr	r3, [r7, #24]
 80097f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097fa:	4b0f      	ldr	r3, [pc, #60]	@ (8009838 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	429a      	cmp	r2, r3
 8009800:	d903      	bls.n	800980a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8009802:	69bb      	ldr	r3, [r7, #24]
 8009804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009806:	4a0c      	ldr	r2, [pc, #48]	@ (8009838 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009808:	6013      	str	r3, [r2, #0]
 800980a:	69bb      	ldr	r3, [r7, #24]
 800980c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800980e:	4613      	mov	r3, r2
 8009810:	009b      	lsls	r3, r3, #2
 8009812:	4413      	add	r3, r2
 8009814:	009b      	lsls	r3, r3, #2
 8009816:	4a07      	ldr	r2, [pc, #28]	@ (8009834 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009818:	441a      	add	r2, r3
 800981a:	69bb      	ldr	r3, [r7, #24]
 800981c:	3304      	adds	r3, #4
 800981e:	4619      	mov	r1, r3
 8009820:	4610      	mov	r0, r2
 8009822:	f7fd fb34 	bl	8006e8e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009826:	bf00      	nop
 8009828:	3720      	adds	r7, #32
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}
 800982e:	bf00      	nop
 8009830:	20002ee0 	.word	0x20002ee0
 8009834:	20002ee4 	.word	0x20002ee4
 8009838:	200033bc 	.word	0x200033bc

0800983c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800983c:	b480      	push	{r7}
 800983e:	b083      	sub	sp, #12
 8009840:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8009842:	4b09      	ldr	r3, [pc, #36]	@ (8009868 <uxTaskResetEventItemValue+0x2c>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	699b      	ldr	r3, [r3, #24]
 8009848:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800984a:	4b07      	ldr	r3, [pc, #28]	@ (8009868 <uxTaskResetEventItemValue+0x2c>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009850:	4b05      	ldr	r3, [pc, #20]	@ (8009868 <uxTaskResetEventItemValue+0x2c>)
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8009858:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800985a:	687b      	ldr	r3, [r7, #4]
}
 800985c:	4618      	mov	r0, r3
 800985e:	370c      	adds	r7, #12
 8009860:	46bd      	mov	sp, r7
 8009862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009866:	4770      	bx	lr
 8009868:	20002ee0 	.word	0x20002ee0

0800986c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800986c:	b480      	push	{r7}
 800986e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009870:	4b07      	ldr	r3, [pc, #28]	@ (8009890 <pvTaskIncrementMutexHeldCount+0x24>)
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d004      	beq.n	8009882 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009878:	4b05      	ldr	r3, [pc, #20]	@ (8009890 <pvTaskIncrementMutexHeldCount+0x24>)
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800987e:	3201      	adds	r2, #1
 8009880:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009882:	4b03      	ldr	r3, [pc, #12]	@ (8009890 <pvTaskIncrementMutexHeldCount+0x24>)
 8009884:	681b      	ldr	r3, [r3, #0]
	}
 8009886:	4618      	mov	r0, r3
 8009888:	46bd      	mov	sp, r7
 800988a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988e:	4770      	bx	lr
 8009890:	20002ee0 	.word	0x20002ee0

08009894 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8009894:	b580      	push	{r7, lr}
 8009896:	b086      	sub	sp, #24
 8009898:	af00      	add	r7, sp, #0
 800989a:	60f8      	str	r0, [r7, #12]
 800989c:	60b9      	str	r1, [r7, #8]
 800989e:	607a      	str	r2, [r7, #4]
 80098a0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80098a2:	f000 ffd1 	bl	800a848 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80098a6:	4b26      	ldr	r3, [pc, #152]	@ (8009940 <xTaskNotifyWait+0xac>)
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80098ae:	b2db      	uxtb	r3, r3
 80098b0:	2b02      	cmp	r3, #2
 80098b2:	d01a      	beq.n	80098ea <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80098b4:	4b22      	ldr	r3, [pc, #136]	@ (8009940 <xTaskNotifyWait+0xac>)
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80098ba:	68fa      	ldr	r2, [r7, #12]
 80098bc:	43d2      	mvns	r2, r2
 80098be:	400a      	ands	r2, r1
 80098c0:	655a      	str	r2, [r3, #84]	@ 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80098c2:	4b1f      	ldr	r3, [pc, #124]	@ (8009940 <xTaskNotifyWait+0xac>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	2201      	movs	r2, #1
 80098c8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d00b      	beq.n	80098ea <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80098d2:	2101      	movs	r1, #1
 80098d4:	6838      	ldr	r0, [r7, #0]
 80098d6:	f000 f9f7 	bl	8009cc8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80098da:	4b1a      	ldr	r3, [pc, #104]	@ (8009944 <xTaskNotifyWait+0xb0>)
 80098dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098e0:	601a      	str	r2, [r3, #0]
 80098e2:	f3bf 8f4f 	dsb	sy
 80098e6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80098ea:	f000 ffdf 	bl	800a8ac <vPortExitCritical>

		taskENTER_CRITICAL();
 80098ee:	f000 ffab 	bl	800a848 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d004      	beq.n	8009902 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80098f8:	4b11      	ldr	r3, [pc, #68]	@ (8009940 <xTaskNotifyWait+0xac>)
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8009902:	4b0f      	ldr	r3, [pc, #60]	@ (8009940 <xTaskNotifyWait+0xac>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800990a:	b2db      	uxtb	r3, r3
 800990c:	2b02      	cmp	r3, #2
 800990e:	d002      	beq.n	8009916 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8009910:	2300      	movs	r3, #0
 8009912:	617b      	str	r3, [r7, #20]
 8009914:	e008      	b.n	8009928 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8009916:	4b0a      	ldr	r3, [pc, #40]	@ (8009940 <xTaskNotifyWait+0xac>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800991c:	68ba      	ldr	r2, [r7, #8]
 800991e:	43d2      	mvns	r2, r2
 8009920:	400a      	ands	r2, r1
 8009922:	655a      	str	r2, [r3, #84]	@ 0x54
				xReturn = pdTRUE;
 8009924:	2301      	movs	r3, #1
 8009926:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009928:	4b05      	ldr	r3, [pc, #20]	@ (8009940 <xTaskNotifyWait+0xac>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	2200      	movs	r2, #0
 800992e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		}
		taskEXIT_CRITICAL();
 8009932:	f000 ffbb 	bl	800a8ac <vPortExitCritical>

		return xReturn;
 8009936:	697b      	ldr	r3, [r7, #20]
	}
 8009938:	4618      	mov	r0, r3
 800993a:	3718      	adds	r7, #24
 800993c:	46bd      	mov	sp, r7
 800993e:	bd80      	pop	{r7, pc}
 8009940:	20002ee0 	.word	0x20002ee0
 8009944:	e000ed04 	.word	0xe000ed04

08009948 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8009948:	b580      	push	{r7, lr}
 800994a:	b08a      	sub	sp, #40	@ 0x28
 800994c:	af00      	add	r7, sp, #0
 800994e:	60f8      	str	r0, [r7, #12]
 8009950:	60b9      	str	r1, [r7, #8]
 8009952:	603b      	str	r3, [r7, #0]
 8009954:	4613      	mov	r3, r2
 8009956:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8009958:	2301      	movs	r3, #1
 800995a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d10b      	bne.n	800997a <xTaskGenericNotify+0x32>
	__asm volatile
 8009962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009966:	f383 8811 	msr	BASEPRI, r3
 800996a:	f3bf 8f6f 	isb	sy
 800996e:	f3bf 8f4f 	dsb	sy
 8009972:	61bb      	str	r3, [r7, #24]
}
 8009974:	bf00      	nop
 8009976:	bf00      	nop
 8009978:	e7fd      	b.n	8009976 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800997e:	f000 ff63 	bl	800a848 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d003      	beq.n	8009990 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009988:	6a3b      	ldr	r3, [r7, #32]
 800998a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009990:	6a3b      	ldr	r3, [r7, #32]
 8009992:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009996:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009998:	6a3b      	ldr	r3, [r7, #32]
 800999a:	2202      	movs	r2, #2
 800999c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 80099a0:	79fb      	ldrb	r3, [r7, #7]
 80099a2:	2b04      	cmp	r3, #4
 80099a4:	d827      	bhi.n	80099f6 <xTaskGenericNotify+0xae>
 80099a6:	a201      	add	r2, pc, #4	@ (adr r2, 80099ac <xTaskGenericNotify+0x64>)
 80099a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099ac:	08009a19 	.word	0x08009a19
 80099b0:	080099c1 	.word	0x080099c1
 80099b4:	080099cf 	.word	0x080099cf
 80099b8:	080099db 	.word	0x080099db
 80099bc:	080099e3 	.word	0x080099e3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80099c0:	6a3b      	ldr	r3, [r7, #32]
 80099c2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80099c4:	68bb      	ldr	r3, [r7, #8]
 80099c6:	431a      	orrs	r2, r3
 80099c8:	6a3b      	ldr	r3, [r7, #32]
 80099ca:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 80099cc:	e027      	b.n	8009a1e <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80099ce:	6a3b      	ldr	r3, [r7, #32]
 80099d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099d2:	1c5a      	adds	r2, r3, #1
 80099d4:	6a3b      	ldr	r3, [r7, #32]
 80099d6:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 80099d8:	e021      	b.n	8009a1e <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80099da:	6a3b      	ldr	r3, [r7, #32]
 80099dc:	68ba      	ldr	r2, [r7, #8]
 80099de:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 80099e0:	e01d      	b.n	8009a1e <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80099e2:	7ffb      	ldrb	r3, [r7, #31]
 80099e4:	2b02      	cmp	r3, #2
 80099e6:	d003      	beq.n	80099f0 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80099e8:	6a3b      	ldr	r3, [r7, #32]
 80099ea:	68ba      	ldr	r2, [r7, #8]
 80099ec:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80099ee:	e016      	b.n	8009a1e <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 80099f0:	2300      	movs	r3, #0
 80099f2:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80099f4:	e013      	b.n	8009a1e <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80099f6:	6a3b      	ldr	r3, [r7, #32]
 80099f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099fe:	d00d      	beq.n	8009a1c <xTaskGenericNotify+0xd4>
	__asm volatile
 8009a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a04:	f383 8811 	msr	BASEPRI, r3
 8009a08:	f3bf 8f6f 	isb	sy
 8009a0c:	f3bf 8f4f 	dsb	sy
 8009a10:	617b      	str	r3, [r7, #20]
}
 8009a12:	bf00      	nop
 8009a14:	bf00      	nop
 8009a16:	e7fd      	b.n	8009a14 <xTaskGenericNotify+0xcc>
					break;
 8009a18:	bf00      	nop
 8009a1a:	e000      	b.n	8009a1e <xTaskGenericNotify+0xd6>

					break;
 8009a1c:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009a1e:	7ffb      	ldrb	r3, [r7, #31]
 8009a20:	2b01      	cmp	r3, #1
 8009a22:	d13b      	bne.n	8009a9c <xTaskGenericNotify+0x154>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a24:	6a3b      	ldr	r3, [r7, #32]
 8009a26:	3304      	adds	r3, #4
 8009a28:	4618      	mov	r0, r3
 8009a2a:	f7fd fa8d 	bl	8006f48 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8009a2e:	6a3b      	ldr	r3, [r7, #32]
 8009a30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a32:	4b1e      	ldr	r3, [pc, #120]	@ (8009aac <xTaskGenericNotify+0x164>)
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	429a      	cmp	r2, r3
 8009a38:	d903      	bls.n	8009a42 <xTaskGenericNotify+0xfa>
 8009a3a:	6a3b      	ldr	r3, [r7, #32]
 8009a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a3e:	4a1b      	ldr	r2, [pc, #108]	@ (8009aac <xTaskGenericNotify+0x164>)
 8009a40:	6013      	str	r3, [r2, #0]
 8009a42:	6a3b      	ldr	r3, [r7, #32]
 8009a44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a46:	4613      	mov	r3, r2
 8009a48:	009b      	lsls	r3, r3, #2
 8009a4a:	4413      	add	r3, r2
 8009a4c:	009b      	lsls	r3, r3, #2
 8009a4e:	4a18      	ldr	r2, [pc, #96]	@ (8009ab0 <xTaskGenericNotify+0x168>)
 8009a50:	441a      	add	r2, r3
 8009a52:	6a3b      	ldr	r3, [r7, #32]
 8009a54:	3304      	adds	r3, #4
 8009a56:	4619      	mov	r1, r3
 8009a58:	4610      	mov	r0, r2
 8009a5a:	f7fd fa18 	bl	8006e8e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009a5e:	6a3b      	ldr	r3, [r7, #32]
 8009a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d00b      	beq.n	8009a7e <xTaskGenericNotify+0x136>
	__asm volatile
 8009a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a6a:	f383 8811 	msr	BASEPRI, r3
 8009a6e:	f3bf 8f6f 	isb	sy
 8009a72:	f3bf 8f4f 	dsb	sy
 8009a76:	613b      	str	r3, [r7, #16]
}
 8009a78:	bf00      	nop
 8009a7a:	bf00      	nop
 8009a7c:	e7fd      	b.n	8009a7a <xTaskGenericNotify+0x132>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009a7e:	6a3b      	ldr	r3, [r7, #32]
 8009a80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a82:	4b0c      	ldr	r3, [pc, #48]	@ (8009ab4 <xTaskGenericNotify+0x16c>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a88:	429a      	cmp	r2, r3
 8009a8a:	d907      	bls.n	8009a9c <xTaskGenericNotify+0x154>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8009a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8009ab8 <xTaskGenericNotify+0x170>)
 8009a8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a92:	601a      	str	r2, [r3, #0]
 8009a94:	f3bf 8f4f 	dsb	sy
 8009a98:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009a9c:	f000 ff06 	bl	800a8ac <vPortExitCritical>

		return xReturn;
 8009aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	3728      	adds	r7, #40	@ 0x28
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	bd80      	pop	{r7, pc}
 8009aaa:	bf00      	nop
 8009aac:	200033bc 	.word	0x200033bc
 8009ab0:	20002ee4 	.word	0x20002ee4
 8009ab4:	20002ee0 	.word	0x20002ee0
 8009ab8:	e000ed04 	.word	0xe000ed04

08009abc <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b08e      	sub	sp, #56	@ 0x38
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	60f8      	str	r0, [r7, #12]
 8009ac4:	60b9      	str	r1, [r7, #8]
 8009ac6:	603b      	str	r3, [r7, #0]
 8009ac8:	4613      	mov	r3, r2
 8009aca:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8009acc:	2301      	movs	r3, #1
 8009ace:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d10b      	bne.n	8009aee <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8009ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ada:	f383 8811 	msr	BASEPRI, r3
 8009ade:	f3bf 8f6f 	isb	sy
 8009ae2:	f3bf 8f4f 	dsb	sy
 8009ae6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009ae8:	bf00      	nop
 8009aea:	bf00      	nop
 8009aec:	e7fd      	b.n	8009aea <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009aee:	f000 ff8b 	bl	800aa08 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8009af6:	f3ef 8211 	mrs	r2, BASEPRI
 8009afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009afe:	f383 8811 	msr	BASEPRI, r3
 8009b02:	f3bf 8f6f 	isb	sy
 8009b06:	f3bf 8f4f 	dsb	sy
 8009b0a:	623a      	str	r2, [r7, #32]
 8009b0c:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8009b0e:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d003      	beq.n	8009b20 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b1a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b22:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009b26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b2c:	2202      	movs	r2, #2
 8009b2e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 8009b32:	79fb      	ldrb	r3, [r7, #7]
 8009b34:	2b04      	cmp	r3, #4
 8009b36:	d829      	bhi.n	8009b8c <xTaskGenericNotifyFromISR+0xd0>
 8009b38:	a201      	add	r2, pc, #4	@ (adr r2, 8009b40 <xTaskGenericNotifyFromISR+0x84>)
 8009b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b3e:	bf00      	nop
 8009b40:	08009baf 	.word	0x08009baf
 8009b44:	08009b55 	.word	0x08009b55
 8009b48:	08009b63 	.word	0x08009b63
 8009b4c:	08009b6f 	.word	0x08009b6f
 8009b50:	08009b77 	.word	0x08009b77
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b56:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009b58:	68bb      	ldr	r3, [r7, #8]
 8009b5a:	431a      	orrs	r2, r3
 8009b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b5e:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8009b60:	e028      	b.n	8009bb4 <xTaskGenericNotifyFromISR+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b66:	1c5a      	adds	r2, r3, #1
 8009b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b6a:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8009b6c:	e022      	b.n	8009bb4 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b70:	68ba      	ldr	r2, [r7, #8]
 8009b72:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8009b74:	e01e      	b.n	8009bb4 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009b76:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009b7a:	2b02      	cmp	r3, #2
 8009b7c:	d003      	beq.n	8009b86 <xTaskGenericNotifyFromISR+0xca>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b80:	68ba      	ldr	r2, [r7, #8]
 8009b82:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8009b84:	e016      	b.n	8009bb4 <xTaskGenericNotifyFromISR+0xf8>
						xReturn = pdFAIL;
 8009b86:	2300      	movs	r3, #0
 8009b88:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8009b8a:	e013      	b.n	8009bb4 <xTaskGenericNotifyFromISR+0xf8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b94:	d00d      	beq.n	8009bb2 <xTaskGenericNotifyFromISR+0xf6>
	__asm volatile
 8009b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b9a:	f383 8811 	msr	BASEPRI, r3
 8009b9e:	f3bf 8f6f 	isb	sy
 8009ba2:	f3bf 8f4f 	dsb	sy
 8009ba6:	61bb      	str	r3, [r7, #24]
}
 8009ba8:	bf00      	nop
 8009baa:	bf00      	nop
 8009bac:	e7fd      	b.n	8009baa <xTaskGenericNotifyFromISR+0xee>
					break;
 8009bae:	bf00      	nop
 8009bb0:	e000      	b.n	8009bb4 <xTaskGenericNotifyFromISR+0xf8>
					break;
 8009bb2:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009bb4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009bb8:	2b01      	cmp	r3, #1
 8009bba:	d147      	bne.n	8009c4c <xTaskGenericNotifyFromISR+0x190>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d00b      	beq.n	8009bdc <xTaskGenericNotifyFromISR+0x120>
	__asm volatile
 8009bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc8:	f383 8811 	msr	BASEPRI, r3
 8009bcc:	f3bf 8f6f 	isb	sy
 8009bd0:	f3bf 8f4f 	dsb	sy
 8009bd4:	617b      	str	r3, [r7, #20]
}
 8009bd6:	bf00      	nop
 8009bd8:	bf00      	nop
 8009bda:	e7fd      	b.n	8009bd8 <xTaskGenericNotifyFromISR+0x11c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009bdc:	4b21      	ldr	r3, [pc, #132]	@ (8009c64 <xTaskGenericNotifyFromISR+0x1a8>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d11d      	bne.n	8009c20 <xTaskGenericNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009be6:	3304      	adds	r3, #4
 8009be8:	4618      	mov	r0, r3
 8009bea:	f7fd f9ad 	bl	8006f48 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bf2:	4b1d      	ldr	r3, [pc, #116]	@ (8009c68 <xTaskGenericNotifyFromISR+0x1ac>)
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	429a      	cmp	r2, r3
 8009bf8:	d903      	bls.n	8009c02 <xTaskGenericNotifyFromISR+0x146>
 8009bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bfe:	4a1a      	ldr	r2, [pc, #104]	@ (8009c68 <xTaskGenericNotifyFromISR+0x1ac>)
 8009c00:	6013      	str	r3, [r2, #0]
 8009c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c06:	4613      	mov	r3, r2
 8009c08:	009b      	lsls	r3, r3, #2
 8009c0a:	4413      	add	r3, r2
 8009c0c:	009b      	lsls	r3, r3, #2
 8009c0e:	4a17      	ldr	r2, [pc, #92]	@ (8009c6c <xTaskGenericNotifyFromISR+0x1b0>)
 8009c10:	441a      	add	r2, r3
 8009c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c14:	3304      	adds	r3, #4
 8009c16:	4619      	mov	r1, r3
 8009c18:	4610      	mov	r0, r2
 8009c1a:	f7fd f938 	bl	8006e8e <vListInsertEnd>
 8009c1e:	e005      	b.n	8009c2c <xTaskGenericNotifyFromISR+0x170>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8009c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c22:	3318      	adds	r3, #24
 8009c24:	4619      	mov	r1, r3
 8009c26:	4812      	ldr	r0, [pc, #72]	@ (8009c70 <xTaskGenericNotifyFromISR+0x1b4>)
 8009c28:	f7fd f931 	bl	8006e8e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c30:	4b10      	ldr	r3, [pc, #64]	@ (8009c74 <xTaskGenericNotifyFromISR+0x1b8>)
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c36:	429a      	cmp	r2, r3
 8009c38:	d908      	bls.n	8009c4c <xTaskGenericNotifyFromISR+0x190>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8009c3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d002      	beq.n	8009c46 <xTaskGenericNotifyFromISR+0x18a>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8009c40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c42:	2201      	movs	r2, #1
 8009c44:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8009c46:	4b0c      	ldr	r3, [pc, #48]	@ (8009c78 <xTaskGenericNotifyFromISR+0x1bc>)
 8009c48:	2201      	movs	r2, #1
 8009c4a:	601a      	str	r2, [r3, #0]
 8009c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c4e:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009c50:	693b      	ldr	r3, [r7, #16]
 8009c52:	f383 8811 	msr	BASEPRI, r3
}
 8009c56:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8009c58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3738      	adds	r7, #56	@ 0x38
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}
 8009c62:	bf00      	nop
 8009c64:	200033dc 	.word	0x200033dc
 8009c68:	200033bc 	.word	0x200033bc
 8009c6c:	20002ee4 	.word	0x20002ee4
 8009c70:	20003374 	.word	0x20003374
 8009c74:	20002ee0 	.word	0x20002ee0
 8009c78:	200033c8 	.word	0x200033c8

08009c7c <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b084      	sub	sp, #16
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d102      	bne.n	8009c90 <xTaskNotifyStateClear+0x14>
 8009c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8009cc4 <xTaskNotifyStateClear+0x48>)
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	e000      	b.n	8009c92 <xTaskNotifyStateClear+0x16>
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 8009c94:	f000 fdd8 	bl	800a848 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009c9e:	b2db      	uxtb	r3, r3
 8009ca0:	2b02      	cmp	r3, #2
 8009ca2:	d106      	bne.n	8009cb2 <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
				xReturn = pdPASS;
 8009cac:	2301      	movs	r3, #1
 8009cae:	60fb      	str	r3, [r7, #12]
 8009cb0:	e001      	b.n	8009cb6 <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 8009cb6:	f000 fdf9 	bl	800a8ac <vPortExitCritical>

		return xReturn;
 8009cba:	68fb      	ldr	r3, [r7, #12]
	}
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	3710      	adds	r7, #16
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	bd80      	pop	{r7, pc}
 8009cc4:	20002ee0 	.word	0x20002ee0

08009cc8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b084      	sub	sp, #16
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
 8009cd0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009cd2:	4b21      	ldr	r3, [pc, #132]	@ (8009d58 <prvAddCurrentTaskToDelayedList+0x90>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009cd8:	4b20      	ldr	r3, [pc, #128]	@ (8009d5c <prvAddCurrentTaskToDelayedList+0x94>)
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	3304      	adds	r3, #4
 8009cde:	4618      	mov	r0, r3
 8009ce0:	f7fd f932 	bl	8006f48 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cea:	d10a      	bne.n	8009d02 <prvAddCurrentTaskToDelayedList+0x3a>
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d007      	beq.n	8009d02 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cf2:	4b1a      	ldr	r3, [pc, #104]	@ (8009d5c <prvAddCurrentTaskToDelayedList+0x94>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	3304      	adds	r3, #4
 8009cf8:	4619      	mov	r1, r3
 8009cfa:	4819      	ldr	r0, [pc, #100]	@ (8009d60 <prvAddCurrentTaskToDelayedList+0x98>)
 8009cfc:	f7fd f8c7 	bl	8006e8e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009d00:	e026      	b.n	8009d50 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009d02:	68fa      	ldr	r2, [r7, #12]
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	4413      	add	r3, r2
 8009d08:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009d0a:	4b14      	ldr	r3, [pc, #80]	@ (8009d5c <prvAddCurrentTaskToDelayedList+0x94>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	68ba      	ldr	r2, [r7, #8]
 8009d10:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009d12:	68ba      	ldr	r2, [r7, #8]
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	429a      	cmp	r2, r3
 8009d18:	d209      	bcs.n	8009d2e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d1a:	4b12      	ldr	r3, [pc, #72]	@ (8009d64 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009d1c:	681a      	ldr	r2, [r3, #0]
 8009d1e:	4b0f      	ldr	r3, [pc, #60]	@ (8009d5c <prvAddCurrentTaskToDelayedList+0x94>)
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	3304      	adds	r3, #4
 8009d24:	4619      	mov	r1, r3
 8009d26:	4610      	mov	r0, r2
 8009d28:	f7fd f8d5 	bl	8006ed6 <vListInsert>
}
 8009d2c:	e010      	b.n	8009d50 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8009d68 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009d30:	681a      	ldr	r2, [r3, #0]
 8009d32:	4b0a      	ldr	r3, [pc, #40]	@ (8009d5c <prvAddCurrentTaskToDelayedList+0x94>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	3304      	adds	r3, #4
 8009d38:	4619      	mov	r1, r3
 8009d3a:	4610      	mov	r0, r2
 8009d3c:	f7fd f8cb 	bl	8006ed6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009d40:	4b0a      	ldr	r3, [pc, #40]	@ (8009d6c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	68ba      	ldr	r2, [r7, #8]
 8009d46:	429a      	cmp	r2, r3
 8009d48:	d202      	bcs.n	8009d50 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009d4a:	4a08      	ldr	r2, [pc, #32]	@ (8009d6c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	6013      	str	r3, [r2, #0]
}
 8009d50:	bf00      	nop
 8009d52:	3710      	adds	r7, #16
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bd80      	pop	{r7, pc}
 8009d58:	200033b8 	.word	0x200033b8
 8009d5c:	20002ee0 	.word	0x20002ee0
 8009d60:	200033a0 	.word	0x200033a0
 8009d64:	20003370 	.word	0x20003370
 8009d68:	2000336c 	.word	0x2000336c
 8009d6c:	200033d4 	.word	0x200033d4

08009d70 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b08a      	sub	sp, #40	@ 0x28
 8009d74:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009d76:	2300      	movs	r3, #0
 8009d78:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009d7a:	f000 fbb1 	bl	800a4e0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009d7e:	4b1d      	ldr	r3, [pc, #116]	@ (8009df4 <xTimerCreateTimerTask+0x84>)
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d021      	beq.n	8009dca <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009d86:	2300      	movs	r3, #0
 8009d88:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009d8e:	1d3a      	adds	r2, r7, #4
 8009d90:	f107 0108 	add.w	r1, r7, #8
 8009d94:	f107 030c 	add.w	r3, r7, #12
 8009d98:	4618      	mov	r0, r3
 8009d9a:	f7fc fdbd 	bl	8006918 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009d9e:	6879      	ldr	r1, [r7, #4]
 8009da0:	68bb      	ldr	r3, [r7, #8]
 8009da2:	68fa      	ldr	r2, [r7, #12]
 8009da4:	9202      	str	r2, [sp, #8]
 8009da6:	9301      	str	r3, [sp, #4]
 8009da8:	2302      	movs	r3, #2
 8009daa:	9300      	str	r3, [sp, #0]
 8009dac:	2300      	movs	r3, #0
 8009dae:	460a      	mov	r2, r1
 8009db0:	4911      	ldr	r1, [pc, #68]	@ (8009df8 <xTimerCreateTimerTask+0x88>)
 8009db2:	4812      	ldr	r0, [pc, #72]	@ (8009dfc <xTimerCreateTimerTask+0x8c>)
 8009db4:	f7fe fca2 	bl	80086fc <xTaskCreateStatic>
 8009db8:	4603      	mov	r3, r0
 8009dba:	4a11      	ldr	r2, [pc, #68]	@ (8009e00 <xTimerCreateTimerTask+0x90>)
 8009dbc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009dbe:	4b10      	ldr	r3, [pc, #64]	@ (8009e00 <xTimerCreateTimerTask+0x90>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d001      	beq.n	8009dca <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009dca:	697b      	ldr	r3, [r7, #20]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d10b      	bne.n	8009de8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dd4:	f383 8811 	msr	BASEPRI, r3
 8009dd8:	f3bf 8f6f 	isb	sy
 8009ddc:	f3bf 8f4f 	dsb	sy
 8009de0:	613b      	str	r3, [r7, #16]
}
 8009de2:	bf00      	nop
 8009de4:	bf00      	nop
 8009de6:	e7fd      	b.n	8009de4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009de8:	697b      	ldr	r3, [r7, #20]
}
 8009dea:	4618      	mov	r0, r3
 8009dec:	3718      	adds	r7, #24
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bd80      	pop	{r7, pc}
 8009df2:	bf00      	nop
 8009df4:	20003410 	.word	0x20003410
 8009df8:	0800df5c 	.word	0x0800df5c
 8009dfc:	0800a079 	.word	0x0800a079
 8009e00:	20003414 	.word	0x20003414

08009e04 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b088      	sub	sp, #32
 8009e08:	af02      	add	r7, sp, #8
 8009e0a:	60f8      	str	r0, [r7, #12]
 8009e0c:	60b9      	str	r1, [r7, #8]
 8009e0e:	607a      	str	r2, [r7, #4]
 8009e10:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8009e12:	202c      	movs	r0, #44	@ 0x2c
 8009e14:	f000 fe3a 	bl	800aa8c <pvPortMalloc>
 8009e18:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8009e1a:	697b      	ldr	r3, [r7, #20]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d00d      	beq.n	8009e3c <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8009e20:	697b      	ldr	r3, [r7, #20]
 8009e22:	2200      	movs	r2, #0
 8009e24:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009e28:	697b      	ldr	r3, [r7, #20]
 8009e2a:	9301      	str	r3, [sp, #4]
 8009e2c:	6a3b      	ldr	r3, [r7, #32]
 8009e2e:	9300      	str	r3, [sp, #0]
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	687a      	ldr	r2, [r7, #4]
 8009e34:	68b9      	ldr	r1, [r7, #8]
 8009e36:	68f8      	ldr	r0, [r7, #12]
 8009e38:	f000 f845 	bl	8009ec6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009e3c:	697b      	ldr	r3, [r7, #20]
	}
 8009e3e:	4618      	mov	r0, r3
 8009e40:	3718      	adds	r7, #24
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bd80      	pop	{r7, pc}

08009e46 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8009e46:	b580      	push	{r7, lr}
 8009e48:	b08a      	sub	sp, #40	@ 0x28
 8009e4a:	af02      	add	r7, sp, #8
 8009e4c:	60f8      	str	r0, [r7, #12]
 8009e4e:	60b9      	str	r1, [r7, #8]
 8009e50:	607a      	str	r2, [r7, #4]
 8009e52:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8009e54:	232c      	movs	r3, #44	@ 0x2c
 8009e56:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8009e58:	693b      	ldr	r3, [r7, #16]
 8009e5a:	2b2c      	cmp	r3, #44	@ 0x2c
 8009e5c:	d00b      	beq.n	8009e76 <xTimerCreateStatic+0x30>
	__asm volatile
 8009e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e62:	f383 8811 	msr	BASEPRI, r3
 8009e66:	f3bf 8f6f 	isb	sy
 8009e6a:	f3bf 8f4f 	dsb	sy
 8009e6e:	61bb      	str	r3, [r7, #24]
}
 8009e70:	bf00      	nop
 8009e72:	bf00      	nop
 8009e74:	e7fd      	b.n	8009e72 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009e76:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8009e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d10b      	bne.n	8009e96 <xTimerCreateStatic+0x50>
	__asm volatile
 8009e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e82:	f383 8811 	msr	BASEPRI, r3
 8009e86:	f3bf 8f6f 	isb	sy
 8009e8a:	f3bf 8f4f 	dsb	sy
 8009e8e:	617b      	str	r3, [r7, #20]
}
 8009e90:	bf00      	nop
 8009e92:	bf00      	nop
 8009e94:	e7fd      	b.n	8009e92 <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8009e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e98:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8009e9a:	69fb      	ldr	r3, [r7, #28]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d00d      	beq.n	8009ebc <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8009ea0:	69fb      	ldr	r3, [r7, #28]
 8009ea2:	2202      	movs	r2, #2
 8009ea4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009ea8:	69fb      	ldr	r3, [r7, #28]
 8009eaa:	9301      	str	r3, [sp, #4]
 8009eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eae:	9300      	str	r3, [sp, #0]
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	687a      	ldr	r2, [r7, #4]
 8009eb4:	68b9      	ldr	r1, [r7, #8]
 8009eb6:	68f8      	ldr	r0, [r7, #12]
 8009eb8:	f000 f805 	bl	8009ec6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009ebc:	69fb      	ldr	r3, [r7, #28]
	}
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	3720      	adds	r7, #32
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	bd80      	pop	{r7, pc}

08009ec6 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8009ec6:	b580      	push	{r7, lr}
 8009ec8:	b086      	sub	sp, #24
 8009eca:	af00      	add	r7, sp, #0
 8009ecc:	60f8      	str	r0, [r7, #12]
 8009ece:	60b9      	str	r1, [r7, #8]
 8009ed0:	607a      	str	r2, [r7, #4]
 8009ed2:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d10b      	bne.n	8009ef2 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8009eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ede:	f383 8811 	msr	BASEPRI, r3
 8009ee2:	f3bf 8f6f 	isb	sy
 8009ee6:	f3bf 8f4f 	dsb	sy
 8009eea:	617b      	str	r3, [r7, #20]
}
 8009eec:	bf00      	nop
 8009eee:	bf00      	nop
 8009ef0:	e7fd      	b.n	8009eee <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8009ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d01e      	beq.n	8009f36 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8009ef8:	f000 faf2 	bl	800a4e0 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8009efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009efe:	68fa      	ldr	r2, [r7, #12]
 8009f00:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8009f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f04:	68ba      	ldr	r2, [r7, #8]
 8009f06:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8009f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f0a:	683a      	ldr	r2, [r7, #0]
 8009f0c:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8009f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f10:	6a3a      	ldr	r2, [r7, #32]
 8009f12:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8009f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f16:	3304      	adds	r3, #4
 8009f18:	4618      	mov	r0, r3
 8009f1a:	f7fc ffab 	bl	8006e74 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d008      	beq.n	8009f36 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8009f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009f2a:	f043 0304 	orr.w	r3, r3, #4
 8009f2e:	b2da      	uxtb	r2, r3
 8009f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8009f36:	bf00      	nop
 8009f38:	3718      	adds	r7, #24
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	bd80      	pop	{r7, pc}
	...

08009f40 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009f40:	b580      	push	{r7, lr}
 8009f42:	b08a      	sub	sp, #40	@ 0x28
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	60f8      	str	r0, [r7, #12]
 8009f48:	60b9      	str	r1, [r7, #8]
 8009f4a:	607a      	str	r2, [r7, #4]
 8009f4c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009f4e:	2300      	movs	r3, #0
 8009f50:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d10b      	bne.n	8009f70 <xTimerGenericCommand+0x30>
	__asm volatile
 8009f58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f5c:	f383 8811 	msr	BASEPRI, r3
 8009f60:	f3bf 8f6f 	isb	sy
 8009f64:	f3bf 8f4f 	dsb	sy
 8009f68:	623b      	str	r3, [r7, #32]
}
 8009f6a:	bf00      	nop
 8009f6c:	bf00      	nop
 8009f6e:	e7fd      	b.n	8009f6c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009f70:	4b19      	ldr	r3, [pc, #100]	@ (8009fd8 <xTimerGenericCommand+0x98>)
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d02a      	beq.n	8009fce <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009f84:	68bb      	ldr	r3, [r7, #8]
 8009f86:	2b05      	cmp	r3, #5
 8009f88:	dc18      	bgt.n	8009fbc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009f8a:	f7ff fadd 	bl	8009548 <xTaskGetSchedulerState>
 8009f8e:	4603      	mov	r3, r0
 8009f90:	2b02      	cmp	r3, #2
 8009f92:	d109      	bne.n	8009fa8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009f94:	4b10      	ldr	r3, [pc, #64]	@ (8009fd8 <xTimerGenericCommand+0x98>)
 8009f96:	6818      	ldr	r0, [r3, #0]
 8009f98:	f107 0110 	add.w	r1, r7, #16
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fa0:	f7fd f9e2 	bl	8007368 <xQueueGenericSend>
 8009fa4:	6278      	str	r0, [r7, #36]	@ 0x24
 8009fa6:	e012      	b.n	8009fce <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8009fd8 <xTimerGenericCommand+0x98>)
 8009faa:	6818      	ldr	r0, [r3, #0]
 8009fac:	f107 0110 	add.w	r1, r7, #16
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	f7fd f9d8 	bl	8007368 <xQueueGenericSend>
 8009fb8:	6278      	str	r0, [r7, #36]	@ 0x24
 8009fba:	e008      	b.n	8009fce <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009fbc:	4b06      	ldr	r3, [pc, #24]	@ (8009fd8 <xTimerGenericCommand+0x98>)
 8009fbe:	6818      	ldr	r0, [r3, #0]
 8009fc0:	f107 0110 	add.w	r1, r7, #16
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	683a      	ldr	r2, [r7, #0]
 8009fc8:	f7fd fad0 	bl	800756c <xQueueGenericSendFromISR>
 8009fcc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	3728      	adds	r7, #40	@ 0x28
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	bd80      	pop	{r7, pc}
 8009fd8:	20003410 	.word	0x20003410

08009fdc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b088      	sub	sp, #32
 8009fe0:	af02      	add	r7, sp, #8
 8009fe2:	6078      	str	r0, [r7, #4]
 8009fe4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009fe6:	4b23      	ldr	r3, [pc, #140]	@ (800a074 <prvProcessExpiredTimer+0x98>)
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	68db      	ldr	r3, [r3, #12]
 8009fec:	68db      	ldr	r3, [r3, #12]
 8009fee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009ff0:	697b      	ldr	r3, [r7, #20]
 8009ff2:	3304      	adds	r3, #4
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	f7fc ffa7 	bl	8006f48 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009ffa:	697b      	ldr	r3, [r7, #20]
 8009ffc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a000:	f003 0304 	and.w	r3, r3, #4
 800a004:	2b00      	cmp	r3, #0
 800a006:	d023      	beq.n	800a050 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a008:	697b      	ldr	r3, [r7, #20]
 800a00a:	699a      	ldr	r2, [r3, #24]
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	18d1      	adds	r1, r2, r3
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	683a      	ldr	r2, [r7, #0]
 800a014:	6978      	ldr	r0, [r7, #20]
 800a016:	f000 f8d5 	bl	800a1c4 <prvInsertTimerInActiveList>
 800a01a:	4603      	mov	r3, r0
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d020      	beq.n	800a062 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a020:	2300      	movs	r3, #0
 800a022:	9300      	str	r3, [sp, #0]
 800a024:	2300      	movs	r3, #0
 800a026:	687a      	ldr	r2, [r7, #4]
 800a028:	2100      	movs	r1, #0
 800a02a:	6978      	ldr	r0, [r7, #20]
 800a02c:	f7ff ff88 	bl	8009f40 <xTimerGenericCommand>
 800a030:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a032:	693b      	ldr	r3, [r7, #16]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d114      	bne.n	800a062 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a03c:	f383 8811 	msr	BASEPRI, r3
 800a040:	f3bf 8f6f 	isb	sy
 800a044:	f3bf 8f4f 	dsb	sy
 800a048:	60fb      	str	r3, [r7, #12]
}
 800a04a:	bf00      	nop
 800a04c:	bf00      	nop
 800a04e:	e7fd      	b.n	800a04c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a056:	f023 0301 	bic.w	r3, r3, #1
 800a05a:	b2da      	uxtb	r2, r3
 800a05c:	697b      	ldr	r3, [r7, #20]
 800a05e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a062:	697b      	ldr	r3, [r7, #20]
 800a064:	6a1b      	ldr	r3, [r3, #32]
 800a066:	6978      	ldr	r0, [r7, #20]
 800a068:	4798      	blx	r3
}
 800a06a:	bf00      	nop
 800a06c:	3718      	adds	r7, #24
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}
 800a072:	bf00      	nop
 800a074:	20003408 	.word	0x20003408

0800a078 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b084      	sub	sp, #16
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a080:	f107 0308 	add.w	r3, r7, #8
 800a084:	4618      	mov	r0, r3
 800a086:	f000 f859 	bl	800a13c <prvGetNextExpireTime>
 800a08a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a08c:	68bb      	ldr	r3, [r7, #8]
 800a08e:	4619      	mov	r1, r3
 800a090:	68f8      	ldr	r0, [r7, #12]
 800a092:	f000 f805 	bl	800a0a0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a096:	f000 f8d7 	bl	800a248 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a09a:	bf00      	nop
 800a09c:	e7f0      	b.n	800a080 <prvTimerTask+0x8>
	...

0800a0a0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b084      	sub	sp, #16
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
 800a0a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a0aa:	f7fe fdb5 	bl	8008c18 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a0ae:	f107 0308 	add.w	r3, r7, #8
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	f000 f866 	bl	800a184 <prvSampleTimeNow>
 800a0b8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a0ba:	68bb      	ldr	r3, [r7, #8]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d130      	bne.n	800a122 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d10a      	bne.n	800a0dc <prvProcessTimerOrBlockTask+0x3c>
 800a0c6:	687a      	ldr	r2, [r7, #4]
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	429a      	cmp	r2, r3
 800a0cc:	d806      	bhi.n	800a0dc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a0ce:	f7fe fdb1 	bl	8008c34 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a0d2:	68f9      	ldr	r1, [r7, #12]
 800a0d4:	6878      	ldr	r0, [r7, #4]
 800a0d6:	f7ff ff81 	bl	8009fdc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a0da:	e024      	b.n	800a126 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d008      	beq.n	800a0f4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a0e2:	4b13      	ldr	r3, [pc, #76]	@ (800a130 <prvProcessTimerOrBlockTask+0x90>)
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d101      	bne.n	800a0f0 <prvProcessTimerOrBlockTask+0x50>
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	e000      	b.n	800a0f2 <prvProcessTimerOrBlockTask+0x52>
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a0f4:	4b0f      	ldr	r3, [pc, #60]	@ (800a134 <prvProcessTimerOrBlockTask+0x94>)
 800a0f6:	6818      	ldr	r0, [r3, #0]
 800a0f8:	687a      	ldr	r2, [r7, #4]
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	1ad3      	subs	r3, r2, r3
 800a0fe:	683a      	ldr	r2, [r7, #0]
 800a100:	4619      	mov	r1, r3
 800a102:	f7fd ff75 	bl	8007ff0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a106:	f7fe fd95 	bl	8008c34 <xTaskResumeAll>
 800a10a:	4603      	mov	r3, r0
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d10a      	bne.n	800a126 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a110:	4b09      	ldr	r3, [pc, #36]	@ (800a138 <prvProcessTimerOrBlockTask+0x98>)
 800a112:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a116:	601a      	str	r2, [r3, #0]
 800a118:	f3bf 8f4f 	dsb	sy
 800a11c:	f3bf 8f6f 	isb	sy
}
 800a120:	e001      	b.n	800a126 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a122:	f7fe fd87 	bl	8008c34 <xTaskResumeAll>
}
 800a126:	bf00      	nop
 800a128:	3710      	adds	r7, #16
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}
 800a12e:	bf00      	nop
 800a130:	2000340c 	.word	0x2000340c
 800a134:	20003410 	.word	0x20003410
 800a138:	e000ed04 	.word	0xe000ed04

0800a13c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a13c:	b480      	push	{r7}
 800a13e:	b085      	sub	sp, #20
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a144:	4b0e      	ldr	r3, [pc, #56]	@ (800a180 <prvGetNextExpireTime+0x44>)
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d101      	bne.n	800a152 <prvGetNextExpireTime+0x16>
 800a14e:	2201      	movs	r2, #1
 800a150:	e000      	b.n	800a154 <prvGetNextExpireTime+0x18>
 800a152:	2200      	movs	r2, #0
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d105      	bne.n	800a16c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a160:	4b07      	ldr	r3, [pc, #28]	@ (800a180 <prvGetNextExpireTime+0x44>)
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	68db      	ldr	r3, [r3, #12]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	60fb      	str	r3, [r7, #12]
 800a16a:	e001      	b.n	800a170 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a16c:	2300      	movs	r3, #0
 800a16e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a170:	68fb      	ldr	r3, [r7, #12]
}
 800a172:	4618      	mov	r0, r3
 800a174:	3714      	adds	r7, #20
 800a176:	46bd      	mov	sp, r7
 800a178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17c:	4770      	bx	lr
 800a17e:	bf00      	nop
 800a180:	20003408 	.word	0x20003408

0800a184 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a184:	b580      	push	{r7, lr}
 800a186:	b084      	sub	sp, #16
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a18c:	f7fe fdf0 	bl	8008d70 <xTaskGetTickCount>
 800a190:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a192:	4b0b      	ldr	r3, [pc, #44]	@ (800a1c0 <prvSampleTimeNow+0x3c>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	68fa      	ldr	r2, [r7, #12]
 800a198:	429a      	cmp	r2, r3
 800a19a:	d205      	bcs.n	800a1a8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a19c:	f000 f93a 	bl	800a414 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2201      	movs	r2, #1
 800a1a4:	601a      	str	r2, [r3, #0]
 800a1a6:	e002      	b.n	800a1ae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a1ae:	4a04      	ldr	r2, [pc, #16]	@ (800a1c0 <prvSampleTimeNow+0x3c>)
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
}
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	3710      	adds	r7, #16
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bd80      	pop	{r7, pc}
 800a1be:	bf00      	nop
 800a1c0:	20003418 	.word	0x20003418

0800a1c4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b086      	sub	sp, #24
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	60f8      	str	r0, [r7, #12]
 800a1cc:	60b9      	str	r1, [r7, #8]
 800a1ce:	607a      	str	r2, [r7, #4]
 800a1d0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	68ba      	ldr	r2, [r7, #8]
 800a1da:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	68fa      	ldr	r2, [r7, #12]
 800a1e0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a1e2:	68ba      	ldr	r2, [r7, #8]
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	429a      	cmp	r2, r3
 800a1e8:	d812      	bhi.n	800a210 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1ea:	687a      	ldr	r2, [r7, #4]
 800a1ec:	683b      	ldr	r3, [r7, #0]
 800a1ee:	1ad2      	subs	r2, r2, r3
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	699b      	ldr	r3, [r3, #24]
 800a1f4:	429a      	cmp	r2, r3
 800a1f6:	d302      	bcc.n	800a1fe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	617b      	str	r3, [r7, #20]
 800a1fc:	e01b      	b.n	800a236 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a1fe:	4b10      	ldr	r3, [pc, #64]	@ (800a240 <prvInsertTimerInActiveList+0x7c>)
 800a200:	681a      	ldr	r2, [r3, #0]
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	3304      	adds	r3, #4
 800a206:	4619      	mov	r1, r3
 800a208:	4610      	mov	r0, r2
 800a20a:	f7fc fe64 	bl	8006ed6 <vListInsert>
 800a20e:	e012      	b.n	800a236 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a210:	687a      	ldr	r2, [r7, #4]
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	429a      	cmp	r2, r3
 800a216:	d206      	bcs.n	800a226 <prvInsertTimerInActiveList+0x62>
 800a218:	68ba      	ldr	r2, [r7, #8]
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	429a      	cmp	r2, r3
 800a21e:	d302      	bcc.n	800a226 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a220:	2301      	movs	r3, #1
 800a222:	617b      	str	r3, [r7, #20]
 800a224:	e007      	b.n	800a236 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a226:	4b07      	ldr	r3, [pc, #28]	@ (800a244 <prvInsertTimerInActiveList+0x80>)
 800a228:	681a      	ldr	r2, [r3, #0]
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	3304      	adds	r3, #4
 800a22e:	4619      	mov	r1, r3
 800a230:	4610      	mov	r0, r2
 800a232:	f7fc fe50 	bl	8006ed6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a236:	697b      	ldr	r3, [r7, #20]
}
 800a238:	4618      	mov	r0, r3
 800a23a:	3718      	adds	r7, #24
 800a23c:	46bd      	mov	sp, r7
 800a23e:	bd80      	pop	{r7, pc}
 800a240:	2000340c 	.word	0x2000340c
 800a244:	20003408 	.word	0x20003408

0800a248 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b08e      	sub	sp, #56	@ 0x38
 800a24c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a24e:	e0ce      	b.n	800a3ee <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2b00      	cmp	r3, #0
 800a254:	da19      	bge.n	800a28a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a256:	1d3b      	adds	r3, r7, #4
 800a258:	3304      	adds	r3, #4
 800a25a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a25c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d10b      	bne.n	800a27a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a266:	f383 8811 	msr	BASEPRI, r3
 800a26a:	f3bf 8f6f 	isb	sy
 800a26e:	f3bf 8f4f 	dsb	sy
 800a272:	61fb      	str	r3, [r7, #28]
}
 800a274:	bf00      	nop
 800a276:	bf00      	nop
 800a278:	e7fd      	b.n	800a276 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a27a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a280:	6850      	ldr	r0, [r2, #4]
 800a282:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a284:	6892      	ldr	r2, [r2, #8]
 800a286:	4611      	mov	r1, r2
 800a288:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	f2c0 80ae 	blt.w	800a3ee <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a298:	695b      	ldr	r3, [r3, #20]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d004      	beq.n	800a2a8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a29e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2a0:	3304      	adds	r3, #4
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	f7fc fe50 	bl	8006f48 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a2a8:	463b      	mov	r3, r7
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	f7ff ff6a 	bl	800a184 <prvSampleTimeNow>
 800a2b0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	2b09      	cmp	r3, #9
 800a2b6:	f200 8097 	bhi.w	800a3e8 <prvProcessReceivedCommands+0x1a0>
 800a2ba:	a201      	add	r2, pc, #4	@ (adr r2, 800a2c0 <prvProcessReceivedCommands+0x78>)
 800a2bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2c0:	0800a2e9 	.word	0x0800a2e9
 800a2c4:	0800a2e9 	.word	0x0800a2e9
 800a2c8:	0800a2e9 	.word	0x0800a2e9
 800a2cc:	0800a35f 	.word	0x0800a35f
 800a2d0:	0800a373 	.word	0x0800a373
 800a2d4:	0800a3bf 	.word	0x0800a3bf
 800a2d8:	0800a2e9 	.word	0x0800a2e9
 800a2dc:	0800a2e9 	.word	0x0800a2e9
 800a2e0:	0800a35f 	.word	0x0800a35f
 800a2e4:	0800a373 	.word	0x0800a373
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a2e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a2ee:	f043 0301 	orr.w	r3, r3, #1
 800a2f2:	b2da      	uxtb	r2, r3
 800a2f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a2fa:	68ba      	ldr	r2, [r7, #8]
 800a2fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2fe:	699b      	ldr	r3, [r3, #24]
 800a300:	18d1      	adds	r1, r2, r3
 800a302:	68bb      	ldr	r3, [r7, #8]
 800a304:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a306:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a308:	f7ff ff5c 	bl	800a1c4 <prvInsertTimerInActiveList>
 800a30c:	4603      	mov	r3, r0
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d06c      	beq.n	800a3ec <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a314:	6a1b      	ldr	r3, [r3, #32]
 800a316:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a318:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a31a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a31c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a320:	f003 0304 	and.w	r3, r3, #4
 800a324:	2b00      	cmp	r3, #0
 800a326:	d061      	beq.n	800a3ec <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a328:	68ba      	ldr	r2, [r7, #8]
 800a32a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a32c:	699b      	ldr	r3, [r3, #24]
 800a32e:	441a      	add	r2, r3
 800a330:	2300      	movs	r3, #0
 800a332:	9300      	str	r3, [sp, #0]
 800a334:	2300      	movs	r3, #0
 800a336:	2100      	movs	r1, #0
 800a338:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a33a:	f7ff fe01 	bl	8009f40 <xTimerGenericCommand>
 800a33e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a340:	6a3b      	ldr	r3, [r7, #32]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d152      	bne.n	800a3ec <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a34a:	f383 8811 	msr	BASEPRI, r3
 800a34e:	f3bf 8f6f 	isb	sy
 800a352:	f3bf 8f4f 	dsb	sy
 800a356:	61bb      	str	r3, [r7, #24]
}
 800a358:	bf00      	nop
 800a35a:	bf00      	nop
 800a35c:	e7fd      	b.n	800a35a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a35e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a360:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a364:	f023 0301 	bic.w	r3, r3, #1
 800a368:	b2da      	uxtb	r2, r3
 800a36a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a36c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a370:	e03d      	b.n	800a3ee <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a374:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a378:	f043 0301 	orr.w	r3, r3, #1
 800a37c:	b2da      	uxtb	r2, r3
 800a37e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a380:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a384:	68ba      	ldr	r2, [r7, #8]
 800a386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a388:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a38a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a38c:	699b      	ldr	r3, [r3, #24]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d10b      	bne.n	800a3aa <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a396:	f383 8811 	msr	BASEPRI, r3
 800a39a:	f3bf 8f6f 	isb	sy
 800a39e:	f3bf 8f4f 	dsb	sy
 800a3a2:	617b      	str	r3, [r7, #20]
}
 800a3a4:	bf00      	nop
 800a3a6:	bf00      	nop
 800a3a8:	e7fd      	b.n	800a3a6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a3aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3ac:	699a      	ldr	r2, [r3, #24]
 800a3ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3b0:	18d1      	adds	r1, r2, r3
 800a3b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a3b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a3b8:	f7ff ff04 	bl	800a1c4 <prvInsertTimerInActiveList>
					break;
 800a3bc:	e017      	b.n	800a3ee <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a3be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a3c4:	f003 0302 	and.w	r3, r3, #2
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d103      	bne.n	800a3d4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a3cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a3ce:	f000 fc2b 	bl	800ac28 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a3d2:	e00c      	b.n	800a3ee <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a3d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a3da:	f023 0301 	bic.w	r3, r3, #1
 800a3de:	b2da      	uxtb	r2, r3
 800a3e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a3e6:	e002      	b.n	800a3ee <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a3e8:	bf00      	nop
 800a3ea:	e000      	b.n	800a3ee <prvProcessReceivedCommands+0x1a6>
					break;
 800a3ec:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a3ee:	4b08      	ldr	r3, [pc, #32]	@ (800a410 <prvProcessReceivedCommands+0x1c8>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	1d39      	adds	r1, r7, #4
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	f7fd f9e6 	bl	80077c8 <xQueueReceive>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	f47f af26 	bne.w	800a250 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a404:	bf00      	nop
 800a406:	bf00      	nop
 800a408:	3730      	adds	r7, #48	@ 0x30
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}
 800a40e:	bf00      	nop
 800a410:	20003410 	.word	0x20003410

0800a414 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a414:	b580      	push	{r7, lr}
 800a416:	b088      	sub	sp, #32
 800a418:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a41a:	e049      	b.n	800a4b0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a41c:	4b2e      	ldr	r3, [pc, #184]	@ (800a4d8 <prvSwitchTimerLists+0xc4>)
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	68db      	ldr	r3, [r3, #12]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a426:	4b2c      	ldr	r3, [pc, #176]	@ (800a4d8 <prvSwitchTimerLists+0xc4>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	68db      	ldr	r3, [r3, #12]
 800a42c:	68db      	ldr	r3, [r3, #12]
 800a42e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	3304      	adds	r3, #4
 800a434:	4618      	mov	r0, r3
 800a436:	f7fc fd87 	bl	8006f48 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	6a1b      	ldr	r3, [r3, #32]
 800a43e:	68f8      	ldr	r0, [r7, #12]
 800a440:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a448:	f003 0304 	and.w	r3, r3, #4
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d02f      	beq.n	800a4b0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	699b      	ldr	r3, [r3, #24]
 800a454:	693a      	ldr	r2, [r7, #16]
 800a456:	4413      	add	r3, r2
 800a458:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a45a:	68ba      	ldr	r2, [r7, #8]
 800a45c:	693b      	ldr	r3, [r7, #16]
 800a45e:	429a      	cmp	r2, r3
 800a460:	d90e      	bls.n	800a480 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	68ba      	ldr	r2, [r7, #8]
 800a466:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	68fa      	ldr	r2, [r7, #12]
 800a46c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a46e:	4b1a      	ldr	r3, [pc, #104]	@ (800a4d8 <prvSwitchTimerLists+0xc4>)
 800a470:	681a      	ldr	r2, [r3, #0]
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	3304      	adds	r3, #4
 800a476:	4619      	mov	r1, r3
 800a478:	4610      	mov	r0, r2
 800a47a:	f7fc fd2c 	bl	8006ed6 <vListInsert>
 800a47e:	e017      	b.n	800a4b0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a480:	2300      	movs	r3, #0
 800a482:	9300      	str	r3, [sp, #0]
 800a484:	2300      	movs	r3, #0
 800a486:	693a      	ldr	r2, [r7, #16]
 800a488:	2100      	movs	r1, #0
 800a48a:	68f8      	ldr	r0, [r7, #12]
 800a48c:	f7ff fd58 	bl	8009f40 <xTimerGenericCommand>
 800a490:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d10b      	bne.n	800a4b0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a49c:	f383 8811 	msr	BASEPRI, r3
 800a4a0:	f3bf 8f6f 	isb	sy
 800a4a4:	f3bf 8f4f 	dsb	sy
 800a4a8:	603b      	str	r3, [r7, #0]
}
 800a4aa:	bf00      	nop
 800a4ac:	bf00      	nop
 800a4ae:	e7fd      	b.n	800a4ac <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a4b0:	4b09      	ldr	r3, [pc, #36]	@ (800a4d8 <prvSwitchTimerLists+0xc4>)
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d1b0      	bne.n	800a41c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a4ba:	4b07      	ldr	r3, [pc, #28]	@ (800a4d8 <prvSwitchTimerLists+0xc4>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a4c0:	4b06      	ldr	r3, [pc, #24]	@ (800a4dc <prvSwitchTimerLists+0xc8>)
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	4a04      	ldr	r2, [pc, #16]	@ (800a4d8 <prvSwitchTimerLists+0xc4>)
 800a4c6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a4c8:	4a04      	ldr	r2, [pc, #16]	@ (800a4dc <prvSwitchTimerLists+0xc8>)
 800a4ca:	697b      	ldr	r3, [r7, #20]
 800a4cc:	6013      	str	r3, [r2, #0]
}
 800a4ce:	bf00      	nop
 800a4d0:	3718      	adds	r7, #24
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}
 800a4d6:	bf00      	nop
 800a4d8:	20003408 	.word	0x20003408
 800a4dc:	2000340c 	.word	0x2000340c

0800a4e0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b082      	sub	sp, #8
 800a4e4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a4e6:	f000 f9af 	bl	800a848 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a4ea:	4b15      	ldr	r3, [pc, #84]	@ (800a540 <prvCheckForValidListAndQueue+0x60>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d120      	bne.n	800a534 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a4f2:	4814      	ldr	r0, [pc, #80]	@ (800a544 <prvCheckForValidListAndQueue+0x64>)
 800a4f4:	f7fc fc9e 	bl	8006e34 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a4f8:	4813      	ldr	r0, [pc, #76]	@ (800a548 <prvCheckForValidListAndQueue+0x68>)
 800a4fa:	f7fc fc9b 	bl	8006e34 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a4fe:	4b13      	ldr	r3, [pc, #76]	@ (800a54c <prvCheckForValidListAndQueue+0x6c>)
 800a500:	4a10      	ldr	r2, [pc, #64]	@ (800a544 <prvCheckForValidListAndQueue+0x64>)
 800a502:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a504:	4b12      	ldr	r3, [pc, #72]	@ (800a550 <prvCheckForValidListAndQueue+0x70>)
 800a506:	4a10      	ldr	r2, [pc, #64]	@ (800a548 <prvCheckForValidListAndQueue+0x68>)
 800a508:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a50a:	2300      	movs	r3, #0
 800a50c:	9300      	str	r3, [sp, #0]
 800a50e:	4b11      	ldr	r3, [pc, #68]	@ (800a554 <prvCheckForValidListAndQueue+0x74>)
 800a510:	4a11      	ldr	r2, [pc, #68]	@ (800a558 <prvCheckForValidListAndQueue+0x78>)
 800a512:	2110      	movs	r1, #16
 800a514:	200a      	movs	r0, #10
 800a516:	f7fc fdab 	bl	8007070 <xQueueGenericCreateStatic>
 800a51a:	4603      	mov	r3, r0
 800a51c:	4a08      	ldr	r2, [pc, #32]	@ (800a540 <prvCheckForValidListAndQueue+0x60>)
 800a51e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a520:	4b07      	ldr	r3, [pc, #28]	@ (800a540 <prvCheckForValidListAndQueue+0x60>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d005      	beq.n	800a534 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a528:	4b05      	ldr	r3, [pc, #20]	@ (800a540 <prvCheckForValidListAndQueue+0x60>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	490b      	ldr	r1, [pc, #44]	@ (800a55c <prvCheckForValidListAndQueue+0x7c>)
 800a52e:	4618      	mov	r0, r3
 800a530:	f7fd fd0a 	bl	8007f48 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a534:	f000 f9ba 	bl	800a8ac <vPortExitCritical>
}
 800a538:	bf00      	nop
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bd80      	pop	{r7, pc}
 800a53e:	bf00      	nop
 800a540:	20003410 	.word	0x20003410
 800a544:	200033e0 	.word	0x200033e0
 800a548:	200033f4 	.word	0x200033f4
 800a54c:	20003408 	.word	0x20003408
 800a550:	2000340c 	.word	0x2000340c
 800a554:	200034bc 	.word	0x200034bc
 800a558:	2000341c 	.word	0x2000341c
 800a55c:	0800df64 	.word	0x0800df64

0800a560 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800a560:	b580      	push	{r7, lr}
 800a562:	b086      	sub	sp, #24
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d10b      	bne.n	800a58a <pvTimerGetTimerID+0x2a>
	__asm volatile
 800a572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a576:	f383 8811 	msr	BASEPRI, r3
 800a57a:	f3bf 8f6f 	isb	sy
 800a57e:	f3bf 8f4f 	dsb	sy
 800a582:	60fb      	str	r3, [r7, #12]
}
 800a584:	bf00      	nop
 800a586:	bf00      	nop
 800a588:	e7fd      	b.n	800a586 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800a58a:	f000 f95d 	bl	800a848 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800a58e:	697b      	ldr	r3, [r7, #20]
 800a590:	69db      	ldr	r3, [r3, #28]
 800a592:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800a594:	f000 f98a 	bl	800a8ac <vPortExitCritical>

	return pvReturn;
 800a598:	693b      	ldr	r3, [r7, #16]
}
 800a59a:	4618      	mov	r0, r3
 800a59c:	3718      	adds	r7, #24
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	bd80      	pop	{r7, pc}
	...

0800a5a4 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b08a      	sub	sp, #40	@ 0x28
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	60f8      	str	r0, [r7, #12]
 800a5ac:	60b9      	str	r1, [r7, #8]
 800a5ae:	607a      	str	r2, [r7, #4]
 800a5b0:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800a5b2:	f06f 0301 	mvn.w	r3, #1
 800a5b6:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800a5bc:	68bb      	ldr	r3, [r7, #8]
 800a5be:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a5c4:	4b06      	ldr	r3, [pc, #24]	@ (800a5e0 <xTimerPendFunctionCallFromISR+0x3c>)
 800a5c6:	6818      	ldr	r0, [r3, #0]
 800a5c8:	f107 0114 	add.w	r1, r7, #20
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	683a      	ldr	r2, [r7, #0]
 800a5d0:	f7fc ffcc 	bl	800756c <xQueueGenericSendFromISR>
 800a5d4:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800a5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800a5d8:	4618      	mov	r0, r3
 800a5da:	3728      	adds	r7, #40	@ 0x28
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	bd80      	pop	{r7, pc}
 800a5e0:	20003410 	.word	0x20003410

0800a5e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a5e4:	b480      	push	{r7}
 800a5e6:	b085      	sub	sp, #20
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	60f8      	str	r0, [r7, #12]
 800a5ec:	60b9      	str	r1, [r7, #8]
 800a5ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	3b04      	subs	r3, #4
 800a5f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a5fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	3b04      	subs	r3, #4
 800a602:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a604:	68bb      	ldr	r3, [r7, #8]
 800a606:	f023 0201 	bic.w	r2, r3, #1
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	3b04      	subs	r3, #4
 800a612:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a614:	4a0c      	ldr	r2, [pc, #48]	@ (800a648 <pxPortInitialiseStack+0x64>)
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	3b14      	subs	r3, #20
 800a61e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a620:	687a      	ldr	r2, [r7, #4]
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	3b04      	subs	r3, #4
 800a62a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	f06f 0202 	mvn.w	r2, #2
 800a632:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	3b20      	subs	r3, #32
 800a638:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a63a:	68fb      	ldr	r3, [r7, #12]
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	3714      	adds	r7, #20
 800a640:	46bd      	mov	sp, r7
 800a642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a646:	4770      	bx	lr
 800a648:	0800a64d 	.word	0x0800a64d

0800a64c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a64c:	b480      	push	{r7}
 800a64e:	b085      	sub	sp, #20
 800a650:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a652:	2300      	movs	r3, #0
 800a654:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a656:	4b13      	ldr	r3, [pc, #76]	@ (800a6a4 <prvTaskExitError+0x58>)
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a65e:	d00b      	beq.n	800a678 <prvTaskExitError+0x2c>
	__asm volatile
 800a660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a664:	f383 8811 	msr	BASEPRI, r3
 800a668:	f3bf 8f6f 	isb	sy
 800a66c:	f3bf 8f4f 	dsb	sy
 800a670:	60fb      	str	r3, [r7, #12]
}
 800a672:	bf00      	nop
 800a674:	bf00      	nop
 800a676:	e7fd      	b.n	800a674 <prvTaskExitError+0x28>
	__asm volatile
 800a678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a67c:	f383 8811 	msr	BASEPRI, r3
 800a680:	f3bf 8f6f 	isb	sy
 800a684:	f3bf 8f4f 	dsb	sy
 800a688:	60bb      	str	r3, [r7, #8]
}
 800a68a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a68c:	bf00      	nop
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d0fc      	beq.n	800a68e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a694:	bf00      	nop
 800a696:	bf00      	nop
 800a698:	3714      	adds	r7, #20
 800a69a:	46bd      	mov	sp, r7
 800a69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a0:	4770      	bx	lr
 800a6a2:	bf00      	nop
 800a6a4:	20000010 	.word	0x20000010
	...

0800a6b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a6b0:	4b07      	ldr	r3, [pc, #28]	@ (800a6d0 <pxCurrentTCBConst2>)
 800a6b2:	6819      	ldr	r1, [r3, #0]
 800a6b4:	6808      	ldr	r0, [r1, #0]
 800a6b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6ba:	f380 8809 	msr	PSP, r0
 800a6be:	f3bf 8f6f 	isb	sy
 800a6c2:	f04f 0000 	mov.w	r0, #0
 800a6c6:	f380 8811 	msr	BASEPRI, r0
 800a6ca:	4770      	bx	lr
 800a6cc:	f3af 8000 	nop.w

0800a6d0 <pxCurrentTCBConst2>:
 800a6d0:	20002ee0 	.word	0x20002ee0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a6d4:	bf00      	nop
 800a6d6:	bf00      	nop

0800a6d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a6d8:	4808      	ldr	r0, [pc, #32]	@ (800a6fc <prvPortStartFirstTask+0x24>)
 800a6da:	6800      	ldr	r0, [r0, #0]
 800a6dc:	6800      	ldr	r0, [r0, #0]
 800a6de:	f380 8808 	msr	MSP, r0
 800a6e2:	f04f 0000 	mov.w	r0, #0
 800a6e6:	f380 8814 	msr	CONTROL, r0
 800a6ea:	b662      	cpsie	i
 800a6ec:	b661      	cpsie	f
 800a6ee:	f3bf 8f4f 	dsb	sy
 800a6f2:	f3bf 8f6f 	isb	sy
 800a6f6:	df00      	svc	0
 800a6f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a6fa:	bf00      	nop
 800a6fc:	e000ed08 	.word	0xe000ed08

0800a700 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a700:	b580      	push	{r7, lr}
 800a702:	b086      	sub	sp, #24
 800a704:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a706:	4b47      	ldr	r3, [pc, #284]	@ (800a824 <xPortStartScheduler+0x124>)
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	4a47      	ldr	r2, [pc, #284]	@ (800a828 <xPortStartScheduler+0x128>)
 800a70c:	4293      	cmp	r3, r2
 800a70e:	d10b      	bne.n	800a728 <xPortStartScheduler+0x28>
	__asm volatile
 800a710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a714:	f383 8811 	msr	BASEPRI, r3
 800a718:	f3bf 8f6f 	isb	sy
 800a71c:	f3bf 8f4f 	dsb	sy
 800a720:	613b      	str	r3, [r7, #16]
}
 800a722:	bf00      	nop
 800a724:	bf00      	nop
 800a726:	e7fd      	b.n	800a724 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a728:	4b3e      	ldr	r3, [pc, #248]	@ (800a824 <xPortStartScheduler+0x124>)
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	4a3f      	ldr	r2, [pc, #252]	@ (800a82c <xPortStartScheduler+0x12c>)
 800a72e:	4293      	cmp	r3, r2
 800a730:	d10b      	bne.n	800a74a <xPortStartScheduler+0x4a>
	__asm volatile
 800a732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a736:	f383 8811 	msr	BASEPRI, r3
 800a73a:	f3bf 8f6f 	isb	sy
 800a73e:	f3bf 8f4f 	dsb	sy
 800a742:	60fb      	str	r3, [r7, #12]
}
 800a744:	bf00      	nop
 800a746:	bf00      	nop
 800a748:	e7fd      	b.n	800a746 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a74a:	4b39      	ldr	r3, [pc, #228]	@ (800a830 <xPortStartScheduler+0x130>)
 800a74c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a74e:	697b      	ldr	r3, [r7, #20]
 800a750:	781b      	ldrb	r3, [r3, #0]
 800a752:	b2db      	uxtb	r3, r3
 800a754:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a756:	697b      	ldr	r3, [r7, #20]
 800a758:	22ff      	movs	r2, #255	@ 0xff
 800a75a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a75c:	697b      	ldr	r3, [r7, #20]
 800a75e:	781b      	ldrb	r3, [r3, #0]
 800a760:	b2db      	uxtb	r3, r3
 800a762:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a764:	78fb      	ldrb	r3, [r7, #3]
 800a766:	b2db      	uxtb	r3, r3
 800a768:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a76c:	b2da      	uxtb	r2, r3
 800a76e:	4b31      	ldr	r3, [pc, #196]	@ (800a834 <xPortStartScheduler+0x134>)
 800a770:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a772:	4b31      	ldr	r3, [pc, #196]	@ (800a838 <xPortStartScheduler+0x138>)
 800a774:	2207      	movs	r2, #7
 800a776:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a778:	e009      	b.n	800a78e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a77a:	4b2f      	ldr	r3, [pc, #188]	@ (800a838 <xPortStartScheduler+0x138>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	3b01      	subs	r3, #1
 800a780:	4a2d      	ldr	r2, [pc, #180]	@ (800a838 <xPortStartScheduler+0x138>)
 800a782:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a784:	78fb      	ldrb	r3, [r7, #3]
 800a786:	b2db      	uxtb	r3, r3
 800a788:	005b      	lsls	r3, r3, #1
 800a78a:	b2db      	uxtb	r3, r3
 800a78c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a78e:	78fb      	ldrb	r3, [r7, #3]
 800a790:	b2db      	uxtb	r3, r3
 800a792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a796:	2b80      	cmp	r3, #128	@ 0x80
 800a798:	d0ef      	beq.n	800a77a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a79a:	4b27      	ldr	r3, [pc, #156]	@ (800a838 <xPortStartScheduler+0x138>)
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	f1c3 0307 	rsb	r3, r3, #7
 800a7a2:	2b04      	cmp	r3, #4
 800a7a4:	d00b      	beq.n	800a7be <xPortStartScheduler+0xbe>
	__asm volatile
 800a7a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7aa:	f383 8811 	msr	BASEPRI, r3
 800a7ae:	f3bf 8f6f 	isb	sy
 800a7b2:	f3bf 8f4f 	dsb	sy
 800a7b6:	60bb      	str	r3, [r7, #8]
}
 800a7b8:	bf00      	nop
 800a7ba:	bf00      	nop
 800a7bc:	e7fd      	b.n	800a7ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a7be:	4b1e      	ldr	r3, [pc, #120]	@ (800a838 <xPortStartScheduler+0x138>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	021b      	lsls	r3, r3, #8
 800a7c4:	4a1c      	ldr	r2, [pc, #112]	@ (800a838 <xPortStartScheduler+0x138>)
 800a7c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a7c8:	4b1b      	ldr	r3, [pc, #108]	@ (800a838 <xPortStartScheduler+0x138>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a7d0:	4a19      	ldr	r2, [pc, #100]	@ (800a838 <xPortStartScheduler+0x138>)
 800a7d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	b2da      	uxtb	r2, r3
 800a7d8:	697b      	ldr	r3, [r7, #20]
 800a7da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a7dc:	4b17      	ldr	r3, [pc, #92]	@ (800a83c <xPortStartScheduler+0x13c>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	4a16      	ldr	r2, [pc, #88]	@ (800a83c <xPortStartScheduler+0x13c>)
 800a7e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a7e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a7e8:	4b14      	ldr	r3, [pc, #80]	@ (800a83c <xPortStartScheduler+0x13c>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	4a13      	ldr	r2, [pc, #76]	@ (800a83c <xPortStartScheduler+0x13c>)
 800a7ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a7f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a7f4:	f000 f8da 	bl	800a9ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a7f8:	4b11      	ldr	r3, [pc, #68]	@ (800a840 <xPortStartScheduler+0x140>)
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a7fe:	f000 f8f9 	bl	800a9f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a802:	4b10      	ldr	r3, [pc, #64]	@ (800a844 <xPortStartScheduler+0x144>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	4a0f      	ldr	r2, [pc, #60]	@ (800a844 <xPortStartScheduler+0x144>)
 800a808:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a80c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a80e:	f7ff ff63 	bl	800a6d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a812:	f7fe fb77 	bl	8008f04 <vTaskSwitchContext>
	prvTaskExitError();
 800a816:	f7ff ff19 	bl	800a64c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a81a:	2300      	movs	r3, #0
}
 800a81c:	4618      	mov	r0, r3
 800a81e:	3718      	adds	r7, #24
 800a820:	46bd      	mov	sp, r7
 800a822:	bd80      	pop	{r7, pc}
 800a824:	e000ed00 	.word	0xe000ed00
 800a828:	410fc271 	.word	0x410fc271
 800a82c:	410fc270 	.word	0x410fc270
 800a830:	e000e400 	.word	0xe000e400
 800a834:	2000350c 	.word	0x2000350c
 800a838:	20003510 	.word	0x20003510
 800a83c:	e000ed20 	.word	0xe000ed20
 800a840:	20000010 	.word	0x20000010
 800a844:	e000ef34 	.word	0xe000ef34

0800a848 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a848:	b480      	push	{r7}
 800a84a:	b083      	sub	sp, #12
 800a84c:	af00      	add	r7, sp, #0
	__asm volatile
 800a84e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a852:	f383 8811 	msr	BASEPRI, r3
 800a856:	f3bf 8f6f 	isb	sy
 800a85a:	f3bf 8f4f 	dsb	sy
 800a85e:	607b      	str	r3, [r7, #4]
}
 800a860:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a862:	4b10      	ldr	r3, [pc, #64]	@ (800a8a4 <vPortEnterCritical+0x5c>)
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	3301      	adds	r3, #1
 800a868:	4a0e      	ldr	r2, [pc, #56]	@ (800a8a4 <vPortEnterCritical+0x5c>)
 800a86a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a86c:	4b0d      	ldr	r3, [pc, #52]	@ (800a8a4 <vPortEnterCritical+0x5c>)
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	2b01      	cmp	r3, #1
 800a872:	d110      	bne.n	800a896 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a874:	4b0c      	ldr	r3, [pc, #48]	@ (800a8a8 <vPortEnterCritical+0x60>)
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	b2db      	uxtb	r3, r3
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d00b      	beq.n	800a896 <vPortEnterCritical+0x4e>
	__asm volatile
 800a87e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a882:	f383 8811 	msr	BASEPRI, r3
 800a886:	f3bf 8f6f 	isb	sy
 800a88a:	f3bf 8f4f 	dsb	sy
 800a88e:	603b      	str	r3, [r7, #0]
}
 800a890:	bf00      	nop
 800a892:	bf00      	nop
 800a894:	e7fd      	b.n	800a892 <vPortEnterCritical+0x4a>
	}
}
 800a896:	bf00      	nop
 800a898:	370c      	adds	r7, #12
 800a89a:	46bd      	mov	sp, r7
 800a89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a0:	4770      	bx	lr
 800a8a2:	bf00      	nop
 800a8a4:	20000010 	.word	0x20000010
 800a8a8:	e000ed04 	.word	0xe000ed04

0800a8ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b083      	sub	sp, #12
 800a8b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a8b2:	4b12      	ldr	r3, [pc, #72]	@ (800a8fc <vPortExitCritical+0x50>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d10b      	bne.n	800a8d2 <vPortExitCritical+0x26>
	__asm volatile
 800a8ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8be:	f383 8811 	msr	BASEPRI, r3
 800a8c2:	f3bf 8f6f 	isb	sy
 800a8c6:	f3bf 8f4f 	dsb	sy
 800a8ca:	607b      	str	r3, [r7, #4]
}
 800a8cc:	bf00      	nop
 800a8ce:	bf00      	nop
 800a8d0:	e7fd      	b.n	800a8ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a8d2:	4b0a      	ldr	r3, [pc, #40]	@ (800a8fc <vPortExitCritical+0x50>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	3b01      	subs	r3, #1
 800a8d8:	4a08      	ldr	r2, [pc, #32]	@ (800a8fc <vPortExitCritical+0x50>)
 800a8da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a8dc:	4b07      	ldr	r3, [pc, #28]	@ (800a8fc <vPortExitCritical+0x50>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d105      	bne.n	800a8f0 <vPortExitCritical+0x44>
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	f383 8811 	msr	BASEPRI, r3
}
 800a8ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a8f0:	bf00      	nop
 800a8f2:	370c      	adds	r7, #12
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fa:	4770      	bx	lr
 800a8fc:	20000010 	.word	0x20000010

0800a900 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a900:	f3ef 8009 	mrs	r0, PSP
 800a904:	f3bf 8f6f 	isb	sy
 800a908:	4b15      	ldr	r3, [pc, #84]	@ (800a960 <pxCurrentTCBConst>)
 800a90a:	681a      	ldr	r2, [r3, #0]
 800a90c:	f01e 0f10 	tst.w	lr, #16
 800a910:	bf08      	it	eq
 800a912:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a916:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a91a:	6010      	str	r0, [r2, #0]
 800a91c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a920:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a924:	f380 8811 	msr	BASEPRI, r0
 800a928:	f3bf 8f4f 	dsb	sy
 800a92c:	f3bf 8f6f 	isb	sy
 800a930:	f7fe fae8 	bl	8008f04 <vTaskSwitchContext>
 800a934:	f04f 0000 	mov.w	r0, #0
 800a938:	f380 8811 	msr	BASEPRI, r0
 800a93c:	bc09      	pop	{r0, r3}
 800a93e:	6819      	ldr	r1, [r3, #0]
 800a940:	6808      	ldr	r0, [r1, #0]
 800a942:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a946:	f01e 0f10 	tst.w	lr, #16
 800a94a:	bf08      	it	eq
 800a94c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a950:	f380 8809 	msr	PSP, r0
 800a954:	f3bf 8f6f 	isb	sy
 800a958:	4770      	bx	lr
 800a95a:	bf00      	nop
 800a95c:	f3af 8000 	nop.w

0800a960 <pxCurrentTCBConst>:
 800a960:	20002ee0 	.word	0x20002ee0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a964:	bf00      	nop
 800a966:	bf00      	nop

0800a968 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a968:	b580      	push	{r7, lr}
 800a96a:	b082      	sub	sp, #8
 800a96c:	af00      	add	r7, sp, #0
	__asm volatile
 800a96e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a972:	f383 8811 	msr	BASEPRI, r3
 800a976:	f3bf 8f6f 	isb	sy
 800a97a:	f3bf 8f4f 	dsb	sy
 800a97e:	607b      	str	r3, [r7, #4]
}
 800a980:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a982:	f7fe fa05 	bl	8008d90 <xTaskIncrementTick>
 800a986:	4603      	mov	r3, r0
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d003      	beq.n	800a994 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a98c:	4b06      	ldr	r3, [pc, #24]	@ (800a9a8 <xPortSysTickHandler+0x40>)
 800a98e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a992:	601a      	str	r2, [r3, #0]
 800a994:	2300      	movs	r3, #0
 800a996:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a998:	683b      	ldr	r3, [r7, #0]
 800a99a:	f383 8811 	msr	BASEPRI, r3
}
 800a99e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a9a0:	bf00      	nop
 800a9a2:	3708      	adds	r7, #8
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	bd80      	pop	{r7, pc}
 800a9a8:	e000ed04 	.word	0xe000ed04

0800a9ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a9b0:	4b0b      	ldr	r3, [pc, #44]	@ (800a9e0 <vPortSetupTimerInterrupt+0x34>)
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a9b6:	4b0b      	ldr	r3, [pc, #44]	@ (800a9e4 <vPortSetupTimerInterrupt+0x38>)
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a9bc:	4b0a      	ldr	r3, [pc, #40]	@ (800a9e8 <vPortSetupTimerInterrupt+0x3c>)
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	4a0a      	ldr	r2, [pc, #40]	@ (800a9ec <vPortSetupTimerInterrupt+0x40>)
 800a9c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a9c6:	099b      	lsrs	r3, r3, #6
 800a9c8:	4a09      	ldr	r2, [pc, #36]	@ (800a9f0 <vPortSetupTimerInterrupt+0x44>)
 800a9ca:	3b01      	subs	r3, #1
 800a9cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a9ce:	4b04      	ldr	r3, [pc, #16]	@ (800a9e0 <vPortSetupTimerInterrupt+0x34>)
 800a9d0:	2207      	movs	r2, #7
 800a9d2:	601a      	str	r2, [r3, #0]
}
 800a9d4:	bf00      	nop
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9dc:	4770      	bx	lr
 800a9de:	bf00      	nop
 800a9e0:	e000e010 	.word	0xe000e010
 800a9e4:	e000e018 	.word	0xe000e018
 800a9e8:	20000004 	.word	0x20000004
 800a9ec:	10624dd3 	.word	0x10624dd3
 800a9f0:	e000e014 	.word	0xe000e014

0800a9f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a9f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800aa04 <vPortEnableVFP+0x10>
 800a9f8:	6801      	ldr	r1, [r0, #0]
 800a9fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a9fe:	6001      	str	r1, [r0, #0]
 800aa00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800aa02:	bf00      	nop
 800aa04:	e000ed88 	.word	0xe000ed88

0800aa08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800aa08:	b480      	push	{r7}
 800aa0a:	b085      	sub	sp, #20
 800aa0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800aa0e:	f3ef 8305 	mrs	r3, IPSR
 800aa12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	2b0f      	cmp	r3, #15
 800aa18:	d915      	bls.n	800aa46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800aa1a:	4a18      	ldr	r2, [pc, #96]	@ (800aa7c <vPortValidateInterruptPriority+0x74>)
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	4413      	add	r3, r2
 800aa20:	781b      	ldrb	r3, [r3, #0]
 800aa22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800aa24:	4b16      	ldr	r3, [pc, #88]	@ (800aa80 <vPortValidateInterruptPriority+0x78>)
 800aa26:	781b      	ldrb	r3, [r3, #0]
 800aa28:	7afa      	ldrb	r2, [r7, #11]
 800aa2a:	429a      	cmp	r2, r3
 800aa2c:	d20b      	bcs.n	800aa46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800aa2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa32:	f383 8811 	msr	BASEPRI, r3
 800aa36:	f3bf 8f6f 	isb	sy
 800aa3a:	f3bf 8f4f 	dsb	sy
 800aa3e:	607b      	str	r3, [r7, #4]
}
 800aa40:	bf00      	nop
 800aa42:	bf00      	nop
 800aa44:	e7fd      	b.n	800aa42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aa46:	4b0f      	ldr	r3, [pc, #60]	@ (800aa84 <vPortValidateInterruptPriority+0x7c>)
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800aa4e:	4b0e      	ldr	r3, [pc, #56]	@ (800aa88 <vPortValidateInterruptPriority+0x80>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	429a      	cmp	r2, r3
 800aa54:	d90b      	bls.n	800aa6e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800aa56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa5a:	f383 8811 	msr	BASEPRI, r3
 800aa5e:	f3bf 8f6f 	isb	sy
 800aa62:	f3bf 8f4f 	dsb	sy
 800aa66:	603b      	str	r3, [r7, #0]
}
 800aa68:	bf00      	nop
 800aa6a:	bf00      	nop
 800aa6c:	e7fd      	b.n	800aa6a <vPortValidateInterruptPriority+0x62>
	}
 800aa6e:	bf00      	nop
 800aa70:	3714      	adds	r7, #20
 800aa72:	46bd      	mov	sp, r7
 800aa74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa78:	4770      	bx	lr
 800aa7a:	bf00      	nop
 800aa7c:	e000e3f0 	.word	0xe000e3f0
 800aa80:	2000350c 	.word	0x2000350c
 800aa84:	e000ed0c 	.word	0xe000ed0c
 800aa88:	20003510 	.word	0x20003510

0800aa8c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b08a      	sub	sp, #40	@ 0x28
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800aa94:	2300      	movs	r3, #0
 800aa96:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800aa98:	f7fe f8be 	bl	8008c18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800aa9c:	4b5c      	ldr	r3, [pc, #368]	@ (800ac10 <pvPortMalloc+0x184>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d101      	bne.n	800aaa8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800aaa4:	f000 f924 	bl	800acf0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800aaa8:	4b5a      	ldr	r3, [pc, #360]	@ (800ac14 <pvPortMalloc+0x188>)
 800aaaa:	681a      	ldr	r2, [r3, #0]
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	4013      	ands	r3, r2
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	f040 8095 	bne.w	800abe0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d01e      	beq.n	800aafa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800aabc:	2208      	movs	r2, #8
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	4413      	add	r3, r2
 800aac2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	f003 0307 	and.w	r3, r3, #7
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d015      	beq.n	800aafa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	f023 0307 	bic.w	r3, r3, #7
 800aad4:	3308      	adds	r3, #8
 800aad6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	f003 0307 	and.w	r3, r3, #7
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d00b      	beq.n	800aafa <pvPortMalloc+0x6e>
	__asm volatile
 800aae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aae6:	f383 8811 	msr	BASEPRI, r3
 800aaea:	f3bf 8f6f 	isb	sy
 800aaee:	f3bf 8f4f 	dsb	sy
 800aaf2:	617b      	str	r3, [r7, #20]
}
 800aaf4:	bf00      	nop
 800aaf6:	bf00      	nop
 800aaf8:	e7fd      	b.n	800aaf6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d06f      	beq.n	800abe0 <pvPortMalloc+0x154>
 800ab00:	4b45      	ldr	r3, [pc, #276]	@ (800ac18 <pvPortMalloc+0x18c>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	687a      	ldr	r2, [r7, #4]
 800ab06:	429a      	cmp	r2, r3
 800ab08:	d86a      	bhi.n	800abe0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ab0a:	4b44      	ldr	r3, [pc, #272]	@ (800ac1c <pvPortMalloc+0x190>)
 800ab0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ab0e:	4b43      	ldr	r3, [pc, #268]	@ (800ac1c <pvPortMalloc+0x190>)
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ab14:	e004      	b.n	800ab20 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ab16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ab1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ab20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab22:	685b      	ldr	r3, [r3, #4]
 800ab24:	687a      	ldr	r2, [r7, #4]
 800ab26:	429a      	cmp	r2, r3
 800ab28:	d903      	bls.n	800ab32 <pvPortMalloc+0xa6>
 800ab2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d1f1      	bne.n	800ab16 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ab32:	4b37      	ldr	r3, [pc, #220]	@ (800ac10 <pvPortMalloc+0x184>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab38:	429a      	cmp	r2, r3
 800ab3a:	d051      	beq.n	800abe0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ab3c:	6a3b      	ldr	r3, [r7, #32]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	2208      	movs	r2, #8
 800ab42:	4413      	add	r3, r2
 800ab44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ab46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab48:	681a      	ldr	r2, [r3, #0]
 800ab4a:	6a3b      	ldr	r3, [r7, #32]
 800ab4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ab4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab50:	685a      	ldr	r2, [r3, #4]
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	1ad2      	subs	r2, r2, r3
 800ab56:	2308      	movs	r3, #8
 800ab58:	005b      	lsls	r3, r3, #1
 800ab5a:	429a      	cmp	r2, r3
 800ab5c:	d920      	bls.n	800aba0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ab5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	4413      	add	r3, r2
 800ab64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab66:	69bb      	ldr	r3, [r7, #24]
 800ab68:	f003 0307 	and.w	r3, r3, #7
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d00b      	beq.n	800ab88 <pvPortMalloc+0xfc>
	__asm volatile
 800ab70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab74:	f383 8811 	msr	BASEPRI, r3
 800ab78:	f3bf 8f6f 	isb	sy
 800ab7c:	f3bf 8f4f 	dsb	sy
 800ab80:	613b      	str	r3, [r7, #16]
}
 800ab82:	bf00      	nop
 800ab84:	bf00      	nop
 800ab86:	e7fd      	b.n	800ab84 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ab88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab8a:	685a      	ldr	r2, [r3, #4]
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	1ad2      	subs	r2, r2, r3
 800ab90:	69bb      	ldr	r3, [r7, #24]
 800ab92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ab94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab96:	687a      	ldr	r2, [r7, #4]
 800ab98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ab9a:	69b8      	ldr	r0, [r7, #24]
 800ab9c:	f000 f90a 	bl	800adb4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800aba0:	4b1d      	ldr	r3, [pc, #116]	@ (800ac18 <pvPortMalloc+0x18c>)
 800aba2:	681a      	ldr	r2, [r3, #0]
 800aba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aba6:	685b      	ldr	r3, [r3, #4]
 800aba8:	1ad3      	subs	r3, r2, r3
 800abaa:	4a1b      	ldr	r2, [pc, #108]	@ (800ac18 <pvPortMalloc+0x18c>)
 800abac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800abae:	4b1a      	ldr	r3, [pc, #104]	@ (800ac18 <pvPortMalloc+0x18c>)
 800abb0:	681a      	ldr	r2, [r3, #0]
 800abb2:	4b1b      	ldr	r3, [pc, #108]	@ (800ac20 <pvPortMalloc+0x194>)
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	429a      	cmp	r2, r3
 800abb8:	d203      	bcs.n	800abc2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800abba:	4b17      	ldr	r3, [pc, #92]	@ (800ac18 <pvPortMalloc+0x18c>)
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	4a18      	ldr	r2, [pc, #96]	@ (800ac20 <pvPortMalloc+0x194>)
 800abc0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800abc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abc4:	685a      	ldr	r2, [r3, #4]
 800abc6:	4b13      	ldr	r3, [pc, #76]	@ (800ac14 <pvPortMalloc+0x188>)
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	431a      	orrs	r2, r3
 800abcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800abd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abd2:	2200      	movs	r2, #0
 800abd4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800abd6:	4b13      	ldr	r3, [pc, #76]	@ (800ac24 <pvPortMalloc+0x198>)
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	3301      	adds	r3, #1
 800abdc:	4a11      	ldr	r2, [pc, #68]	@ (800ac24 <pvPortMalloc+0x198>)
 800abde:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800abe0:	f7fe f828 	bl	8008c34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800abe4:	69fb      	ldr	r3, [r7, #28]
 800abe6:	f003 0307 	and.w	r3, r3, #7
 800abea:	2b00      	cmp	r3, #0
 800abec:	d00b      	beq.n	800ac06 <pvPortMalloc+0x17a>
	__asm volatile
 800abee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abf2:	f383 8811 	msr	BASEPRI, r3
 800abf6:	f3bf 8f6f 	isb	sy
 800abfa:	f3bf 8f4f 	dsb	sy
 800abfe:	60fb      	str	r3, [r7, #12]
}
 800ac00:	bf00      	nop
 800ac02:	bf00      	nop
 800ac04:	e7fd      	b.n	800ac02 <pvPortMalloc+0x176>
	return pvReturn;
 800ac06:	69fb      	ldr	r3, [r7, #28]
}
 800ac08:	4618      	mov	r0, r3
 800ac0a:	3728      	adds	r7, #40	@ 0x28
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	bd80      	pop	{r7, pc}
 800ac10:	2000711c 	.word	0x2000711c
 800ac14:	20007130 	.word	0x20007130
 800ac18:	20007120 	.word	0x20007120
 800ac1c:	20007114 	.word	0x20007114
 800ac20:	20007124 	.word	0x20007124
 800ac24:	20007128 	.word	0x20007128

0800ac28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b086      	sub	sp, #24
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d04f      	beq.n	800acda <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ac3a:	2308      	movs	r3, #8
 800ac3c:	425b      	negs	r3, r3
 800ac3e:	697a      	ldr	r2, [r7, #20]
 800ac40:	4413      	add	r3, r2
 800ac42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ac44:	697b      	ldr	r3, [r7, #20]
 800ac46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ac48:	693b      	ldr	r3, [r7, #16]
 800ac4a:	685a      	ldr	r2, [r3, #4]
 800ac4c:	4b25      	ldr	r3, [pc, #148]	@ (800ace4 <vPortFree+0xbc>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	4013      	ands	r3, r2
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d10b      	bne.n	800ac6e <vPortFree+0x46>
	__asm volatile
 800ac56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac5a:	f383 8811 	msr	BASEPRI, r3
 800ac5e:	f3bf 8f6f 	isb	sy
 800ac62:	f3bf 8f4f 	dsb	sy
 800ac66:	60fb      	str	r3, [r7, #12]
}
 800ac68:	bf00      	nop
 800ac6a:	bf00      	nop
 800ac6c:	e7fd      	b.n	800ac6a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ac6e:	693b      	ldr	r3, [r7, #16]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d00b      	beq.n	800ac8e <vPortFree+0x66>
	__asm volatile
 800ac76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac7a:	f383 8811 	msr	BASEPRI, r3
 800ac7e:	f3bf 8f6f 	isb	sy
 800ac82:	f3bf 8f4f 	dsb	sy
 800ac86:	60bb      	str	r3, [r7, #8]
}
 800ac88:	bf00      	nop
 800ac8a:	bf00      	nop
 800ac8c:	e7fd      	b.n	800ac8a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ac8e:	693b      	ldr	r3, [r7, #16]
 800ac90:	685a      	ldr	r2, [r3, #4]
 800ac92:	4b14      	ldr	r3, [pc, #80]	@ (800ace4 <vPortFree+0xbc>)
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	4013      	ands	r3, r2
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d01e      	beq.n	800acda <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ac9c:	693b      	ldr	r3, [r7, #16]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d11a      	bne.n	800acda <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800aca4:	693b      	ldr	r3, [r7, #16]
 800aca6:	685a      	ldr	r2, [r3, #4]
 800aca8:	4b0e      	ldr	r3, [pc, #56]	@ (800ace4 <vPortFree+0xbc>)
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	43db      	mvns	r3, r3
 800acae:	401a      	ands	r2, r3
 800acb0:	693b      	ldr	r3, [r7, #16]
 800acb2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800acb4:	f7fd ffb0 	bl	8008c18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800acb8:	693b      	ldr	r3, [r7, #16]
 800acba:	685a      	ldr	r2, [r3, #4]
 800acbc:	4b0a      	ldr	r3, [pc, #40]	@ (800ace8 <vPortFree+0xc0>)
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	4413      	add	r3, r2
 800acc2:	4a09      	ldr	r2, [pc, #36]	@ (800ace8 <vPortFree+0xc0>)
 800acc4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800acc6:	6938      	ldr	r0, [r7, #16]
 800acc8:	f000 f874 	bl	800adb4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800accc:	4b07      	ldr	r3, [pc, #28]	@ (800acec <vPortFree+0xc4>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	3301      	adds	r3, #1
 800acd2:	4a06      	ldr	r2, [pc, #24]	@ (800acec <vPortFree+0xc4>)
 800acd4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800acd6:	f7fd ffad 	bl	8008c34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800acda:	bf00      	nop
 800acdc:	3718      	adds	r7, #24
 800acde:	46bd      	mov	sp, r7
 800ace0:	bd80      	pop	{r7, pc}
 800ace2:	bf00      	nop
 800ace4:	20007130 	.word	0x20007130
 800ace8:	20007120 	.word	0x20007120
 800acec:	2000712c 	.word	0x2000712c

0800acf0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800acf0:	b480      	push	{r7}
 800acf2:	b085      	sub	sp, #20
 800acf4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800acf6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800acfa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800acfc:	4b27      	ldr	r3, [pc, #156]	@ (800ad9c <prvHeapInit+0xac>)
 800acfe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	f003 0307 	and.w	r3, r3, #7
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d00c      	beq.n	800ad24 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	3307      	adds	r3, #7
 800ad0e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	f023 0307 	bic.w	r3, r3, #7
 800ad16:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ad18:	68ba      	ldr	r2, [r7, #8]
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	1ad3      	subs	r3, r2, r3
 800ad1e:	4a1f      	ldr	r2, [pc, #124]	@ (800ad9c <prvHeapInit+0xac>)
 800ad20:	4413      	add	r3, r2
 800ad22:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ad28:	4a1d      	ldr	r2, [pc, #116]	@ (800ada0 <prvHeapInit+0xb0>)
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ad2e:	4b1c      	ldr	r3, [pc, #112]	@ (800ada0 <prvHeapInit+0xb0>)
 800ad30:	2200      	movs	r2, #0
 800ad32:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	68ba      	ldr	r2, [r7, #8]
 800ad38:	4413      	add	r3, r2
 800ad3a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ad3c:	2208      	movs	r2, #8
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	1a9b      	subs	r3, r3, r2
 800ad42:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	f023 0307 	bic.w	r3, r3, #7
 800ad4a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	4a15      	ldr	r2, [pc, #84]	@ (800ada4 <prvHeapInit+0xb4>)
 800ad50:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ad52:	4b14      	ldr	r3, [pc, #80]	@ (800ada4 <prvHeapInit+0xb4>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	2200      	movs	r2, #0
 800ad58:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ad5a:	4b12      	ldr	r3, [pc, #72]	@ (800ada4 <prvHeapInit+0xb4>)
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	2200      	movs	r2, #0
 800ad60:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ad66:	683b      	ldr	r3, [r7, #0]
 800ad68:	68fa      	ldr	r2, [r7, #12]
 800ad6a:	1ad2      	subs	r2, r2, r3
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ad70:	4b0c      	ldr	r3, [pc, #48]	@ (800ada4 <prvHeapInit+0xb4>)
 800ad72:	681a      	ldr	r2, [r3, #0]
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ad78:	683b      	ldr	r3, [r7, #0]
 800ad7a:	685b      	ldr	r3, [r3, #4]
 800ad7c:	4a0a      	ldr	r2, [pc, #40]	@ (800ada8 <prvHeapInit+0xb8>)
 800ad7e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ad80:	683b      	ldr	r3, [r7, #0]
 800ad82:	685b      	ldr	r3, [r3, #4]
 800ad84:	4a09      	ldr	r2, [pc, #36]	@ (800adac <prvHeapInit+0xbc>)
 800ad86:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ad88:	4b09      	ldr	r3, [pc, #36]	@ (800adb0 <prvHeapInit+0xc0>)
 800ad8a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ad8e:	601a      	str	r2, [r3, #0]
}
 800ad90:	bf00      	nop
 800ad92:	3714      	adds	r7, #20
 800ad94:	46bd      	mov	sp, r7
 800ad96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9a:	4770      	bx	lr
 800ad9c:	20003514 	.word	0x20003514
 800ada0:	20007114 	.word	0x20007114
 800ada4:	2000711c 	.word	0x2000711c
 800ada8:	20007124 	.word	0x20007124
 800adac:	20007120 	.word	0x20007120
 800adb0:	20007130 	.word	0x20007130

0800adb4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800adb4:	b480      	push	{r7}
 800adb6:	b085      	sub	sp, #20
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800adbc:	4b28      	ldr	r3, [pc, #160]	@ (800ae60 <prvInsertBlockIntoFreeList+0xac>)
 800adbe:	60fb      	str	r3, [r7, #12]
 800adc0:	e002      	b.n	800adc8 <prvInsertBlockIntoFreeList+0x14>
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	60fb      	str	r3, [r7, #12]
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	687a      	ldr	r2, [r7, #4]
 800adce:	429a      	cmp	r2, r3
 800add0:	d8f7      	bhi.n	800adc2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	685b      	ldr	r3, [r3, #4]
 800adda:	68ba      	ldr	r2, [r7, #8]
 800addc:	4413      	add	r3, r2
 800adde:	687a      	ldr	r2, [r7, #4]
 800ade0:	429a      	cmp	r2, r3
 800ade2:	d108      	bne.n	800adf6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	685a      	ldr	r2, [r3, #4]
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	685b      	ldr	r3, [r3, #4]
 800adec:	441a      	add	r2, r3
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	685b      	ldr	r3, [r3, #4]
 800adfe:	68ba      	ldr	r2, [r7, #8]
 800ae00:	441a      	add	r2, r3
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	429a      	cmp	r2, r3
 800ae08:	d118      	bne.n	800ae3c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	681a      	ldr	r2, [r3, #0]
 800ae0e:	4b15      	ldr	r3, [pc, #84]	@ (800ae64 <prvInsertBlockIntoFreeList+0xb0>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	429a      	cmp	r2, r3
 800ae14:	d00d      	beq.n	800ae32 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	685a      	ldr	r2, [r3, #4]
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	685b      	ldr	r3, [r3, #4]
 800ae20:	441a      	add	r2, r3
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	681a      	ldr	r2, [r3, #0]
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	601a      	str	r2, [r3, #0]
 800ae30:	e008      	b.n	800ae44 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ae32:	4b0c      	ldr	r3, [pc, #48]	@ (800ae64 <prvInsertBlockIntoFreeList+0xb0>)
 800ae34:	681a      	ldr	r2, [r3, #0]
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	601a      	str	r2, [r3, #0]
 800ae3a:	e003      	b.n	800ae44 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	681a      	ldr	r2, [r3, #0]
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ae44:	68fa      	ldr	r2, [r7, #12]
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	429a      	cmp	r2, r3
 800ae4a:	d002      	beq.n	800ae52 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	687a      	ldr	r2, [r7, #4]
 800ae50:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ae52:	bf00      	nop
 800ae54:	3714      	adds	r7, #20
 800ae56:	46bd      	mov	sp, r7
 800ae58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5c:	4770      	bx	lr
 800ae5e:	bf00      	nop
 800ae60:	20007114 	.word	0x20007114
 800ae64:	2000711c 	.word	0x2000711c

0800ae68 <__cvt>:
 800ae68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ae6c:	ec57 6b10 	vmov	r6, r7, d0
 800ae70:	2f00      	cmp	r7, #0
 800ae72:	460c      	mov	r4, r1
 800ae74:	4619      	mov	r1, r3
 800ae76:	463b      	mov	r3, r7
 800ae78:	bfbb      	ittet	lt
 800ae7a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ae7e:	461f      	movlt	r7, r3
 800ae80:	2300      	movge	r3, #0
 800ae82:	232d      	movlt	r3, #45	@ 0x2d
 800ae84:	700b      	strb	r3, [r1, #0]
 800ae86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ae88:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ae8c:	4691      	mov	r9, r2
 800ae8e:	f023 0820 	bic.w	r8, r3, #32
 800ae92:	bfbc      	itt	lt
 800ae94:	4632      	movlt	r2, r6
 800ae96:	4616      	movlt	r6, r2
 800ae98:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ae9c:	d005      	beq.n	800aeaa <__cvt+0x42>
 800ae9e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800aea2:	d100      	bne.n	800aea6 <__cvt+0x3e>
 800aea4:	3401      	adds	r4, #1
 800aea6:	2102      	movs	r1, #2
 800aea8:	e000      	b.n	800aeac <__cvt+0x44>
 800aeaa:	2103      	movs	r1, #3
 800aeac:	ab03      	add	r3, sp, #12
 800aeae:	9301      	str	r3, [sp, #4]
 800aeb0:	ab02      	add	r3, sp, #8
 800aeb2:	9300      	str	r3, [sp, #0]
 800aeb4:	ec47 6b10 	vmov	d0, r6, r7
 800aeb8:	4653      	mov	r3, sl
 800aeba:	4622      	mov	r2, r4
 800aebc:	f000 fe64 	bl	800bb88 <_dtoa_r>
 800aec0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800aec4:	4605      	mov	r5, r0
 800aec6:	d119      	bne.n	800aefc <__cvt+0x94>
 800aec8:	f019 0f01 	tst.w	r9, #1
 800aecc:	d00e      	beq.n	800aeec <__cvt+0x84>
 800aece:	eb00 0904 	add.w	r9, r0, r4
 800aed2:	2200      	movs	r2, #0
 800aed4:	2300      	movs	r3, #0
 800aed6:	4630      	mov	r0, r6
 800aed8:	4639      	mov	r1, r7
 800aeda:	f7f5 fdf5 	bl	8000ac8 <__aeabi_dcmpeq>
 800aede:	b108      	cbz	r0, 800aee4 <__cvt+0x7c>
 800aee0:	f8cd 900c 	str.w	r9, [sp, #12]
 800aee4:	2230      	movs	r2, #48	@ 0x30
 800aee6:	9b03      	ldr	r3, [sp, #12]
 800aee8:	454b      	cmp	r3, r9
 800aeea:	d31e      	bcc.n	800af2a <__cvt+0xc2>
 800aeec:	9b03      	ldr	r3, [sp, #12]
 800aeee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aef0:	1b5b      	subs	r3, r3, r5
 800aef2:	4628      	mov	r0, r5
 800aef4:	6013      	str	r3, [r2, #0]
 800aef6:	b004      	add	sp, #16
 800aef8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aefc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800af00:	eb00 0904 	add.w	r9, r0, r4
 800af04:	d1e5      	bne.n	800aed2 <__cvt+0x6a>
 800af06:	7803      	ldrb	r3, [r0, #0]
 800af08:	2b30      	cmp	r3, #48	@ 0x30
 800af0a:	d10a      	bne.n	800af22 <__cvt+0xba>
 800af0c:	2200      	movs	r2, #0
 800af0e:	2300      	movs	r3, #0
 800af10:	4630      	mov	r0, r6
 800af12:	4639      	mov	r1, r7
 800af14:	f7f5 fdd8 	bl	8000ac8 <__aeabi_dcmpeq>
 800af18:	b918      	cbnz	r0, 800af22 <__cvt+0xba>
 800af1a:	f1c4 0401 	rsb	r4, r4, #1
 800af1e:	f8ca 4000 	str.w	r4, [sl]
 800af22:	f8da 3000 	ldr.w	r3, [sl]
 800af26:	4499      	add	r9, r3
 800af28:	e7d3      	b.n	800aed2 <__cvt+0x6a>
 800af2a:	1c59      	adds	r1, r3, #1
 800af2c:	9103      	str	r1, [sp, #12]
 800af2e:	701a      	strb	r2, [r3, #0]
 800af30:	e7d9      	b.n	800aee6 <__cvt+0x7e>

0800af32 <__exponent>:
 800af32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af34:	2900      	cmp	r1, #0
 800af36:	bfba      	itte	lt
 800af38:	4249      	neglt	r1, r1
 800af3a:	232d      	movlt	r3, #45	@ 0x2d
 800af3c:	232b      	movge	r3, #43	@ 0x2b
 800af3e:	2909      	cmp	r1, #9
 800af40:	7002      	strb	r2, [r0, #0]
 800af42:	7043      	strb	r3, [r0, #1]
 800af44:	dd29      	ble.n	800af9a <__exponent+0x68>
 800af46:	f10d 0307 	add.w	r3, sp, #7
 800af4a:	461d      	mov	r5, r3
 800af4c:	270a      	movs	r7, #10
 800af4e:	461a      	mov	r2, r3
 800af50:	fbb1 f6f7 	udiv	r6, r1, r7
 800af54:	fb07 1416 	mls	r4, r7, r6, r1
 800af58:	3430      	adds	r4, #48	@ 0x30
 800af5a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800af5e:	460c      	mov	r4, r1
 800af60:	2c63      	cmp	r4, #99	@ 0x63
 800af62:	f103 33ff 	add.w	r3, r3, #4294967295
 800af66:	4631      	mov	r1, r6
 800af68:	dcf1      	bgt.n	800af4e <__exponent+0x1c>
 800af6a:	3130      	adds	r1, #48	@ 0x30
 800af6c:	1e94      	subs	r4, r2, #2
 800af6e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800af72:	1c41      	adds	r1, r0, #1
 800af74:	4623      	mov	r3, r4
 800af76:	42ab      	cmp	r3, r5
 800af78:	d30a      	bcc.n	800af90 <__exponent+0x5e>
 800af7a:	f10d 0309 	add.w	r3, sp, #9
 800af7e:	1a9b      	subs	r3, r3, r2
 800af80:	42ac      	cmp	r4, r5
 800af82:	bf88      	it	hi
 800af84:	2300      	movhi	r3, #0
 800af86:	3302      	adds	r3, #2
 800af88:	4403      	add	r3, r0
 800af8a:	1a18      	subs	r0, r3, r0
 800af8c:	b003      	add	sp, #12
 800af8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af90:	f813 6b01 	ldrb.w	r6, [r3], #1
 800af94:	f801 6f01 	strb.w	r6, [r1, #1]!
 800af98:	e7ed      	b.n	800af76 <__exponent+0x44>
 800af9a:	2330      	movs	r3, #48	@ 0x30
 800af9c:	3130      	adds	r1, #48	@ 0x30
 800af9e:	7083      	strb	r3, [r0, #2]
 800afa0:	70c1      	strb	r1, [r0, #3]
 800afa2:	1d03      	adds	r3, r0, #4
 800afa4:	e7f1      	b.n	800af8a <__exponent+0x58>
	...

0800afa8 <_printf_float>:
 800afa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afac:	b08d      	sub	sp, #52	@ 0x34
 800afae:	460c      	mov	r4, r1
 800afb0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800afb4:	4616      	mov	r6, r2
 800afb6:	461f      	mov	r7, r3
 800afb8:	4605      	mov	r5, r0
 800afba:	f000 fcdb 	bl	800b974 <_localeconv_r>
 800afbe:	6803      	ldr	r3, [r0, #0]
 800afc0:	9304      	str	r3, [sp, #16]
 800afc2:	4618      	mov	r0, r3
 800afc4:	f7f5 f954 	bl	8000270 <strlen>
 800afc8:	2300      	movs	r3, #0
 800afca:	930a      	str	r3, [sp, #40]	@ 0x28
 800afcc:	f8d8 3000 	ldr.w	r3, [r8]
 800afd0:	9005      	str	r0, [sp, #20]
 800afd2:	3307      	adds	r3, #7
 800afd4:	f023 0307 	bic.w	r3, r3, #7
 800afd8:	f103 0208 	add.w	r2, r3, #8
 800afdc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800afe0:	f8d4 b000 	ldr.w	fp, [r4]
 800afe4:	f8c8 2000 	str.w	r2, [r8]
 800afe8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800afec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800aff0:	9307      	str	r3, [sp, #28]
 800aff2:	f8cd 8018 	str.w	r8, [sp, #24]
 800aff6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800affa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800affe:	4b9c      	ldr	r3, [pc, #624]	@ (800b270 <_printf_float+0x2c8>)
 800b000:	f04f 32ff 	mov.w	r2, #4294967295
 800b004:	f7f5 fd92 	bl	8000b2c <__aeabi_dcmpun>
 800b008:	bb70      	cbnz	r0, 800b068 <_printf_float+0xc0>
 800b00a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b00e:	4b98      	ldr	r3, [pc, #608]	@ (800b270 <_printf_float+0x2c8>)
 800b010:	f04f 32ff 	mov.w	r2, #4294967295
 800b014:	f7f5 fd6c 	bl	8000af0 <__aeabi_dcmple>
 800b018:	bb30      	cbnz	r0, 800b068 <_printf_float+0xc0>
 800b01a:	2200      	movs	r2, #0
 800b01c:	2300      	movs	r3, #0
 800b01e:	4640      	mov	r0, r8
 800b020:	4649      	mov	r1, r9
 800b022:	f7f5 fd5b 	bl	8000adc <__aeabi_dcmplt>
 800b026:	b110      	cbz	r0, 800b02e <_printf_float+0x86>
 800b028:	232d      	movs	r3, #45	@ 0x2d
 800b02a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b02e:	4a91      	ldr	r2, [pc, #580]	@ (800b274 <_printf_float+0x2cc>)
 800b030:	4b91      	ldr	r3, [pc, #580]	@ (800b278 <_printf_float+0x2d0>)
 800b032:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b036:	bf94      	ite	ls
 800b038:	4690      	movls	r8, r2
 800b03a:	4698      	movhi	r8, r3
 800b03c:	2303      	movs	r3, #3
 800b03e:	6123      	str	r3, [r4, #16]
 800b040:	f02b 0304 	bic.w	r3, fp, #4
 800b044:	6023      	str	r3, [r4, #0]
 800b046:	f04f 0900 	mov.w	r9, #0
 800b04a:	9700      	str	r7, [sp, #0]
 800b04c:	4633      	mov	r3, r6
 800b04e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b050:	4621      	mov	r1, r4
 800b052:	4628      	mov	r0, r5
 800b054:	f000 f9d2 	bl	800b3fc <_printf_common>
 800b058:	3001      	adds	r0, #1
 800b05a:	f040 808d 	bne.w	800b178 <_printf_float+0x1d0>
 800b05e:	f04f 30ff 	mov.w	r0, #4294967295
 800b062:	b00d      	add	sp, #52	@ 0x34
 800b064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b068:	4642      	mov	r2, r8
 800b06a:	464b      	mov	r3, r9
 800b06c:	4640      	mov	r0, r8
 800b06e:	4649      	mov	r1, r9
 800b070:	f7f5 fd5c 	bl	8000b2c <__aeabi_dcmpun>
 800b074:	b140      	cbz	r0, 800b088 <_printf_float+0xe0>
 800b076:	464b      	mov	r3, r9
 800b078:	2b00      	cmp	r3, #0
 800b07a:	bfbc      	itt	lt
 800b07c:	232d      	movlt	r3, #45	@ 0x2d
 800b07e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b082:	4a7e      	ldr	r2, [pc, #504]	@ (800b27c <_printf_float+0x2d4>)
 800b084:	4b7e      	ldr	r3, [pc, #504]	@ (800b280 <_printf_float+0x2d8>)
 800b086:	e7d4      	b.n	800b032 <_printf_float+0x8a>
 800b088:	6863      	ldr	r3, [r4, #4]
 800b08a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b08e:	9206      	str	r2, [sp, #24]
 800b090:	1c5a      	adds	r2, r3, #1
 800b092:	d13b      	bne.n	800b10c <_printf_float+0x164>
 800b094:	2306      	movs	r3, #6
 800b096:	6063      	str	r3, [r4, #4]
 800b098:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b09c:	2300      	movs	r3, #0
 800b09e:	6022      	str	r2, [r4, #0]
 800b0a0:	9303      	str	r3, [sp, #12]
 800b0a2:	ab0a      	add	r3, sp, #40	@ 0x28
 800b0a4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b0a8:	ab09      	add	r3, sp, #36	@ 0x24
 800b0aa:	9300      	str	r3, [sp, #0]
 800b0ac:	6861      	ldr	r1, [r4, #4]
 800b0ae:	ec49 8b10 	vmov	d0, r8, r9
 800b0b2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b0b6:	4628      	mov	r0, r5
 800b0b8:	f7ff fed6 	bl	800ae68 <__cvt>
 800b0bc:	9b06      	ldr	r3, [sp, #24]
 800b0be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b0c0:	2b47      	cmp	r3, #71	@ 0x47
 800b0c2:	4680      	mov	r8, r0
 800b0c4:	d129      	bne.n	800b11a <_printf_float+0x172>
 800b0c6:	1cc8      	adds	r0, r1, #3
 800b0c8:	db02      	blt.n	800b0d0 <_printf_float+0x128>
 800b0ca:	6863      	ldr	r3, [r4, #4]
 800b0cc:	4299      	cmp	r1, r3
 800b0ce:	dd41      	ble.n	800b154 <_printf_float+0x1ac>
 800b0d0:	f1aa 0a02 	sub.w	sl, sl, #2
 800b0d4:	fa5f fa8a 	uxtb.w	sl, sl
 800b0d8:	3901      	subs	r1, #1
 800b0da:	4652      	mov	r2, sl
 800b0dc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b0e0:	9109      	str	r1, [sp, #36]	@ 0x24
 800b0e2:	f7ff ff26 	bl	800af32 <__exponent>
 800b0e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b0e8:	1813      	adds	r3, r2, r0
 800b0ea:	2a01      	cmp	r2, #1
 800b0ec:	4681      	mov	r9, r0
 800b0ee:	6123      	str	r3, [r4, #16]
 800b0f0:	dc02      	bgt.n	800b0f8 <_printf_float+0x150>
 800b0f2:	6822      	ldr	r2, [r4, #0]
 800b0f4:	07d2      	lsls	r2, r2, #31
 800b0f6:	d501      	bpl.n	800b0fc <_printf_float+0x154>
 800b0f8:	3301      	adds	r3, #1
 800b0fa:	6123      	str	r3, [r4, #16]
 800b0fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b100:	2b00      	cmp	r3, #0
 800b102:	d0a2      	beq.n	800b04a <_printf_float+0xa2>
 800b104:	232d      	movs	r3, #45	@ 0x2d
 800b106:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b10a:	e79e      	b.n	800b04a <_printf_float+0xa2>
 800b10c:	9a06      	ldr	r2, [sp, #24]
 800b10e:	2a47      	cmp	r2, #71	@ 0x47
 800b110:	d1c2      	bne.n	800b098 <_printf_float+0xf0>
 800b112:	2b00      	cmp	r3, #0
 800b114:	d1c0      	bne.n	800b098 <_printf_float+0xf0>
 800b116:	2301      	movs	r3, #1
 800b118:	e7bd      	b.n	800b096 <_printf_float+0xee>
 800b11a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b11e:	d9db      	bls.n	800b0d8 <_printf_float+0x130>
 800b120:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b124:	d118      	bne.n	800b158 <_printf_float+0x1b0>
 800b126:	2900      	cmp	r1, #0
 800b128:	6863      	ldr	r3, [r4, #4]
 800b12a:	dd0b      	ble.n	800b144 <_printf_float+0x19c>
 800b12c:	6121      	str	r1, [r4, #16]
 800b12e:	b913      	cbnz	r3, 800b136 <_printf_float+0x18e>
 800b130:	6822      	ldr	r2, [r4, #0]
 800b132:	07d0      	lsls	r0, r2, #31
 800b134:	d502      	bpl.n	800b13c <_printf_float+0x194>
 800b136:	3301      	adds	r3, #1
 800b138:	440b      	add	r3, r1
 800b13a:	6123      	str	r3, [r4, #16]
 800b13c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b13e:	f04f 0900 	mov.w	r9, #0
 800b142:	e7db      	b.n	800b0fc <_printf_float+0x154>
 800b144:	b913      	cbnz	r3, 800b14c <_printf_float+0x1a4>
 800b146:	6822      	ldr	r2, [r4, #0]
 800b148:	07d2      	lsls	r2, r2, #31
 800b14a:	d501      	bpl.n	800b150 <_printf_float+0x1a8>
 800b14c:	3302      	adds	r3, #2
 800b14e:	e7f4      	b.n	800b13a <_printf_float+0x192>
 800b150:	2301      	movs	r3, #1
 800b152:	e7f2      	b.n	800b13a <_printf_float+0x192>
 800b154:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b158:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b15a:	4299      	cmp	r1, r3
 800b15c:	db05      	blt.n	800b16a <_printf_float+0x1c2>
 800b15e:	6823      	ldr	r3, [r4, #0]
 800b160:	6121      	str	r1, [r4, #16]
 800b162:	07d8      	lsls	r0, r3, #31
 800b164:	d5ea      	bpl.n	800b13c <_printf_float+0x194>
 800b166:	1c4b      	adds	r3, r1, #1
 800b168:	e7e7      	b.n	800b13a <_printf_float+0x192>
 800b16a:	2900      	cmp	r1, #0
 800b16c:	bfd4      	ite	le
 800b16e:	f1c1 0202 	rsble	r2, r1, #2
 800b172:	2201      	movgt	r2, #1
 800b174:	4413      	add	r3, r2
 800b176:	e7e0      	b.n	800b13a <_printf_float+0x192>
 800b178:	6823      	ldr	r3, [r4, #0]
 800b17a:	055a      	lsls	r2, r3, #21
 800b17c:	d407      	bmi.n	800b18e <_printf_float+0x1e6>
 800b17e:	6923      	ldr	r3, [r4, #16]
 800b180:	4642      	mov	r2, r8
 800b182:	4631      	mov	r1, r6
 800b184:	4628      	mov	r0, r5
 800b186:	47b8      	blx	r7
 800b188:	3001      	adds	r0, #1
 800b18a:	d12b      	bne.n	800b1e4 <_printf_float+0x23c>
 800b18c:	e767      	b.n	800b05e <_printf_float+0xb6>
 800b18e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b192:	f240 80dd 	bls.w	800b350 <_printf_float+0x3a8>
 800b196:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b19a:	2200      	movs	r2, #0
 800b19c:	2300      	movs	r3, #0
 800b19e:	f7f5 fc93 	bl	8000ac8 <__aeabi_dcmpeq>
 800b1a2:	2800      	cmp	r0, #0
 800b1a4:	d033      	beq.n	800b20e <_printf_float+0x266>
 800b1a6:	4a37      	ldr	r2, [pc, #220]	@ (800b284 <_printf_float+0x2dc>)
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	4631      	mov	r1, r6
 800b1ac:	4628      	mov	r0, r5
 800b1ae:	47b8      	blx	r7
 800b1b0:	3001      	adds	r0, #1
 800b1b2:	f43f af54 	beq.w	800b05e <_printf_float+0xb6>
 800b1b6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b1ba:	4543      	cmp	r3, r8
 800b1bc:	db02      	blt.n	800b1c4 <_printf_float+0x21c>
 800b1be:	6823      	ldr	r3, [r4, #0]
 800b1c0:	07d8      	lsls	r0, r3, #31
 800b1c2:	d50f      	bpl.n	800b1e4 <_printf_float+0x23c>
 800b1c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1c8:	4631      	mov	r1, r6
 800b1ca:	4628      	mov	r0, r5
 800b1cc:	47b8      	blx	r7
 800b1ce:	3001      	adds	r0, #1
 800b1d0:	f43f af45 	beq.w	800b05e <_printf_float+0xb6>
 800b1d4:	f04f 0900 	mov.w	r9, #0
 800b1d8:	f108 38ff 	add.w	r8, r8, #4294967295
 800b1dc:	f104 0a1a 	add.w	sl, r4, #26
 800b1e0:	45c8      	cmp	r8, r9
 800b1e2:	dc09      	bgt.n	800b1f8 <_printf_float+0x250>
 800b1e4:	6823      	ldr	r3, [r4, #0]
 800b1e6:	079b      	lsls	r3, r3, #30
 800b1e8:	f100 8103 	bmi.w	800b3f2 <_printf_float+0x44a>
 800b1ec:	68e0      	ldr	r0, [r4, #12]
 800b1ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1f0:	4298      	cmp	r0, r3
 800b1f2:	bfb8      	it	lt
 800b1f4:	4618      	movlt	r0, r3
 800b1f6:	e734      	b.n	800b062 <_printf_float+0xba>
 800b1f8:	2301      	movs	r3, #1
 800b1fa:	4652      	mov	r2, sl
 800b1fc:	4631      	mov	r1, r6
 800b1fe:	4628      	mov	r0, r5
 800b200:	47b8      	blx	r7
 800b202:	3001      	adds	r0, #1
 800b204:	f43f af2b 	beq.w	800b05e <_printf_float+0xb6>
 800b208:	f109 0901 	add.w	r9, r9, #1
 800b20c:	e7e8      	b.n	800b1e0 <_printf_float+0x238>
 800b20e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b210:	2b00      	cmp	r3, #0
 800b212:	dc39      	bgt.n	800b288 <_printf_float+0x2e0>
 800b214:	4a1b      	ldr	r2, [pc, #108]	@ (800b284 <_printf_float+0x2dc>)
 800b216:	2301      	movs	r3, #1
 800b218:	4631      	mov	r1, r6
 800b21a:	4628      	mov	r0, r5
 800b21c:	47b8      	blx	r7
 800b21e:	3001      	adds	r0, #1
 800b220:	f43f af1d 	beq.w	800b05e <_printf_float+0xb6>
 800b224:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b228:	ea59 0303 	orrs.w	r3, r9, r3
 800b22c:	d102      	bne.n	800b234 <_printf_float+0x28c>
 800b22e:	6823      	ldr	r3, [r4, #0]
 800b230:	07d9      	lsls	r1, r3, #31
 800b232:	d5d7      	bpl.n	800b1e4 <_printf_float+0x23c>
 800b234:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b238:	4631      	mov	r1, r6
 800b23a:	4628      	mov	r0, r5
 800b23c:	47b8      	blx	r7
 800b23e:	3001      	adds	r0, #1
 800b240:	f43f af0d 	beq.w	800b05e <_printf_float+0xb6>
 800b244:	f04f 0a00 	mov.w	sl, #0
 800b248:	f104 0b1a 	add.w	fp, r4, #26
 800b24c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b24e:	425b      	negs	r3, r3
 800b250:	4553      	cmp	r3, sl
 800b252:	dc01      	bgt.n	800b258 <_printf_float+0x2b0>
 800b254:	464b      	mov	r3, r9
 800b256:	e793      	b.n	800b180 <_printf_float+0x1d8>
 800b258:	2301      	movs	r3, #1
 800b25a:	465a      	mov	r2, fp
 800b25c:	4631      	mov	r1, r6
 800b25e:	4628      	mov	r0, r5
 800b260:	47b8      	blx	r7
 800b262:	3001      	adds	r0, #1
 800b264:	f43f aefb 	beq.w	800b05e <_printf_float+0xb6>
 800b268:	f10a 0a01 	add.w	sl, sl, #1
 800b26c:	e7ee      	b.n	800b24c <_printf_float+0x2a4>
 800b26e:	bf00      	nop
 800b270:	7fefffff 	.word	0x7fefffff
 800b274:	0800dfd4 	.word	0x0800dfd4
 800b278:	0800dfd8 	.word	0x0800dfd8
 800b27c:	0800dfdc 	.word	0x0800dfdc
 800b280:	0800dfe0 	.word	0x0800dfe0
 800b284:	0800dfe4 	.word	0x0800dfe4
 800b288:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b28a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b28e:	4553      	cmp	r3, sl
 800b290:	bfa8      	it	ge
 800b292:	4653      	movge	r3, sl
 800b294:	2b00      	cmp	r3, #0
 800b296:	4699      	mov	r9, r3
 800b298:	dc36      	bgt.n	800b308 <_printf_float+0x360>
 800b29a:	f04f 0b00 	mov.w	fp, #0
 800b29e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b2a2:	f104 021a 	add.w	r2, r4, #26
 800b2a6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b2a8:	9306      	str	r3, [sp, #24]
 800b2aa:	eba3 0309 	sub.w	r3, r3, r9
 800b2ae:	455b      	cmp	r3, fp
 800b2b0:	dc31      	bgt.n	800b316 <_printf_float+0x36e>
 800b2b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2b4:	459a      	cmp	sl, r3
 800b2b6:	dc3a      	bgt.n	800b32e <_printf_float+0x386>
 800b2b8:	6823      	ldr	r3, [r4, #0]
 800b2ba:	07da      	lsls	r2, r3, #31
 800b2bc:	d437      	bmi.n	800b32e <_printf_float+0x386>
 800b2be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2c0:	ebaa 0903 	sub.w	r9, sl, r3
 800b2c4:	9b06      	ldr	r3, [sp, #24]
 800b2c6:	ebaa 0303 	sub.w	r3, sl, r3
 800b2ca:	4599      	cmp	r9, r3
 800b2cc:	bfa8      	it	ge
 800b2ce:	4699      	movge	r9, r3
 800b2d0:	f1b9 0f00 	cmp.w	r9, #0
 800b2d4:	dc33      	bgt.n	800b33e <_printf_float+0x396>
 800b2d6:	f04f 0800 	mov.w	r8, #0
 800b2da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b2de:	f104 0b1a 	add.w	fp, r4, #26
 800b2e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2e4:	ebaa 0303 	sub.w	r3, sl, r3
 800b2e8:	eba3 0309 	sub.w	r3, r3, r9
 800b2ec:	4543      	cmp	r3, r8
 800b2ee:	f77f af79 	ble.w	800b1e4 <_printf_float+0x23c>
 800b2f2:	2301      	movs	r3, #1
 800b2f4:	465a      	mov	r2, fp
 800b2f6:	4631      	mov	r1, r6
 800b2f8:	4628      	mov	r0, r5
 800b2fa:	47b8      	blx	r7
 800b2fc:	3001      	adds	r0, #1
 800b2fe:	f43f aeae 	beq.w	800b05e <_printf_float+0xb6>
 800b302:	f108 0801 	add.w	r8, r8, #1
 800b306:	e7ec      	b.n	800b2e2 <_printf_float+0x33a>
 800b308:	4642      	mov	r2, r8
 800b30a:	4631      	mov	r1, r6
 800b30c:	4628      	mov	r0, r5
 800b30e:	47b8      	blx	r7
 800b310:	3001      	adds	r0, #1
 800b312:	d1c2      	bne.n	800b29a <_printf_float+0x2f2>
 800b314:	e6a3      	b.n	800b05e <_printf_float+0xb6>
 800b316:	2301      	movs	r3, #1
 800b318:	4631      	mov	r1, r6
 800b31a:	4628      	mov	r0, r5
 800b31c:	9206      	str	r2, [sp, #24]
 800b31e:	47b8      	blx	r7
 800b320:	3001      	adds	r0, #1
 800b322:	f43f ae9c 	beq.w	800b05e <_printf_float+0xb6>
 800b326:	9a06      	ldr	r2, [sp, #24]
 800b328:	f10b 0b01 	add.w	fp, fp, #1
 800b32c:	e7bb      	b.n	800b2a6 <_printf_float+0x2fe>
 800b32e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b332:	4631      	mov	r1, r6
 800b334:	4628      	mov	r0, r5
 800b336:	47b8      	blx	r7
 800b338:	3001      	adds	r0, #1
 800b33a:	d1c0      	bne.n	800b2be <_printf_float+0x316>
 800b33c:	e68f      	b.n	800b05e <_printf_float+0xb6>
 800b33e:	9a06      	ldr	r2, [sp, #24]
 800b340:	464b      	mov	r3, r9
 800b342:	4442      	add	r2, r8
 800b344:	4631      	mov	r1, r6
 800b346:	4628      	mov	r0, r5
 800b348:	47b8      	blx	r7
 800b34a:	3001      	adds	r0, #1
 800b34c:	d1c3      	bne.n	800b2d6 <_printf_float+0x32e>
 800b34e:	e686      	b.n	800b05e <_printf_float+0xb6>
 800b350:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b354:	f1ba 0f01 	cmp.w	sl, #1
 800b358:	dc01      	bgt.n	800b35e <_printf_float+0x3b6>
 800b35a:	07db      	lsls	r3, r3, #31
 800b35c:	d536      	bpl.n	800b3cc <_printf_float+0x424>
 800b35e:	2301      	movs	r3, #1
 800b360:	4642      	mov	r2, r8
 800b362:	4631      	mov	r1, r6
 800b364:	4628      	mov	r0, r5
 800b366:	47b8      	blx	r7
 800b368:	3001      	adds	r0, #1
 800b36a:	f43f ae78 	beq.w	800b05e <_printf_float+0xb6>
 800b36e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b372:	4631      	mov	r1, r6
 800b374:	4628      	mov	r0, r5
 800b376:	47b8      	blx	r7
 800b378:	3001      	adds	r0, #1
 800b37a:	f43f ae70 	beq.w	800b05e <_printf_float+0xb6>
 800b37e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b382:	2200      	movs	r2, #0
 800b384:	2300      	movs	r3, #0
 800b386:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b38a:	f7f5 fb9d 	bl	8000ac8 <__aeabi_dcmpeq>
 800b38e:	b9c0      	cbnz	r0, 800b3c2 <_printf_float+0x41a>
 800b390:	4653      	mov	r3, sl
 800b392:	f108 0201 	add.w	r2, r8, #1
 800b396:	4631      	mov	r1, r6
 800b398:	4628      	mov	r0, r5
 800b39a:	47b8      	blx	r7
 800b39c:	3001      	adds	r0, #1
 800b39e:	d10c      	bne.n	800b3ba <_printf_float+0x412>
 800b3a0:	e65d      	b.n	800b05e <_printf_float+0xb6>
 800b3a2:	2301      	movs	r3, #1
 800b3a4:	465a      	mov	r2, fp
 800b3a6:	4631      	mov	r1, r6
 800b3a8:	4628      	mov	r0, r5
 800b3aa:	47b8      	blx	r7
 800b3ac:	3001      	adds	r0, #1
 800b3ae:	f43f ae56 	beq.w	800b05e <_printf_float+0xb6>
 800b3b2:	f108 0801 	add.w	r8, r8, #1
 800b3b6:	45d0      	cmp	r8, sl
 800b3b8:	dbf3      	blt.n	800b3a2 <_printf_float+0x3fa>
 800b3ba:	464b      	mov	r3, r9
 800b3bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b3c0:	e6df      	b.n	800b182 <_printf_float+0x1da>
 800b3c2:	f04f 0800 	mov.w	r8, #0
 800b3c6:	f104 0b1a 	add.w	fp, r4, #26
 800b3ca:	e7f4      	b.n	800b3b6 <_printf_float+0x40e>
 800b3cc:	2301      	movs	r3, #1
 800b3ce:	4642      	mov	r2, r8
 800b3d0:	e7e1      	b.n	800b396 <_printf_float+0x3ee>
 800b3d2:	2301      	movs	r3, #1
 800b3d4:	464a      	mov	r2, r9
 800b3d6:	4631      	mov	r1, r6
 800b3d8:	4628      	mov	r0, r5
 800b3da:	47b8      	blx	r7
 800b3dc:	3001      	adds	r0, #1
 800b3de:	f43f ae3e 	beq.w	800b05e <_printf_float+0xb6>
 800b3e2:	f108 0801 	add.w	r8, r8, #1
 800b3e6:	68e3      	ldr	r3, [r4, #12]
 800b3e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b3ea:	1a5b      	subs	r3, r3, r1
 800b3ec:	4543      	cmp	r3, r8
 800b3ee:	dcf0      	bgt.n	800b3d2 <_printf_float+0x42a>
 800b3f0:	e6fc      	b.n	800b1ec <_printf_float+0x244>
 800b3f2:	f04f 0800 	mov.w	r8, #0
 800b3f6:	f104 0919 	add.w	r9, r4, #25
 800b3fa:	e7f4      	b.n	800b3e6 <_printf_float+0x43e>

0800b3fc <_printf_common>:
 800b3fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b400:	4616      	mov	r6, r2
 800b402:	4698      	mov	r8, r3
 800b404:	688a      	ldr	r2, [r1, #8]
 800b406:	690b      	ldr	r3, [r1, #16]
 800b408:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b40c:	4293      	cmp	r3, r2
 800b40e:	bfb8      	it	lt
 800b410:	4613      	movlt	r3, r2
 800b412:	6033      	str	r3, [r6, #0]
 800b414:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b418:	4607      	mov	r7, r0
 800b41a:	460c      	mov	r4, r1
 800b41c:	b10a      	cbz	r2, 800b422 <_printf_common+0x26>
 800b41e:	3301      	adds	r3, #1
 800b420:	6033      	str	r3, [r6, #0]
 800b422:	6823      	ldr	r3, [r4, #0]
 800b424:	0699      	lsls	r1, r3, #26
 800b426:	bf42      	ittt	mi
 800b428:	6833      	ldrmi	r3, [r6, #0]
 800b42a:	3302      	addmi	r3, #2
 800b42c:	6033      	strmi	r3, [r6, #0]
 800b42e:	6825      	ldr	r5, [r4, #0]
 800b430:	f015 0506 	ands.w	r5, r5, #6
 800b434:	d106      	bne.n	800b444 <_printf_common+0x48>
 800b436:	f104 0a19 	add.w	sl, r4, #25
 800b43a:	68e3      	ldr	r3, [r4, #12]
 800b43c:	6832      	ldr	r2, [r6, #0]
 800b43e:	1a9b      	subs	r3, r3, r2
 800b440:	42ab      	cmp	r3, r5
 800b442:	dc26      	bgt.n	800b492 <_printf_common+0x96>
 800b444:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b448:	6822      	ldr	r2, [r4, #0]
 800b44a:	3b00      	subs	r3, #0
 800b44c:	bf18      	it	ne
 800b44e:	2301      	movne	r3, #1
 800b450:	0692      	lsls	r2, r2, #26
 800b452:	d42b      	bmi.n	800b4ac <_printf_common+0xb0>
 800b454:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b458:	4641      	mov	r1, r8
 800b45a:	4638      	mov	r0, r7
 800b45c:	47c8      	blx	r9
 800b45e:	3001      	adds	r0, #1
 800b460:	d01e      	beq.n	800b4a0 <_printf_common+0xa4>
 800b462:	6823      	ldr	r3, [r4, #0]
 800b464:	6922      	ldr	r2, [r4, #16]
 800b466:	f003 0306 	and.w	r3, r3, #6
 800b46a:	2b04      	cmp	r3, #4
 800b46c:	bf02      	ittt	eq
 800b46e:	68e5      	ldreq	r5, [r4, #12]
 800b470:	6833      	ldreq	r3, [r6, #0]
 800b472:	1aed      	subeq	r5, r5, r3
 800b474:	68a3      	ldr	r3, [r4, #8]
 800b476:	bf0c      	ite	eq
 800b478:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b47c:	2500      	movne	r5, #0
 800b47e:	4293      	cmp	r3, r2
 800b480:	bfc4      	itt	gt
 800b482:	1a9b      	subgt	r3, r3, r2
 800b484:	18ed      	addgt	r5, r5, r3
 800b486:	2600      	movs	r6, #0
 800b488:	341a      	adds	r4, #26
 800b48a:	42b5      	cmp	r5, r6
 800b48c:	d11a      	bne.n	800b4c4 <_printf_common+0xc8>
 800b48e:	2000      	movs	r0, #0
 800b490:	e008      	b.n	800b4a4 <_printf_common+0xa8>
 800b492:	2301      	movs	r3, #1
 800b494:	4652      	mov	r2, sl
 800b496:	4641      	mov	r1, r8
 800b498:	4638      	mov	r0, r7
 800b49a:	47c8      	blx	r9
 800b49c:	3001      	adds	r0, #1
 800b49e:	d103      	bne.n	800b4a8 <_printf_common+0xac>
 800b4a0:	f04f 30ff 	mov.w	r0, #4294967295
 800b4a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4a8:	3501      	adds	r5, #1
 800b4aa:	e7c6      	b.n	800b43a <_printf_common+0x3e>
 800b4ac:	18e1      	adds	r1, r4, r3
 800b4ae:	1c5a      	adds	r2, r3, #1
 800b4b0:	2030      	movs	r0, #48	@ 0x30
 800b4b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b4b6:	4422      	add	r2, r4
 800b4b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b4bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b4c0:	3302      	adds	r3, #2
 800b4c2:	e7c7      	b.n	800b454 <_printf_common+0x58>
 800b4c4:	2301      	movs	r3, #1
 800b4c6:	4622      	mov	r2, r4
 800b4c8:	4641      	mov	r1, r8
 800b4ca:	4638      	mov	r0, r7
 800b4cc:	47c8      	blx	r9
 800b4ce:	3001      	adds	r0, #1
 800b4d0:	d0e6      	beq.n	800b4a0 <_printf_common+0xa4>
 800b4d2:	3601      	adds	r6, #1
 800b4d4:	e7d9      	b.n	800b48a <_printf_common+0x8e>
	...

0800b4d8 <_printf_i>:
 800b4d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b4dc:	7e0f      	ldrb	r7, [r1, #24]
 800b4de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b4e0:	2f78      	cmp	r7, #120	@ 0x78
 800b4e2:	4691      	mov	r9, r2
 800b4e4:	4680      	mov	r8, r0
 800b4e6:	460c      	mov	r4, r1
 800b4e8:	469a      	mov	sl, r3
 800b4ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b4ee:	d807      	bhi.n	800b500 <_printf_i+0x28>
 800b4f0:	2f62      	cmp	r7, #98	@ 0x62
 800b4f2:	d80a      	bhi.n	800b50a <_printf_i+0x32>
 800b4f4:	2f00      	cmp	r7, #0
 800b4f6:	f000 80d2 	beq.w	800b69e <_printf_i+0x1c6>
 800b4fa:	2f58      	cmp	r7, #88	@ 0x58
 800b4fc:	f000 80b9 	beq.w	800b672 <_printf_i+0x19a>
 800b500:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b504:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b508:	e03a      	b.n	800b580 <_printf_i+0xa8>
 800b50a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b50e:	2b15      	cmp	r3, #21
 800b510:	d8f6      	bhi.n	800b500 <_printf_i+0x28>
 800b512:	a101      	add	r1, pc, #4	@ (adr r1, 800b518 <_printf_i+0x40>)
 800b514:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b518:	0800b571 	.word	0x0800b571
 800b51c:	0800b585 	.word	0x0800b585
 800b520:	0800b501 	.word	0x0800b501
 800b524:	0800b501 	.word	0x0800b501
 800b528:	0800b501 	.word	0x0800b501
 800b52c:	0800b501 	.word	0x0800b501
 800b530:	0800b585 	.word	0x0800b585
 800b534:	0800b501 	.word	0x0800b501
 800b538:	0800b501 	.word	0x0800b501
 800b53c:	0800b501 	.word	0x0800b501
 800b540:	0800b501 	.word	0x0800b501
 800b544:	0800b685 	.word	0x0800b685
 800b548:	0800b5af 	.word	0x0800b5af
 800b54c:	0800b63f 	.word	0x0800b63f
 800b550:	0800b501 	.word	0x0800b501
 800b554:	0800b501 	.word	0x0800b501
 800b558:	0800b6a7 	.word	0x0800b6a7
 800b55c:	0800b501 	.word	0x0800b501
 800b560:	0800b5af 	.word	0x0800b5af
 800b564:	0800b501 	.word	0x0800b501
 800b568:	0800b501 	.word	0x0800b501
 800b56c:	0800b647 	.word	0x0800b647
 800b570:	6833      	ldr	r3, [r6, #0]
 800b572:	1d1a      	adds	r2, r3, #4
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	6032      	str	r2, [r6, #0]
 800b578:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b57c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b580:	2301      	movs	r3, #1
 800b582:	e09d      	b.n	800b6c0 <_printf_i+0x1e8>
 800b584:	6833      	ldr	r3, [r6, #0]
 800b586:	6820      	ldr	r0, [r4, #0]
 800b588:	1d19      	adds	r1, r3, #4
 800b58a:	6031      	str	r1, [r6, #0]
 800b58c:	0606      	lsls	r6, r0, #24
 800b58e:	d501      	bpl.n	800b594 <_printf_i+0xbc>
 800b590:	681d      	ldr	r5, [r3, #0]
 800b592:	e003      	b.n	800b59c <_printf_i+0xc4>
 800b594:	0645      	lsls	r5, r0, #25
 800b596:	d5fb      	bpl.n	800b590 <_printf_i+0xb8>
 800b598:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b59c:	2d00      	cmp	r5, #0
 800b59e:	da03      	bge.n	800b5a8 <_printf_i+0xd0>
 800b5a0:	232d      	movs	r3, #45	@ 0x2d
 800b5a2:	426d      	negs	r5, r5
 800b5a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b5a8:	4859      	ldr	r0, [pc, #356]	@ (800b710 <_printf_i+0x238>)
 800b5aa:	230a      	movs	r3, #10
 800b5ac:	e011      	b.n	800b5d2 <_printf_i+0xfa>
 800b5ae:	6821      	ldr	r1, [r4, #0]
 800b5b0:	6833      	ldr	r3, [r6, #0]
 800b5b2:	0608      	lsls	r0, r1, #24
 800b5b4:	f853 5b04 	ldr.w	r5, [r3], #4
 800b5b8:	d402      	bmi.n	800b5c0 <_printf_i+0xe8>
 800b5ba:	0649      	lsls	r1, r1, #25
 800b5bc:	bf48      	it	mi
 800b5be:	b2ad      	uxthmi	r5, r5
 800b5c0:	2f6f      	cmp	r7, #111	@ 0x6f
 800b5c2:	4853      	ldr	r0, [pc, #332]	@ (800b710 <_printf_i+0x238>)
 800b5c4:	6033      	str	r3, [r6, #0]
 800b5c6:	bf14      	ite	ne
 800b5c8:	230a      	movne	r3, #10
 800b5ca:	2308      	moveq	r3, #8
 800b5cc:	2100      	movs	r1, #0
 800b5ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b5d2:	6866      	ldr	r6, [r4, #4]
 800b5d4:	60a6      	str	r6, [r4, #8]
 800b5d6:	2e00      	cmp	r6, #0
 800b5d8:	bfa2      	ittt	ge
 800b5da:	6821      	ldrge	r1, [r4, #0]
 800b5dc:	f021 0104 	bicge.w	r1, r1, #4
 800b5e0:	6021      	strge	r1, [r4, #0]
 800b5e2:	b90d      	cbnz	r5, 800b5e8 <_printf_i+0x110>
 800b5e4:	2e00      	cmp	r6, #0
 800b5e6:	d04b      	beq.n	800b680 <_printf_i+0x1a8>
 800b5e8:	4616      	mov	r6, r2
 800b5ea:	fbb5 f1f3 	udiv	r1, r5, r3
 800b5ee:	fb03 5711 	mls	r7, r3, r1, r5
 800b5f2:	5dc7      	ldrb	r7, [r0, r7]
 800b5f4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b5f8:	462f      	mov	r7, r5
 800b5fa:	42bb      	cmp	r3, r7
 800b5fc:	460d      	mov	r5, r1
 800b5fe:	d9f4      	bls.n	800b5ea <_printf_i+0x112>
 800b600:	2b08      	cmp	r3, #8
 800b602:	d10b      	bne.n	800b61c <_printf_i+0x144>
 800b604:	6823      	ldr	r3, [r4, #0]
 800b606:	07df      	lsls	r7, r3, #31
 800b608:	d508      	bpl.n	800b61c <_printf_i+0x144>
 800b60a:	6923      	ldr	r3, [r4, #16]
 800b60c:	6861      	ldr	r1, [r4, #4]
 800b60e:	4299      	cmp	r1, r3
 800b610:	bfde      	ittt	le
 800b612:	2330      	movle	r3, #48	@ 0x30
 800b614:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b618:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b61c:	1b92      	subs	r2, r2, r6
 800b61e:	6122      	str	r2, [r4, #16]
 800b620:	f8cd a000 	str.w	sl, [sp]
 800b624:	464b      	mov	r3, r9
 800b626:	aa03      	add	r2, sp, #12
 800b628:	4621      	mov	r1, r4
 800b62a:	4640      	mov	r0, r8
 800b62c:	f7ff fee6 	bl	800b3fc <_printf_common>
 800b630:	3001      	adds	r0, #1
 800b632:	d14a      	bne.n	800b6ca <_printf_i+0x1f2>
 800b634:	f04f 30ff 	mov.w	r0, #4294967295
 800b638:	b004      	add	sp, #16
 800b63a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b63e:	6823      	ldr	r3, [r4, #0]
 800b640:	f043 0320 	orr.w	r3, r3, #32
 800b644:	6023      	str	r3, [r4, #0]
 800b646:	4833      	ldr	r0, [pc, #204]	@ (800b714 <_printf_i+0x23c>)
 800b648:	2778      	movs	r7, #120	@ 0x78
 800b64a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b64e:	6823      	ldr	r3, [r4, #0]
 800b650:	6831      	ldr	r1, [r6, #0]
 800b652:	061f      	lsls	r7, r3, #24
 800b654:	f851 5b04 	ldr.w	r5, [r1], #4
 800b658:	d402      	bmi.n	800b660 <_printf_i+0x188>
 800b65a:	065f      	lsls	r7, r3, #25
 800b65c:	bf48      	it	mi
 800b65e:	b2ad      	uxthmi	r5, r5
 800b660:	6031      	str	r1, [r6, #0]
 800b662:	07d9      	lsls	r1, r3, #31
 800b664:	bf44      	itt	mi
 800b666:	f043 0320 	orrmi.w	r3, r3, #32
 800b66a:	6023      	strmi	r3, [r4, #0]
 800b66c:	b11d      	cbz	r5, 800b676 <_printf_i+0x19e>
 800b66e:	2310      	movs	r3, #16
 800b670:	e7ac      	b.n	800b5cc <_printf_i+0xf4>
 800b672:	4827      	ldr	r0, [pc, #156]	@ (800b710 <_printf_i+0x238>)
 800b674:	e7e9      	b.n	800b64a <_printf_i+0x172>
 800b676:	6823      	ldr	r3, [r4, #0]
 800b678:	f023 0320 	bic.w	r3, r3, #32
 800b67c:	6023      	str	r3, [r4, #0]
 800b67e:	e7f6      	b.n	800b66e <_printf_i+0x196>
 800b680:	4616      	mov	r6, r2
 800b682:	e7bd      	b.n	800b600 <_printf_i+0x128>
 800b684:	6833      	ldr	r3, [r6, #0]
 800b686:	6825      	ldr	r5, [r4, #0]
 800b688:	6961      	ldr	r1, [r4, #20]
 800b68a:	1d18      	adds	r0, r3, #4
 800b68c:	6030      	str	r0, [r6, #0]
 800b68e:	062e      	lsls	r6, r5, #24
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	d501      	bpl.n	800b698 <_printf_i+0x1c0>
 800b694:	6019      	str	r1, [r3, #0]
 800b696:	e002      	b.n	800b69e <_printf_i+0x1c6>
 800b698:	0668      	lsls	r0, r5, #25
 800b69a:	d5fb      	bpl.n	800b694 <_printf_i+0x1bc>
 800b69c:	8019      	strh	r1, [r3, #0]
 800b69e:	2300      	movs	r3, #0
 800b6a0:	6123      	str	r3, [r4, #16]
 800b6a2:	4616      	mov	r6, r2
 800b6a4:	e7bc      	b.n	800b620 <_printf_i+0x148>
 800b6a6:	6833      	ldr	r3, [r6, #0]
 800b6a8:	1d1a      	adds	r2, r3, #4
 800b6aa:	6032      	str	r2, [r6, #0]
 800b6ac:	681e      	ldr	r6, [r3, #0]
 800b6ae:	6862      	ldr	r2, [r4, #4]
 800b6b0:	2100      	movs	r1, #0
 800b6b2:	4630      	mov	r0, r6
 800b6b4:	f7f4 fd8c 	bl	80001d0 <memchr>
 800b6b8:	b108      	cbz	r0, 800b6be <_printf_i+0x1e6>
 800b6ba:	1b80      	subs	r0, r0, r6
 800b6bc:	6060      	str	r0, [r4, #4]
 800b6be:	6863      	ldr	r3, [r4, #4]
 800b6c0:	6123      	str	r3, [r4, #16]
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6c8:	e7aa      	b.n	800b620 <_printf_i+0x148>
 800b6ca:	6923      	ldr	r3, [r4, #16]
 800b6cc:	4632      	mov	r2, r6
 800b6ce:	4649      	mov	r1, r9
 800b6d0:	4640      	mov	r0, r8
 800b6d2:	47d0      	blx	sl
 800b6d4:	3001      	adds	r0, #1
 800b6d6:	d0ad      	beq.n	800b634 <_printf_i+0x15c>
 800b6d8:	6823      	ldr	r3, [r4, #0]
 800b6da:	079b      	lsls	r3, r3, #30
 800b6dc:	d413      	bmi.n	800b706 <_printf_i+0x22e>
 800b6de:	68e0      	ldr	r0, [r4, #12]
 800b6e0:	9b03      	ldr	r3, [sp, #12]
 800b6e2:	4298      	cmp	r0, r3
 800b6e4:	bfb8      	it	lt
 800b6e6:	4618      	movlt	r0, r3
 800b6e8:	e7a6      	b.n	800b638 <_printf_i+0x160>
 800b6ea:	2301      	movs	r3, #1
 800b6ec:	4632      	mov	r2, r6
 800b6ee:	4649      	mov	r1, r9
 800b6f0:	4640      	mov	r0, r8
 800b6f2:	47d0      	blx	sl
 800b6f4:	3001      	adds	r0, #1
 800b6f6:	d09d      	beq.n	800b634 <_printf_i+0x15c>
 800b6f8:	3501      	adds	r5, #1
 800b6fa:	68e3      	ldr	r3, [r4, #12]
 800b6fc:	9903      	ldr	r1, [sp, #12]
 800b6fe:	1a5b      	subs	r3, r3, r1
 800b700:	42ab      	cmp	r3, r5
 800b702:	dcf2      	bgt.n	800b6ea <_printf_i+0x212>
 800b704:	e7eb      	b.n	800b6de <_printf_i+0x206>
 800b706:	2500      	movs	r5, #0
 800b708:	f104 0619 	add.w	r6, r4, #25
 800b70c:	e7f5      	b.n	800b6fa <_printf_i+0x222>
 800b70e:	bf00      	nop
 800b710:	0800dfe6 	.word	0x0800dfe6
 800b714:	0800dff7 	.word	0x0800dff7

0800b718 <std>:
 800b718:	2300      	movs	r3, #0
 800b71a:	b510      	push	{r4, lr}
 800b71c:	4604      	mov	r4, r0
 800b71e:	e9c0 3300 	strd	r3, r3, [r0]
 800b722:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b726:	6083      	str	r3, [r0, #8]
 800b728:	8181      	strh	r1, [r0, #12]
 800b72a:	6643      	str	r3, [r0, #100]	@ 0x64
 800b72c:	81c2      	strh	r2, [r0, #14]
 800b72e:	6183      	str	r3, [r0, #24]
 800b730:	4619      	mov	r1, r3
 800b732:	2208      	movs	r2, #8
 800b734:	305c      	adds	r0, #92	@ 0x5c
 800b736:	f000 f914 	bl	800b962 <memset>
 800b73a:	4b0d      	ldr	r3, [pc, #52]	@ (800b770 <std+0x58>)
 800b73c:	6263      	str	r3, [r4, #36]	@ 0x24
 800b73e:	4b0d      	ldr	r3, [pc, #52]	@ (800b774 <std+0x5c>)
 800b740:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b742:	4b0d      	ldr	r3, [pc, #52]	@ (800b778 <std+0x60>)
 800b744:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b746:	4b0d      	ldr	r3, [pc, #52]	@ (800b77c <std+0x64>)
 800b748:	6323      	str	r3, [r4, #48]	@ 0x30
 800b74a:	4b0d      	ldr	r3, [pc, #52]	@ (800b780 <std+0x68>)
 800b74c:	6224      	str	r4, [r4, #32]
 800b74e:	429c      	cmp	r4, r3
 800b750:	d006      	beq.n	800b760 <std+0x48>
 800b752:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b756:	4294      	cmp	r4, r2
 800b758:	d002      	beq.n	800b760 <std+0x48>
 800b75a:	33d0      	adds	r3, #208	@ 0xd0
 800b75c:	429c      	cmp	r4, r3
 800b75e:	d105      	bne.n	800b76c <std+0x54>
 800b760:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b768:	f000 b972 	b.w	800ba50 <__retarget_lock_init_recursive>
 800b76c:	bd10      	pop	{r4, pc}
 800b76e:	bf00      	nop
 800b770:	0800b8dd 	.word	0x0800b8dd
 800b774:	0800b8ff 	.word	0x0800b8ff
 800b778:	0800b937 	.word	0x0800b937
 800b77c:	0800b95b 	.word	0x0800b95b
 800b780:	20007134 	.word	0x20007134

0800b784 <stdio_exit_handler>:
 800b784:	4a02      	ldr	r2, [pc, #8]	@ (800b790 <stdio_exit_handler+0xc>)
 800b786:	4903      	ldr	r1, [pc, #12]	@ (800b794 <stdio_exit_handler+0x10>)
 800b788:	4803      	ldr	r0, [pc, #12]	@ (800b798 <stdio_exit_handler+0x14>)
 800b78a:	f000 b869 	b.w	800b860 <_fwalk_sglue>
 800b78e:	bf00      	nop
 800b790:	20000014 	.word	0x20000014
 800b794:	0800d3cd 	.word	0x0800d3cd
 800b798:	20000024 	.word	0x20000024

0800b79c <cleanup_stdio>:
 800b79c:	6841      	ldr	r1, [r0, #4]
 800b79e:	4b0c      	ldr	r3, [pc, #48]	@ (800b7d0 <cleanup_stdio+0x34>)
 800b7a0:	4299      	cmp	r1, r3
 800b7a2:	b510      	push	{r4, lr}
 800b7a4:	4604      	mov	r4, r0
 800b7a6:	d001      	beq.n	800b7ac <cleanup_stdio+0x10>
 800b7a8:	f001 fe10 	bl	800d3cc <_fflush_r>
 800b7ac:	68a1      	ldr	r1, [r4, #8]
 800b7ae:	4b09      	ldr	r3, [pc, #36]	@ (800b7d4 <cleanup_stdio+0x38>)
 800b7b0:	4299      	cmp	r1, r3
 800b7b2:	d002      	beq.n	800b7ba <cleanup_stdio+0x1e>
 800b7b4:	4620      	mov	r0, r4
 800b7b6:	f001 fe09 	bl	800d3cc <_fflush_r>
 800b7ba:	68e1      	ldr	r1, [r4, #12]
 800b7bc:	4b06      	ldr	r3, [pc, #24]	@ (800b7d8 <cleanup_stdio+0x3c>)
 800b7be:	4299      	cmp	r1, r3
 800b7c0:	d004      	beq.n	800b7cc <cleanup_stdio+0x30>
 800b7c2:	4620      	mov	r0, r4
 800b7c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7c8:	f001 be00 	b.w	800d3cc <_fflush_r>
 800b7cc:	bd10      	pop	{r4, pc}
 800b7ce:	bf00      	nop
 800b7d0:	20007134 	.word	0x20007134
 800b7d4:	2000719c 	.word	0x2000719c
 800b7d8:	20007204 	.word	0x20007204

0800b7dc <global_stdio_init.part.0>:
 800b7dc:	b510      	push	{r4, lr}
 800b7de:	4b0b      	ldr	r3, [pc, #44]	@ (800b80c <global_stdio_init.part.0+0x30>)
 800b7e0:	4c0b      	ldr	r4, [pc, #44]	@ (800b810 <global_stdio_init.part.0+0x34>)
 800b7e2:	4a0c      	ldr	r2, [pc, #48]	@ (800b814 <global_stdio_init.part.0+0x38>)
 800b7e4:	601a      	str	r2, [r3, #0]
 800b7e6:	4620      	mov	r0, r4
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	2104      	movs	r1, #4
 800b7ec:	f7ff ff94 	bl	800b718 <std>
 800b7f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b7f4:	2201      	movs	r2, #1
 800b7f6:	2109      	movs	r1, #9
 800b7f8:	f7ff ff8e 	bl	800b718 <std>
 800b7fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b800:	2202      	movs	r2, #2
 800b802:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b806:	2112      	movs	r1, #18
 800b808:	f7ff bf86 	b.w	800b718 <std>
 800b80c:	2000726c 	.word	0x2000726c
 800b810:	20007134 	.word	0x20007134
 800b814:	0800b785 	.word	0x0800b785

0800b818 <__sfp_lock_acquire>:
 800b818:	4801      	ldr	r0, [pc, #4]	@ (800b820 <__sfp_lock_acquire+0x8>)
 800b81a:	f000 b91a 	b.w	800ba52 <__retarget_lock_acquire_recursive>
 800b81e:	bf00      	nop
 800b820:	20007275 	.word	0x20007275

0800b824 <__sfp_lock_release>:
 800b824:	4801      	ldr	r0, [pc, #4]	@ (800b82c <__sfp_lock_release+0x8>)
 800b826:	f000 b915 	b.w	800ba54 <__retarget_lock_release_recursive>
 800b82a:	bf00      	nop
 800b82c:	20007275 	.word	0x20007275

0800b830 <__sinit>:
 800b830:	b510      	push	{r4, lr}
 800b832:	4604      	mov	r4, r0
 800b834:	f7ff fff0 	bl	800b818 <__sfp_lock_acquire>
 800b838:	6a23      	ldr	r3, [r4, #32]
 800b83a:	b11b      	cbz	r3, 800b844 <__sinit+0x14>
 800b83c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b840:	f7ff bff0 	b.w	800b824 <__sfp_lock_release>
 800b844:	4b04      	ldr	r3, [pc, #16]	@ (800b858 <__sinit+0x28>)
 800b846:	6223      	str	r3, [r4, #32]
 800b848:	4b04      	ldr	r3, [pc, #16]	@ (800b85c <__sinit+0x2c>)
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d1f5      	bne.n	800b83c <__sinit+0xc>
 800b850:	f7ff ffc4 	bl	800b7dc <global_stdio_init.part.0>
 800b854:	e7f2      	b.n	800b83c <__sinit+0xc>
 800b856:	bf00      	nop
 800b858:	0800b79d 	.word	0x0800b79d
 800b85c:	2000726c 	.word	0x2000726c

0800b860 <_fwalk_sglue>:
 800b860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b864:	4607      	mov	r7, r0
 800b866:	4688      	mov	r8, r1
 800b868:	4614      	mov	r4, r2
 800b86a:	2600      	movs	r6, #0
 800b86c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b870:	f1b9 0901 	subs.w	r9, r9, #1
 800b874:	d505      	bpl.n	800b882 <_fwalk_sglue+0x22>
 800b876:	6824      	ldr	r4, [r4, #0]
 800b878:	2c00      	cmp	r4, #0
 800b87a:	d1f7      	bne.n	800b86c <_fwalk_sglue+0xc>
 800b87c:	4630      	mov	r0, r6
 800b87e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b882:	89ab      	ldrh	r3, [r5, #12]
 800b884:	2b01      	cmp	r3, #1
 800b886:	d907      	bls.n	800b898 <_fwalk_sglue+0x38>
 800b888:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b88c:	3301      	adds	r3, #1
 800b88e:	d003      	beq.n	800b898 <_fwalk_sglue+0x38>
 800b890:	4629      	mov	r1, r5
 800b892:	4638      	mov	r0, r7
 800b894:	47c0      	blx	r8
 800b896:	4306      	orrs	r6, r0
 800b898:	3568      	adds	r5, #104	@ 0x68
 800b89a:	e7e9      	b.n	800b870 <_fwalk_sglue+0x10>

0800b89c <siprintf>:
 800b89c:	b40e      	push	{r1, r2, r3}
 800b89e:	b500      	push	{lr}
 800b8a0:	b09c      	sub	sp, #112	@ 0x70
 800b8a2:	ab1d      	add	r3, sp, #116	@ 0x74
 800b8a4:	9002      	str	r0, [sp, #8]
 800b8a6:	9006      	str	r0, [sp, #24]
 800b8a8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b8ac:	4809      	ldr	r0, [pc, #36]	@ (800b8d4 <siprintf+0x38>)
 800b8ae:	9107      	str	r1, [sp, #28]
 800b8b0:	9104      	str	r1, [sp, #16]
 800b8b2:	4909      	ldr	r1, [pc, #36]	@ (800b8d8 <siprintf+0x3c>)
 800b8b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8b8:	9105      	str	r1, [sp, #20]
 800b8ba:	6800      	ldr	r0, [r0, #0]
 800b8bc:	9301      	str	r3, [sp, #4]
 800b8be:	a902      	add	r1, sp, #8
 800b8c0:	f001 fc04 	bl	800d0cc <_svfiprintf_r>
 800b8c4:	9b02      	ldr	r3, [sp, #8]
 800b8c6:	2200      	movs	r2, #0
 800b8c8:	701a      	strb	r2, [r3, #0]
 800b8ca:	b01c      	add	sp, #112	@ 0x70
 800b8cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8d0:	b003      	add	sp, #12
 800b8d2:	4770      	bx	lr
 800b8d4:	20000020 	.word	0x20000020
 800b8d8:	ffff0208 	.word	0xffff0208

0800b8dc <__sread>:
 800b8dc:	b510      	push	{r4, lr}
 800b8de:	460c      	mov	r4, r1
 800b8e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8e4:	f000 f86c 	bl	800b9c0 <_read_r>
 800b8e8:	2800      	cmp	r0, #0
 800b8ea:	bfab      	itete	ge
 800b8ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b8ee:	89a3      	ldrhlt	r3, [r4, #12]
 800b8f0:	181b      	addge	r3, r3, r0
 800b8f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b8f6:	bfac      	ite	ge
 800b8f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b8fa:	81a3      	strhlt	r3, [r4, #12]
 800b8fc:	bd10      	pop	{r4, pc}

0800b8fe <__swrite>:
 800b8fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b902:	461f      	mov	r7, r3
 800b904:	898b      	ldrh	r3, [r1, #12]
 800b906:	05db      	lsls	r3, r3, #23
 800b908:	4605      	mov	r5, r0
 800b90a:	460c      	mov	r4, r1
 800b90c:	4616      	mov	r6, r2
 800b90e:	d505      	bpl.n	800b91c <__swrite+0x1e>
 800b910:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b914:	2302      	movs	r3, #2
 800b916:	2200      	movs	r2, #0
 800b918:	f000 f840 	bl	800b99c <_lseek_r>
 800b91c:	89a3      	ldrh	r3, [r4, #12]
 800b91e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b922:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b926:	81a3      	strh	r3, [r4, #12]
 800b928:	4632      	mov	r2, r6
 800b92a:	463b      	mov	r3, r7
 800b92c:	4628      	mov	r0, r5
 800b92e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b932:	f000 b857 	b.w	800b9e4 <_write_r>

0800b936 <__sseek>:
 800b936:	b510      	push	{r4, lr}
 800b938:	460c      	mov	r4, r1
 800b93a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b93e:	f000 f82d 	bl	800b99c <_lseek_r>
 800b942:	1c43      	adds	r3, r0, #1
 800b944:	89a3      	ldrh	r3, [r4, #12]
 800b946:	bf15      	itete	ne
 800b948:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b94a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b94e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b952:	81a3      	strheq	r3, [r4, #12]
 800b954:	bf18      	it	ne
 800b956:	81a3      	strhne	r3, [r4, #12]
 800b958:	bd10      	pop	{r4, pc}

0800b95a <__sclose>:
 800b95a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b95e:	f000 b80d 	b.w	800b97c <_close_r>

0800b962 <memset>:
 800b962:	4402      	add	r2, r0
 800b964:	4603      	mov	r3, r0
 800b966:	4293      	cmp	r3, r2
 800b968:	d100      	bne.n	800b96c <memset+0xa>
 800b96a:	4770      	bx	lr
 800b96c:	f803 1b01 	strb.w	r1, [r3], #1
 800b970:	e7f9      	b.n	800b966 <memset+0x4>
	...

0800b974 <_localeconv_r>:
 800b974:	4800      	ldr	r0, [pc, #0]	@ (800b978 <_localeconv_r+0x4>)
 800b976:	4770      	bx	lr
 800b978:	20000160 	.word	0x20000160

0800b97c <_close_r>:
 800b97c:	b538      	push	{r3, r4, r5, lr}
 800b97e:	4d06      	ldr	r5, [pc, #24]	@ (800b998 <_close_r+0x1c>)
 800b980:	2300      	movs	r3, #0
 800b982:	4604      	mov	r4, r0
 800b984:	4608      	mov	r0, r1
 800b986:	602b      	str	r3, [r5, #0]
 800b988:	f002 fa56 	bl	800de38 <_close>
 800b98c:	1c43      	adds	r3, r0, #1
 800b98e:	d102      	bne.n	800b996 <_close_r+0x1a>
 800b990:	682b      	ldr	r3, [r5, #0]
 800b992:	b103      	cbz	r3, 800b996 <_close_r+0x1a>
 800b994:	6023      	str	r3, [r4, #0]
 800b996:	bd38      	pop	{r3, r4, r5, pc}
 800b998:	20007270 	.word	0x20007270

0800b99c <_lseek_r>:
 800b99c:	b538      	push	{r3, r4, r5, lr}
 800b99e:	4d07      	ldr	r5, [pc, #28]	@ (800b9bc <_lseek_r+0x20>)
 800b9a0:	4604      	mov	r4, r0
 800b9a2:	4608      	mov	r0, r1
 800b9a4:	4611      	mov	r1, r2
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	602a      	str	r2, [r5, #0]
 800b9aa:	461a      	mov	r2, r3
 800b9ac:	f002 fa6c 	bl	800de88 <_lseek>
 800b9b0:	1c43      	adds	r3, r0, #1
 800b9b2:	d102      	bne.n	800b9ba <_lseek_r+0x1e>
 800b9b4:	682b      	ldr	r3, [r5, #0]
 800b9b6:	b103      	cbz	r3, 800b9ba <_lseek_r+0x1e>
 800b9b8:	6023      	str	r3, [r4, #0]
 800b9ba:	bd38      	pop	{r3, r4, r5, pc}
 800b9bc:	20007270 	.word	0x20007270

0800b9c0 <_read_r>:
 800b9c0:	b538      	push	{r3, r4, r5, lr}
 800b9c2:	4d07      	ldr	r5, [pc, #28]	@ (800b9e0 <_read_r+0x20>)
 800b9c4:	4604      	mov	r4, r0
 800b9c6:	4608      	mov	r0, r1
 800b9c8:	4611      	mov	r1, r2
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	602a      	str	r2, [r5, #0]
 800b9ce:	461a      	mov	r2, r3
 800b9d0:	f002 fa62 	bl	800de98 <_read>
 800b9d4:	1c43      	adds	r3, r0, #1
 800b9d6:	d102      	bne.n	800b9de <_read_r+0x1e>
 800b9d8:	682b      	ldr	r3, [r5, #0]
 800b9da:	b103      	cbz	r3, 800b9de <_read_r+0x1e>
 800b9dc:	6023      	str	r3, [r4, #0]
 800b9de:	bd38      	pop	{r3, r4, r5, pc}
 800b9e0:	20007270 	.word	0x20007270

0800b9e4 <_write_r>:
 800b9e4:	b538      	push	{r3, r4, r5, lr}
 800b9e6:	4d07      	ldr	r5, [pc, #28]	@ (800ba04 <_write_r+0x20>)
 800b9e8:	4604      	mov	r4, r0
 800b9ea:	4608      	mov	r0, r1
 800b9ec:	4611      	mov	r1, r2
 800b9ee:	2200      	movs	r2, #0
 800b9f0:	602a      	str	r2, [r5, #0]
 800b9f2:	461a      	mov	r2, r3
 800b9f4:	f002 fa66 	bl	800dec4 <_write>
 800b9f8:	1c43      	adds	r3, r0, #1
 800b9fa:	d102      	bne.n	800ba02 <_write_r+0x1e>
 800b9fc:	682b      	ldr	r3, [r5, #0]
 800b9fe:	b103      	cbz	r3, 800ba02 <_write_r+0x1e>
 800ba00:	6023      	str	r3, [r4, #0]
 800ba02:	bd38      	pop	{r3, r4, r5, pc}
 800ba04:	20007270 	.word	0x20007270

0800ba08 <__libc_init_array>:
 800ba08:	b570      	push	{r4, r5, r6, lr}
 800ba0a:	4d0d      	ldr	r5, [pc, #52]	@ (800ba40 <__libc_init_array+0x38>)
 800ba0c:	4c0d      	ldr	r4, [pc, #52]	@ (800ba44 <__libc_init_array+0x3c>)
 800ba0e:	1b64      	subs	r4, r4, r5
 800ba10:	10a4      	asrs	r4, r4, #2
 800ba12:	2600      	movs	r6, #0
 800ba14:	42a6      	cmp	r6, r4
 800ba16:	d109      	bne.n	800ba2c <__libc_init_array+0x24>
 800ba18:	4d0b      	ldr	r5, [pc, #44]	@ (800ba48 <__libc_init_array+0x40>)
 800ba1a:	4c0c      	ldr	r4, [pc, #48]	@ (800ba4c <__libc_init_array+0x44>)
 800ba1c:	f002 fa5c 	bl	800ded8 <_init>
 800ba20:	1b64      	subs	r4, r4, r5
 800ba22:	10a4      	asrs	r4, r4, #2
 800ba24:	2600      	movs	r6, #0
 800ba26:	42a6      	cmp	r6, r4
 800ba28:	d105      	bne.n	800ba36 <__libc_init_array+0x2e>
 800ba2a:	bd70      	pop	{r4, r5, r6, pc}
 800ba2c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba30:	4798      	blx	r3
 800ba32:	3601      	adds	r6, #1
 800ba34:	e7ee      	b.n	800ba14 <__libc_init_array+0xc>
 800ba36:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba3a:	4798      	blx	r3
 800ba3c:	3601      	adds	r6, #1
 800ba3e:	e7f2      	b.n	800ba26 <__libc_init_array+0x1e>
 800ba40:	0800e388 	.word	0x0800e388
 800ba44:	0800e388 	.word	0x0800e388
 800ba48:	0800e388 	.word	0x0800e388
 800ba4c:	0800e38c 	.word	0x0800e38c

0800ba50 <__retarget_lock_init_recursive>:
 800ba50:	4770      	bx	lr

0800ba52 <__retarget_lock_acquire_recursive>:
 800ba52:	4770      	bx	lr

0800ba54 <__retarget_lock_release_recursive>:
 800ba54:	4770      	bx	lr

0800ba56 <memcpy>:
 800ba56:	440a      	add	r2, r1
 800ba58:	4291      	cmp	r1, r2
 800ba5a:	f100 33ff 	add.w	r3, r0, #4294967295
 800ba5e:	d100      	bne.n	800ba62 <memcpy+0xc>
 800ba60:	4770      	bx	lr
 800ba62:	b510      	push	{r4, lr}
 800ba64:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba68:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ba6c:	4291      	cmp	r1, r2
 800ba6e:	d1f9      	bne.n	800ba64 <memcpy+0xe>
 800ba70:	bd10      	pop	{r4, pc}

0800ba72 <quorem>:
 800ba72:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba76:	6903      	ldr	r3, [r0, #16]
 800ba78:	690c      	ldr	r4, [r1, #16]
 800ba7a:	42a3      	cmp	r3, r4
 800ba7c:	4607      	mov	r7, r0
 800ba7e:	db7e      	blt.n	800bb7e <quorem+0x10c>
 800ba80:	3c01      	subs	r4, #1
 800ba82:	f101 0814 	add.w	r8, r1, #20
 800ba86:	00a3      	lsls	r3, r4, #2
 800ba88:	f100 0514 	add.w	r5, r0, #20
 800ba8c:	9300      	str	r3, [sp, #0]
 800ba8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ba92:	9301      	str	r3, [sp, #4]
 800ba94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ba98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ba9c:	3301      	adds	r3, #1
 800ba9e:	429a      	cmp	r2, r3
 800baa0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800baa4:	fbb2 f6f3 	udiv	r6, r2, r3
 800baa8:	d32e      	bcc.n	800bb08 <quorem+0x96>
 800baaa:	f04f 0a00 	mov.w	sl, #0
 800baae:	46c4      	mov	ip, r8
 800bab0:	46ae      	mov	lr, r5
 800bab2:	46d3      	mov	fp, sl
 800bab4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bab8:	b298      	uxth	r0, r3
 800baba:	fb06 a000 	mla	r0, r6, r0, sl
 800babe:	0c02      	lsrs	r2, r0, #16
 800bac0:	0c1b      	lsrs	r3, r3, #16
 800bac2:	fb06 2303 	mla	r3, r6, r3, r2
 800bac6:	f8de 2000 	ldr.w	r2, [lr]
 800baca:	b280      	uxth	r0, r0
 800bacc:	b292      	uxth	r2, r2
 800bace:	1a12      	subs	r2, r2, r0
 800bad0:	445a      	add	r2, fp
 800bad2:	f8de 0000 	ldr.w	r0, [lr]
 800bad6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bada:	b29b      	uxth	r3, r3
 800badc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bae0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bae4:	b292      	uxth	r2, r2
 800bae6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800baea:	45e1      	cmp	r9, ip
 800baec:	f84e 2b04 	str.w	r2, [lr], #4
 800baf0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800baf4:	d2de      	bcs.n	800bab4 <quorem+0x42>
 800baf6:	9b00      	ldr	r3, [sp, #0]
 800baf8:	58eb      	ldr	r3, [r5, r3]
 800bafa:	b92b      	cbnz	r3, 800bb08 <quorem+0x96>
 800bafc:	9b01      	ldr	r3, [sp, #4]
 800bafe:	3b04      	subs	r3, #4
 800bb00:	429d      	cmp	r5, r3
 800bb02:	461a      	mov	r2, r3
 800bb04:	d32f      	bcc.n	800bb66 <quorem+0xf4>
 800bb06:	613c      	str	r4, [r7, #16]
 800bb08:	4638      	mov	r0, r7
 800bb0a:	f001 f97b 	bl	800ce04 <__mcmp>
 800bb0e:	2800      	cmp	r0, #0
 800bb10:	db25      	blt.n	800bb5e <quorem+0xec>
 800bb12:	4629      	mov	r1, r5
 800bb14:	2000      	movs	r0, #0
 800bb16:	f858 2b04 	ldr.w	r2, [r8], #4
 800bb1a:	f8d1 c000 	ldr.w	ip, [r1]
 800bb1e:	fa1f fe82 	uxth.w	lr, r2
 800bb22:	fa1f f38c 	uxth.w	r3, ip
 800bb26:	eba3 030e 	sub.w	r3, r3, lr
 800bb2a:	4403      	add	r3, r0
 800bb2c:	0c12      	lsrs	r2, r2, #16
 800bb2e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bb32:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bb36:	b29b      	uxth	r3, r3
 800bb38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bb3c:	45c1      	cmp	r9, r8
 800bb3e:	f841 3b04 	str.w	r3, [r1], #4
 800bb42:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bb46:	d2e6      	bcs.n	800bb16 <quorem+0xa4>
 800bb48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bb4c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bb50:	b922      	cbnz	r2, 800bb5c <quorem+0xea>
 800bb52:	3b04      	subs	r3, #4
 800bb54:	429d      	cmp	r5, r3
 800bb56:	461a      	mov	r2, r3
 800bb58:	d30b      	bcc.n	800bb72 <quorem+0x100>
 800bb5a:	613c      	str	r4, [r7, #16]
 800bb5c:	3601      	adds	r6, #1
 800bb5e:	4630      	mov	r0, r6
 800bb60:	b003      	add	sp, #12
 800bb62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb66:	6812      	ldr	r2, [r2, #0]
 800bb68:	3b04      	subs	r3, #4
 800bb6a:	2a00      	cmp	r2, #0
 800bb6c:	d1cb      	bne.n	800bb06 <quorem+0x94>
 800bb6e:	3c01      	subs	r4, #1
 800bb70:	e7c6      	b.n	800bb00 <quorem+0x8e>
 800bb72:	6812      	ldr	r2, [r2, #0]
 800bb74:	3b04      	subs	r3, #4
 800bb76:	2a00      	cmp	r2, #0
 800bb78:	d1ef      	bne.n	800bb5a <quorem+0xe8>
 800bb7a:	3c01      	subs	r4, #1
 800bb7c:	e7ea      	b.n	800bb54 <quorem+0xe2>
 800bb7e:	2000      	movs	r0, #0
 800bb80:	e7ee      	b.n	800bb60 <quorem+0xee>
 800bb82:	0000      	movs	r0, r0
 800bb84:	0000      	movs	r0, r0
	...

0800bb88 <_dtoa_r>:
 800bb88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb8c:	69c7      	ldr	r7, [r0, #28]
 800bb8e:	b099      	sub	sp, #100	@ 0x64
 800bb90:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bb94:	ec55 4b10 	vmov	r4, r5, d0
 800bb98:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800bb9a:	9109      	str	r1, [sp, #36]	@ 0x24
 800bb9c:	4683      	mov	fp, r0
 800bb9e:	920e      	str	r2, [sp, #56]	@ 0x38
 800bba0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bba2:	b97f      	cbnz	r7, 800bbc4 <_dtoa_r+0x3c>
 800bba4:	2010      	movs	r0, #16
 800bba6:	f000 fdfd 	bl	800c7a4 <malloc>
 800bbaa:	4602      	mov	r2, r0
 800bbac:	f8cb 001c 	str.w	r0, [fp, #28]
 800bbb0:	b920      	cbnz	r0, 800bbbc <_dtoa_r+0x34>
 800bbb2:	4ba7      	ldr	r3, [pc, #668]	@ (800be50 <_dtoa_r+0x2c8>)
 800bbb4:	21ef      	movs	r1, #239	@ 0xef
 800bbb6:	48a7      	ldr	r0, [pc, #668]	@ (800be54 <_dtoa_r+0x2cc>)
 800bbb8:	f001 fc5a 	bl	800d470 <__assert_func>
 800bbbc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bbc0:	6007      	str	r7, [r0, #0]
 800bbc2:	60c7      	str	r7, [r0, #12]
 800bbc4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800bbc8:	6819      	ldr	r1, [r3, #0]
 800bbca:	b159      	cbz	r1, 800bbe4 <_dtoa_r+0x5c>
 800bbcc:	685a      	ldr	r2, [r3, #4]
 800bbce:	604a      	str	r2, [r1, #4]
 800bbd0:	2301      	movs	r3, #1
 800bbd2:	4093      	lsls	r3, r2
 800bbd4:	608b      	str	r3, [r1, #8]
 800bbd6:	4658      	mov	r0, fp
 800bbd8:	f000 feda 	bl	800c990 <_Bfree>
 800bbdc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	601a      	str	r2, [r3, #0]
 800bbe4:	1e2b      	subs	r3, r5, #0
 800bbe6:	bfb9      	ittee	lt
 800bbe8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bbec:	9303      	strlt	r3, [sp, #12]
 800bbee:	2300      	movge	r3, #0
 800bbf0:	6033      	strge	r3, [r6, #0]
 800bbf2:	9f03      	ldr	r7, [sp, #12]
 800bbf4:	4b98      	ldr	r3, [pc, #608]	@ (800be58 <_dtoa_r+0x2d0>)
 800bbf6:	bfbc      	itt	lt
 800bbf8:	2201      	movlt	r2, #1
 800bbfa:	6032      	strlt	r2, [r6, #0]
 800bbfc:	43bb      	bics	r3, r7
 800bbfe:	d112      	bne.n	800bc26 <_dtoa_r+0x9e>
 800bc00:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800bc02:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bc06:	6013      	str	r3, [r2, #0]
 800bc08:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bc0c:	4323      	orrs	r3, r4
 800bc0e:	f000 854d 	beq.w	800c6ac <_dtoa_r+0xb24>
 800bc12:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bc14:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800be6c <_dtoa_r+0x2e4>
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	f000 854f 	beq.w	800c6bc <_dtoa_r+0xb34>
 800bc1e:	f10a 0303 	add.w	r3, sl, #3
 800bc22:	f000 bd49 	b.w	800c6b8 <_dtoa_r+0xb30>
 800bc26:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	ec51 0b17 	vmov	r0, r1, d7
 800bc30:	2300      	movs	r3, #0
 800bc32:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800bc36:	f7f4 ff47 	bl	8000ac8 <__aeabi_dcmpeq>
 800bc3a:	4680      	mov	r8, r0
 800bc3c:	b158      	cbz	r0, 800bc56 <_dtoa_r+0xce>
 800bc3e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800bc40:	2301      	movs	r3, #1
 800bc42:	6013      	str	r3, [r2, #0]
 800bc44:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bc46:	b113      	cbz	r3, 800bc4e <_dtoa_r+0xc6>
 800bc48:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800bc4a:	4b84      	ldr	r3, [pc, #528]	@ (800be5c <_dtoa_r+0x2d4>)
 800bc4c:	6013      	str	r3, [r2, #0]
 800bc4e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800be70 <_dtoa_r+0x2e8>
 800bc52:	f000 bd33 	b.w	800c6bc <_dtoa_r+0xb34>
 800bc56:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800bc5a:	aa16      	add	r2, sp, #88	@ 0x58
 800bc5c:	a917      	add	r1, sp, #92	@ 0x5c
 800bc5e:	4658      	mov	r0, fp
 800bc60:	f001 f980 	bl	800cf64 <__d2b>
 800bc64:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bc68:	4681      	mov	r9, r0
 800bc6a:	2e00      	cmp	r6, #0
 800bc6c:	d077      	beq.n	800bd5e <_dtoa_r+0x1d6>
 800bc6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc70:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800bc74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bc7c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bc80:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bc84:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bc88:	4619      	mov	r1, r3
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	4b74      	ldr	r3, [pc, #464]	@ (800be60 <_dtoa_r+0x2d8>)
 800bc8e:	f7f4 fafb 	bl	8000288 <__aeabi_dsub>
 800bc92:	a369      	add	r3, pc, #420	@ (adr r3, 800be38 <_dtoa_r+0x2b0>)
 800bc94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc98:	f7f4 fcae 	bl	80005f8 <__aeabi_dmul>
 800bc9c:	a368      	add	r3, pc, #416	@ (adr r3, 800be40 <_dtoa_r+0x2b8>)
 800bc9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bca2:	f7f4 faf3 	bl	800028c <__adddf3>
 800bca6:	4604      	mov	r4, r0
 800bca8:	4630      	mov	r0, r6
 800bcaa:	460d      	mov	r5, r1
 800bcac:	f7f4 fc3a 	bl	8000524 <__aeabi_i2d>
 800bcb0:	a365      	add	r3, pc, #404	@ (adr r3, 800be48 <_dtoa_r+0x2c0>)
 800bcb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcb6:	f7f4 fc9f 	bl	80005f8 <__aeabi_dmul>
 800bcba:	4602      	mov	r2, r0
 800bcbc:	460b      	mov	r3, r1
 800bcbe:	4620      	mov	r0, r4
 800bcc0:	4629      	mov	r1, r5
 800bcc2:	f7f4 fae3 	bl	800028c <__adddf3>
 800bcc6:	4604      	mov	r4, r0
 800bcc8:	460d      	mov	r5, r1
 800bcca:	f7f4 ff45 	bl	8000b58 <__aeabi_d2iz>
 800bcce:	2200      	movs	r2, #0
 800bcd0:	4607      	mov	r7, r0
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	4620      	mov	r0, r4
 800bcd6:	4629      	mov	r1, r5
 800bcd8:	f7f4 ff00 	bl	8000adc <__aeabi_dcmplt>
 800bcdc:	b140      	cbz	r0, 800bcf0 <_dtoa_r+0x168>
 800bcde:	4638      	mov	r0, r7
 800bce0:	f7f4 fc20 	bl	8000524 <__aeabi_i2d>
 800bce4:	4622      	mov	r2, r4
 800bce6:	462b      	mov	r3, r5
 800bce8:	f7f4 feee 	bl	8000ac8 <__aeabi_dcmpeq>
 800bcec:	b900      	cbnz	r0, 800bcf0 <_dtoa_r+0x168>
 800bcee:	3f01      	subs	r7, #1
 800bcf0:	2f16      	cmp	r7, #22
 800bcf2:	d851      	bhi.n	800bd98 <_dtoa_r+0x210>
 800bcf4:	4b5b      	ldr	r3, [pc, #364]	@ (800be64 <_dtoa_r+0x2dc>)
 800bcf6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bcfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bd02:	f7f4 feeb 	bl	8000adc <__aeabi_dcmplt>
 800bd06:	2800      	cmp	r0, #0
 800bd08:	d048      	beq.n	800bd9c <_dtoa_r+0x214>
 800bd0a:	3f01      	subs	r7, #1
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	9312      	str	r3, [sp, #72]	@ 0x48
 800bd10:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bd12:	1b9b      	subs	r3, r3, r6
 800bd14:	1e5a      	subs	r2, r3, #1
 800bd16:	bf44      	itt	mi
 800bd18:	f1c3 0801 	rsbmi	r8, r3, #1
 800bd1c:	2300      	movmi	r3, #0
 800bd1e:	9208      	str	r2, [sp, #32]
 800bd20:	bf54      	ite	pl
 800bd22:	f04f 0800 	movpl.w	r8, #0
 800bd26:	9308      	strmi	r3, [sp, #32]
 800bd28:	2f00      	cmp	r7, #0
 800bd2a:	db39      	blt.n	800bda0 <_dtoa_r+0x218>
 800bd2c:	9b08      	ldr	r3, [sp, #32]
 800bd2e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800bd30:	443b      	add	r3, r7
 800bd32:	9308      	str	r3, [sp, #32]
 800bd34:	2300      	movs	r3, #0
 800bd36:	930a      	str	r3, [sp, #40]	@ 0x28
 800bd38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd3a:	2b09      	cmp	r3, #9
 800bd3c:	d864      	bhi.n	800be08 <_dtoa_r+0x280>
 800bd3e:	2b05      	cmp	r3, #5
 800bd40:	bfc4      	itt	gt
 800bd42:	3b04      	subgt	r3, #4
 800bd44:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800bd46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd48:	f1a3 0302 	sub.w	r3, r3, #2
 800bd4c:	bfcc      	ite	gt
 800bd4e:	2400      	movgt	r4, #0
 800bd50:	2401      	movle	r4, #1
 800bd52:	2b03      	cmp	r3, #3
 800bd54:	d863      	bhi.n	800be1e <_dtoa_r+0x296>
 800bd56:	e8df f003 	tbb	[pc, r3]
 800bd5a:	372a      	.short	0x372a
 800bd5c:	5535      	.short	0x5535
 800bd5e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800bd62:	441e      	add	r6, r3
 800bd64:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bd68:	2b20      	cmp	r3, #32
 800bd6a:	bfc1      	itttt	gt
 800bd6c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bd70:	409f      	lslgt	r7, r3
 800bd72:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800bd76:	fa24 f303 	lsrgt.w	r3, r4, r3
 800bd7a:	bfd6      	itet	le
 800bd7c:	f1c3 0320 	rsble	r3, r3, #32
 800bd80:	ea47 0003 	orrgt.w	r0, r7, r3
 800bd84:	fa04 f003 	lslle.w	r0, r4, r3
 800bd88:	f7f4 fbbc 	bl	8000504 <__aeabi_ui2d>
 800bd8c:	2201      	movs	r2, #1
 800bd8e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bd92:	3e01      	subs	r6, #1
 800bd94:	9214      	str	r2, [sp, #80]	@ 0x50
 800bd96:	e777      	b.n	800bc88 <_dtoa_r+0x100>
 800bd98:	2301      	movs	r3, #1
 800bd9a:	e7b8      	b.n	800bd0e <_dtoa_r+0x186>
 800bd9c:	9012      	str	r0, [sp, #72]	@ 0x48
 800bd9e:	e7b7      	b.n	800bd10 <_dtoa_r+0x188>
 800bda0:	427b      	negs	r3, r7
 800bda2:	930a      	str	r3, [sp, #40]	@ 0x28
 800bda4:	2300      	movs	r3, #0
 800bda6:	eba8 0807 	sub.w	r8, r8, r7
 800bdaa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bdac:	e7c4      	b.n	800bd38 <_dtoa_r+0x1b0>
 800bdae:	2300      	movs	r3, #0
 800bdb0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bdb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	dc35      	bgt.n	800be24 <_dtoa_r+0x29c>
 800bdb8:	2301      	movs	r3, #1
 800bdba:	9300      	str	r3, [sp, #0]
 800bdbc:	9307      	str	r3, [sp, #28]
 800bdbe:	461a      	mov	r2, r3
 800bdc0:	920e      	str	r2, [sp, #56]	@ 0x38
 800bdc2:	e00b      	b.n	800bddc <_dtoa_r+0x254>
 800bdc4:	2301      	movs	r3, #1
 800bdc6:	e7f3      	b.n	800bdb0 <_dtoa_r+0x228>
 800bdc8:	2300      	movs	r3, #0
 800bdca:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bdcc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bdce:	18fb      	adds	r3, r7, r3
 800bdd0:	9300      	str	r3, [sp, #0]
 800bdd2:	3301      	adds	r3, #1
 800bdd4:	2b01      	cmp	r3, #1
 800bdd6:	9307      	str	r3, [sp, #28]
 800bdd8:	bfb8      	it	lt
 800bdda:	2301      	movlt	r3, #1
 800bddc:	f8db 001c 	ldr.w	r0, [fp, #28]
 800bde0:	2100      	movs	r1, #0
 800bde2:	2204      	movs	r2, #4
 800bde4:	f102 0514 	add.w	r5, r2, #20
 800bde8:	429d      	cmp	r5, r3
 800bdea:	d91f      	bls.n	800be2c <_dtoa_r+0x2a4>
 800bdec:	6041      	str	r1, [r0, #4]
 800bdee:	4658      	mov	r0, fp
 800bdf0:	f000 fd8e 	bl	800c910 <_Balloc>
 800bdf4:	4682      	mov	sl, r0
 800bdf6:	2800      	cmp	r0, #0
 800bdf8:	d13c      	bne.n	800be74 <_dtoa_r+0x2ec>
 800bdfa:	4b1b      	ldr	r3, [pc, #108]	@ (800be68 <_dtoa_r+0x2e0>)
 800bdfc:	4602      	mov	r2, r0
 800bdfe:	f240 11af 	movw	r1, #431	@ 0x1af
 800be02:	e6d8      	b.n	800bbb6 <_dtoa_r+0x2e>
 800be04:	2301      	movs	r3, #1
 800be06:	e7e0      	b.n	800bdca <_dtoa_r+0x242>
 800be08:	2401      	movs	r4, #1
 800be0a:	2300      	movs	r3, #0
 800be0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800be0e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800be10:	f04f 33ff 	mov.w	r3, #4294967295
 800be14:	9300      	str	r3, [sp, #0]
 800be16:	9307      	str	r3, [sp, #28]
 800be18:	2200      	movs	r2, #0
 800be1a:	2312      	movs	r3, #18
 800be1c:	e7d0      	b.n	800bdc0 <_dtoa_r+0x238>
 800be1e:	2301      	movs	r3, #1
 800be20:	930b      	str	r3, [sp, #44]	@ 0x2c
 800be22:	e7f5      	b.n	800be10 <_dtoa_r+0x288>
 800be24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be26:	9300      	str	r3, [sp, #0]
 800be28:	9307      	str	r3, [sp, #28]
 800be2a:	e7d7      	b.n	800bddc <_dtoa_r+0x254>
 800be2c:	3101      	adds	r1, #1
 800be2e:	0052      	lsls	r2, r2, #1
 800be30:	e7d8      	b.n	800bde4 <_dtoa_r+0x25c>
 800be32:	bf00      	nop
 800be34:	f3af 8000 	nop.w
 800be38:	636f4361 	.word	0x636f4361
 800be3c:	3fd287a7 	.word	0x3fd287a7
 800be40:	8b60c8b3 	.word	0x8b60c8b3
 800be44:	3fc68a28 	.word	0x3fc68a28
 800be48:	509f79fb 	.word	0x509f79fb
 800be4c:	3fd34413 	.word	0x3fd34413
 800be50:	0800e015 	.word	0x0800e015
 800be54:	0800e02c 	.word	0x0800e02c
 800be58:	7ff00000 	.word	0x7ff00000
 800be5c:	0800dfe5 	.word	0x0800dfe5
 800be60:	3ff80000 	.word	0x3ff80000
 800be64:	0800e128 	.word	0x0800e128
 800be68:	0800e084 	.word	0x0800e084
 800be6c:	0800e011 	.word	0x0800e011
 800be70:	0800dfe4 	.word	0x0800dfe4
 800be74:	f8db 301c 	ldr.w	r3, [fp, #28]
 800be78:	6018      	str	r0, [r3, #0]
 800be7a:	9b07      	ldr	r3, [sp, #28]
 800be7c:	2b0e      	cmp	r3, #14
 800be7e:	f200 80a4 	bhi.w	800bfca <_dtoa_r+0x442>
 800be82:	2c00      	cmp	r4, #0
 800be84:	f000 80a1 	beq.w	800bfca <_dtoa_r+0x442>
 800be88:	2f00      	cmp	r7, #0
 800be8a:	dd33      	ble.n	800bef4 <_dtoa_r+0x36c>
 800be8c:	4bad      	ldr	r3, [pc, #692]	@ (800c144 <_dtoa_r+0x5bc>)
 800be8e:	f007 020f 	and.w	r2, r7, #15
 800be92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be96:	ed93 7b00 	vldr	d7, [r3]
 800be9a:	05f8      	lsls	r0, r7, #23
 800be9c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800bea0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bea4:	d516      	bpl.n	800bed4 <_dtoa_r+0x34c>
 800bea6:	4ba8      	ldr	r3, [pc, #672]	@ (800c148 <_dtoa_r+0x5c0>)
 800bea8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800beac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800beb0:	f7f4 fccc 	bl	800084c <__aeabi_ddiv>
 800beb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800beb8:	f004 040f 	and.w	r4, r4, #15
 800bebc:	2603      	movs	r6, #3
 800bebe:	4da2      	ldr	r5, [pc, #648]	@ (800c148 <_dtoa_r+0x5c0>)
 800bec0:	b954      	cbnz	r4, 800bed8 <_dtoa_r+0x350>
 800bec2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bec6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800beca:	f7f4 fcbf 	bl	800084c <__aeabi_ddiv>
 800bece:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bed2:	e028      	b.n	800bf26 <_dtoa_r+0x39e>
 800bed4:	2602      	movs	r6, #2
 800bed6:	e7f2      	b.n	800bebe <_dtoa_r+0x336>
 800bed8:	07e1      	lsls	r1, r4, #31
 800beda:	d508      	bpl.n	800beee <_dtoa_r+0x366>
 800bedc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bee0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bee4:	f7f4 fb88 	bl	80005f8 <__aeabi_dmul>
 800bee8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800beec:	3601      	adds	r6, #1
 800beee:	1064      	asrs	r4, r4, #1
 800bef0:	3508      	adds	r5, #8
 800bef2:	e7e5      	b.n	800bec0 <_dtoa_r+0x338>
 800bef4:	f000 80d2 	beq.w	800c09c <_dtoa_r+0x514>
 800bef8:	427c      	negs	r4, r7
 800befa:	4b92      	ldr	r3, [pc, #584]	@ (800c144 <_dtoa_r+0x5bc>)
 800befc:	4d92      	ldr	r5, [pc, #584]	@ (800c148 <_dtoa_r+0x5c0>)
 800befe:	f004 020f 	and.w	r2, r4, #15
 800bf02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bf06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf0a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bf0e:	f7f4 fb73 	bl	80005f8 <__aeabi_dmul>
 800bf12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bf16:	1124      	asrs	r4, r4, #4
 800bf18:	2300      	movs	r3, #0
 800bf1a:	2602      	movs	r6, #2
 800bf1c:	2c00      	cmp	r4, #0
 800bf1e:	f040 80b2 	bne.w	800c086 <_dtoa_r+0x4fe>
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d1d3      	bne.n	800bece <_dtoa_r+0x346>
 800bf26:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bf28:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	f000 80b7 	beq.w	800c0a0 <_dtoa_r+0x518>
 800bf32:	4b86      	ldr	r3, [pc, #536]	@ (800c14c <_dtoa_r+0x5c4>)
 800bf34:	2200      	movs	r2, #0
 800bf36:	4620      	mov	r0, r4
 800bf38:	4629      	mov	r1, r5
 800bf3a:	f7f4 fdcf 	bl	8000adc <__aeabi_dcmplt>
 800bf3e:	2800      	cmp	r0, #0
 800bf40:	f000 80ae 	beq.w	800c0a0 <_dtoa_r+0x518>
 800bf44:	9b07      	ldr	r3, [sp, #28]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	f000 80aa 	beq.w	800c0a0 <_dtoa_r+0x518>
 800bf4c:	9b00      	ldr	r3, [sp, #0]
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	dd37      	ble.n	800bfc2 <_dtoa_r+0x43a>
 800bf52:	1e7b      	subs	r3, r7, #1
 800bf54:	9304      	str	r3, [sp, #16]
 800bf56:	4620      	mov	r0, r4
 800bf58:	4b7d      	ldr	r3, [pc, #500]	@ (800c150 <_dtoa_r+0x5c8>)
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	4629      	mov	r1, r5
 800bf5e:	f7f4 fb4b 	bl	80005f8 <__aeabi_dmul>
 800bf62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bf66:	9c00      	ldr	r4, [sp, #0]
 800bf68:	3601      	adds	r6, #1
 800bf6a:	4630      	mov	r0, r6
 800bf6c:	f7f4 fada 	bl	8000524 <__aeabi_i2d>
 800bf70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bf74:	f7f4 fb40 	bl	80005f8 <__aeabi_dmul>
 800bf78:	4b76      	ldr	r3, [pc, #472]	@ (800c154 <_dtoa_r+0x5cc>)
 800bf7a:	2200      	movs	r2, #0
 800bf7c:	f7f4 f986 	bl	800028c <__adddf3>
 800bf80:	4605      	mov	r5, r0
 800bf82:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bf86:	2c00      	cmp	r4, #0
 800bf88:	f040 808d 	bne.w	800c0a6 <_dtoa_r+0x51e>
 800bf8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf90:	4b71      	ldr	r3, [pc, #452]	@ (800c158 <_dtoa_r+0x5d0>)
 800bf92:	2200      	movs	r2, #0
 800bf94:	f7f4 f978 	bl	8000288 <__aeabi_dsub>
 800bf98:	4602      	mov	r2, r0
 800bf9a:	460b      	mov	r3, r1
 800bf9c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bfa0:	462a      	mov	r2, r5
 800bfa2:	4633      	mov	r3, r6
 800bfa4:	f7f4 fdb8 	bl	8000b18 <__aeabi_dcmpgt>
 800bfa8:	2800      	cmp	r0, #0
 800bfaa:	f040 828b 	bne.w	800c4c4 <_dtoa_r+0x93c>
 800bfae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfb2:	462a      	mov	r2, r5
 800bfb4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bfb8:	f7f4 fd90 	bl	8000adc <__aeabi_dcmplt>
 800bfbc:	2800      	cmp	r0, #0
 800bfbe:	f040 8128 	bne.w	800c212 <_dtoa_r+0x68a>
 800bfc2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800bfc6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800bfca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	f2c0 815a 	blt.w	800c286 <_dtoa_r+0x6fe>
 800bfd2:	2f0e      	cmp	r7, #14
 800bfd4:	f300 8157 	bgt.w	800c286 <_dtoa_r+0x6fe>
 800bfd8:	4b5a      	ldr	r3, [pc, #360]	@ (800c144 <_dtoa_r+0x5bc>)
 800bfda:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bfde:	ed93 7b00 	vldr	d7, [r3]
 800bfe2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	ed8d 7b00 	vstr	d7, [sp]
 800bfea:	da03      	bge.n	800bff4 <_dtoa_r+0x46c>
 800bfec:	9b07      	ldr	r3, [sp, #28]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	f340 8101 	ble.w	800c1f6 <_dtoa_r+0x66e>
 800bff4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800bff8:	4656      	mov	r6, sl
 800bffa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bffe:	4620      	mov	r0, r4
 800c000:	4629      	mov	r1, r5
 800c002:	f7f4 fc23 	bl	800084c <__aeabi_ddiv>
 800c006:	f7f4 fda7 	bl	8000b58 <__aeabi_d2iz>
 800c00a:	4680      	mov	r8, r0
 800c00c:	f7f4 fa8a 	bl	8000524 <__aeabi_i2d>
 800c010:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c014:	f7f4 faf0 	bl	80005f8 <__aeabi_dmul>
 800c018:	4602      	mov	r2, r0
 800c01a:	460b      	mov	r3, r1
 800c01c:	4620      	mov	r0, r4
 800c01e:	4629      	mov	r1, r5
 800c020:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c024:	f7f4 f930 	bl	8000288 <__aeabi_dsub>
 800c028:	f806 4b01 	strb.w	r4, [r6], #1
 800c02c:	9d07      	ldr	r5, [sp, #28]
 800c02e:	eba6 040a 	sub.w	r4, r6, sl
 800c032:	42a5      	cmp	r5, r4
 800c034:	4602      	mov	r2, r0
 800c036:	460b      	mov	r3, r1
 800c038:	f040 8117 	bne.w	800c26a <_dtoa_r+0x6e2>
 800c03c:	f7f4 f926 	bl	800028c <__adddf3>
 800c040:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c044:	4604      	mov	r4, r0
 800c046:	460d      	mov	r5, r1
 800c048:	f7f4 fd66 	bl	8000b18 <__aeabi_dcmpgt>
 800c04c:	2800      	cmp	r0, #0
 800c04e:	f040 80f9 	bne.w	800c244 <_dtoa_r+0x6bc>
 800c052:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c056:	4620      	mov	r0, r4
 800c058:	4629      	mov	r1, r5
 800c05a:	f7f4 fd35 	bl	8000ac8 <__aeabi_dcmpeq>
 800c05e:	b118      	cbz	r0, 800c068 <_dtoa_r+0x4e0>
 800c060:	f018 0f01 	tst.w	r8, #1
 800c064:	f040 80ee 	bne.w	800c244 <_dtoa_r+0x6bc>
 800c068:	4649      	mov	r1, r9
 800c06a:	4658      	mov	r0, fp
 800c06c:	f000 fc90 	bl	800c990 <_Bfree>
 800c070:	2300      	movs	r3, #0
 800c072:	7033      	strb	r3, [r6, #0]
 800c074:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c076:	3701      	adds	r7, #1
 800c078:	601f      	str	r7, [r3, #0]
 800c07a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	f000 831d 	beq.w	800c6bc <_dtoa_r+0xb34>
 800c082:	601e      	str	r6, [r3, #0]
 800c084:	e31a      	b.n	800c6bc <_dtoa_r+0xb34>
 800c086:	07e2      	lsls	r2, r4, #31
 800c088:	d505      	bpl.n	800c096 <_dtoa_r+0x50e>
 800c08a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c08e:	f7f4 fab3 	bl	80005f8 <__aeabi_dmul>
 800c092:	3601      	adds	r6, #1
 800c094:	2301      	movs	r3, #1
 800c096:	1064      	asrs	r4, r4, #1
 800c098:	3508      	adds	r5, #8
 800c09a:	e73f      	b.n	800bf1c <_dtoa_r+0x394>
 800c09c:	2602      	movs	r6, #2
 800c09e:	e742      	b.n	800bf26 <_dtoa_r+0x39e>
 800c0a0:	9c07      	ldr	r4, [sp, #28]
 800c0a2:	9704      	str	r7, [sp, #16]
 800c0a4:	e761      	b.n	800bf6a <_dtoa_r+0x3e2>
 800c0a6:	4b27      	ldr	r3, [pc, #156]	@ (800c144 <_dtoa_r+0x5bc>)
 800c0a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c0aa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c0ae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c0b2:	4454      	add	r4, sl
 800c0b4:	2900      	cmp	r1, #0
 800c0b6:	d053      	beq.n	800c160 <_dtoa_r+0x5d8>
 800c0b8:	4928      	ldr	r1, [pc, #160]	@ (800c15c <_dtoa_r+0x5d4>)
 800c0ba:	2000      	movs	r0, #0
 800c0bc:	f7f4 fbc6 	bl	800084c <__aeabi_ddiv>
 800c0c0:	4633      	mov	r3, r6
 800c0c2:	462a      	mov	r2, r5
 800c0c4:	f7f4 f8e0 	bl	8000288 <__aeabi_dsub>
 800c0c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c0cc:	4656      	mov	r6, sl
 800c0ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c0d2:	f7f4 fd41 	bl	8000b58 <__aeabi_d2iz>
 800c0d6:	4605      	mov	r5, r0
 800c0d8:	f7f4 fa24 	bl	8000524 <__aeabi_i2d>
 800c0dc:	4602      	mov	r2, r0
 800c0de:	460b      	mov	r3, r1
 800c0e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c0e4:	f7f4 f8d0 	bl	8000288 <__aeabi_dsub>
 800c0e8:	3530      	adds	r5, #48	@ 0x30
 800c0ea:	4602      	mov	r2, r0
 800c0ec:	460b      	mov	r3, r1
 800c0ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c0f2:	f806 5b01 	strb.w	r5, [r6], #1
 800c0f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c0fa:	f7f4 fcef 	bl	8000adc <__aeabi_dcmplt>
 800c0fe:	2800      	cmp	r0, #0
 800c100:	d171      	bne.n	800c1e6 <_dtoa_r+0x65e>
 800c102:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c106:	4911      	ldr	r1, [pc, #68]	@ (800c14c <_dtoa_r+0x5c4>)
 800c108:	2000      	movs	r0, #0
 800c10a:	f7f4 f8bd 	bl	8000288 <__aeabi_dsub>
 800c10e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c112:	f7f4 fce3 	bl	8000adc <__aeabi_dcmplt>
 800c116:	2800      	cmp	r0, #0
 800c118:	f040 8095 	bne.w	800c246 <_dtoa_r+0x6be>
 800c11c:	42a6      	cmp	r6, r4
 800c11e:	f43f af50 	beq.w	800bfc2 <_dtoa_r+0x43a>
 800c122:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c126:	4b0a      	ldr	r3, [pc, #40]	@ (800c150 <_dtoa_r+0x5c8>)
 800c128:	2200      	movs	r2, #0
 800c12a:	f7f4 fa65 	bl	80005f8 <__aeabi_dmul>
 800c12e:	4b08      	ldr	r3, [pc, #32]	@ (800c150 <_dtoa_r+0x5c8>)
 800c130:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c134:	2200      	movs	r2, #0
 800c136:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c13a:	f7f4 fa5d 	bl	80005f8 <__aeabi_dmul>
 800c13e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c142:	e7c4      	b.n	800c0ce <_dtoa_r+0x546>
 800c144:	0800e128 	.word	0x0800e128
 800c148:	0800e100 	.word	0x0800e100
 800c14c:	3ff00000 	.word	0x3ff00000
 800c150:	40240000 	.word	0x40240000
 800c154:	401c0000 	.word	0x401c0000
 800c158:	40140000 	.word	0x40140000
 800c15c:	3fe00000 	.word	0x3fe00000
 800c160:	4631      	mov	r1, r6
 800c162:	4628      	mov	r0, r5
 800c164:	f7f4 fa48 	bl	80005f8 <__aeabi_dmul>
 800c168:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c16c:	9415      	str	r4, [sp, #84]	@ 0x54
 800c16e:	4656      	mov	r6, sl
 800c170:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c174:	f7f4 fcf0 	bl	8000b58 <__aeabi_d2iz>
 800c178:	4605      	mov	r5, r0
 800c17a:	f7f4 f9d3 	bl	8000524 <__aeabi_i2d>
 800c17e:	4602      	mov	r2, r0
 800c180:	460b      	mov	r3, r1
 800c182:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c186:	f7f4 f87f 	bl	8000288 <__aeabi_dsub>
 800c18a:	3530      	adds	r5, #48	@ 0x30
 800c18c:	f806 5b01 	strb.w	r5, [r6], #1
 800c190:	4602      	mov	r2, r0
 800c192:	460b      	mov	r3, r1
 800c194:	42a6      	cmp	r6, r4
 800c196:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c19a:	f04f 0200 	mov.w	r2, #0
 800c19e:	d124      	bne.n	800c1ea <_dtoa_r+0x662>
 800c1a0:	4bac      	ldr	r3, [pc, #688]	@ (800c454 <_dtoa_r+0x8cc>)
 800c1a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c1a6:	f7f4 f871 	bl	800028c <__adddf3>
 800c1aa:	4602      	mov	r2, r0
 800c1ac:	460b      	mov	r3, r1
 800c1ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1b2:	f7f4 fcb1 	bl	8000b18 <__aeabi_dcmpgt>
 800c1b6:	2800      	cmp	r0, #0
 800c1b8:	d145      	bne.n	800c246 <_dtoa_r+0x6be>
 800c1ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c1be:	49a5      	ldr	r1, [pc, #660]	@ (800c454 <_dtoa_r+0x8cc>)
 800c1c0:	2000      	movs	r0, #0
 800c1c2:	f7f4 f861 	bl	8000288 <__aeabi_dsub>
 800c1c6:	4602      	mov	r2, r0
 800c1c8:	460b      	mov	r3, r1
 800c1ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1ce:	f7f4 fc85 	bl	8000adc <__aeabi_dcmplt>
 800c1d2:	2800      	cmp	r0, #0
 800c1d4:	f43f aef5 	beq.w	800bfc2 <_dtoa_r+0x43a>
 800c1d8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800c1da:	1e73      	subs	r3, r6, #1
 800c1dc:	9315      	str	r3, [sp, #84]	@ 0x54
 800c1de:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c1e2:	2b30      	cmp	r3, #48	@ 0x30
 800c1e4:	d0f8      	beq.n	800c1d8 <_dtoa_r+0x650>
 800c1e6:	9f04      	ldr	r7, [sp, #16]
 800c1e8:	e73e      	b.n	800c068 <_dtoa_r+0x4e0>
 800c1ea:	4b9b      	ldr	r3, [pc, #620]	@ (800c458 <_dtoa_r+0x8d0>)
 800c1ec:	f7f4 fa04 	bl	80005f8 <__aeabi_dmul>
 800c1f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c1f4:	e7bc      	b.n	800c170 <_dtoa_r+0x5e8>
 800c1f6:	d10c      	bne.n	800c212 <_dtoa_r+0x68a>
 800c1f8:	4b98      	ldr	r3, [pc, #608]	@ (800c45c <_dtoa_r+0x8d4>)
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c200:	f7f4 f9fa 	bl	80005f8 <__aeabi_dmul>
 800c204:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c208:	f7f4 fc7c 	bl	8000b04 <__aeabi_dcmpge>
 800c20c:	2800      	cmp	r0, #0
 800c20e:	f000 8157 	beq.w	800c4c0 <_dtoa_r+0x938>
 800c212:	2400      	movs	r4, #0
 800c214:	4625      	mov	r5, r4
 800c216:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c218:	43db      	mvns	r3, r3
 800c21a:	9304      	str	r3, [sp, #16]
 800c21c:	4656      	mov	r6, sl
 800c21e:	2700      	movs	r7, #0
 800c220:	4621      	mov	r1, r4
 800c222:	4658      	mov	r0, fp
 800c224:	f000 fbb4 	bl	800c990 <_Bfree>
 800c228:	2d00      	cmp	r5, #0
 800c22a:	d0dc      	beq.n	800c1e6 <_dtoa_r+0x65e>
 800c22c:	b12f      	cbz	r7, 800c23a <_dtoa_r+0x6b2>
 800c22e:	42af      	cmp	r7, r5
 800c230:	d003      	beq.n	800c23a <_dtoa_r+0x6b2>
 800c232:	4639      	mov	r1, r7
 800c234:	4658      	mov	r0, fp
 800c236:	f000 fbab 	bl	800c990 <_Bfree>
 800c23a:	4629      	mov	r1, r5
 800c23c:	4658      	mov	r0, fp
 800c23e:	f000 fba7 	bl	800c990 <_Bfree>
 800c242:	e7d0      	b.n	800c1e6 <_dtoa_r+0x65e>
 800c244:	9704      	str	r7, [sp, #16]
 800c246:	4633      	mov	r3, r6
 800c248:	461e      	mov	r6, r3
 800c24a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c24e:	2a39      	cmp	r2, #57	@ 0x39
 800c250:	d107      	bne.n	800c262 <_dtoa_r+0x6da>
 800c252:	459a      	cmp	sl, r3
 800c254:	d1f8      	bne.n	800c248 <_dtoa_r+0x6c0>
 800c256:	9a04      	ldr	r2, [sp, #16]
 800c258:	3201      	adds	r2, #1
 800c25a:	9204      	str	r2, [sp, #16]
 800c25c:	2230      	movs	r2, #48	@ 0x30
 800c25e:	f88a 2000 	strb.w	r2, [sl]
 800c262:	781a      	ldrb	r2, [r3, #0]
 800c264:	3201      	adds	r2, #1
 800c266:	701a      	strb	r2, [r3, #0]
 800c268:	e7bd      	b.n	800c1e6 <_dtoa_r+0x65e>
 800c26a:	4b7b      	ldr	r3, [pc, #492]	@ (800c458 <_dtoa_r+0x8d0>)
 800c26c:	2200      	movs	r2, #0
 800c26e:	f7f4 f9c3 	bl	80005f8 <__aeabi_dmul>
 800c272:	2200      	movs	r2, #0
 800c274:	2300      	movs	r3, #0
 800c276:	4604      	mov	r4, r0
 800c278:	460d      	mov	r5, r1
 800c27a:	f7f4 fc25 	bl	8000ac8 <__aeabi_dcmpeq>
 800c27e:	2800      	cmp	r0, #0
 800c280:	f43f aebb 	beq.w	800bffa <_dtoa_r+0x472>
 800c284:	e6f0      	b.n	800c068 <_dtoa_r+0x4e0>
 800c286:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c288:	2a00      	cmp	r2, #0
 800c28a:	f000 80db 	beq.w	800c444 <_dtoa_r+0x8bc>
 800c28e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c290:	2a01      	cmp	r2, #1
 800c292:	f300 80bf 	bgt.w	800c414 <_dtoa_r+0x88c>
 800c296:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c298:	2a00      	cmp	r2, #0
 800c29a:	f000 80b7 	beq.w	800c40c <_dtoa_r+0x884>
 800c29e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c2a2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c2a4:	4646      	mov	r6, r8
 800c2a6:	9a08      	ldr	r2, [sp, #32]
 800c2a8:	2101      	movs	r1, #1
 800c2aa:	441a      	add	r2, r3
 800c2ac:	4658      	mov	r0, fp
 800c2ae:	4498      	add	r8, r3
 800c2b0:	9208      	str	r2, [sp, #32]
 800c2b2:	f000 fc21 	bl	800caf8 <__i2b>
 800c2b6:	4605      	mov	r5, r0
 800c2b8:	b15e      	cbz	r6, 800c2d2 <_dtoa_r+0x74a>
 800c2ba:	9b08      	ldr	r3, [sp, #32]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	dd08      	ble.n	800c2d2 <_dtoa_r+0x74a>
 800c2c0:	42b3      	cmp	r3, r6
 800c2c2:	9a08      	ldr	r2, [sp, #32]
 800c2c4:	bfa8      	it	ge
 800c2c6:	4633      	movge	r3, r6
 800c2c8:	eba8 0803 	sub.w	r8, r8, r3
 800c2cc:	1af6      	subs	r6, r6, r3
 800c2ce:	1ad3      	subs	r3, r2, r3
 800c2d0:	9308      	str	r3, [sp, #32]
 800c2d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2d4:	b1f3      	cbz	r3, 800c314 <_dtoa_r+0x78c>
 800c2d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	f000 80b7 	beq.w	800c44c <_dtoa_r+0x8c4>
 800c2de:	b18c      	cbz	r4, 800c304 <_dtoa_r+0x77c>
 800c2e0:	4629      	mov	r1, r5
 800c2e2:	4622      	mov	r2, r4
 800c2e4:	4658      	mov	r0, fp
 800c2e6:	f000 fcc7 	bl	800cc78 <__pow5mult>
 800c2ea:	464a      	mov	r2, r9
 800c2ec:	4601      	mov	r1, r0
 800c2ee:	4605      	mov	r5, r0
 800c2f0:	4658      	mov	r0, fp
 800c2f2:	f000 fc17 	bl	800cb24 <__multiply>
 800c2f6:	4649      	mov	r1, r9
 800c2f8:	9004      	str	r0, [sp, #16]
 800c2fa:	4658      	mov	r0, fp
 800c2fc:	f000 fb48 	bl	800c990 <_Bfree>
 800c300:	9b04      	ldr	r3, [sp, #16]
 800c302:	4699      	mov	r9, r3
 800c304:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c306:	1b1a      	subs	r2, r3, r4
 800c308:	d004      	beq.n	800c314 <_dtoa_r+0x78c>
 800c30a:	4649      	mov	r1, r9
 800c30c:	4658      	mov	r0, fp
 800c30e:	f000 fcb3 	bl	800cc78 <__pow5mult>
 800c312:	4681      	mov	r9, r0
 800c314:	2101      	movs	r1, #1
 800c316:	4658      	mov	r0, fp
 800c318:	f000 fbee 	bl	800caf8 <__i2b>
 800c31c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c31e:	4604      	mov	r4, r0
 800c320:	2b00      	cmp	r3, #0
 800c322:	f000 81cf 	beq.w	800c6c4 <_dtoa_r+0xb3c>
 800c326:	461a      	mov	r2, r3
 800c328:	4601      	mov	r1, r0
 800c32a:	4658      	mov	r0, fp
 800c32c:	f000 fca4 	bl	800cc78 <__pow5mult>
 800c330:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c332:	2b01      	cmp	r3, #1
 800c334:	4604      	mov	r4, r0
 800c336:	f300 8095 	bgt.w	800c464 <_dtoa_r+0x8dc>
 800c33a:	9b02      	ldr	r3, [sp, #8]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	f040 8087 	bne.w	800c450 <_dtoa_r+0x8c8>
 800c342:	9b03      	ldr	r3, [sp, #12]
 800c344:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c348:	2b00      	cmp	r3, #0
 800c34a:	f040 8089 	bne.w	800c460 <_dtoa_r+0x8d8>
 800c34e:	9b03      	ldr	r3, [sp, #12]
 800c350:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c354:	0d1b      	lsrs	r3, r3, #20
 800c356:	051b      	lsls	r3, r3, #20
 800c358:	b12b      	cbz	r3, 800c366 <_dtoa_r+0x7de>
 800c35a:	9b08      	ldr	r3, [sp, #32]
 800c35c:	3301      	adds	r3, #1
 800c35e:	9308      	str	r3, [sp, #32]
 800c360:	f108 0801 	add.w	r8, r8, #1
 800c364:	2301      	movs	r3, #1
 800c366:	930a      	str	r3, [sp, #40]	@ 0x28
 800c368:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	f000 81b0 	beq.w	800c6d0 <_dtoa_r+0xb48>
 800c370:	6923      	ldr	r3, [r4, #16]
 800c372:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c376:	6918      	ldr	r0, [r3, #16]
 800c378:	f000 fb72 	bl	800ca60 <__hi0bits>
 800c37c:	f1c0 0020 	rsb	r0, r0, #32
 800c380:	9b08      	ldr	r3, [sp, #32]
 800c382:	4418      	add	r0, r3
 800c384:	f010 001f 	ands.w	r0, r0, #31
 800c388:	d077      	beq.n	800c47a <_dtoa_r+0x8f2>
 800c38a:	f1c0 0320 	rsb	r3, r0, #32
 800c38e:	2b04      	cmp	r3, #4
 800c390:	dd6b      	ble.n	800c46a <_dtoa_r+0x8e2>
 800c392:	9b08      	ldr	r3, [sp, #32]
 800c394:	f1c0 001c 	rsb	r0, r0, #28
 800c398:	4403      	add	r3, r0
 800c39a:	4480      	add	r8, r0
 800c39c:	4406      	add	r6, r0
 800c39e:	9308      	str	r3, [sp, #32]
 800c3a0:	f1b8 0f00 	cmp.w	r8, #0
 800c3a4:	dd05      	ble.n	800c3b2 <_dtoa_r+0x82a>
 800c3a6:	4649      	mov	r1, r9
 800c3a8:	4642      	mov	r2, r8
 800c3aa:	4658      	mov	r0, fp
 800c3ac:	f000 fcbe 	bl	800cd2c <__lshift>
 800c3b0:	4681      	mov	r9, r0
 800c3b2:	9b08      	ldr	r3, [sp, #32]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	dd05      	ble.n	800c3c4 <_dtoa_r+0x83c>
 800c3b8:	4621      	mov	r1, r4
 800c3ba:	461a      	mov	r2, r3
 800c3bc:	4658      	mov	r0, fp
 800c3be:	f000 fcb5 	bl	800cd2c <__lshift>
 800c3c2:	4604      	mov	r4, r0
 800c3c4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d059      	beq.n	800c47e <_dtoa_r+0x8f6>
 800c3ca:	4621      	mov	r1, r4
 800c3cc:	4648      	mov	r0, r9
 800c3ce:	f000 fd19 	bl	800ce04 <__mcmp>
 800c3d2:	2800      	cmp	r0, #0
 800c3d4:	da53      	bge.n	800c47e <_dtoa_r+0x8f6>
 800c3d6:	1e7b      	subs	r3, r7, #1
 800c3d8:	9304      	str	r3, [sp, #16]
 800c3da:	4649      	mov	r1, r9
 800c3dc:	2300      	movs	r3, #0
 800c3de:	220a      	movs	r2, #10
 800c3e0:	4658      	mov	r0, fp
 800c3e2:	f000 faf7 	bl	800c9d4 <__multadd>
 800c3e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c3e8:	4681      	mov	r9, r0
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	f000 8172 	beq.w	800c6d4 <_dtoa_r+0xb4c>
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	4629      	mov	r1, r5
 800c3f4:	220a      	movs	r2, #10
 800c3f6:	4658      	mov	r0, fp
 800c3f8:	f000 faec 	bl	800c9d4 <__multadd>
 800c3fc:	9b00      	ldr	r3, [sp, #0]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	4605      	mov	r5, r0
 800c402:	dc67      	bgt.n	800c4d4 <_dtoa_r+0x94c>
 800c404:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c406:	2b02      	cmp	r3, #2
 800c408:	dc41      	bgt.n	800c48e <_dtoa_r+0x906>
 800c40a:	e063      	b.n	800c4d4 <_dtoa_r+0x94c>
 800c40c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c40e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c412:	e746      	b.n	800c2a2 <_dtoa_r+0x71a>
 800c414:	9b07      	ldr	r3, [sp, #28]
 800c416:	1e5c      	subs	r4, r3, #1
 800c418:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c41a:	42a3      	cmp	r3, r4
 800c41c:	bfbf      	itttt	lt
 800c41e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c420:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800c422:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c424:	1ae3      	sublt	r3, r4, r3
 800c426:	bfb4      	ite	lt
 800c428:	18d2      	addlt	r2, r2, r3
 800c42a:	1b1c      	subge	r4, r3, r4
 800c42c:	9b07      	ldr	r3, [sp, #28]
 800c42e:	bfbc      	itt	lt
 800c430:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800c432:	2400      	movlt	r4, #0
 800c434:	2b00      	cmp	r3, #0
 800c436:	bfb5      	itete	lt
 800c438:	eba8 0603 	sublt.w	r6, r8, r3
 800c43c:	9b07      	ldrge	r3, [sp, #28]
 800c43e:	2300      	movlt	r3, #0
 800c440:	4646      	movge	r6, r8
 800c442:	e730      	b.n	800c2a6 <_dtoa_r+0x71e>
 800c444:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c446:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c448:	4646      	mov	r6, r8
 800c44a:	e735      	b.n	800c2b8 <_dtoa_r+0x730>
 800c44c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c44e:	e75c      	b.n	800c30a <_dtoa_r+0x782>
 800c450:	2300      	movs	r3, #0
 800c452:	e788      	b.n	800c366 <_dtoa_r+0x7de>
 800c454:	3fe00000 	.word	0x3fe00000
 800c458:	40240000 	.word	0x40240000
 800c45c:	40140000 	.word	0x40140000
 800c460:	9b02      	ldr	r3, [sp, #8]
 800c462:	e780      	b.n	800c366 <_dtoa_r+0x7de>
 800c464:	2300      	movs	r3, #0
 800c466:	930a      	str	r3, [sp, #40]	@ 0x28
 800c468:	e782      	b.n	800c370 <_dtoa_r+0x7e8>
 800c46a:	d099      	beq.n	800c3a0 <_dtoa_r+0x818>
 800c46c:	9a08      	ldr	r2, [sp, #32]
 800c46e:	331c      	adds	r3, #28
 800c470:	441a      	add	r2, r3
 800c472:	4498      	add	r8, r3
 800c474:	441e      	add	r6, r3
 800c476:	9208      	str	r2, [sp, #32]
 800c478:	e792      	b.n	800c3a0 <_dtoa_r+0x818>
 800c47a:	4603      	mov	r3, r0
 800c47c:	e7f6      	b.n	800c46c <_dtoa_r+0x8e4>
 800c47e:	9b07      	ldr	r3, [sp, #28]
 800c480:	9704      	str	r7, [sp, #16]
 800c482:	2b00      	cmp	r3, #0
 800c484:	dc20      	bgt.n	800c4c8 <_dtoa_r+0x940>
 800c486:	9300      	str	r3, [sp, #0]
 800c488:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c48a:	2b02      	cmp	r3, #2
 800c48c:	dd1e      	ble.n	800c4cc <_dtoa_r+0x944>
 800c48e:	9b00      	ldr	r3, [sp, #0]
 800c490:	2b00      	cmp	r3, #0
 800c492:	f47f aec0 	bne.w	800c216 <_dtoa_r+0x68e>
 800c496:	4621      	mov	r1, r4
 800c498:	2205      	movs	r2, #5
 800c49a:	4658      	mov	r0, fp
 800c49c:	f000 fa9a 	bl	800c9d4 <__multadd>
 800c4a0:	4601      	mov	r1, r0
 800c4a2:	4604      	mov	r4, r0
 800c4a4:	4648      	mov	r0, r9
 800c4a6:	f000 fcad 	bl	800ce04 <__mcmp>
 800c4aa:	2800      	cmp	r0, #0
 800c4ac:	f77f aeb3 	ble.w	800c216 <_dtoa_r+0x68e>
 800c4b0:	4656      	mov	r6, sl
 800c4b2:	2331      	movs	r3, #49	@ 0x31
 800c4b4:	f806 3b01 	strb.w	r3, [r6], #1
 800c4b8:	9b04      	ldr	r3, [sp, #16]
 800c4ba:	3301      	adds	r3, #1
 800c4bc:	9304      	str	r3, [sp, #16]
 800c4be:	e6ae      	b.n	800c21e <_dtoa_r+0x696>
 800c4c0:	9c07      	ldr	r4, [sp, #28]
 800c4c2:	9704      	str	r7, [sp, #16]
 800c4c4:	4625      	mov	r5, r4
 800c4c6:	e7f3      	b.n	800c4b0 <_dtoa_r+0x928>
 800c4c8:	9b07      	ldr	r3, [sp, #28]
 800c4ca:	9300      	str	r3, [sp, #0]
 800c4cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	f000 8104 	beq.w	800c6dc <_dtoa_r+0xb54>
 800c4d4:	2e00      	cmp	r6, #0
 800c4d6:	dd05      	ble.n	800c4e4 <_dtoa_r+0x95c>
 800c4d8:	4629      	mov	r1, r5
 800c4da:	4632      	mov	r2, r6
 800c4dc:	4658      	mov	r0, fp
 800c4de:	f000 fc25 	bl	800cd2c <__lshift>
 800c4e2:	4605      	mov	r5, r0
 800c4e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d05a      	beq.n	800c5a0 <_dtoa_r+0xa18>
 800c4ea:	6869      	ldr	r1, [r5, #4]
 800c4ec:	4658      	mov	r0, fp
 800c4ee:	f000 fa0f 	bl	800c910 <_Balloc>
 800c4f2:	4606      	mov	r6, r0
 800c4f4:	b928      	cbnz	r0, 800c502 <_dtoa_r+0x97a>
 800c4f6:	4b84      	ldr	r3, [pc, #528]	@ (800c708 <_dtoa_r+0xb80>)
 800c4f8:	4602      	mov	r2, r0
 800c4fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c4fe:	f7ff bb5a 	b.w	800bbb6 <_dtoa_r+0x2e>
 800c502:	692a      	ldr	r2, [r5, #16]
 800c504:	3202      	adds	r2, #2
 800c506:	0092      	lsls	r2, r2, #2
 800c508:	f105 010c 	add.w	r1, r5, #12
 800c50c:	300c      	adds	r0, #12
 800c50e:	f7ff faa2 	bl	800ba56 <memcpy>
 800c512:	2201      	movs	r2, #1
 800c514:	4631      	mov	r1, r6
 800c516:	4658      	mov	r0, fp
 800c518:	f000 fc08 	bl	800cd2c <__lshift>
 800c51c:	f10a 0301 	add.w	r3, sl, #1
 800c520:	9307      	str	r3, [sp, #28]
 800c522:	9b00      	ldr	r3, [sp, #0]
 800c524:	4453      	add	r3, sl
 800c526:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c528:	9b02      	ldr	r3, [sp, #8]
 800c52a:	f003 0301 	and.w	r3, r3, #1
 800c52e:	462f      	mov	r7, r5
 800c530:	930a      	str	r3, [sp, #40]	@ 0x28
 800c532:	4605      	mov	r5, r0
 800c534:	9b07      	ldr	r3, [sp, #28]
 800c536:	4621      	mov	r1, r4
 800c538:	3b01      	subs	r3, #1
 800c53a:	4648      	mov	r0, r9
 800c53c:	9300      	str	r3, [sp, #0]
 800c53e:	f7ff fa98 	bl	800ba72 <quorem>
 800c542:	4639      	mov	r1, r7
 800c544:	9002      	str	r0, [sp, #8]
 800c546:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c54a:	4648      	mov	r0, r9
 800c54c:	f000 fc5a 	bl	800ce04 <__mcmp>
 800c550:	462a      	mov	r2, r5
 800c552:	9008      	str	r0, [sp, #32]
 800c554:	4621      	mov	r1, r4
 800c556:	4658      	mov	r0, fp
 800c558:	f000 fc70 	bl	800ce3c <__mdiff>
 800c55c:	68c2      	ldr	r2, [r0, #12]
 800c55e:	4606      	mov	r6, r0
 800c560:	bb02      	cbnz	r2, 800c5a4 <_dtoa_r+0xa1c>
 800c562:	4601      	mov	r1, r0
 800c564:	4648      	mov	r0, r9
 800c566:	f000 fc4d 	bl	800ce04 <__mcmp>
 800c56a:	4602      	mov	r2, r0
 800c56c:	4631      	mov	r1, r6
 800c56e:	4658      	mov	r0, fp
 800c570:	920e      	str	r2, [sp, #56]	@ 0x38
 800c572:	f000 fa0d 	bl	800c990 <_Bfree>
 800c576:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c578:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c57a:	9e07      	ldr	r6, [sp, #28]
 800c57c:	ea43 0102 	orr.w	r1, r3, r2
 800c580:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c582:	4319      	orrs	r1, r3
 800c584:	d110      	bne.n	800c5a8 <_dtoa_r+0xa20>
 800c586:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c58a:	d029      	beq.n	800c5e0 <_dtoa_r+0xa58>
 800c58c:	9b08      	ldr	r3, [sp, #32]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	dd02      	ble.n	800c598 <_dtoa_r+0xa10>
 800c592:	9b02      	ldr	r3, [sp, #8]
 800c594:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800c598:	9b00      	ldr	r3, [sp, #0]
 800c59a:	f883 8000 	strb.w	r8, [r3]
 800c59e:	e63f      	b.n	800c220 <_dtoa_r+0x698>
 800c5a0:	4628      	mov	r0, r5
 800c5a2:	e7bb      	b.n	800c51c <_dtoa_r+0x994>
 800c5a4:	2201      	movs	r2, #1
 800c5a6:	e7e1      	b.n	800c56c <_dtoa_r+0x9e4>
 800c5a8:	9b08      	ldr	r3, [sp, #32]
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	db04      	blt.n	800c5b8 <_dtoa_r+0xa30>
 800c5ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c5b0:	430b      	orrs	r3, r1
 800c5b2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c5b4:	430b      	orrs	r3, r1
 800c5b6:	d120      	bne.n	800c5fa <_dtoa_r+0xa72>
 800c5b8:	2a00      	cmp	r2, #0
 800c5ba:	dded      	ble.n	800c598 <_dtoa_r+0xa10>
 800c5bc:	4649      	mov	r1, r9
 800c5be:	2201      	movs	r2, #1
 800c5c0:	4658      	mov	r0, fp
 800c5c2:	f000 fbb3 	bl	800cd2c <__lshift>
 800c5c6:	4621      	mov	r1, r4
 800c5c8:	4681      	mov	r9, r0
 800c5ca:	f000 fc1b 	bl	800ce04 <__mcmp>
 800c5ce:	2800      	cmp	r0, #0
 800c5d0:	dc03      	bgt.n	800c5da <_dtoa_r+0xa52>
 800c5d2:	d1e1      	bne.n	800c598 <_dtoa_r+0xa10>
 800c5d4:	f018 0f01 	tst.w	r8, #1
 800c5d8:	d0de      	beq.n	800c598 <_dtoa_r+0xa10>
 800c5da:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c5de:	d1d8      	bne.n	800c592 <_dtoa_r+0xa0a>
 800c5e0:	9a00      	ldr	r2, [sp, #0]
 800c5e2:	2339      	movs	r3, #57	@ 0x39
 800c5e4:	7013      	strb	r3, [r2, #0]
 800c5e6:	4633      	mov	r3, r6
 800c5e8:	461e      	mov	r6, r3
 800c5ea:	3b01      	subs	r3, #1
 800c5ec:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c5f0:	2a39      	cmp	r2, #57	@ 0x39
 800c5f2:	d052      	beq.n	800c69a <_dtoa_r+0xb12>
 800c5f4:	3201      	adds	r2, #1
 800c5f6:	701a      	strb	r2, [r3, #0]
 800c5f8:	e612      	b.n	800c220 <_dtoa_r+0x698>
 800c5fa:	2a00      	cmp	r2, #0
 800c5fc:	dd07      	ble.n	800c60e <_dtoa_r+0xa86>
 800c5fe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c602:	d0ed      	beq.n	800c5e0 <_dtoa_r+0xa58>
 800c604:	9a00      	ldr	r2, [sp, #0]
 800c606:	f108 0301 	add.w	r3, r8, #1
 800c60a:	7013      	strb	r3, [r2, #0]
 800c60c:	e608      	b.n	800c220 <_dtoa_r+0x698>
 800c60e:	9b07      	ldr	r3, [sp, #28]
 800c610:	9a07      	ldr	r2, [sp, #28]
 800c612:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c616:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c618:	4293      	cmp	r3, r2
 800c61a:	d028      	beq.n	800c66e <_dtoa_r+0xae6>
 800c61c:	4649      	mov	r1, r9
 800c61e:	2300      	movs	r3, #0
 800c620:	220a      	movs	r2, #10
 800c622:	4658      	mov	r0, fp
 800c624:	f000 f9d6 	bl	800c9d4 <__multadd>
 800c628:	42af      	cmp	r7, r5
 800c62a:	4681      	mov	r9, r0
 800c62c:	f04f 0300 	mov.w	r3, #0
 800c630:	f04f 020a 	mov.w	r2, #10
 800c634:	4639      	mov	r1, r7
 800c636:	4658      	mov	r0, fp
 800c638:	d107      	bne.n	800c64a <_dtoa_r+0xac2>
 800c63a:	f000 f9cb 	bl	800c9d4 <__multadd>
 800c63e:	4607      	mov	r7, r0
 800c640:	4605      	mov	r5, r0
 800c642:	9b07      	ldr	r3, [sp, #28]
 800c644:	3301      	adds	r3, #1
 800c646:	9307      	str	r3, [sp, #28]
 800c648:	e774      	b.n	800c534 <_dtoa_r+0x9ac>
 800c64a:	f000 f9c3 	bl	800c9d4 <__multadd>
 800c64e:	4629      	mov	r1, r5
 800c650:	4607      	mov	r7, r0
 800c652:	2300      	movs	r3, #0
 800c654:	220a      	movs	r2, #10
 800c656:	4658      	mov	r0, fp
 800c658:	f000 f9bc 	bl	800c9d4 <__multadd>
 800c65c:	4605      	mov	r5, r0
 800c65e:	e7f0      	b.n	800c642 <_dtoa_r+0xaba>
 800c660:	9b00      	ldr	r3, [sp, #0]
 800c662:	2b00      	cmp	r3, #0
 800c664:	bfcc      	ite	gt
 800c666:	461e      	movgt	r6, r3
 800c668:	2601      	movle	r6, #1
 800c66a:	4456      	add	r6, sl
 800c66c:	2700      	movs	r7, #0
 800c66e:	4649      	mov	r1, r9
 800c670:	2201      	movs	r2, #1
 800c672:	4658      	mov	r0, fp
 800c674:	f000 fb5a 	bl	800cd2c <__lshift>
 800c678:	4621      	mov	r1, r4
 800c67a:	4681      	mov	r9, r0
 800c67c:	f000 fbc2 	bl	800ce04 <__mcmp>
 800c680:	2800      	cmp	r0, #0
 800c682:	dcb0      	bgt.n	800c5e6 <_dtoa_r+0xa5e>
 800c684:	d102      	bne.n	800c68c <_dtoa_r+0xb04>
 800c686:	f018 0f01 	tst.w	r8, #1
 800c68a:	d1ac      	bne.n	800c5e6 <_dtoa_r+0xa5e>
 800c68c:	4633      	mov	r3, r6
 800c68e:	461e      	mov	r6, r3
 800c690:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c694:	2a30      	cmp	r2, #48	@ 0x30
 800c696:	d0fa      	beq.n	800c68e <_dtoa_r+0xb06>
 800c698:	e5c2      	b.n	800c220 <_dtoa_r+0x698>
 800c69a:	459a      	cmp	sl, r3
 800c69c:	d1a4      	bne.n	800c5e8 <_dtoa_r+0xa60>
 800c69e:	9b04      	ldr	r3, [sp, #16]
 800c6a0:	3301      	adds	r3, #1
 800c6a2:	9304      	str	r3, [sp, #16]
 800c6a4:	2331      	movs	r3, #49	@ 0x31
 800c6a6:	f88a 3000 	strb.w	r3, [sl]
 800c6aa:	e5b9      	b.n	800c220 <_dtoa_r+0x698>
 800c6ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c6ae:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c70c <_dtoa_r+0xb84>
 800c6b2:	b11b      	cbz	r3, 800c6bc <_dtoa_r+0xb34>
 800c6b4:	f10a 0308 	add.w	r3, sl, #8
 800c6b8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c6ba:	6013      	str	r3, [r2, #0]
 800c6bc:	4650      	mov	r0, sl
 800c6be:	b019      	add	sp, #100	@ 0x64
 800c6c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6c6:	2b01      	cmp	r3, #1
 800c6c8:	f77f ae37 	ble.w	800c33a <_dtoa_r+0x7b2>
 800c6cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6ce:	930a      	str	r3, [sp, #40]	@ 0x28
 800c6d0:	2001      	movs	r0, #1
 800c6d2:	e655      	b.n	800c380 <_dtoa_r+0x7f8>
 800c6d4:	9b00      	ldr	r3, [sp, #0]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	f77f aed6 	ble.w	800c488 <_dtoa_r+0x900>
 800c6dc:	4656      	mov	r6, sl
 800c6de:	4621      	mov	r1, r4
 800c6e0:	4648      	mov	r0, r9
 800c6e2:	f7ff f9c6 	bl	800ba72 <quorem>
 800c6e6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c6ea:	f806 8b01 	strb.w	r8, [r6], #1
 800c6ee:	9b00      	ldr	r3, [sp, #0]
 800c6f0:	eba6 020a 	sub.w	r2, r6, sl
 800c6f4:	4293      	cmp	r3, r2
 800c6f6:	ddb3      	ble.n	800c660 <_dtoa_r+0xad8>
 800c6f8:	4649      	mov	r1, r9
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	220a      	movs	r2, #10
 800c6fe:	4658      	mov	r0, fp
 800c700:	f000 f968 	bl	800c9d4 <__multadd>
 800c704:	4681      	mov	r9, r0
 800c706:	e7ea      	b.n	800c6de <_dtoa_r+0xb56>
 800c708:	0800e084 	.word	0x0800e084
 800c70c:	0800e008 	.word	0x0800e008

0800c710 <_free_r>:
 800c710:	b538      	push	{r3, r4, r5, lr}
 800c712:	4605      	mov	r5, r0
 800c714:	2900      	cmp	r1, #0
 800c716:	d041      	beq.n	800c79c <_free_r+0x8c>
 800c718:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c71c:	1f0c      	subs	r4, r1, #4
 800c71e:	2b00      	cmp	r3, #0
 800c720:	bfb8      	it	lt
 800c722:	18e4      	addlt	r4, r4, r3
 800c724:	f000 f8e8 	bl	800c8f8 <__malloc_lock>
 800c728:	4a1d      	ldr	r2, [pc, #116]	@ (800c7a0 <_free_r+0x90>)
 800c72a:	6813      	ldr	r3, [r2, #0]
 800c72c:	b933      	cbnz	r3, 800c73c <_free_r+0x2c>
 800c72e:	6063      	str	r3, [r4, #4]
 800c730:	6014      	str	r4, [r2, #0]
 800c732:	4628      	mov	r0, r5
 800c734:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c738:	f000 b8e4 	b.w	800c904 <__malloc_unlock>
 800c73c:	42a3      	cmp	r3, r4
 800c73e:	d908      	bls.n	800c752 <_free_r+0x42>
 800c740:	6820      	ldr	r0, [r4, #0]
 800c742:	1821      	adds	r1, r4, r0
 800c744:	428b      	cmp	r3, r1
 800c746:	bf01      	itttt	eq
 800c748:	6819      	ldreq	r1, [r3, #0]
 800c74a:	685b      	ldreq	r3, [r3, #4]
 800c74c:	1809      	addeq	r1, r1, r0
 800c74e:	6021      	streq	r1, [r4, #0]
 800c750:	e7ed      	b.n	800c72e <_free_r+0x1e>
 800c752:	461a      	mov	r2, r3
 800c754:	685b      	ldr	r3, [r3, #4]
 800c756:	b10b      	cbz	r3, 800c75c <_free_r+0x4c>
 800c758:	42a3      	cmp	r3, r4
 800c75a:	d9fa      	bls.n	800c752 <_free_r+0x42>
 800c75c:	6811      	ldr	r1, [r2, #0]
 800c75e:	1850      	adds	r0, r2, r1
 800c760:	42a0      	cmp	r0, r4
 800c762:	d10b      	bne.n	800c77c <_free_r+0x6c>
 800c764:	6820      	ldr	r0, [r4, #0]
 800c766:	4401      	add	r1, r0
 800c768:	1850      	adds	r0, r2, r1
 800c76a:	4283      	cmp	r3, r0
 800c76c:	6011      	str	r1, [r2, #0]
 800c76e:	d1e0      	bne.n	800c732 <_free_r+0x22>
 800c770:	6818      	ldr	r0, [r3, #0]
 800c772:	685b      	ldr	r3, [r3, #4]
 800c774:	6053      	str	r3, [r2, #4]
 800c776:	4408      	add	r0, r1
 800c778:	6010      	str	r0, [r2, #0]
 800c77a:	e7da      	b.n	800c732 <_free_r+0x22>
 800c77c:	d902      	bls.n	800c784 <_free_r+0x74>
 800c77e:	230c      	movs	r3, #12
 800c780:	602b      	str	r3, [r5, #0]
 800c782:	e7d6      	b.n	800c732 <_free_r+0x22>
 800c784:	6820      	ldr	r0, [r4, #0]
 800c786:	1821      	adds	r1, r4, r0
 800c788:	428b      	cmp	r3, r1
 800c78a:	bf04      	itt	eq
 800c78c:	6819      	ldreq	r1, [r3, #0]
 800c78e:	685b      	ldreq	r3, [r3, #4]
 800c790:	6063      	str	r3, [r4, #4]
 800c792:	bf04      	itt	eq
 800c794:	1809      	addeq	r1, r1, r0
 800c796:	6021      	streq	r1, [r4, #0]
 800c798:	6054      	str	r4, [r2, #4]
 800c79a:	e7ca      	b.n	800c732 <_free_r+0x22>
 800c79c:	bd38      	pop	{r3, r4, r5, pc}
 800c79e:	bf00      	nop
 800c7a0:	2000727c 	.word	0x2000727c

0800c7a4 <malloc>:
 800c7a4:	4b02      	ldr	r3, [pc, #8]	@ (800c7b0 <malloc+0xc>)
 800c7a6:	4601      	mov	r1, r0
 800c7a8:	6818      	ldr	r0, [r3, #0]
 800c7aa:	f000 b825 	b.w	800c7f8 <_malloc_r>
 800c7ae:	bf00      	nop
 800c7b0:	20000020 	.word	0x20000020

0800c7b4 <sbrk_aligned>:
 800c7b4:	b570      	push	{r4, r5, r6, lr}
 800c7b6:	4e0f      	ldr	r6, [pc, #60]	@ (800c7f4 <sbrk_aligned+0x40>)
 800c7b8:	460c      	mov	r4, r1
 800c7ba:	6831      	ldr	r1, [r6, #0]
 800c7bc:	4605      	mov	r5, r0
 800c7be:	b911      	cbnz	r1, 800c7c6 <sbrk_aligned+0x12>
 800c7c0:	f000 fe46 	bl	800d450 <_sbrk_r>
 800c7c4:	6030      	str	r0, [r6, #0]
 800c7c6:	4621      	mov	r1, r4
 800c7c8:	4628      	mov	r0, r5
 800c7ca:	f000 fe41 	bl	800d450 <_sbrk_r>
 800c7ce:	1c43      	adds	r3, r0, #1
 800c7d0:	d103      	bne.n	800c7da <sbrk_aligned+0x26>
 800c7d2:	f04f 34ff 	mov.w	r4, #4294967295
 800c7d6:	4620      	mov	r0, r4
 800c7d8:	bd70      	pop	{r4, r5, r6, pc}
 800c7da:	1cc4      	adds	r4, r0, #3
 800c7dc:	f024 0403 	bic.w	r4, r4, #3
 800c7e0:	42a0      	cmp	r0, r4
 800c7e2:	d0f8      	beq.n	800c7d6 <sbrk_aligned+0x22>
 800c7e4:	1a21      	subs	r1, r4, r0
 800c7e6:	4628      	mov	r0, r5
 800c7e8:	f000 fe32 	bl	800d450 <_sbrk_r>
 800c7ec:	3001      	adds	r0, #1
 800c7ee:	d1f2      	bne.n	800c7d6 <sbrk_aligned+0x22>
 800c7f0:	e7ef      	b.n	800c7d2 <sbrk_aligned+0x1e>
 800c7f2:	bf00      	nop
 800c7f4:	20007278 	.word	0x20007278

0800c7f8 <_malloc_r>:
 800c7f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c7fc:	1ccd      	adds	r5, r1, #3
 800c7fe:	f025 0503 	bic.w	r5, r5, #3
 800c802:	3508      	adds	r5, #8
 800c804:	2d0c      	cmp	r5, #12
 800c806:	bf38      	it	cc
 800c808:	250c      	movcc	r5, #12
 800c80a:	2d00      	cmp	r5, #0
 800c80c:	4606      	mov	r6, r0
 800c80e:	db01      	blt.n	800c814 <_malloc_r+0x1c>
 800c810:	42a9      	cmp	r1, r5
 800c812:	d904      	bls.n	800c81e <_malloc_r+0x26>
 800c814:	230c      	movs	r3, #12
 800c816:	6033      	str	r3, [r6, #0]
 800c818:	2000      	movs	r0, #0
 800c81a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c81e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c8f4 <_malloc_r+0xfc>
 800c822:	f000 f869 	bl	800c8f8 <__malloc_lock>
 800c826:	f8d8 3000 	ldr.w	r3, [r8]
 800c82a:	461c      	mov	r4, r3
 800c82c:	bb44      	cbnz	r4, 800c880 <_malloc_r+0x88>
 800c82e:	4629      	mov	r1, r5
 800c830:	4630      	mov	r0, r6
 800c832:	f7ff ffbf 	bl	800c7b4 <sbrk_aligned>
 800c836:	1c43      	adds	r3, r0, #1
 800c838:	4604      	mov	r4, r0
 800c83a:	d158      	bne.n	800c8ee <_malloc_r+0xf6>
 800c83c:	f8d8 4000 	ldr.w	r4, [r8]
 800c840:	4627      	mov	r7, r4
 800c842:	2f00      	cmp	r7, #0
 800c844:	d143      	bne.n	800c8ce <_malloc_r+0xd6>
 800c846:	2c00      	cmp	r4, #0
 800c848:	d04b      	beq.n	800c8e2 <_malloc_r+0xea>
 800c84a:	6823      	ldr	r3, [r4, #0]
 800c84c:	4639      	mov	r1, r7
 800c84e:	4630      	mov	r0, r6
 800c850:	eb04 0903 	add.w	r9, r4, r3
 800c854:	f000 fdfc 	bl	800d450 <_sbrk_r>
 800c858:	4581      	cmp	r9, r0
 800c85a:	d142      	bne.n	800c8e2 <_malloc_r+0xea>
 800c85c:	6821      	ldr	r1, [r4, #0]
 800c85e:	1a6d      	subs	r5, r5, r1
 800c860:	4629      	mov	r1, r5
 800c862:	4630      	mov	r0, r6
 800c864:	f7ff ffa6 	bl	800c7b4 <sbrk_aligned>
 800c868:	3001      	adds	r0, #1
 800c86a:	d03a      	beq.n	800c8e2 <_malloc_r+0xea>
 800c86c:	6823      	ldr	r3, [r4, #0]
 800c86e:	442b      	add	r3, r5
 800c870:	6023      	str	r3, [r4, #0]
 800c872:	f8d8 3000 	ldr.w	r3, [r8]
 800c876:	685a      	ldr	r2, [r3, #4]
 800c878:	bb62      	cbnz	r2, 800c8d4 <_malloc_r+0xdc>
 800c87a:	f8c8 7000 	str.w	r7, [r8]
 800c87e:	e00f      	b.n	800c8a0 <_malloc_r+0xa8>
 800c880:	6822      	ldr	r2, [r4, #0]
 800c882:	1b52      	subs	r2, r2, r5
 800c884:	d420      	bmi.n	800c8c8 <_malloc_r+0xd0>
 800c886:	2a0b      	cmp	r2, #11
 800c888:	d917      	bls.n	800c8ba <_malloc_r+0xc2>
 800c88a:	1961      	adds	r1, r4, r5
 800c88c:	42a3      	cmp	r3, r4
 800c88e:	6025      	str	r5, [r4, #0]
 800c890:	bf18      	it	ne
 800c892:	6059      	strne	r1, [r3, #4]
 800c894:	6863      	ldr	r3, [r4, #4]
 800c896:	bf08      	it	eq
 800c898:	f8c8 1000 	streq.w	r1, [r8]
 800c89c:	5162      	str	r2, [r4, r5]
 800c89e:	604b      	str	r3, [r1, #4]
 800c8a0:	4630      	mov	r0, r6
 800c8a2:	f000 f82f 	bl	800c904 <__malloc_unlock>
 800c8a6:	f104 000b 	add.w	r0, r4, #11
 800c8aa:	1d23      	adds	r3, r4, #4
 800c8ac:	f020 0007 	bic.w	r0, r0, #7
 800c8b0:	1ac2      	subs	r2, r0, r3
 800c8b2:	bf1c      	itt	ne
 800c8b4:	1a1b      	subne	r3, r3, r0
 800c8b6:	50a3      	strne	r3, [r4, r2]
 800c8b8:	e7af      	b.n	800c81a <_malloc_r+0x22>
 800c8ba:	6862      	ldr	r2, [r4, #4]
 800c8bc:	42a3      	cmp	r3, r4
 800c8be:	bf0c      	ite	eq
 800c8c0:	f8c8 2000 	streq.w	r2, [r8]
 800c8c4:	605a      	strne	r2, [r3, #4]
 800c8c6:	e7eb      	b.n	800c8a0 <_malloc_r+0xa8>
 800c8c8:	4623      	mov	r3, r4
 800c8ca:	6864      	ldr	r4, [r4, #4]
 800c8cc:	e7ae      	b.n	800c82c <_malloc_r+0x34>
 800c8ce:	463c      	mov	r4, r7
 800c8d0:	687f      	ldr	r7, [r7, #4]
 800c8d2:	e7b6      	b.n	800c842 <_malloc_r+0x4a>
 800c8d4:	461a      	mov	r2, r3
 800c8d6:	685b      	ldr	r3, [r3, #4]
 800c8d8:	42a3      	cmp	r3, r4
 800c8da:	d1fb      	bne.n	800c8d4 <_malloc_r+0xdc>
 800c8dc:	2300      	movs	r3, #0
 800c8de:	6053      	str	r3, [r2, #4]
 800c8e0:	e7de      	b.n	800c8a0 <_malloc_r+0xa8>
 800c8e2:	230c      	movs	r3, #12
 800c8e4:	6033      	str	r3, [r6, #0]
 800c8e6:	4630      	mov	r0, r6
 800c8e8:	f000 f80c 	bl	800c904 <__malloc_unlock>
 800c8ec:	e794      	b.n	800c818 <_malloc_r+0x20>
 800c8ee:	6005      	str	r5, [r0, #0]
 800c8f0:	e7d6      	b.n	800c8a0 <_malloc_r+0xa8>
 800c8f2:	bf00      	nop
 800c8f4:	2000727c 	.word	0x2000727c

0800c8f8 <__malloc_lock>:
 800c8f8:	4801      	ldr	r0, [pc, #4]	@ (800c900 <__malloc_lock+0x8>)
 800c8fa:	f7ff b8aa 	b.w	800ba52 <__retarget_lock_acquire_recursive>
 800c8fe:	bf00      	nop
 800c900:	20007274 	.word	0x20007274

0800c904 <__malloc_unlock>:
 800c904:	4801      	ldr	r0, [pc, #4]	@ (800c90c <__malloc_unlock+0x8>)
 800c906:	f7ff b8a5 	b.w	800ba54 <__retarget_lock_release_recursive>
 800c90a:	bf00      	nop
 800c90c:	20007274 	.word	0x20007274

0800c910 <_Balloc>:
 800c910:	b570      	push	{r4, r5, r6, lr}
 800c912:	69c6      	ldr	r6, [r0, #28]
 800c914:	4604      	mov	r4, r0
 800c916:	460d      	mov	r5, r1
 800c918:	b976      	cbnz	r6, 800c938 <_Balloc+0x28>
 800c91a:	2010      	movs	r0, #16
 800c91c:	f7ff ff42 	bl	800c7a4 <malloc>
 800c920:	4602      	mov	r2, r0
 800c922:	61e0      	str	r0, [r4, #28]
 800c924:	b920      	cbnz	r0, 800c930 <_Balloc+0x20>
 800c926:	4b18      	ldr	r3, [pc, #96]	@ (800c988 <_Balloc+0x78>)
 800c928:	4818      	ldr	r0, [pc, #96]	@ (800c98c <_Balloc+0x7c>)
 800c92a:	216b      	movs	r1, #107	@ 0x6b
 800c92c:	f000 fda0 	bl	800d470 <__assert_func>
 800c930:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c934:	6006      	str	r6, [r0, #0]
 800c936:	60c6      	str	r6, [r0, #12]
 800c938:	69e6      	ldr	r6, [r4, #28]
 800c93a:	68f3      	ldr	r3, [r6, #12]
 800c93c:	b183      	cbz	r3, 800c960 <_Balloc+0x50>
 800c93e:	69e3      	ldr	r3, [r4, #28]
 800c940:	68db      	ldr	r3, [r3, #12]
 800c942:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c946:	b9b8      	cbnz	r0, 800c978 <_Balloc+0x68>
 800c948:	2101      	movs	r1, #1
 800c94a:	fa01 f605 	lsl.w	r6, r1, r5
 800c94e:	1d72      	adds	r2, r6, #5
 800c950:	0092      	lsls	r2, r2, #2
 800c952:	4620      	mov	r0, r4
 800c954:	f000 fdaa 	bl	800d4ac <_calloc_r>
 800c958:	b160      	cbz	r0, 800c974 <_Balloc+0x64>
 800c95a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c95e:	e00e      	b.n	800c97e <_Balloc+0x6e>
 800c960:	2221      	movs	r2, #33	@ 0x21
 800c962:	2104      	movs	r1, #4
 800c964:	4620      	mov	r0, r4
 800c966:	f000 fda1 	bl	800d4ac <_calloc_r>
 800c96a:	69e3      	ldr	r3, [r4, #28]
 800c96c:	60f0      	str	r0, [r6, #12]
 800c96e:	68db      	ldr	r3, [r3, #12]
 800c970:	2b00      	cmp	r3, #0
 800c972:	d1e4      	bne.n	800c93e <_Balloc+0x2e>
 800c974:	2000      	movs	r0, #0
 800c976:	bd70      	pop	{r4, r5, r6, pc}
 800c978:	6802      	ldr	r2, [r0, #0]
 800c97a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c97e:	2300      	movs	r3, #0
 800c980:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c984:	e7f7      	b.n	800c976 <_Balloc+0x66>
 800c986:	bf00      	nop
 800c988:	0800e015 	.word	0x0800e015
 800c98c:	0800e095 	.word	0x0800e095

0800c990 <_Bfree>:
 800c990:	b570      	push	{r4, r5, r6, lr}
 800c992:	69c6      	ldr	r6, [r0, #28]
 800c994:	4605      	mov	r5, r0
 800c996:	460c      	mov	r4, r1
 800c998:	b976      	cbnz	r6, 800c9b8 <_Bfree+0x28>
 800c99a:	2010      	movs	r0, #16
 800c99c:	f7ff ff02 	bl	800c7a4 <malloc>
 800c9a0:	4602      	mov	r2, r0
 800c9a2:	61e8      	str	r0, [r5, #28]
 800c9a4:	b920      	cbnz	r0, 800c9b0 <_Bfree+0x20>
 800c9a6:	4b09      	ldr	r3, [pc, #36]	@ (800c9cc <_Bfree+0x3c>)
 800c9a8:	4809      	ldr	r0, [pc, #36]	@ (800c9d0 <_Bfree+0x40>)
 800c9aa:	218f      	movs	r1, #143	@ 0x8f
 800c9ac:	f000 fd60 	bl	800d470 <__assert_func>
 800c9b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c9b4:	6006      	str	r6, [r0, #0]
 800c9b6:	60c6      	str	r6, [r0, #12]
 800c9b8:	b13c      	cbz	r4, 800c9ca <_Bfree+0x3a>
 800c9ba:	69eb      	ldr	r3, [r5, #28]
 800c9bc:	6862      	ldr	r2, [r4, #4]
 800c9be:	68db      	ldr	r3, [r3, #12]
 800c9c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c9c4:	6021      	str	r1, [r4, #0]
 800c9c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c9ca:	bd70      	pop	{r4, r5, r6, pc}
 800c9cc:	0800e015 	.word	0x0800e015
 800c9d0:	0800e095 	.word	0x0800e095

0800c9d4 <__multadd>:
 800c9d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9d8:	690d      	ldr	r5, [r1, #16]
 800c9da:	4607      	mov	r7, r0
 800c9dc:	460c      	mov	r4, r1
 800c9de:	461e      	mov	r6, r3
 800c9e0:	f101 0c14 	add.w	ip, r1, #20
 800c9e4:	2000      	movs	r0, #0
 800c9e6:	f8dc 3000 	ldr.w	r3, [ip]
 800c9ea:	b299      	uxth	r1, r3
 800c9ec:	fb02 6101 	mla	r1, r2, r1, r6
 800c9f0:	0c1e      	lsrs	r6, r3, #16
 800c9f2:	0c0b      	lsrs	r3, r1, #16
 800c9f4:	fb02 3306 	mla	r3, r2, r6, r3
 800c9f8:	b289      	uxth	r1, r1
 800c9fa:	3001      	adds	r0, #1
 800c9fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ca00:	4285      	cmp	r5, r0
 800ca02:	f84c 1b04 	str.w	r1, [ip], #4
 800ca06:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ca0a:	dcec      	bgt.n	800c9e6 <__multadd+0x12>
 800ca0c:	b30e      	cbz	r6, 800ca52 <__multadd+0x7e>
 800ca0e:	68a3      	ldr	r3, [r4, #8]
 800ca10:	42ab      	cmp	r3, r5
 800ca12:	dc19      	bgt.n	800ca48 <__multadd+0x74>
 800ca14:	6861      	ldr	r1, [r4, #4]
 800ca16:	4638      	mov	r0, r7
 800ca18:	3101      	adds	r1, #1
 800ca1a:	f7ff ff79 	bl	800c910 <_Balloc>
 800ca1e:	4680      	mov	r8, r0
 800ca20:	b928      	cbnz	r0, 800ca2e <__multadd+0x5a>
 800ca22:	4602      	mov	r2, r0
 800ca24:	4b0c      	ldr	r3, [pc, #48]	@ (800ca58 <__multadd+0x84>)
 800ca26:	480d      	ldr	r0, [pc, #52]	@ (800ca5c <__multadd+0x88>)
 800ca28:	21ba      	movs	r1, #186	@ 0xba
 800ca2a:	f000 fd21 	bl	800d470 <__assert_func>
 800ca2e:	6922      	ldr	r2, [r4, #16]
 800ca30:	3202      	adds	r2, #2
 800ca32:	f104 010c 	add.w	r1, r4, #12
 800ca36:	0092      	lsls	r2, r2, #2
 800ca38:	300c      	adds	r0, #12
 800ca3a:	f7ff f80c 	bl	800ba56 <memcpy>
 800ca3e:	4621      	mov	r1, r4
 800ca40:	4638      	mov	r0, r7
 800ca42:	f7ff ffa5 	bl	800c990 <_Bfree>
 800ca46:	4644      	mov	r4, r8
 800ca48:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ca4c:	3501      	adds	r5, #1
 800ca4e:	615e      	str	r6, [r3, #20]
 800ca50:	6125      	str	r5, [r4, #16]
 800ca52:	4620      	mov	r0, r4
 800ca54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca58:	0800e084 	.word	0x0800e084
 800ca5c:	0800e095 	.word	0x0800e095

0800ca60 <__hi0bits>:
 800ca60:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ca64:	4603      	mov	r3, r0
 800ca66:	bf36      	itet	cc
 800ca68:	0403      	lslcc	r3, r0, #16
 800ca6a:	2000      	movcs	r0, #0
 800ca6c:	2010      	movcc	r0, #16
 800ca6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ca72:	bf3c      	itt	cc
 800ca74:	021b      	lslcc	r3, r3, #8
 800ca76:	3008      	addcc	r0, #8
 800ca78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ca7c:	bf3c      	itt	cc
 800ca7e:	011b      	lslcc	r3, r3, #4
 800ca80:	3004      	addcc	r0, #4
 800ca82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca86:	bf3c      	itt	cc
 800ca88:	009b      	lslcc	r3, r3, #2
 800ca8a:	3002      	addcc	r0, #2
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	db05      	blt.n	800ca9c <__hi0bits+0x3c>
 800ca90:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ca94:	f100 0001 	add.w	r0, r0, #1
 800ca98:	bf08      	it	eq
 800ca9a:	2020      	moveq	r0, #32
 800ca9c:	4770      	bx	lr

0800ca9e <__lo0bits>:
 800ca9e:	6803      	ldr	r3, [r0, #0]
 800caa0:	4602      	mov	r2, r0
 800caa2:	f013 0007 	ands.w	r0, r3, #7
 800caa6:	d00b      	beq.n	800cac0 <__lo0bits+0x22>
 800caa8:	07d9      	lsls	r1, r3, #31
 800caaa:	d421      	bmi.n	800caf0 <__lo0bits+0x52>
 800caac:	0798      	lsls	r0, r3, #30
 800caae:	bf49      	itett	mi
 800cab0:	085b      	lsrmi	r3, r3, #1
 800cab2:	089b      	lsrpl	r3, r3, #2
 800cab4:	2001      	movmi	r0, #1
 800cab6:	6013      	strmi	r3, [r2, #0]
 800cab8:	bf5c      	itt	pl
 800caba:	6013      	strpl	r3, [r2, #0]
 800cabc:	2002      	movpl	r0, #2
 800cabe:	4770      	bx	lr
 800cac0:	b299      	uxth	r1, r3
 800cac2:	b909      	cbnz	r1, 800cac8 <__lo0bits+0x2a>
 800cac4:	0c1b      	lsrs	r3, r3, #16
 800cac6:	2010      	movs	r0, #16
 800cac8:	b2d9      	uxtb	r1, r3
 800caca:	b909      	cbnz	r1, 800cad0 <__lo0bits+0x32>
 800cacc:	3008      	adds	r0, #8
 800cace:	0a1b      	lsrs	r3, r3, #8
 800cad0:	0719      	lsls	r1, r3, #28
 800cad2:	bf04      	itt	eq
 800cad4:	091b      	lsreq	r3, r3, #4
 800cad6:	3004      	addeq	r0, #4
 800cad8:	0799      	lsls	r1, r3, #30
 800cada:	bf04      	itt	eq
 800cadc:	089b      	lsreq	r3, r3, #2
 800cade:	3002      	addeq	r0, #2
 800cae0:	07d9      	lsls	r1, r3, #31
 800cae2:	d403      	bmi.n	800caec <__lo0bits+0x4e>
 800cae4:	085b      	lsrs	r3, r3, #1
 800cae6:	f100 0001 	add.w	r0, r0, #1
 800caea:	d003      	beq.n	800caf4 <__lo0bits+0x56>
 800caec:	6013      	str	r3, [r2, #0]
 800caee:	4770      	bx	lr
 800caf0:	2000      	movs	r0, #0
 800caf2:	4770      	bx	lr
 800caf4:	2020      	movs	r0, #32
 800caf6:	4770      	bx	lr

0800caf8 <__i2b>:
 800caf8:	b510      	push	{r4, lr}
 800cafa:	460c      	mov	r4, r1
 800cafc:	2101      	movs	r1, #1
 800cafe:	f7ff ff07 	bl	800c910 <_Balloc>
 800cb02:	4602      	mov	r2, r0
 800cb04:	b928      	cbnz	r0, 800cb12 <__i2b+0x1a>
 800cb06:	4b05      	ldr	r3, [pc, #20]	@ (800cb1c <__i2b+0x24>)
 800cb08:	4805      	ldr	r0, [pc, #20]	@ (800cb20 <__i2b+0x28>)
 800cb0a:	f240 1145 	movw	r1, #325	@ 0x145
 800cb0e:	f000 fcaf 	bl	800d470 <__assert_func>
 800cb12:	2301      	movs	r3, #1
 800cb14:	6144      	str	r4, [r0, #20]
 800cb16:	6103      	str	r3, [r0, #16]
 800cb18:	bd10      	pop	{r4, pc}
 800cb1a:	bf00      	nop
 800cb1c:	0800e084 	.word	0x0800e084
 800cb20:	0800e095 	.word	0x0800e095

0800cb24 <__multiply>:
 800cb24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb28:	4614      	mov	r4, r2
 800cb2a:	690a      	ldr	r2, [r1, #16]
 800cb2c:	6923      	ldr	r3, [r4, #16]
 800cb2e:	429a      	cmp	r2, r3
 800cb30:	bfa8      	it	ge
 800cb32:	4623      	movge	r3, r4
 800cb34:	460f      	mov	r7, r1
 800cb36:	bfa4      	itt	ge
 800cb38:	460c      	movge	r4, r1
 800cb3a:	461f      	movge	r7, r3
 800cb3c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800cb40:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800cb44:	68a3      	ldr	r3, [r4, #8]
 800cb46:	6861      	ldr	r1, [r4, #4]
 800cb48:	eb0a 0609 	add.w	r6, sl, r9
 800cb4c:	42b3      	cmp	r3, r6
 800cb4e:	b085      	sub	sp, #20
 800cb50:	bfb8      	it	lt
 800cb52:	3101      	addlt	r1, #1
 800cb54:	f7ff fedc 	bl	800c910 <_Balloc>
 800cb58:	b930      	cbnz	r0, 800cb68 <__multiply+0x44>
 800cb5a:	4602      	mov	r2, r0
 800cb5c:	4b44      	ldr	r3, [pc, #272]	@ (800cc70 <__multiply+0x14c>)
 800cb5e:	4845      	ldr	r0, [pc, #276]	@ (800cc74 <__multiply+0x150>)
 800cb60:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cb64:	f000 fc84 	bl	800d470 <__assert_func>
 800cb68:	f100 0514 	add.w	r5, r0, #20
 800cb6c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cb70:	462b      	mov	r3, r5
 800cb72:	2200      	movs	r2, #0
 800cb74:	4543      	cmp	r3, r8
 800cb76:	d321      	bcc.n	800cbbc <__multiply+0x98>
 800cb78:	f107 0114 	add.w	r1, r7, #20
 800cb7c:	f104 0214 	add.w	r2, r4, #20
 800cb80:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800cb84:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800cb88:	9302      	str	r3, [sp, #8]
 800cb8a:	1b13      	subs	r3, r2, r4
 800cb8c:	3b15      	subs	r3, #21
 800cb8e:	f023 0303 	bic.w	r3, r3, #3
 800cb92:	3304      	adds	r3, #4
 800cb94:	f104 0715 	add.w	r7, r4, #21
 800cb98:	42ba      	cmp	r2, r7
 800cb9a:	bf38      	it	cc
 800cb9c:	2304      	movcc	r3, #4
 800cb9e:	9301      	str	r3, [sp, #4]
 800cba0:	9b02      	ldr	r3, [sp, #8]
 800cba2:	9103      	str	r1, [sp, #12]
 800cba4:	428b      	cmp	r3, r1
 800cba6:	d80c      	bhi.n	800cbc2 <__multiply+0x9e>
 800cba8:	2e00      	cmp	r6, #0
 800cbaa:	dd03      	ble.n	800cbb4 <__multiply+0x90>
 800cbac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d05b      	beq.n	800cc6c <__multiply+0x148>
 800cbb4:	6106      	str	r6, [r0, #16]
 800cbb6:	b005      	add	sp, #20
 800cbb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbbc:	f843 2b04 	str.w	r2, [r3], #4
 800cbc0:	e7d8      	b.n	800cb74 <__multiply+0x50>
 800cbc2:	f8b1 a000 	ldrh.w	sl, [r1]
 800cbc6:	f1ba 0f00 	cmp.w	sl, #0
 800cbca:	d024      	beq.n	800cc16 <__multiply+0xf2>
 800cbcc:	f104 0e14 	add.w	lr, r4, #20
 800cbd0:	46a9      	mov	r9, r5
 800cbd2:	f04f 0c00 	mov.w	ip, #0
 800cbd6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cbda:	f8d9 3000 	ldr.w	r3, [r9]
 800cbde:	fa1f fb87 	uxth.w	fp, r7
 800cbe2:	b29b      	uxth	r3, r3
 800cbe4:	fb0a 330b 	mla	r3, sl, fp, r3
 800cbe8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800cbec:	f8d9 7000 	ldr.w	r7, [r9]
 800cbf0:	4463      	add	r3, ip
 800cbf2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cbf6:	fb0a c70b 	mla	r7, sl, fp, ip
 800cbfa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800cbfe:	b29b      	uxth	r3, r3
 800cc00:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cc04:	4572      	cmp	r2, lr
 800cc06:	f849 3b04 	str.w	r3, [r9], #4
 800cc0a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cc0e:	d8e2      	bhi.n	800cbd6 <__multiply+0xb2>
 800cc10:	9b01      	ldr	r3, [sp, #4]
 800cc12:	f845 c003 	str.w	ip, [r5, r3]
 800cc16:	9b03      	ldr	r3, [sp, #12]
 800cc18:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cc1c:	3104      	adds	r1, #4
 800cc1e:	f1b9 0f00 	cmp.w	r9, #0
 800cc22:	d021      	beq.n	800cc68 <__multiply+0x144>
 800cc24:	682b      	ldr	r3, [r5, #0]
 800cc26:	f104 0c14 	add.w	ip, r4, #20
 800cc2a:	46ae      	mov	lr, r5
 800cc2c:	f04f 0a00 	mov.w	sl, #0
 800cc30:	f8bc b000 	ldrh.w	fp, [ip]
 800cc34:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800cc38:	fb09 770b 	mla	r7, r9, fp, r7
 800cc3c:	4457      	add	r7, sl
 800cc3e:	b29b      	uxth	r3, r3
 800cc40:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cc44:	f84e 3b04 	str.w	r3, [lr], #4
 800cc48:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cc4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cc50:	f8be 3000 	ldrh.w	r3, [lr]
 800cc54:	fb09 330a 	mla	r3, r9, sl, r3
 800cc58:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800cc5c:	4562      	cmp	r2, ip
 800cc5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cc62:	d8e5      	bhi.n	800cc30 <__multiply+0x10c>
 800cc64:	9f01      	ldr	r7, [sp, #4]
 800cc66:	51eb      	str	r3, [r5, r7]
 800cc68:	3504      	adds	r5, #4
 800cc6a:	e799      	b.n	800cba0 <__multiply+0x7c>
 800cc6c:	3e01      	subs	r6, #1
 800cc6e:	e79b      	b.n	800cba8 <__multiply+0x84>
 800cc70:	0800e084 	.word	0x0800e084
 800cc74:	0800e095 	.word	0x0800e095

0800cc78 <__pow5mult>:
 800cc78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc7c:	4615      	mov	r5, r2
 800cc7e:	f012 0203 	ands.w	r2, r2, #3
 800cc82:	4607      	mov	r7, r0
 800cc84:	460e      	mov	r6, r1
 800cc86:	d007      	beq.n	800cc98 <__pow5mult+0x20>
 800cc88:	4c25      	ldr	r4, [pc, #148]	@ (800cd20 <__pow5mult+0xa8>)
 800cc8a:	3a01      	subs	r2, #1
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cc92:	f7ff fe9f 	bl	800c9d4 <__multadd>
 800cc96:	4606      	mov	r6, r0
 800cc98:	10ad      	asrs	r5, r5, #2
 800cc9a:	d03d      	beq.n	800cd18 <__pow5mult+0xa0>
 800cc9c:	69fc      	ldr	r4, [r7, #28]
 800cc9e:	b97c      	cbnz	r4, 800ccc0 <__pow5mult+0x48>
 800cca0:	2010      	movs	r0, #16
 800cca2:	f7ff fd7f 	bl	800c7a4 <malloc>
 800cca6:	4602      	mov	r2, r0
 800cca8:	61f8      	str	r0, [r7, #28]
 800ccaa:	b928      	cbnz	r0, 800ccb8 <__pow5mult+0x40>
 800ccac:	4b1d      	ldr	r3, [pc, #116]	@ (800cd24 <__pow5mult+0xac>)
 800ccae:	481e      	ldr	r0, [pc, #120]	@ (800cd28 <__pow5mult+0xb0>)
 800ccb0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ccb4:	f000 fbdc 	bl	800d470 <__assert_func>
 800ccb8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ccbc:	6004      	str	r4, [r0, #0]
 800ccbe:	60c4      	str	r4, [r0, #12]
 800ccc0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ccc4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ccc8:	b94c      	cbnz	r4, 800ccde <__pow5mult+0x66>
 800ccca:	f240 2171 	movw	r1, #625	@ 0x271
 800ccce:	4638      	mov	r0, r7
 800ccd0:	f7ff ff12 	bl	800caf8 <__i2b>
 800ccd4:	2300      	movs	r3, #0
 800ccd6:	f8c8 0008 	str.w	r0, [r8, #8]
 800ccda:	4604      	mov	r4, r0
 800ccdc:	6003      	str	r3, [r0, #0]
 800ccde:	f04f 0900 	mov.w	r9, #0
 800cce2:	07eb      	lsls	r3, r5, #31
 800cce4:	d50a      	bpl.n	800ccfc <__pow5mult+0x84>
 800cce6:	4631      	mov	r1, r6
 800cce8:	4622      	mov	r2, r4
 800ccea:	4638      	mov	r0, r7
 800ccec:	f7ff ff1a 	bl	800cb24 <__multiply>
 800ccf0:	4631      	mov	r1, r6
 800ccf2:	4680      	mov	r8, r0
 800ccf4:	4638      	mov	r0, r7
 800ccf6:	f7ff fe4b 	bl	800c990 <_Bfree>
 800ccfa:	4646      	mov	r6, r8
 800ccfc:	106d      	asrs	r5, r5, #1
 800ccfe:	d00b      	beq.n	800cd18 <__pow5mult+0xa0>
 800cd00:	6820      	ldr	r0, [r4, #0]
 800cd02:	b938      	cbnz	r0, 800cd14 <__pow5mult+0x9c>
 800cd04:	4622      	mov	r2, r4
 800cd06:	4621      	mov	r1, r4
 800cd08:	4638      	mov	r0, r7
 800cd0a:	f7ff ff0b 	bl	800cb24 <__multiply>
 800cd0e:	6020      	str	r0, [r4, #0]
 800cd10:	f8c0 9000 	str.w	r9, [r0]
 800cd14:	4604      	mov	r4, r0
 800cd16:	e7e4      	b.n	800cce2 <__pow5mult+0x6a>
 800cd18:	4630      	mov	r0, r6
 800cd1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd1e:	bf00      	nop
 800cd20:	0800e0f0 	.word	0x0800e0f0
 800cd24:	0800e015 	.word	0x0800e015
 800cd28:	0800e095 	.word	0x0800e095

0800cd2c <__lshift>:
 800cd2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd30:	460c      	mov	r4, r1
 800cd32:	6849      	ldr	r1, [r1, #4]
 800cd34:	6923      	ldr	r3, [r4, #16]
 800cd36:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cd3a:	68a3      	ldr	r3, [r4, #8]
 800cd3c:	4607      	mov	r7, r0
 800cd3e:	4691      	mov	r9, r2
 800cd40:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cd44:	f108 0601 	add.w	r6, r8, #1
 800cd48:	42b3      	cmp	r3, r6
 800cd4a:	db0b      	blt.n	800cd64 <__lshift+0x38>
 800cd4c:	4638      	mov	r0, r7
 800cd4e:	f7ff fddf 	bl	800c910 <_Balloc>
 800cd52:	4605      	mov	r5, r0
 800cd54:	b948      	cbnz	r0, 800cd6a <__lshift+0x3e>
 800cd56:	4602      	mov	r2, r0
 800cd58:	4b28      	ldr	r3, [pc, #160]	@ (800cdfc <__lshift+0xd0>)
 800cd5a:	4829      	ldr	r0, [pc, #164]	@ (800ce00 <__lshift+0xd4>)
 800cd5c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cd60:	f000 fb86 	bl	800d470 <__assert_func>
 800cd64:	3101      	adds	r1, #1
 800cd66:	005b      	lsls	r3, r3, #1
 800cd68:	e7ee      	b.n	800cd48 <__lshift+0x1c>
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	f100 0114 	add.w	r1, r0, #20
 800cd70:	f100 0210 	add.w	r2, r0, #16
 800cd74:	4618      	mov	r0, r3
 800cd76:	4553      	cmp	r3, sl
 800cd78:	db33      	blt.n	800cde2 <__lshift+0xb6>
 800cd7a:	6920      	ldr	r0, [r4, #16]
 800cd7c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cd80:	f104 0314 	add.w	r3, r4, #20
 800cd84:	f019 091f 	ands.w	r9, r9, #31
 800cd88:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cd8c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cd90:	d02b      	beq.n	800cdea <__lshift+0xbe>
 800cd92:	f1c9 0e20 	rsb	lr, r9, #32
 800cd96:	468a      	mov	sl, r1
 800cd98:	2200      	movs	r2, #0
 800cd9a:	6818      	ldr	r0, [r3, #0]
 800cd9c:	fa00 f009 	lsl.w	r0, r0, r9
 800cda0:	4310      	orrs	r0, r2
 800cda2:	f84a 0b04 	str.w	r0, [sl], #4
 800cda6:	f853 2b04 	ldr.w	r2, [r3], #4
 800cdaa:	459c      	cmp	ip, r3
 800cdac:	fa22 f20e 	lsr.w	r2, r2, lr
 800cdb0:	d8f3      	bhi.n	800cd9a <__lshift+0x6e>
 800cdb2:	ebac 0304 	sub.w	r3, ip, r4
 800cdb6:	3b15      	subs	r3, #21
 800cdb8:	f023 0303 	bic.w	r3, r3, #3
 800cdbc:	3304      	adds	r3, #4
 800cdbe:	f104 0015 	add.w	r0, r4, #21
 800cdc2:	4584      	cmp	ip, r0
 800cdc4:	bf38      	it	cc
 800cdc6:	2304      	movcc	r3, #4
 800cdc8:	50ca      	str	r2, [r1, r3]
 800cdca:	b10a      	cbz	r2, 800cdd0 <__lshift+0xa4>
 800cdcc:	f108 0602 	add.w	r6, r8, #2
 800cdd0:	3e01      	subs	r6, #1
 800cdd2:	4638      	mov	r0, r7
 800cdd4:	612e      	str	r6, [r5, #16]
 800cdd6:	4621      	mov	r1, r4
 800cdd8:	f7ff fdda 	bl	800c990 <_Bfree>
 800cddc:	4628      	mov	r0, r5
 800cdde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cde2:	f842 0f04 	str.w	r0, [r2, #4]!
 800cde6:	3301      	adds	r3, #1
 800cde8:	e7c5      	b.n	800cd76 <__lshift+0x4a>
 800cdea:	3904      	subs	r1, #4
 800cdec:	f853 2b04 	ldr.w	r2, [r3], #4
 800cdf0:	f841 2f04 	str.w	r2, [r1, #4]!
 800cdf4:	459c      	cmp	ip, r3
 800cdf6:	d8f9      	bhi.n	800cdec <__lshift+0xc0>
 800cdf8:	e7ea      	b.n	800cdd0 <__lshift+0xa4>
 800cdfa:	bf00      	nop
 800cdfc:	0800e084 	.word	0x0800e084
 800ce00:	0800e095 	.word	0x0800e095

0800ce04 <__mcmp>:
 800ce04:	690a      	ldr	r2, [r1, #16]
 800ce06:	4603      	mov	r3, r0
 800ce08:	6900      	ldr	r0, [r0, #16]
 800ce0a:	1a80      	subs	r0, r0, r2
 800ce0c:	b530      	push	{r4, r5, lr}
 800ce0e:	d10e      	bne.n	800ce2e <__mcmp+0x2a>
 800ce10:	3314      	adds	r3, #20
 800ce12:	3114      	adds	r1, #20
 800ce14:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ce18:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ce1c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ce20:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ce24:	4295      	cmp	r5, r2
 800ce26:	d003      	beq.n	800ce30 <__mcmp+0x2c>
 800ce28:	d205      	bcs.n	800ce36 <__mcmp+0x32>
 800ce2a:	f04f 30ff 	mov.w	r0, #4294967295
 800ce2e:	bd30      	pop	{r4, r5, pc}
 800ce30:	42a3      	cmp	r3, r4
 800ce32:	d3f3      	bcc.n	800ce1c <__mcmp+0x18>
 800ce34:	e7fb      	b.n	800ce2e <__mcmp+0x2a>
 800ce36:	2001      	movs	r0, #1
 800ce38:	e7f9      	b.n	800ce2e <__mcmp+0x2a>
	...

0800ce3c <__mdiff>:
 800ce3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce40:	4689      	mov	r9, r1
 800ce42:	4606      	mov	r6, r0
 800ce44:	4611      	mov	r1, r2
 800ce46:	4648      	mov	r0, r9
 800ce48:	4614      	mov	r4, r2
 800ce4a:	f7ff ffdb 	bl	800ce04 <__mcmp>
 800ce4e:	1e05      	subs	r5, r0, #0
 800ce50:	d112      	bne.n	800ce78 <__mdiff+0x3c>
 800ce52:	4629      	mov	r1, r5
 800ce54:	4630      	mov	r0, r6
 800ce56:	f7ff fd5b 	bl	800c910 <_Balloc>
 800ce5a:	4602      	mov	r2, r0
 800ce5c:	b928      	cbnz	r0, 800ce6a <__mdiff+0x2e>
 800ce5e:	4b3f      	ldr	r3, [pc, #252]	@ (800cf5c <__mdiff+0x120>)
 800ce60:	f240 2137 	movw	r1, #567	@ 0x237
 800ce64:	483e      	ldr	r0, [pc, #248]	@ (800cf60 <__mdiff+0x124>)
 800ce66:	f000 fb03 	bl	800d470 <__assert_func>
 800ce6a:	2301      	movs	r3, #1
 800ce6c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ce70:	4610      	mov	r0, r2
 800ce72:	b003      	add	sp, #12
 800ce74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce78:	bfbc      	itt	lt
 800ce7a:	464b      	movlt	r3, r9
 800ce7c:	46a1      	movlt	r9, r4
 800ce7e:	4630      	mov	r0, r6
 800ce80:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ce84:	bfba      	itte	lt
 800ce86:	461c      	movlt	r4, r3
 800ce88:	2501      	movlt	r5, #1
 800ce8a:	2500      	movge	r5, #0
 800ce8c:	f7ff fd40 	bl	800c910 <_Balloc>
 800ce90:	4602      	mov	r2, r0
 800ce92:	b918      	cbnz	r0, 800ce9c <__mdiff+0x60>
 800ce94:	4b31      	ldr	r3, [pc, #196]	@ (800cf5c <__mdiff+0x120>)
 800ce96:	f240 2145 	movw	r1, #581	@ 0x245
 800ce9a:	e7e3      	b.n	800ce64 <__mdiff+0x28>
 800ce9c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cea0:	6926      	ldr	r6, [r4, #16]
 800cea2:	60c5      	str	r5, [r0, #12]
 800cea4:	f109 0310 	add.w	r3, r9, #16
 800cea8:	f109 0514 	add.w	r5, r9, #20
 800ceac:	f104 0e14 	add.w	lr, r4, #20
 800ceb0:	f100 0b14 	add.w	fp, r0, #20
 800ceb4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ceb8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cebc:	9301      	str	r3, [sp, #4]
 800cebe:	46d9      	mov	r9, fp
 800cec0:	f04f 0c00 	mov.w	ip, #0
 800cec4:	9b01      	ldr	r3, [sp, #4]
 800cec6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ceca:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cece:	9301      	str	r3, [sp, #4]
 800ced0:	fa1f f38a 	uxth.w	r3, sl
 800ced4:	4619      	mov	r1, r3
 800ced6:	b283      	uxth	r3, r0
 800ced8:	1acb      	subs	r3, r1, r3
 800ceda:	0c00      	lsrs	r0, r0, #16
 800cedc:	4463      	add	r3, ip
 800cede:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cee2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cee6:	b29b      	uxth	r3, r3
 800cee8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ceec:	4576      	cmp	r6, lr
 800ceee:	f849 3b04 	str.w	r3, [r9], #4
 800cef2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cef6:	d8e5      	bhi.n	800cec4 <__mdiff+0x88>
 800cef8:	1b33      	subs	r3, r6, r4
 800cefa:	3b15      	subs	r3, #21
 800cefc:	f023 0303 	bic.w	r3, r3, #3
 800cf00:	3415      	adds	r4, #21
 800cf02:	3304      	adds	r3, #4
 800cf04:	42a6      	cmp	r6, r4
 800cf06:	bf38      	it	cc
 800cf08:	2304      	movcc	r3, #4
 800cf0a:	441d      	add	r5, r3
 800cf0c:	445b      	add	r3, fp
 800cf0e:	461e      	mov	r6, r3
 800cf10:	462c      	mov	r4, r5
 800cf12:	4544      	cmp	r4, r8
 800cf14:	d30e      	bcc.n	800cf34 <__mdiff+0xf8>
 800cf16:	f108 0103 	add.w	r1, r8, #3
 800cf1a:	1b49      	subs	r1, r1, r5
 800cf1c:	f021 0103 	bic.w	r1, r1, #3
 800cf20:	3d03      	subs	r5, #3
 800cf22:	45a8      	cmp	r8, r5
 800cf24:	bf38      	it	cc
 800cf26:	2100      	movcc	r1, #0
 800cf28:	440b      	add	r3, r1
 800cf2a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cf2e:	b191      	cbz	r1, 800cf56 <__mdiff+0x11a>
 800cf30:	6117      	str	r7, [r2, #16]
 800cf32:	e79d      	b.n	800ce70 <__mdiff+0x34>
 800cf34:	f854 1b04 	ldr.w	r1, [r4], #4
 800cf38:	46e6      	mov	lr, ip
 800cf3a:	0c08      	lsrs	r0, r1, #16
 800cf3c:	fa1c fc81 	uxtah	ip, ip, r1
 800cf40:	4471      	add	r1, lr
 800cf42:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cf46:	b289      	uxth	r1, r1
 800cf48:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cf4c:	f846 1b04 	str.w	r1, [r6], #4
 800cf50:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cf54:	e7dd      	b.n	800cf12 <__mdiff+0xd6>
 800cf56:	3f01      	subs	r7, #1
 800cf58:	e7e7      	b.n	800cf2a <__mdiff+0xee>
 800cf5a:	bf00      	nop
 800cf5c:	0800e084 	.word	0x0800e084
 800cf60:	0800e095 	.word	0x0800e095

0800cf64 <__d2b>:
 800cf64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cf68:	460f      	mov	r7, r1
 800cf6a:	2101      	movs	r1, #1
 800cf6c:	ec59 8b10 	vmov	r8, r9, d0
 800cf70:	4616      	mov	r6, r2
 800cf72:	f7ff fccd 	bl	800c910 <_Balloc>
 800cf76:	4604      	mov	r4, r0
 800cf78:	b930      	cbnz	r0, 800cf88 <__d2b+0x24>
 800cf7a:	4602      	mov	r2, r0
 800cf7c:	4b23      	ldr	r3, [pc, #140]	@ (800d00c <__d2b+0xa8>)
 800cf7e:	4824      	ldr	r0, [pc, #144]	@ (800d010 <__d2b+0xac>)
 800cf80:	f240 310f 	movw	r1, #783	@ 0x30f
 800cf84:	f000 fa74 	bl	800d470 <__assert_func>
 800cf88:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cf8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cf90:	b10d      	cbz	r5, 800cf96 <__d2b+0x32>
 800cf92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cf96:	9301      	str	r3, [sp, #4]
 800cf98:	f1b8 0300 	subs.w	r3, r8, #0
 800cf9c:	d023      	beq.n	800cfe6 <__d2b+0x82>
 800cf9e:	4668      	mov	r0, sp
 800cfa0:	9300      	str	r3, [sp, #0]
 800cfa2:	f7ff fd7c 	bl	800ca9e <__lo0bits>
 800cfa6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cfaa:	b1d0      	cbz	r0, 800cfe2 <__d2b+0x7e>
 800cfac:	f1c0 0320 	rsb	r3, r0, #32
 800cfb0:	fa02 f303 	lsl.w	r3, r2, r3
 800cfb4:	430b      	orrs	r3, r1
 800cfb6:	40c2      	lsrs	r2, r0
 800cfb8:	6163      	str	r3, [r4, #20]
 800cfba:	9201      	str	r2, [sp, #4]
 800cfbc:	9b01      	ldr	r3, [sp, #4]
 800cfbe:	61a3      	str	r3, [r4, #24]
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	bf0c      	ite	eq
 800cfc4:	2201      	moveq	r2, #1
 800cfc6:	2202      	movne	r2, #2
 800cfc8:	6122      	str	r2, [r4, #16]
 800cfca:	b1a5      	cbz	r5, 800cff6 <__d2b+0x92>
 800cfcc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cfd0:	4405      	add	r5, r0
 800cfd2:	603d      	str	r5, [r7, #0]
 800cfd4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cfd8:	6030      	str	r0, [r6, #0]
 800cfda:	4620      	mov	r0, r4
 800cfdc:	b003      	add	sp, #12
 800cfde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cfe2:	6161      	str	r1, [r4, #20]
 800cfe4:	e7ea      	b.n	800cfbc <__d2b+0x58>
 800cfe6:	a801      	add	r0, sp, #4
 800cfe8:	f7ff fd59 	bl	800ca9e <__lo0bits>
 800cfec:	9b01      	ldr	r3, [sp, #4]
 800cfee:	6163      	str	r3, [r4, #20]
 800cff0:	3020      	adds	r0, #32
 800cff2:	2201      	movs	r2, #1
 800cff4:	e7e8      	b.n	800cfc8 <__d2b+0x64>
 800cff6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cffa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cffe:	6038      	str	r0, [r7, #0]
 800d000:	6918      	ldr	r0, [r3, #16]
 800d002:	f7ff fd2d 	bl	800ca60 <__hi0bits>
 800d006:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d00a:	e7e5      	b.n	800cfd8 <__d2b+0x74>
 800d00c:	0800e084 	.word	0x0800e084
 800d010:	0800e095 	.word	0x0800e095

0800d014 <__ssputs_r>:
 800d014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d018:	688e      	ldr	r6, [r1, #8]
 800d01a:	461f      	mov	r7, r3
 800d01c:	42be      	cmp	r6, r7
 800d01e:	680b      	ldr	r3, [r1, #0]
 800d020:	4682      	mov	sl, r0
 800d022:	460c      	mov	r4, r1
 800d024:	4690      	mov	r8, r2
 800d026:	d82d      	bhi.n	800d084 <__ssputs_r+0x70>
 800d028:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d02c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d030:	d026      	beq.n	800d080 <__ssputs_r+0x6c>
 800d032:	6965      	ldr	r5, [r4, #20]
 800d034:	6909      	ldr	r1, [r1, #16]
 800d036:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d03a:	eba3 0901 	sub.w	r9, r3, r1
 800d03e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d042:	1c7b      	adds	r3, r7, #1
 800d044:	444b      	add	r3, r9
 800d046:	106d      	asrs	r5, r5, #1
 800d048:	429d      	cmp	r5, r3
 800d04a:	bf38      	it	cc
 800d04c:	461d      	movcc	r5, r3
 800d04e:	0553      	lsls	r3, r2, #21
 800d050:	d527      	bpl.n	800d0a2 <__ssputs_r+0x8e>
 800d052:	4629      	mov	r1, r5
 800d054:	f7ff fbd0 	bl	800c7f8 <_malloc_r>
 800d058:	4606      	mov	r6, r0
 800d05a:	b360      	cbz	r0, 800d0b6 <__ssputs_r+0xa2>
 800d05c:	6921      	ldr	r1, [r4, #16]
 800d05e:	464a      	mov	r2, r9
 800d060:	f7fe fcf9 	bl	800ba56 <memcpy>
 800d064:	89a3      	ldrh	r3, [r4, #12]
 800d066:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d06a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d06e:	81a3      	strh	r3, [r4, #12]
 800d070:	6126      	str	r6, [r4, #16]
 800d072:	6165      	str	r5, [r4, #20]
 800d074:	444e      	add	r6, r9
 800d076:	eba5 0509 	sub.w	r5, r5, r9
 800d07a:	6026      	str	r6, [r4, #0]
 800d07c:	60a5      	str	r5, [r4, #8]
 800d07e:	463e      	mov	r6, r7
 800d080:	42be      	cmp	r6, r7
 800d082:	d900      	bls.n	800d086 <__ssputs_r+0x72>
 800d084:	463e      	mov	r6, r7
 800d086:	6820      	ldr	r0, [r4, #0]
 800d088:	4632      	mov	r2, r6
 800d08a:	4641      	mov	r1, r8
 800d08c:	f000 f9c6 	bl	800d41c <memmove>
 800d090:	68a3      	ldr	r3, [r4, #8]
 800d092:	1b9b      	subs	r3, r3, r6
 800d094:	60a3      	str	r3, [r4, #8]
 800d096:	6823      	ldr	r3, [r4, #0]
 800d098:	4433      	add	r3, r6
 800d09a:	6023      	str	r3, [r4, #0]
 800d09c:	2000      	movs	r0, #0
 800d09e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0a2:	462a      	mov	r2, r5
 800d0a4:	f000 fa28 	bl	800d4f8 <_realloc_r>
 800d0a8:	4606      	mov	r6, r0
 800d0aa:	2800      	cmp	r0, #0
 800d0ac:	d1e0      	bne.n	800d070 <__ssputs_r+0x5c>
 800d0ae:	6921      	ldr	r1, [r4, #16]
 800d0b0:	4650      	mov	r0, sl
 800d0b2:	f7ff fb2d 	bl	800c710 <_free_r>
 800d0b6:	230c      	movs	r3, #12
 800d0b8:	f8ca 3000 	str.w	r3, [sl]
 800d0bc:	89a3      	ldrh	r3, [r4, #12]
 800d0be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d0c2:	81a3      	strh	r3, [r4, #12]
 800d0c4:	f04f 30ff 	mov.w	r0, #4294967295
 800d0c8:	e7e9      	b.n	800d09e <__ssputs_r+0x8a>
	...

0800d0cc <_svfiprintf_r>:
 800d0cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0d0:	4698      	mov	r8, r3
 800d0d2:	898b      	ldrh	r3, [r1, #12]
 800d0d4:	061b      	lsls	r3, r3, #24
 800d0d6:	b09d      	sub	sp, #116	@ 0x74
 800d0d8:	4607      	mov	r7, r0
 800d0da:	460d      	mov	r5, r1
 800d0dc:	4614      	mov	r4, r2
 800d0de:	d510      	bpl.n	800d102 <_svfiprintf_r+0x36>
 800d0e0:	690b      	ldr	r3, [r1, #16]
 800d0e2:	b973      	cbnz	r3, 800d102 <_svfiprintf_r+0x36>
 800d0e4:	2140      	movs	r1, #64	@ 0x40
 800d0e6:	f7ff fb87 	bl	800c7f8 <_malloc_r>
 800d0ea:	6028      	str	r0, [r5, #0]
 800d0ec:	6128      	str	r0, [r5, #16]
 800d0ee:	b930      	cbnz	r0, 800d0fe <_svfiprintf_r+0x32>
 800d0f0:	230c      	movs	r3, #12
 800d0f2:	603b      	str	r3, [r7, #0]
 800d0f4:	f04f 30ff 	mov.w	r0, #4294967295
 800d0f8:	b01d      	add	sp, #116	@ 0x74
 800d0fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0fe:	2340      	movs	r3, #64	@ 0x40
 800d100:	616b      	str	r3, [r5, #20]
 800d102:	2300      	movs	r3, #0
 800d104:	9309      	str	r3, [sp, #36]	@ 0x24
 800d106:	2320      	movs	r3, #32
 800d108:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d10c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d110:	2330      	movs	r3, #48	@ 0x30
 800d112:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d2b0 <_svfiprintf_r+0x1e4>
 800d116:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d11a:	f04f 0901 	mov.w	r9, #1
 800d11e:	4623      	mov	r3, r4
 800d120:	469a      	mov	sl, r3
 800d122:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d126:	b10a      	cbz	r2, 800d12c <_svfiprintf_r+0x60>
 800d128:	2a25      	cmp	r2, #37	@ 0x25
 800d12a:	d1f9      	bne.n	800d120 <_svfiprintf_r+0x54>
 800d12c:	ebba 0b04 	subs.w	fp, sl, r4
 800d130:	d00b      	beq.n	800d14a <_svfiprintf_r+0x7e>
 800d132:	465b      	mov	r3, fp
 800d134:	4622      	mov	r2, r4
 800d136:	4629      	mov	r1, r5
 800d138:	4638      	mov	r0, r7
 800d13a:	f7ff ff6b 	bl	800d014 <__ssputs_r>
 800d13e:	3001      	adds	r0, #1
 800d140:	f000 80a7 	beq.w	800d292 <_svfiprintf_r+0x1c6>
 800d144:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d146:	445a      	add	r2, fp
 800d148:	9209      	str	r2, [sp, #36]	@ 0x24
 800d14a:	f89a 3000 	ldrb.w	r3, [sl]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	f000 809f 	beq.w	800d292 <_svfiprintf_r+0x1c6>
 800d154:	2300      	movs	r3, #0
 800d156:	f04f 32ff 	mov.w	r2, #4294967295
 800d15a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d15e:	f10a 0a01 	add.w	sl, sl, #1
 800d162:	9304      	str	r3, [sp, #16]
 800d164:	9307      	str	r3, [sp, #28]
 800d166:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d16a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d16c:	4654      	mov	r4, sl
 800d16e:	2205      	movs	r2, #5
 800d170:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d174:	484e      	ldr	r0, [pc, #312]	@ (800d2b0 <_svfiprintf_r+0x1e4>)
 800d176:	f7f3 f82b 	bl	80001d0 <memchr>
 800d17a:	9a04      	ldr	r2, [sp, #16]
 800d17c:	b9d8      	cbnz	r0, 800d1b6 <_svfiprintf_r+0xea>
 800d17e:	06d0      	lsls	r0, r2, #27
 800d180:	bf44      	itt	mi
 800d182:	2320      	movmi	r3, #32
 800d184:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d188:	0711      	lsls	r1, r2, #28
 800d18a:	bf44      	itt	mi
 800d18c:	232b      	movmi	r3, #43	@ 0x2b
 800d18e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d192:	f89a 3000 	ldrb.w	r3, [sl]
 800d196:	2b2a      	cmp	r3, #42	@ 0x2a
 800d198:	d015      	beq.n	800d1c6 <_svfiprintf_r+0xfa>
 800d19a:	9a07      	ldr	r2, [sp, #28]
 800d19c:	4654      	mov	r4, sl
 800d19e:	2000      	movs	r0, #0
 800d1a0:	f04f 0c0a 	mov.w	ip, #10
 800d1a4:	4621      	mov	r1, r4
 800d1a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d1aa:	3b30      	subs	r3, #48	@ 0x30
 800d1ac:	2b09      	cmp	r3, #9
 800d1ae:	d94b      	bls.n	800d248 <_svfiprintf_r+0x17c>
 800d1b0:	b1b0      	cbz	r0, 800d1e0 <_svfiprintf_r+0x114>
 800d1b2:	9207      	str	r2, [sp, #28]
 800d1b4:	e014      	b.n	800d1e0 <_svfiprintf_r+0x114>
 800d1b6:	eba0 0308 	sub.w	r3, r0, r8
 800d1ba:	fa09 f303 	lsl.w	r3, r9, r3
 800d1be:	4313      	orrs	r3, r2
 800d1c0:	9304      	str	r3, [sp, #16]
 800d1c2:	46a2      	mov	sl, r4
 800d1c4:	e7d2      	b.n	800d16c <_svfiprintf_r+0xa0>
 800d1c6:	9b03      	ldr	r3, [sp, #12]
 800d1c8:	1d19      	adds	r1, r3, #4
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	9103      	str	r1, [sp, #12]
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	bfbb      	ittet	lt
 800d1d2:	425b      	neglt	r3, r3
 800d1d4:	f042 0202 	orrlt.w	r2, r2, #2
 800d1d8:	9307      	strge	r3, [sp, #28]
 800d1da:	9307      	strlt	r3, [sp, #28]
 800d1dc:	bfb8      	it	lt
 800d1de:	9204      	strlt	r2, [sp, #16]
 800d1e0:	7823      	ldrb	r3, [r4, #0]
 800d1e2:	2b2e      	cmp	r3, #46	@ 0x2e
 800d1e4:	d10a      	bne.n	800d1fc <_svfiprintf_r+0x130>
 800d1e6:	7863      	ldrb	r3, [r4, #1]
 800d1e8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d1ea:	d132      	bne.n	800d252 <_svfiprintf_r+0x186>
 800d1ec:	9b03      	ldr	r3, [sp, #12]
 800d1ee:	1d1a      	adds	r2, r3, #4
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	9203      	str	r2, [sp, #12]
 800d1f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d1f8:	3402      	adds	r4, #2
 800d1fa:	9305      	str	r3, [sp, #20]
 800d1fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d2c0 <_svfiprintf_r+0x1f4>
 800d200:	7821      	ldrb	r1, [r4, #0]
 800d202:	2203      	movs	r2, #3
 800d204:	4650      	mov	r0, sl
 800d206:	f7f2 ffe3 	bl	80001d0 <memchr>
 800d20a:	b138      	cbz	r0, 800d21c <_svfiprintf_r+0x150>
 800d20c:	9b04      	ldr	r3, [sp, #16]
 800d20e:	eba0 000a 	sub.w	r0, r0, sl
 800d212:	2240      	movs	r2, #64	@ 0x40
 800d214:	4082      	lsls	r2, r0
 800d216:	4313      	orrs	r3, r2
 800d218:	3401      	adds	r4, #1
 800d21a:	9304      	str	r3, [sp, #16]
 800d21c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d220:	4824      	ldr	r0, [pc, #144]	@ (800d2b4 <_svfiprintf_r+0x1e8>)
 800d222:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d226:	2206      	movs	r2, #6
 800d228:	f7f2 ffd2 	bl	80001d0 <memchr>
 800d22c:	2800      	cmp	r0, #0
 800d22e:	d036      	beq.n	800d29e <_svfiprintf_r+0x1d2>
 800d230:	4b21      	ldr	r3, [pc, #132]	@ (800d2b8 <_svfiprintf_r+0x1ec>)
 800d232:	bb1b      	cbnz	r3, 800d27c <_svfiprintf_r+0x1b0>
 800d234:	9b03      	ldr	r3, [sp, #12]
 800d236:	3307      	adds	r3, #7
 800d238:	f023 0307 	bic.w	r3, r3, #7
 800d23c:	3308      	adds	r3, #8
 800d23e:	9303      	str	r3, [sp, #12]
 800d240:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d242:	4433      	add	r3, r6
 800d244:	9309      	str	r3, [sp, #36]	@ 0x24
 800d246:	e76a      	b.n	800d11e <_svfiprintf_r+0x52>
 800d248:	fb0c 3202 	mla	r2, ip, r2, r3
 800d24c:	460c      	mov	r4, r1
 800d24e:	2001      	movs	r0, #1
 800d250:	e7a8      	b.n	800d1a4 <_svfiprintf_r+0xd8>
 800d252:	2300      	movs	r3, #0
 800d254:	3401      	adds	r4, #1
 800d256:	9305      	str	r3, [sp, #20]
 800d258:	4619      	mov	r1, r3
 800d25a:	f04f 0c0a 	mov.w	ip, #10
 800d25e:	4620      	mov	r0, r4
 800d260:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d264:	3a30      	subs	r2, #48	@ 0x30
 800d266:	2a09      	cmp	r2, #9
 800d268:	d903      	bls.n	800d272 <_svfiprintf_r+0x1a6>
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d0c6      	beq.n	800d1fc <_svfiprintf_r+0x130>
 800d26e:	9105      	str	r1, [sp, #20]
 800d270:	e7c4      	b.n	800d1fc <_svfiprintf_r+0x130>
 800d272:	fb0c 2101 	mla	r1, ip, r1, r2
 800d276:	4604      	mov	r4, r0
 800d278:	2301      	movs	r3, #1
 800d27a:	e7f0      	b.n	800d25e <_svfiprintf_r+0x192>
 800d27c:	ab03      	add	r3, sp, #12
 800d27e:	9300      	str	r3, [sp, #0]
 800d280:	462a      	mov	r2, r5
 800d282:	4b0e      	ldr	r3, [pc, #56]	@ (800d2bc <_svfiprintf_r+0x1f0>)
 800d284:	a904      	add	r1, sp, #16
 800d286:	4638      	mov	r0, r7
 800d288:	f7fd fe8e 	bl	800afa8 <_printf_float>
 800d28c:	1c42      	adds	r2, r0, #1
 800d28e:	4606      	mov	r6, r0
 800d290:	d1d6      	bne.n	800d240 <_svfiprintf_r+0x174>
 800d292:	89ab      	ldrh	r3, [r5, #12]
 800d294:	065b      	lsls	r3, r3, #25
 800d296:	f53f af2d 	bmi.w	800d0f4 <_svfiprintf_r+0x28>
 800d29a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d29c:	e72c      	b.n	800d0f8 <_svfiprintf_r+0x2c>
 800d29e:	ab03      	add	r3, sp, #12
 800d2a0:	9300      	str	r3, [sp, #0]
 800d2a2:	462a      	mov	r2, r5
 800d2a4:	4b05      	ldr	r3, [pc, #20]	@ (800d2bc <_svfiprintf_r+0x1f0>)
 800d2a6:	a904      	add	r1, sp, #16
 800d2a8:	4638      	mov	r0, r7
 800d2aa:	f7fe f915 	bl	800b4d8 <_printf_i>
 800d2ae:	e7ed      	b.n	800d28c <_svfiprintf_r+0x1c0>
 800d2b0:	0800e1f0 	.word	0x0800e1f0
 800d2b4:	0800e1fa 	.word	0x0800e1fa
 800d2b8:	0800afa9 	.word	0x0800afa9
 800d2bc:	0800d015 	.word	0x0800d015
 800d2c0:	0800e1f6 	.word	0x0800e1f6

0800d2c4 <__sflush_r>:
 800d2c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d2c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2cc:	0716      	lsls	r6, r2, #28
 800d2ce:	4605      	mov	r5, r0
 800d2d0:	460c      	mov	r4, r1
 800d2d2:	d454      	bmi.n	800d37e <__sflush_r+0xba>
 800d2d4:	684b      	ldr	r3, [r1, #4]
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	dc02      	bgt.n	800d2e0 <__sflush_r+0x1c>
 800d2da:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	dd48      	ble.n	800d372 <__sflush_r+0xae>
 800d2e0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d2e2:	2e00      	cmp	r6, #0
 800d2e4:	d045      	beq.n	800d372 <__sflush_r+0xae>
 800d2e6:	2300      	movs	r3, #0
 800d2e8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d2ec:	682f      	ldr	r7, [r5, #0]
 800d2ee:	6a21      	ldr	r1, [r4, #32]
 800d2f0:	602b      	str	r3, [r5, #0]
 800d2f2:	d030      	beq.n	800d356 <__sflush_r+0x92>
 800d2f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d2f6:	89a3      	ldrh	r3, [r4, #12]
 800d2f8:	0759      	lsls	r1, r3, #29
 800d2fa:	d505      	bpl.n	800d308 <__sflush_r+0x44>
 800d2fc:	6863      	ldr	r3, [r4, #4]
 800d2fe:	1ad2      	subs	r2, r2, r3
 800d300:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d302:	b10b      	cbz	r3, 800d308 <__sflush_r+0x44>
 800d304:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d306:	1ad2      	subs	r2, r2, r3
 800d308:	2300      	movs	r3, #0
 800d30a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d30c:	6a21      	ldr	r1, [r4, #32]
 800d30e:	4628      	mov	r0, r5
 800d310:	47b0      	blx	r6
 800d312:	1c43      	adds	r3, r0, #1
 800d314:	89a3      	ldrh	r3, [r4, #12]
 800d316:	d106      	bne.n	800d326 <__sflush_r+0x62>
 800d318:	6829      	ldr	r1, [r5, #0]
 800d31a:	291d      	cmp	r1, #29
 800d31c:	d82b      	bhi.n	800d376 <__sflush_r+0xb2>
 800d31e:	4a2a      	ldr	r2, [pc, #168]	@ (800d3c8 <__sflush_r+0x104>)
 800d320:	410a      	asrs	r2, r1
 800d322:	07d6      	lsls	r6, r2, #31
 800d324:	d427      	bmi.n	800d376 <__sflush_r+0xb2>
 800d326:	2200      	movs	r2, #0
 800d328:	6062      	str	r2, [r4, #4]
 800d32a:	04d9      	lsls	r1, r3, #19
 800d32c:	6922      	ldr	r2, [r4, #16]
 800d32e:	6022      	str	r2, [r4, #0]
 800d330:	d504      	bpl.n	800d33c <__sflush_r+0x78>
 800d332:	1c42      	adds	r2, r0, #1
 800d334:	d101      	bne.n	800d33a <__sflush_r+0x76>
 800d336:	682b      	ldr	r3, [r5, #0]
 800d338:	b903      	cbnz	r3, 800d33c <__sflush_r+0x78>
 800d33a:	6560      	str	r0, [r4, #84]	@ 0x54
 800d33c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d33e:	602f      	str	r7, [r5, #0]
 800d340:	b1b9      	cbz	r1, 800d372 <__sflush_r+0xae>
 800d342:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d346:	4299      	cmp	r1, r3
 800d348:	d002      	beq.n	800d350 <__sflush_r+0x8c>
 800d34a:	4628      	mov	r0, r5
 800d34c:	f7ff f9e0 	bl	800c710 <_free_r>
 800d350:	2300      	movs	r3, #0
 800d352:	6363      	str	r3, [r4, #52]	@ 0x34
 800d354:	e00d      	b.n	800d372 <__sflush_r+0xae>
 800d356:	2301      	movs	r3, #1
 800d358:	4628      	mov	r0, r5
 800d35a:	47b0      	blx	r6
 800d35c:	4602      	mov	r2, r0
 800d35e:	1c50      	adds	r0, r2, #1
 800d360:	d1c9      	bne.n	800d2f6 <__sflush_r+0x32>
 800d362:	682b      	ldr	r3, [r5, #0]
 800d364:	2b00      	cmp	r3, #0
 800d366:	d0c6      	beq.n	800d2f6 <__sflush_r+0x32>
 800d368:	2b1d      	cmp	r3, #29
 800d36a:	d001      	beq.n	800d370 <__sflush_r+0xac>
 800d36c:	2b16      	cmp	r3, #22
 800d36e:	d11e      	bne.n	800d3ae <__sflush_r+0xea>
 800d370:	602f      	str	r7, [r5, #0]
 800d372:	2000      	movs	r0, #0
 800d374:	e022      	b.n	800d3bc <__sflush_r+0xf8>
 800d376:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d37a:	b21b      	sxth	r3, r3
 800d37c:	e01b      	b.n	800d3b6 <__sflush_r+0xf2>
 800d37e:	690f      	ldr	r7, [r1, #16]
 800d380:	2f00      	cmp	r7, #0
 800d382:	d0f6      	beq.n	800d372 <__sflush_r+0xae>
 800d384:	0793      	lsls	r3, r2, #30
 800d386:	680e      	ldr	r6, [r1, #0]
 800d388:	bf08      	it	eq
 800d38a:	694b      	ldreq	r3, [r1, #20]
 800d38c:	600f      	str	r7, [r1, #0]
 800d38e:	bf18      	it	ne
 800d390:	2300      	movne	r3, #0
 800d392:	eba6 0807 	sub.w	r8, r6, r7
 800d396:	608b      	str	r3, [r1, #8]
 800d398:	f1b8 0f00 	cmp.w	r8, #0
 800d39c:	dde9      	ble.n	800d372 <__sflush_r+0xae>
 800d39e:	6a21      	ldr	r1, [r4, #32]
 800d3a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d3a2:	4643      	mov	r3, r8
 800d3a4:	463a      	mov	r2, r7
 800d3a6:	4628      	mov	r0, r5
 800d3a8:	47b0      	blx	r6
 800d3aa:	2800      	cmp	r0, #0
 800d3ac:	dc08      	bgt.n	800d3c0 <__sflush_r+0xfc>
 800d3ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d3b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d3b6:	81a3      	strh	r3, [r4, #12]
 800d3b8:	f04f 30ff 	mov.w	r0, #4294967295
 800d3bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3c0:	4407      	add	r7, r0
 800d3c2:	eba8 0800 	sub.w	r8, r8, r0
 800d3c6:	e7e7      	b.n	800d398 <__sflush_r+0xd4>
 800d3c8:	dfbffffe 	.word	0xdfbffffe

0800d3cc <_fflush_r>:
 800d3cc:	b538      	push	{r3, r4, r5, lr}
 800d3ce:	690b      	ldr	r3, [r1, #16]
 800d3d0:	4605      	mov	r5, r0
 800d3d2:	460c      	mov	r4, r1
 800d3d4:	b913      	cbnz	r3, 800d3dc <_fflush_r+0x10>
 800d3d6:	2500      	movs	r5, #0
 800d3d8:	4628      	mov	r0, r5
 800d3da:	bd38      	pop	{r3, r4, r5, pc}
 800d3dc:	b118      	cbz	r0, 800d3e6 <_fflush_r+0x1a>
 800d3de:	6a03      	ldr	r3, [r0, #32]
 800d3e0:	b90b      	cbnz	r3, 800d3e6 <_fflush_r+0x1a>
 800d3e2:	f7fe fa25 	bl	800b830 <__sinit>
 800d3e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d0f3      	beq.n	800d3d6 <_fflush_r+0xa>
 800d3ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d3f0:	07d0      	lsls	r0, r2, #31
 800d3f2:	d404      	bmi.n	800d3fe <_fflush_r+0x32>
 800d3f4:	0599      	lsls	r1, r3, #22
 800d3f6:	d402      	bmi.n	800d3fe <_fflush_r+0x32>
 800d3f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d3fa:	f7fe fb2a 	bl	800ba52 <__retarget_lock_acquire_recursive>
 800d3fe:	4628      	mov	r0, r5
 800d400:	4621      	mov	r1, r4
 800d402:	f7ff ff5f 	bl	800d2c4 <__sflush_r>
 800d406:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d408:	07da      	lsls	r2, r3, #31
 800d40a:	4605      	mov	r5, r0
 800d40c:	d4e4      	bmi.n	800d3d8 <_fflush_r+0xc>
 800d40e:	89a3      	ldrh	r3, [r4, #12]
 800d410:	059b      	lsls	r3, r3, #22
 800d412:	d4e1      	bmi.n	800d3d8 <_fflush_r+0xc>
 800d414:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d416:	f7fe fb1d 	bl	800ba54 <__retarget_lock_release_recursive>
 800d41a:	e7dd      	b.n	800d3d8 <_fflush_r+0xc>

0800d41c <memmove>:
 800d41c:	4288      	cmp	r0, r1
 800d41e:	b510      	push	{r4, lr}
 800d420:	eb01 0402 	add.w	r4, r1, r2
 800d424:	d902      	bls.n	800d42c <memmove+0x10>
 800d426:	4284      	cmp	r4, r0
 800d428:	4623      	mov	r3, r4
 800d42a:	d807      	bhi.n	800d43c <memmove+0x20>
 800d42c:	1e43      	subs	r3, r0, #1
 800d42e:	42a1      	cmp	r1, r4
 800d430:	d008      	beq.n	800d444 <memmove+0x28>
 800d432:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d436:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d43a:	e7f8      	b.n	800d42e <memmove+0x12>
 800d43c:	4402      	add	r2, r0
 800d43e:	4601      	mov	r1, r0
 800d440:	428a      	cmp	r2, r1
 800d442:	d100      	bne.n	800d446 <memmove+0x2a>
 800d444:	bd10      	pop	{r4, pc}
 800d446:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d44a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d44e:	e7f7      	b.n	800d440 <memmove+0x24>

0800d450 <_sbrk_r>:
 800d450:	b538      	push	{r3, r4, r5, lr}
 800d452:	4d06      	ldr	r5, [pc, #24]	@ (800d46c <_sbrk_r+0x1c>)
 800d454:	2300      	movs	r3, #0
 800d456:	4604      	mov	r4, r0
 800d458:	4608      	mov	r0, r1
 800d45a:	602b      	str	r3, [r5, #0]
 800d45c:	f000 fd24 	bl	800dea8 <_sbrk>
 800d460:	1c43      	adds	r3, r0, #1
 800d462:	d102      	bne.n	800d46a <_sbrk_r+0x1a>
 800d464:	682b      	ldr	r3, [r5, #0]
 800d466:	b103      	cbz	r3, 800d46a <_sbrk_r+0x1a>
 800d468:	6023      	str	r3, [r4, #0]
 800d46a:	bd38      	pop	{r3, r4, r5, pc}
 800d46c:	20007270 	.word	0x20007270

0800d470 <__assert_func>:
 800d470:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d472:	4614      	mov	r4, r2
 800d474:	461a      	mov	r2, r3
 800d476:	4b09      	ldr	r3, [pc, #36]	@ (800d49c <__assert_func+0x2c>)
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	4605      	mov	r5, r0
 800d47c:	68d8      	ldr	r0, [r3, #12]
 800d47e:	b954      	cbnz	r4, 800d496 <__assert_func+0x26>
 800d480:	4b07      	ldr	r3, [pc, #28]	@ (800d4a0 <__assert_func+0x30>)
 800d482:	461c      	mov	r4, r3
 800d484:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d488:	9100      	str	r1, [sp, #0]
 800d48a:	462b      	mov	r3, r5
 800d48c:	4905      	ldr	r1, [pc, #20]	@ (800d4a4 <__assert_func+0x34>)
 800d48e:	f000 f86f 	bl	800d570 <fiprintf>
 800d492:	f000 f87f 	bl	800d594 <abort>
 800d496:	4b04      	ldr	r3, [pc, #16]	@ (800d4a8 <__assert_func+0x38>)
 800d498:	e7f4      	b.n	800d484 <__assert_func+0x14>
 800d49a:	bf00      	nop
 800d49c:	20000020 	.word	0x20000020
 800d4a0:	0800e246 	.word	0x0800e246
 800d4a4:	0800e218 	.word	0x0800e218
 800d4a8:	0800e20b 	.word	0x0800e20b

0800d4ac <_calloc_r>:
 800d4ac:	b570      	push	{r4, r5, r6, lr}
 800d4ae:	fba1 5402 	umull	r5, r4, r1, r2
 800d4b2:	b93c      	cbnz	r4, 800d4c4 <_calloc_r+0x18>
 800d4b4:	4629      	mov	r1, r5
 800d4b6:	f7ff f99f 	bl	800c7f8 <_malloc_r>
 800d4ba:	4606      	mov	r6, r0
 800d4bc:	b928      	cbnz	r0, 800d4ca <_calloc_r+0x1e>
 800d4be:	2600      	movs	r6, #0
 800d4c0:	4630      	mov	r0, r6
 800d4c2:	bd70      	pop	{r4, r5, r6, pc}
 800d4c4:	220c      	movs	r2, #12
 800d4c6:	6002      	str	r2, [r0, #0]
 800d4c8:	e7f9      	b.n	800d4be <_calloc_r+0x12>
 800d4ca:	462a      	mov	r2, r5
 800d4cc:	4621      	mov	r1, r4
 800d4ce:	f7fe fa48 	bl	800b962 <memset>
 800d4d2:	e7f5      	b.n	800d4c0 <_calloc_r+0x14>

0800d4d4 <__ascii_mbtowc>:
 800d4d4:	b082      	sub	sp, #8
 800d4d6:	b901      	cbnz	r1, 800d4da <__ascii_mbtowc+0x6>
 800d4d8:	a901      	add	r1, sp, #4
 800d4da:	b142      	cbz	r2, 800d4ee <__ascii_mbtowc+0x1a>
 800d4dc:	b14b      	cbz	r3, 800d4f2 <__ascii_mbtowc+0x1e>
 800d4de:	7813      	ldrb	r3, [r2, #0]
 800d4e0:	600b      	str	r3, [r1, #0]
 800d4e2:	7812      	ldrb	r2, [r2, #0]
 800d4e4:	1e10      	subs	r0, r2, #0
 800d4e6:	bf18      	it	ne
 800d4e8:	2001      	movne	r0, #1
 800d4ea:	b002      	add	sp, #8
 800d4ec:	4770      	bx	lr
 800d4ee:	4610      	mov	r0, r2
 800d4f0:	e7fb      	b.n	800d4ea <__ascii_mbtowc+0x16>
 800d4f2:	f06f 0001 	mvn.w	r0, #1
 800d4f6:	e7f8      	b.n	800d4ea <__ascii_mbtowc+0x16>

0800d4f8 <_realloc_r>:
 800d4f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4fc:	4680      	mov	r8, r0
 800d4fe:	4615      	mov	r5, r2
 800d500:	460c      	mov	r4, r1
 800d502:	b921      	cbnz	r1, 800d50e <_realloc_r+0x16>
 800d504:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d508:	4611      	mov	r1, r2
 800d50a:	f7ff b975 	b.w	800c7f8 <_malloc_r>
 800d50e:	b92a      	cbnz	r2, 800d51c <_realloc_r+0x24>
 800d510:	f7ff f8fe 	bl	800c710 <_free_r>
 800d514:	2400      	movs	r4, #0
 800d516:	4620      	mov	r0, r4
 800d518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d51c:	f000 f841 	bl	800d5a2 <_malloc_usable_size_r>
 800d520:	4285      	cmp	r5, r0
 800d522:	4606      	mov	r6, r0
 800d524:	d802      	bhi.n	800d52c <_realloc_r+0x34>
 800d526:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d52a:	d8f4      	bhi.n	800d516 <_realloc_r+0x1e>
 800d52c:	4629      	mov	r1, r5
 800d52e:	4640      	mov	r0, r8
 800d530:	f7ff f962 	bl	800c7f8 <_malloc_r>
 800d534:	4607      	mov	r7, r0
 800d536:	2800      	cmp	r0, #0
 800d538:	d0ec      	beq.n	800d514 <_realloc_r+0x1c>
 800d53a:	42b5      	cmp	r5, r6
 800d53c:	462a      	mov	r2, r5
 800d53e:	4621      	mov	r1, r4
 800d540:	bf28      	it	cs
 800d542:	4632      	movcs	r2, r6
 800d544:	f7fe fa87 	bl	800ba56 <memcpy>
 800d548:	4621      	mov	r1, r4
 800d54a:	4640      	mov	r0, r8
 800d54c:	f7ff f8e0 	bl	800c710 <_free_r>
 800d550:	463c      	mov	r4, r7
 800d552:	e7e0      	b.n	800d516 <_realloc_r+0x1e>

0800d554 <__ascii_wctomb>:
 800d554:	4603      	mov	r3, r0
 800d556:	4608      	mov	r0, r1
 800d558:	b141      	cbz	r1, 800d56c <__ascii_wctomb+0x18>
 800d55a:	2aff      	cmp	r2, #255	@ 0xff
 800d55c:	d904      	bls.n	800d568 <__ascii_wctomb+0x14>
 800d55e:	228a      	movs	r2, #138	@ 0x8a
 800d560:	601a      	str	r2, [r3, #0]
 800d562:	f04f 30ff 	mov.w	r0, #4294967295
 800d566:	4770      	bx	lr
 800d568:	700a      	strb	r2, [r1, #0]
 800d56a:	2001      	movs	r0, #1
 800d56c:	4770      	bx	lr
	...

0800d570 <fiprintf>:
 800d570:	b40e      	push	{r1, r2, r3}
 800d572:	b503      	push	{r0, r1, lr}
 800d574:	4601      	mov	r1, r0
 800d576:	ab03      	add	r3, sp, #12
 800d578:	4805      	ldr	r0, [pc, #20]	@ (800d590 <fiprintf+0x20>)
 800d57a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d57e:	6800      	ldr	r0, [r0, #0]
 800d580:	9301      	str	r3, [sp, #4]
 800d582:	f000 f83f 	bl	800d604 <_vfiprintf_r>
 800d586:	b002      	add	sp, #8
 800d588:	f85d eb04 	ldr.w	lr, [sp], #4
 800d58c:	b003      	add	sp, #12
 800d58e:	4770      	bx	lr
 800d590:	20000020 	.word	0x20000020

0800d594 <abort>:
 800d594:	b508      	push	{r3, lr}
 800d596:	2006      	movs	r0, #6
 800d598:	f000 fa08 	bl	800d9ac <raise>
 800d59c:	2001      	movs	r0, #1
 800d59e:	f000 fc99 	bl	800ded4 <_exit>

0800d5a2 <_malloc_usable_size_r>:
 800d5a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d5a6:	1f18      	subs	r0, r3, #4
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	bfbc      	itt	lt
 800d5ac:	580b      	ldrlt	r3, [r1, r0]
 800d5ae:	18c0      	addlt	r0, r0, r3
 800d5b0:	4770      	bx	lr

0800d5b2 <__sfputc_r>:
 800d5b2:	6893      	ldr	r3, [r2, #8]
 800d5b4:	3b01      	subs	r3, #1
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	b410      	push	{r4}
 800d5ba:	6093      	str	r3, [r2, #8]
 800d5bc:	da08      	bge.n	800d5d0 <__sfputc_r+0x1e>
 800d5be:	6994      	ldr	r4, [r2, #24]
 800d5c0:	42a3      	cmp	r3, r4
 800d5c2:	db01      	blt.n	800d5c8 <__sfputc_r+0x16>
 800d5c4:	290a      	cmp	r1, #10
 800d5c6:	d103      	bne.n	800d5d0 <__sfputc_r+0x1e>
 800d5c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5cc:	f000 b932 	b.w	800d834 <__swbuf_r>
 800d5d0:	6813      	ldr	r3, [r2, #0]
 800d5d2:	1c58      	adds	r0, r3, #1
 800d5d4:	6010      	str	r0, [r2, #0]
 800d5d6:	7019      	strb	r1, [r3, #0]
 800d5d8:	4608      	mov	r0, r1
 800d5da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5de:	4770      	bx	lr

0800d5e0 <__sfputs_r>:
 800d5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5e2:	4606      	mov	r6, r0
 800d5e4:	460f      	mov	r7, r1
 800d5e6:	4614      	mov	r4, r2
 800d5e8:	18d5      	adds	r5, r2, r3
 800d5ea:	42ac      	cmp	r4, r5
 800d5ec:	d101      	bne.n	800d5f2 <__sfputs_r+0x12>
 800d5ee:	2000      	movs	r0, #0
 800d5f0:	e007      	b.n	800d602 <__sfputs_r+0x22>
 800d5f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5f6:	463a      	mov	r2, r7
 800d5f8:	4630      	mov	r0, r6
 800d5fa:	f7ff ffda 	bl	800d5b2 <__sfputc_r>
 800d5fe:	1c43      	adds	r3, r0, #1
 800d600:	d1f3      	bne.n	800d5ea <__sfputs_r+0xa>
 800d602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d604 <_vfiprintf_r>:
 800d604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d608:	460d      	mov	r5, r1
 800d60a:	b09d      	sub	sp, #116	@ 0x74
 800d60c:	4614      	mov	r4, r2
 800d60e:	4698      	mov	r8, r3
 800d610:	4606      	mov	r6, r0
 800d612:	b118      	cbz	r0, 800d61c <_vfiprintf_r+0x18>
 800d614:	6a03      	ldr	r3, [r0, #32]
 800d616:	b90b      	cbnz	r3, 800d61c <_vfiprintf_r+0x18>
 800d618:	f7fe f90a 	bl	800b830 <__sinit>
 800d61c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d61e:	07d9      	lsls	r1, r3, #31
 800d620:	d405      	bmi.n	800d62e <_vfiprintf_r+0x2a>
 800d622:	89ab      	ldrh	r3, [r5, #12]
 800d624:	059a      	lsls	r2, r3, #22
 800d626:	d402      	bmi.n	800d62e <_vfiprintf_r+0x2a>
 800d628:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d62a:	f7fe fa12 	bl	800ba52 <__retarget_lock_acquire_recursive>
 800d62e:	89ab      	ldrh	r3, [r5, #12]
 800d630:	071b      	lsls	r3, r3, #28
 800d632:	d501      	bpl.n	800d638 <_vfiprintf_r+0x34>
 800d634:	692b      	ldr	r3, [r5, #16]
 800d636:	b99b      	cbnz	r3, 800d660 <_vfiprintf_r+0x5c>
 800d638:	4629      	mov	r1, r5
 800d63a:	4630      	mov	r0, r6
 800d63c:	f000 f938 	bl	800d8b0 <__swsetup_r>
 800d640:	b170      	cbz	r0, 800d660 <_vfiprintf_r+0x5c>
 800d642:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d644:	07dc      	lsls	r4, r3, #31
 800d646:	d504      	bpl.n	800d652 <_vfiprintf_r+0x4e>
 800d648:	f04f 30ff 	mov.w	r0, #4294967295
 800d64c:	b01d      	add	sp, #116	@ 0x74
 800d64e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d652:	89ab      	ldrh	r3, [r5, #12]
 800d654:	0598      	lsls	r0, r3, #22
 800d656:	d4f7      	bmi.n	800d648 <_vfiprintf_r+0x44>
 800d658:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d65a:	f7fe f9fb 	bl	800ba54 <__retarget_lock_release_recursive>
 800d65e:	e7f3      	b.n	800d648 <_vfiprintf_r+0x44>
 800d660:	2300      	movs	r3, #0
 800d662:	9309      	str	r3, [sp, #36]	@ 0x24
 800d664:	2320      	movs	r3, #32
 800d666:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d66a:	f8cd 800c 	str.w	r8, [sp, #12]
 800d66e:	2330      	movs	r3, #48	@ 0x30
 800d670:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d820 <_vfiprintf_r+0x21c>
 800d674:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d678:	f04f 0901 	mov.w	r9, #1
 800d67c:	4623      	mov	r3, r4
 800d67e:	469a      	mov	sl, r3
 800d680:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d684:	b10a      	cbz	r2, 800d68a <_vfiprintf_r+0x86>
 800d686:	2a25      	cmp	r2, #37	@ 0x25
 800d688:	d1f9      	bne.n	800d67e <_vfiprintf_r+0x7a>
 800d68a:	ebba 0b04 	subs.w	fp, sl, r4
 800d68e:	d00b      	beq.n	800d6a8 <_vfiprintf_r+0xa4>
 800d690:	465b      	mov	r3, fp
 800d692:	4622      	mov	r2, r4
 800d694:	4629      	mov	r1, r5
 800d696:	4630      	mov	r0, r6
 800d698:	f7ff ffa2 	bl	800d5e0 <__sfputs_r>
 800d69c:	3001      	adds	r0, #1
 800d69e:	f000 80a7 	beq.w	800d7f0 <_vfiprintf_r+0x1ec>
 800d6a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d6a4:	445a      	add	r2, fp
 800d6a6:	9209      	str	r2, [sp, #36]	@ 0x24
 800d6a8:	f89a 3000 	ldrb.w	r3, [sl]
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	f000 809f 	beq.w	800d7f0 <_vfiprintf_r+0x1ec>
 800d6b2:	2300      	movs	r3, #0
 800d6b4:	f04f 32ff 	mov.w	r2, #4294967295
 800d6b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6bc:	f10a 0a01 	add.w	sl, sl, #1
 800d6c0:	9304      	str	r3, [sp, #16]
 800d6c2:	9307      	str	r3, [sp, #28]
 800d6c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d6c8:	931a      	str	r3, [sp, #104]	@ 0x68
 800d6ca:	4654      	mov	r4, sl
 800d6cc:	2205      	movs	r2, #5
 800d6ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6d2:	4853      	ldr	r0, [pc, #332]	@ (800d820 <_vfiprintf_r+0x21c>)
 800d6d4:	f7f2 fd7c 	bl	80001d0 <memchr>
 800d6d8:	9a04      	ldr	r2, [sp, #16]
 800d6da:	b9d8      	cbnz	r0, 800d714 <_vfiprintf_r+0x110>
 800d6dc:	06d1      	lsls	r1, r2, #27
 800d6de:	bf44      	itt	mi
 800d6e0:	2320      	movmi	r3, #32
 800d6e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6e6:	0713      	lsls	r3, r2, #28
 800d6e8:	bf44      	itt	mi
 800d6ea:	232b      	movmi	r3, #43	@ 0x2b
 800d6ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6f0:	f89a 3000 	ldrb.w	r3, [sl]
 800d6f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800d6f6:	d015      	beq.n	800d724 <_vfiprintf_r+0x120>
 800d6f8:	9a07      	ldr	r2, [sp, #28]
 800d6fa:	4654      	mov	r4, sl
 800d6fc:	2000      	movs	r0, #0
 800d6fe:	f04f 0c0a 	mov.w	ip, #10
 800d702:	4621      	mov	r1, r4
 800d704:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d708:	3b30      	subs	r3, #48	@ 0x30
 800d70a:	2b09      	cmp	r3, #9
 800d70c:	d94b      	bls.n	800d7a6 <_vfiprintf_r+0x1a2>
 800d70e:	b1b0      	cbz	r0, 800d73e <_vfiprintf_r+0x13a>
 800d710:	9207      	str	r2, [sp, #28]
 800d712:	e014      	b.n	800d73e <_vfiprintf_r+0x13a>
 800d714:	eba0 0308 	sub.w	r3, r0, r8
 800d718:	fa09 f303 	lsl.w	r3, r9, r3
 800d71c:	4313      	orrs	r3, r2
 800d71e:	9304      	str	r3, [sp, #16]
 800d720:	46a2      	mov	sl, r4
 800d722:	e7d2      	b.n	800d6ca <_vfiprintf_r+0xc6>
 800d724:	9b03      	ldr	r3, [sp, #12]
 800d726:	1d19      	adds	r1, r3, #4
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	9103      	str	r1, [sp, #12]
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	bfbb      	ittet	lt
 800d730:	425b      	neglt	r3, r3
 800d732:	f042 0202 	orrlt.w	r2, r2, #2
 800d736:	9307      	strge	r3, [sp, #28]
 800d738:	9307      	strlt	r3, [sp, #28]
 800d73a:	bfb8      	it	lt
 800d73c:	9204      	strlt	r2, [sp, #16]
 800d73e:	7823      	ldrb	r3, [r4, #0]
 800d740:	2b2e      	cmp	r3, #46	@ 0x2e
 800d742:	d10a      	bne.n	800d75a <_vfiprintf_r+0x156>
 800d744:	7863      	ldrb	r3, [r4, #1]
 800d746:	2b2a      	cmp	r3, #42	@ 0x2a
 800d748:	d132      	bne.n	800d7b0 <_vfiprintf_r+0x1ac>
 800d74a:	9b03      	ldr	r3, [sp, #12]
 800d74c:	1d1a      	adds	r2, r3, #4
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	9203      	str	r2, [sp, #12]
 800d752:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d756:	3402      	adds	r4, #2
 800d758:	9305      	str	r3, [sp, #20]
 800d75a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d830 <_vfiprintf_r+0x22c>
 800d75e:	7821      	ldrb	r1, [r4, #0]
 800d760:	2203      	movs	r2, #3
 800d762:	4650      	mov	r0, sl
 800d764:	f7f2 fd34 	bl	80001d0 <memchr>
 800d768:	b138      	cbz	r0, 800d77a <_vfiprintf_r+0x176>
 800d76a:	9b04      	ldr	r3, [sp, #16]
 800d76c:	eba0 000a 	sub.w	r0, r0, sl
 800d770:	2240      	movs	r2, #64	@ 0x40
 800d772:	4082      	lsls	r2, r0
 800d774:	4313      	orrs	r3, r2
 800d776:	3401      	adds	r4, #1
 800d778:	9304      	str	r3, [sp, #16]
 800d77a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d77e:	4829      	ldr	r0, [pc, #164]	@ (800d824 <_vfiprintf_r+0x220>)
 800d780:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d784:	2206      	movs	r2, #6
 800d786:	f7f2 fd23 	bl	80001d0 <memchr>
 800d78a:	2800      	cmp	r0, #0
 800d78c:	d03f      	beq.n	800d80e <_vfiprintf_r+0x20a>
 800d78e:	4b26      	ldr	r3, [pc, #152]	@ (800d828 <_vfiprintf_r+0x224>)
 800d790:	bb1b      	cbnz	r3, 800d7da <_vfiprintf_r+0x1d6>
 800d792:	9b03      	ldr	r3, [sp, #12]
 800d794:	3307      	adds	r3, #7
 800d796:	f023 0307 	bic.w	r3, r3, #7
 800d79a:	3308      	adds	r3, #8
 800d79c:	9303      	str	r3, [sp, #12]
 800d79e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7a0:	443b      	add	r3, r7
 800d7a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7a4:	e76a      	b.n	800d67c <_vfiprintf_r+0x78>
 800d7a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7aa:	460c      	mov	r4, r1
 800d7ac:	2001      	movs	r0, #1
 800d7ae:	e7a8      	b.n	800d702 <_vfiprintf_r+0xfe>
 800d7b0:	2300      	movs	r3, #0
 800d7b2:	3401      	adds	r4, #1
 800d7b4:	9305      	str	r3, [sp, #20]
 800d7b6:	4619      	mov	r1, r3
 800d7b8:	f04f 0c0a 	mov.w	ip, #10
 800d7bc:	4620      	mov	r0, r4
 800d7be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d7c2:	3a30      	subs	r2, #48	@ 0x30
 800d7c4:	2a09      	cmp	r2, #9
 800d7c6:	d903      	bls.n	800d7d0 <_vfiprintf_r+0x1cc>
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d0c6      	beq.n	800d75a <_vfiprintf_r+0x156>
 800d7cc:	9105      	str	r1, [sp, #20]
 800d7ce:	e7c4      	b.n	800d75a <_vfiprintf_r+0x156>
 800d7d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d7d4:	4604      	mov	r4, r0
 800d7d6:	2301      	movs	r3, #1
 800d7d8:	e7f0      	b.n	800d7bc <_vfiprintf_r+0x1b8>
 800d7da:	ab03      	add	r3, sp, #12
 800d7dc:	9300      	str	r3, [sp, #0]
 800d7de:	462a      	mov	r2, r5
 800d7e0:	4b12      	ldr	r3, [pc, #72]	@ (800d82c <_vfiprintf_r+0x228>)
 800d7e2:	a904      	add	r1, sp, #16
 800d7e4:	4630      	mov	r0, r6
 800d7e6:	f7fd fbdf 	bl	800afa8 <_printf_float>
 800d7ea:	4607      	mov	r7, r0
 800d7ec:	1c78      	adds	r0, r7, #1
 800d7ee:	d1d6      	bne.n	800d79e <_vfiprintf_r+0x19a>
 800d7f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d7f2:	07d9      	lsls	r1, r3, #31
 800d7f4:	d405      	bmi.n	800d802 <_vfiprintf_r+0x1fe>
 800d7f6:	89ab      	ldrh	r3, [r5, #12]
 800d7f8:	059a      	lsls	r2, r3, #22
 800d7fa:	d402      	bmi.n	800d802 <_vfiprintf_r+0x1fe>
 800d7fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d7fe:	f7fe f929 	bl	800ba54 <__retarget_lock_release_recursive>
 800d802:	89ab      	ldrh	r3, [r5, #12]
 800d804:	065b      	lsls	r3, r3, #25
 800d806:	f53f af1f 	bmi.w	800d648 <_vfiprintf_r+0x44>
 800d80a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d80c:	e71e      	b.n	800d64c <_vfiprintf_r+0x48>
 800d80e:	ab03      	add	r3, sp, #12
 800d810:	9300      	str	r3, [sp, #0]
 800d812:	462a      	mov	r2, r5
 800d814:	4b05      	ldr	r3, [pc, #20]	@ (800d82c <_vfiprintf_r+0x228>)
 800d816:	a904      	add	r1, sp, #16
 800d818:	4630      	mov	r0, r6
 800d81a:	f7fd fe5d 	bl	800b4d8 <_printf_i>
 800d81e:	e7e4      	b.n	800d7ea <_vfiprintf_r+0x1e6>
 800d820:	0800e1f0 	.word	0x0800e1f0
 800d824:	0800e1fa 	.word	0x0800e1fa
 800d828:	0800afa9 	.word	0x0800afa9
 800d82c:	0800d5e1 	.word	0x0800d5e1
 800d830:	0800e1f6 	.word	0x0800e1f6

0800d834 <__swbuf_r>:
 800d834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d836:	460e      	mov	r6, r1
 800d838:	4614      	mov	r4, r2
 800d83a:	4605      	mov	r5, r0
 800d83c:	b118      	cbz	r0, 800d846 <__swbuf_r+0x12>
 800d83e:	6a03      	ldr	r3, [r0, #32]
 800d840:	b90b      	cbnz	r3, 800d846 <__swbuf_r+0x12>
 800d842:	f7fd fff5 	bl	800b830 <__sinit>
 800d846:	69a3      	ldr	r3, [r4, #24]
 800d848:	60a3      	str	r3, [r4, #8]
 800d84a:	89a3      	ldrh	r3, [r4, #12]
 800d84c:	071a      	lsls	r2, r3, #28
 800d84e:	d501      	bpl.n	800d854 <__swbuf_r+0x20>
 800d850:	6923      	ldr	r3, [r4, #16]
 800d852:	b943      	cbnz	r3, 800d866 <__swbuf_r+0x32>
 800d854:	4621      	mov	r1, r4
 800d856:	4628      	mov	r0, r5
 800d858:	f000 f82a 	bl	800d8b0 <__swsetup_r>
 800d85c:	b118      	cbz	r0, 800d866 <__swbuf_r+0x32>
 800d85e:	f04f 37ff 	mov.w	r7, #4294967295
 800d862:	4638      	mov	r0, r7
 800d864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d866:	6823      	ldr	r3, [r4, #0]
 800d868:	6922      	ldr	r2, [r4, #16]
 800d86a:	1a98      	subs	r0, r3, r2
 800d86c:	6963      	ldr	r3, [r4, #20]
 800d86e:	b2f6      	uxtb	r6, r6
 800d870:	4283      	cmp	r3, r0
 800d872:	4637      	mov	r7, r6
 800d874:	dc05      	bgt.n	800d882 <__swbuf_r+0x4e>
 800d876:	4621      	mov	r1, r4
 800d878:	4628      	mov	r0, r5
 800d87a:	f7ff fda7 	bl	800d3cc <_fflush_r>
 800d87e:	2800      	cmp	r0, #0
 800d880:	d1ed      	bne.n	800d85e <__swbuf_r+0x2a>
 800d882:	68a3      	ldr	r3, [r4, #8]
 800d884:	3b01      	subs	r3, #1
 800d886:	60a3      	str	r3, [r4, #8]
 800d888:	6823      	ldr	r3, [r4, #0]
 800d88a:	1c5a      	adds	r2, r3, #1
 800d88c:	6022      	str	r2, [r4, #0]
 800d88e:	701e      	strb	r6, [r3, #0]
 800d890:	6962      	ldr	r2, [r4, #20]
 800d892:	1c43      	adds	r3, r0, #1
 800d894:	429a      	cmp	r2, r3
 800d896:	d004      	beq.n	800d8a2 <__swbuf_r+0x6e>
 800d898:	89a3      	ldrh	r3, [r4, #12]
 800d89a:	07db      	lsls	r3, r3, #31
 800d89c:	d5e1      	bpl.n	800d862 <__swbuf_r+0x2e>
 800d89e:	2e0a      	cmp	r6, #10
 800d8a0:	d1df      	bne.n	800d862 <__swbuf_r+0x2e>
 800d8a2:	4621      	mov	r1, r4
 800d8a4:	4628      	mov	r0, r5
 800d8a6:	f7ff fd91 	bl	800d3cc <_fflush_r>
 800d8aa:	2800      	cmp	r0, #0
 800d8ac:	d0d9      	beq.n	800d862 <__swbuf_r+0x2e>
 800d8ae:	e7d6      	b.n	800d85e <__swbuf_r+0x2a>

0800d8b0 <__swsetup_r>:
 800d8b0:	b538      	push	{r3, r4, r5, lr}
 800d8b2:	4b29      	ldr	r3, [pc, #164]	@ (800d958 <__swsetup_r+0xa8>)
 800d8b4:	4605      	mov	r5, r0
 800d8b6:	6818      	ldr	r0, [r3, #0]
 800d8b8:	460c      	mov	r4, r1
 800d8ba:	b118      	cbz	r0, 800d8c4 <__swsetup_r+0x14>
 800d8bc:	6a03      	ldr	r3, [r0, #32]
 800d8be:	b90b      	cbnz	r3, 800d8c4 <__swsetup_r+0x14>
 800d8c0:	f7fd ffb6 	bl	800b830 <__sinit>
 800d8c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8c8:	0719      	lsls	r1, r3, #28
 800d8ca:	d422      	bmi.n	800d912 <__swsetup_r+0x62>
 800d8cc:	06da      	lsls	r2, r3, #27
 800d8ce:	d407      	bmi.n	800d8e0 <__swsetup_r+0x30>
 800d8d0:	2209      	movs	r2, #9
 800d8d2:	602a      	str	r2, [r5, #0]
 800d8d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8d8:	81a3      	strh	r3, [r4, #12]
 800d8da:	f04f 30ff 	mov.w	r0, #4294967295
 800d8de:	e033      	b.n	800d948 <__swsetup_r+0x98>
 800d8e0:	0758      	lsls	r0, r3, #29
 800d8e2:	d512      	bpl.n	800d90a <__swsetup_r+0x5a>
 800d8e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d8e6:	b141      	cbz	r1, 800d8fa <__swsetup_r+0x4a>
 800d8e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d8ec:	4299      	cmp	r1, r3
 800d8ee:	d002      	beq.n	800d8f6 <__swsetup_r+0x46>
 800d8f0:	4628      	mov	r0, r5
 800d8f2:	f7fe ff0d 	bl	800c710 <_free_r>
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	6363      	str	r3, [r4, #52]	@ 0x34
 800d8fa:	89a3      	ldrh	r3, [r4, #12]
 800d8fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d900:	81a3      	strh	r3, [r4, #12]
 800d902:	2300      	movs	r3, #0
 800d904:	6063      	str	r3, [r4, #4]
 800d906:	6923      	ldr	r3, [r4, #16]
 800d908:	6023      	str	r3, [r4, #0]
 800d90a:	89a3      	ldrh	r3, [r4, #12]
 800d90c:	f043 0308 	orr.w	r3, r3, #8
 800d910:	81a3      	strh	r3, [r4, #12]
 800d912:	6923      	ldr	r3, [r4, #16]
 800d914:	b94b      	cbnz	r3, 800d92a <__swsetup_r+0x7a>
 800d916:	89a3      	ldrh	r3, [r4, #12]
 800d918:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d91c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d920:	d003      	beq.n	800d92a <__swsetup_r+0x7a>
 800d922:	4621      	mov	r1, r4
 800d924:	4628      	mov	r0, r5
 800d926:	f000 f883 	bl	800da30 <__smakebuf_r>
 800d92a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d92e:	f013 0201 	ands.w	r2, r3, #1
 800d932:	d00a      	beq.n	800d94a <__swsetup_r+0x9a>
 800d934:	2200      	movs	r2, #0
 800d936:	60a2      	str	r2, [r4, #8]
 800d938:	6962      	ldr	r2, [r4, #20]
 800d93a:	4252      	negs	r2, r2
 800d93c:	61a2      	str	r2, [r4, #24]
 800d93e:	6922      	ldr	r2, [r4, #16]
 800d940:	b942      	cbnz	r2, 800d954 <__swsetup_r+0xa4>
 800d942:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d946:	d1c5      	bne.n	800d8d4 <__swsetup_r+0x24>
 800d948:	bd38      	pop	{r3, r4, r5, pc}
 800d94a:	0799      	lsls	r1, r3, #30
 800d94c:	bf58      	it	pl
 800d94e:	6962      	ldrpl	r2, [r4, #20]
 800d950:	60a2      	str	r2, [r4, #8]
 800d952:	e7f4      	b.n	800d93e <__swsetup_r+0x8e>
 800d954:	2000      	movs	r0, #0
 800d956:	e7f7      	b.n	800d948 <__swsetup_r+0x98>
 800d958:	20000020 	.word	0x20000020

0800d95c <_raise_r>:
 800d95c:	291f      	cmp	r1, #31
 800d95e:	b538      	push	{r3, r4, r5, lr}
 800d960:	4605      	mov	r5, r0
 800d962:	460c      	mov	r4, r1
 800d964:	d904      	bls.n	800d970 <_raise_r+0x14>
 800d966:	2316      	movs	r3, #22
 800d968:	6003      	str	r3, [r0, #0]
 800d96a:	f04f 30ff 	mov.w	r0, #4294967295
 800d96e:	bd38      	pop	{r3, r4, r5, pc}
 800d970:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d972:	b112      	cbz	r2, 800d97a <_raise_r+0x1e>
 800d974:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d978:	b94b      	cbnz	r3, 800d98e <_raise_r+0x32>
 800d97a:	4628      	mov	r0, r5
 800d97c:	f000 f830 	bl	800d9e0 <_getpid_r>
 800d980:	4622      	mov	r2, r4
 800d982:	4601      	mov	r1, r0
 800d984:	4628      	mov	r0, r5
 800d986:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d98a:	f000 b817 	b.w	800d9bc <_kill_r>
 800d98e:	2b01      	cmp	r3, #1
 800d990:	d00a      	beq.n	800d9a8 <_raise_r+0x4c>
 800d992:	1c59      	adds	r1, r3, #1
 800d994:	d103      	bne.n	800d99e <_raise_r+0x42>
 800d996:	2316      	movs	r3, #22
 800d998:	6003      	str	r3, [r0, #0]
 800d99a:	2001      	movs	r0, #1
 800d99c:	e7e7      	b.n	800d96e <_raise_r+0x12>
 800d99e:	2100      	movs	r1, #0
 800d9a0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d9a4:	4620      	mov	r0, r4
 800d9a6:	4798      	blx	r3
 800d9a8:	2000      	movs	r0, #0
 800d9aa:	e7e0      	b.n	800d96e <_raise_r+0x12>

0800d9ac <raise>:
 800d9ac:	4b02      	ldr	r3, [pc, #8]	@ (800d9b8 <raise+0xc>)
 800d9ae:	4601      	mov	r1, r0
 800d9b0:	6818      	ldr	r0, [r3, #0]
 800d9b2:	f7ff bfd3 	b.w	800d95c <_raise_r>
 800d9b6:	bf00      	nop
 800d9b8:	20000020 	.word	0x20000020

0800d9bc <_kill_r>:
 800d9bc:	b538      	push	{r3, r4, r5, lr}
 800d9be:	4d07      	ldr	r5, [pc, #28]	@ (800d9dc <_kill_r+0x20>)
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	4604      	mov	r4, r0
 800d9c4:	4608      	mov	r0, r1
 800d9c6:	4611      	mov	r1, r2
 800d9c8:	602b      	str	r3, [r5, #0]
 800d9ca:	f000 fa55 	bl	800de78 <_kill>
 800d9ce:	1c43      	adds	r3, r0, #1
 800d9d0:	d102      	bne.n	800d9d8 <_kill_r+0x1c>
 800d9d2:	682b      	ldr	r3, [r5, #0]
 800d9d4:	b103      	cbz	r3, 800d9d8 <_kill_r+0x1c>
 800d9d6:	6023      	str	r3, [r4, #0]
 800d9d8:	bd38      	pop	{r3, r4, r5, pc}
 800d9da:	bf00      	nop
 800d9dc:	20007270 	.word	0x20007270

0800d9e0 <_getpid_r>:
 800d9e0:	f000 ba3a 	b.w	800de58 <_getpid>

0800d9e4 <__swhatbuf_r>:
 800d9e4:	b570      	push	{r4, r5, r6, lr}
 800d9e6:	460c      	mov	r4, r1
 800d9e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9ec:	2900      	cmp	r1, #0
 800d9ee:	b096      	sub	sp, #88	@ 0x58
 800d9f0:	4615      	mov	r5, r2
 800d9f2:	461e      	mov	r6, r3
 800d9f4:	da0d      	bge.n	800da12 <__swhatbuf_r+0x2e>
 800d9f6:	89a3      	ldrh	r3, [r4, #12]
 800d9f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d9fc:	f04f 0100 	mov.w	r1, #0
 800da00:	bf14      	ite	ne
 800da02:	2340      	movne	r3, #64	@ 0x40
 800da04:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800da08:	2000      	movs	r0, #0
 800da0a:	6031      	str	r1, [r6, #0]
 800da0c:	602b      	str	r3, [r5, #0]
 800da0e:	b016      	add	sp, #88	@ 0x58
 800da10:	bd70      	pop	{r4, r5, r6, pc}
 800da12:	466a      	mov	r2, sp
 800da14:	f000 f848 	bl	800daa8 <_fstat_r>
 800da18:	2800      	cmp	r0, #0
 800da1a:	dbec      	blt.n	800d9f6 <__swhatbuf_r+0x12>
 800da1c:	9901      	ldr	r1, [sp, #4]
 800da1e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800da22:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800da26:	4259      	negs	r1, r3
 800da28:	4159      	adcs	r1, r3
 800da2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800da2e:	e7eb      	b.n	800da08 <__swhatbuf_r+0x24>

0800da30 <__smakebuf_r>:
 800da30:	898b      	ldrh	r3, [r1, #12]
 800da32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da34:	079d      	lsls	r5, r3, #30
 800da36:	4606      	mov	r6, r0
 800da38:	460c      	mov	r4, r1
 800da3a:	d507      	bpl.n	800da4c <__smakebuf_r+0x1c>
 800da3c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800da40:	6023      	str	r3, [r4, #0]
 800da42:	6123      	str	r3, [r4, #16]
 800da44:	2301      	movs	r3, #1
 800da46:	6163      	str	r3, [r4, #20]
 800da48:	b003      	add	sp, #12
 800da4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da4c:	ab01      	add	r3, sp, #4
 800da4e:	466a      	mov	r2, sp
 800da50:	f7ff ffc8 	bl	800d9e4 <__swhatbuf_r>
 800da54:	9f00      	ldr	r7, [sp, #0]
 800da56:	4605      	mov	r5, r0
 800da58:	4639      	mov	r1, r7
 800da5a:	4630      	mov	r0, r6
 800da5c:	f7fe fecc 	bl	800c7f8 <_malloc_r>
 800da60:	b948      	cbnz	r0, 800da76 <__smakebuf_r+0x46>
 800da62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da66:	059a      	lsls	r2, r3, #22
 800da68:	d4ee      	bmi.n	800da48 <__smakebuf_r+0x18>
 800da6a:	f023 0303 	bic.w	r3, r3, #3
 800da6e:	f043 0302 	orr.w	r3, r3, #2
 800da72:	81a3      	strh	r3, [r4, #12]
 800da74:	e7e2      	b.n	800da3c <__smakebuf_r+0xc>
 800da76:	89a3      	ldrh	r3, [r4, #12]
 800da78:	6020      	str	r0, [r4, #0]
 800da7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da7e:	81a3      	strh	r3, [r4, #12]
 800da80:	9b01      	ldr	r3, [sp, #4]
 800da82:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800da86:	b15b      	cbz	r3, 800daa0 <__smakebuf_r+0x70>
 800da88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da8c:	4630      	mov	r0, r6
 800da8e:	f000 f81d 	bl	800dacc <_isatty_r>
 800da92:	b128      	cbz	r0, 800daa0 <__smakebuf_r+0x70>
 800da94:	89a3      	ldrh	r3, [r4, #12]
 800da96:	f023 0303 	bic.w	r3, r3, #3
 800da9a:	f043 0301 	orr.w	r3, r3, #1
 800da9e:	81a3      	strh	r3, [r4, #12]
 800daa0:	89a3      	ldrh	r3, [r4, #12]
 800daa2:	431d      	orrs	r5, r3
 800daa4:	81a5      	strh	r5, [r4, #12]
 800daa6:	e7cf      	b.n	800da48 <__smakebuf_r+0x18>

0800daa8 <_fstat_r>:
 800daa8:	b538      	push	{r3, r4, r5, lr}
 800daaa:	4d07      	ldr	r5, [pc, #28]	@ (800dac8 <_fstat_r+0x20>)
 800daac:	2300      	movs	r3, #0
 800daae:	4604      	mov	r4, r0
 800dab0:	4608      	mov	r0, r1
 800dab2:	4611      	mov	r1, r2
 800dab4:	602b      	str	r3, [r5, #0]
 800dab6:	f000 f9c7 	bl	800de48 <_fstat>
 800daba:	1c43      	adds	r3, r0, #1
 800dabc:	d102      	bne.n	800dac4 <_fstat_r+0x1c>
 800dabe:	682b      	ldr	r3, [r5, #0]
 800dac0:	b103      	cbz	r3, 800dac4 <_fstat_r+0x1c>
 800dac2:	6023      	str	r3, [r4, #0]
 800dac4:	bd38      	pop	{r3, r4, r5, pc}
 800dac6:	bf00      	nop
 800dac8:	20007270 	.word	0x20007270

0800dacc <_isatty_r>:
 800dacc:	b538      	push	{r3, r4, r5, lr}
 800dace:	4d06      	ldr	r5, [pc, #24]	@ (800dae8 <_isatty_r+0x1c>)
 800dad0:	2300      	movs	r3, #0
 800dad2:	4604      	mov	r4, r0
 800dad4:	4608      	mov	r0, r1
 800dad6:	602b      	str	r3, [r5, #0]
 800dad8:	f000 f9c6 	bl	800de68 <_isatty>
 800dadc:	1c43      	adds	r3, r0, #1
 800dade:	d102      	bne.n	800dae6 <_isatty_r+0x1a>
 800dae0:	682b      	ldr	r3, [r5, #0]
 800dae2:	b103      	cbz	r3, 800dae6 <_isatty_r+0x1a>
 800dae4:	6023      	str	r3, [r4, #0]
 800dae6:	bd38      	pop	{r3, r4, r5, pc}
 800dae8:	20007270 	.word	0x20007270

0800daec <atan2f>:
 800daec:	f000 b822 	b.w	800db34 <__ieee754_atan2f>

0800daf0 <sqrtf>:
 800daf0:	b508      	push	{r3, lr}
 800daf2:	ed2d 8b02 	vpush	{d8}
 800daf6:	eeb0 8a40 	vmov.f32	s16, s0
 800dafa:	f000 f817 	bl	800db2c <__ieee754_sqrtf>
 800dafe:	eeb4 8a48 	vcmp.f32	s16, s16
 800db02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db06:	d60c      	bvs.n	800db22 <sqrtf+0x32>
 800db08:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800db28 <sqrtf+0x38>
 800db0c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800db10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db14:	d505      	bpl.n	800db22 <sqrtf+0x32>
 800db16:	f000 f989 	bl	800de2c <__errno>
 800db1a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800db1e:	2321      	movs	r3, #33	@ 0x21
 800db20:	6003      	str	r3, [r0, #0]
 800db22:	ecbd 8b02 	vpop	{d8}
 800db26:	bd08      	pop	{r3, pc}
 800db28:	00000000 	.word	0x00000000

0800db2c <__ieee754_sqrtf>:
 800db2c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800db30:	4770      	bx	lr
	...

0800db34 <__ieee754_atan2f>:
 800db34:	ee10 2a90 	vmov	r2, s1
 800db38:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800db3c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800db40:	b510      	push	{r4, lr}
 800db42:	eef0 7a40 	vmov.f32	s15, s0
 800db46:	d806      	bhi.n	800db56 <__ieee754_atan2f+0x22>
 800db48:	ee10 0a10 	vmov	r0, s0
 800db4c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800db50:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800db54:	d904      	bls.n	800db60 <__ieee754_atan2f+0x2c>
 800db56:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800db5a:	eeb0 0a67 	vmov.f32	s0, s15
 800db5e:	bd10      	pop	{r4, pc}
 800db60:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800db64:	d103      	bne.n	800db6e <__ieee754_atan2f+0x3a>
 800db66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db6a:	f000 b883 	b.w	800dc74 <atanf>
 800db6e:	1794      	asrs	r4, r2, #30
 800db70:	f004 0402 	and.w	r4, r4, #2
 800db74:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800db78:	b943      	cbnz	r3, 800db8c <__ieee754_atan2f+0x58>
 800db7a:	2c02      	cmp	r4, #2
 800db7c:	d05e      	beq.n	800dc3c <__ieee754_atan2f+0x108>
 800db7e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800dc50 <__ieee754_atan2f+0x11c>
 800db82:	2c03      	cmp	r4, #3
 800db84:	bf08      	it	eq
 800db86:	eef0 7a47 	vmoveq.f32	s15, s14
 800db8a:	e7e6      	b.n	800db5a <__ieee754_atan2f+0x26>
 800db8c:	b941      	cbnz	r1, 800dba0 <__ieee754_atan2f+0x6c>
 800db8e:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800dc54 <__ieee754_atan2f+0x120>
 800db92:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800dc58 <__ieee754_atan2f+0x124>
 800db96:	2800      	cmp	r0, #0
 800db98:	bfb8      	it	lt
 800db9a:	eef0 7a47 	vmovlt.f32	s15, s14
 800db9e:	e7dc      	b.n	800db5a <__ieee754_atan2f+0x26>
 800dba0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800dba4:	d110      	bne.n	800dbc8 <__ieee754_atan2f+0x94>
 800dba6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800dbaa:	f104 34ff 	add.w	r4, r4, #4294967295
 800dbae:	d107      	bne.n	800dbc0 <__ieee754_atan2f+0x8c>
 800dbb0:	2c02      	cmp	r4, #2
 800dbb2:	d846      	bhi.n	800dc42 <__ieee754_atan2f+0x10e>
 800dbb4:	4b29      	ldr	r3, [pc, #164]	@ (800dc5c <__ieee754_atan2f+0x128>)
 800dbb6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800dbba:	edd3 7a00 	vldr	s15, [r3]
 800dbbe:	e7cc      	b.n	800db5a <__ieee754_atan2f+0x26>
 800dbc0:	2c02      	cmp	r4, #2
 800dbc2:	d841      	bhi.n	800dc48 <__ieee754_atan2f+0x114>
 800dbc4:	4b26      	ldr	r3, [pc, #152]	@ (800dc60 <__ieee754_atan2f+0x12c>)
 800dbc6:	e7f6      	b.n	800dbb6 <__ieee754_atan2f+0x82>
 800dbc8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800dbcc:	d0df      	beq.n	800db8e <__ieee754_atan2f+0x5a>
 800dbce:	1a5b      	subs	r3, r3, r1
 800dbd0:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800dbd4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800dbd8:	da1a      	bge.n	800dc10 <__ieee754_atan2f+0xdc>
 800dbda:	2a00      	cmp	r2, #0
 800dbdc:	da01      	bge.n	800dbe2 <__ieee754_atan2f+0xae>
 800dbde:	313c      	adds	r1, #60	@ 0x3c
 800dbe0:	db19      	blt.n	800dc16 <__ieee754_atan2f+0xe2>
 800dbe2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800dbe6:	f000 f919 	bl	800de1c <fabsf>
 800dbea:	f000 f843 	bl	800dc74 <atanf>
 800dbee:	eef0 7a40 	vmov.f32	s15, s0
 800dbf2:	2c01      	cmp	r4, #1
 800dbf4:	d012      	beq.n	800dc1c <__ieee754_atan2f+0xe8>
 800dbf6:	2c02      	cmp	r4, #2
 800dbf8:	d017      	beq.n	800dc2a <__ieee754_atan2f+0xf6>
 800dbfa:	2c00      	cmp	r4, #0
 800dbfc:	d0ad      	beq.n	800db5a <__ieee754_atan2f+0x26>
 800dbfe:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800dc64 <__ieee754_atan2f+0x130>
 800dc02:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dc06:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800dc68 <__ieee754_atan2f+0x134>
 800dc0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dc0e:	e7a4      	b.n	800db5a <__ieee754_atan2f+0x26>
 800dc10:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800dc54 <__ieee754_atan2f+0x120>
 800dc14:	e7ed      	b.n	800dbf2 <__ieee754_atan2f+0xbe>
 800dc16:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800dc6c <__ieee754_atan2f+0x138>
 800dc1a:	e7ea      	b.n	800dbf2 <__ieee754_atan2f+0xbe>
 800dc1c:	ee17 3a90 	vmov	r3, s15
 800dc20:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800dc24:	ee07 3a90 	vmov	s15, r3
 800dc28:	e797      	b.n	800db5a <__ieee754_atan2f+0x26>
 800dc2a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800dc64 <__ieee754_atan2f+0x130>
 800dc2e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dc32:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800dc68 <__ieee754_atan2f+0x134>
 800dc36:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dc3a:	e78e      	b.n	800db5a <__ieee754_atan2f+0x26>
 800dc3c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800dc68 <__ieee754_atan2f+0x134>
 800dc40:	e78b      	b.n	800db5a <__ieee754_atan2f+0x26>
 800dc42:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800dc70 <__ieee754_atan2f+0x13c>
 800dc46:	e788      	b.n	800db5a <__ieee754_atan2f+0x26>
 800dc48:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800dc6c <__ieee754_atan2f+0x138>
 800dc4c:	e785      	b.n	800db5a <__ieee754_atan2f+0x26>
 800dc4e:	bf00      	nop
 800dc50:	c0490fdb 	.word	0xc0490fdb
 800dc54:	3fc90fdb 	.word	0x3fc90fdb
 800dc58:	bfc90fdb 	.word	0xbfc90fdb
 800dc5c:	0800e354 	.word	0x0800e354
 800dc60:	0800e348 	.word	0x0800e348
 800dc64:	33bbbd2e 	.word	0x33bbbd2e
 800dc68:	40490fdb 	.word	0x40490fdb
 800dc6c:	00000000 	.word	0x00000000
 800dc70:	3f490fdb 	.word	0x3f490fdb

0800dc74 <atanf>:
 800dc74:	b538      	push	{r3, r4, r5, lr}
 800dc76:	ee10 5a10 	vmov	r5, s0
 800dc7a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800dc7e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800dc82:	eef0 7a40 	vmov.f32	s15, s0
 800dc86:	d310      	bcc.n	800dcaa <atanf+0x36>
 800dc88:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800dc8c:	d904      	bls.n	800dc98 <atanf+0x24>
 800dc8e:	ee70 7a00 	vadd.f32	s15, s0, s0
 800dc92:	eeb0 0a67 	vmov.f32	s0, s15
 800dc96:	bd38      	pop	{r3, r4, r5, pc}
 800dc98:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800ddd0 <atanf+0x15c>
 800dc9c:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800ddd4 <atanf+0x160>
 800dca0:	2d00      	cmp	r5, #0
 800dca2:	bfc8      	it	gt
 800dca4:	eef0 7a47 	vmovgt.f32	s15, s14
 800dca8:	e7f3      	b.n	800dc92 <atanf+0x1e>
 800dcaa:	4b4b      	ldr	r3, [pc, #300]	@ (800ddd8 <atanf+0x164>)
 800dcac:	429c      	cmp	r4, r3
 800dcae:	d810      	bhi.n	800dcd2 <atanf+0x5e>
 800dcb0:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800dcb4:	d20a      	bcs.n	800dccc <atanf+0x58>
 800dcb6:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800dddc <atanf+0x168>
 800dcba:	ee30 7a07 	vadd.f32	s14, s0, s14
 800dcbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dcc2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800dcc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcca:	dce2      	bgt.n	800dc92 <atanf+0x1e>
 800dccc:	f04f 33ff 	mov.w	r3, #4294967295
 800dcd0:	e013      	b.n	800dcfa <atanf+0x86>
 800dcd2:	f000 f8a3 	bl	800de1c <fabsf>
 800dcd6:	4b42      	ldr	r3, [pc, #264]	@ (800dde0 <atanf+0x16c>)
 800dcd8:	429c      	cmp	r4, r3
 800dcda:	d84f      	bhi.n	800dd7c <atanf+0x108>
 800dcdc:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800dce0:	429c      	cmp	r4, r3
 800dce2:	d841      	bhi.n	800dd68 <atanf+0xf4>
 800dce4:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800dce8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800dcec:	eea0 7a27 	vfma.f32	s14, s0, s15
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800dcf6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800dcfa:	1c5a      	adds	r2, r3, #1
 800dcfc:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800dd00:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800dde4 <atanf+0x170>
 800dd04:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800dde8 <atanf+0x174>
 800dd08:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800ddec <atanf+0x178>
 800dd0c:	ee66 6a06 	vmul.f32	s13, s12, s12
 800dd10:	eee6 5a87 	vfma.f32	s11, s13, s14
 800dd14:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800ddf0 <atanf+0x17c>
 800dd18:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800dd1c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800ddf4 <atanf+0x180>
 800dd20:	eee7 5a26 	vfma.f32	s11, s14, s13
 800dd24:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800ddf8 <atanf+0x184>
 800dd28:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800dd2c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800ddfc <atanf+0x188>
 800dd30:	eee7 5a26 	vfma.f32	s11, s14, s13
 800dd34:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800de00 <atanf+0x18c>
 800dd38:	eea6 5a87 	vfma.f32	s10, s13, s14
 800dd3c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800de04 <atanf+0x190>
 800dd40:	eea5 7a26 	vfma.f32	s14, s10, s13
 800dd44:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800de08 <atanf+0x194>
 800dd48:	eea7 5a26 	vfma.f32	s10, s14, s13
 800dd4c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800de0c <atanf+0x198>
 800dd50:	eea5 7a26 	vfma.f32	s14, s10, s13
 800dd54:	ee27 7a26 	vmul.f32	s14, s14, s13
 800dd58:	eea5 7a86 	vfma.f32	s14, s11, s12
 800dd5c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800dd60:	d121      	bne.n	800dda6 <atanf+0x132>
 800dd62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dd66:	e794      	b.n	800dc92 <atanf+0x1e>
 800dd68:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800dd6c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800dd70:	ee30 0a27 	vadd.f32	s0, s0, s15
 800dd74:	2301      	movs	r3, #1
 800dd76:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800dd7a:	e7be      	b.n	800dcfa <atanf+0x86>
 800dd7c:	4b24      	ldr	r3, [pc, #144]	@ (800de10 <atanf+0x19c>)
 800dd7e:	429c      	cmp	r4, r3
 800dd80:	d80b      	bhi.n	800dd9a <atanf+0x126>
 800dd82:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800dd86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dd8a:	eea0 7a27 	vfma.f32	s14, s0, s15
 800dd8e:	2302      	movs	r3, #2
 800dd90:	ee70 6a67 	vsub.f32	s13, s0, s15
 800dd94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dd98:	e7af      	b.n	800dcfa <atanf+0x86>
 800dd9a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800dd9e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800dda2:	2303      	movs	r3, #3
 800dda4:	e7a9      	b.n	800dcfa <atanf+0x86>
 800dda6:	4a1b      	ldr	r2, [pc, #108]	@ (800de14 <atanf+0x1a0>)
 800dda8:	491b      	ldr	r1, [pc, #108]	@ (800de18 <atanf+0x1a4>)
 800ddaa:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800ddae:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800ddb2:	edd3 6a00 	vldr	s13, [r3]
 800ddb6:	ee37 7a66 	vsub.f32	s14, s14, s13
 800ddba:	2d00      	cmp	r5, #0
 800ddbc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ddc0:	edd2 7a00 	vldr	s15, [r2]
 800ddc4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ddc8:	bfb8      	it	lt
 800ddca:	eef1 7a67 	vneglt.f32	s15, s15
 800ddce:	e760      	b.n	800dc92 <atanf+0x1e>
 800ddd0:	bfc90fdb 	.word	0xbfc90fdb
 800ddd4:	3fc90fdb 	.word	0x3fc90fdb
 800ddd8:	3edfffff 	.word	0x3edfffff
 800dddc:	7149f2ca 	.word	0x7149f2ca
 800dde0:	3f97ffff 	.word	0x3f97ffff
 800dde4:	3c8569d7 	.word	0x3c8569d7
 800dde8:	3d4bda59 	.word	0x3d4bda59
 800ddec:	bd6ef16b 	.word	0xbd6ef16b
 800ddf0:	3d886b35 	.word	0x3d886b35
 800ddf4:	3dba2e6e 	.word	0x3dba2e6e
 800ddf8:	3e124925 	.word	0x3e124925
 800ddfc:	3eaaaaab 	.word	0x3eaaaaab
 800de00:	bd15a221 	.word	0xbd15a221
 800de04:	bd9d8795 	.word	0xbd9d8795
 800de08:	bde38e38 	.word	0xbde38e38
 800de0c:	be4ccccd 	.word	0xbe4ccccd
 800de10:	401bffff 	.word	0x401bffff
 800de14:	0800e370 	.word	0x0800e370
 800de18:	0800e360 	.word	0x0800e360

0800de1c <fabsf>:
 800de1c:	ee10 3a10 	vmov	r3, s0
 800de20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800de24:	ee00 3a10 	vmov	s0, r3
 800de28:	4770      	bx	lr
	...

0800de2c <__errno>:
 800de2c:	4b01      	ldr	r3, [pc, #4]	@ (800de34 <__errno+0x8>)
 800de2e:	6818      	ldr	r0, [r3, #0]
 800de30:	4770      	bx	lr
 800de32:	bf00      	nop
 800de34:	20000020 	.word	0x20000020

0800de38 <_close>:
 800de38:	4b02      	ldr	r3, [pc, #8]	@ (800de44 <_close+0xc>)
 800de3a:	2258      	movs	r2, #88	@ 0x58
 800de3c:	601a      	str	r2, [r3, #0]
 800de3e:	f04f 30ff 	mov.w	r0, #4294967295
 800de42:	4770      	bx	lr
 800de44:	20007270 	.word	0x20007270

0800de48 <_fstat>:
 800de48:	4b02      	ldr	r3, [pc, #8]	@ (800de54 <_fstat+0xc>)
 800de4a:	2258      	movs	r2, #88	@ 0x58
 800de4c:	601a      	str	r2, [r3, #0]
 800de4e:	f04f 30ff 	mov.w	r0, #4294967295
 800de52:	4770      	bx	lr
 800de54:	20007270 	.word	0x20007270

0800de58 <_getpid>:
 800de58:	4b02      	ldr	r3, [pc, #8]	@ (800de64 <_getpid+0xc>)
 800de5a:	2258      	movs	r2, #88	@ 0x58
 800de5c:	601a      	str	r2, [r3, #0]
 800de5e:	f04f 30ff 	mov.w	r0, #4294967295
 800de62:	4770      	bx	lr
 800de64:	20007270 	.word	0x20007270

0800de68 <_isatty>:
 800de68:	4b02      	ldr	r3, [pc, #8]	@ (800de74 <_isatty+0xc>)
 800de6a:	2258      	movs	r2, #88	@ 0x58
 800de6c:	601a      	str	r2, [r3, #0]
 800de6e:	2000      	movs	r0, #0
 800de70:	4770      	bx	lr
 800de72:	bf00      	nop
 800de74:	20007270 	.word	0x20007270

0800de78 <_kill>:
 800de78:	4b02      	ldr	r3, [pc, #8]	@ (800de84 <_kill+0xc>)
 800de7a:	2258      	movs	r2, #88	@ 0x58
 800de7c:	601a      	str	r2, [r3, #0]
 800de7e:	f04f 30ff 	mov.w	r0, #4294967295
 800de82:	4770      	bx	lr
 800de84:	20007270 	.word	0x20007270

0800de88 <_lseek>:
 800de88:	4b02      	ldr	r3, [pc, #8]	@ (800de94 <_lseek+0xc>)
 800de8a:	2258      	movs	r2, #88	@ 0x58
 800de8c:	601a      	str	r2, [r3, #0]
 800de8e:	f04f 30ff 	mov.w	r0, #4294967295
 800de92:	4770      	bx	lr
 800de94:	20007270 	.word	0x20007270

0800de98 <_read>:
 800de98:	4b02      	ldr	r3, [pc, #8]	@ (800dea4 <_read+0xc>)
 800de9a:	2258      	movs	r2, #88	@ 0x58
 800de9c:	601a      	str	r2, [r3, #0]
 800de9e:	f04f 30ff 	mov.w	r0, #4294967295
 800dea2:	4770      	bx	lr
 800dea4:	20007270 	.word	0x20007270

0800dea8 <_sbrk>:
 800dea8:	4a04      	ldr	r2, [pc, #16]	@ (800debc <_sbrk+0x14>)
 800deaa:	6811      	ldr	r1, [r2, #0]
 800deac:	4603      	mov	r3, r0
 800deae:	b909      	cbnz	r1, 800deb4 <_sbrk+0xc>
 800deb0:	4903      	ldr	r1, [pc, #12]	@ (800dec0 <_sbrk+0x18>)
 800deb2:	6011      	str	r1, [r2, #0]
 800deb4:	6810      	ldr	r0, [r2, #0]
 800deb6:	4403      	add	r3, r0
 800deb8:	6013      	str	r3, [r2, #0]
 800deba:	4770      	bx	lr
 800debc:	20007280 	.word	0x20007280
 800dec0:	20007288 	.word	0x20007288

0800dec4 <_write>:
 800dec4:	4b02      	ldr	r3, [pc, #8]	@ (800ded0 <_write+0xc>)
 800dec6:	2258      	movs	r2, #88	@ 0x58
 800dec8:	601a      	str	r2, [r3, #0]
 800deca:	f04f 30ff 	mov.w	r0, #4294967295
 800dece:	4770      	bx	lr
 800ded0:	20007270 	.word	0x20007270

0800ded4 <_exit>:
 800ded4:	e7fe      	b.n	800ded4 <_exit>
	...

0800ded8 <_init>:
 800ded8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deda:	bf00      	nop
 800dedc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dede:	bc08      	pop	{r3}
 800dee0:	469e      	mov	lr, r3
 800dee2:	4770      	bx	lr

0800dee4 <_fini>:
 800dee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dee6:	bf00      	nop
 800dee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800deea:	bc08      	pop	{r3}
 800deec:	469e      	mov	lr, r3
 800deee:	4770      	bx	lr
