#=========================================================================
# lab2-sort-xcel
#=========================================================================
# These are the steps required to generate the Verilog and
# corresponding Verilog test benches.
#
#  % mkdir -p $TOPDIR/sim/build
#  % cd $TOPDIR/sim/build
#  % pytest ../lab2_xcel/test/SortXcel_test.py --test-verilog --dump-vtb
#
#  % ../../sim/lab2_xcel/sort-xcel-sim --impl rtl --input random \
#      --stats --translate --dump-vtb
#

#-------------------------------------------------------------------------
# steps
#-------------------------------------------------------------------------

steps:
 - 01-synopsys-vcs-rtlsim
 - 02-synopsys-dc-synth
 - 03-synopsys-vcs-ffglsim
 - 04-cadence-innovus-pnr
 - 05-synopsys-vcs-baglsim
 - 06-synopsys-pt-pwr
 - 07-summarize-results

#-------------------------------------------------------------------------
# variables
#-------------------------------------------------------------------------

src_dir      : ../../../sim/build
design_name  : SortXcel
clock_period : 3.0

#-------------------------------------------------------------------------
# tests
#-------------------------------------------------------------------------

tests:
 - SortXcel_test_mini
 - SortXcel_test_mini_delay_5x7x4
 - SortXcel_test_mini_delay_3x14x2
 - SortXcel_test_small_data
 - SortXcel_test_large_data
 - SortXcel_test_sort_fwd_data
 - SortXcel_test_sort_rev_data
 - SortXcel_test_nonpow2_size
 - SortXcel_test_small_data_3x14x0
 - SortXcel_test_small_data_5x7x0
 - SortXcel_test_small_data_0x0x4
 - SortXcel_test_small_data_3x14x4
 - SortXcel_test_small_data_5x7x4
 - SortXcel_test_multiple

#-------------------------------------------------------------------------
# evals
#-------------------------------------------------------------------------

evals:
 - SortXcel_sort-xcel-rtl-random

