// Seed: 489395284
macromodule module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output logic id_2,
    output logic id_3,
    input wand id_4,
    input logic id_5,
    input tri id_6,
    input supply0 id_7,
    input logic id_8,
    input uwire id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12,
    output supply0 id_13,
    input uwire id_14,
    input supply0 id_15,
    input wire id_16,
    output wand id_17,
    input tri1 id_18,
    input wand id_19,
    output supply1 id_20
);
  always id_3 <= #1 id_8;
  initial begin
    #1 assert (id_18) id_2 = 1 == 1'b0;
    id_2 <= 1;
    id_2 <= id_5;
  end
  wire id_22, id_23;
  module_0();
endmodule
