Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9a12db2147c04af8a24473a968ada1fb --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Datapath_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Datapath_tb_time_synth.sdf", for root module "Datapath_tb/d0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Datapath_tb_time_synth.sdf", for root module "Datapath_tb/d0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.ALU32Bit
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit2To1_0
Compiling module xil_defaultlib.CombLogicForBranching
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.ClkDiv
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Two4DigitDisplay
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.EXMEMReg
Compiling module xil_defaultlib.HiLoRegisters
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.IDEXReg
Compiling module xil_defaultlib.IFIDReg
Compiling module xil_defaultlib.Mux32Bit4To1
Compiling module xil_defaultlib.MEMWBReg
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.PCAdder_1
Compiling module xil_defaultlib.Mux32Bit2To1_2
Compiling module xil_defaultlib.Mux32Bit4To1_3
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module simprims_ver.RAMB18E1(IS_CLKARDCLK_INVERTED=1...
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Datapath_tb_time_synth
