
Node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001f8  00800200  00001d90  00001e24  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001d90  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000021  008003f8  008003f8  0000201c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000201c  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000398  00000000  00000000  00002078  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000029f6  00000000  00000000  00002410  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000014da  00000000  00000000  00004e06  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001f45  00000000  00000000  000062e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000998  00000000  00000000  00008228  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000899  00000000  00000000  00008bc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000017ea  00000000  00000000  00009459  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000002c0  00000000  00000000  0000ac43  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dd c0       	rjmp	.+442    	; 0x1c8 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	df c0       	rjmp	.+446    	; 0x1e0 <__vector_8>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	58 c3       	rjmp	.+1712   	; 0x6ee <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	05 c2       	rjmp	.+1034   	; 0x480 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	b3 c1       	rjmp	.+870    	; 0x3f8 <__vector_36>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8f c6       	rjmp	.+3358   	; 0xdbc <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	28 c6       	rjmp	.+3152   	; 0xcfa <__vector_42>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	f9 06       	cpc	r15, r25
      e6:	4b 07       	cpc	r20, r27
      e8:	4b 07       	cpc	r20, r27
      ea:	4b 07       	cpc	r20, r27
      ec:	4b 07       	cpc	r20, r27
      ee:	4b 07       	cpc	r20, r27
      f0:	4b 07       	cpc	r20, r27
      f2:	4b 07       	cpc	r20, r27
      f4:	f9 06       	cpc	r15, r25
      f6:	4b 07       	cpc	r20, r27
      f8:	4b 07       	cpc	r20, r27
      fa:	4b 07       	cpc	r20, r27
      fc:	4b 07       	cpc	r20, r27
      fe:	4b 07       	cpc	r20, r27
     100:	4b 07       	cpc	r20, r27
     102:	4b 07       	cpc	r20, r27
     104:	fb 06       	cpc	r15, r27
     106:	4b 07       	cpc	r20, r27
     108:	4b 07       	cpc	r20, r27
     10a:	4b 07       	cpc	r20, r27
     10c:	4b 07       	cpc	r20, r27
     10e:	4b 07       	cpc	r20, r27
     110:	4b 07       	cpc	r20, r27
     112:	4b 07       	cpc	r20, r27
     114:	4b 07       	cpc	r20, r27
     116:	4b 07       	cpc	r20, r27
     118:	4b 07       	cpc	r20, r27
     11a:	4b 07       	cpc	r20, r27
     11c:	4b 07       	cpc	r20, r27
     11e:	4b 07       	cpc	r20, r27
     120:	4b 07       	cpc	r20, r27
     122:	4b 07       	cpc	r20, r27
     124:	fb 06       	cpc	r15, r27
     126:	4b 07       	cpc	r20, r27
     128:	4b 07       	cpc	r20, r27
     12a:	4b 07       	cpc	r20, r27
     12c:	4b 07       	cpc	r20, r27
     12e:	4b 07       	cpc	r20, r27
     130:	4b 07       	cpc	r20, r27
     132:	4b 07       	cpc	r20, r27
     134:	4b 07       	cpc	r20, r27
     136:	4b 07       	cpc	r20, r27
     138:	4b 07       	cpc	r20, r27
     13a:	4b 07       	cpc	r20, r27
     13c:	4b 07       	cpc	r20, r27
     13e:	4b 07       	cpc	r20, r27
     140:	4b 07       	cpc	r20, r27
     142:	4b 07       	cpc	r20, r27
     144:	47 07       	cpc	r20, r23
     146:	4b 07       	cpc	r20, r27
     148:	4b 07       	cpc	r20, r27
     14a:	4b 07       	cpc	r20, r27
     14c:	4b 07       	cpc	r20, r27
     14e:	4b 07       	cpc	r20, r27
     150:	4b 07       	cpc	r20, r27
     152:	4b 07       	cpc	r20, r27
     154:	24 07       	cpc	r18, r20
     156:	4b 07       	cpc	r20, r27
     158:	4b 07       	cpc	r20, r27
     15a:	4b 07       	cpc	r20, r27
     15c:	4b 07       	cpc	r20, r27
     15e:	4b 07       	cpc	r20, r27
     160:	4b 07       	cpc	r20, r27
     162:	4b 07       	cpc	r20, r27
     164:	4b 07       	cpc	r20, r27
     166:	4b 07       	cpc	r20, r27
     168:	4b 07       	cpc	r20, r27
     16a:	4b 07       	cpc	r20, r27
     16c:	4b 07       	cpc	r20, r27
     16e:	4b 07       	cpc	r20, r27
     170:	4b 07       	cpc	r20, r27
     172:	4b 07       	cpc	r20, r27
     174:	18 07       	cpc	r17, r24
     176:	4b 07       	cpc	r20, r27
     178:	4b 07       	cpc	r20, r27
     17a:	4b 07       	cpc	r20, r27
     17c:	4b 07       	cpc	r20, r27
     17e:	4b 07       	cpc	r20, r27
     180:	4b 07       	cpc	r20, r27
     182:	4b 07       	cpc	r20, r27
     184:	36 07       	cpc	r19, r22

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 e9       	ldi	r30, 0x90	; 144
     19e:	fd e1       	ldi	r31, 0x1D	; 29
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a8 3f       	cpi	r26, 0xF8	; 248
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	24 e0       	ldi	r18, 0x04	; 4
     1b2:	a8 ef       	ldi	r26, 0xF8	; 248
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a9 31       	cpi	r26, 0x19	; 25
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	ab d6       	rcall	.+3414   	; 0xf18 <main>
     1c2:	0c 94 c6 0e 	jmp	0x1d8c	; 0x1d8c <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <__vector_3>:
}




ISR(INT2_vect){
     1c8:	1f 92       	push	r1
     1ca:	0f 92       	push	r0
     1cc:	0f b6       	in	r0, 0x3f	; 63
     1ce:	0f 92       	push	r0
     1d0:	11 24       	eor	r1, r1
	interrupt_flag = 0;
     1d2:	10 92 0e 04 	sts	0x040E, r1
     1d6:	0f 90       	pop	r0
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	0f 90       	pop	r0
     1dc:	1f 90       	pop	r1
     1de:	18 95       	reti

000001e0 <__vector_8>:
	
	
	
	
}
void CAN_transmit_complete(){
     1e0:	1f 92       	push	r1
     1e2:	0f 92       	push	r0
     1e4:	0f b6       	in	r0, 0x3f	; 63
     1e6:	0f 92       	push	r0
     1e8:	11 24       	eor	r1, r1
     1ea:	0b b6       	in	r0, 0x3b	; 59
     1ec:	0f 92       	push	r0
     1ee:	2f 93       	push	r18
     1f0:	3f 93       	push	r19
     1f2:	4f 93       	push	r20
     1f4:	5f 93       	push	r21
     1f6:	6f 93       	push	r22
     1f8:	7f 93       	push	r23
     1fa:	8f 93       	push	r24
     1fc:	9f 93       	push	r25
     1fe:	af 93       	push	r26
     200:	bf 93       	push	r27
     202:	ef 93       	push	r30
     204:	ff 93       	push	r31
     206:	83 e1       	ldi	r24, 0x13	; 19
     208:	92 e0       	ldi	r25, 0x02	; 2
     20a:	9f 93       	push	r25
     20c:	8f 93       	push	r24
     20e:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <printf>
     212:	0f 90       	pop	r0
     214:	0f 90       	pop	r0
     216:	ff 91       	pop	r31
     218:	ef 91       	pop	r30
     21a:	bf 91       	pop	r27
     21c:	af 91       	pop	r26
     21e:	9f 91       	pop	r25
     220:	8f 91       	pop	r24
     222:	7f 91       	pop	r23
     224:	6f 91       	pop	r22
     226:	5f 91       	pop	r21
     228:	4f 91       	pop	r20
     22a:	3f 91       	pop	r19
     22c:	2f 91       	pop	r18
     22e:	0f 90       	pop	r0
     230:	0b be       	out	0x3b, r0	; 59
     232:	0f 90       	pop	r0
     234:	0f be       	out	0x3f, r0	; 63
     236:	0f 90       	pop	r0
     238:	1f 90       	pop	r1
     23a:	18 95       	reti

0000023c <CAN_init>:
     23c:	56 d1       	rcall	.+684    	; 0x4ea <MCP2515_init>
     23e:	40 e6       	ldi	r20, 0x60	; 96
     240:	64 e6       	ldi	r22, 0x64	; 100
     242:	80 e6       	ldi	r24, 0x60	; 96
     244:	39 d1       	rcall	.+626    	; 0x4b8 <MCP2515_bit_modify>
     246:	40 e0       	ldi	r20, 0x00	; 0
     248:	60 ee       	ldi	r22, 0xE0	; 224
     24a:	8f e0       	ldi	r24, 0x0F	; 15
     24c:	35 d1       	rcall	.+618    	; 0x4b8 <MCP2515_bit_modify>
     24e:	4f ef       	ldi	r20, 0xFF	; 255
     250:	61 e0       	ldi	r22, 0x01	; 1
     252:	8b e2       	ldi	r24, 0x2B	; 43
     254:	31 d1       	rcall	.+610    	; 0x4b8 <MCP2515_bit_modify>
     256:	4f ef       	ldi	r20, 0xFF	; 255
     258:	60 e6       	ldi	r22, 0x60	; 96
     25a:	80 e6       	ldi	r24, 0x60	; 96
     25c:	2d c1       	rjmp	.+602    	; 0x4b8 <MCP2515_bit_modify>
     25e:	08 95       	ret

00000260 <CAN_recieve_data>:
	
	
	
	
}
void CAN_recieve_data(can_message_t *message){
     260:	1f 93       	push	r17
     262:	cf 93       	push	r28
     264:	df 93       	push	r29
     266:	ec 01       	movw	r28, r24
	//memset(&message, 0, sizeof(can_message_t));
	
	
	if(MCP2515_read(MCP_CANINTF) & 1) {
     268:	8c e2       	ldi	r24, 0x2C	; 44
     26a:	19 d1       	rcall	.+562    	; 0x49e <MCP2515_read>
     26c:	80 ff       	sbrs	r24, 0
     26e:	34 c0       	rjmp	.+104    	; 0x2d8 <CAN_recieve_data+0x78>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     270:	2f ef       	ldi	r18, 0xFF	; 255
     272:	80 e7       	ldi	r24, 0x70	; 112
     274:	92 e0       	ldi	r25, 0x02	; 2
     276:	21 50       	subi	r18, 0x01	; 1
     278:	80 40       	sbci	r24, 0x00	; 0
     27a:	90 40       	sbci	r25, 0x00	; 0
     27c:	e1 f7       	brne	.-8      	; 0x276 <CAN_recieve_data+0x16>
     27e:	00 c0       	rjmp	.+0      	; 0x280 <CAN_recieve_data+0x20>
     280:	00 00       	nop
		//printf("Jeg er i datarecieve__");
		_delay_ms(50);
		message->id = 0x7ff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
     282:	81 e6       	ldi	r24, 0x61	; 97
     284:	0c d1       	rcall	.+536    	; 0x49e <MCP2515_read>
     286:	18 2f       	mov	r17, r24
     288:	82 e6       	ldi	r24, 0x62	; 98
     28a:	09 d1       	rcall	.+530    	; 0x49e <MCP2515_read>
     28c:	48 2f       	mov	r20, r24
     28e:	42 95       	swap	r20
     290:	46 95       	lsr	r20
     292:	47 70       	andi	r20, 0x07	; 7
     294:	21 2f       	mov	r18, r17
     296:	30 e0       	ldi	r19, 0x00	; 0
     298:	c9 01       	movw	r24, r18
     29a:	88 0f       	add	r24, r24
     29c:	99 1f       	adc	r25, r25
     29e:	88 0f       	add	r24, r24
     2a0:	99 1f       	adc	r25, r25
     2a2:	88 0f       	add	r24, r24
     2a4:	99 1f       	adc	r25, r25
     2a6:	84 2b       	or	r24, r20
     2a8:	99 83       	std	Y+1, r25	; 0x01
     2aa:	88 83       	st	Y, r24
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
     2ac:	85 e6       	ldi	r24, 0x65	; 101
     2ae:	f7 d0       	rcall	.+494    	; 0x49e <MCP2515_read>
     2b0:	8f 70       	andi	r24, 0x0F	; 15
     2b2:	8a 83       	std	Y+2, r24	; 0x02
		
		for (uint8_t i = 0; i < message->length; i++) {
     2b4:	88 23       	and	r24, r24
     2b6:	61 f0       	breq	.+24     	; 0x2d0 <CAN_recieve_data+0x70>
     2b8:	10 e0       	ldi	r17, 0x00	; 0
			message->data[i] = MCP2515_read(MCP_RXB0D0+i);
     2ba:	86 e6       	ldi	r24, 0x66	; 102
     2bc:	81 0f       	add	r24, r17
     2be:	ef d0       	rcall	.+478    	; 0x49e <MCP2515_read>
     2c0:	fe 01       	movw	r30, r28
     2c2:	e1 0f       	add	r30, r17
     2c4:	f1 1d       	adc	r31, r1
     2c6:	83 83       	std	Z+3, r24	; 0x03
		//printf("Jeg er i datarecieve__");
		_delay_ms(50);
		message->id = 0x7ff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
		
		for (uint8_t i = 0; i < message->length; i++) {
     2c8:	1f 5f       	subi	r17, 0xFF	; 255
     2ca:	8a 81       	ldd	r24, Y+2	; 0x02
     2cc:	18 17       	cp	r17, r24
     2ce:	a8 f3       	brcs	.-22     	; 0x2ba <CAN_recieve_data+0x5a>
			//printf("Msg i = %d = %d\n", i, message->data[i]);
		}
		
		//CAN_print_message(*message);
		//printf("\tbefore modify %2x\n",MCP2515_read(MCP_CANINTF));
		MCP2515_bit_modify(MCP_CANINTF, 0b00000001, 0b00000000);
     2d0:	40 e0       	ldi	r20, 0x00	; 0
     2d2:	61 e0       	ldi	r22, 0x01	; 1
     2d4:	8c e2       	ldi	r24, 0x2C	; 44
     2d6:	f0 d0       	rcall	.+480    	; 0x4b8 <MCP2515_bit_modify>
	//MCP_CANINTF &= (~(0b00000001));
	
	//can_receive_flag = 0;
	
	
}
     2d8:	df 91       	pop	r29
     2da:	cf 91       	pop	r28
     2dc:	1f 91       	pop	r17
     2de:	08 95       	ret

000002e0 <CAN_print_message>:

void CAN_int_vect();



void CAN_print_message(can_message_t message) {
     2e0:	cf 92       	push	r12
     2e2:	df 92       	push	r13
     2e4:	ef 92       	push	r14
     2e6:	ff 92       	push	r15
     2e8:	0f 93       	push	r16
     2ea:	1f 93       	push	r17
     2ec:	cf 93       	push	r28
     2ee:	df 93       	push	r29
     2f0:	cd b7       	in	r28, 0x3d	; 61
     2f2:	de b7       	in	r29, 0x3e	; 62
     2f4:	2b 97       	sbiw	r28, 0x0b	; 11
     2f6:	0f b6       	in	r0, 0x3f	; 63
     2f8:	f8 94       	cli
     2fa:	de bf       	out	0x3e, r29	; 62
     2fc:	0f be       	out	0x3f, r0	; 63
     2fe:	cd bf       	out	0x3d, r28	; 61
     300:	e9 82       	std	Y+1, r14	; 0x01
     302:	fa 82       	std	Y+2, r15	; 0x02
     304:	c0 2e       	mov	r12, r16
     306:	0b 83       	std	Y+3, r16	; 0x03
     308:	1c 83       	std	Y+4, r17	; 0x04
     30a:	2d 83       	std	Y+5, r18	; 0x05
     30c:	3e 83       	std	Y+6, r19	; 0x06
     30e:	4f 83       	std	Y+7, r20	; 0x07
     310:	58 87       	std	Y+8, r21	; 0x08
     312:	69 87       	std	Y+9, r22	; 0x09
     314:	7a 87       	std	Y+10, r23	; 0x0a
     316:	8b 87       	std	Y+11, r24	; 0x0b
	
	printf("MESSAGE: \nID: %d\nLength: %d\nData: ", message.id, message.length);
     318:	1f 92       	push	r1
     31a:	0f 93       	push	r16
     31c:	8a 81       	ldd	r24, Y+2	; 0x02
     31e:	8f 93       	push	r24
     320:	89 81       	ldd	r24, Y+1	; 0x01
     322:	8f 93       	push	r24
     324:	8e e1       	ldi	r24, 0x1E	; 30
     326:	92 e0       	ldi	r25, 0x02	; 2
     328:	9f 93       	push	r25
     32a:	8f 93       	push	r24
     32c:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <printf>
	
	for (uint8_t i = 0; i < message.length; i++) {
     330:	0f 90       	pop	r0
     332:	0f 90       	pop	r0
     334:	0f 90       	pop	r0
     336:	0f 90       	pop	r0
     338:	0f 90       	pop	r0
     33a:	0f 90       	pop	r0
     33c:	00 23       	and	r16, r16
     33e:	b9 f0       	breq	.+46     	; 0x36e <CAN_print_message+0x8e>
     340:	7e 01       	movw	r14, r28
     342:	84 e0       	ldi	r24, 0x04	; 4
     344:	e8 0e       	add	r14, r24
     346:	f1 1c       	adc	r15, r1
     348:	d1 2c       	mov	r13, r1
		
		printf("%d ", message.data[i]);
     34a:	01 e4       	ldi	r16, 0x41	; 65
     34c:	12 e0       	ldi	r17, 0x02	; 2
     34e:	f7 01       	movw	r30, r14
     350:	81 91       	ld	r24, Z+
     352:	7f 01       	movw	r14, r30
     354:	1f 92       	push	r1
     356:	8f 93       	push	r24
     358:	1f 93       	push	r17
     35a:	0f 93       	push	r16
     35c:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <printf>

void CAN_print_message(can_message_t message) {
	
	printf("MESSAGE: \nID: %d\nLength: %d\nData: ", message.id, message.length);
	
	for (uint8_t i = 0; i < message.length; i++) {
     360:	d3 94       	inc	r13
     362:	0f 90       	pop	r0
     364:	0f 90       	pop	r0
     366:	0f 90       	pop	r0
     368:	0f 90       	pop	r0
     36a:	dc 10       	cpse	r13, r12
     36c:	f0 cf       	rjmp	.-32     	; 0x34e <CAN_print_message+0x6e>
		
		printf("%d ", message.data[i]);
	}
	
	printf("\n\n\n");
     36e:	81 eb       	ldi	r24, 0xB1	; 177
     370:	93 e0       	ldi	r25, 0x03	; 3
     372:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <puts>
}
     376:	2b 96       	adiw	r28, 0x0b	; 11
     378:	0f b6       	in	r0, 0x3f	; 63
     37a:	f8 94       	cli
     37c:	de bf       	out	0x3e, r29	; 62
     37e:	0f be       	out	0x3f, r0	; 63
     380:	cd bf       	out	0x3d, r28	; 61
     382:	df 91       	pop	r29
     384:	cf 91       	pop	r28
     386:	1f 91       	pop	r17
     388:	0f 91       	pop	r16
     38a:	ff 90       	pop	r15
     38c:	ef 90       	pop	r14
     38e:	df 90       	pop	r13
     390:	cf 90       	pop	r12
     392:	08 95       	ret

00000394 <DAC_init>:
#include "DAC.h"
#include "../TWI/TWI_Master.h"
#define MAX520_ADDR 0b01011110

void DAC_init(void){
	sei();
     394:	78 94       	sei
	TWI_Master_Initialise();
     396:	e6 c4       	rjmp	.+2508   	; 0xd64 <TWI_Master_Initialise>
     398:	08 95       	ret

0000039a <DAC_write>:
}

void DAC_write(uint8_t data){
     39a:	cf 93       	push	r28
     39c:	df 93       	push	r29
     39e:	00 d0       	rcall	.+0      	; 0x3a0 <DAC_write+0x6>
     3a0:	cd b7       	in	r28, 0x3d	; 61
     3a2:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] ={MAX520_ADDR,0,data};
     3a4:	9e e5       	ldi	r25, 0x5E	; 94
     3a6:	99 83       	std	Y+1, r25	; 0x01
     3a8:	1a 82       	std	Y+2, r1	; 0x02
     3aa:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg,3);
     3ac:	63 e0       	ldi	r22, 0x03	; 3
     3ae:	ce 01       	movw	r24, r28
     3b0:	01 96       	adiw	r24, 0x01	; 1
     3b2:	e2 d4       	rcall	.+2500   	; 0xd78 <TWI_Start_Transceiver_With_Data>
     3b4:	0f 90       	pop	r0
     3b6:	0f 90       	pop	r0
     3b8:	0f 90       	pop	r0
     3ba:	df 91       	pop	r29
     3bc:	cf 91       	pop	r28
     3be:	08 95       	ret

000003c0 <HC05_init>:
}

double HC05_convert_to_servo_dc(uint8_t data) {
	printf("SERVO INPUT: %d\n\n",(((data*10)-5)/250)*(31-16) + 15);
	return (double)(((data*10)-5)/250)*(31-16) + 15;
}
     3c0:	cf 93       	push	r28
     3c2:	df 93       	push	r29
     3c4:	cc ec       	ldi	r28, 0xCC	; 204
     3c6:	d0 e0       	ldi	r29, 0x00	; 0
     3c8:	19 82       	std	Y+1, r1	; 0x01
     3ca:	18 82       	st	Y, r1
     3cc:	53 9a       	sbi	0x0a, 3	; 10
     3ce:	5b 98       	cbi	0x0b, 3	; 11
     3d0:	aa ec       	ldi	r26, 0xCA	; 202
     3d2:	b0 e0       	ldi	r27, 0x00	; 0
     3d4:	20 ec       	ldi	r18, 0xC0	; 192
     3d6:	2c 93       	st	X, r18
     3d8:	e9 ec       	ldi	r30, 0xC9	; 201
     3da:	f0 e0       	ldi	r31, 0x00	; 0
     3dc:	28 e1       	ldi	r18, 0x18	; 24
     3de:	20 83       	st	Z, r18
     3e0:	90 93 cd 00 	sts	0x00CD, r25
     3e4:	88 83       	st	Y, r24
     3e6:	8e e0       	ldi	r24, 0x0E	; 14
     3e8:	8c 93       	st	X, r24
     3ea:	80 81       	ld	r24, Z
     3ec:	80 68       	ori	r24, 0x80	; 128
     3ee:	80 83       	st	Z, r24
     3f0:	78 94       	sei
     3f2:	df 91       	pop	r29
     3f4:	cf 91       	pop	r28
     3f6:	08 95       	ret

000003f8 <__vector_36>:



ISR(USART1_RX_vect) {
     3f8:	1f 92       	push	r1
     3fa:	0f 92       	push	r0
     3fc:	0f b6       	in	r0, 0x3f	; 63
     3fe:	0f 92       	push	r0
     400:	11 24       	eor	r1, r1
     402:	0b b6       	in	r0, 0x3b	; 59
     404:	0f 92       	push	r0
     406:	8f 93       	push	r24
     408:	ef 93       	push	r30
     40a:	ff 93       	push	r31
	
	//Set interrupt flag
	HC05_flag = 0;
     40c:	10 92 f9 03 	sts	0x03F9, r1
	
	//Get data from app controller
	app_data = UDR1;
     410:	80 91 ce 00 	lds	r24, 0x00CE
     414:	80 93 f8 03 	sts	0x03F8, r24
	
	//Clear interrupt
	UCSR1A &= ~(1 << RXCIE1);
     418:	e8 ec       	ldi	r30, 0xC8	; 200
     41a:	f0 e0       	ldi	r31, 0x00	; 0
     41c:	80 81       	ld	r24, Z
     41e:	8f 77       	andi	r24, 0x7F	; 127
     420:	80 83       	st	Z, r24
	
}
     422:	ff 91       	pop	r31
     424:	ef 91       	pop	r30
     426:	8f 91       	pop	r24
     428:	0f 90       	pop	r0
     42a:	0b be       	out	0x3b, r0	; 59
     42c:	0f 90       	pop	r0
     42e:	0f be       	out	0x3f, r0	; 63
     430:	0f 90       	pop	r0
     432:	1f 90       	pop	r1
     434:	18 95       	reti

00000436 <IR_init>:
		return ADC;
	};
		*/
		

	}
     436:	ea e7       	ldi	r30, 0x7A	; 122
     438:	f0 e0       	ldi	r31, 0x00	; 0
     43a:	80 81       	ld	r24, Z
     43c:	87 68       	ori	r24, 0x87	; 135
     43e:	80 83       	st	Z, r24
     440:	80 98       	cbi	0x10, 0	; 16
     442:	ec e7       	ldi	r30, 0x7C	; 124
     444:	f0 e0       	ldi	r31, 0x00	; 0
     446:	80 81       	ld	r24, Z
     448:	80 64       	ori	r24, 0x40	; 64
     44a:	80 83       	st	Z, r24
     44c:	80 81       	ld	r24, Z
     44e:	8f 77       	andi	r24, 0x7F	; 127
     450:	80 83       	st	Z, r24
     452:	80 81       	ld	r24, Z
     454:	80 7e       	andi	r24, 0xE0	; 224
     456:	80 83       	st	Z, r24
     458:	eb e7       	ldi	r30, 0x7B	; 123
     45a:	f0 e0       	ldi	r31, 0x00	; 0
     45c:	80 81       	ld	r24, Z
     45e:	87 7f       	andi	r24, 0xF7	; 247
     460:	80 83       	st	Z, r24
     462:	78 94       	sei
     464:	ea e7       	ldi	r30, 0x7A	; 122
     466:	f0 e0       	ldi	r31, 0x00	; 0
     468:	80 81       	ld	r24, Z
     46a:	88 60       	ori	r24, 0x08	; 8
     46c:	80 83       	st	Z, r24
     46e:	80 81       	ld	r24, Z
     470:	8f 7e       	andi	r24, 0xEF	; 239
     472:	80 83       	st	Z, r24
     474:	ec e7       	ldi	r30, 0x7C	; 124
     476:	f0 e0       	ldi	r31, 0x00	; 0
     478:	80 81       	ld	r24, Z
     47a:	80 62       	ori	r24, 0x20	; 32
     47c:	80 83       	st	Z, r24
     47e:	08 95       	ret

00000480 <__vector_29>:
	
ISR(ADC_vect){
     480:	1f 92       	push	r1
     482:	0f 92       	push	r0
     484:	0f b6       	in	r0, 0x3f	; 63
     486:	0f 92       	push	r0
     488:	11 24       	eor	r1, r1
     48a:	8f 93       	push	r24
	IR_intflag = true;
     48c:	81 e0       	ldi	r24, 0x01	; 1
     48e:	80 93 fa 03 	sts	0x03FA, r24
     492:	8f 91       	pop	r24
     494:	0f 90       	pop	r0
     496:	0f be       	out	0x3f, r0	; 63
     498:	0f 90       	pop	r0
     49a:	1f 90       	pop	r1
     49c:	18 95       	reti

0000049e <MCP2515_read>:
	
	SPI_disable_chipselect();
	
	return val;
	
}
     49e:	cf 93       	push	r28
     4a0:	c8 2f       	mov	r28, r24
     4a2:	27 d4       	rcall	.+2126   	; 0xcf2 <SPI_enable_chipselect>
     4a4:	83 e0       	ldi	r24, 0x03	; 3
     4a6:	1c d4       	rcall	.+2104   	; 0xce0 <SPI_send>
     4a8:	8c 2f       	mov	r24, r28
     4aa:	1a d4       	rcall	.+2100   	; 0xce0 <SPI_send>
     4ac:	1e d4       	rcall	.+2108   	; 0xcea <SPI_read>
     4ae:	c8 2f       	mov	r28, r24
     4b0:	22 d4       	rcall	.+2116   	; 0xcf6 <SPI_disable_chipselect>
     4b2:	8c 2f       	mov	r24, r28
     4b4:	cf 91       	pop	r28
     4b6:	08 95       	ret

000004b8 <MCP2515_bit_modify>:

void MCP2515_bit_modify(uint8_t addr, uint8_t maskbyte, uint8_t databyte){
     4b8:	1f 93       	push	r17
     4ba:	cf 93       	push	r28
     4bc:	df 93       	push	r29
     4be:	18 2f       	mov	r17, r24
     4c0:	d6 2f       	mov	r29, r22
     4c2:	c4 2f       	mov	r28, r20
	
	SPI_enable_chipselect();
     4c4:	16 d4       	rcall	.+2092   	; 0xcf2 <SPI_enable_chipselect>
	
	SPI_send(MCP_BITMOD);
     4c6:	85 e0       	ldi	r24, 0x05	; 5
     4c8:	0b d4       	rcall	.+2070   	; 0xce0 <SPI_send>
	SPI_send(addr);
     4ca:	81 2f       	mov	r24, r17
     4cc:	09 d4       	rcall	.+2066   	; 0xce0 <SPI_send>
	SPI_send(maskbyte);
     4ce:	8d 2f       	mov	r24, r29
     4d0:	07 d4       	rcall	.+2062   	; 0xce0 <SPI_send>
	SPI_send(databyte);
     4d2:	8c 2f       	mov	r24, r28
     4d4:	05 d4       	rcall	.+2058   	; 0xce0 <SPI_send>
	
	SPI_disable_chipselect();
     4d6:	0f d4       	rcall	.+2078   	; 0xcf6 <SPI_disable_chipselect>
	
}
     4d8:	df 91       	pop	r29
     4da:	cf 91       	pop	r28
     4dc:	1f 91       	pop	r17
     4de:	08 95       	ret

000004e0 <MCP2515_reset>:


void MCP2515_reset(){
	
	SPI_enable_chipselect();		//Pulling CS to low
     4e0:	08 d4       	rcall	.+2064   	; 0xcf2 <SPI_enable_chipselect>
	SPI_send(MCP_RESET);
     4e2:	80 ec       	ldi	r24, 0xC0	; 192
     4e4:	fd d3       	rcall	.+2042   	; 0xce0 <SPI_send>
	SPI_disable_chipselect();		//Pulling CS to high
     4e6:	07 c4       	rjmp	.+2062   	; 0xcf6 <SPI_disable_chipselect>
     4e8:	08 95       	ret

000004ea <MCP2515_init>:
#include <stdio.h>
#include "MCP2515.h"
#include <stdint.h>
#include <util/delay.h>

uint8_t MCP2515_init() {
     4ea:	cf 93       	push	r28
	
	uint8_t val;
	
	SPI_init();
     4ec:	f0 d3       	rcall	.+2016   	; 0xcce <SPI_init>
	
	MCP2515_reset();
     4ee:	f8 df       	rcall	.-16     	; 0x4e0 <MCP2515_reset>
     4f0:	8f e9       	ldi	r24, 0x9F	; 159
     4f2:	9f e0       	ldi	r25, 0x0F	; 15
     4f4:	01 97       	sbiw	r24, 0x01	; 1
     4f6:	f1 f7       	brne	.-4      	; 0x4f4 <MCP2515_init+0xa>
     4f8:	00 c0       	rjmp	.+0      	; 0x4fa <MCP2515_init+0x10>
     4fa:	00 00       	nop
	_delay_ms(1);
	
	MCP2515_bit_modify(MCP_CANINTE, 0b00000001, 0b00000001);
     4fc:	41 e0       	ldi	r20, 0x01	; 1
     4fe:	61 e0       	ldi	r22, 0x01	; 1
     500:	8b e2       	ldi	r24, 0x2B	; 43
     502:	da df       	rcall	.-76     	; 0x4b8 <MCP2515_bit_modify>

	//test
	val = MCP2515_read(MCP_CANSTAT);
     504:	8e e0       	ldi	r24, 0x0E	; 14
     506:	cb df       	rcall	.-106    	; 0x49e <MCP2515_read>
     508:	c8 2f       	mov	r28, r24
	printf("val = %d\n",val);
     50a:	1f 92       	push	r1
     50c:	8f 93       	push	r24
     50e:	2d ee       	ldi	r18, 0xED	; 237
     510:	32 e0       	ldi	r19, 0x02	; 2
     512:	3f 93       	push	r19
     514:	2f 93       	push	r18
     516:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <printf>
	if((val & MODE_MASK) != MODE_CONFIG) {
     51a:	c0 7e       	andi	r28, 0xE0	; 224
     51c:	0f 90       	pop	r0
     51e:	0f 90       	pop	r0
     520:	0f 90       	pop	r0
     522:	0f 90       	pop	r0
     524:	c0 38       	cpi	r28, 0x80	; 128
     526:	31 f0       	breq	.+12     	; 0x534 <MCP2515_init+0x4a>
		printf("MCP2515 in NOT in configuration mode after reset!\n");
     528:	85 e4       	ldi	r24, 0x45	; 69
     52a:	92 e0       	ldi	r25, 0x02	; 2
     52c:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <puts>
		return 1;
     530:	81 e0       	ldi	r24, 0x01	; 1
     532:	01 c0       	rjmp	.+2      	; 0x536 <MCP2515_init+0x4c>
	}
	
	
	
	return 0;
     534:	80 e0       	ldi	r24, 0x00	; 0
}
     536:	cf 91       	pop	r28
     538:	08 95       	ret

0000053a <MOTOR_init>:
	
	uint8_t lsb = PINK;
	PORTH &= ~(1<<_RST);
	_delay_ms(20);
	PORTH |=  (1<<_RST);
	PORTH |= (1<<_OE);
     53a:	e1 e0       	ldi	r30, 0x01	; 1
     53c:	f1 e0       	ldi	r31, 0x01	; 1
     53e:	80 81       	ld	r24, Z
     540:	8a 67       	ori	r24, 0x7A	; 122
     542:	80 83       	st	Z, r24
     544:	0f d4       	rcall	.+2078   	; 0xd64 <TWI_Master_Initialise>
     546:	e2 e0       	ldi	r30, 0x02	; 2
     548:	f1 e0       	ldi	r31, 0x01	; 1
     54a:	80 81       	ld	r24, Z
     54c:	82 61       	ori	r24, 0x12	; 18
     54e:	80 83       	st	Z, r24
     550:	80 81       	ld	r24, Z
     552:	8f 7b       	andi	r24, 0xBF	; 191
     554:	80 83       	st	Z, r24
     556:	80 81       	ld	r24, Z
     558:	80 64       	ori	r24, 0x40	; 64
     55a:	80 83       	st	Z, r24
     55c:	80 81       	ld	r24, Z
     55e:	8f 7d       	andi	r24, 0xDF	; 223
     560:	80 83       	st	Z, r24
     562:	80 81       	ld	r24, Z
     564:	87 7f       	andi	r24, 0xF7	; 247
     566:	80 83       	st	Z, r24
     568:	08 95       	ret

0000056a <MOTOR_read>:
 }


uint16_t MOTOR_read(void) {
	
	PORTH &= ~(1<<_OE);		//Allowing the counter to appear on MJ2
     56a:	e2 e0       	ldi	r30, 0x02	; 2
     56c:	f1 e0       	ldi	r31, 0x01	; 1
     56e:	80 81       	ld	r24, Z
     570:	8f 7d       	andi	r24, 0xDF	; 223
     572:	80 83       	st	Z, r24
	PORTH &= ~(1<<SEL);		//Selecting high byte (MSB)
     574:	80 81       	ld	r24, Z
     576:	87 7f       	andi	r24, 0xF7	; 247
     578:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     57a:	85 e8       	ldi	r24, 0x85	; 133
     57c:	8a 95       	dec	r24
     57e:	f1 f7       	brne	.-4      	; 0x57c <MOTOR_read+0x12>
     580:	00 00       	nop
	
	
	_delay_us(25);
	
	uint8_t msb = PINK;
     582:	20 91 06 01 	lds	r18, 0x0106
	PORTH |= (1<<SEL);		//Selecting low byte (LSB)
     586:	80 81       	ld	r24, Z
     588:	88 60       	ori	r24, 0x08	; 8
     58a:	80 83       	st	Z, r24
     58c:	85 e8       	ldi	r24, 0x85	; 133
     58e:	8a 95       	dec	r24
     590:	f1 f7       	brne	.-4      	; 0x58e <MOTOR_read+0x24>
     592:	00 00       	nop
	
	_delay_us(25);
	
	uint8_t lsb = PINK;
     594:	80 91 06 01 	lds	r24, 0x0106
	//PORTH &= ~(1<<_RST);
	//PORTH |=  (1<<_RST);
	PORTH |= (1<<_OE);
     598:	90 81       	ld	r25, Z
     59a:	90 62       	ori	r25, 0x20	; 32
     59c:	90 83       	st	Z, r25
	
	return (msb << 8) | lsb;
     59e:	90 e0       	ldi	r25, 0x00	; 0
	
}
     5a0:	92 2b       	or	r25, r18
     5a2:	08 95       	ret

000005a4 <MOTOR_write_speed>:


void MOTOR_write_speed(uint8_t speed, uint8_t direction) {
	
	if (direction == RIGHT) {
     5a4:	61 30       	cpi	r22, 0x01	; 1
     5a6:	31 f4       	brne	.+12     	; 0x5b4 <MOTOR_write_speed+0x10>
		PORTH |= (1<<PH1);
     5a8:	e2 e0       	ldi	r30, 0x02	; 2
     5aa:	f1 e0       	ldi	r31, 0x01	; 1
     5ac:	90 81       	ld	r25, Z
     5ae:	92 60       	ori	r25, 0x02	; 2
     5b0:	90 83       	st	Z, r25
     5b2:	05 c0       	rjmp	.+10     	; 0x5be <MOTOR_write_speed+0x1a>
	}
	else {
		PORTH &= ~(1<<PH1);
     5b4:	e2 e0       	ldi	r30, 0x02	; 2
     5b6:	f1 e0       	ldi	r31, 0x01	; 1
     5b8:	90 81       	ld	r25, Z
     5ba:	9d 7f       	andi	r25, 0xFD	; 253
     5bc:	90 83       	st	Z, r25
	}
	DAC_write(speed);
     5be:	ed ce       	rjmp	.-550    	; 0x39a <DAC_write>
     5c0:	08 95       	ret

000005c2 <MOTOR_write_pos>:
}



void MOTOR_write_pos(int16_t target_pos) {
     5c2:	ef 92       	push	r14
     5c4:	ff 92       	push	r15
     5c6:	0f 93       	push	r16
     5c8:	1f 93       	push	r17
     5ca:	cf 93       	push	r28
     5cc:	df 93       	push	r29
     5ce:	ec 01       	movw	r28, r24
	
	int16_t current_pos = PID_scale(MOTOR_read());
     5d0:	cc df       	rcall	.-104    	; 0x56a <MOTOR_read>
     5d2:	60 d0       	rcall	.+192    	; 0x694 <PID_scale>
     5d4:	7c 01       	movw	r14, r24
	if (target_pos < current_pos)
     5d6:	c8 17       	cp	r28, r24
     5d8:	d9 07       	cpc	r29, r25
     5da:	24 f4       	brge	.+8      	; 0x5e4 <MOTOR_write_pos+0x22>
	{
		printf("target < current\n");
     5dc:	87 e7       	ldi	r24, 0x77	; 119
     5de:	92 e0       	ldi	r25, 0x02	; 2
     5e0:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <puts>
	}
	
	printf("target pos = %d\n current pos = %d\n motor read = %d\n rotmax%d\n rotmin%d\n" ,target_pos,current_pos,PID_scale(MOTOR_read()),rot_max,rot_min);
     5e4:	c2 df       	rcall	.-124    	; 0x56a <MOTOR_read>
     5e6:	56 d0       	rcall	.+172    	; 0x694 <PID_scale>
     5e8:	1f 92       	push	r1
     5ea:	1f 92       	push	r1
     5ec:	1f 92       	push	r1
     5ee:	1f 92       	push	r1
     5f0:	9f 93       	push	r25
     5f2:	8f 93       	push	r24
     5f4:	ff 92       	push	r15
     5f6:	ef 92       	push	r14
     5f8:	df 93       	push	r29
     5fa:	cf 93       	push	r28
     5fc:	88 e8       	ldi	r24, 0x88	; 136
     5fe:	92 e0       	ldi	r25, 0x02	; 2
     600:	9f 93       	push	r25
     602:	8f 93       	push	r24
     604:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <printf>
	
	if (target_pos > current_pos) {
     608:	8d b7       	in	r24, 0x3d	; 61
     60a:	9e b7       	in	r25, 0x3e	; 62
     60c:	0c 96       	adiw	r24, 0x0c	; 12
     60e:	0f b6       	in	r0, 0x3f	; 63
     610:	f8 94       	cli
     612:	9e bf       	out	0x3e, r25	; 62
     614:	0f be       	out	0x3f, r0	; 63
     616:	8d bf       	out	0x3d, r24	; 61
     618:	ec 16       	cp	r14, r28
     61a:	fd 06       	cpc	r15, r29
     61c:	d4 f4       	brge	.+52     	; 0x652 <MOTOR_write_pos+0x90>
		//PORTH |= (1<<PH1);
		while (target_pos > PID_scale(MOTOR_read())) {
			//DAC_write(127);
			printf("I IS HERE");
     61e:	00 ed       	ldi	r16, 0xD0	; 208
     620:	12 e0       	ldi	r17, 0x02	; 2
     622:	12 c0       	rjmp	.+36     	; 0x648 <MOTOR_write_pos+0x86>
     624:	1f 93       	push	r17
     626:	0f 93       	push	r16
     628:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <printf>
			MOTOR_write_speed(127,RIGHT);
     62c:	61 e0       	ldi	r22, 0x01	; 1
     62e:	8f e7       	ldi	r24, 0x7F	; 127
     630:	b9 df       	rcall	.-142    	; 0x5a4 <MOTOR_write_speed>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     632:	9f ef       	ldi	r25, 0xFF	; 255
     634:	21 ee       	ldi	r18, 0xE1	; 225
     636:	84 e0       	ldi	r24, 0x04	; 4
     638:	91 50       	subi	r25, 0x01	; 1
     63a:	20 40       	sbci	r18, 0x00	; 0
     63c:	80 40       	sbci	r24, 0x00	; 0
     63e:	e1 f7       	brne	.-8      	; 0x638 <MOTOR_write_pos+0x76>
     640:	00 c0       	rjmp	.+0      	; 0x642 <MOTOR_write_pos+0x80>
     642:	00 00       	nop
     644:	0f 90       	pop	r0
     646:	0f 90       	pop	r0
	
	printf("target pos = %d\n current pos = %d\n motor read = %d\n rotmax%d\n rotmin%d\n" ,target_pos,current_pos,PID_scale(MOTOR_read()),rot_max,rot_min);
	
	if (target_pos > current_pos) {
		//PORTH |= (1<<PH1);
		while (target_pos > PID_scale(MOTOR_read())) {
     648:	90 df       	rcall	.-224    	; 0x56a <MOTOR_read>
     64a:	24 d0       	rcall	.+72     	; 0x694 <PID_scale>
     64c:	8c 17       	cp	r24, r28
     64e:	9d 07       	cpc	r25, r29
     650:	48 f3       	brcs	.-46     	; 0x624 <MOTOR_write_pos+0x62>
			MOTOR_write_speed(127,RIGHT);
			_delay_ms(100);
		}
	}
	
	 if (target_pos < current_pos){
     652:	ce 15       	cp	r28, r14
     654:	df 05       	cpc	r29, r15
     656:	6c f0       	brlt	.+26     	; 0x672 <MOTOR_write_pos+0xb0>
     658:	11 c0       	rjmp	.+34     	; 0x67c <MOTOR_write_pos+0xba>
		while (target_pos < PID_scale(MOTOR_read())) {
			//PORTH &= ~(1<<PH1);
			//printf("INT HE LOOP");
			//DAC_write(127);*/
			MOTOR_write_speed(100,LEFT);
     65a:	60 e0       	ldi	r22, 0x00	; 0
     65c:	84 e6       	ldi	r24, 0x64	; 100
     65e:	a2 df       	rcall	.-188    	; 0x5a4 <MOTOR_write_speed>
     660:	9f ef       	ldi	r25, 0xFF	; 255
     662:	21 ee       	ldi	r18, 0xE1	; 225
     664:	84 e0       	ldi	r24, 0x04	; 4
     666:	91 50       	subi	r25, 0x01	; 1
     668:	20 40       	sbci	r18, 0x00	; 0
     66a:	80 40       	sbci	r24, 0x00	; 0
     66c:	e1 f7       	brne	.-8      	; 0x666 <MOTOR_write_pos+0xa4>
     66e:	00 c0       	rjmp	.+0      	; 0x670 <MOTOR_write_pos+0xae>
     670:	00 00       	nop
			_delay_ms(100);
		}
	}
	
	 if (target_pos < current_pos){
		while (target_pos < PID_scale(MOTOR_read())) {
     672:	7b df       	rcall	.-266    	; 0x56a <MOTOR_read>
     674:	0f d0       	rcall	.+30     	; 0x694 <PID_scale>
     676:	c8 17       	cp	r28, r24
     678:	d9 07       	cpc	r29, r25
     67a:	78 f3       	brcs	.-34     	; 0x65a <MOTOR_write_pos+0x98>
			//DAC_write(127);*/
			MOTOR_write_speed(100,LEFT);
			_delay_ms(100);
		}
	}
}
     67c:	df 91       	pop	r29
     67e:	cf 91       	pop	r28
     680:	1f 91       	pop	r17
     682:	0f 91       	pop	r16
     684:	ff 90       	pop	r15
     686:	ef 90       	pop	r14
     688:	08 95       	ret

0000068a <PID_update_ref>:
	double val = (encoder_val)*(abs(rot_max)/255);
	return val;
}

void PID_update_ref(int16_t pos){
	ref_position = pos;
     68a:	90 93 fc 03 	sts	0x03FC, r25
     68e:	80 93 fb 03 	sts	0x03FB, r24
     692:	08 95       	ret

00000694 <PID_scale>:
}

uint16_t PID_scale(int16_t encoder_val) {
     694:	cf 92       	push	r12
     696:	df 92       	push	r13
     698:	ef 92       	push	r14
     69a:	ff 92       	push	r15
     69c:	cf 93       	push	r28
     69e:	df 93       	push	r29
	double val = (encoder_val *(255.0/rot_max));
     6a0:	c0 91 03 04 	lds	r28, 0x0403
     6a4:	d0 91 04 04 	lds	r29, 0x0404
     6a8:	bc 01       	movw	r22, r24
     6aa:	88 27       	eor	r24, r24
     6ac:	77 fd       	sbrc	r23, 7
     6ae:	80 95       	com	r24
     6b0:	98 2f       	mov	r25, r24
     6b2:	c4 d5       	rcall	.+2952   	; 0x123c <__floatsisf>
     6b4:	6b 01       	movw	r12, r22
     6b6:	7c 01       	movw	r14, r24
     6b8:	be 01       	movw	r22, r28
     6ba:	88 27       	eor	r24, r24
     6bc:	77 fd       	sbrc	r23, 7
     6be:	80 95       	com	r24
     6c0:	98 2f       	mov	r25, r24
     6c2:	bc d5       	rcall	.+2936   	; 0x123c <__floatsisf>
     6c4:	9b 01       	movw	r18, r22
     6c6:	ac 01       	movw	r20, r24
     6c8:	60 e0       	ldi	r22, 0x00	; 0
     6ca:	70 e0       	ldi	r23, 0x00	; 0
     6cc:	8f e7       	ldi	r24, 0x7F	; 127
     6ce:	93 e4       	ldi	r25, 0x43	; 67
     6d0:	1a d5       	rcall	.+2612   	; 0x1106 <__divsf3>
     6d2:	9b 01       	movw	r18, r22
     6d4:	ac 01       	movw	r20, r24
     6d6:	c7 01       	movw	r24, r14
     6d8:	b6 01       	movw	r22, r12
     6da:	64 d6       	rcall	.+3272   	; 0x13a4 <__mulsf3>
	return val;
     6dc:	81 d5       	rcall	.+2818   	; 0x11e0 <__fixunssfsi>
}
     6de:	cb 01       	movw	r24, r22
     6e0:	df 91       	pop	r29
     6e2:	cf 91       	pop	r28
     6e4:	ff 90       	pop	r15
     6e6:	ef 90       	pop	r14
     6e8:	df 90       	pop	r13
     6ea:	cf 90       	pop	r12
     6ec:	08 95       	ret

000006ee <__vector_15>:
//static uint8_t left_ref = 0;
//static uint8_t mid_ref = 127;
//static uint8_t scaling_factor = 1;


ISR(TIMER2_OVF_vect) {
     6ee:	1f 92       	push	r1
     6f0:	0f 92       	push	r0
     6f2:	0f b6       	in	r0, 0x3f	; 63
     6f4:	0f 92       	push	r0
     6f6:	11 24       	eor	r1, r1
     6f8:	0b b6       	in	r0, 0x3b	; 59
     6fa:	0f 92       	push	r0
     6fc:	8f 92       	push	r8
     6fe:	9f 92       	push	r9
     700:	af 92       	push	r10
     702:	bf 92       	push	r11
     704:	cf 92       	push	r12
     706:	df 92       	push	r13
     708:	ef 92       	push	r14
     70a:	ff 92       	push	r15
     70c:	1f 93       	push	r17
     70e:	2f 93       	push	r18
     710:	3f 93       	push	r19
     712:	4f 93       	push	r20
     714:	5f 93       	push	r21
     716:	6f 93       	push	r22
     718:	7f 93       	push	r23
     71a:	8f 93       	push	r24
     71c:	9f 93       	push	r25
     71e:	af 93       	push	r26
     720:	bf 93       	push	r27
     722:	cf 93       	push	r28
     724:	df 93       	push	r29
     726:	ef 93       	push	r30
     728:	ff 93       	push	r31
	
	printf("WTFF");	
     72a:	8a ed       	ldi	r24, 0xDA	; 218
     72c:	92 e0       	ldi	r25, 0x02	; 2
     72e:	9f 93       	push	r25
     730:	8f 93       	push	r24
     732:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <printf>
	int16_t ref = ref_position;
     736:	c0 91 fb 03 	lds	r28, 0x03FB
     73a:	d0 91 fc 03 	lds	r29, 0x03FC
	//MOTOR_write(abs(gain),dir);
	
	//dt = TIMER_get_time(); //OBS må være en annen timer enn highscore
	//int16_t setpoint = (msg.data[2]);
	//int8_t encoder_val = PID_scale(MOTOR_read());
	int16_t encoder_val = PID_scale(MOTOR_read()); //value between 0 - 255
     73e:	15 df       	rcall	.-470    	; 0x56a <MOTOR_read>
     740:	a9 df       	rcall	.-174    	; 0x694 <PID_scale>
     742:	7c 01       	movw	r14, r24
	printf("scala encoder val = %d\n", PID_scale(MOTOR_read()));
     744:	12 df       	rcall	.-476    	; 0x56a <MOTOR_read>
     746:	a6 df       	rcall	.-180    	; 0x694 <PID_scale>
     748:	9f 93       	push	r25
     74a:	8f 93       	push	r24
     74c:	2f ed       	ldi	r18, 0xDF	; 223
     74e:	32 e0       	ldi	r19, 0x02	; 2
     750:	3f 93       	push	r19
     752:	2f 93       	push	r18
     754:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <printf>
	int16_t current_error = ref - encoder_val;
     758:	ce 19       	sub	r28, r14
     75a:	df 09       	sbc	r29, r15
	
	error_integrated = current_error*dt + error_integrated;
     75c:	be 01       	movw	r22, r28
     75e:	88 27       	eor	r24, r24
     760:	77 fd       	sbrc	r23, 7
     762:	80 95       	com	r24
     764:	98 2f       	mov	r25, r24
     766:	6a d5       	rcall	.+2772   	; 0x123c <__floatsisf>
     768:	6b 01       	movw	r12, r22
     76a:	7c 01       	movw	r14, r24
     76c:	20 91 06 02 	lds	r18, 0x0206
     770:	30 91 07 02 	lds	r19, 0x0207
     774:	40 91 08 02 	lds	r20, 0x0208
     778:	50 91 09 02 	lds	r21, 0x0209
     77c:	10 91 00 04 	lds	r17, 0x0400
	
	if (current_error < 1){
     780:	0f 90       	pop	r0
     782:	0f 90       	pop	r0
     784:	0f 90       	pop	r0
     786:	0f 90       	pop	r0
     788:	0f 90       	pop	r0
     78a:	0f 90       	pop	r0
     78c:	1c 16       	cp	r1, r28
     78e:	1d 06       	cpc	r1, r29
     790:	9c f4       	brge	.+38     	; 0x7b8 <__vector_15+0xca>
	//int8_t encoder_val = PID_scale(MOTOR_read());
	int16_t encoder_val = PID_scale(MOTOR_read()); //value between 0 - 255
	printf("scala encoder val = %d\n", PID_scale(MOTOR_read()));
	int16_t current_error = ref - encoder_val;
	
	error_integrated = current_error*dt + error_integrated;
     792:	08 d6       	rcall	.+3088   	; 0x13a4 <__mulsf3>
     794:	4b 01       	movw	r8, r22
     796:	5c 01       	movw	r10, r24
     798:	61 2f       	mov	r22, r17
     79a:	77 27       	eor	r23, r23
     79c:	67 fd       	sbrc	r22, 7
     79e:	70 95       	com	r23
     7a0:	87 2f       	mov	r24, r23
     7a2:	97 2f       	mov	r25, r23
     7a4:	4b d5       	rcall	.+2710   	; 0x123c <__floatsisf>
     7a6:	9b 01       	movw	r18, r22
     7a8:	ac 01       	movw	r20, r24
     7aa:	c5 01       	movw	r24, r10
     7ac:	b4 01       	movw	r22, r8
     7ae:	43 d4       	rcall	.+2182   	; 0x1036 <__addsf3>
     7b0:	12 d5       	rcall	.+2596   	; 0x11d6 <__fixsfsi>
     7b2:	60 93 00 04 	sts	0x0400, r22
     7b6:	02 c0       	rjmp	.+4      	; 0x7bc <__vector_15+0xce>
	
	if (current_error < 1){
		error_integrated = 0;
     7b8:	10 92 00 04 	sts	0x0400, r1
	}
	
	int16_t control_output = Kp*current_error + Ki*error_integrated;
     7bc:	10 91 00 04 	lds	r17, 0x0400
     7c0:	20 91 0e 02 	lds	r18, 0x020E
     7c4:	30 91 0f 02 	lds	r19, 0x020F
     7c8:	40 91 10 02 	lds	r20, 0x0210
     7cc:	50 91 11 02 	lds	r21, 0x0211
     7d0:	c7 01       	movw	r24, r14
     7d2:	b6 01       	movw	r22, r12
     7d4:	e7 d5       	rcall	.+3022   	; 0x13a4 <__mulsf3>
     7d6:	6b 01       	movw	r12, r22
     7d8:	7c 01       	movw	r14, r24
     7da:	61 2f       	mov	r22, r17
     7dc:	77 27       	eor	r23, r23
     7de:	67 fd       	sbrc	r22, 7
     7e0:	70 95       	com	r23
     7e2:	87 2f       	mov	r24, r23
     7e4:	97 2f       	mov	r25, r23
     7e6:	2a d5       	rcall	.+2644   	; 0x123c <__floatsisf>
     7e8:	20 91 0a 02 	lds	r18, 0x020A
     7ec:	30 91 0b 02 	lds	r19, 0x020B
     7f0:	40 91 0c 02 	lds	r20, 0x020C
     7f4:	50 91 0d 02 	lds	r21, 0x020D
     7f8:	d5 d5       	rcall	.+2986   	; 0x13a4 <__mulsf3>
     7fa:	9b 01       	movw	r18, r22
     7fc:	ac 01       	movw	r20, r24
     7fe:	c7 01       	movw	r24, r14
     800:	b6 01       	movw	r22, r12
     802:	19 d4       	rcall	.+2098   	; 0x1036 <__addsf3>
     804:	e8 d4       	rcall	.+2512   	; 0x11d6 <__fixsfsi>
     806:	e6 2e       	mov	r14, r22
     808:	f7 2e       	mov	r15, r23
	int16_t speed = 0;
	prev_error= current_error;
     80a:	d0 93 ff 03 	sts	0x03FF, r29
     80e:	c0 93 fe 03 	sts	0x03FE, r28
			speed = 150;
		}
	}
	//MOTOR_write_speed(speed,dir);*/
	
	printf("current_error = %d\n control output = %d\n error intgrated = %d\n",current_error,control_output,error_integrated);
     812:	21 2f       	mov	r18, r17
     814:	33 27       	eor	r19, r19
     816:	27 fd       	sbrc	r18, 7
     818:	30 95       	com	r19
     81a:	3f 93       	push	r19
     81c:	1f 93       	push	r17
     81e:	7f 93       	push	r23
     820:	6f 93       	push	r22
     822:	df 93       	push	r29
     824:	cf 93       	push	r28
     826:	27 ef       	ldi	r18, 0xF7	; 247
     828:	32 e0       	ldi	r19, 0x02	; 2
     82a:	3f 93       	push	r19
     82c:	2f 93       	push	r18
     82e:	bb d7       	rcall	.+3958   	; 0x17a6 <printf>
	MOTOR_write_pos(control_output);
     830:	8e 2d       	mov	r24, r14
     832:	9f 2d       	mov	r25, r15
     834:	c6 de       	rcall	.-628    	; 0x5c2 <MOTOR_write_pos>
     836:	8d b7       	in	r24, 0x3d	; 61
     838:	9e b7       	in	r25, 0x3e	; 62
     83a:	08 96       	adiw	r24, 0x08	; 8
     83c:	0f b6       	in	r0, 0x3f	; 63
     83e:	f8 94       	cli
     840:	9e bf       	out	0x3e, r25	; 62
     842:	0f be       	out	0x3f, r0	; 63
     844:	8d bf       	out	0x3d, r24	; 61
	return control_output;
	//TIMER_start();
	
	}
     846:	ff 91       	pop	r31
     848:	ef 91       	pop	r30
     84a:	df 91       	pop	r29
     84c:	cf 91       	pop	r28
     84e:	bf 91       	pop	r27
     850:	af 91       	pop	r26
     852:	9f 91       	pop	r25
     854:	8f 91       	pop	r24
     856:	7f 91       	pop	r23
     858:	6f 91       	pop	r22
     85a:	5f 91       	pop	r21
     85c:	4f 91       	pop	r20
     85e:	3f 91       	pop	r19
     860:	2f 91       	pop	r18
     862:	1f 91       	pop	r17
     864:	ff 90       	pop	r15
     866:	ef 90       	pop	r14
     868:	df 90       	pop	r13
     86a:	cf 90       	pop	r12
     86c:	bf 90       	pop	r11
     86e:	af 90       	pop	r10
     870:	9f 90       	pop	r9
     872:	8f 90       	pop	r8
     874:	0f 90       	pop	r0
     876:	0b be       	out	0x3b, r0	; 59
     878:	0f 90       	pop	r0
     87a:	0f be       	out	0x3f, r0	; 63
     87c:	0f 90       	pop	r0
     87e:	1f 90       	pop	r1
     880:	18 95       	reti

00000882 <PID_init>:


void PID_init(void){
     882:	0f 93       	push	r16
     884:	1f 93       	push	r17
     886:	cf 93       	push	r28
     888:	df 93       	push	r29
	//cli();
	//DAC_init();
	printf("i pid init");
     88a:	86 e3       	ldi	r24, 0x36	; 54
     88c:	93 e0       	ldi	r25, 0x03	; 3
     88e:	9f 93       	push	r25
     890:	8f 93       	push	r24
     892:	89 d7       	rcall	.+3858   	; 0x17a6 <printf>
	
	MOTOR_write_speed(127,RIGHT);
     894:	61 e0       	ldi	r22, 0x01	; 1
     896:	8f e7       	ldi	r24, 0x7F	; 127
     898:	85 de       	rcall	.-758    	; 0x5a4 <MOTOR_write_speed>
     89a:	2f ef       	ldi	r18, 0xFF	; 255
     89c:	8b e4       	ldi	r24, 0x4B	; 75
     89e:	9d e1       	ldi	r25, 0x1D	; 29
     8a0:	21 50       	subi	r18, 0x01	; 1
     8a2:	80 40       	sbci	r24, 0x00	; 0
     8a4:	90 40       	sbci	r25, 0x00	; 0
     8a6:	e1 f7       	brne	.-8      	; 0x8a0 <PID_init+0x1e>
     8a8:	00 c0       	rjmp	.+0      	; 0x8aa <PID_init+0x28>
     8aa:	00 00       	nop
	_delay_ms(600);
	MOTOR_write_speed(0,RIGHT);
     8ac:	61 e0       	ldi	r22, 0x01	; 1
     8ae:	80 e0       	ldi	r24, 0x00	; 0
     8b0:	79 de       	rcall	.-782    	; 0x5a4 <MOTOR_write_speed>
	printf("rot_min before = %d\n", MOTOR_read());
     8b2:	5b de       	rcall	.-842    	; 0x56a <MOTOR_read>
     8b4:	9f 93       	push	r25
     8b6:	8f 93       	push	r24
     8b8:	81 e4       	ldi	r24, 0x41	; 65
     8ba:	93 e0       	ldi	r25, 0x03	; 3
     8bc:	9f 93       	push	r25
     8be:	8f 93       	push	r24
     8c0:	72 d7       	rcall	.+3812   	; 0x17a6 <printf>
	while (MOTOR_read()!= 0){
     8c2:	0f 90       	pop	r0
     8c4:	0f 90       	pop	r0
     8c6:	0f 90       	pop	r0
     8c8:	0f 90       	pop	r0
     8ca:	0f 90       	pop	r0
     8cc:	0f 90       	pop	r0
		_delay_ms(20);
		printf("IN THE SHIT");
     8ce:	06 e5       	ldi	r16, 0x56	; 86
     8d0:	13 e0       	ldi	r17, 0x03	; 3
		PORTH &= ~(1<<_RST);
     8d2:	c2 e0       	ldi	r28, 0x02	; 2
     8d4:	d1 e0       	ldi	r29, 0x01	; 1
	
	MOTOR_write_speed(127,RIGHT);
	_delay_ms(600);
	MOTOR_write_speed(0,RIGHT);
	printf("rot_min before = %d\n", MOTOR_read());
	while (MOTOR_read()!= 0){
     8d6:	1d c0       	rjmp	.+58     	; 0x912 <PID_init+0x90>
     8d8:	2f ef       	ldi	r18, 0xFF	; 255
     8da:	89 ef       	ldi	r24, 0xF9	; 249
     8dc:	90 e0       	ldi	r25, 0x00	; 0
     8de:	21 50       	subi	r18, 0x01	; 1
     8e0:	80 40       	sbci	r24, 0x00	; 0
     8e2:	90 40       	sbci	r25, 0x00	; 0
     8e4:	e1 f7       	brne	.-8      	; 0x8de <PID_init+0x5c>
     8e6:	00 c0       	rjmp	.+0      	; 0x8e8 <PID_init+0x66>
     8e8:	00 00       	nop
		_delay_ms(20);
		printf("IN THE SHIT");
     8ea:	1f 93       	push	r17
     8ec:	0f 93       	push	r16
     8ee:	5b d7       	rcall	.+3766   	; 0x17a6 <printf>
		PORTH &= ~(1<<_RST);
     8f0:	88 81       	ld	r24, Y
     8f2:	8f 7b       	andi	r24, 0xBF	; 191
     8f4:	88 83       	st	Y, r24
     8f6:	2f ef       	ldi	r18, 0xFF	; 255
     8f8:	89 ef       	ldi	r24, 0xF9	; 249
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	21 50       	subi	r18, 0x01	; 1
     8fe:	80 40       	sbci	r24, 0x00	; 0
     900:	90 40       	sbci	r25, 0x00	; 0
     902:	e1 f7       	brne	.-8      	; 0x8fc <PID_init+0x7a>
     904:	00 c0       	rjmp	.+0      	; 0x906 <PID_init+0x84>
     906:	00 00       	nop
		_delay_ms(20);
		PORTH |=  (1<<_RST);
     908:	88 81       	ld	r24, Y
     90a:	80 64       	ori	r24, 0x40	; 64
     90c:	88 83       	st	Y, r24
     90e:	0f 90       	pop	r0
     910:	0f 90       	pop	r0
	
	MOTOR_write_speed(127,RIGHT);
	_delay_ms(600);
	MOTOR_write_speed(0,RIGHT);
	printf("rot_min before = %d\n", MOTOR_read());
	while (MOTOR_read()!= 0){
     912:	2b de       	rcall	.-938    	; 0x56a <MOTOR_read>
     914:	89 2b       	or	r24, r25
     916:	01 f7       	brne	.-64     	; 0x8d8 <PID_init+0x56>
		PORTH &= ~(1<<_RST);
		_delay_ms(20);
		PORTH |=  (1<<_RST);
		//void MOTOR_encoder_reset(void); //resetting the encoder so that rot_min = 0
	}
	rot_min = MOTOR_read();
     918:	28 de       	rcall	.-944    	; 0x56a <MOTOR_read>
     91a:	90 93 02 04 	sts	0x0402, r25
     91e:	80 93 01 04 	sts	0x0401, r24
	printf("rot_min = = %d\n", MOTOR_read());
     922:	23 de       	rcall	.-954    	; 0x56a <MOTOR_read>
     924:	9f 93       	push	r25
     926:	8f 93       	push	r24
     928:	82 e6       	ldi	r24, 0x62	; 98
     92a:	93 e0       	ldi	r25, 0x03	; 3
     92c:	9f 93       	push	r25
     92e:	8f 93       	push	r24
     930:	3a d7       	rcall	.+3700   	; 0x17a6 <printf>
     932:	2f ef       	ldi	r18, 0xFF	; 255
     934:	83 ed       	ldi	r24, 0xD3	; 211
     936:	90 e3       	ldi	r25, 0x30	; 48
     938:	21 50       	subi	r18, 0x01	; 1
     93a:	80 40       	sbci	r24, 0x00	; 0
     93c:	90 40       	sbci	r25, 0x00	; 0
     93e:	e1 f7       	brne	.-8      	; 0x938 <PID_init+0xb6>
     940:	00 c0       	rjmp	.+0      	; 0x942 <PID_init+0xc0>
     942:	00 00       	nop
	_delay_ms(1000);
	
	
	MOTOR_write_speed(127,LEFT);
     944:	60 e0       	ldi	r22, 0x00	; 0
     946:	8f e7       	ldi	r24, 0x7F	; 127
     948:	2d de       	rcall	.-934    	; 0x5a4 <MOTOR_write_speed>
     94a:	2f ef       	ldi	r18, 0xFF	; 255
     94c:	8b e4       	ldi	r24, 0x4B	; 75
     94e:	9d e1       	ldi	r25, 0x1D	; 29
     950:	21 50       	subi	r18, 0x01	; 1
     952:	80 40       	sbci	r24, 0x00	; 0
     954:	90 40       	sbci	r25, 0x00	; 0
     956:	e1 f7       	brne	.-8      	; 0x950 <PID_init+0xce>
     958:	00 c0       	rjmp	.+0      	; 0x95a <PID_init+0xd8>
     95a:	00 00       	nop
	_delay_ms(600);
	MOTOR_write_speed(0,LEFT);
     95c:	60 e0       	ldi	r22, 0x00	; 0
     95e:	80 e0       	ldi	r24, 0x00	; 0
     960:	21 de       	rcall	.-958    	; 0x5a4 <MOTOR_write_speed>
	printf("rot_max = %d\n", MOTOR_read());
     962:	03 de       	rcall	.-1018   	; 0x56a <MOTOR_read>
     964:	9f 93       	push	r25
     966:	8f 93       	push	r24
     968:	82 e7       	ldi	r24, 0x72	; 114
     96a:	93 e0       	ldi	r25, 0x03	; 3
     96c:	9f 93       	push	r25
     96e:	8f 93       	push	r24
     970:	1a d7       	rcall	.+3636   	; 0x17a6 <printf>
	rot_max = MOTOR_read();
     972:	fb dd       	rcall	.-1034   	; 0x56a <MOTOR_read>
     974:	90 93 04 04 	sts	0x0404, r25
     978:	80 93 03 04 	sts	0x0403, r24
     97c:	2f ef       	ldi	r18, 0xFF	; 255
     97e:	87 ea       	ldi	r24, 0xA7	; 167
     980:	91 e6       	ldi	r25, 0x61	; 97
     982:	21 50       	subi	r18, 0x01	; 1
     984:	80 40       	sbci	r24, 0x00	; 0
     986:	90 40       	sbci	r25, 0x00	; 0
     988:	e1 f7       	brne	.-8      	; 0x982 <PID_init+0x100>
     98a:	00 c0       	rjmp	.+0      	; 0x98c <PID_init+0x10a>
     98c:	00 00       	nop
	_delay_ms(2000);
	 
	
	
	
	printf("PID_scale(rot_min) = %d\n", PID_scale(rot_min));
     98e:	80 91 01 04 	lds	r24, 0x0401
     992:	90 91 02 04 	lds	r25, 0x0402
     996:	7e de       	rcall	.-772    	; 0x694 <PID_scale>
     998:	9f 93       	push	r25
     99a:	8f 93       	push	r24
     99c:	80 e8       	ldi	r24, 0x80	; 128
     99e:	93 e0       	ldi	r25, 0x03	; 3
     9a0:	9f 93       	push	r25
     9a2:	8f 93       	push	r24
     9a4:	00 d7       	rcall	.+3584   	; 0x17a6 <printf>
	printf("PID_scale(rot_max) = %d\n\n\n", PID_scale(rot_max));
     9a6:	80 91 03 04 	lds	r24, 0x0403
     9aa:	90 91 04 04 	lds	r25, 0x0404
     9ae:	72 de       	rcall	.-796    	; 0x694 <PID_scale>
     9b0:	9f 93       	push	r25
     9b2:	8f 93       	push	r24
     9b4:	89 e9       	ldi	r24, 0x99	; 153
     9b6:	93 e0       	ldi	r25, 0x03	; 3
     9b8:	9f 93       	push	r25
     9ba:	8f 93       	push	r24
     9bc:	f4 d6       	rcall	.+3560   	; 0x17a6 <printf>
	
	step_size =( abs(rot_max) +abs(rot_min)) / 255;
     9be:	80 91 03 04 	lds	r24, 0x0403
     9c2:	90 91 04 04 	lds	r25, 0x0404
     9c6:	40 91 01 04 	lds	r20, 0x0401
     9ca:	50 91 02 04 	lds	r21, 0x0402
     9ce:	9c 01       	movw	r18, r24
     9d0:	99 23       	and	r25, r25
     9d2:	24 f4       	brge	.+8      	; 0x9dc <PID_init+0x15a>
     9d4:	22 27       	eor	r18, r18
     9d6:	33 27       	eor	r19, r19
     9d8:	28 1b       	sub	r18, r24
     9da:	39 0b       	sbc	r19, r25
     9dc:	ca 01       	movw	r24, r20
     9de:	99 23       	and	r25, r25
     9e0:	24 f4       	brge	.+8      	; 0x9ea <PID_init+0x168>
     9e2:	88 27       	eor	r24, r24
     9e4:	99 27       	eor	r25, r25
     9e6:	84 1b       	sub	r24, r20
     9e8:	95 0b       	sbc	r25, r21
     9ea:	82 0f       	add	r24, r18
     9ec:	93 1f       	adc	r25, r19
     9ee:	6f ef       	ldi	r22, 0xFF	; 255
     9f0:	70 e0       	ldi	r23, 0x00	; 0
     9f2:	3b d5       	rcall	.+2678   	; 0x146a <__divmodhi4>
     9f4:	60 93 fd 03 	sts	0x03FD, r22
	
	
	//cli();
	
	TIMSK2=(1<<TOIE2);
     9f8:	81 e0       	ldi	r24, 0x01	; 1
     9fa:	80 93 70 00 	sts	0x0070, r24
	
	
	// start timer2 with /1024 prescaler --> dt = 0.016
	TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22);
     9fe:	87 e0       	ldi	r24, 0x07	; 7
     a00:	80 93 b1 00 	sts	0x00B1, r24
	printf("før sei");
     a04:	84 eb       	ldi	r24, 0xB4	; 180
     a06:	93 e0       	ldi	r25, 0x03	; 3
     a08:	9f 93       	push	r25
     a0a:	8f 93       	push	r24
     a0c:	cc d6       	rcall	.+3480   	; 0x17a6 <printf>
	sei();
     a0e:	78 94       	sei
     a10:	8d b7       	in	r24, 0x3d	; 61
     a12:	9e b7       	in	r25, 0x3e	; 62
     a14:	42 96       	adiw	r24, 0x12	; 18
     a16:	0f b6       	in	r0, 0x3f	; 63
     a18:	f8 94       	cli
     a1a:	9e bf       	out	0x3e, r25	; 62
     a1c:	0f be       	out	0x3f, r0	; 63
     a1e:	8d bf       	out	0x3d, r24	; 61
	// start timer2 with /1024 prescaler --> dt = 0.016
	TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22);
	
	sei();*/
	
}
     a20:	df 91       	pop	r29
     a22:	cf 91       	pop	r28
     a24:	1f 91       	pop	r17
     a26:	0f 91       	pop	r16
     a28:	08 95       	ret

00000a2a <PID_control>:
	double val = (encoder_val *(255.0/rot_max));
	return val;
}


int16_t PID_control(can_message_t msg) {
     a2a:	8f 92       	push	r8
     a2c:	9f 92       	push	r9
     a2e:	af 92       	push	r10
     a30:	bf 92       	push	r11
     a32:	cf 92       	push	r12
     a34:	df 92       	push	r13
     a36:	ef 92       	push	r14
     a38:	ff 92       	push	r15
     a3a:	0f 93       	push	r16
     a3c:	1f 93       	push	r17
     a3e:	cf 93       	push	r28
     a40:	df 93       	push	r29
     a42:	cd b7       	in	r28, 0x3d	; 61
     a44:	de b7       	in	r29, 0x3e	; 62
     a46:	2b 97       	sbiw	r28, 0x0b	; 11
     a48:	0f b6       	in	r0, 0x3f	; 63
     a4a:	f8 94       	cli
     a4c:	de bf       	out	0x3e, r29	; 62
     a4e:	0f be       	out	0x3f, r0	; 63
     a50:	cd bf       	out	0x3d, r28	; 61
     a52:	3e 83       	std	Y+6, r19	; 0x06
	 dt = TIMER_get_time(); //OBS må være en annen timer enn highscore
     a54:	82 d1       	rcall	.+772    	; 0xd5a <TIMER_get_time>
     a56:	bc 01       	movw	r22, r24
     a58:	88 27       	eor	r24, r24
     a5a:	77 fd       	sbrc	r23, 7
     a5c:	80 95       	com	r24
     a5e:	98 2f       	mov	r25, r24
     a60:	ed d3       	rcall	.+2010   	; 0x123c <__floatsisf>
     a62:	60 93 06 02 	sts	0x0206, r22
     a66:	70 93 07 02 	sts	0x0207, r23
     a6a:	80 93 08 02 	sts	0x0208, r24
     a6e:	90 93 09 02 	sts	0x0209, r25
	int16_t setpoint = (msg.data[2]);
     a72:	8e 81       	ldd	r24, Y+6	; 0x06
     a74:	08 2f       	mov	r16, r24
     a76:	10 e0       	ldi	r17, 0x00	; 0
	//int8_t encoder_val = PID_scale(MOTOR_read());
	printf("setpoint = %d\n", setpoint);
     a78:	1f 92       	push	r1
     a7a:	8f 93       	push	r24
     a7c:	8c eb       	ldi	r24, 0xBC	; 188
     a7e:	93 e0       	ldi	r25, 0x03	; 3
     a80:	9f 93       	push	r25
     a82:	8f 93       	push	r24
     a84:	90 d6       	rcall	.+3360   	; 0x17a6 <printf>
	int16_t encoder_val = PID_scale(MOTOR_read()); //value betweern 0 - 255
     a86:	71 dd       	rcall	.-1310   	; 0x56a <MOTOR_read>
     a88:	05 de       	rcall	.-1014   	; 0x694 <PID_scale>
	
	int16_t current_error = setpoint - encoder_val;
     a8a:	08 1b       	sub	r16, r24
     a8c:	19 0b       	sbc	r17, r25
	
	error_integrated = current_error*dt + error_integrated;
     a8e:	b8 01       	movw	r22, r16
     a90:	88 27       	eor	r24, r24
     a92:	77 fd       	sbrc	r23, 7
     a94:	80 95       	com	r24
     a96:	98 2f       	mov	r25, r24
     a98:	d1 d3       	rcall	.+1954   	; 0x123c <__floatsisf>
     a9a:	6b 01       	movw	r12, r22
     a9c:	7c 01       	movw	r14, r24
     a9e:	20 91 06 02 	lds	r18, 0x0206
     aa2:	30 91 07 02 	lds	r19, 0x0207
     aa6:	40 91 08 02 	lds	r20, 0x0208
     aaa:	50 91 09 02 	lds	r21, 0x0209
     aae:	7a d4       	rcall	.+2292   	; 0x13a4 <__mulsf3>
     ab0:	4b 01       	movw	r8, r22
     ab2:	5c 01       	movw	r10, r24
     ab4:	60 91 00 04 	lds	r22, 0x0400
     ab8:	77 27       	eor	r23, r23
     aba:	67 fd       	sbrc	r22, 7
     abc:	70 95       	com	r23
     abe:	87 2f       	mov	r24, r23
     ac0:	97 2f       	mov	r25, r23
     ac2:	bc d3       	rcall	.+1912   	; 0x123c <__floatsisf>
     ac4:	9b 01       	movw	r18, r22
     ac6:	ac 01       	movw	r20, r24
     ac8:	c5 01       	movw	r24, r10
     aca:	b4 01       	movw	r22, r8
     acc:	b4 d2       	rcall	.+1384   	; 0x1036 <__addsf3>
     ace:	83 d3       	rcall	.+1798   	; 0x11d6 <__fixsfsi>
     ad0:	b6 2e       	mov	r11, r22
     ad2:	60 93 00 04 	sts	0x0400, r22
	
	int16_t control_output = Kp*current_error + Ki*error_integrated;
     ad6:	20 91 0e 02 	lds	r18, 0x020E
     ada:	30 91 0f 02 	lds	r19, 0x020F
     ade:	40 91 10 02 	lds	r20, 0x0210
     ae2:	50 91 11 02 	lds	r21, 0x0211
     ae6:	c7 01       	movw	r24, r14
     ae8:	b6 01       	movw	r22, r12
     aea:	5c d4       	rcall	.+2232   	; 0x13a4 <__mulsf3>
     aec:	6b 01       	movw	r12, r22
     aee:	7c 01       	movw	r14, r24
     af0:	6b 2d       	mov	r22, r11
     af2:	77 27       	eor	r23, r23
     af4:	67 fd       	sbrc	r22, 7
     af6:	70 95       	com	r23
     af8:	87 2f       	mov	r24, r23
     afa:	97 2f       	mov	r25, r23
     afc:	9f d3       	rcall	.+1854   	; 0x123c <__floatsisf>
     afe:	20 91 0a 02 	lds	r18, 0x020A
     b02:	30 91 0b 02 	lds	r19, 0x020B
     b06:	40 91 0c 02 	lds	r20, 0x020C
     b0a:	50 91 0d 02 	lds	r21, 0x020D
     b0e:	4a d4       	rcall	.+2196   	; 0x13a4 <__mulsf3>
     b10:	9b 01       	movw	r18, r22
     b12:	ac 01       	movw	r20, r24
     b14:	c7 01       	movw	r24, r14
     b16:	b6 01       	movw	r22, r12
     b18:	8e d2       	rcall	.+1308   	; 0x1036 <__addsf3>
     b1a:	5d d3       	rcall	.+1722   	; 0x11d6 <__fixsfsi>
	
	prev_error= current_error;
     b1c:	10 93 ff 03 	sts	0x03FF, r17
     b20:	00 93 fe 03 	sts	0x03FE, r16
     b24:	0f 90       	pop	r0
     b26:	0f 90       	pop	r0
     b28:	0f 90       	pop	r0
     b2a:	0f 90       	pop	r0
     b2c:	77 23       	and	r23, r23
     b2e:	14 f4       	brge	.+4      	; 0xb34 <PID_control+0x10a>
     b30:	60 e0       	ldi	r22, 0x00	; 0
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	7b 01       	movw	r14, r22
     b36:	6f 3f       	cpi	r22, 0xFF	; 255
     b38:	71 05       	cpc	r23, r1
     b3a:	21 f0       	breq	.+8      	; 0xb44 <PID_control+0x11a>
     b3c:	1c f0       	brlt	.+6      	; 0xb44 <PID_control+0x11a>
     b3e:	ee 24       	eor	r14, r14
     b40:	ea 94       	dec	r14
     b42:	f1 2c       	mov	r15, r1
		control_output = 255;
	}
	else if (control_output < 0) {
		control_output = 0;
	} 
	printf("current_error = %d\n control output = %d\n error intgrated = %d\n",current_error,control_output,error_integrated);
     b44:	8b 2d       	mov	r24, r11
     b46:	99 27       	eor	r25, r25
     b48:	87 fd       	sbrc	r24, 7
     b4a:	90 95       	com	r25
     b4c:	9f 93       	push	r25
     b4e:	bf 92       	push	r11
     b50:	ff 92       	push	r15
     b52:	ef 92       	push	r14
     b54:	1f 93       	push	r17
     b56:	0f 93       	push	r16
     b58:	87 ef       	ldi	r24, 0xF7	; 247
     b5a:	92 e0       	ldi	r25, 0x02	; 2
     b5c:	9f 93       	push	r25
     b5e:	8f 93       	push	r24
     b60:	22 d6       	rcall	.+3140   	; 0x17a6 <printf>
	return control_output;
     b62:	0f b6       	in	r0, 0x3f	; 63
     b64:	f8 94       	cli
     b66:	de bf       	out	0x3e, r29	; 62
     b68:	0f be       	out	0x3f, r0	; 63
     b6a:	cd bf       	out	0x3d, r28	; 61
	TIMER_start();
}
     b6c:	c7 01       	movw	r24, r14
     b6e:	2b 96       	adiw	r28, 0x0b	; 11
     b70:	0f b6       	in	r0, 0x3f	; 63
     b72:	f8 94       	cli
     b74:	de bf       	out	0x3e, r29	; 62
     b76:	0f be       	out	0x3f, r0	; 63
     b78:	cd bf       	out	0x3d, r28	; 61
     b7a:	df 91       	pop	r29
     b7c:	cf 91       	pop	r28
     b7e:	1f 91       	pop	r17
     b80:	0f 91       	pop	r16
     b82:	ff 90       	pop	r15
     b84:	ef 90       	pop	r14
     b86:	df 90       	pop	r13
     b88:	cf 90       	pop	r12
     b8a:	bf 90       	pop	r11
     b8c:	af 90       	pop	r10
     b8e:	9f 90       	pop	r9
     b90:	8f 90       	pop	r8
     b92:	08 95       	ret

00000b94 <PWM_init>:

void PWM_init(void) { 
	
	
	//Enable fast mode
	TCCR1A &= ~(1<<WGM10);	
     b94:	a0 e8       	ldi	r26, 0x80	; 128
     b96:	b0 e0       	ldi	r27, 0x00	; 0
     b98:	8c 91       	ld	r24, X
     b9a:	8e 7f       	andi	r24, 0xFE	; 254
     b9c:	8c 93       	st	X, r24
	TCCR1A |= (1<<WGM11);
     b9e:	8c 91       	ld	r24, X
     ba0:	82 60       	ori	r24, 0x02	; 2
     ba2:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12);
     ba4:	e1 e8       	ldi	r30, 0x81	; 129
     ba6:	f0 e0       	ldi	r31, 0x00	; 0
     ba8:	80 81       	ld	r24, Z
     baa:	88 60       	ori	r24, 0x08	; 8
     bac:	80 83       	st	Z, r24
	TCCR1B |= (1<<WGM13);		
     bae:	80 81       	ld	r24, Z
     bb0:	80 61       	ori	r24, 0x10	; 16
     bb2:	80 83       	st	Z, r24
	
	//Compare Output Mode: Non-inverting
	TCCR1A |= (1<<COM1A1);			
     bb4:	8c 91       	ld	r24, X
     bb6:	80 68       	ori	r24, 0x80	; 128
     bb8:	8c 93       	st	X, r24
	
	
	//Prescaler: clk/1024
	TCCR1B |= (1<<CS12);
     bba:	80 81       	ld	r24, Z
     bbc:	84 60       	ori	r24, 0x04	; 4
     bbe:	80 83       	st	Z, r24
	TCCR1B &= ~(1<<CS11);
     bc0:	80 81       	ld	r24, Z
     bc2:	8d 7f       	andi	r24, 0xFD	; 253
     bc4:	80 83       	st	Z, r24
	TCCR1B |= (1<<CS10);
     bc6:	80 81       	ld	r24, Z
     bc8:	81 60       	ori	r24, 0x01	; 1
     bca:	80 83       	st	Z, r24

	//Top value = F_CPU/(N*(1/min_period)) , N=1024
	ICR1 = 312;											// 312 implies 20 ms = T
     bcc:	88 e3       	ldi	r24, 0x38	; 56
     bce:	91 e0       	ldi	r25, 0x01	; 1
     bd0:	90 93 87 00 	sts	0x0087, r25
     bd4:	80 93 86 00 	sts	0x0086, r24
	OCR1A = PWM_mid;									// The duty cycle is set here (15.6-32.1 implies 1ms-2ms)
     bd8:	85 e1       	ldi	r24, 0x15	; 21
     bda:	90 e0       	ldi	r25, 0x00	; 0
     bdc:	90 93 89 00 	sts	0x0089, r25
     be0:	80 93 88 00 	sts	0x0088, r24
	
	
	//Setting pin 11 (PB5) to output
	DDRB |= (1<<PB5);
     be4:	25 9a       	sbi	0x04, 5	; 4
     be6:	08 95       	ret

00000be8 <PWM_get_duty_cycle>:
	
}



float PWM_get_duty_cycle(can_message_t msg) {
     be8:	ef 92       	push	r14
     bea:	ff 92       	push	r15
     bec:	0f 93       	push	r16
     bee:	1f 93       	push	r17
     bf0:	cf 93       	push	r28
     bf2:	df 93       	push	r29
     bf4:	cd b7       	in	r28, 0x3d	; 61
     bf6:	de b7       	in	r29, 0x3e	; 62
     bf8:	2b 97       	sbiw	r28, 0x0b	; 11
     bfa:	0f b6       	in	r0, 0x3f	; 63
     bfc:	f8 94       	cli
     bfe:	de bf       	out	0x3e, r29	; 62
     c00:	0f be       	out	0x3f, r0	; 63
     c02:	cd bf       	out	0x3d, r28	; 61
     c04:	1c 83       	std	Y+4, r17	; 0x04
	
	
	//printf("MCP2515_read(MCP_CANINTF) & 1 = %d\n\n", MCP2515_read(MCP_CANINTF) & 1);
	//if(MCP2515_read(MCP_CANINTF) & 1){		printf("IN GET DC:\n");
		//CAN_print_message(msg);
		printf("\n\n\n");
     c06:	81 eb       	ldi	r24, 0xB1	; 177
     c08:	93 e0       	ldi	r25, 0x03	; 3
     c0a:	de d5       	rcall	.+3004   	; 0x17c8 <puts>
		MCP2515_bit_modify(MCP_CANINTF,0x1,0x1);	
     c0c:	41 e0       	ldi	r20, 0x01	; 1
     c0e:	61 e0       	ldi	r22, 0x01	; 1
     c10:	8c e2       	ldi	r24, 0x2C	; 44
     c12:	52 dc       	rcall	.-1884   	; 0x4b8 <MCP2515_bit_modify>
	//}
	double x_pos = msg.data[0];
     c14:	6c 81       	ldd	r22, Y+4	; 0x04
     c16:	70 e0       	ldi	r23, 0x00	; 0
     c18:	80 e0       	ldi	r24, 0x00	; 0
     c1a:	90 e0       	ldi	r25, 0x00	; 0
     c1c:	0d d3       	rcall	.+1562   	; 0x1238 <__floatunsisf>
	
	return (x_pos/255)*(PWM_max-PWM_min) + PWM_min;
     c1e:	20 e0       	ldi	r18, 0x00	; 0
     c20:	30 e0       	ldi	r19, 0x00	; 0
     c22:	4f e7       	ldi	r20, 0x7F	; 127
     c24:	53 e4       	ldi	r21, 0x43	; 67
     c26:	6f d2       	rcall	.+1246   	; 0x1106 <__divsf3>
     c28:	23 e3       	ldi	r18, 0x33	; 51
     c2a:	33 e3       	ldi	r19, 0x33	; 51
     c2c:	43 e4       	ldi	r20, 0x43	; 67
     c2e:	51 e4       	ldi	r21, 0x41	; 65
     c30:	b9 d3       	rcall	.+1906   	; 0x13a4 <__mulsf3>
     c32:	2a e9       	ldi	r18, 0x9A	; 154
     c34:	39 e9       	ldi	r19, 0x99	; 153
     c36:	49 e7       	ldi	r20, 0x79	; 121
     c38:	51 e4       	ldi	r21, 0x41	; 65
     c3a:	fd d1       	rcall	.+1018   	; 0x1036 <__addsf3>
     c3c:	2a e9       	ldi	r18, 0x9A	; 154
     c3e:	39 e9       	ldi	r19, 0x99	; 153
     c40:	49 ed       	ldi	r20, 0xD9	; 217
     c42:	5f e3       	ldi	r21, 0x3F	; 63
     c44:	f7 d1       	rcall	.+1006   	; 0x1034 <__subsf3>
	
}
     c46:	2b 96       	adiw	r28, 0x0b	; 11
     c48:	0f b6       	in	r0, 0x3f	; 63
     c4a:	f8 94       	cli
     c4c:	de bf       	out	0x3e, r29	; 62
     c4e:	0f be       	out	0x3f, r0	; 63
     c50:	cd bf       	out	0x3d, r28	; 61
     c52:	df 91       	pop	r29
     c54:	cf 91       	pop	r28
     c56:	1f 91       	pop	r17
     c58:	0f 91       	pop	r16
     c5a:	ff 90       	pop	r15
     c5c:	ef 90       	pop	r14
     c5e:	08 95       	ret

00000c60 <PWM_set_duty_cycle>:


void PWM_set_duty_cycle(float val) {
     c60:	cf 92       	push	r12
     c62:	df 92       	push	r13
     c64:	ef 92       	push	r14
     c66:	ff 92       	push	r15
     c68:	6b 01       	movw	r12, r22
     c6a:	7c 01       	movw	r14, r24

	if (val >= PWM_max) {
     c6c:	20 e0       	ldi	r18, 0x00	; 0
     c6e:	30 e0       	ldi	r19, 0x00	; 0
     c70:	4c ee       	ldi	r20, 0xEC	; 236
     c72:	51 e4       	ldi	r21, 0x41	; 65
     c74:	93 d3       	rcall	.+1830   	; 0x139c <__gesf2>
     c76:	88 23       	and	r24, r24
     c78:	3c f0       	brlt	.+14     	; 0xc88 <PWM_set_duty_cycle+0x28>
		OCR1A = PWM_max;
     c7a:	8d e1       	ldi	r24, 0x1D	; 29
     c7c:	90 e0       	ldi	r25, 0x00	; 0
     c7e:	90 93 89 00 	sts	0x0089, r25
     c82:	80 93 88 00 	sts	0x0088, r24
     c86:	18 c0       	rjmp	.+48     	; 0xcb8 <PWM_set_duty_cycle+0x58>
	}
	else if (val <= PWM_min) {
     c88:	27 e6       	ldi	r18, 0x67	; 103
     c8a:	36 e6       	ldi	r19, 0x66	; 102
     c8c:	4e e5       	ldi	r20, 0x5E	; 94
     c8e:	51 e4       	ldi	r21, 0x41	; 65
     c90:	c7 01       	movw	r24, r14
     c92:	b6 01       	movw	r22, r12
     c94:	34 d2       	rcall	.+1128   	; 0x10fe <__cmpsf2>
     c96:	18 16       	cp	r1, r24
     c98:	3c f0       	brlt	.+14     	; 0xca8 <PWM_set_duty_cycle+0x48>
		OCR1A = PWM_min;
     c9a:	8d e0       	ldi	r24, 0x0D	; 13
     c9c:	90 e0       	ldi	r25, 0x00	; 0
     c9e:	90 93 89 00 	sts	0x0089, r25
     ca2:	80 93 88 00 	sts	0x0088, r24
     ca6:	08 c0       	rjmp	.+16     	; 0xcb8 <PWM_set_duty_cycle+0x58>
	}
	else {
		OCR1A = (uint8_t) val;	
     ca8:	c7 01       	movw	r24, r14
     caa:	b6 01       	movw	r22, r12
     cac:	99 d2       	rcall	.+1330   	; 0x11e0 <__fixunssfsi>
     cae:	70 e0       	ldi	r23, 0x00	; 0
     cb0:	70 93 89 00 	sts	0x0089, r23
     cb4:	60 93 88 00 	sts	0x0088, r22
	}
	
}
     cb8:	ff 90       	pop	r15
     cba:	ef 90       	pop	r14
     cbc:	df 90       	pop	r13
     cbe:	cf 90       	pop	r12
     cc0:	08 95       	ret

00000cc2 <SOLENOID_init>:
				
#include <avr/io.h>
#include "SOLENOID.h"
void SOLENOID_init(void){
	
	DDRB |= (1<<DDB4);	
     cc2:	24 9a       	sbi	0x04, 4	; 4
     cc4:	08 95       	ret

00000cc6 <SOLENOID_disable>:
}


void SOLENOID_disable(){
	
		PORTB |= (1 << PB4);
     cc6:	2c 9a       	sbi	0x05, 4	; 5
     cc8:	08 95       	ret

00000cca <SOLENOID_enable>:
		
}

void SOLENOID_enable(){
	
	PORTB &= ~(1 << PB4);
     cca:	2c 98       	cbi	0x05, 4	; 5
     ccc:	08 95       	ret

00000cce <SPI_init>:

void SPI_init() {
	
	

	DDRB |= (1<<DDB1);						//SCK
     cce:	21 9a       	sbi	0x04, 1	; 4
	DDRB |= (1<<DDB2);						//MOSI
     cd0:	22 9a       	sbi	0x04, 2	; 4
	DDRB |= (1<<DDB7);
     cd2:	27 9a       	sbi	0x04, 7	; 4
	DDRB |= (1<<DDB0);						//SS
     cd4:	20 9a       	sbi	0x04, 0	; 4
	DDRB &= ~(1<<DDB3);						//MISO
     cd6:	23 98       	cbi	0x04, 3	; 4
	
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);					//Master mode enable;						//SPI Enable
     cd8:	8c b5       	in	r24, 0x2c	; 44
     cda:	81 65       	ori	r24, 0x51	; 81
     cdc:	8c bd       	out	0x2c, r24	; 44
     cde:	08 95       	ret

00000ce0 <SPI_send>:



void SPI_send(uint8_t message) {
	
	SPDR = message;							//Start transmission
     ce0:	8e bd       	out	0x2e, r24	; 46
	//printf("SPI_send \n");
	
	while (!(SPSR & (1<<SPIF))){
     ce2:	0d b4       	in	r0, 0x2d	; 45
     ce4:	07 fe       	sbrs	r0, 7
     ce6:	fd cf       	rjmp	.-6      	; 0xce2 <SPI_send+0x2>
		//printf("stuck\n");
	}			//Wait until transmission is complete
}
     ce8:	08 95       	ret

00000cea <SPI_read>:



uint8_t SPI_read() {
	
	SPI_send(0x01);							//Transmisson of dummy byte, to be able to read from slave
     cea:	81 e0       	ldi	r24, 0x01	; 1
     cec:	f9 df       	rcall	.-14     	; 0xce0 <SPI_send>
	
	//while (!(SPSR & (1<<SPIF))) {}			//Wait until transmission is complete
	
	return SPDR;							//All messages will end with the dummy byte????
     cee:	8e b5       	in	r24, 0x2e	; 46
	
}
     cf0:	08 95       	ret

00000cf2 <SPI_enable_chipselect>:


void SPI_enable_chipselect(void) { // 1 --> enable
	PORTB &= ~(1<<PB7);
     cf2:	2f 98       	cbi	0x05, 7	; 5
     cf4:	08 95       	ret

00000cf6 <SPI_disable_chipselect>:
}



void SPI_disable_chipselect(void) { // 1 --> enable
	PORTB |= (1<<PB7);
     cf6:	2f 9a       	sbi	0x05, 7	; 5
     cf8:	08 95       	ret

00000cfa <__vector_42>:
}

void TIMER_stop() {
	
	//Turning off clock source
	TCCR4B &= ~(1<<CS40) & ~(1 << CS41) & ~(1 << CS42);
     cfa:	1f 92       	push	r1
     cfc:	0f 92       	push	r0
     cfe:	0f b6       	in	r0, 0x3f	; 63
     d00:	0f 92       	push	r0
     d02:	11 24       	eor	r1, r1
     d04:	8f 93       	push	r24
     d06:	9f 93       	push	r25
     d08:	80 91 05 04 	lds	r24, 0x0405
     d0c:	90 91 06 04 	lds	r25, 0x0406
     d10:	01 96       	adiw	r24, 0x01	; 1
     d12:	90 93 06 04 	sts	0x0406, r25
     d16:	80 93 05 04 	sts	0x0405, r24
     d1a:	8f e9       	ldi	r24, 0x9F	; 159
     d1c:	9f e0       	ldi	r25, 0x0F	; 15
     d1e:	01 97       	sbiw	r24, 0x01	; 1
     d20:	f1 f7       	brne	.-4      	; 0xd1e <__vector_42+0x24>
     d22:	00 c0       	rjmp	.+0      	; 0xd24 <__vector_42+0x2a>
     d24:	00 00       	nop
     d26:	9f 91       	pop	r25
     d28:	8f 91       	pop	r24
     d2a:	0f 90       	pop	r0
     d2c:	0f be       	out	0x3f, r0	; 63
     d2e:	0f 90       	pop	r0
     d30:	1f 90       	pop	r1
     d32:	18 95       	reti

00000d34 <TIMER_init>:
     d34:	e1 ea       	ldi	r30, 0xA1	; 161
     d36:	f0 e0       	ldi	r31, 0x00	; 0
     d38:	80 81       	ld	r24, Z
     d3a:	88 60       	ori	r24, 0x08	; 8
     d3c:	80 83       	st	Z, r24
     d3e:	78 94       	sei
     d40:	89 e0       	ldi	r24, 0x09	; 9
     d42:	9d e3       	ldi	r25, 0x3D	; 61
     d44:	90 93 a9 00 	sts	0x00A9, r25
     d48:	80 93 a8 00 	sts	0x00A8, r24
     d4c:	78 94       	sei
     d4e:	e2 e7       	ldi	r30, 0x72	; 114
     d50:	f0 e0       	ldi	r31, 0x00	; 0
     d52:	80 81       	ld	r24, Z
     d54:	82 60       	ori	r24, 0x02	; 2
     d56:	80 83       	st	Z, r24
     d58:	08 95       	ret

00000d5a <TIMER_get_time>:
}



uint16_t TIMER_get_time() {
	return stopwatch;
     d5a:	80 91 05 04 	lds	r24, 0x0405
     d5e:	90 91 06 04 	lds	r25, 0x0406
}
     d62:	08 95       	ret

00000d64 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     d64:	8c e0       	ldi	r24, 0x0C	; 12
     d66:	80 93 b8 00 	sts	0x00B8, r24
     d6a:	8f ef       	ldi	r24, 0xFF	; 255
     d6c:	80 93 bb 00 	sts	0x00BB, r24
     d70:	84 e0       	ldi	r24, 0x04	; 4
     d72:	80 93 bc 00 	sts	0x00BC, r24
     d76:	08 95       	ret

00000d78 <TWI_Start_Transceiver_With_Data>:
     d78:	ec eb       	ldi	r30, 0xBC	; 188
     d7a:	f0 e0       	ldi	r31, 0x00	; 0
     d7c:	20 81       	ld	r18, Z
     d7e:	20 fd       	sbrc	r18, 0
     d80:	fd cf       	rjmp	.-6      	; 0xd7c <TWI_Start_Transceiver_With_Data+0x4>
     d82:	60 93 09 04 	sts	0x0409, r22
     d86:	fc 01       	movw	r30, r24
     d88:	20 81       	ld	r18, Z
     d8a:	20 93 0a 04 	sts	0x040A, r18
     d8e:	20 fd       	sbrc	r18, 0
     d90:	0c c0       	rjmp	.+24     	; 0xdaa <TWI_Start_Transceiver_With_Data+0x32>
     d92:	62 30       	cpi	r22, 0x02	; 2
     d94:	50 f0       	brcs	.+20     	; 0xdaa <TWI_Start_Transceiver_With_Data+0x32>
     d96:	dc 01       	movw	r26, r24
     d98:	11 96       	adiw	r26, 0x01	; 1
     d9a:	eb e0       	ldi	r30, 0x0B	; 11
     d9c:	f4 e0       	ldi	r31, 0x04	; 4
     d9e:	81 e0       	ldi	r24, 0x01	; 1
     da0:	9d 91       	ld	r25, X+
     da2:	91 93       	st	Z+, r25
     da4:	8f 5f       	subi	r24, 0xFF	; 255
     da6:	86 13       	cpse	r24, r22
     da8:	fb cf       	rjmp	.-10     	; 0xda0 <TWI_Start_Transceiver_With_Data+0x28>
     daa:	10 92 08 04 	sts	0x0408, r1
     dae:	88 ef       	ldi	r24, 0xF8	; 248
     db0:	80 93 12 02 	sts	0x0212, r24
     db4:	85 ea       	ldi	r24, 0xA5	; 165
     db6:	80 93 bc 00 	sts	0x00BC, r24
     dba:	08 95       	ret

00000dbc <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     dbc:	1f 92       	push	r1
     dbe:	0f 92       	push	r0
     dc0:	0f b6       	in	r0, 0x3f	; 63
     dc2:	0f 92       	push	r0
     dc4:	11 24       	eor	r1, r1
     dc6:	0b b6       	in	r0, 0x3b	; 59
     dc8:	0f 92       	push	r0
     dca:	2f 93       	push	r18
     dcc:	3f 93       	push	r19
     dce:	8f 93       	push	r24
     dd0:	9f 93       	push	r25
     dd2:	af 93       	push	r26
     dd4:	bf 93       	push	r27
     dd6:	ef 93       	push	r30
     dd8:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     dda:	80 91 b9 00 	lds	r24, 0x00B9
     dde:	90 e0       	ldi	r25, 0x00	; 0
     de0:	fc 01       	movw	r30, r24
     de2:	38 97       	sbiw	r30, 0x08	; 8
     de4:	e1 35       	cpi	r30, 0x51	; 81
     de6:	f1 05       	cpc	r31, r1
     de8:	08 f0       	brcs	.+2      	; 0xdec <__vector_39+0x30>
     dea:	55 c0       	rjmp	.+170    	; 0xe96 <__vector_39+0xda>
     dec:	ee 58       	subi	r30, 0x8E	; 142
     dee:	ff 4f       	sbci	r31, 0xFF	; 255
     df0:	4f c3       	rjmp	.+1694   	; 0x1490 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     df2:	10 92 07 04 	sts	0x0407, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     df6:	e0 91 07 04 	lds	r30, 0x0407
     dfa:	80 91 09 04 	lds	r24, 0x0409
     dfe:	e8 17       	cp	r30, r24
     e00:	70 f4       	brcc	.+28     	; 0xe1e <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     e02:	81 e0       	ldi	r24, 0x01	; 1
     e04:	8e 0f       	add	r24, r30
     e06:	80 93 07 04 	sts	0x0407, r24
     e0a:	f0 e0       	ldi	r31, 0x00	; 0
     e0c:	e6 5f       	subi	r30, 0xF6	; 246
     e0e:	fb 4f       	sbci	r31, 0xFB	; 251
     e10:	80 81       	ld	r24, Z
     e12:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e16:	85 e8       	ldi	r24, 0x85	; 133
     e18:	80 93 bc 00 	sts	0x00BC, r24
     e1c:	43 c0       	rjmp	.+134    	; 0xea4 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e1e:	80 91 08 04 	lds	r24, 0x0408
     e22:	81 60       	ori	r24, 0x01	; 1
     e24:	80 93 08 04 	sts	0x0408, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e28:	84 e9       	ldi	r24, 0x94	; 148
     e2a:	80 93 bc 00 	sts	0x00BC, r24
     e2e:	3a c0       	rjmp	.+116    	; 0xea4 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     e30:	e0 91 07 04 	lds	r30, 0x0407
     e34:	81 e0       	ldi	r24, 0x01	; 1
     e36:	8e 0f       	add	r24, r30
     e38:	80 93 07 04 	sts	0x0407, r24
     e3c:	80 91 bb 00 	lds	r24, 0x00BB
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	e6 5f       	subi	r30, 0xF6	; 246
     e44:	fb 4f       	sbci	r31, 0xFB	; 251
     e46:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     e48:	20 91 07 04 	lds	r18, 0x0407
     e4c:	30 e0       	ldi	r19, 0x00	; 0
     e4e:	80 91 09 04 	lds	r24, 0x0409
     e52:	90 e0       	ldi	r25, 0x00	; 0
     e54:	01 97       	sbiw	r24, 0x01	; 1
     e56:	28 17       	cp	r18, r24
     e58:	39 07       	cpc	r19, r25
     e5a:	24 f4       	brge	.+8      	; 0xe64 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e5c:	85 ec       	ldi	r24, 0xC5	; 197
     e5e:	80 93 bc 00 	sts	0x00BC, r24
     e62:	20 c0       	rjmp	.+64     	; 0xea4 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e64:	85 e8       	ldi	r24, 0x85	; 133
     e66:	80 93 bc 00 	sts	0x00BC, r24
     e6a:	1c c0       	rjmp	.+56     	; 0xea4 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     e6c:	80 91 bb 00 	lds	r24, 0x00BB
     e70:	e0 91 07 04 	lds	r30, 0x0407
     e74:	f0 e0       	ldi	r31, 0x00	; 0
     e76:	e6 5f       	subi	r30, 0xF6	; 246
     e78:	fb 4f       	sbci	r31, 0xFB	; 251
     e7a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e7c:	80 91 08 04 	lds	r24, 0x0408
     e80:	81 60       	ori	r24, 0x01	; 1
     e82:	80 93 08 04 	sts	0x0408, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e86:	84 e9       	ldi	r24, 0x94	; 148
     e88:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     e8c:	0b c0       	rjmp	.+22     	; 0xea4 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e8e:	85 ea       	ldi	r24, 0xA5	; 165
     e90:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     e94:	07 c0       	rjmp	.+14     	; 0xea4 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     e96:	80 91 b9 00 	lds	r24, 0x00B9
     e9a:	80 93 12 02 	sts	0x0212, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     e9e:	84 e0       	ldi	r24, 0x04	; 4
     ea0:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     ea4:	ff 91       	pop	r31
     ea6:	ef 91       	pop	r30
     ea8:	bf 91       	pop	r27
     eaa:	af 91       	pop	r26
     eac:	9f 91       	pop	r25
     eae:	8f 91       	pop	r24
     eb0:	3f 91       	pop	r19
     eb2:	2f 91       	pop	r18
     eb4:	0f 90       	pop	r0
     eb6:	0b be       	out	0x3b, r0	; 59
     eb8:	0f 90       	pop	r0
     eba:	0f be       	out	0x3f, r0	; 63
     ebc:	0f 90       	pop	r0
     ebe:	1f 90       	pop	r1
     ec0:	18 95       	reti

00000ec2 <UART_Init>:



int UART_Init(unsigned int ubrr) {
	// Set baud rate
	UBRR0H = (unsigned char)(ubrr>>8);
     ec2:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
     ec6:	80 93 c4 00 	sts	0x00C4, r24
	// Enable receiver and transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     eca:	88 e1       	ldi	r24, 0x18	; 24
     ecc:	80 93 c1 00 	sts	0x00C1, r24
	// Set frame format: 8data, 2 stop bit
	
	#ifdef __AVR_ATmega162__
		UCSR0A &= ~(_BV(U2X0));
	#elif __AVR_ATmega2560__
		UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     ed0:	8e e0       	ldi	r24, 0x0E	; 14
     ed2:	80 93 c2 00 	sts	0x00C2, r24
	#endif
	
	
	
	
	cli();
     ed6:	f8 94       	cli

	
	//RX Complete Interrupt Enable
	UCSR0B |= (1 << RXCIE0);
     ed8:	e1 ec       	ldi	r30, 0xC1	; 193
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	80 81       	ld	r24, Z
     ede:	80 68       	ori	r24, 0x80	; 128
     ee0:	80 83       	st	Z, r24
	
	//Receive Complete Flag Enable
	UCSR0A |= (1 << RXC0);
     ee2:	e0 ec       	ldi	r30, 0xC0	; 192
     ee4:	f0 e0       	ldi	r31, 0x00	; 0
     ee6:	80 81       	ld	r24, Z
     ee8:	80 68       	ori	r24, 0x80	; 128
     eea:	80 83       	st	Z, r24
	
	//Global Interrupt Flag Enable
	sei();
     eec:	78 94       	sei


	return 1;
}
     eee:	81 e0       	ldi	r24, 0x01	; 1
     ef0:	90 e0       	ldi	r25, 0x00	; 0
     ef2:	08 95       	ret

00000ef4 <UART_Transmit>:


int UART_Transmit(unsigned char data) {
	while (!(UCSR0A & (1<<UDRE0) )){}
     ef4:	e0 ec       	ldi	r30, 0xC0	; 192
     ef6:	f0 e0       	ldi	r31, 0x00	; 0
     ef8:	90 81       	ld	r25, Z
     efa:	95 ff       	sbrs	r25, 5
     efc:	fd cf       	rjmp	.-6      	; 0xef8 <UART_Transmit+0x4>
	
	UDR0 = data;
     efe:	80 93 c6 00 	sts	0x00C6, r24
	return 3;
};
     f02:	83 e0       	ldi	r24, 0x03	; 3
     f04:	90 e0       	ldi	r25, 0x00	; 0
     f06:	08 95       	ret

00000f08 <UART_Recieve>:


unsigned char UART_Recieve(void) {
	

	while ( !(UCSR0A & (1<<RXC0)));
     f08:	e0 ec       	ldi	r30, 0xC0	; 192
     f0a:	f0 e0       	ldi	r31, 0x00	; 0
     f0c:	80 81       	ld	r24, Z
     f0e:	88 23       	and	r24, r24
     f10:	ec f7       	brge	.-6      	; 0xf0c <UART_Recieve+0x4>
	
	return UDR0;
     f12:	80 91 c6 00 	lds	r24, 0x00C6
	
     f16:	08 95       	ret

00000f18 <main>:
	//unsigned char temp = UDR0;
	//UART_Transmit(temp); // for å teste at det funker
//}


int main(void) {
     f18:	cf 93       	push	r28
     f1a:	df 93       	push	r29
     f1c:	cd b7       	in	r28, 0x3d	; 61
     f1e:	de b7       	in	r29, 0x3e	; 62
     f20:	2b 97       	sbiw	r28, 0x0b	; 11
     f22:	0f b6       	in	r0, 0x3f	; 63
     f24:	f8 94       	cli
     f26:	de bf       	out	0x3e, r29	; 62
     f28:	0f be       	out	0x3f, r0	; 63
     f2a:	cd bf       	out	0x3d, r28	; 61
	
	
	
	//cli();	//disable alle interrupts
	
	DDRA = 0xFF;
     f2c:	8f ef       	ldi	r24, 0xFF	; 255
     f2e:	81 b9       	out	0x01, r24	; 1
	UART_Init(UBRR);
     f30:	87 e6       	ldi	r24, 0x67	; 103
     f32:	90 e0       	ldi	r25, 0x00	; 0
     f34:	c6 df       	rcall	.-116    	; 0xec2 <UART_Init>
	HC05_init(UBRR);
     f36:	87 e6       	ldi	r24, 0x67	; 103
     f38:	90 e0       	ldi	r25, 0x00	; 0
     f3a:	42 da       	rcall	.-2940   	; 0x3c0 <HC05_init>
	fdevopen(&UART_Transmit, &UART_Recieve);
     f3c:	64 e8       	ldi	r22, 0x84	; 132
     f3e:	77 e0       	ldi	r23, 0x07	; 7
     f40:	8a e7       	ldi	r24, 0x7A	; 122
     f42:	97 e0       	ldi	r25, 0x07	; 7
     f44:	e6 d3       	rcall	.+1996   	; 0x1712 <fdevopen>

	
	CAN_init();
     f46:	7a d9       	rcall	.-3340   	; 0x23c <CAN_init>
	PWM_init();
     f48:	25 de       	rcall	.-950    	; 0xb94 <PWM_init>
	DAC_init();
     f4a:	24 da       	rcall	.-3000   	; 0x394 <DAC_init>
	
	//Enable global interrupt
	//sei();
	
	
	MOTOR_init();
     f4c:	f6 da       	rcall	.-2580   	; 0x53a <MOTOR_init>
	IR_init();
     f4e:	73 da       	rcall	.-2842   	; 0x436 <IR_init>
	SOLENOID_init();
     f50:	b8 de       	rcall	.-656    	; 0xcc2 <SOLENOID_init>
	TIMER_init();
     f52:	f0 de       	rcall	.-544    	; 0xd34 <TIMER_init>
	PID_init();
     f54:	96 dc       	rcall	.-1748   	; 0x882 <PID_init>
	printf("etter inits");
     f56:	8b ec       	ldi	r24, 0xCB	; 203
     f58:	93 e0       	ldi	r25, 0x03	; 3
     f5a:	9f 93       	push	r25
     f5c:	8f 93       	push	r24
     f5e:	23 d4       	rcall	.+2118   	; 0x17a6 <printf>
     f60:	0f 90       	pop	r0
     f62:	0f 90       	pop	r0
		while(1){
		//_delay_ms(100);
		
		//printf("ADC IR %d\n",IR_read());
	
		printf("Hello");
     f64:	0f 2e       	mov	r0, r31
     f66:	f7 ed       	ldi	r31, 0xD7	; 215
     f68:	cf 2e       	mov	r12, r31
     f6a:	f3 e0       	ldi	r31, 0x03	; 3
     f6c:	df 2e       	mov	r13, r31
     f6e:	f0 2d       	mov	r31, r0
		can_message_t msg; 
		msg.id = 0;
		msg.length = 1;
     f70:	99 24       	eor	r9, r9
     f72:	93 94       	inc	r9
				PID_update_ref(msg.data[2]);
			
			float dc = PWM_get_duty_cycle(msg);
			PWM_set_duty_cycle(dc);
		
			printf("In the if");
     f74:	0f 2e       	mov	r0, r31
     f76:	fd ed       	ldi	r31, 0xDD	; 221
     f78:	af 2e       	mov	r10, r31
     f7a:	f3 e0       	ldi	r31, 0x03	; 3
     f7c:	bf 2e       	mov	r11, r31
     f7e:	f0 2d       	mov	r31, r0
		while(1){
		//_delay_ms(100);
		
		//printf("ADC IR %d\n",IR_read());
	
		printf("Hello");
     f80:	df 92       	push	r13
     f82:	cf 92       	push	r12
     f84:	10 d4       	rcall	.+2080   	; 0x17a6 <printf>
		can_message_t msg; 
		msg.id = 0;
     f86:	1a 82       	std	Y+2, r1	; 0x02
     f88:	19 82       	std	Y+1, r1	; 0x01
		msg.length = 1;
     f8a:	9b 82       	std	Y+3, r9	; 0x03
		msg.data[0] = 0;
     f8c:	1c 82       	std	Y+4, r1	; 0x04

		//msg.data[GAME_ENABLE] = 0;	//--> clearing bit in order to recognize new message
		
		CAN_recieve_data(&msg);
     f8e:	ce 01       	movw	r24, r28
     f90:	01 96       	adiw	r24, 0x01	; 1
     f92:	66 d9       	rcall	.-3380   	; 0x260 <CAN_recieve_data>
     f94:	8f e3       	ldi	r24, 0x3F	; 63
     f96:	9c e9       	ldi	r25, 0x9C	; 156
     f98:	01 97       	sbiw	r24, 0x01	; 1
     f9a:	f1 f7       	brne	.-4      	; 0xf98 <main+0x80>
     f9c:	00 c0       	rjmp	.+0      	; 0xf9e <main+0x86>
     f9e:	00 00       	nop
		_delay_ms(10);
		
		
		//printf("IN MAIN:\n");
		//if (msg.id == 100 && msg.length == 7){	
			CAN_print_message(msg);
     fa0:	e9 80       	ldd	r14, Y+1	; 0x01
     fa2:	fa 80       	ldd	r15, Y+2	; 0x02
     fa4:	0b 81       	ldd	r16, Y+3	; 0x03
     fa6:	1c 81       	ldd	r17, Y+4	; 0x04
     fa8:	2d 81       	ldd	r18, Y+5	; 0x05
     faa:	3e 81       	ldd	r19, Y+6	; 0x06
     fac:	4f 81       	ldd	r20, Y+7	; 0x07
     fae:	58 85       	ldd	r21, Y+8	; 0x08
     fb0:	69 85       	ldd	r22, Y+9	; 0x09
     fb2:	7a 85       	ldd	r23, Y+10	; 0x0a
     fb4:	8b 85       	ldd	r24, Y+11	; 0x0b
     fb6:	94 d9       	rcall	.-3288   	; 0x2e0 <CAN_print_message>
		//}
		
		if (msg.id == GAME_ID /*&& msg.data[GAME_ENABLE]*/ && msg.length == 7) {
     fb8:	0f 90       	pop	r0
     fba:	0f 90       	pop	r0
     fbc:	89 81       	ldd	r24, Y+1	; 0x01
     fbe:	9a 81       	ldd	r25, Y+2	; 0x02
     fc0:	84 36       	cpi	r24, 0x64	; 100
     fc2:	91 05       	cpc	r25, r1
     fc4:	e9 f6       	brne	.-70     	; 0xf80 <main+0x68>
     fc6:	8b 81       	ldd	r24, Y+3	; 0x03
     fc8:	87 30       	cpi	r24, 0x07	; 7
     fca:	d1 f6       	brne	.-76     	; 0xf80 <main+0x68>
			
				//MOTOR_write_pos(PID_control(msg));
				PID_update_ref(msg.data[2]);
     fcc:	8e 81       	ldd	r24, Y+6	; 0x06
     fce:	90 e0       	ldi	r25, 0x00	; 0
     fd0:	5c db       	rcall	.-2376   	; 0x68a <PID_update_ref>
			
			float dc = PWM_get_duty_cycle(msg);
     fd2:	e9 80       	ldd	r14, Y+1	; 0x01
     fd4:	fa 80       	ldd	r15, Y+2	; 0x02
     fd6:	0b 81       	ldd	r16, Y+3	; 0x03
     fd8:	1c 81       	ldd	r17, Y+4	; 0x04
     fda:	2d 81       	ldd	r18, Y+5	; 0x05
     fdc:	3e 81       	ldd	r19, Y+6	; 0x06
     fde:	4f 81       	ldd	r20, Y+7	; 0x07
     fe0:	58 85       	ldd	r21, Y+8	; 0x08
     fe2:	69 85       	ldd	r22, Y+9	; 0x09
     fe4:	7a 85       	ldd	r23, Y+10	; 0x0a
     fe6:	8b 85       	ldd	r24, Y+11	; 0x0b
     fe8:	ff dd       	rcall	.-1026   	; 0xbe8 <PWM_get_duty_cycle>
			PWM_set_duty_cycle(dc);
     fea:	3a de       	rcall	.-908    	; 0xc60 <PWM_set_duty_cycle>
		
			printf("In the if");
     fec:	bf 92       	push	r11
     fee:	af 92       	push	r10
     ff0:	da d3       	rcall	.+1972   	; 0x17a6 <printf>
			
			
		
		
			
				if (/*msg.id == GAME_ID &&*/ msg.data[SOLENOID_ENABLE]) {
     ff2:	0f 90       	pop	r0
     ff4:	0f 90       	pop	r0
     ff6:	8f 81       	ldd	r24, Y+7	; 0x07
     ff8:	88 23       	and	r24, r24
     ffa:	71 f0       	breq	.+28     	; 0x1018 <main+0x100>
				
					SOLENOID_enable();
     ffc:	66 de       	rcall	.-820    	; 0xcca <SOLENOID_enable>
					printf("SOLENOID_enabled\n");
     ffe:	87 ee       	ldi	r24, 0xE7	; 231
    1000:	93 e0       	ldi	r25, 0x03	; 3
    1002:	e2 d3       	rcall	.+1988   	; 0x17c8 <puts>
    1004:	9f ef       	ldi	r25, 0xFF	; 255
    1006:	25 ea       	ldi	r18, 0xA5	; 165
    1008:	8e e0       	ldi	r24, 0x0E	; 14
    100a:	91 50       	subi	r25, 0x01	; 1
    100c:	20 40       	sbci	r18, 0x00	; 0
    100e:	80 40       	sbci	r24, 0x00	; 0
    1010:	e1 f7       	brne	.-8      	; 0x100a <main+0xf2>
    1012:	00 c0       	rjmp	.+0      	; 0x1014 <main+0xfc>
    1014:	00 00       	nop
					_delay_ms(300);
					SOLENOID_disable();
    1016:	57 de       	rcall	.-850    	; 0xcc6 <SOLENOID_disable>

					//_delay_ms(1000);
				}
		
					//uint8_t target_pos = msg.data[MOTOR_REF];
					MOTOR_write_pos(PID_control(msg));
    1018:	e9 80       	ldd	r14, Y+1	; 0x01
    101a:	fa 80       	ldd	r15, Y+2	; 0x02
    101c:	0b 81       	ldd	r16, Y+3	; 0x03
    101e:	1c 81       	ldd	r17, Y+4	; 0x04
    1020:	2d 81       	ldd	r18, Y+5	; 0x05
    1022:	3e 81       	ldd	r19, Y+6	; 0x06
    1024:	4f 81       	ldd	r20, Y+7	; 0x07
    1026:	58 85       	ldd	r21, Y+8	; 0x08
    1028:	69 85       	ldd	r22, Y+9	; 0x09
    102a:	7a 85       	ldd	r23, Y+10	; 0x0a
    102c:	8b 85       	ldd	r24, Y+11	; 0x0b
    102e:	fd dc       	rcall	.-1542   	; 0xa2a <PID_control>
    1030:	c8 da       	rcall	.-2672   	; 0x5c2 <MOTOR_write_pos>
	
		
		
				//MCP_CANINTF = MCP_CANINTF | 0b00000001;
	}
	}
    1032:	a6 cf       	rjmp	.-180    	; 0xf80 <main+0x68>

00001034 <__subsf3>:
    1034:	50 58       	subi	r21, 0x80	; 128

00001036 <__addsf3>:
    1036:	bb 27       	eor	r27, r27
    1038:	aa 27       	eor	r26, r26
    103a:	0e d0       	rcall	.+28     	; 0x1058 <__addsf3x>
    103c:	75 c1       	rjmp	.+746    	; 0x1328 <__fp_round>
    103e:	66 d1       	rcall	.+716    	; 0x130c <__fp_pscA>
    1040:	30 f0       	brcs	.+12     	; 0x104e <__addsf3+0x18>
    1042:	6b d1       	rcall	.+726    	; 0x131a <__fp_pscB>
    1044:	20 f0       	brcs	.+8      	; 0x104e <__addsf3+0x18>
    1046:	31 f4       	brne	.+12     	; 0x1054 <__addsf3+0x1e>
    1048:	9f 3f       	cpi	r25, 0xFF	; 255
    104a:	11 f4       	brne	.+4      	; 0x1050 <__addsf3+0x1a>
    104c:	1e f4       	brtc	.+6      	; 0x1054 <__addsf3+0x1e>
    104e:	5b c1       	rjmp	.+694    	; 0x1306 <__fp_nan>
    1050:	0e f4       	brtc	.+2      	; 0x1054 <__addsf3+0x1e>
    1052:	e0 95       	com	r30
    1054:	e7 fb       	bst	r30, 7
    1056:	51 c1       	rjmp	.+674    	; 0x12fa <__fp_inf>

00001058 <__addsf3x>:
    1058:	e9 2f       	mov	r30, r25
    105a:	77 d1       	rcall	.+750    	; 0x134a <__fp_split3>
    105c:	80 f3       	brcs	.-32     	; 0x103e <__addsf3+0x8>
    105e:	ba 17       	cp	r27, r26
    1060:	62 07       	cpc	r22, r18
    1062:	73 07       	cpc	r23, r19
    1064:	84 07       	cpc	r24, r20
    1066:	95 07       	cpc	r25, r21
    1068:	18 f0       	brcs	.+6      	; 0x1070 <__addsf3x+0x18>
    106a:	71 f4       	brne	.+28     	; 0x1088 <__addsf3x+0x30>
    106c:	9e f5       	brtc	.+102    	; 0x10d4 <__addsf3x+0x7c>
    106e:	8f c1       	rjmp	.+798    	; 0x138e <__fp_zero>
    1070:	0e f4       	brtc	.+2      	; 0x1074 <__addsf3x+0x1c>
    1072:	e0 95       	com	r30
    1074:	0b 2e       	mov	r0, r27
    1076:	ba 2f       	mov	r27, r26
    1078:	a0 2d       	mov	r26, r0
    107a:	0b 01       	movw	r0, r22
    107c:	b9 01       	movw	r22, r18
    107e:	90 01       	movw	r18, r0
    1080:	0c 01       	movw	r0, r24
    1082:	ca 01       	movw	r24, r20
    1084:	a0 01       	movw	r20, r0
    1086:	11 24       	eor	r1, r1
    1088:	ff 27       	eor	r31, r31
    108a:	59 1b       	sub	r21, r25
    108c:	99 f0       	breq	.+38     	; 0x10b4 <__addsf3x+0x5c>
    108e:	59 3f       	cpi	r21, 0xF9	; 249
    1090:	50 f4       	brcc	.+20     	; 0x10a6 <__addsf3x+0x4e>
    1092:	50 3e       	cpi	r21, 0xE0	; 224
    1094:	68 f1       	brcs	.+90     	; 0x10f0 <__addsf3x+0x98>
    1096:	1a 16       	cp	r1, r26
    1098:	f0 40       	sbci	r31, 0x00	; 0
    109a:	a2 2f       	mov	r26, r18
    109c:	23 2f       	mov	r18, r19
    109e:	34 2f       	mov	r19, r20
    10a0:	44 27       	eor	r20, r20
    10a2:	58 5f       	subi	r21, 0xF8	; 248
    10a4:	f3 cf       	rjmp	.-26     	; 0x108c <__addsf3x+0x34>
    10a6:	46 95       	lsr	r20
    10a8:	37 95       	ror	r19
    10aa:	27 95       	ror	r18
    10ac:	a7 95       	ror	r26
    10ae:	f0 40       	sbci	r31, 0x00	; 0
    10b0:	53 95       	inc	r21
    10b2:	c9 f7       	brne	.-14     	; 0x10a6 <__addsf3x+0x4e>
    10b4:	7e f4       	brtc	.+30     	; 0x10d4 <__addsf3x+0x7c>
    10b6:	1f 16       	cp	r1, r31
    10b8:	ba 0b       	sbc	r27, r26
    10ba:	62 0b       	sbc	r22, r18
    10bc:	73 0b       	sbc	r23, r19
    10be:	84 0b       	sbc	r24, r20
    10c0:	ba f0       	brmi	.+46     	; 0x10f0 <__addsf3x+0x98>
    10c2:	91 50       	subi	r25, 0x01	; 1
    10c4:	a1 f0       	breq	.+40     	; 0x10ee <__addsf3x+0x96>
    10c6:	ff 0f       	add	r31, r31
    10c8:	bb 1f       	adc	r27, r27
    10ca:	66 1f       	adc	r22, r22
    10cc:	77 1f       	adc	r23, r23
    10ce:	88 1f       	adc	r24, r24
    10d0:	c2 f7       	brpl	.-16     	; 0x10c2 <__addsf3x+0x6a>
    10d2:	0e c0       	rjmp	.+28     	; 0x10f0 <__addsf3x+0x98>
    10d4:	ba 0f       	add	r27, r26
    10d6:	62 1f       	adc	r22, r18
    10d8:	73 1f       	adc	r23, r19
    10da:	84 1f       	adc	r24, r20
    10dc:	48 f4       	brcc	.+18     	; 0x10f0 <__addsf3x+0x98>
    10de:	87 95       	ror	r24
    10e0:	77 95       	ror	r23
    10e2:	67 95       	ror	r22
    10e4:	b7 95       	ror	r27
    10e6:	f7 95       	ror	r31
    10e8:	9e 3f       	cpi	r25, 0xFE	; 254
    10ea:	08 f0       	brcs	.+2      	; 0x10ee <__addsf3x+0x96>
    10ec:	b3 cf       	rjmp	.-154    	; 0x1054 <__addsf3+0x1e>
    10ee:	93 95       	inc	r25
    10f0:	88 0f       	add	r24, r24
    10f2:	08 f0       	brcs	.+2      	; 0x10f6 <__addsf3x+0x9e>
    10f4:	99 27       	eor	r25, r25
    10f6:	ee 0f       	add	r30, r30
    10f8:	97 95       	ror	r25
    10fa:	87 95       	ror	r24
    10fc:	08 95       	ret

000010fe <__cmpsf2>:
    10fe:	d9 d0       	rcall	.+434    	; 0x12b2 <__fp_cmp>
    1100:	08 f4       	brcc	.+2      	; 0x1104 <__cmpsf2+0x6>
    1102:	81 e0       	ldi	r24, 0x01	; 1
    1104:	08 95       	ret

00001106 <__divsf3>:
    1106:	0c d0       	rcall	.+24     	; 0x1120 <__divsf3x>
    1108:	0f c1       	rjmp	.+542    	; 0x1328 <__fp_round>
    110a:	07 d1       	rcall	.+526    	; 0x131a <__fp_pscB>
    110c:	40 f0       	brcs	.+16     	; 0x111e <__divsf3+0x18>
    110e:	fe d0       	rcall	.+508    	; 0x130c <__fp_pscA>
    1110:	30 f0       	brcs	.+12     	; 0x111e <__divsf3+0x18>
    1112:	21 f4       	brne	.+8      	; 0x111c <__divsf3+0x16>
    1114:	5f 3f       	cpi	r21, 0xFF	; 255
    1116:	19 f0       	breq	.+6      	; 0x111e <__divsf3+0x18>
    1118:	f0 c0       	rjmp	.+480    	; 0x12fa <__fp_inf>
    111a:	51 11       	cpse	r21, r1
    111c:	39 c1       	rjmp	.+626    	; 0x1390 <__fp_szero>
    111e:	f3 c0       	rjmp	.+486    	; 0x1306 <__fp_nan>

00001120 <__divsf3x>:
    1120:	14 d1       	rcall	.+552    	; 0x134a <__fp_split3>
    1122:	98 f3       	brcs	.-26     	; 0x110a <__divsf3+0x4>

00001124 <__divsf3_pse>:
    1124:	99 23       	and	r25, r25
    1126:	c9 f3       	breq	.-14     	; 0x111a <__divsf3+0x14>
    1128:	55 23       	and	r21, r21
    112a:	b1 f3       	breq	.-20     	; 0x1118 <__divsf3+0x12>
    112c:	95 1b       	sub	r25, r21
    112e:	55 0b       	sbc	r21, r21
    1130:	bb 27       	eor	r27, r27
    1132:	aa 27       	eor	r26, r26
    1134:	62 17       	cp	r22, r18
    1136:	73 07       	cpc	r23, r19
    1138:	84 07       	cpc	r24, r20
    113a:	38 f0       	brcs	.+14     	; 0x114a <__divsf3_pse+0x26>
    113c:	9f 5f       	subi	r25, 0xFF	; 255
    113e:	5f 4f       	sbci	r21, 0xFF	; 255
    1140:	22 0f       	add	r18, r18
    1142:	33 1f       	adc	r19, r19
    1144:	44 1f       	adc	r20, r20
    1146:	aa 1f       	adc	r26, r26
    1148:	a9 f3       	breq	.-22     	; 0x1134 <__divsf3_pse+0x10>
    114a:	33 d0       	rcall	.+102    	; 0x11b2 <__divsf3_pse+0x8e>
    114c:	0e 2e       	mov	r0, r30
    114e:	3a f0       	brmi	.+14     	; 0x115e <__divsf3_pse+0x3a>
    1150:	e0 e8       	ldi	r30, 0x80	; 128
    1152:	30 d0       	rcall	.+96     	; 0x11b4 <__divsf3_pse+0x90>
    1154:	91 50       	subi	r25, 0x01	; 1
    1156:	50 40       	sbci	r21, 0x00	; 0
    1158:	e6 95       	lsr	r30
    115a:	00 1c       	adc	r0, r0
    115c:	ca f7       	brpl	.-14     	; 0x1150 <__divsf3_pse+0x2c>
    115e:	29 d0       	rcall	.+82     	; 0x11b2 <__divsf3_pse+0x8e>
    1160:	fe 2f       	mov	r31, r30
    1162:	27 d0       	rcall	.+78     	; 0x11b2 <__divsf3_pse+0x8e>
    1164:	66 0f       	add	r22, r22
    1166:	77 1f       	adc	r23, r23
    1168:	88 1f       	adc	r24, r24
    116a:	bb 1f       	adc	r27, r27
    116c:	26 17       	cp	r18, r22
    116e:	37 07       	cpc	r19, r23
    1170:	48 07       	cpc	r20, r24
    1172:	ab 07       	cpc	r26, r27
    1174:	b0 e8       	ldi	r27, 0x80	; 128
    1176:	09 f0       	breq	.+2      	; 0x117a <__divsf3_pse+0x56>
    1178:	bb 0b       	sbc	r27, r27
    117a:	80 2d       	mov	r24, r0
    117c:	bf 01       	movw	r22, r30
    117e:	ff 27       	eor	r31, r31
    1180:	93 58       	subi	r25, 0x83	; 131
    1182:	5f 4f       	sbci	r21, 0xFF	; 255
    1184:	2a f0       	brmi	.+10     	; 0x1190 <__divsf3_pse+0x6c>
    1186:	9e 3f       	cpi	r25, 0xFE	; 254
    1188:	51 05       	cpc	r21, r1
    118a:	68 f0       	brcs	.+26     	; 0x11a6 <__divsf3_pse+0x82>
    118c:	b6 c0       	rjmp	.+364    	; 0x12fa <__fp_inf>
    118e:	00 c1       	rjmp	.+512    	; 0x1390 <__fp_szero>
    1190:	5f 3f       	cpi	r21, 0xFF	; 255
    1192:	ec f3       	brlt	.-6      	; 0x118e <__divsf3_pse+0x6a>
    1194:	98 3e       	cpi	r25, 0xE8	; 232
    1196:	dc f3       	brlt	.-10     	; 0x118e <__divsf3_pse+0x6a>
    1198:	86 95       	lsr	r24
    119a:	77 95       	ror	r23
    119c:	67 95       	ror	r22
    119e:	b7 95       	ror	r27
    11a0:	f7 95       	ror	r31
    11a2:	9f 5f       	subi	r25, 0xFF	; 255
    11a4:	c9 f7       	brne	.-14     	; 0x1198 <__divsf3_pse+0x74>
    11a6:	88 0f       	add	r24, r24
    11a8:	91 1d       	adc	r25, r1
    11aa:	96 95       	lsr	r25
    11ac:	87 95       	ror	r24
    11ae:	97 f9       	bld	r25, 7
    11b0:	08 95       	ret
    11b2:	e1 e0       	ldi	r30, 0x01	; 1
    11b4:	66 0f       	add	r22, r22
    11b6:	77 1f       	adc	r23, r23
    11b8:	88 1f       	adc	r24, r24
    11ba:	bb 1f       	adc	r27, r27
    11bc:	62 17       	cp	r22, r18
    11be:	73 07       	cpc	r23, r19
    11c0:	84 07       	cpc	r24, r20
    11c2:	ba 07       	cpc	r27, r26
    11c4:	20 f0       	brcs	.+8      	; 0x11ce <__divsf3_pse+0xaa>
    11c6:	62 1b       	sub	r22, r18
    11c8:	73 0b       	sbc	r23, r19
    11ca:	84 0b       	sbc	r24, r20
    11cc:	ba 0b       	sbc	r27, r26
    11ce:	ee 1f       	adc	r30, r30
    11d0:	88 f7       	brcc	.-30     	; 0x11b4 <__divsf3_pse+0x90>
    11d2:	e0 95       	com	r30
    11d4:	08 95       	ret

000011d6 <__fixsfsi>:
    11d6:	04 d0       	rcall	.+8      	; 0x11e0 <__fixunssfsi>
    11d8:	68 94       	set
    11da:	b1 11       	cpse	r27, r1
    11dc:	d9 c0       	rjmp	.+434    	; 0x1390 <__fp_szero>
    11de:	08 95       	ret

000011e0 <__fixunssfsi>:
    11e0:	bc d0       	rcall	.+376    	; 0x135a <__fp_splitA>
    11e2:	88 f0       	brcs	.+34     	; 0x1206 <__fixunssfsi+0x26>
    11e4:	9f 57       	subi	r25, 0x7F	; 127
    11e6:	90 f0       	brcs	.+36     	; 0x120c <__fixunssfsi+0x2c>
    11e8:	b9 2f       	mov	r27, r25
    11ea:	99 27       	eor	r25, r25
    11ec:	b7 51       	subi	r27, 0x17	; 23
    11ee:	a0 f0       	brcs	.+40     	; 0x1218 <__fixunssfsi+0x38>
    11f0:	d1 f0       	breq	.+52     	; 0x1226 <__fixunssfsi+0x46>
    11f2:	66 0f       	add	r22, r22
    11f4:	77 1f       	adc	r23, r23
    11f6:	88 1f       	adc	r24, r24
    11f8:	99 1f       	adc	r25, r25
    11fa:	1a f0       	brmi	.+6      	; 0x1202 <__fixunssfsi+0x22>
    11fc:	ba 95       	dec	r27
    11fe:	c9 f7       	brne	.-14     	; 0x11f2 <__fixunssfsi+0x12>
    1200:	12 c0       	rjmp	.+36     	; 0x1226 <__fixunssfsi+0x46>
    1202:	b1 30       	cpi	r27, 0x01	; 1
    1204:	81 f0       	breq	.+32     	; 0x1226 <__fixunssfsi+0x46>
    1206:	c3 d0       	rcall	.+390    	; 0x138e <__fp_zero>
    1208:	b1 e0       	ldi	r27, 0x01	; 1
    120a:	08 95       	ret
    120c:	c0 c0       	rjmp	.+384    	; 0x138e <__fp_zero>
    120e:	67 2f       	mov	r22, r23
    1210:	78 2f       	mov	r23, r24
    1212:	88 27       	eor	r24, r24
    1214:	b8 5f       	subi	r27, 0xF8	; 248
    1216:	39 f0       	breq	.+14     	; 0x1226 <__fixunssfsi+0x46>
    1218:	b9 3f       	cpi	r27, 0xF9	; 249
    121a:	cc f3       	brlt	.-14     	; 0x120e <__fixunssfsi+0x2e>
    121c:	86 95       	lsr	r24
    121e:	77 95       	ror	r23
    1220:	67 95       	ror	r22
    1222:	b3 95       	inc	r27
    1224:	d9 f7       	brne	.-10     	; 0x121c <__fixunssfsi+0x3c>
    1226:	3e f4       	brtc	.+14     	; 0x1236 <__fixunssfsi+0x56>
    1228:	90 95       	com	r25
    122a:	80 95       	com	r24
    122c:	70 95       	com	r23
    122e:	61 95       	neg	r22
    1230:	7f 4f       	sbci	r23, 0xFF	; 255
    1232:	8f 4f       	sbci	r24, 0xFF	; 255
    1234:	9f 4f       	sbci	r25, 0xFF	; 255
    1236:	08 95       	ret

00001238 <__floatunsisf>:
    1238:	e8 94       	clt
    123a:	09 c0       	rjmp	.+18     	; 0x124e <__floatsisf+0x12>

0000123c <__floatsisf>:
    123c:	97 fb       	bst	r25, 7
    123e:	3e f4       	brtc	.+14     	; 0x124e <__floatsisf+0x12>
    1240:	90 95       	com	r25
    1242:	80 95       	com	r24
    1244:	70 95       	com	r23
    1246:	61 95       	neg	r22
    1248:	7f 4f       	sbci	r23, 0xFF	; 255
    124a:	8f 4f       	sbci	r24, 0xFF	; 255
    124c:	9f 4f       	sbci	r25, 0xFF	; 255
    124e:	99 23       	and	r25, r25
    1250:	a9 f0       	breq	.+42     	; 0x127c <__floatsisf+0x40>
    1252:	f9 2f       	mov	r31, r25
    1254:	96 e9       	ldi	r25, 0x96	; 150
    1256:	bb 27       	eor	r27, r27
    1258:	93 95       	inc	r25
    125a:	f6 95       	lsr	r31
    125c:	87 95       	ror	r24
    125e:	77 95       	ror	r23
    1260:	67 95       	ror	r22
    1262:	b7 95       	ror	r27
    1264:	f1 11       	cpse	r31, r1
    1266:	f8 cf       	rjmp	.-16     	; 0x1258 <__floatsisf+0x1c>
    1268:	fa f4       	brpl	.+62     	; 0x12a8 <__floatsisf+0x6c>
    126a:	bb 0f       	add	r27, r27
    126c:	11 f4       	brne	.+4      	; 0x1272 <__floatsisf+0x36>
    126e:	60 ff       	sbrs	r22, 0
    1270:	1b c0       	rjmp	.+54     	; 0x12a8 <__floatsisf+0x6c>
    1272:	6f 5f       	subi	r22, 0xFF	; 255
    1274:	7f 4f       	sbci	r23, 0xFF	; 255
    1276:	8f 4f       	sbci	r24, 0xFF	; 255
    1278:	9f 4f       	sbci	r25, 0xFF	; 255
    127a:	16 c0       	rjmp	.+44     	; 0x12a8 <__floatsisf+0x6c>
    127c:	88 23       	and	r24, r24
    127e:	11 f0       	breq	.+4      	; 0x1284 <__floatsisf+0x48>
    1280:	96 e9       	ldi	r25, 0x96	; 150
    1282:	11 c0       	rjmp	.+34     	; 0x12a6 <__floatsisf+0x6a>
    1284:	77 23       	and	r23, r23
    1286:	21 f0       	breq	.+8      	; 0x1290 <__floatsisf+0x54>
    1288:	9e e8       	ldi	r25, 0x8E	; 142
    128a:	87 2f       	mov	r24, r23
    128c:	76 2f       	mov	r23, r22
    128e:	05 c0       	rjmp	.+10     	; 0x129a <__floatsisf+0x5e>
    1290:	66 23       	and	r22, r22
    1292:	71 f0       	breq	.+28     	; 0x12b0 <__floatsisf+0x74>
    1294:	96 e8       	ldi	r25, 0x86	; 134
    1296:	86 2f       	mov	r24, r22
    1298:	70 e0       	ldi	r23, 0x00	; 0
    129a:	60 e0       	ldi	r22, 0x00	; 0
    129c:	2a f0       	brmi	.+10     	; 0x12a8 <__floatsisf+0x6c>
    129e:	9a 95       	dec	r25
    12a0:	66 0f       	add	r22, r22
    12a2:	77 1f       	adc	r23, r23
    12a4:	88 1f       	adc	r24, r24
    12a6:	da f7       	brpl	.-10     	; 0x129e <__floatsisf+0x62>
    12a8:	88 0f       	add	r24, r24
    12aa:	96 95       	lsr	r25
    12ac:	87 95       	ror	r24
    12ae:	97 f9       	bld	r25, 7
    12b0:	08 95       	ret

000012b2 <__fp_cmp>:
    12b2:	99 0f       	add	r25, r25
    12b4:	00 08       	sbc	r0, r0
    12b6:	55 0f       	add	r21, r21
    12b8:	aa 0b       	sbc	r26, r26
    12ba:	e0 e8       	ldi	r30, 0x80	; 128
    12bc:	fe ef       	ldi	r31, 0xFE	; 254
    12be:	16 16       	cp	r1, r22
    12c0:	17 06       	cpc	r1, r23
    12c2:	e8 07       	cpc	r30, r24
    12c4:	f9 07       	cpc	r31, r25
    12c6:	c0 f0       	brcs	.+48     	; 0x12f8 <__fp_cmp+0x46>
    12c8:	12 16       	cp	r1, r18
    12ca:	13 06       	cpc	r1, r19
    12cc:	e4 07       	cpc	r30, r20
    12ce:	f5 07       	cpc	r31, r21
    12d0:	98 f0       	brcs	.+38     	; 0x12f8 <__fp_cmp+0x46>
    12d2:	62 1b       	sub	r22, r18
    12d4:	73 0b       	sbc	r23, r19
    12d6:	84 0b       	sbc	r24, r20
    12d8:	95 0b       	sbc	r25, r21
    12da:	39 f4       	brne	.+14     	; 0x12ea <__fp_cmp+0x38>
    12dc:	0a 26       	eor	r0, r26
    12de:	61 f0       	breq	.+24     	; 0x12f8 <__fp_cmp+0x46>
    12e0:	23 2b       	or	r18, r19
    12e2:	24 2b       	or	r18, r20
    12e4:	25 2b       	or	r18, r21
    12e6:	21 f4       	brne	.+8      	; 0x12f0 <__fp_cmp+0x3e>
    12e8:	08 95       	ret
    12ea:	0a 26       	eor	r0, r26
    12ec:	09 f4       	brne	.+2      	; 0x12f0 <__fp_cmp+0x3e>
    12ee:	a1 40       	sbci	r26, 0x01	; 1
    12f0:	a6 95       	lsr	r26
    12f2:	8f ef       	ldi	r24, 0xFF	; 255
    12f4:	81 1d       	adc	r24, r1
    12f6:	81 1d       	adc	r24, r1
    12f8:	08 95       	ret

000012fa <__fp_inf>:
    12fa:	97 f9       	bld	r25, 7
    12fc:	9f 67       	ori	r25, 0x7F	; 127
    12fe:	80 e8       	ldi	r24, 0x80	; 128
    1300:	70 e0       	ldi	r23, 0x00	; 0
    1302:	60 e0       	ldi	r22, 0x00	; 0
    1304:	08 95       	ret

00001306 <__fp_nan>:
    1306:	9f ef       	ldi	r25, 0xFF	; 255
    1308:	80 ec       	ldi	r24, 0xC0	; 192
    130a:	08 95       	ret

0000130c <__fp_pscA>:
    130c:	00 24       	eor	r0, r0
    130e:	0a 94       	dec	r0
    1310:	16 16       	cp	r1, r22
    1312:	17 06       	cpc	r1, r23
    1314:	18 06       	cpc	r1, r24
    1316:	09 06       	cpc	r0, r25
    1318:	08 95       	ret

0000131a <__fp_pscB>:
    131a:	00 24       	eor	r0, r0
    131c:	0a 94       	dec	r0
    131e:	12 16       	cp	r1, r18
    1320:	13 06       	cpc	r1, r19
    1322:	14 06       	cpc	r1, r20
    1324:	05 06       	cpc	r0, r21
    1326:	08 95       	ret

00001328 <__fp_round>:
    1328:	09 2e       	mov	r0, r25
    132a:	03 94       	inc	r0
    132c:	00 0c       	add	r0, r0
    132e:	11 f4       	brne	.+4      	; 0x1334 <__fp_round+0xc>
    1330:	88 23       	and	r24, r24
    1332:	52 f0       	brmi	.+20     	; 0x1348 <__fp_round+0x20>
    1334:	bb 0f       	add	r27, r27
    1336:	40 f4       	brcc	.+16     	; 0x1348 <__fp_round+0x20>
    1338:	bf 2b       	or	r27, r31
    133a:	11 f4       	brne	.+4      	; 0x1340 <__fp_round+0x18>
    133c:	60 ff       	sbrs	r22, 0
    133e:	04 c0       	rjmp	.+8      	; 0x1348 <__fp_round+0x20>
    1340:	6f 5f       	subi	r22, 0xFF	; 255
    1342:	7f 4f       	sbci	r23, 0xFF	; 255
    1344:	8f 4f       	sbci	r24, 0xFF	; 255
    1346:	9f 4f       	sbci	r25, 0xFF	; 255
    1348:	08 95       	ret

0000134a <__fp_split3>:
    134a:	57 fd       	sbrc	r21, 7
    134c:	90 58       	subi	r25, 0x80	; 128
    134e:	44 0f       	add	r20, r20
    1350:	55 1f       	adc	r21, r21
    1352:	59 f0       	breq	.+22     	; 0x136a <__fp_splitA+0x10>
    1354:	5f 3f       	cpi	r21, 0xFF	; 255
    1356:	71 f0       	breq	.+28     	; 0x1374 <__fp_splitA+0x1a>
    1358:	47 95       	ror	r20

0000135a <__fp_splitA>:
    135a:	88 0f       	add	r24, r24
    135c:	97 fb       	bst	r25, 7
    135e:	99 1f       	adc	r25, r25
    1360:	61 f0       	breq	.+24     	; 0x137a <__fp_splitA+0x20>
    1362:	9f 3f       	cpi	r25, 0xFF	; 255
    1364:	79 f0       	breq	.+30     	; 0x1384 <__fp_splitA+0x2a>
    1366:	87 95       	ror	r24
    1368:	08 95       	ret
    136a:	12 16       	cp	r1, r18
    136c:	13 06       	cpc	r1, r19
    136e:	14 06       	cpc	r1, r20
    1370:	55 1f       	adc	r21, r21
    1372:	f2 cf       	rjmp	.-28     	; 0x1358 <__fp_split3+0xe>
    1374:	46 95       	lsr	r20
    1376:	f1 df       	rcall	.-30     	; 0x135a <__fp_splitA>
    1378:	08 c0       	rjmp	.+16     	; 0x138a <__fp_splitA+0x30>
    137a:	16 16       	cp	r1, r22
    137c:	17 06       	cpc	r1, r23
    137e:	18 06       	cpc	r1, r24
    1380:	99 1f       	adc	r25, r25
    1382:	f1 cf       	rjmp	.-30     	; 0x1366 <__fp_splitA+0xc>
    1384:	86 95       	lsr	r24
    1386:	71 05       	cpc	r23, r1
    1388:	61 05       	cpc	r22, r1
    138a:	08 94       	sec
    138c:	08 95       	ret

0000138e <__fp_zero>:
    138e:	e8 94       	clt

00001390 <__fp_szero>:
    1390:	bb 27       	eor	r27, r27
    1392:	66 27       	eor	r22, r22
    1394:	77 27       	eor	r23, r23
    1396:	cb 01       	movw	r24, r22
    1398:	97 f9       	bld	r25, 7
    139a:	08 95       	ret

0000139c <__gesf2>:
    139c:	8a df       	rcall	.-236    	; 0x12b2 <__fp_cmp>
    139e:	08 f4       	brcc	.+2      	; 0x13a2 <__gesf2+0x6>
    13a0:	8f ef       	ldi	r24, 0xFF	; 255
    13a2:	08 95       	ret

000013a4 <__mulsf3>:
    13a4:	0b d0       	rcall	.+22     	; 0x13bc <__mulsf3x>
    13a6:	c0 cf       	rjmp	.-128    	; 0x1328 <__fp_round>
    13a8:	b1 df       	rcall	.-158    	; 0x130c <__fp_pscA>
    13aa:	28 f0       	brcs	.+10     	; 0x13b6 <__mulsf3+0x12>
    13ac:	b6 df       	rcall	.-148    	; 0x131a <__fp_pscB>
    13ae:	18 f0       	brcs	.+6      	; 0x13b6 <__mulsf3+0x12>
    13b0:	95 23       	and	r25, r21
    13b2:	09 f0       	breq	.+2      	; 0x13b6 <__mulsf3+0x12>
    13b4:	a2 cf       	rjmp	.-188    	; 0x12fa <__fp_inf>
    13b6:	a7 cf       	rjmp	.-178    	; 0x1306 <__fp_nan>
    13b8:	11 24       	eor	r1, r1
    13ba:	ea cf       	rjmp	.-44     	; 0x1390 <__fp_szero>

000013bc <__mulsf3x>:
    13bc:	c6 df       	rcall	.-116    	; 0x134a <__fp_split3>
    13be:	a0 f3       	brcs	.-24     	; 0x13a8 <__mulsf3+0x4>

000013c0 <__mulsf3_pse>:
    13c0:	95 9f       	mul	r25, r21
    13c2:	d1 f3       	breq	.-12     	; 0x13b8 <__mulsf3+0x14>
    13c4:	95 0f       	add	r25, r21
    13c6:	50 e0       	ldi	r21, 0x00	; 0
    13c8:	55 1f       	adc	r21, r21
    13ca:	62 9f       	mul	r22, r18
    13cc:	f0 01       	movw	r30, r0
    13ce:	72 9f       	mul	r23, r18
    13d0:	bb 27       	eor	r27, r27
    13d2:	f0 0d       	add	r31, r0
    13d4:	b1 1d       	adc	r27, r1
    13d6:	63 9f       	mul	r22, r19
    13d8:	aa 27       	eor	r26, r26
    13da:	f0 0d       	add	r31, r0
    13dc:	b1 1d       	adc	r27, r1
    13de:	aa 1f       	adc	r26, r26
    13e0:	64 9f       	mul	r22, r20
    13e2:	66 27       	eor	r22, r22
    13e4:	b0 0d       	add	r27, r0
    13e6:	a1 1d       	adc	r26, r1
    13e8:	66 1f       	adc	r22, r22
    13ea:	82 9f       	mul	r24, r18
    13ec:	22 27       	eor	r18, r18
    13ee:	b0 0d       	add	r27, r0
    13f0:	a1 1d       	adc	r26, r1
    13f2:	62 1f       	adc	r22, r18
    13f4:	73 9f       	mul	r23, r19
    13f6:	b0 0d       	add	r27, r0
    13f8:	a1 1d       	adc	r26, r1
    13fa:	62 1f       	adc	r22, r18
    13fc:	83 9f       	mul	r24, r19
    13fe:	a0 0d       	add	r26, r0
    1400:	61 1d       	adc	r22, r1
    1402:	22 1f       	adc	r18, r18
    1404:	74 9f       	mul	r23, r20
    1406:	33 27       	eor	r19, r19
    1408:	a0 0d       	add	r26, r0
    140a:	61 1d       	adc	r22, r1
    140c:	23 1f       	adc	r18, r19
    140e:	84 9f       	mul	r24, r20
    1410:	60 0d       	add	r22, r0
    1412:	21 1d       	adc	r18, r1
    1414:	82 2f       	mov	r24, r18
    1416:	76 2f       	mov	r23, r22
    1418:	6a 2f       	mov	r22, r26
    141a:	11 24       	eor	r1, r1
    141c:	9f 57       	subi	r25, 0x7F	; 127
    141e:	50 40       	sbci	r21, 0x00	; 0
    1420:	8a f0       	brmi	.+34     	; 0x1444 <__mulsf3_pse+0x84>
    1422:	e1 f0       	breq	.+56     	; 0x145c <__mulsf3_pse+0x9c>
    1424:	88 23       	and	r24, r24
    1426:	4a f0       	brmi	.+18     	; 0x143a <__mulsf3_pse+0x7a>
    1428:	ee 0f       	add	r30, r30
    142a:	ff 1f       	adc	r31, r31
    142c:	bb 1f       	adc	r27, r27
    142e:	66 1f       	adc	r22, r22
    1430:	77 1f       	adc	r23, r23
    1432:	88 1f       	adc	r24, r24
    1434:	91 50       	subi	r25, 0x01	; 1
    1436:	50 40       	sbci	r21, 0x00	; 0
    1438:	a9 f7       	brne	.-22     	; 0x1424 <__mulsf3_pse+0x64>
    143a:	9e 3f       	cpi	r25, 0xFE	; 254
    143c:	51 05       	cpc	r21, r1
    143e:	70 f0       	brcs	.+28     	; 0x145c <__mulsf3_pse+0x9c>
    1440:	5c cf       	rjmp	.-328    	; 0x12fa <__fp_inf>
    1442:	a6 cf       	rjmp	.-180    	; 0x1390 <__fp_szero>
    1444:	5f 3f       	cpi	r21, 0xFF	; 255
    1446:	ec f3       	brlt	.-6      	; 0x1442 <__mulsf3_pse+0x82>
    1448:	98 3e       	cpi	r25, 0xE8	; 232
    144a:	dc f3       	brlt	.-10     	; 0x1442 <__mulsf3_pse+0x82>
    144c:	86 95       	lsr	r24
    144e:	77 95       	ror	r23
    1450:	67 95       	ror	r22
    1452:	b7 95       	ror	r27
    1454:	f7 95       	ror	r31
    1456:	e7 95       	ror	r30
    1458:	9f 5f       	subi	r25, 0xFF	; 255
    145a:	c1 f7       	brne	.-16     	; 0x144c <__mulsf3_pse+0x8c>
    145c:	fe 2b       	or	r31, r30
    145e:	88 0f       	add	r24, r24
    1460:	91 1d       	adc	r25, r1
    1462:	96 95       	lsr	r25
    1464:	87 95       	ror	r24
    1466:	97 f9       	bld	r25, 7
    1468:	08 95       	ret

0000146a <__divmodhi4>:
    146a:	97 fb       	bst	r25, 7
    146c:	07 2e       	mov	r0, r23
    146e:	16 f4       	brtc	.+4      	; 0x1474 <__divmodhi4+0xa>
    1470:	00 94       	com	r0
    1472:	06 d0       	rcall	.+12     	; 0x1480 <__divmodhi4_neg1>
    1474:	77 fd       	sbrc	r23, 7
    1476:	08 d0       	rcall	.+16     	; 0x1488 <__divmodhi4_neg2>
    1478:	11 d0       	rcall	.+34     	; 0x149c <__udivmodhi4>
    147a:	07 fc       	sbrc	r0, 7
    147c:	05 d0       	rcall	.+10     	; 0x1488 <__divmodhi4_neg2>
    147e:	3e f4       	brtc	.+14     	; 0x148e <__divmodhi4_exit>

00001480 <__divmodhi4_neg1>:
    1480:	90 95       	com	r25
    1482:	81 95       	neg	r24
    1484:	9f 4f       	sbci	r25, 0xFF	; 255
    1486:	08 95       	ret

00001488 <__divmodhi4_neg2>:
    1488:	70 95       	com	r23
    148a:	61 95       	neg	r22
    148c:	7f 4f       	sbci	r23, 0xFF	; 255

0000148e <__divmodhi4_exit>:
    148e:	08 95       	ret

00001490 <__tablejump2__>:
    1490:	ee 0f       	add	r30, r30
    1492:	ff 1f       	adc	r31, r31

00001494 <__tablejump__>:
    1494:	05 90       	lpm	r0, Z+
    1496:	f4 91       	lpm	r31, Z
    1498:	e0 2d       	mov	r30, r0
    149a:	19 94       	eijmp

0000149c <__udivmodhi4>:
    149c:	aa 1b       	sub	r26, r26
    149e:	bb 1b       	sub	r27, r27
    14a0:	51 e1       	ldi	r21, 0x11	; 17
    14a2:	07 c0       	rjmp	.+14     	; 0x14b2 <__udivmodhi4_ep>

000014a4 <__udivmodhi4_loop>:
    14a4:	aa 1f       	adc	r26, r26
    14a6:	bb 1f       	adc	r27, r27
    14a8:	a6 17       	cp	r26, r22
    14aa:	b7 07       	cpc	r27, r23
    14ac:	10 f0       	brcs	.+4      	; 0x14b2 <__udivmodhi4_ep>
    14ae:	a6 1b       	sub	r26, r22
    14b0:	b7 0b       	sbc	r27, r23

000014b2 <__udivmodhi4_ep>:
    14b2:	88 1f       	adc	r24, r24
    14b4:	99 1f       	adc	r25, r25
    14b6:	5a 95       	dec	r21
    14b8:	a9 f7       	brne	.-22     	; 0x14a4 <__udivmodhi4_loop>
    14ba:	80 95       	com	r24
    14bc:	90 95       	com	r25
    14be:	bc 01       	movw	r22, r24
    14c0:	cd 01       	movw	r24, r26
    14c2:	08 95       	ret

000014c4 <malloc>:
    14c4:	cf 93       	push	r28
    14c6:	df 93       	push	r29
    14c8:	82 30       	cpi	r24, 0x02	; 2
    14ca:	91 05       	cpc	r25, r1
    14cc:	10 f4       	brcc	.+4      	; 0x14d2 <malloc+0xe>
    14ce:	82 e0       	ldi	r24, 0x02	; 2
    14d0:	90 e0       	ldi	r25, 0x00	; 0
    14d2:	e0 91 11 04 	lds	r30, 0x0411
    14d6:	f0 91 12 04 	lds	r31, 0x0412
    14da:	20 e0       	ldi	r18, 0x00	; 0
    14dc:	30 e0       	ldi	r19, 0x00	; 0
    14de:	a0 e0       	ldi	r26, 0x00	; 0
    14e0:	b0 e0       	ldi	r27, 0x00	; 0
    14e2:	30 97       	sbiw	r30, 0x00	; 0
    14e4:	39 f1       	breq	.+78     	; 0x1534 <malloc+0x70>
    14e6:	40 81       	ld	r20, Z
    14e8:	51 81       	ldd	r21, Z+1	; 0x01
    14ea:	48 17       	cp	r20, r24
    14ec:	59 07       	cpc	r21, r25
    14ee:	b8 f0       	brcs	.+46     	; 0x151e <malloc+0x5a>
    14f0:	48 17       	cp	r20, r24
    14f2:	59 07       	cpc	r21, r25
    14f4:	71 f4       	brne	.+28     	; 0x1512 <malloc+0x4e>
    14f6:	82 81       	ldd	r24, Z+2	; 0x02
    14f8:	93 81       	ldd	r25, Z+3	; 0x03
    14fa:	10 97       	sbiw	r26, 0x00	; 0
    14fc:	29 f0       	breq	.+10     	; 0x1508 <malloc+0x44>
    14fe:	13 96       	adiw	r26, 0x03	; 3
    1500:	9c 93       	st	X, r25
    1502:	8e 93       	st	-X, r24
    1504:	12 97       	sbiw	r26, 0x02	; 2
    1506:	2c c0       	rjmp	.+88     	; 0x1560 <malloc+0x9c>
    1508:	90 93 12 04 	sts	0x0412, r25
    150c:	80 93 11 04 	sts	0x0411, r24
    1510:	27 c0       	rjmp	.+78     	; 0x1560 <malloc+0x9c>
    1512:	21 15       	cp	r18, r1
    1514:	31 05       	cpc	r19, r1
    1516:	31 f0       	breq	.+12     	; 0x1524 <malloc+0x60>
    1518:	42 17       	cp	r20, r18
    151a:	53 07       	cpc	r21, r19
    151c:	18 f0       	brcs	.+6      	; 0x1524 <malloc+0x60>
    151e:	a9 01       	movw	r20, r18
    1520:	db 01       	movw	r26, r22
    1522:	01 c0       	rjmp	.+2      	; 0x1526 <malloc+0x62>
    1524:	ef 01       	movw	r28, r30
    1526:	9a 01       	movw	r18, r20
    1528:	bd 01       	movw	r22, r26
    152a:	df 01       	movw	r26, r30
    152c:	02 80       	ldd	r0, Z+2	; 0x02
    152e:	f3 81       	ldd	r31, Z+3	; 0x03
    1530:	e0 2d       	mov	r30, r0
    1532:	d7 cf       	rjmp	.-82     	; 0x14e2 <malloc+0x1e>
    1534:	21 15       	cp	r18, r1
    1536:	31 05       	cpc	r19, r1
    1538:	f9 f0       	breq	.+62     	; 0x1578 <malloc+0xb4>
    153a:	28 1b       	sub	r18, r24
    153c:	39 0b       	sbc	r19, r25
    153e:	24 30       	cpi	r18, 0x04	; 4
    1540:	31 05       	cpc	r19, r1
    1542:	80 f4       	brcc	.+32     	; 0x1564 <malloc+0xa0>
    1544:	8a 81       	ldd	r24, Y+2	; 0x02
    1546:	9b 81       	ldd	r25, Y+3	; 0x03
    1548:	61 15       	cp	r22, r1
    154a:	71 05       	cpc	r23, r1
    154c:	21 f0       	breq	.+8      	; 0x1556 <malloc+0x92>
    154e:	fb 01       	movw	r30, r22
    1550:	93 83       	std	Z+3, r25	; 0x03
    1552:	82 83       	std	Z+2, r24	; 0x02
    1554:	04 c0       	rjmp	.+8      	; 0x155e <malloc+0x9a>
    1556:	90 93 12 04 	sts	0x0412, r25
    155a:	80 93 11 04 	sts	0x0411, r24
    155e:	fe 01       	movw	r30, r28
    1560:	32 96       	adiw	r30, 0x02	; 2
    1562:	44 c0       	rjmp	.+136    	; 0x15ec <malloc+0x128>
    1564:	fe 01       	movw	r30, r28
    1566:	e2 0f       	add	r30, r18
    1568:	f3 1f       	adc	r31, r19
    156a:	81 93       	st	Z+, r24
    156c:	91 93       	st	Z+, r25
    156e:	22 50       	subi	r18, 0x02	; 2
    1570:	31 09       	sbc	r19, r1
    1572:	39 83       	std	Y+1, r19	; 0x01
    1574:	28 83       	st	Y, r18
    1576:	3a c0       	rjmp	.+116    	; 0x15ec <malloc+0x128>
    1578:	20 91 0f 04 	lds	r18, 0x040F
    157c:	30 91 10 04 	lds	r19, 0x0410
    1580:	23 2b       	or	r18, r19
    1582:	41 f4       	brne	.+16     	; 0x1594 <malloc+0xd0>
    1584:	20 91 02 02 	lds	r18, 0x0202
    1588:	30 91 03 02 	lds	r19, 0x0203
    158c:	30 93 10 04 	sts	0x0410, r19
    1590:	20 93 0f 04 	sts	0x040F, r18
    1594:	20 91 00 02 	lds	r18, 0x0200
    1598:	30 91 01 02 	lds	r19, 0x0201
    159c:	21 15       	cp	r18, r1
    159e:	31 05       	cpc	r19, r1
    15a0:	41 f4       	brne	.+16     	; 0x15b2 <malloc+0xee>
    15a2:	2d b7       	in	r18, 0x3d	; 61
    15a4:	3e b7       	in	r19, 0x3e	; 62
    15a6:	40 91 04 02 	lds	r20, 0x0204
    15aa:	50 91 05 02 	lds	r21, 0x0205
    15ae:	24 1b       	sub	r18, r20
    15b0:	35 0b       	sbc	r19, r21
    15b2:	e0 91 0f 04 	lds	r30, 0x040F
    15b6:	f0 91 10 04 	lds	r31, 0x0410
    15ba:	e2 17       	cp	r30, r18
    15bc:	f3 07       	cpc	r31, r19
    15be:	a0 f4       	brcc	.+40     	; 0x15e8 <malloc+0x124>
    15c0:	2e 1b       	sub	r18, r30
    15c2:	3f 0b       	sbc	r19, r31
    15c4:	28 17       	cp	r18, r24
    15c6:	39 07       	cpc	r19, r25
    15c8:	78 f0       	brcs	.+30     	; 0x15e8 <malloc+0x124>
    15ca:	ac 01       	movw	r20, r24
    15cc:	4e 5f       	subi	r20, 0xFE	; 254
    15ce:	5f 4f       	sbci	r21, 0xFF	; 255
    15d0:	24 17       	cp	r18, r20
    15d2:	35 07       	cpc	r19, r21
    15d4:	48 f0       	brcs	.+18     	; 0x15e8 <malloc+0x124>
    15d6:	4e 0f       	add	r20, r30
    15d8:	5f 1f       	adc	r21, r31
    15da:	50 93 10 04 	sts	0x0410, r21
    15de:	40 93 0f 04 	sts	0x040F, r20
    15e2:	81 93       	st	Z+, r24
    15e4:	91 93       	st	Z+, r25
    15e6:	02 c0       	rjmp	.+4      	; 0x15ec <malloc+0x128>
    15e8:	e0 e0       	ldi	r30, 0x00	; 0
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	cf 01       	movw	r24, r30
    15ee:	df 91       	pop	r29
    15f0:	cf 91       	pop	r28
    15f2:	08 95       	ret

000015f4 <free>:
    15f4:	cf 93       	push	r28
    15f6:	df 93       	push	r29
    15f8:	00 97       	sbiw	r24, 0x00	; 0
    15fa:	09 f4       	brne	.+2      	; 0x15fe <free+0xa>
    15fc:	87 c0       	rjmp	.+270    	; 0x170c <free+0x118>
    15fe:	fc 01       	movw	r30, r24
    1600:	32 97       	sbiw	r30, 0x02	; 2
    1602:	13 82       	std	Z+3, r1	; 0x03
    1604:	12 82       	std	Z+2, r1	; 0x02
    1606:	c0 91 11 04 	lds	r28, 0x0411
    160a:	d0 91 12 04 	lds	r29, 0x0412
    160e:	20 97       	sbiw	r28, 0x00	; 0
    1610:	81 f4       	brne	.+32     	; 0x1632 <free+0x3e>
    1612:	20 81       	ld	r18, Z
    1614:	31 81       	ldd	r19, Z+1	; 0x01
    1616:	28 0f       	add	r18, r24
    1618:	39 1f       	adc	r19, r25
    161a:	80 91 0f 04 	lds	r24, 0x040F
    161e:	90 91 10 04 	lds	r25, 0x0410
    1622:	82 17       	cp	r24, r18
    1624:	93 07       	cpc	r25, r19
    1626:	79 f5       	brne	.+94     	; 0x1686 <free+0x92>
    1628:	f0 93 10 04 	sts	0x0410, r31
    162c:	e0 93 0f 04 	sts	0x040F, r30
    1630:	6d c0       	rjmp	.+218    	; 0x170c <free+0x118>
    1632:	de 01       	movw	r26, r28
    1634:	20 e0       	ldi	r18, 0x00	; 0
    1636:	30 e0       	ldi	r19, 0x00	; 0
    1638:	ae 17       	cp	r26, r30
    163a:	bf 07       	cpc	r27, r31
    163c:	50 f4       	brcc	.+20     	; 0x1652 <free+0x5e>
    163e:	12 96       	adiw	r26, 0x02	; 2
    1640:	4d 91       	ld	r20, X+
    1642:	5c 91       	ld	r21, X
    1644:	13 97       	sbiw	r26, 0x03	; 3
    1646:	9d 01       	movw	r18, r26
    1648:	41 15       	cp	r20, r1
    164a:	51 05       	cpc	r21, r1
    164c:	09 f1       	breq	.+66     	; 0x1690 <free+0x9c>
    164e:	da 01       	movw	r26, r20
    1650:	f3 cf       	rjmp	.-26     	; 0x1638 <free+0x44>
    1652:	b3 83       	std	Z+3, r27	; 0x03
    1654:	a2 83       	std	Z+2, r26	; 0x02
    1656:	40 81       	ld	r20, Z
    1658:	51 81       	ldd	r21, Z+1	; 0x01
    165a:	84 0f       	add	r24, r20
    165c:	95 1f       	adc	r25, r21
    165e:	8a 17       	cp	r24, r26
    1660:	9b 07       	cpc	r25, r27
    1662:	71 f4       	brne	.+28     	; 0x1680 <free+0x8c>
    1664:	8d 91       	ld	r24, X+
    1666:	9c 91       	ld	r25, X
    1668:	11 97       	sbiw	r26, 0x01	; 1
    166a:	84 0f       	add	r24, r20
    166c:	95 1f       	adc	r25, r21
    166e:	02 96       	adiw	r24, 0x02	; 2
    1670:	91 83       	std	Z+1, r25	; 0x01
    1672:	80 83       	st	Z, r24
    1674:	12 96       	adiw	r26, 0x02	; 2
    1676:	8d 91       	ld	r24, X+
    1678:	9c 91       	ld	r25, X
    167a:	13 97       	sbiw	r26, 0x03	; 3
    167c:	93 83       	std	Z+3, r25	; 0x03
    167e:	82 83       	std	Z+2, r24	; 0x02
    1680:	21 15       	cp	r18, r1
    1682:	31 05       	cpc	r19, r1
    1684:	29 f4       	brne	.+10     	; 0x1690 <free+0x9c>
    1686:	f0 93 12 04 	sts	0x0412, r31
    168a:	e0 93 11 04 	sts	0x0411, r30
    168e:	3e c0       	rjmp	.+124    	; 0x170c <free+0x118>
    1690:	d9 01       	movw	r26, r18
    1692:	13 96       	adiw	r26, 0x03	; 3
    1694:	fc 93       	st	X, r31
    1696:	ee 93       	st	-X, r30
    1698:	12 97       	sbiw	r26, 0x02	; 2
    169a:	4d 91       	ld	r20, X+
    169c:	5d 91       	ld	r21, X+
    169e:	a4 0f       	add	r26, r20
    16a0:	b5 1f       	adc	r27, r21
    16a2:	ea 17       	cp	r30, r26
    16a4:	fb 07       	cpc	r31, r27
    16a6:	79 f4       	brne	.+30     	; 0x16c6 <free+0xd2>
    16a8:	80 81       	ld	r24, Z
    16aa:	91 81       	ldd	r25, Z+1	; 0x01
    16ac:	84 0f       	add	r24, r20
    16ae:	95 1f       	adc	r25, r21
    16b0:	02 96       	adiw	r24, 0x02	; 2
    16b2:	d9 01       	movw	r26, r18
    16b4:	11 96       	adiw	r26, 0x01	; 1
    16b6:	9c 93       	st	X, r25
    16b8:	8e 93       	st	-X, r24
    16ba:	82 81       	ldd	r24, Z+2	; 0x02
    16bc:	93 81       	ldd	r25, Z+3	; 0x03
    16be:	13 96       	adiw	r26, 0x03	; 3
    16c0:	9c 93       	st	X, r25
    16c2:	8e 93       	st	-X, r24
    16c4:	12 97       	sbiw	r26, 0x02	; 2
    16c6:	e0 e0       	ldi	r30, 0x00	; 0
    16c8:	f0 e0       	ldi	r31, 0x00	; 0
    16ca:	8a 81       	ldd	r24, Y+2	; 0x02
    16cc:	9b 81       	ldd	r25, Y+3	; 0x03
    16ce:	00 97       	sbiw	r24, 0x00	; 0
    16d0:	19 f0       	breq	.+6      	; 0x16d8 <free+0xe4>
    16d2:	fe 01       	movw	r30, r28
    16d4:	ec 01       	movw	r28, r24
    16d6:	f9 cf       	rjmp	.-14     	; 0x16ca <free+0xd6>
    16d8:	ce 01       	movw	r24, r28
    16da:	02 96       	adiw	r24, 0x02	; 2
    16dc:	28 81       	ld	r18, Y
    16de:	39 81       	ldd	r19, Y+1	; 0x01
    16e0:	82 0f       	add	r24, r18
    16e2:	93 1f       	adc	r25, r19
    16e4:	20 91 0f 04 	lds	r18, 0x040F
    16e8:	30 91 10 04 	lds	r19, 0x0410
    16ec:	28 17       	cp	r18, r24
    16ee:	39 07       	cpc	r19, r25
    16f0:	69 f4       	brne	.+26     	; 0x170c <free+0x118>
    16f2:	30 97       	sbiw	r30, 0x00	; 0
    16f4:	29 f4       	brne	.+10     	; 0x1700 <free+0x10c>
    16f6:	10 92 12 04 	sts	0x0412, r1
    16fa:	10 92 11 04 	sts	0x0411, r1
    16fe:	02 c0       	rjmp	.+4      	; 0x1704 <free+0x110>
    1700:	13 82       	std	Z+3, r1	; 0x03
    1702:	12 82       	std	Z+2, r1	; 0x02
    1704:	d0 93 10 04 	sts	0x0410, r29
    1708:	c0 93 0f 04 	sts	0x040F, r28
    170c:	df 91       	pop	r29
    170e:	cf 91       	pop	r28
    1710:	08 95       	ret

00001712 <fdevopen>:
    1712:	0f 93       	push	r16
    1714:	1f 93       	push	r17
    1716:	cf 93       	push	r28
    1718:	df 93       	push	r29
    171a:	ec 01       	movw	r28, r24
    171c:	8b 01       	movw	r16, r22
    171e:	00 97       	sbiw	r24, 0x00	; 0
    1720:	31 f4       	brne	.+12     	; 0x172e <fdevopen+0x1c>
    1722:	61 15       	cp	r22, r1
    1724:	71 05       	cpc	r23, r1
    1726:	19 f4       	brne	.+6      	; 0x172e <fdevopen+0x1c>
    1728:	80 e0       	ldi	r24, 0x00	; 0
    172a:	90 e0       	ldi	r25, 0x00	; 0
    172c:	37 c0       	rjmp	.+110    	; 0x179c <fdevopen+0x8a>
    172e:	6e e0       	ldi	r22, 0x0E	; 14
    1730:	70 e0       	ldi	r23, 0x00	; 0
    1732:	81 e0       	ldi	r24, 0x01	; 1
    1734:	90 e0       	ldi	r25, 0x00	; 0
    1736:	63 d2       	rcall	.+1222   	; 0x1bfe <calloc>
    1738:	fc 01       	movw	r30, r24
    173a:	00 97       	sbiw	r24, 0x00	; 0
    173c:	a9 f3       	breq	.-22     	; 0x1728 <fdevopen+0x16>
    173e:	80 e8       	ldi	r24, 0x80	; 128
    1740:	83 83       	std	Z+3, r24	; 0x03
    1742:	01 15       	cp	r16, r1
    1744:	11 05       	cpc	r17, r1
    1746:	71 f0       	breq	.+28     	; 0x1764 <fdevopen+0x52>
    1748:	13 87       	std	Z+11, r17	; 0x0b
    174a:	02 87       	std	Z+10, r16	; 0x0a
    174c:	81 e8       	ldi	r24, 0x81	; 129
    174e:	83 83       	std	Z+3, r24	; 0x03
    1750:	80 91 13 04 	lds	r24, 0x0413
    1754:	90 91 14 04 	lds	r25, 0x0414
    1758:	89 2b       	or	r24, r25
    175a:	21 f4       	brne	.+8      	; 0x1764 <fdevopen+0x52>
    175c:	f0 93 14 04 	sts	0x0414, r31
    1760:	e0 93 13 04 	sts	0x0413, r30
    1764:	20 97       	sbiw	r28, 0x00	; 0
    1766:	c9 f0       	breq	.+50     	; 0x179a <fdevopen+0x88>
    1768:	d1 87       	std	Z+9, r29	; 0x09
    176a:	c0 87       	std	Z+8, r28	; 0x08
    176c:	83 81       	ldd	r24, Z+3	; 0x03
    176e:	82 60       	ori	r24, 0x02	; 2
    1770:	83 83       	std	Z+3, r24	; 0x03
    1772:	80 91 15 04 	lds	r24, 0x0415
    1776:	90 91 16 04 	lds	r25, 0x0416
    177a:	89 2b       	or	r24, r25
    177c:	71 f4       	brne	.+28     	; 0x179a <fdevopen+0x88>
    177e:	f0 93 16 04 	sts	0x0416, r31
    1782:	e0 93 15 04 	sts	0x0415, r30
    1786:	80 91 17 04 	lds	r24, 0x0417
    178a:	90 91 18 04 	lds	r25, 0x0418
    178e:	89 2b       	or	r24, r25
    1790:	21 f4       	brne	.+8      	; 0x179a <fdevopen+0x88>
    1792:	f0 93 18 04 	sts	0x0418, r31
    1796:	e0 93 17 04 	sts	0x0417, r30
    179a:	cf 01       	movw	r24, r30
    179c:	df 91       	pop	r29
    179e:	cf 91       	pop	r28
    17a0:	1f 91       	pop	r17
    17a2:	0f 91       	pop	r16
    17a4:	08 95       	ret

000017a6 <printf>:
    17a6:	cf 93       	push	r28
    17a8:	df 93       	push	r29
    17aa:	cd b7       	in	r28, 0x3d	; 61
    17ac:	de b7       	in	r29, 0x3e	; 62
    17ae:	fe 01       	movw	r30, r28
    17b0:	36 96       	adiw	r30, 0x06	; 6
    17b2:	61 91       	ld	r22, Z+
    17b4:	71 91       	ld	r23, Z+
    17b6:	af 01       	movw	r20, r30
    17b8:	80 91 15 04 	lds	r24, 0x0415
    17bc:	90 91 16 04 	lds	r25, 0x0416
    17c0:	30 d0       	rcall	.+96     	; 0x1822 <vfprintf>
    17c2:	df 91       	pop	r29
    17c4:	cf 91       	pop	r28
    17c6:	08 95       	ret

000017c8 <puts>:
    17c8:	0f 93       	push	r16
    17ca:	1f 93       	push	r17
    17cc:	cf 93       	push	r28
    17ce:	df 93       	push	r29
    17d0:	e0 91 15 04 	lds	r30, 0x0415
    17d4:	f0 91 16 04 	lds	r31, 0x0416
    17d8:	23 81       	ldd	r18, Z+3	; 0x03
    17da:	21 ff       	sbrs	r18, 1
    17dc:	1b c0       	rjmp	.+54     	; 0x1814 <puts+0x4c>
    17de:	ec 01       	movw	r28, r24
    17e0:	00 e0       	ldi	r16, 0x00	; 0
    17e2:	10 e0       	ldi	r17, 0x00	; 0
    17e4:	89 91       	ld	r24, Y+
    17e6:	60 91 15 04 	lds	r22, 0x0415
    17ea:	70 91 16 04 	lds	r23, 0x0416
    17ee:	db 01       	movw	r26, r22
    17f0:	18 96       	adiw	r26, 0x08	; 8
    17f2:	ed 91       	ld	r30, X+
    17f4:	fc 91       	ld	r31, X
    17f6:	19 97       	sbiw	r26, 0x09	; 9
    17f8:	88 23       	and	r24, r24
    17fa:	31 f0       	breq	.+12     	; 0x1808 <puts+0x40>
    17fc:	19 95       	eicall
    17fe:	89 2b       	or	r24, r25
    1800:	89 f3       	breq	.-30     	; 0x17e4 <puts+0x1c>
    1802:	0f ef       	ldi	r16, 0xFF	; 255
    1804:	1f ef       	ldi	r17, 0xFF	; 255
    1806:	ee cf       	rjmp	.-36     	; 0x17e4 <puts+0x1c>
    1808:	8a e0       	ldi	r24, 0x0A	; 10
    180a:	19 95       	eicall
    180c:	89 2b       	or	r24, r25
    180e:	11 f4       	brne	.+4      	; 0x1814 <puts+0x4c>
    1810:	c8 01       	movw	r24, r16
    1812:	02 c0       	rjmp	.+4      	; 0x1818 <puts+0x50>
    1814:	8f ef       	ldi	r24, 0xFF	; 255
    1816:	9f ef       	ldi	r25, 0xFF	; 255
    1818:	df 91       	pop	r29
    181a:	cf 91       	pop	r28
    181c:	1f 91       	pop	r17
    181e:	0f 91       	pop	r16
    1820:	08 95       	ret

00001822 <vfprintf>:
    1822:	2f 92       	push	r2
    1824:	3f 92       	push	r3
    1826:	4f 92       	push	r4
    1828:	5f 92       	push	r5
    182a:	6f 92       	push	r6
    182c:	7f 92       	push	r7
    182e:	8f 92       	push	r8
    1830:	9f 92       	push	r9
    1832:	af 92       	push	r10
    1834:	bf 92       	push	r11
    1836:	cf 92       	push	r12
    1838:	df 92       	push	r13
    183a:	ef 92       	push	r14
    183c:	ff 92       	push	r15
    183e:	0f 93       	push	r16
    1840:	1f 93       	push	r17
    1842:	cf 93       	push	r28
    1844:	df 93       	push	r29
    1846:	cd b7       	in	r28, 0x3d	; 61
    1848:	de b7       	in	r29, 0x3e	; 62
    184a:	2c 97       	sbiw	r28, 0x0c	; 12
    184c:	0f b6       	in	r0, 0x3f	; 63
    184e:	f8 94       	cli
    1850:	de bf       	out	0x3e, r29	; 62
    1852:	0f be       	out	0x3f, r0	; 63
    1854:	cd bf       	out	0x3d, r28	; 61
    1856:	7c 01       	movw	r14, r24
    1858:	6b 01       	movw	r12, r22
    185a:	8a 01       	movw	r16, r20
    185c:	fc 01       	movw	r30, r24
    185e:	17 82       	std	Z+7, r1	; 0x07
    1860:	16 82       	std	Z+6, r1	; 0x06
    1862:	83 81       	ldd	r24, Z+3	; 0x03
    1864:	81 ff       	sbrs	r24, 1
    1866:	b0 c1       	rjmp	.+864    	; 0x1bc8 <vfprintf+0x3a6>
    1868:	ce 01       	movw	r24, r28
    186a:	01 96       	adiw	r24, 0x01	; 1
    186c:	4c 01       	movw	r8, r24
    186e:	f7 01       	movw	r30, r14
    1870:	93 81       	ldd	r25, Z+3	; 0x03
    1872:	f6 01       	movw	r30, r12
    1874:	93 fd       	sbrc	r25, 3
    1876:	85 91       	lpm	r24, Z+
    1878:	93 ff       	sbrs	r25, 3
    187a:	81 91       	ld	r24, Z+
    187c:	6f 01       	movw	r12, r30
    187e:	88 23       	and	r24, r24
    1880:	09 f4       	brne	.+2      	; 0x1884 <vfprintf+0x62>
    1882:	9e c1       	rjmp	.+828    	; 0x1bc0 <vfprintf+0x39e>
    1884:	85 32       	cpi	r24, 0x25	; 37
    1886:	39 f4       	brne	.+14     	; 0x1896 <vfprintf+0x74>
    1888:	93 fd       	sbrc	r25, 3
    188a:	85 91       	lpm	r24, Z+
    188c:	93 ff       	sbrs	r25, 3
    188e:	81 91       	ld	r24, Z+
    1890:	6f 01       	movw	r12, r30
    1892:	85 32       	cpi	r24, 0x25	; 37
    1894:	21 f4       	brne	.+8      	; 0x189e <vfprintf+0x7c>
    1896:	b7 01       	movw	r22, r14
    1898:	90 e0       	ldi	r25, 0x00	; 0
    189a:	e8 d1       	rcall	.+976    	; 0x1c6c <fputc>
    189c:	e8 cf       	rjmp	.-48     	; 0x186e <vfprintf+0x4c>
    189e:	51 2c       	mov	r5, r1
    18a0:	31 2c       	mov	r3, r1
    18a2:	20 e0       	ldi	r18, 0x00	; 0
    18a4:	20 32       	cpi	r18, 0x20	; 32
    18a6:	a0 f4       	brcc	.+40     	; 0x18d0 <vfprintf+0xae>
    18a8:	8b 32       	cpi	r24, 0x2B	; 43
    18aa:	69 f0       	breq	.+26     	; 0x18c6 <vfprintf+0xa4>
    18ac:	30 f4       	brcc	.+12     	; 0x18ba <vfprintf+0x98>
    18ae:	80 32       	cpi	r24, 0x20	; 32
    18b0:	59 f0       	breq	.+22     	; 0x18c8 <vfprintf+0xa6>
    18b2:	83 32       	cpi	r24, 0x23	; 35
    18b4:	69 f4       	brne	.+26     	; 0x18d0 <vfprintf+0xae>
    18b6:	20 61       	ori	r18, 0x10	; 16
    18b8:	2c c0       	rjmp	.+88     	; 0x1912 <vfprintf+0xf0>
    18ba:	8d 32       	cpi	r24, 0x2D	; 45
    18bc:	39 f0       	breq	.+14     	; 0x18cc <vfprintf+0xaa>
    18be:	80 33       	cpi	r24, 0x30	; 48
    18c0:	39 f4       	brne	.+14     	; 0x18d0 <vfprintf+0xae>
    18c2:	21 60       	ori	r18, 0x01	; 1
    18c4:	26 c0       	rjmp	.+76     	; 0x1912 <vfprintf+0xf0>
    18c6:	22 60       	ori	r18, 0x02	; 2
    18c8:	24 60       	ori	r18, 0x04	; 4
    18ca:	23 c0       	rjmp	.+70     	; 0x1912 <vfprintf+0xf0>
    18cc:	28 60       	ori	r18, 0x08	; 8
    18ce:	21 c0       	rjmp	.+66     	; 0x1912 <vfprintf+0xf0>
    18d0:	27 fd       	sbrc	r18, 7
    18d2:	27 c0       	rjmp	.+78     	; 0x1922 <vfprintf+0x100>
    18d4:	30 ed       	ldi	r19, 0xD0	; 208
    18d6:	38 0f       	add	r19, r24
    18d8:	3a 30       	cpi	r19, 0x0A	; 10
    18da:	78 f4       	brcc	.+30     	; 0x18fa <vfprintf+0xd8>
    18dc:	26 ff       	sbrs	r18, 6
    18de:	06 c0       	rjmp	.+12     	; 0x18ec <vfprintf+0xca>
    18e0:	fa e0       	ldi	r31, 0x0A	; 10
    18e2:	5f 9e       	mul	r5, r31
    18e4:	30 0d       	add	r19, r0
    18e6:	11 24       	eor	r1, r1
    18e8:	53 2e       	mov	r5, r19
    18ea:	13 c0       	rjmp	.+38     	; 0x1912 <vfprintf+0xf0>
    18ec:	8a e0       	ldi	r24, 0x0A	; 10
    18ee:	38 9e       	mul	r3, r24
    18f0:	30 0d       	add	r19, r0
    18f2:	11 24       	eor	r1, r1
    18f4:	33 2e       	mov	r3, r19
    18f6:	20 62       	ori	r18, 0x20	; 32
    18f8:	0c c0       	rjmp	.+24     	; 0x1912 <vfprintf+0xf0>
    18fa:	8e 32       	cpi	r24, 0x2E	; 46
    18fc:	21 f4       	brne	.+8      	; 0x1906 <vfprintf+0xe4>
    18fe:	26 fd       	sbrc	r18, 6
    1900:	5f c1       	rjmp	.+702    	; 0x1bc0 <vfprintf+0x39e>
    1902:	20 64       	ori	r18, 0x40	; 64
    1904:	06 c0       	rjmp	.+12     	; 0x1912 <vfprintf+0xf0>
    1906:	8c 36       	cpi	r24, 0x6C	; 108
    1908:	11 f4       	brne	.+4      	; 0x190e <vfprintf+0xec>
    190a:	20 68       	ori	r18, 0x80	; 128
    190c:	02 c0       	rjmp	.+4      	; 0x1912 <vfprintf+0xf0>
    190e:	88 36       	cpi	r24, 0x68	; 104
    1910:	41 f4       	brne	.+16     	; 0x1922 <vfprintf+0x100>
    1912:	f6 01       	movw	r30, r12
    1914:	93 fd       	sbrc	r25, 3
    1916:	85 91       	lpm	r24, Z+
    1918:	93 ff       	sbrs	r25, 3
    191a:	81 91       	ld	r24, Z+
    191c:	6f 01       	movw	r12, r30
    191e:	81 11       	cpse	r24, r1
    1920:	c1 cf       	rjmp	.-126    	; 0x18a4 <vfprintf+0x82>
    1922:	98 2f       	mov	r25, r24
    1924:	9f 7d       	andi	r25, 0xDF	; 223
    1926:	95 54       	subi	r25, 0x45	; 69
    1928:	93 30       	cpi	r25, 0x03	; 3
    192a:	28 f4       	brcc	.+10     	; 0x1936 <vfprintf+0x114>
    192c:	0c 5f       	subi	r16, 0xFC	; 252
    192e:	1f 4f       	sbci	r17, 0xFF	; 255
    1930:	ff e3       	ldi	r31, 0x3F	; 63
    1932:	f9 83       	std	Y+1, r31	; 0x01
    1934:	0d c0       	rjmp	.+26     	; 0x1950 <vfprintf+0x12e>
    1936:	83 36       	cpi	r24, 0x63	; 99
    1938:	31 f0       	breq	.+12     	; 0x1946 <vfprintf+0x124>
    193a:	83 37       	cpi	r24, 0x73	; 115
    193c:	71 f0       	breq	.+28     	; 0x195a <vfprintf+0x138>
    193e:	83 35       	cpi	r24, 0x53	; 83
    1940:	09 f0       	breq	.+2      	; 0x1944 <vfprintf+0x122>
    1942:	57 c0       	rjmp	.+174    	; 0x19f2 <vfprintf+0x1d0>
    1944:	21 c0       	rjmp	.+66     	; 0x1988 <vfprintf+0x166>
    1946:	f8 01       	movw	r30, r16
    1948:	80 81       	ld	r24, Z
    194a:	89 83       	std	Y+1, r24	; 0x01
    194c:	0e 5f       	subi	r16, 0xFE	; 254
    194e:	1f 4f       	sbci	r17, 0xFF	; 255
    1950:	44 24       	eor	r4, r4
    1952:	43 94       	inc	r4
    1954:	51 2c       	mov	r5, r1
    1956:	54 01       	movw	r10, r8
    1958:	14 c0       	rjmp	.+40     	; 0x1982 <vfprintf+0x160>
    195a:	38 01       	movw	r6, r16
    195c:	f2 e0       	ldi	r31, 0x02	; 2
    195e:	6f 0e       	add	r6, r31
    1960:	71 1c       	adc	r7, r1
    1962:	f8 01       	movw	r30, r16
    1964:	a0 80       	ld	r10, Z
    1966:	b1 80       	ldd	r11, Z+1	; 0x01
    1968:	26 ff       	sbrs	r18, 6
    196a:	03 c0       	rjmp	.+6      	; 0x1972 <vfprintf+0x150>
    196c:	65 2d       	mov	r22, r5
    196e:	70 e0       	ldi	r23, 0x00	; 0
    1970:	02 c0       	rjmp	.+4      	; 0x1976 <vfprintf+0x154>
    1972:	6f ef       	ldi	r22, 0xFF	; 255
    1974:	7f ef       	ldi	r23, 0xFF	; 255
    1976:	c5 01       	movw	r24, r10
    1978:	2c 87       	std	Y+12, r18	; 0x0c
    197a:	6d d1       	rcall	.+730    	; 0x1c56 <strnlen>
    197c:	2c 01       	movw	r4, r24
    197e:	83 01       	movw	r16, r6
    1980:	2c 85       	ldd	r18, Y+12	; 0x0c
    1982:	2f 77       	andi	r18, 0x7F	; 127
    1984:	22 2e       	mov	r2, r18
    1986:	16 c0       	rjmp	.+44     	; 0x19b4 <vfprintf+0x192>
    1988:	38 01       	movw	r6, r16
    198a:	f2 e0       	ldi	r31, 0x02	; 2
    198c:	6f 0e       	add	r6, r31
    198e:	71 1c       	adc	r7, r1
    1990:	f8 01       	movw	r30, r16
    1992:	a0 80       	ld	r10, Z
    1994:	b1 80       	ldd	r11, Z+1	; 0x01
    1996:	26 ff       	sbrs	r18, 6
    1998:	03 c0       	rjmp	.+6      	; 0x19a0 <vfprintf+0x17e>
    199a:	65 2d       	mov	r22, r5
    199c:	70 e0       	ldi	r23, 0x00	; 0
    199e:	02 c0       	rjmp	.+4      	; 0x19a4 <vfprintf+0x182>
    19a0:	6f ef       	ldi	r22, 0xFF	; 255
    19a2:	7f ef       	ldi	r23, 0xFF	; 255
    19a4:	c5 01       	movw	r24, r10
    19a6:	2c 87       	std	Y+12, r18	; 0x0c
    19a8:	44 d1       	rcall	.+648    	; 0x1c32 <strnlen_P>
    19aa:	2c 01       	movw	r4, r24
    19ac:	2c 85       	ldd	r18, Y+12	; 0x0c
    19ae:	20 68       	ori	r18, 0x80	; 128
    19b0:	22 2e       	mov	r2, r18
    19b2:	83 01       	movw	r16, r6
    19b4:	23 fc       	sbrc	r2, 3
    19b6:	19 c0       	rjmp	.+50     	; 0x19ea <vfprintf+0x1c8>
    19b8:	83 2d       	mov	r24, r3
    19ba:	90 e0       	ldi	r25, 0x00	; 0
    19bc:	48 16       	cp	r4, r24
    19be:	59 06       	cpc	r5, r25
    19c0:	a0 f4       	brcc	.+40     	; 0x19ea <vfprintf+0x1c8>
    19c2:	b7 01       	movw	r22, r14
    19c4:	80 e2       	ldi	r24, 0x20	; 32
    19c6:	90 e0       	ldi	r25, 0x00	; 0
    19c8:	51 d1       	rcall	.+674    	; 0x1c6c <fputc>
    19ca:	3a 94       	dec	r3
    19cc:	f5 cf       	rjmp	.-22     	; 0x19b8 <vfprintf+0x196>
    19ce:	f5 01       	movw	r30, r10
    19d0:	27 fc       	sbrc	r2, 7
    19d2:	85 91       	lpm	r24, Z+
    19d4:	27 fe       	sbrs	r2, 7
    19d6:	81 91       	ld	r24, Z+
    19d8:	5f 01       	movw	r10, r30
    19da:	b7 01       	movw	r22, r14
    19dc:	90 e0       	ldi	r25, 0x00	; 0
    19de:	46 d1       	rcall	.+652    	; 0x1c6c <fputc>
    19e0:	31 10       	cpse	r3, r1
    19e2:	3a 94       	dec	r3
    19e4:	f1 e0       	ldi	r31, 0x01	; 1
    19e6:	4f 1a       	sub	r4, r31
    19e8:	51 08       	sbc	r5, r1
    19ea:	41 14       	cp	r4, r1
    19ec:	51 04       	cpc	r5, r1
    19ee:	79 f7       	brne	.-34     	; 0x19ce <vfprintf+0x1ac>
    19f0:	de c0       	rjmp	.+444    	; 0x1bae <vfprintf+0x38c>
    19f2:	84 36       	cpi	r24, 0x64	; 100
    19f4:	11 f0       	breq	.+4      	; 0x19fa <vfprintf+0x1d8>
    19f6:	89 36       	cpi	r24, 0x69	; 105
    19f8:	31 f5       	brne	.+76     	; 0x1a46 <vfprintf+0x224>
    19fa:	f8 01       	movw	r30, r16
    19fc:	27 ff       	sbrs	r18, 7
    19fe:	07 c0       	rjmp	.+14     	; 0x1a0e <vfprintf+0x1ec>
    1a00:	60 81       	ld	r22, Z
    1a02:	71 81       	ldd	r23, Z+1	; 0x01
    1a04:	82 81       	ldd	r24, Z+2	; 0x02
    1a06:	93 81       	ldd	r25, Z+3	; 0x03
    1a08:	0c 5f       	subi	r16, 0xFC	; 252
    1a0a:	1f 4f       	sbci	r17, 0xFF	; 255
    1a0c:	08 c0       	rjmp	.+16     	; 0x1a1e <vfprintf+0x1fc>
    1a0e:	60 81       	ld	r22, Z
    1a10:	71 81       	ldd	r23, Z+1	; 0x01
    1a12:	88 27       	eor	r24, r24
    1a14:	77 fd       	sbrc	r23, 7
    1a16:	80 95       	com	r24
    1a18:	98 2f       	mov	r25, r24
    1a1a:	0e 5f       	subi	r16, 0xFE	; 254
    1a1c:	1f 4f       	sbci	r17, 0xFF	; 255
    1a1e:	2f 76       	andi	r18, 0x6F	; 111
    1a20:	b2 2e       	mov	r11, r18
    1a22:	97 ff       	sbrs	r25, 7
    1a24:	09 c0       	rjmp	.+18     	; 0x1a38 <vfprintf+0x216>
    1a26:	90 95       	com	r25
    1a28:	80 95       	com	r24
    1a2a:	70 95       	com	r23
    1a2c:	61 95       	neg	r22
    1a2e:	7f 4f       	sbci	r23, 0xFF	; 255
    1a30:	8f 4f       	sbci	r24, 0xFF	; 255
    1a32:	9f 4f       	sbci	r25, 0xFF	; 255
    1a34:	20 68       	ori	r18, 0x80	; 128
    1a36:	b2 2e       	mov	r11, r18
    1a38:	2a e0       	ldi	r18, 0x0A	; 10
    1a3a:	30 e0       	ldi	r19, 0x00	; 0
    1a3c:	a4 01       	movw	r20, r8
    1a3e:	48 d1       	rcall	.+656    	; 0x1cd0 <__ultoa_invert>
    1a40:	a8 2e       	mov	r10, r24
    1a42:	a8 18       	sub	r10, r8
    1a44:	43 c0       	rjmp	.+134    	; 0x1acc <vfprintf+0x2aa>
    1a46:	85 37       	cpi	r24, 0x75	; 117
    1a48:	29 f4       	brne	.+10     	; 0x1a54 <vfprintf+0x232>
    1a4a:	2f 7e       	andi	r18, 0xEF	; 239
    1a4c:	b2 2e       	mov	r11, r18
    1a4e:	2a e0       	ldi	r18, 0x0A	; 10
    1a50:	30 e0       	ldi	r19, 0x00	; 0
    1a52:	25 c0       	rjmp	.+74     	; 0x1a9e <vfprintf+0x27c>
    1a54:	f2 2f       	mov	r31, r18
    1a56:	f9 7f       	andi	r31, 0xF9	; 249
    1a58:	bf 2e       	mov	r11, r31
    1a5a:	8f 36       	cpi	r24, 0x6F	; 111
    1a5c:	c1 f0       	breq	.+48     	; 0x1a8e <vfprintf+0x26c>
    1a5e:	18 f4       	brcc	.+6      	; 0x1a66 <vfprintf+0x244>
    1a60:	88 35       	cpi	r24, 0x58	; 88
    1a62:	79 f0       	breq	.+30     	; 0x1a82 <vfprintf+0x260>
    1a64:	ad c0       	rjmp	.+346    	; 0x1bc0 <vfprintf+0x39e>
    1a66:	80 37       	cpi	r24, 0x70	; 112
    1a68:	19 f0       	breq	.+6      	; 0x1a70 <vfprintf+0x24e>
    1a6a:	88 37       	cpi	r24, 0x78	; 120
    1a6c:	21 f0       	breq	.+8      	; 0x1a76 <vfprintf+0x254>
    1a6e:	a8 c0       	rjmp	.+336    	; 0x1bc0 <vfprintf+0x39e>
    1a70:	2f 2f       	mov	r18, r31
    1a72:	20 61       	ori	r18, 0x10	; 16
    1a74:	b2 2e       	mov	r11, r18
    1a76:	b4 fe       	sbrs	r11, 4
    1a78:	0d c0       	rjmp	.+26     	; 0x1a94 <vfprintf+0x272>
    1a7a:	8b 2d       	mov	r24, r11
    1a7c:	84 60       	ori	r24, 0x04	; 4
    1a7e:	b8 2e       	mov	r11, r24
    1a80:	09 c0       	rjmp	.+18     	; 0x1a94 <vfprintf+0x272>
    1a82:	24 ff       	sbrs	r18, 4
    1a84:	0a c0       	rjmp	.+20     	; 0x1a9a <vfprintf+0x278>
    1a86:	9f 2f       	mov	r25, r31
    1a88:	96 60       	ori	r25, 0x06	; 6
    1a8a:	b9 2e       	mov	r11, r25
    1a8c:	06 c0       	rjmp	.+12     	; 0x1a9a <vfprintf+0x278>
    1a8e:	28 e0       	ldi	r18, 0x08	; 8
    1a90:	30 e0       	ldi	r19, 0x00	; 0
    1a92:	05 c0       	rjmp	.+10     	; 0x1a9e <vfprintf+0x27c>
    1a94:	20 e1       	ldi	r18, 0x10	; 16
    1a96:	30 e0       	ldi	r19, 0x00	; 0
    1a98:	02 c0       	rjmp	.+4      	; 0x1a9e <vfprintf+0x27c>
    1a9a:	20 e1       	ldi	r18, 0x10	; 16
    1a9c:	32 e0       	ldi	r19, 0x02	; 2
    1a9e:	f8 01       	movw	r30, r16
    1aa0:	b7 fe       	sbrs	r11, 7
    1aa2:	07 c0       	rjmp	.+14     	; 0x1ab2 <vfprintf+0x290>
    1aa4:	60 81       	ld	r22, Z
    1aa6:	71 81       	ldd	r23, Z+1	; 0x01
    1aa8:	82 81       	ldd	r24, Z+2	; 0x02
    1aaa:	93 81       	ldd	r25, Z+3	; 0x03
    1aac:	0c 5f       	subi	r16, 0xFC	; 252
    1aae:	1f 4f       	sbci	r17, 0xFF	; 255
    1ab0:	06 c0       	rjmp	.+12     	; 0x1abe <vfprintf+0x29c>
    1ab2:	60 81       	ld	r22, Z
    1ab4:	71 81       	ldd	r23, Z+1	; 0x01
    1ab6:	80 e0       	ldi	r24, 0x00	; 0
    1ab8:	90 e0       	ldi	r25, 0x00	; 0
    1aba:	0e 5f       	subi	r16, 0xFE	; 254
    1abc:	1f 4f       	sbci	r17, 0xFF	; 255
    1abe:	a4 01       	movw	r20, r8
    1ac0:	07 d1       	rcall	.+526    	; 0x1cd0 <__ultoa_invert>
    1ac2:	a8 2e       	mov	r10, r24
    1ac4:	a8 18       	sub	r10, r8
    1ac6:	fb 2d       	mov	r31, r11
    1ac8:	ff 77       	andi	r31, 0x7F	; 127
    1aca:	bf 2e       	mov	r11, r31
    1acc:	b6 fe       	sbrs	r11, 6
    1ace:	0b c0       	rjmp	.+22     	; 0x1ae6 <vfprintf+0x2c4>
    1ad0:	2b 2d       	mov	r18, r11
    1ad2:	2e 7f       	andi	r18, 0xFE	; 254
    1ad4:	a5 14       	cp	r10, r5
    1ad6:	50 f4       	brcc	.+20     	; 0x1aec <vfprintf+0x2ca>
    1ad8:	b4 fe       	sbrs	r11, 4
    1ada:	0a c0       	rjmp	.+20     	; 0x1af0 <vfprintf+0x2ce>
    1adc:	b2 fc       	sbrc	r11, 2
    1ade:	08 c0       	rjmp	.+16     	; 0x1af0 <vfprintf+0x2ce>
    1ae0:	2b 2d       	mov	r18, r11
    1ae2:	2e 7e       	andi	r18, 0xEE	; 238
    1ae4:	05 c0       	rjmp	.+10     	; 0x1af0 <vfprintf+0x2ce>
    1ae6:	7a 2c       	mov	r7, r10
    1ae8:	2b 2d       	mov	r18, r11
    1aea:	03 c0       	rjmp	.+6      	; 0x1af2 <vfprintf+0x2d0>
    1aec:	7a 2c       	mov	r7, r10
    1aee:	01 c0       	rjmp	.+2      	; 0x1af2 <vfprintf+0x2d0>
    1af0:	75 2c       	mov	r7, r5
    1af2:	24 ff       	sbrs	r18, 4
    1af4:	0d c0       	rjmp	.+26     	; 0x1b10 <vfprintf+0x2ee>
    1af6:	fe 01       	movw	r30, r28
    1af8:	ea 0d       	add	r30, r10
    1afa:	f1 1d       	adc	r31, r1
    1afc:	80 81       	ld	r24, Z
    1afe:	80 33       	cpi	r24, 0x30	; 48
    1b00:	11 f4       	brne	.+4      	; 0x1b06 <vfprintf+0x2e4>
    1b02:	29 7e       	andi	r18, 0xE9	; 233
    1b04:	09 c0       	rjmp	.+18     	; 0x1b18 <vfprintf+0x2f6>
    1b06:	22 ff       	sbrs	r18, 2
    1b08:	06 c0       	rjmp	.+12     	; 0x1b16 <vfprintf+0x2f4>
    1b0a:	73 94       	inc	r7
    1b0c:	73 94       	inc	r7
    1b0e:	04 c0       	rjmp	.+8      	; 0x1b18 <vfprintf+0x2f6>
    1b10:	82 2f       	mov	r24, r18
    1b12:	86 78       	andi	r24, 0x86	; 134
    1b14:	09 f0       	breq	.+2      	; 0x1b18 <vfprintf+0x2f6>
    1b16:	73 94       	inc	r7
    1b18:	23 fd       	sbrc	r18, 3
    1b1a:	12 c0       	rjmp	.+36     	; 0x1b40 <vfprintf+0x31e>
    1b1c:	20 ff       	sbrs	r18, 0
    1b1e:	06 c0       	rjmp	.+12     	; 0x1b2c <vfprintf+0x30a>
    1b20:	5a 2c       	mov	r5, r10
    1b22:	73 14       	cp	r7, r3
    1b24:	18 f4       	brcc	.+6      	; 0x1b2c <vfprintf+0x30a>
    1b26:	53 0c       	add	r5, r3
    1b28:	57 18       	sub	r5, r7
    1b2a:	73 2c       	mov	r7, r3
    1b2c:	73 14       	cp	r7, r3
    1b2e:	60 f4       	brcc	.+24     	; 0x1b48 <vfprintf+0x326>
    1b30:	b7 01       	movw	r22, r14
    1b32:	80 e2       	ldi	r24, 0x20	; 32
    1b34:	90 e0       	ldi	r25, 0x00	; 0
    1b36:	2c 87       	std	Y+12, r18	; 0x0c
    1b38:	99 d0       	rcall	.+306    	; 0x1c6c <fputc>
    1b3a:	73 94       	inc	r7
    1b3c:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b3e:	f6 cf       	rjmp	.-20     	; 0x1b2c <vfprintf+0x30a>
    1b40:	73 14       	cp	r7, r3
    1b42:	10 f4       	brcc	.+4      	; 0x1b48 <vfprintf+0x326>
    1b44:	37 18       	sub	r3, r7
    1b46:	01 c0       	rjmp	.+2      	; 0x1b4a <vfprintf+0x328>
    1b48:	31 2c       	mov	r3, r1
    1b4a:	24 ff       	sbrs	r18, 4
    1b4c:	11 c0       	rjmp	.+34     	; 0x1b70 <vfprintf+0x34e>
    1b4e:	b7 01       	movw	r22, r14
    1b50:	80 e3       	ldi	r24, 0x30	; 48
    1b52:	90 e0       	ldi	r25, 0x00	; 0
    1b54:	2c 87       	std	Y+12, r18	; 0x0c
    1b56:	8a d0       	rcall	.+276    	; 0x1c6c <fputc>
    1b58:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b5a:	22 ff       	sbrs	r18, 2
    1b5c:	16 c0       	rjmp	.+44     	; 0x1b8a <vfprintf+0x368>
    1b5e:	21 ff       	sbrs	r18, 1
    1b60:	03 c0       	rjmp	.+6      	; 0x1b68 <vfprintf+0x346>
    1b62:	88 e5       	ldi	r24, 0x58	; 88
    1b64:	90 e0       	ldi	r25, 0x00	; 0
    1b66:	02 c0       	rjmp	.+4      	; 0x1b6c <vfprintf+0x34a>
    1b68:	88 e7       	ldi	r24, 0x78	; 120
    1b6a:	90 e0       	ldi	r25, 0x00	; 0
    1b6c:	b7 01       	movw	r22, r14
    1b6e:	0c c0       	rjmp	.+24     	; 0x1b88 <vfprintf+0x366>
    1b70:	82 2f       	mov	r24, r18
    1b72:	86 78       	andi	r24, 0x86	; 134
    1b74:	51 f0       	breq	.+20     	; 0x1b8a <vfprintf+0x368>
    1b76:	21 fd       	sbrc	r18, 1
    1b78:	02 c0       	rjmp	.+4      	; 0x1b7e <vfprintf+0x35c>
    1b7a:	80 e2       	ldi	r24, 0x20	; 32
    1b7c:	01 c0       	rjmp	.+2      	; 0x1b80 <vfprintf+0x35e>
    1b7e:	8b e2       	ldi	r24, 0x2B	; 43
    1b80:	27 fd       	sbrc	r18, 7
    1b82:	8d e2       	ldi	r24, 0x2D	; 45
    1b84:	b7 01       	movw	r22, r14
    1b86:	90 e0       	ldi	r25, 0x00	; 0
    1b88:	71 d0       	rcall	.+226    	; 0x1c6c <fputc>
    1b8a:	a5 14       	cp	r10, r5
    1b8c:	30 f4       	brcc	.+12     	; 0x1b9a <vfprintf+0x378>
    1b8e:	b7 01       	movw	r22, r14
    1b90:	80 e3       	ldi	r24, 0x30	; 48
    1b92:	90 e0       	ldi	r25, 0x00	; 0
    1b94:	6b d0       	rcall	.+214    	; 0x1c6c <fputc>
    1b96:	5a 94       	dec	r5
    1b98:	f8 cf       	rjmp	.-16     	; 0x1b8a <vfprintf+0x368>
    1b9a:	aa 94       	dec	r10
    1b9c:	f4 01       	movw	r30, r8
    1b9e:	ea 0d       	add	r30, r10
    1ba0:	f1 1d       	adc	r31, r1
    1ba2:	80 81       	ld	r24, Z
    1ba4:	b7 01       	movw	r22, r14
    1ba6:	90 e0       	ldi	r25, 0x00	; 0
    1ba8:	61 d0       	rcall	.+194    	; 0x1c6c <fputc>
    1baa:	a1 10       	cpse	r10, r1
    1bac:	f6 cf       	rjmp	.-20     	; 0x1b9a <vfprintf+0x378>
    1bae:	33 20       	and	r3, r3
    1bb0:	09 f4       	brne	.+2      	; 0x1bb4 <vfprintf+0x392>
    1bb2:	5d ce       	rjmp	.-838    	; 0x186e <vfprintf+0x4c>
    1bb4:	b7 01       	movw	r22, r14
    1bb6:	80 e2       	ldi	r24, 0x20	; 32
    1bb8:	90 e0       	ldi	r25, 0x00	; 0
    1bba:	58 d0       	rcall	.+176    	; 0x1c6c <fputc>
    1bbc:	3a 94       	dec	r3
    1bbe:	f7 cf       	rjmp	.-18     	; 0x1bae <vfprintf+0x38c>
    1bc0:	f7 01       	movw	r30, r14
    1bc2:	86 81       	ldd	r24, Z+6	; 0x06
    1bc4:	97 81       	ldd	r25, Z+7	; 0x07
    1bc6:	02 c0       	rjmp	.+4      	; 0x1bcc <vfprintf+0x3aa>
    1bc8:	8f ef       	ldi	r24, 0xFF	; 255
    1bca:	9f ef       	ldi	r25, 0xFF	; 255
    1bcc:	2c 96       	adiw	r28, 0x0c	; 12
    1bce:	0f b6       	in	r0, 0x3f	; 63
    1bd0:	f8 94       	cli
    1bd2:	de bf       	out	0x3e, r29	; 62
    1bd4:	0f be       	out	0x3f, r0	; 63
    1bd6:	cd bf       	out	0x3d, r28	; 61
    1bd8:	df 91       	pop	r29
    1bda:	cf 91       	pop	r28
    1bdc:	1f 91       	pop	r17
    1bde:	0f 91       	pop	r16
    1be0:	ff 90       	pop	r15
    1be2:	ef 90       	pop	r14
    1be4:	df 90       	pop	r13
    1be6:	cf 90       	pop	r12
    1be8:	bf 90       	pop	r11
    1bea:	af 90       	pop	r10
    1bec:	9f 90       	pop	r9
    1bee:	8f 90       	pop	r8
    1bf0:	7f 90       	pop	r7
    1bf2:	6f 90       	pop	r6
    1bf4:	5f 90       	pop	r5
    1bf6:	4f 90       	pop	r4
    1bf8:	3f 90       	pop	r3
    1bfa:	2f 90       	pop	r2
    1bfc:	08 95       	ret

00001bfe <calloc>:
    1bfe:	0f 93       	push	r16
    1c00:	1f 93       	push	r17
    1c02:	cf 93       	push	r28
    1c04:	df 93       	push	r29
    1c06:	86 9f       	mul	r24, r22
    1c08:	80 01       	movw	r16, r0
    1c0a:	87 9f       	mul	r24, r23
    1c0c:	10 0d       	add	r17, r0
    1c0e:	96 9f       	mul	r25, r22
    1c10:	10 0d       	add	r17, r0
    1c12:	11 24       	eor	r1, r1
    1c14:	c8 01       	movw	r24, r16
    1c16:	56 dc       	rcall	.-1876   	; 0x14c4 <malloc>
    1c18:	ec 01       	movw	r28, r24
    1c1a:	00 97       	sbiw	r24, 0x00	; 0
    1c1c:	21 f0       	breq	.+8      	; 0x1c26 <calloc+0x28>
    1c1e:	a8 01       	movw	r20, r16
    1c20:	60 e0       	ldi	r22, 0x00	; 0
    1c22:	70 e0       	ldi	r23, 0x00	; 0
    1c24:	11 d0       	rcall	.+34     	; 0x1c48 <memset>
    1c26:	ce 01       	movw	r24, r28
    1c28:	df 91       	pop	r29
    1c2a:	cf 91       	pop	r28
    1c2c:	1f 91       	pop	r17
    1c2e:	0f 91       	pop	r16
    1c30:	08 95       	ret

00001c32 <strnlen_P>:
    1c32:	fc 01       	movw	r30, r24
    1c34:	05 90       	lpm	r0, Z+
    1c36:	61 50       	subi	r22, 0x01	; 1
    1c38:	70 40       	sbci	r23, 0x00	; 0
    1c3a:	01 10       	cpse	r0, r1
    1c3c:	d8 f7       	brcc	.-10     	; 0x1c34 <strnlen_P+0x2>
    1c3e:	80 95       	com	r24
    1c40:	90 95       	com	r25
    1c42:	8e 0f       	add	r24, r30
    1c44:	9f 1f       	adc	r25, r31
    1c46:	08 95       	ret

00001c48 <memset>:
    1c48:	dc 01       	movw	r26, r24
    1c4a:	01 c0       	rjmp	.+2      	; 0x1c4e <memset+0x6>
    1c4c:	6d 93       	st	X+, r22
    1c4e:	41 50       	subi	r20, 0x01	; 1
    1c50:	50 40       	sbci	r21, 0x00	; 0
    1c52:	e0 f7       	brcc	.-8      	; 0x1c4c <memset+0x4>
    1c54:	08 95       	ret

00001c56 <strnlen>:
    1c56:	fc 01       	movw	r30, r24
    1c58:	61 50       	subi	r22, 0x01	; 1
    1c5a:	70 40       	sbci	r23, 0x00	; 0
    1c5c:	01 90       	ld	r0, Z+
    1c5e:	01 10       	cpse	r0, r1
    1c60:	d8 f7       	brcc	.-10     	; 0x1c58 <strnlen+0x2>
    1c62:	80 95       	com	r24
    1c64:	90 95       	com	r25
    1c66:	8e 0f       	add	r24, r30
    1c68:	9f 1f       	adc	r25, r31
    1c6a:	08 95       	ret

00001c6c <fputc>:
    1c6c:	0f 93       	push	r16
    1c6e:	1f 93       	push	r17
    1c70:	cf 93       	push	r28
    1c72:	df 93       	push	r29
    1c74:	18 2f       	mov	r17, r24
    1c76:	09 2f       	mov	r16, r25
    1c78:	eb 01       	movw	r28, r22
    1c7a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c7c:	81 fd       	sbrc	r24, 1
    1c7e:	03 c0       	rjmp	.+6      	; 0x1c86 <fputc+0x1a>
    1c80:	8f ef       	ldi	r24, 0xFF	; 255
    1c82:	9f ef       	ldi	r25, 0xFF	; 255
    1c84:	20 c0       	rjmp	.+64     	; 0x1cc6 <fputc+0x5a>
    1c86:	82 ff       	sbrs	r24, 2
    1c88:	10 c0       	rjmp	.+32     	; 0x1caa <fputc+0x3e>
    1c8a:	4e 81       	ldd	r20, Y+6	; 0x06
    1c8c:	5f 81       	ldd	r21, Y+7	; 0x07
    1c8e:	2c 81       	ldd	r18, Y+4	; 0x04
    1c90:	3d 81       	ldd	r19, Y+5	; 0x05
    1c92:	42 17       	cp	r20, r18
    1c94:	53 07       	cpc	r21, r19
    1c96:	7c f4       	brge	.+30     	; 0x1cb6 <fputc+0x4a>
    1c98:	e8 81       	ld	r30, Y
    1c9a:	f9 81       	ldd	r31, Y+1	; 0x01
    1c9c:	9f 01       	movw	r18, r30
    1c9e:	2f 5f       	subi	r18, 0xFF	; 255
    1ca0:	3f 4f       	sbci	r19, 0xFF	; 255
    1ca2:	39 83       	std	Y+1, r19	; 0x01
    1ca4:	28 83       	st	Y, r18
    1ca6:	10 83       	st	Z, r17
    1ca8:	06 c0       	rjmp	.+12     	; 0x1cb6 <fputc+0x4a>
    1caa:	e8 85       	ldd	r30, Y+8	; 0x08
    1cac:	f9 85       	ldd	r31, Y+9	; 0x09
    1cae:	81 2f       	mov	r24, r17
    1cb0:	19 95       	eicall
    1cb2:	89 2b       	or	r24, r25
    1cb4:	29 f7       	brne	.-54     	; 0x1c80 <fputc+0x14>
    1cb6:	2e 81       	ldd	r18, Y+6	; 0x06
    1cb8:	3f 81       	ldd	r19, Y+7	; 0x07
    1cba:	2f 5f       	subi	r18, 0xFF	; 255
    1cbc:	3f 4f       	sbci	r19, 0xFF	; 255
    1cbe:	3f 83       	std	Y+7, r19	; 0x07
    1cc0:	2e 83       	std	Y+6, r18	; 0x06
    1cc2:	81 2f       	mov	r24, r17
    1cc4:	90 2f       	mov	r25, r16
    1cc6:	df 91       	pop	r29
    1cc8:	cf 91       	pop	r28
    1cca:	1f 91       	pop	r17
    1ccc:	0f 91       	pop	r16
    1cce:	08 95       	ret

00001cd0 <__ultoa_invert>:
    1cd0:	fa 01       	movw	r30, r20
    1cd2:	aa 27       	eor	r26, r26
    1cd4:	28 30       	cpi	r18, 0x08	; 8
    1cd6:	51 f1       	breq	.+84     	; 0x1d2c <__ultoa_invert+0x5c>
    1cd8:	20 31       	cpi	r18, 0x10	; 16
    1cda:	81 f1       	breq	.+96     	; 0x1d3c <__ultoa_invert+0x6c>
    1cdc:	e8 94       	clt
    1cde:	6f 93       	push	r22
    1ce0:	6e 7f       	andi	r22, 0xFE	; 254
    1ce2:	6e 5f       	subi	r22, 0xFE	; 254
    1ce4:	7f 4f       	sbci	r23, 0xFF	; 255
    1ce6:	8f 4f       	sbci	r24, 0xFF	; 255
    1ce8:	9f 4f       	sbci	r25, 0xFF	; 255
    1cea:	af 4f       	sbci	r26, 0xFF	; 255
    1cec:	b1 e0       	ldi	r27, 0x01	; 1
    1cee:	3e d0       	rcall	.+124    	; 0x1d6c <__ultoa_invert+0x9c>
    1cf0:	b4 e0       	ldi	r27, 0x04	; 4
    1cf2:	3c d0       	rcall	.+120    	; 0x1d6c <__ultoa_invert+0x9c>
    1cf4:	67 0f       	add	r22, r23
    1cf6:	78 1f       	adc	r23, r24
    1cf8:	89 1f       	adc	r24, r25
    1cfa:	9a 1f       	adc	r25, r26
    1cfc:	a1 1d       	adc	r26, r1
    1cfe:	68 0f       	add	r22, r24
    1d00:	79 1f       	adc	r23, r25
    1d02:	8a 1f       	adc	r24, r26
    1d04:	91 1d       	adc	r25, r1
    1d06:	a1 1d       	adc	r26, r1
    1d08:	6a 0f       	add	r22, r26
    1d0a:	71 1d       	adc	r23, r1
    1d0c:	81 1d       	adc	r24, r1
    1d0e:	91 1d       	adc	r25, r1
    1d10:	a1 1d       	adc	r26, r1
    1d12:	20 d0       	rcall	.+64     	; 0x1d54 <__ultoa_invert+0x84>
    1d14:	09 f4       	brne	.+2      	; 0x1d18 <__ultoa_invert+0x48>
    1d16:	68 94       	set
    1d18:	3f 91       	pop	r19
    1d1a:	2a e0       	ldi	r18, 0x0A	; 10
    1d1c:	26 9f       	mul	r18, r22
    1d1e:	11 24       	eor	r1, r1
    1d20:	30 19       	sub	r19, r0
    1d22:	30 5d       	subi	r19, 0xD0	; 208
    1d24:	31 93       	st	Z+, r19
    1d26:	de f6       	brtc	.-74     	; 0x1cde <__ultoa_invert+0xe>
    1d28:	cf 01       	movw	r24, r30
    1d2a:	08 95       	ret
    1d2c:	46 2f       	mov	r20, r22
    1d2e:	47 70       	andi	r20, 0x07	; 7
    1d30:	40 5d       	subi	r20, 0xD0	; 208
    1d32:	41 93       	st	Z+, r20
    1d34:	b3 e0       	ldi	r27, 0x03	; 3
    1d36:	0f d0       	rcall	.+30     	; 0x1d56 <__ultoa_invert+0x86>
    1d38:	c9 f7       	brne	.-14     	; 0x1d2c <__ultoa_invert+0x5c>
    1d3a:	f6 cf       	rjmp	.-20     	; 0x1d28 <__ultoa_invert+0x58>
    1d3c:	46 2f       	mov	r20, r22
    1d3e:	4f 70       	andi	r20, 0x0F	; 15
    1d40:	40 5d       	subi	r20, 0xD0	; 208
    1d42:	4a 33       	cpi	r20, 0x3A	; 58
    1d44:	18 f0       	brcs	.+6      	; 0x1d4c <__ultoa_invert+0x7c>
    1d46:	49 5d       	subi	r20, 0xD9	; 217
    1d48:	31 fd       	sbrc	r19, 1
    1d4a:	40 52       	subi	r20, 0x20	; 32
    1d4c:	41 93       	st	Z+, r20
    1d4e:	02 d0       	rcall	.+4      	; 0x1d54 <__ultoa_invert+0x84>
    1d50:	a9 f7       	brne	.-22     	; 0x1d3c <__ultoa_invert+0x6c>
    1d52:	ea cf       	rjmp	.-44     	; 0x1d28 <__ultoa_invert+0x58>
    1d54:	b4 e0       	ldi	r27, 0x04	; 4
    1d56:	a6 95       	lsr	r26
    1d58:	97 95       	ror	r25
    1d5a:	87 95       	ror	r24
    1d5c:	77 95       	ror	r23
    1d5e:	67 95       	ror	r22
    1d60:	ba 95       	dec	r27
    1d62:	c9 f7       	brne	.-14     	; 0x1d56 <__ultoa_invert+0x86>
    1d64:	00 97       	sbiw	r24, 0x00	; 0
    1d66:	61 05       	cpc	r22, r1
    1d68:	71 05       	cpc	r23, r1
    1d6a:	08 95       	ret
    1d6c:	9b 01       	movw	r18, r22
    1d6e:	ac 01       	movw	r20, r24
    1d70:	0a 2e       	mov	r0, r26
    1d72:	06 94       	lsr	r0
    1d74:	57 95       	ror	r21
    1d76:	47 95       	ror	r20
    1d78:	37 95       	ror	r19
    1d7a:	27 95       	ror	r18
    1d7c:	ba 95       	dec	r27
    1d7e:	c9 f7       	brne	.-14     	; 0x1d72 <__ultoa_invert+0xa2>
    1d80:	62 0f       	add	r22, r18
    1d82:	73 1f       	adc	r23, r19
    1d84:	84 1f       	adc	r24, r20
    1d86:	95 1f       	adc	r25, r21
    1d88:	a0 1d       	adc	r26, r0
    1d8a:	08 95       	ret

00001d8c <_exit>:
    1d8c:	f8 94       	cli

00001d8e <__stop_program>:
    1d8e:	ff cf       	rjmp	.-2      	; 0x1d8e <__stop_program>
