
Microcontrollers-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013048  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  080131d0  080131d0  000141d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080133d0  080133d0  00015340  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080133d0  080133d0  000143d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080133d8  080133d8  00015340  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080133d8  080133d8  000143d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080133dc  080133dc  000143dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000340  20000000  080133e0  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00015340  2**0
                  CONTENTS
 10 .bss          00000e2c  20000340  20000340  00015340  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000116c  2000116c  00015340  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00015340  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002606f  00000000  00000000  00015370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005645  00000000  00000000  0003b3df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ed0  00000000  00000000  00040a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000017bd  00000000  00000000  000428f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002710f  00000000  00000000  000440b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00028e9d  00000000  00000000  0006b1c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dbf84  00000000  00000000  00094061  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016ffe5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008970  00000000  00000000  00170028  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000079  00000000  00000000  00178998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000340 	.word	0x20000340
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080131b8 	.word	0x080131b8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000344 	.word	0x20000344
 80001c4:	080131b8 	.word	0x080131b8

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	@ 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__gedf2>:
 8000794:	f04f 3cff 	mov.w	ip, #4294967295
 8000798:	e006      	b.n	80007a8 <__cmpdf2+0x4>
 800079a:	bf00      	nop

0800079c <__ledf2>:
 800079c:	f04f 0c01 	mov.w	ip, #1
 80007a0:	e002      	b.n	80007a8 <__cmpdf2+0x4>
 80007a2:	bf00      	nop

080007a4 <__cmpdf2>:
 80007a4:	f04f 0c01 	mov.w	ip, #1
 80007a8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80007b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80007be:	d01b      	beq.n	80007f8 <__cmpdf2+0x54>
 80007c0:	b001      	add	sp, #4
 80007c2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80007c6:	bf0c      	ite	eq
 80007c8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80007cc:	ea91 0f03 	teqne	r1, r3
 80007d0:	bf02      	ittt	eq
 80007d2:	ea90 0f02 	teqeq	r0, r2
 80007d6:	2000      	moveq	r0, #0
 80007d8:	4770      	bxeq	lr
 80007da:	f110 0f00 	cmn.w	r0, #0
 80007de:	ea91 0f03 	teq	r1, r3
 80007e2:	bf58      	it	pl
 80007e4:	4299      	cmppl	r1, r3
 80007e6:	bf08      	it	eq
 80007e8:	4290      	cmpeq	r0, r2
 80007ea:	bf2c      	ite	cs
 80007ec:	17d8      	asrcs	r0, r3, #31
 80007ee:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80007f2:	f040 0001 	orr.w	r0, r0, #1
 80007f6:	4770      	bx	lr
 80007f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000800:	d102      	bne.n	8000808 <__cmpdf2+0x64>
 8000802:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000806:	d107      	bne.n	8000818 <__cmpdf2+0x74>
 8000808:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800080c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000810:	d1d6      	bne.n	80007c0 <__cmpdf2+0x1c>
 8000812:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000816:	d0d3      	beq.n	80007c0 <__cmpdf2+0x1c>
 8000818:	f85d 0b04 	ldr.w	r0, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop

08000820 <__aeabi_cdrcmple>:
 8000820:	4684      	mov	ip, r0
 8000822:	4610      	mov	r0, r2
 8000824:	4662      	mov	r2, ip
 8000826:	468c      	mov	ip, r1
 8000828:	4619      	mov	r1, r3
 800082a:	4663      	mov	r3, ip
 800082c:	e000      	b.n	8000830 <__aeabi_cdcmpeq>
 800082e:	bf00      	nop

08000830 <__aeabi_cdcmpeq>:
 8000830:	b501      	push	{r0, lr}
 8000832:	f7ff ffb7 	bl	80007a4 <__cmpdf2>
 8000836:	2800      	cmp	r0, #0
 8000838:	bf48      	it	mi
 800083a:	f110 0f00 	cmnmi.w	r0, #0
 800083e:	bd01      	pop	{r0, pc}

08000840 <__aeabi_dcmpeq>:
 8000840:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000844:	f7ff fff4 	bl	8000830 <__aeabi_cdcmpeq>
 8000848:	bf0c      	ite	eq
 800084a:	2001      	moveq	r0, #1
 800084c:	2000      	movne	r0, #0
 800084e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000852:	bf00      	nop

08000854 <__aeabi_dcmplt>:
 8000854:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000858:	f7ff ffea 	bl	8000830 <__aeabi_cdcmpeq>
 800085c:	bf34      	ite	cc
 800085e:	2001      	movcc	r0, #1
 8000860:	2000      	movcs	r0, #0
 8000862:	f85d fb08 	ldr.w	pc, [sp], #8
 8000866:	bf00      	nop

08000868 <__aeabi_dcmple>:
 8000868:	f84d ed08 	str.w	lr, [sp, #-8]!
 800086c:	f7ff ffe0 	bl	8000830 <__aeabi_cdcmpeq>
 8000870:	bf94      	ite	ls
 8000872:	2001      	movls	r0, #1
 8000874:	2000      	movhi	r0, #0
 8000876:	f85d fb08 	ldr.w	pc, [sp], #8
 800087a:	bf00      	nop

0800087c <__aeabi_dcmpge>:
 800087c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000880:	f7ff ffce 	bl	8000820 <__aeabi_cdrcmple>
 8000884:	bf94      	ite	ls
 8000886:	2001      	movls	r0, #1
 8000888:	2000      	movhi	r0, #0
 800088a:	f85d fb08 	ldr.w	pc, [sp], #8
 800088e:	bf00      	nop

08000890 <__aeabi_dcmpgt>:
 8000890:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000894:	f7ff ffc4 	bl	8000820 <__aeabi_cdrcmple>
 8000898:	bf34      	ite	cc
 800089a:	2001      	movcc	r0, #1
 800089c:	2000      	movcs	r0, #0
 800089e:	f85d fb08 	ldr.w	pc, [sp], #8
 80008a2:	bf00      	nop

080008a4 <__aeabi_d2iz>:
 80008a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008a8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008ac:	d215      	bcs.n	80008da <__aeabi_d2iz+0x36>
 80008ae:	d511      	bpl.n	80008d4 <__aeabi_d2iz+0x30>
 80008b0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008b8:	d912      	bls.n	80008e0 <__aeabi_d2iz+0x3c>
 80008ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008c6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80008ca:	fa23 f002 	lsr.w	r0, r3, r2
 80008ce:	bf18      	it	ne
 80008d0:	4240      	negne	r0, r0
 80008d2:	4770      	bx	lr
 80008d4:	f04f 0000 	mov.w	r0, #0
 80008d8:	4770      	bx	lr
 80008da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008de:	d105      	bne.n	80008ec <__aeabi_d2iz+0x48>
 80008e0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80008e4:	bf08      	it	eq
 80008e6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80008ea:	4770      	bx	lr
 80008ec:	f04f 0000 	mov.w	r0, #0
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop

080008f4 <__aeabi_uldivmod>:
 80008f4:	b953      	cbnz	r3, 800090c <__aeabi_uldivmod+0x18>
 80008f6:	b94a      	cbnz	r2, 800090c <__aeabi_uldivmod+0x18>
 80008f8:	2900      	cmp	r1, #0
 80008fa:	bf08      	it	eq
 80008fc:	2800      	cmpeq	r0, #0
 80008fe:	bf1c      	itt	ne
 8000900:	f04f 31ff 	movne.w	r1, #4294967295
 8000904:	f04f 30ff 	movne.w	r0, #4294967295
 8000908:	f000 b988 	b.w	8000c1c <__aeabi_idiv0>
 800090c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000910:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000914:	f000 f806 	bl	8000924 <__udivmoddi4>
 8000918:	f8dd e004 	ldr.w	lr, [sp, #4]
 800091c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000920:	b004      	add	sp, #16
 8000922:	4770      	bx	lr

08000924 <__udivmoddi4>:
 8000924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000928:	9d08      	ldr	r5, [sp, #32]
 800092a:	468e      	mov	lr, r1
 800092c:	4604      	mov	r4, r0
 800092e:	4688      	mov	r8, r1
 8000930:	2b00      	cmp	r3, #0
 8000932:	d14a      	bne.n	80009ca <__udivmoddi4+0xa6>
 8000934:	428a      	cmp	r2, r1
 8000936:	4617      	mov	r7, r2
 8000938:	d962      	bls.n	8000a00 <__udivmoddi4+0xdc>
 800093a:	fab2 f682 	clz	r6, r2
 800093e:	b14e      	cbz	r6, 8000954 <__udivmoddi4+0x30>
 8000940:	f1c6 0320 	rsb	r3, r6, #32
 8000944:	fa01 f806 	lsl.w	r8, r1, r6
 8000948:	fa20 f303 	lsr.w	r3, r0, r3
 800094c:	40b7      	lsls	r7, r6
 800094e:	ea43 0808 	orr.w	r8, r3, r8
 8000952:	40b4      	lsls	r4, r6
 8000954:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000958:	fa1f fc87 	uxth.w	ip, r7
 800095c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000960:	0c23      	lsrs	r3, r4, #16
 8000962:	fb0e 8811 	mls	r8, lr, r1, r8
 8000966:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800096a:	fb01 f20c 	mul.w	r2, r1, ip
 800096e:	429a      	cmp	r2, r3
 8000970:	d909      	bls.n	8000986 <__udivmoddi4+0x62>
 8000972:	18fb      	adds	r3, r7, r3
 8000974:	f101 30ff 	add.w	r0, r1, #4294967295
 8000978:	f080 80ea 	bcs.w	8000b50 <__udivmoddi4+0x22c>
 800097c:	429a      	cmp	r2, r3
 800097e:	f240 80e7 	bls.w	8000b50 <__udivmoddi4+0x22c>
 8000982:	3902      	subs	r1, #2
 8000984:	443b      	add	r3, r7
 8000986:	1a9a      	subs	r2, r3, r2
 8000988:	b2a3      	uxth	r3, r4
 800098a:	fbb2 f0fe 	udiv	r0, r2, lr
 800098e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000992:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000996:	fb00 fc0c 	mul.w	ip, r0, ip
 800099a:	459c      	cmp	ip, r3
 800099c:	d909      	bls.n	80009b2 <__udivmoddi4+0x8e>
 800099e:	18fb      	adds	r3, r7, r3
 80009a0:	f100 32ff 	add.w	r2, r0, #4294967295
 80009a4:	f080 80d6 	bcs.w	8000b54 <__udivmoddi4+0x230>
 80009a8:	459c      	cmp	ip, r3
 80009aa:	f240 80d3 	bls.w	8000b54 <__udivmoddi4+0x230>
 80009ae:	443b      	add	r3, r7
 80009b0:	3802      	subs	r0, #2
 80009b2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80009b6:	eba3 030c 	sub.w	r3, r3, ip
 80009ba:	2100      	movs	r1, #0
 80009bc:	b11d      	cbz	r5, 80009c6 <__udivmoddi4+0xa2>
 80009be:	40f3      	lsrs	r3, r6
 80009c0:	2200      	movs	r2, #0
 80009c2:	e9c5 3200 	strd	r3, r2, [r5]
 80009c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009ca:	428b      	cmp	r3, r1
 80009cc:	d905      	bls.n	80009da <__udivmoddi4+0xb6>
 80009ce:	b10d      	cbz	r5, 80009d4 <__udivmoddi4+0xb0>
 80009d0:	e9c5 0100 	strd	r0, r1, [r5]
 80009d4:	2100      	movs	r1, #0
 80009d6:	4608      	mov	r0, r1
 80009d8:	e7f5      	b.n	80009c6 <__udivmoddi4+0xa2>
 80009da:	fab3 f183 	clz	r1, r3
 80009de:	2900      	cmp	r1, #0
 80009e0:	d146      	bne.n	8000a70 <__udivmoddi4+0x14c>
 80009e2:	4573      	cmp	r3, lr
 80009e4:	d302      	bcc.n	80009ec <__udivmoddi4+0xc8>
 80009e6:	4282      	cmp	r2, r0
 80009e8:	f200 8105 	bhi.w	8000bf6 <__udivmoddi4+0x2d2>
 80009ec:	1a84      	subs	r4, r0, r2
 80009ee:	eb6e 0203 	sbc.w	r2, lr, r3
 80009f2:	2001      	movs	r0, #1
 80009f4:	4690      	mov	r8, r2
 80009f6:	2d00      	cmp	r5, #0
 80009f8:	d0e5      	beq.n	80009c6 <__udivmoddi4+0xa2>
 80009fa:	e9c5 4800 	strd	r4, r8, [r5]
 80009fe:	e7e2      	b.n	80009c6 <__udivmoddi4+0xa2>
 8000a00:	2a00      	cmp	r2, #0
 8000a02:	f000 8090 	beq.w	8000b26 <__udivmoddi4+0x202>
 8000a06:	fab2 f682 	clz	r6, r2
 8000a0a:	2e00      	cmp	r6, #0
 8000a0c:	f040 80a4 	bne.w	8000b58 <__udivmoddi4+0x234>
 8000a10:	1a8a      	subs	r2, r1, r2
 8000a12:	0c03      	lsrs	r3, r0, #16
 8000a14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a18:	b280      	uxth	r0, r0
 8000a1a:	b2bc      	uxth	r4, r7
 8000a1c:	2101      	movs	r1, #1
 8000a1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d907      	bls.n	8000a42 <__udivmoddi4+0x11e>
 8000a32:	18fb      	adds	r3, r7, r3
 8000a34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a38:	d202      	bcs.n	8000a40 <__udivmoddi4+0x11c>
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	f200 80e0 	bhi.w	8000c00 <__udivmoddi4+0x2dc>
 8000a40:	46c4      	mov	ip, r8
 8000a42:	1a9b      	subs	r3, r3, r2
 8000a44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a50:	fb02 f404 	mul.w	r4, r2, r4
 8000a54:	429c      	cmp	r4, r3
 8000a56:	d907      	bls.n	8000a68 <__udivmoddi4+0x144>
 8000a58:	18fb      	adds	r3, r7, r3
 8000a5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a5e:	d202      	bcs.n	8000a66 <__udivmoddi4+0x142>
 8000a60:	429c      	cmp	r4, r3
 8000a62:	f200 80ca 	bhi.w	8000bfa <__udivmoddi4+0x2d6>
 8000a66:	4602      	mov	r2, r0
 8000a68:	1b1b      	subs	r3, r3, r4
 8000a6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a6e:	e7a5      	b.n	80009bc <__udivmoddi4+0x98>
 8000a70:	f1c1 0620 	rsb	r6, r1, #32
 8000a74:	408b      	lsls	r3, r1
 8000a76:	fa22 f706 	lsr.w	r7, r2, r6
 8000a7a:	431f      	orrs	r7, r3
 8000a7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000a80:	fa20 f306 	lsr.w	r3, r0, r6
 8000a84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a8c:	4323      	orrs	r3, r4
 8000a8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000a92:	fa1f fc87 	uxth.w	ip, r7
 8000a96:	fbbe f0f9 	udiv	r0, lr, r9
 8000a9a:	0c1c      	lsrs	r4, r3, #16
 8000a9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000aa0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000aa4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000aa8:	45a6      	cmp	lr, r4
 8000aaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000aae:	d909      	bls.n	8000ac4 <__udivmoddi4+0x1a0>
 8000ab0:	193c      	adds	r4, r7, r4
 8000ab2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ab6:	f080 809c 	bcs.w	8000bf2 <__udivmoddi4+0x2ce>
 8000aba:	45a6      	cmp	lr, r4
 8000abc:	f240 8099 	bls.w	8000bf2 <__udivmoddi4+0x2ce>
 8000ac0:	3802      	subs	r0, #2
 8000ac2:	443c      	add	r4, r7
 8000ac4:	eba4 040e 	sub.w	r4, r4, lr
 8000ac8:	fa1f fe83 	uxth.w	lr, r3
 8000acc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ad0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ad4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ad8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000adc:	45a4      	cmp	ip, r4
 8000ade:	d908      	bls.n	8000af2 <__udivmoddi4+0x1ce>
 8000ae0:	193c      	adds	r4, r7, r4
 8000ae2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ae6:	f080 8082 	bcs.w	8000bee <__udivmoddi4+0x2ca>
 8000aea:	45a4      	cmp	ip, r4
 8000aec:	d97f      	bls.n	8000bee <__udivmoddi4+0x2ca>
 8000aee:	3b02      	subs	r3, #2
 8000af0:	443c      	add	r4, r7
 8000af2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000af6:	eba4 040c 	sub.w	r4, r4, ip
 8000afa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000afe:	4564      	cmp	r4, ip
 8000b00:	4673      	mov	r3, lr
 8000b02:	46e1      	mov	r9, ip
 8000b04:	d362      	bcc.n	8000bcc <__udivmoddi4+0x2a8>
 8000b06:	d05f      	beq.n	8000bc8 <__udivmoddi4+0x2a4>
 8000b08:	b15d      	cbz	r5, 8000b22 <__udivmoddi4+0x1fe>
 8000b0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000b0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000b12:	fa04 f606 	lsl.w	r6, r4, r6
 8000b16:	fa22 f301 	lsr.w	r3, r2, r1
 8000b1a:	431e      	orrs	r6, r3
 8000b1c:	40cc      	lsrs	r4, r1
 8000b1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000b22:	2100      	movs	r1, #0
 8000b24:	e74f      	b.n	80009c6 <__udivmoddi4+0xa2>
 8000b26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b2a:	0c01      	lsrs	r1, r0, #16
 8000b2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b30:	b280      	uxth	r0, r0
 8000b32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b36:	463b      	mov	r3, r7
 8000b38:	4638      	mov	r0, r7
 8000b3a:	463c      	mov	r4, r7
 8000b3c:	46b8      	mov	r8, r7
 8000b3e:	46be      	mov	lr, r7
 8000b40:	2620      	movs	r6, #32
 8000b42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b46:	eba2 0208 	sub.w	r2, r2, r8
 8000b4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b4e:	e766      	b.n	8000a1e <__udivmoddi4+0xfa>
 8000b50:	4601      	mov	r1, r0
 8000b52:	e718      	b.n	8000986 <__udivmoddi4+0x62>
 8000b54:	4610      	mov	r0, r2
 8000b56:	e72c      	b.n	80009b2 <__udivmoddi4+0x8e>
 8000b58:	f1c6 0220 	rsb	r2, r6, #32
 8000b5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000b60:	40b7      	lsls	r7, r6
 8000b62:	40b1      	lsls	r1, r6
 8000b64:	fa20 f202 	lsr.w	r2, r0, r2
 8000b68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b6c:	430a      	orrs	r2, r1
 8000b6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b72:	b2bc      	uxth	r4, r7
 8000b74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b78:	0c11      	lsrs	r1, r2, #16
 8000b7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b7e:	fb08 f904 	mul.w	r9, r8, r4
 8000b82:	40b0      	lsls	r0, r6
 8000b84:	4589      	cmp	r9, r1
 8000b86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b8a:	b280      	uxth	r0, r0
 8000b8c:	d93e      	bls.n	8000c0c <__udivmoddi4+0x2e8>
 8000b8e:	1879      	adds	r1, r7, r1
 8000b90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b94:	d201      	bcs.n	8000b9a <__udivmoddi4+0x276>
 8000b96:	4589      	cmp	r9, r1
 8000b98:	d81f      	bhi.n	8000bda <__udivmoddi4+0x2b6>
 8000b9a:	eba1 0109 	sub.w	r1, r1, r9
 8000b9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ba2:	fb09 f804 	mul.w	r8, r9, r4
 8000ba6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000baa:	b292      	uxth	r2, r2
 8000bac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000bb0:	4542      	cmp	r2, r8
 8000bb2:	d229      	bcs.n	8000c08 <__udivmoddi4+0x2e4>
 8000bb4:	18ba      	adds	r2, r7, r2
 8000bb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000bba:	d2c4      	bcs.n	8000b46 <__udivmoddi4+0x222>
 8000bbc:	4542      	cmp	r2, r8
 8000bbe:	d2c2      	bcs.n	8000b46 <__udivmoddi4+0x222>
 8000bc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000bc4:	443a      	add	r2, r7
 8000bc6:	e7be      	b.n	8000b46 <__udivmoddi4+0x222>
 8000bc8:	45f0      	cmp	r8, lr
 8000bca:	d29d      	bcs.n	8000b08 <__udivmoddi4+0x1e4>
 8000bcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000bd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bd4:	3801      	subs	r0, #1
 8000bd6:	46e1      	mov	r9, ip
 8000bd8:	e796      	b.n	8000b08 <__udivmoddi4+0x1e4>
 8000bda:	eba7 0909 	sub.w	r9, r7, r9
 8000bde:	4449      	add	r1, r9
 8000be0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000be4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000be8:	fb09 f804 	mul.w	r8, r9, r4
 8000bec:	e7db      	b.n	8000ba6 <__udivmoddi4+0x282>
 8000bee:	4673      	mov	r3, lr
 8000bf0:	e77f      	b.n	8000af2 <__udivmoddi4+0x1ce>
 8000bf2:	4650      	mov	r0, sl
 8000bf4:	e766      	b.n	8000ac4 <__udivmoddi4+0x1a0>
 8000bf6:	4608      	mov	r0, r1
 8000bf8:	e6fd      	b.n	80009f6 <__udivmoddi4+0xd2>
 8000bfa:	443b      	add	r3, r7
 8000bfc:	3a02      	subs	r2, #2
 8000bfe:	e733      	b.n	8000a68 <__udivmoddi4+0x144>
 8000c00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c04:	443b      	add	r3, r7
 8000c06:	e71c      	b.n	8000a42 <__udivmoddi4+0x11e>
 8000c08:	4649      	mov	r1, r9
 8000c0a:	e79c      	b.n	8000b46 <__udivmoddi4+0x222>
 8000c0c:	eba1 0109 	sub.w	r1, r1, r9
 8000c10:	46c4      	mov	ip, r8
 8000c12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c16:	fb09 f804 	mul.w	r8, r9, r4
 8000c1a:	e7c4      	b.n	8000ba6 <__udivmoddi4+0x282>

08000c1c <__aeabi_idiv0>:
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop

08000c20 <ILI9341_Init>:
static void DC_H(void);
static void LED_H(void);

// Initialization
void ILI9341_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
	ILI9341_Reset();
 8000c24:	f000 f97c 	bl	8000f20 <ILI9341_Reset>
	ILI9341_SoftReset();
 8000c28:	f000 f98c 	bl	8000f44 <ILI9341_SoftReset>

	/* Power Control A */
	LCD_WR_REG(0xCB);
 8000c2c:	20cb      	movs	r0, #203	@ 0xcb
 8000c2e:	f000 f9a3 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8000c32:	2039      	movs	r0, #57	@ 0x39
 8000c34:	f000 f9ba 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8000c38:	202c      	movs	r0, #44	@ 0x2c
 8000c3a:	f000 f9b7 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000c3e:	2000      	movs	r0, #0
 8000c40:	f000 f9b4 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8000c44:	2034      	movs	r0, #52	@ 0x34
 8000c46:	f000 f9b1 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8000c4a:	2002      	movs	r0, #2
 8000c4c:	f000 f9ae 	bl	8000fac <LCD_WR_DATA>
	/* Power Control B */
	LCD_WR_REG(0xCF);
 8000c50:	20cf      	movs	r0, #207	@ 0xcf
 8000c52:	f000 f991 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000c56:	2000      	movs	r0, #0
 8000c58:	f000 f9a8 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8000c5c:	20c1      	movs	r0, #193	@ 0xc1
 8000c5e:	f000 f9a5 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x30);
 8000c62:	2030      	movs	r0, #48	@ 0x30
 8000c64:	f000 f9a2 	bl	8000fac <LCD_WR_DATA>
	/* Driver timing control A */
	LCD_WR_REG(0xE8);
 8000c68:	20e8      	movs	r0, #232	@ 0xe8
 8000c6a:	f000 f985 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8000c6e:	2085      	movs	r0, #133	@ 0x85
 8000c70:	f000 f99c 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000c74:	2000      	movs	r0, #0
 8000c76:	f000 f999 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x78);
 8000c7a:	2078      	movs	r0, #120	@ 0x78
 8000c7c:	f000 f996 	bl	8000fac <LCD_WR_DATA>
	/* Driver timing control B */
	LCD_WR_REG(0xEA);
 8000c80:	20ea      	movs	r0, #234	@ 0xea
 8000c82:	f000 f979 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000c86:	2000      	movs	r0, #0
 8000c88:	f000 f990 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000c8c:	2000      	movs	r0, #0
 8000c8e:	f000 f98d 	bl	8000fac <LCD_WR_DATA>
	/* Power on Sequence control */
	LCD_WR_REG(0xED);
 8000c92:	20ed      	movs	r0, #237	@ 0xed
 8000c94:	f000 f970 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8000c98:	2064      	movs	r0, #100	@ 0x64
 8000c9a:	f000 f987 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8000c9e:	2003      	movs	r0, #3
 8000ca0:	f000 f984 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x12);
 8000ca4:	2012      	movs	r0, #18
 8000ca6:	f000 f981 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x81);
 8000caa:	2081      	movs	r0, #129	@ 0x81
 8000cac:	f000 f97e 	bl	8000fac <LCD_WR_DATA>
	/* Pump ratio control */
	LCD_WR_REG(0xF7);
 8000cb0:	20f7      	movs	r0, #247	@ 0xf7
 8000cb2:	f000 f961 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8000cb6:	2020      	movs	r0, #32
 8000cb8:	f000 f978 	bl	8000fac <LCD_WR_DATA>
	/* Power Control 1 */
	LCD_WR_REG(0xC0);
 8000cbc:	20c0      	movs	r0, #192	@ 0xc0
 8000cbe:	f000 f95b 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x10);
 8000cc2:	2010      	movs	r0, #16
 8000cc4:	f000 f972 	bl	8000fac <LCD_WR_DATA>
	/* Power Control 2 */
	LCD_WR_REG(0xC1);
 8000cc8:	20c1      	movs	r0, #193	@ 0xc1
 8000cca:	f000 f955 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x10);
 8000cce:	2010      	movs	r0, #16
 8000cd0:	f000 f96c 	bl	8000fac <LCD_WR_DATA>
	/* VCOM Control 1 */
	LCD_WR_REG(0xC5);
 8000cd4:	20c5      	movs	r0, #197	@ 0xc5
 8000cd6:	f000 f94f 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x3E);
 8000cda:	203e      	movs	r0, #62	@ 0x3e
 8000cdc:	f000 f966 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8000ce0:	2028      	movs	r0, #40	@ 0x28
 8000ce2:	f000 f963 	bl	8000fac <LCD_WR_DATA>
	/* VCOM Control 2 */
	LCD_WR_REG(0xC7);
 8000ce6:	20c7      	movs	r0, #199	@ 0xc7
 8000ce8:	f000 f946 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x86);
 8000cec:	2086      	movs	r0, #134	@ 0x86
 8000cee:	f000 f95d 	bl	8000fac <LCD_WR_DATA>
	/* VCOM Control 2 */
	LCD_WR_REG(0x36);
 8000cf2:	2036      	movs	r0, #54	@ 0x36
 8000cf4:	f000 f940 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x48);
 8000cf8:	2048      	movs	r0, #72	@ 0x48
 8000cfa:	f000 f957 	bl	8000fac <LCD_WR_DATA>
	/* Pixel Format Set */
	LCD_WR_REG(0x3A);
 8000cfe:	203a      	movs	r0, #58	@ 0x3a
 8000d00:	f000 f93a 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x55);    //16bit
 8000d04:	2055      	movs	r0, #85	@ 0x55
 8000d06:	f000 f951 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8000d0a:	20b1      	movs	r0, #177	@ 0xb1
 8000d0c:	f000 f934 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000d10:	2000      	movs	r0, #0
 8000d12:	f000 f94b 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x18);
 8000d16:	2018      	movs	r0, #24
 8000d18:	f000 f948 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
	LCD_WR_DATA(0x00);
	LCD_WR_DATA(0x20); // Little Endian
#endif
	/* Display Function Control */
	LCD_WR_REG(0xB6);
 8000d1c:	20b6      	movs	r0, #182	@ 0xb6
 8000d1e:	f000 f92b 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x08);
 8000d22:	2008      	movs	r0, #8
 8000d24:	f000 f942 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x82);
 8000d28:	2082      	movs	r0, #130	@ 0x82
 8000d2a:	f000 f93f 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x27);
 8000d2e:	2027      	movs	r0, #39	@ 0x27
 8000d30:	f000 f93c 	bl	8000fac <LCD_WR_DATA>
	/* 3GAMMA FUNCTION DISABLE */
	LCD_WR_REG(0xF2);
 8000d34:	20f2      	movs	r0, #242	@ 0xf2
 8000d36:	f000 f91f 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000d3a:	2000      	movs	r0, #0
 8000d3c:	f000 f936 	bl	8000fac <LCD_WR_DATA>
	/* GAMMA CURVE SELECTED */
	LCD_WR_REG(0x26); //Gamma set
 8000d40:	2026      	movs	r0, #38	@ 0x26
 8000d42:	f000 f919 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x01); 	//Gamma Curve (G2.2)
 8000d46:	2001      	movs	r0, #1
 8000d48:	f000 f930 	bl	8000fac <LCD_WR_DATA>
	//Positive Gamma  Correction
	LCD_WR_REG(0xE0);
 8000d4c:	20e0      	movs	r0, #224	@ 0xe0
 8000d4e:	f000 f913 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8000d52:	200f      	movs	r0, #15
 8000d54:	f000 f92a 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x31);
 8000d58:	2031      	movs	r0, #49	@ 0x31
 8000d5a:	f000 f927 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8000d5e:	202b      	movs	r0, #43	@ 0x2b
 8000d60:	f000 f924 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x0C);
 8000d64:	200c      	movs	r0, #12
 8000d66:	f000 f921 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8000d6a:	200e      	movs	r0, #14
 8000d6c:	f000 f91e 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8000d70:	2008      	movs	r0, #8
 8000d72:	f000 f91b 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x4E);
 8000d76:	204e      	movs	r0, #78	@ 0x4e
 8000d78:	f000 f918 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0xF1);
 8000d7c:	20f1      	movs	r0, #241	@ 0xf1
 8000d7e:	f000 f915 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x37);
 8000d82:	2037      	movs	r0, #55	@ 0x37
 8000d84:	f000 f912 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8000d88:	2007      	movs	r0, #7
 8000d8a:	f000 f90f 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8000d8e:	2010      	movs	r0, #16
 8000d90:	f000 f90c 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8000d94:	2003      	movs	r0, #3
 8000d96:	f000 f909 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8000d9a:	200e      	movs	r0, #14
 8000d9c:	f000 f906 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x09);
 8000da0:	2009      	movs	r0, #9
 8000da2:	f000 f903 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000da6:	2000      	movs	r0, #0
 8000da8:	f000 f900 	bl	8000fac <LCD_WR_DATA>
	//Negative Gamma  Correction
	LCD_WR_REG(0xE1);
 8000dac:	20e1      	movs	r0, #225	@ 0xe1
 8000dae:	f000 f8e3 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000db2:	2000      	movs	r0, #0
 8000db4:	f000 f8fa 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8000db8:	200e      	movs	r0, #14
 8000dba:	f000 f8f7 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x14);
 8000dbe:	2014      	movs	r0, #20
 8000dc0:	f000 f8f4 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8000dc4:	2003      	movs	r0, #3
 8000dc6:	f000 f8f1 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8000dca:	2011      	movs	r0, #17
 8000dcc:	f000 f8ee 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8000dd0:	2007      	movs	r0, #7
 8000dd2:	f000 f8eb 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x31);
 8000dd6:	2031      	movs	r0, #49	@ 0x31
 8000dd8:	f000 f8e8 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8000ddc:	20c1      	movs	r0, #193	@ 0xc1
 8000dde:	f000 f8e5 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x48);
 8000de2:	2048      	movs	r0, #72	@ 0x48
 8000de4:	f000 f8e2 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8000de8:	2008      	movs	r0, #8
 8000dea:	f000 f8df 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8000dee:	200f      	movs	r0, #15
 8000df0:	f000 f8dc 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x0C);
 8000df4:	200c      	movs	r0, #12
 8000df6:	f000 f8d9 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x31);
 8000dfa:	2031      	movs	r0, #49	@ 0x31
 8000dfc:	f000 f8d6 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x36);
 8000e00:	2036      	movs	r0, #54	@ 0x36
 8000e02:	f000 f8d3 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8000e06:	200f      	movs	r0, #15
 8000e08:	f000 f8d0 	bl	8000fac <LCD_WR_DATA>
	//EXIT SLEEP
	LCD_WR_REG(0x11);
 8000e0c:	2011      	movs	r0, #17
 8000e0e:	f000 f8b3 	bl	8000f78 <LCD_WR_REG>

	HAL_Delay(120);
 8000e12:	2078      	movs	r0, #120	@ 0x78
 8000e14:	f001 fef4 	bl	8002c00 <HAL_Delay>

	//TURN ON DISPLAY
	LCD_WR_REG(0x29);
 8000e18:	2029      	movs	r0, #41	@ 0x29
 8000e1a:	f000 f8ad 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(0x2C);
 8000e1e:	202c      	movs	r0, #44	@ 0x2c
 8000e20:	f000 f8c4 	bl	8000fac <LCD_WR_DATA>

	LCD_direction(ROTATE_270);
 8000e24:	2003      	movs	r0, #3
 8000e26:	f000 f8db 	bl	8000fe0 <LCD_direction>

}
 8000e2a:	bf00      	nop
 8000e2c:	bd80      	pop	{r7, pc}

08000e2e <ILI9341_SetWindow>:

void ILI9341_SetWindow(uint16_t start_x, uint16_t start_y, uint16_t end_x, uint16_t end_y)
{
 8000e2e:	b590      	push	{r4, r7, lr}
 8000e30:	b083      	sub	sp, #12
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	4604      	mov	r4, r0
 8000e36:	4608      	mov	r0, r1
 8000e38:	4611      	mov	r1, r2
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	4623      	mov	r3, r4
 8000e3e:	80fb      	strh	r3, [r7, #6]
 8000e40:	4603      	mov	r3, r0
 8000e42:	80bb      	strh	r3, [r7, #4]
 8000e44:	460b      	mov	r3, r1
 8000e46:	807b      	strh	r3, [r7, #2]
 8000e48:	4613      	mov	r3, r2
 8000e4a:	803b      	strh	r3, [r7, #0]
	// Set Window
	LCD_WR_REG(0x2a);
 8000e4c:	202a      	movs	r0, #42	@ 0x2a
 8000e4e:	f000 f893 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(start_x >> 8);
 8000e52:	88fb      	ldrh	r3, [r7, #6]
 8000e54:	0a1b      	lsrs	r3, r3, #8
 8000e56:	b29b      	uxth	r3, r3
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f000 f8a6 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & start_x);
 8000e60:	88fb      	ldrh	r3, [r7, #6]
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	4618      	mov	r0, r3
 8000e66:	f000 f8a1 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(end_x >> 8);
 8000e6a:	887b      	ldrh	r3, [r7, #2]
 8000e6c:	0a1b      	lsrs	r3, r3, #8
 8000e6e:	b29b      	uxth	r3, r3
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	4618      	mov	r0, r3
 8000e74:	f000 f89a 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & end_x);
 8000e78:	887b      	ldrh	r3, [r7, #2]
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f000 f895 	bl	8000fac <LCD_WR_DATA>

	LCD_WR_REG(0x2b);
 8000e82:	202b      	movs	r0, #43	@ 0x2b
 8000e84:	f000 f878 	bl	8000f78 <LCD_WR_REG>
	LCD_WR_DATA(start_y >> 8);
 8000e88:	88bb      	ldrh	r3, [r7, #4]
 8000e8a:	0a1b      	lsrs	r3, r3, #8
 8000e8c:	b29b      	uxth	r3, r3
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	4618      	mov	r0, r3
 8000e92:	f000 f88b 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & start_y);
 8000e96:	88bb      	ldrh	r3, [r7, #4]
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f000 f886 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(end_y >> 8);
 8000ea0:	883b      	ldrh	r3, [r7, #0]
 8000ea2:	0a1b      	lsrs	r3, r3, #8
 8000ea4:	b29b      	uxth	r3, r3
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f000 f87f 	bl	8000fac <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & end_y);
 8000eae:	883b      	ldrh	r3, [r7, #0]
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f000 f87a 	bl	8000fac <LCD_WR_DATA>

}
 8000eb8:	bf00      	nop
 8000eba:	370c      	adds	r7, #12
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd90      	pop	{r4, r7, pc}

08000ec0 <ILI9341_WritePixel>:

void ILI9341_WritePixel(uint16_t x, uint16_t y, uint16_t color)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	80fb      	strh	r3, [r7, #6]
 8000eca:	460b      	mov	r3, r1
 8000ecc:	80bb      	strh	r3, [r7, #4]
 8000ece:	4613      	mov	r3, r2
 8000ed0:	807b      	strh	r3, [r7, #2]
	uint8_t data[2];
	data[0] = color >> 8;
 8000ed2:	887b      	ldrh	r3, [r7, #2]
 8000ed4:	0a1b      	lsrs	r3, r3, #8
 8000ed6:	b29b      	uxth	r3, r3
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	733b      	strb	r3, [r7, #12]
	data[1] = color;
 8000edc:	887b      	ldrh	r3, [r7, #2]
 8000ede:	b2db      	uxtb	r3, r3
 8000ee0:	737b      	strb	r3, [r7, #13]
	ILI9341_SetWindow(x, y, x, y);
 8000ee2:	88bb      	ldrh	r3, [r7, #4]
 8000ee4:	88fa      	ldrh	r2, [r7, #6]
 8000ee6:	88b9      	ldrh	r1, [r7, #4]
 8000ee8:	88f8      	ldrh	r0, [r7, #6]
 8000eea:	f7ff ffa0 	bl	8000e2e <ILI9341_SetWindow>
	// Enable to access GRAM
	LCD_WR_REG(0x2c);
 8000eee:	202c      	movs	r0, #44	@ 0x2c
 8000ef0:	f000 f842 	bl	8000f78 <LCD_WR_REG>
	DC_H();
 8000ef4:	f000 f8d8 	bl	80010a8 <DC_H>
	if (HAL_SPI_Transmit(&hspi2, data, 2, 1000) != HAL_OK) {
 8000ef8:	f107 010c 	add.w	r1, r7, #12
 8000efc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f00:	2202      	movs	r2, #2
 8000f02:	4806      	ldr	r0, [pc, #24]	@ (8000f1c <ILI9341_WritePixel+0x5c>)
 8000f04:	f007 f86d 	bl	8007fe2 <HAL_SPI_Transmit>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <ILI9341_WritePixel+0x52>
		Error_Handler();
 8000f0e:	f000 fc5f 	bl	80017d0 <Error_Handler>
	}
}
 8000f12:	bf00      	nop
 8000f14:	3710      	adds	r7, #16
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	20000450 	.word	0x20000450

08000f20 <ILI9341_Reset>:
	__HAL_SPI_ENABLE(&hspi2);
#endif
}

void ILI9341_Reset(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
	RESET_L();
 8000f24:	f000 f890 	bl	8001048 <RESET_L>
	HAL_Delay(100);
 8000f28:	2064      	movs	r0, #100	@ 0x64
 8000f2a:	f001 fe69 	bl	8002c00 <HAL_Delay>
	RESET_H();
 8000f2e:	f000 f897 	bl	8001060 <RESET_H>
	HAL_Delay(100);
 8000f32:	2064      	movs	r0, #100	@ 0x64
 8000f34:	f001 fe64 	bl	8002c00 <HAL_Delay>
	CS_L();
 8000f38:	f000 f89e 	bl	8001078 <CS_L>
	LED_H();
 8000f3c:	f000 f8c0 	bl	80010c0 <LED_H>
}
 8000f40:	bf00      	nop
 8000f42:	bd80      	pop	{r7, pc}

08000f44 <ILI9341_SoftReset>:

void ILI9341_SoftReset(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
	uint8_t cmd;
	cmd = 0x01; //Software reset
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	71fb      	strb	r3, [r7, #7]
	DC_L();
 8000f4e:	f000 f89f 	bl	8001090 <DC_L>
	if (HAL_SPI_Transmit(&hspi2, &cmd, 1, 1000) != HAL_OK) {
 8000f52:	1df9      	adds	r1, r7, #7
 8000f54:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f58:	2201      	movs	r2, #1
 8000f5a:	4806      	ldr	r0, [pc, #24]	@ (8000f74 <ILI9341_SoftReset+0x30>)
 8000f5c:	f007 f841 	bl	8007fe2 <HAL_SPI_Transmit>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <ILI9341_SoftReset+0x26>
		Error_Handler();
 8000f66:	f000 fc33 	bl	80017d0 <Error_Handler>
	}
}
 8000f6a:	bf00      	nop
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000450 	.word	0x20000450

08000f78 <LCD_WR_REG>:


void LCD_WR_REG(uint8_t data)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	71fb      	strb	r3, [r7, #7]
	DC_L();
 8000f82:	f000 f885 	bl	8001090 <DC_L>
	if (HAL_SPI_Transmit(&hspi2, &data, 1, 1000) != HAL_OK) {
 8000f86:	1df9      	adds	r1, r7, #7
 8000f88:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	4806      	ldr	r0, [pc, #24]	@ (8000fa8 <LCD_WR_REG+0x30>)
 8000f90:	f007 f827 	bl	8007fe2 <HAL_SPI_Transmit>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <LCD_WR_REG+0x26>
		Error_Handler();
 8000f9a:	f000 fc19 	bl	80017d0 <Error_Handler>
	}
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	20000450 	.word	0x20000450

08000fac <LCD_WR_DATA>:

static void LCD_WR_DATA(uint8_t data)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71fb      	strb	r3, [r7, #7]
	DC_H();
 8000fb6:	f000 f877 	bl	80010a8 <DC_H>
	if (HAL_SPI_Transmit(&hspi2, &data, 1, 1000) != HAL_OK) {
 8000fba:	1df9      	adds	r1, r7, #7
 8000fbc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	4806      	ldr	r0, [pc, #24]	@ (8000fdc <LCD_WR_DATA+0x30>)
 8000fc4:	f007 f80d 	bl	8007fe2 <HAL_SPI_Transmit>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <LCD_WR_DATA+0x26>
		Error_Handler();
 8000fce:	f000 fbff 	bl	80017d0 <Error_Handler>
	}
}
 8000fd2:	bf00      	nop
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	20000450 	.word	0x20000450

08000fe0 <LCD_direction>:
    }
}


static void LCD_direction(LCD_Horizontal_t direction)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	71fb      	strb	r3, [r7, #7]
	switch (direction) {
 8000fea:	79fb      	ldrb	r3, [r7, #7]
 8000fec:	2b03      	cmp	r3, #3
 8000fee:	d827      	bhi.n	8001040 <LCD_direction+0x60>
 8000ff0:	a201      	add	r2, pc, #4	@ (adr r2, 8000ff8 <LCD_direction+0x18>)
 8000ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ff6:	bf00      	nop
 8000ff8:	08001009 	.word	0x08001009
 8000ffc:	08001017 	.word	0x08001017
 8001000:	08001025 	.word	0x08001025
 8001004:	08001033 	.word	0x08001033
	case ROTATE_0:
		LCD_WR_REG(0x36);
 8001008:	2036      	movs	r0, #54	@ 0x36
 800100a:	f7ff ffb5 	bl	8000f78 <LCD_WR_REG>
		LCD_WR_DATA(0x48);
 800100e:	2048      	movs	r0, #72	@ 0x48
 8001010:	f7ff ffcc 	bl	8000fac <LCD_WR_DATA>
		break;
 8001014:	e014      	b.n	8001040 <LCD_direction+0x60>
	case ROTATE_90:
		LCD_WR_REG(0x36);
 8001016:	2036      	movs	r0, #54	@ 0x36
 8001018:	f7ff ffae 	bl	8000f78 <LCD_WR_REG>
		LCD_WR_DATA(0x28);
 800101c:	2028      	movs	r0, #40	@ 0x28
 800101e:	f7ff ffc5 	bl	8000fac <LCD_WR_DATA>
		break;
 8001022:	e00d      	b.n	8001040 <LCD_direction+0x60>
	case ROTATE_180:
		LCD_WR_REG(0x36);
 8001024:	2036      	movs	r0, #54	@ 0x36
 8001026:	f7ff ffa7 	bl	8000f78 <LCD_WR_REG>
		LCD_WR_DATA(0x88);
 800102a:	2088      	movs	r0, #136	@ 0x88
 800102c:	f7ff ffbe 	bl	8000fac <LCD_WR_DATA>
		break;
 8001030:	e006      	b.n	8001040 <LCD_direction+0x60>
	case ROTATE_270:
		LCD_WR_REG(0x36);
 8001032:	2036      	movs	r0, #54	@ 0x36
 8001034:	f7ff ffa0 	bl	8000f78 <LCD_WR_REG>
		LCD_WR_DATA(0xE8);
 8001038:	20e8      	movs	r0, #232	@ 0xe8
 800103a:	f7ff ffb7 	bl	8000fac <LCD_WR_DATA>
		break;
 800103e:	bf00      	nop
	}
}
 8001040:	bf00      	nop
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}

08001048 <RESET_L>:

static void RESET_L(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_PANTALLA_GPIO_Port, RST_PANTALLA_Pin, GPIO_PIN_RESET);
 800104c:	2200      	movs	r2, #0
 800104e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001052:	4802      	ldr	r0, [pc, #8]	@ (800105c <RESET_L+0x14>)
 8001054:	f002 fbb2 	bl	80037bc <HAL_GPIO_WritePin>
}
 8001058:	bf00      	nop
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40020c00 	.word	0x40020c00

08001060 <RESET_H>:

static void RESET_H(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_PANTALLA_GPIO_Port, RST_PANTALLA_Pin, GPIO_PIN_SET);
 8001064:	2201      	movs	r2, #1
 8001066:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800106a:	4802      	ldr	r0, [pc, #8]	@ (8001074 <RESET_H+0x14>)
 800106c:	f002 fba6 	bl	80037bc <HAL_GPIO_WritePin>
}
 8001070:	bf00      	nop
 8001072:	bd80      	pop	{r7, pc}
 8001074:	40020c00 	.word	0x40020c00

08001078 <CS_L>:

static void CS_L(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PANTALLA_GPIO_Port, CS_PANTALLA_Pin, GPIO_PIN_RESET);
 800107c:	2200      	movs	r2, #0
 800107e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001082:	4802      	ldr	r0, [pc, #8]	@ (800108c <CS_L+0x14>)
 8001084:	f002 fb9a 	bl	80037bc <HAL_GPIO_WritePin>
}
 8001088:	bf00      	nop
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40020400 	.word	0x40020400

08001090 <DC_L>:

static void DC_L(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DC_PANTALLA_GPIO_Port, DC_PANTALLA_Pin, GPIO_PIN_RESET);
 8001094:	2200      	movs	r2, #0
 8001096:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800109a:	4802      	ldr	r0, [pc, #8]	@ (80010a4 <DC_L+0x14>)
 800109c:	f002 fb8e 	bl	80037bc <HAL_GPIO_WritePin>
}
 80010a0:	bf00      	nop
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40020c00 	.word	0x40020c00

080010a8 <DC_H>:

static void DC_H(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DC_PANTALLA_GPIO_Port, DC_PANTALLA_Pin, GPIO_PIN_SET);
 80010ac:	2201      	movs	r2, #1
 80010ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010b2:	4802      	ldr	r0, [pc, #8]	@ (80010bc <DC_H+0x14>)
 80010b4:	f002 fb82 	bl	80037bc <HAL_GPIO_WritePin>
}
 80010b8:	bf00      	nop
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	40020c00 	.word	0x40020c00

080010c0 <LED_H>:

static void LED_H(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
	...

080010d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010d6:	f001 fd21 	bl	8002b1c <HAL_Init>

  /* USER CODE BEGIN Init */
  //int angulo_Torreta_Horizontal = 1000;
  //uint8_t flag_modo_manual = 1; //funcionamiento de la torreta deetrminado por modo manual o automatico. HAY QUE ASIGNARLE SWICH
  uint8_t flag_siguiente_objetivo = 1; //se mantiene a uno para que busque objetivo
 80010da:	2301      	movs	r3, #1
 80010dc:	71fb      	strb	r3, [r7, #7]
  //uint8_t flag_disparo = 0;


  Posicion* Objetivo;
  uint16_t angulo_Laser_Horizontal = 1000;
 80010de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010e2:	80bb      	strh	r3, [r7, #4]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010e4:	f000 f85e 	bl	80011a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010e8:	f000 fa5c 	bl	80015a4 <MX_GPIO_Init>
  MX_DMA_Init();
 80010ec:	f000 fa3a 	bl	8001564 <MX_DMA_Init>
  MX_I2C1_Init();
 80010f0:	f000 f8c2 	bl	8001278 <MX_I2C1_Init>
  MX_I2S3_Init();
 80010f4:	f000 f8ee 	bl	80012d4 <MX_I2S3_Init>
  MX_SPI1_Init();
 80010f8:	f000 f91c 	bl	8001334 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80010fc:	f010 fb88 	bl	8011810 <MX_USB_HOST_Init>
  MX_SPI2_Init();
 8001100:	f000 f94e 	bl	80013a0 <MX_SPI2_Init>
  MX_TIM1_Init();
 8001104:	f000 f982 	bl	800140c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  pool_init();
 8001108:	f000 fea2 	bl	8001e50 <pool_init>
  mapa_init();
 800110c:	f000 fb84 	bl	8001818 <mapa_init>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001110:	2100      	movs	r1, #0
 8001112:	4821      	ldr	r0, [pc, #132]	@ (8001198 <main+0xc8>)
 8001114:	f007 fb4c 	bl	80087b0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001118:	2104      	movs	r1, #4
 800111a:	481f      	ldr	r0, [pc, #124]	@ (8001198 <main+0xc8>)
 800111c:	f007 fb48 	bl	80087b0 <HAL_TIM_PWM_Start>
  set_servo_radar(&htim1, GIRO_MIN);
 8001120:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001124:	481c      	ldr	r0, [pc, #112]	@ (8001198 <main+0xc8>)
 8001126:	f000 fdcf 	bl	8001cc8 <set_servo_radar>
  set_servo_laser(&htim1, GIRO_MIN);
 800112a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800112e:	481a      	ldr	r0, [pc, #104]	@ (8001198 <main+0xc8>)
 8001130:	f000 fdba 	bl	8001ca8 <set_servo_laser>

  LidarPreparacionFuncionamiento(&hi2c1);
 8001134:	4819      	ldr	r0, [pc, #100]	@ (800119c <main+0xcc>)
 8001136:	f001 f9ef 	bl	8002518 <LidarPreparacionFuncionamiento>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800113a:	f010 fb8f 	bl	801185c <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    movimiento_radar(&htim1, 5);							// mueve un step el motor
 800113e:	2105      	movs	r1, #5
 8001140:	4815      	ldr	r0, [pc, #84]	@ (8001198 <main+0xc8>)
 8001142:	f000 fdd1 	bl	8001ce8 <movimiento_radar>
    LidarMedir(&RangingData);								// mide la distancia tras haber movido el motor
 8001146:	4816      	ldr	r0, [pc, #88]	@ (80011a0 <main+0xd0>)
 8001148:	f001 f9d4 	bl	80024f4 <LidarMedir>
    detectar_Objetivo(&RangingData, radar_get_angulo());	// funcion general que utiliza todo el codigo de ainara para guardar o eliminar objetivos
 800114c:	f000 fe10 	bl	8001d70 <radar_get_angulo>
 8001150:	4603      	mov	r3, r0
 8001152:	4619      	mov	r1, r3
 8001154:	4812      	ldr	r0, [pc, #72]	@ (80011a0 <main+0xd0>)
 8001156:	f001 f8ad 	bl	80022b4 <detectar_Objetivo>
    //Inicio codigo movimiento horizontal motor torreta laser

    if (flag_siguiente_objetivo ){
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d015      	beq.n	800118c <main+0xbc>
    	Objetivo = get_Objetivo();
 8001160:	f000 feb4 	bl	8001ecc <get_Objetivo>
 8001164:	6038      	str	r0, [r7, #0]

    	    if (Objetivo != NULL) {
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d00f      	beq.n	800118c <main+0xbc>
    	        angulo_Laser_Horizontal = transforma_a_entero(Objetivo->angulo);
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001172:	eeb0 0a67 	vmov.f32	s0, s15
 8001176:	f000 fe29 	bl	8001dcc <transforma_a_entero>
 800117a:	4603      	mov	r3, r0
 800117c:	80bb      	strh	r3, [r7, #4]
    	        set_servo_laser(&htim1, angulo_Laser_Horizontal);
 800117e:	88bb      	ldrh	r3, [r7, #4]
 8001180:	4619      	mov	r1, r3
 8001182:	4805      	ldr	r0, [pc, #20]	@ (8001198 <main+0xc8>)
 8001184:	f000 fd90 	bl	8001ca8 <set_servo_laser>
    	        flag_siguiente_objetivo=0; //hay que hacer mecanismo para que se vuelva a activar, por boton o modo automatico
 8001188:	2300      	movs	r3, #0
 800118a:	71fb      	strb	r3, [r7, #7]
    	    }

    }
        //Fin codigo movimiento horizontal motor torreta laser

    mapa_dibuja(); //dibuja los objetivos
 800118c:	f000 fd6c 	bl	8001c68 <mapa_dibuja>

    HAL_Delay(2);
 8001190:	2002      	movs	r0, #2
 8001192:	f001 fd35 	bl	8002c00 <HAL_Delay>
    MX_USB_HOST_Process();
 8001196:	e7d0      	b.n	800113a <main+0x6a>
 8001198:	20000508 	.word	0x20000508
 800119c:	2000035c 	.word	0x2000035c
 80011a0:	20000550 	.word	0x20000550

080011a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b094      	sub	sp, #80	@ 0x50
 80011a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011aa:	f107 0320 	add.w	r3, r7, #32
 80011ae:	2230      	movs	r2, #48	@ 0x30
 80011b0:	2100      	movs	r1, #0
 80011b2:	4618      	mov	r0, r3
 80011b4:	f010 fee2 	bl	8011f7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011b8:	f107 030c 	add.w	r3, r7, #12
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
 80011c0:	605a      	str	r2, [r3, #4]
 80011c2:	609a      	str	r2, [r3, #8]
 80011c4:	60da      	str	r2, [r3, #12]
 80011c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011c8:	2300      	movs	r3, #0
 80011ca:	60bb      	str	r3, [r7, #8]
 80011cc:	4b28      	ldr	r3, [pc, #160]	@ (8001270 <SystemClock_Config+0xcc>)
 80011ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d0:	4a27      	ldr	r2, [pc, #156]	@ (8001270 <SystemClock_Config+0xcc>)
 80011d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80011d8:	4b25      	ldr	r3, [pc, #148]	@ (8001270 <SystemClock_Config+0xcc>)
 80011da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011e0:	60bb      	str	r3, [r7, #8]
 80011e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011e4:	2300      	movs	r3, #0
 80011e6:	607b      	str	r3, [r7, #4]
 80011e8:	4b22      	ldr	r3, [pc, #136]	@ (8001274 <SystemClock_Config+0xd0>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a21      	ldr	r2, [pc, #132]	@ (8001274 <SystemClock_Config+0xd0>)
 80011ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011f2:	6013      	str	r3, [r2, #0]
 80011f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001274 <SystemClock_Config+0xd0>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011fc:	607b      	str	r3, [r7, #4]
 80011fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001200:	2301      	movs	r3, #1
 8001202:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001204:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001208:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800120a:	2302      	movs	r3, #2
 800120c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800120e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001212:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001214:	2308      	movs	r3, #8
 8001216:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001218:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800121c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800121e:	2302      	movs	r3, #2
 8001220:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001222:	2307      	movs	r3, #7
 8001224:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001226:	f107 0320 	add.w	r3, r7, #32
 800122a:	4618      	mov	r0, r3
 800122c:	f006 f88a 	bl	8007344 <HAL_RCC_OscConfig>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001236:	f000 facb 	bl	80017d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800123a:	230f      	movs	r3, #15
 800123c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800123e:	2302      	movs	r3, #2
 8001240:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001242:	2300      	movs	r3, #0
 8001244:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001246:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800124a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800124c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001250:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001252:	f107 030c 	add.w	r3, r7, #12
 8001256:	2105      	movs	r1, #5
 8001258:	4618      	mov	r0, r3
 800125a:	f006 faeb 	bl	8007834 <HAL_RCC_ClockConfig>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001264:	f000 fab4 	bl	80017d0 <Error_Handler>
  }
}
 8001268:	bf00      	nop
 800126a:	3750      	adds	r7, #80	@ 0x50
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	40023800 	.word	0x40023800
 8001274:	40007000 	.word	0x40007000

08001278 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800127c:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <MX_I2C1_Init+0x50>)
 800127e:	4a13      	ldr	r2, [pc, #76]	@ (80012cc <MX_I2C1_Init+0x54>)
 8001280:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001282:	4b11      	ldr	r3, [pc, #68]	@ (80012c8 <MX_I2C1_Init+0x50>)
 8001284:	4a12      	ldr	r2, [pc, #72]	@ (80012d0 <MX_I2C1_Init+0x58>)
 8001286:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001288:	4b0f      	ldr	r3, [pc, #60]	@ (80012c8 <MX_I2C1_Init+0x50>)
 800128a:	2200      	movs	r2, #0
 800128c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800128e:	4b0e      	ldr	r3, [pc, #56]	@ (80012c8 <MX_I2C1_Init+0x50>)
 8001290:	2200      	movs	r2, #0
 8001292:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001294:	4b0c      	ldr	r3, [pc, #48]	@ (80012c8 <MX_I2C1_Init+0x50>)
 8001296:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800129a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800129c:	4b0a      	ldr	r3, [pc, #40]	@ (80012c8 <MX_I2C1_Init+0x50>)
 800129e:	2200      	movs	r2, #0
 80012a0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012a2:	4b09      	ldr	r3, [pc, #36]	@ (80012c8 <MX_I2C1_Init+0x50>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012a8:	4b07      	ldr	r3, [pc, #28]	@ (80012c8 <MX_I2C1_Init+0x50>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012ae:	4b06      	ldr	r3, [pc, #24]	@ (80012c8 <MX_I2C1_Init+0x50>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012b4:	4804      	ldr	r0, [pc, #16]	@ (80012c8 <MX_I2C1_Init+0x50>)
 80012b6:	f004 fbab 	bl	8005a10 <HAL_I2C_Init>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012c0:	f000 fa86 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012c4:	bf00      	nop
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	2000035c 	.word	0x2000035c
 80012cc:	40005400 	.word	0x40005400
 80012d0:	000186a0 	.word	0x000186a0

080012d4 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80012d8:	4b13      	ldr	r3, [pc, #76]	@ (8001328 <MX_I2S3_Init+0x54>)
 80012da:	4a14      	ldr	r2, [pc, #80]	@ (800132c <MX_I2S3_Init+0x58>)
 80012dc:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80012de:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <MX_I2S3_Init+0x54>)
 80012e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012e4:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80012e6:	4b10      	ldr	r3, [pc, #64]	@ (8001328 <MX_I2S3_Init+0x54>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80012ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001328 <MX_I2S3_Init+0x54>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80012f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001328 <MX_I2S3_Init+0x54>)
 80012f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012f8:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80012fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001328 <MX_I2S3_Init+0x54>)
 80012fc:	4a0c      	ldr	r2, [pc, #48]	@ (8001330 <MX_I2S3_Init+0x5c>)
 80012fe:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001300:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <MX_I2S3_Init+0x54>)
 8001302:	2200      	movs	r2, #0
 8001304:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001306:	4b08      	ldr	r3, [pc, #32]	@ (8001328 <MX_I2S3_Init+0x54>)
 8001308:	2200      	movs	r2, #0
 800130a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800130c:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <MX_I2S3_Init+0x54>)
 800130e:	2200      	movs	r2, #0
 8001310:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001312:	4805      	ldr	r0, [pc, #20]	@ (8001328 <MX_I2S3_Init+0x54>)
 8001314:	f005 fb76 	bl	8006a04 <HAL_I2S_Init>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800131e:	f000 fa57 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	200003b0 	.word	0x200003b0
 800132c:	40003c00 	.word	0x40003c00
 8001330:	00017700 	.word	0x00017700

08001334 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001338:	4b17      	ldr	r3, [pc, #92]	@ (8001398 <MX_SPI1_Init+0x64>)
 800133a:	4a18      	ldr	r2, [pc, #96]	@ (800139c <MX_SPI1_Init+0x68>)
 800133c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800133e:	4b16      	ldr	r3, [pc, #88]	@ (8001398 <MX_SPI1_Init+0x64>)
 8001340:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001344:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001346:	4b14      	ldr	r3, [pc, #80]	@ (8001398 <MX_SPI1_Init+0x64>)
 8001348:	2200      	movs	r2, #0
 800134a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800134c:	4b12      	ldr	r3, [pc, #72]	@ (8001398 <MX_SPI1_Init+0x64>)
 800134e:	2200      	movs	r2, #0
 8001350:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001352:	4b11      	ldr	r3, [pc, #68]	@ (8001398 <MX_SPI1_Init+0x64>)
 8001354:	2200      	movs	r2, #0
 8001356:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001358:	4b0f      	ldr	r3, [pc, #60]	@ (8001398 <MX_SPI1_Init+0x64>)
 800135a:	2200      	movs	r2, #0
 800135c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800135e:	4b0e      	ldr	r3, [pc, #56]	@ (8001398 <MX_SPI1_Init+0x64>)
 8001360:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001364:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001366:	4b0c      	ldr	r3, [pc, #48]	@ (8001398 <MX_SPI1_Init+0x64>)
 8001368:	2200      	movs	r2, #0
 800136a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800136c:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <MX_SPI1_Init+0x64>)
 800136e:	2200      	movs	r2, #0
 8001370:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001372:	4b09      	ldr	r3, [pc, #36]	@ (8001398 <MX_SPI1_Init+0x64>)
 8001374:	2200      	movs	r2, #0
 8001376:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001378:	4b07      	ldr	r3, [pc, #28]	@ (8001398 <MX_SPI1_Init+0x64>)
 800137a:	2200      	movs	r2, #0
 800137c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800137e:	4b06      	ldr	r3, [pc, #24]	@ (8001398 <MX_SPI1_Init+0x64>)
 8001380:	220a      	movs	r2, #10
 8001382:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001384:	4804      	ldr	r0, [pc, #16]	@ (8001398 <MX_SPI1_Init+0x64>)
 8001386:	f006 fda3 	bl	8007ed0 <HAL_SPI_Init>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001390:	f000 fa1e 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001394:	bf00      	nop
 8001396:	bd80      	pop	{r7, pc}
 8001398:	200003f8 	.word	0x200003f8
 800139c:	40013000 	.word	0x40013000

080013a0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80013a4:	4b17      	ldr	r3, [pc, #92]	@ (8001404 <MX_SPI2_Init+0x64>)
 80013a6:	4a18      	ldr	r2, [pc, #96]	@ (8001408 <MX_SPI2_Init+0x68>)
 80013a8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80013aa:	4b16      	ldr	r3, [pc, #88]	@ (8001404 <MX_SPI2_Init+0x64>)
 80013ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013b0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80013b2:	4b14      	ldr	r3, [pc, #80]	@ (8001404 <MX_SPI2_Init+0x64>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80013b8:	4b12      	ldr	r3, [pc, #72]	@ (8001404 <MX_SPI2_Init+0x64>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013be:	4b11      	ldr	r3, [pc, #68]	@ (8001404 <MX_SPI2_Init+0x64>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001404 <MX_SPI2_Init+0x64>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80013ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001404 <MX_SPI2_Init+0x64>)
 80013cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013d0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80013d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001404 <MX_SPI2_Init+0x64>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001404 <MX_SPI2_Init+0x64>)
 80013da:	2200      	movs	r2, #0
 80013dc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80013de:	4b09      	ldr	r3, [pc, #36]	@ (8001404 <MX_SPI2_Init+0x64>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013e4:	4b07      	ldr	r3, [pc, #28]	@ (8001404 <MX_SPI2_Init+0x64>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80013ea:	4b06      	ldr	r3, [pc, #24]	@ (8001404 <MX_SPI2_Init+0x64>)
 80013ec:	220a      	movs	r2, #10
 80013ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80013f0:	4804      	ldr	r0, [pc, #16]	@ (8001404 <MX_SPI2_Init+0x64>)
 80013f2:	f006 fd6d 	bl	8007ed0 <HAL_SPI_Init>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80013fc:	f000 f9e8 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001400:	bf00      	nop
 8001402:	bd80      	pop	{r7, pc}
 8001404:	20000450 	.word	0x20000450
 8001408:	40003800 	.word	0x40003800

0800140c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b096      	sub	sp, #88	@ 0x58
 8001410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001412:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	605a      	str	r2, [r3, #4]
 800141c:	609a      	str	r2, [r3, #8]
 800141e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001420:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800142a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
 8001432:	605a      	str	r2, [r3, #4]
 8001434:	609a      	str	r2, [r3, #8]
 8001436:	60da      	str	r2, [r3, #12]
 8001438:	611a      	str	r2, [r3, #16]
 800143a:	615a      	str	r2, [r3, #20]
 800143c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800143e:	1d3b      	adds	r3, r7, #4
 8001440:	2220      	movs	r2, #32
 8001442:	2100      	movs	r1, #0
 8001444:	4618      	mov	r0, r3
 8001446:	f010 fd99 	bl	8011f7c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800144a:	4b44      	ldr	r3, [pc, #272]	@ (800155c <MX_TIM1_Init+0x150>)
 800144c:	4a44      	ldr	r2, [pc, #272]	@ (8001560 <MX_TIM1_Init+0x154>)
 800144e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 49;
 8001450:	4b42      	ldr	r3, [pc, #264]	@ (800155c <MX_TIM1_Init+0x150>)
 8001452:	2231      	movs	r2, #49	@ 0x31
 8001454:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001456:	4b41      	ldr	r3, [pc, #260]	@ (800155c <MX_TIM1_Init+0x150>)
 8001458:	2200      	movs	r2, #0
 800145a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 800145c:	4b3f      	ldr	r3, [pc, #252]	@ (800155c <MX_TIM1_Init+0x150>)
 800145e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001462:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001464:	4b3d      	ldr	r3, [pc, #244]	@ (800155c <MX_TIM1_Init+0x150>)
 8001466:	2200      	movs	r2, #0
 8001468:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800146a:	4b3c      	ldr	r3, [pc, #240]	@ (800155c <MX_TIM1_Init+0x150>)
 800146c:	2200      	movs	r2, #0
 800146e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001470:	4b3a      	ldr	r3, [pc, #232]	@ (800155c <MX_TIM1_Init+0x150>)
 8001472:	2200      	movs	r2, #0
 8001474:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001476:	4839      	ldr	r0, [pc, #228]	@ (800155c <MX_TIM1_Init+0x150>)
 8001478:	f007 f8f2 	bl	8008660 <HAL_TIM_Base_Init>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001482:	f000 f9a5 	bl	80017d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001486:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800148a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800148c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001490:	4619      	mov	r1, r3
 8001492:	4832      	ldr	r0, [pc, #200]	@ (800155c <MX_TIM1_Init+0x150>)
 8001494:	f007 fb16 	bl	8008ac4 <HAL_TIM_ConfigClockSource>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800149e:	f000 f997 	bl	80017d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80014a2:	482e      	ldr	r0, [pc, #184]	@ (800155c <MX_TIM1_Init+0x150>)
 80014a4:	f007 f92b 	bl	80086fe <HAL_TIM_PWM_Init>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80014ae:	f000 f98f 	bl	80017d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014b2:	2300      	movs	r3, #0
 80014b4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b6:	2300      	movs	r3, #0
 80014b8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014ba:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80014be:	4619      	mov	r1, r3
 80014c0:	4826      	ldr	r0, [pc, #152]	@ (800155c <MX_TIM1_Init+0x150>)
 80014c2:	f007 fedd 	bl	8009280 <HAL_TIMEx_MasterConfigSynchronization>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80014cc:	f000 f980 	bl	80017d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014d0:	2360      	movs	r3, #96	@ 0x60
 80014d2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014d8:	2300      	movs	r3, #0
 80014da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80014dc:	2300      	movs	r3, #0
 80014de:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014e0:	2300      	movs	r3, #0
 80014e2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80014e4:	2300      	movs	r3, #0
 80014e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80014e8:	2300      	movs	r3, #0
 80014ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014f0:	2200      	movs	r2, #0
 80014f2:	4619      	mov	r1, r3
 80014f4:	4819      	ldr	r0, [pc, #100]	@ (800155c <MX_TIM1_Init+0x150>)
 80014f6:	f007 fa23 	bl	8008940 <HAL_TIM_PWM_ConfigChannel>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001500:	f000 f966 	bl	80017d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001504:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001508:	2204      	movs	r2, #4
 800150a:	4619      	mov	r1, r3
 800150c:	4813      	ldr	r0, [pc, #76]	@ (800155c <MX_TIM1_Init+0x150>)
 800150e:	f007 fa17 	bl	8008940 <HAL_TIM_PWM_ConfigChannel>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001518:	f000 f95a 	bl	80017d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800151c:	2300      	movs	r3, #0
 800151e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001520:	2300      	movs	r3, #0
 8001522:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001524:	2300      	movs	r3, #0
 8001526:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001528:	2300      	movs	r3, #0
 800152a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800152c:	2300      	movs	r3, #0
 800152e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001530:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001534:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001536:	2300      	movs	r3, #0
 8001538:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800153a:	1d3b      	adds	r3, r7, #4
 800153c:	4619      	mov	r1, r3
 800153e:	4807      	ldr	r0, [pc, #28]	@ (800155c <MX_TIM1_Init+0x150>)
 8001540:	f007 ff1a 	bl	8009378 <HAL_TIMEx_ConfigBreakDeadTime>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800154a:	f000 f941 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800154e:	4803      	ldr	r0, [pc, #12]	@ (800155c <MX_TIM1_Init+0x150>)
 8001550:	f001 f9ea 	bl	8002928 <HAL_TIM_MspPostInit>

}
 8001554:	bf00      	nop
 8001556:	3758      	adds	r7, #88	@ 0x58
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	20000508 	.word	0x20000508
 8001560:	40010000 	.word	0x40010000

08001564 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800156a:	2300      	movs	r3, #0
 800156c:	607b      	str	r3, [r7, #4]
 800156e:	4b0c      	ldr	r3, [pc, #48]	@ (80015a0 <MX_DMA_Init+0x3c>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001572:	4a0b      	ldr	r2, [pc, #44]	@ (80015a0 <MX_DMA_Init+0x3c>)
 8001574:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001578:	6313      	str	r3, [r2, #48]	@ 0x30
 800157a:	4b09      	ldr	r3, [pc, #36]	@ (80015a0 <MX_DMA_Init+0x3c>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001582:	607b      	str	r3, [r7, #4]
 8001584:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001586:	2200      	movs	r2, #0
 8001588:	2100      	movs	r1, #0
 800158a:	200f      	movs	r0, #15
 800158c:	f001 fc37 	bl	8002dfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001590:	200f      	movs	r0, #15
 8001592:	f001 fc50 	bl	8002e36 <HAL_NVIC_EnableIRQ>

}
 8001596:	bf00      	nop
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	40023800 	.word	0x40023800

080015a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b08c      	sub	sp, #48	@ 0x30
 80015a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015aa:	f107 031c 	add.w	r3, r7, #28
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	605a      	str	r2, [r3, #4]
 80015b4:	609a      	str	r2, [r3, #8]
 80015b6:	60da      	str	r2, [r3, #12]
 80015b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	61bb      	str	r3, [r7, #24]
 80015be:	4b7e      	ldr	r3, [pc, #504]	@ (80017b8 <MX_GPIO_Init+0x214>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	4a7d      	ldr	r2, [pc, #500]	@ (80017b8 <MX_GPIO_Init+0x214>)
 80015c4:	f043 0310 	orr.w	r3, r3, #16
 80015c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ca:	4b7b      	ldr	r3, [pc, #492]	@ (80017b8 <MX_GPIO_Init+0x214>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ce:	f003 0310 	and.w	r3, r3, #16
 80015d2:	61bb      	str	r3, [r7, #24]
 80015d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d6:	2300      	movs	r3, #0
 80015d8:	617b      	str	r3, [r7, #20]
 80015da:	4b77      	ldr	r3, [pc, #476]	@ (80017b8 <MX_GPIO_Init+0x214>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015de:	4a76      	ldr	r2, [pc, #472]	@ (80017b8 <MX_GPIO_Init+0x214>)
 80015e0:	f043 0304 	orr.w	r3, r3, #4
 80015e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015e6:	4b74      	ldr	r3, [pc, #464]	@ (80017b8 <MX_GPIO_Init+0x214>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ea:	f003 0304 	and.w	r3, r3, #4
 80015ee:	617b      	str	r3, [r7, #20]
 80015f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	613b      	str	r3, [r7, #16]
 80015f6:	4b70      	ldr	r3, [pc, #448]	@ (80017b8 <MX_GPIO_Init+0x214>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fa:	4a6f      	ldr	r2, [pc, #444]	@ (80017b8 <MX_GPIO_Init+0x214>)
 80015fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001600:	6313      	str	r3, [r2, #48]	@ 0x30
 8001602:	4b6d      	ldr	r3, [pc, #436]	@ (80017b8 <MX_GPIO_Init+0x214>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800160a:	613b      	str	r3, [r7, #16]
 800160c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800160e:	2300      	movs	r3, #0
 8001610:	60fb      	str	r3, [r7, #12]
 8001612:	4b69      	ldr	r3, [pc, #420]	@ (80017b8 <MX_GPIO_Init+0x214>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	4a68      	ldr	r2, [pc, #416]	@ (80017b8 <MX_GPIO_Init+0x214>)
 8001618:	f043 0301 	orr.w	r3, r3, #1
 800161c:	6313      	str	r3, [r2, #48]	@ 0x30
 800161e:	4b66      	ldr	r3, [pc, #408]	@ (80017b8 <MX_GPIO_Init+0x214>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001622:	f003 0301 	and.w	r3, r3, #1
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	60bb      	str	r3, [r7, #8]
 800162e:	4b62      	ldr	r3, [pc, #392]	@ (80017b8 <MX_GPIO_Init+0x214>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001632:	4a61      	ldr	r2, [pc, #388]	@ (80017b8 <MX_GPIO_Init+0x214>)
 8001634:	f043 0302 	orr.w	r3, r3, #2
 8001638:	6313      	str	r3, [r2, #48]	@ 0x30
 800163a:	4b5f      	ldr	r3, [pc, #380]	@ (80017b8 <MX_GPIO_Init+0x214>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163e:	f003 0302 	and.w	r3, r3, #2
 8001642:	60bb      	str	r3, [r7, #8]
 8001644:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	607b      	str	r3, [r7, #4]
 800164a:	4b5b      	ldr	r3, [pc, #364]	@ (80017b8 <MX_GPIO_Init+0x214>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	4a5a      	ldr	r2, [pc, #360]	@ (80017b8 <MX_GPIO_Init+0x214>)
 8001650:	f043 0308 	orr.w	r3, r3, #8
 8001654:	6313      	str	r3, [r2, #48]	@ 0x30
 8001656:	4b58      	ldr	r3, [pc, #352]	@ (80017b8 <MX_GPIO_Init+0x214>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165a:	f003 0308 	and.w	r3, r3, #8
 800165e:	607b      	str	r3, [r7, #4]
 8001660:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001662:	2200      	movs	r2, #0
 8001664:	2108      	movs	r1, #8
 8001666:	4855      	ldr	r0, [pc, #340]	@ (80017bc <MX_GPIO_Init+0x218>)
 8001668:	f002 f8a8 	bl	80037bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800166c:	2201      	movs	r2, #1
 800166e:	2101      	movs	r1, #1
 8001670:	4853      	ldr	r0, [pc, #332]	@ (80017c0 <MX_GPIO_Init+0x21c>)
 8001672:	f002 f8a3 	bl	80037bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_PANTALLA_Pin|Lidar_xshutdown_Pin, GPIO_PIN_RESET);
 8001676:	2200      	movs	r2, #0
 8001678:	f44f 5181 	mov.w	r1, #4128	@ 0x1020
 800167c:	4851      	ldr	r0, [pc, #324]	@ (80017c4 <MX_GPIO_Init+0x220>)
 800167e:	f002 f89d 	bl	80037bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RST_PANTALLA_Pin|DC_PANTALLA_Pin|LD4_Pin|LD3_Pin
 8001682:	2200      	movs	r2, #0
 8001684:	f24f 3110 	movw	r1, #62224	@ 0xf310
 8001688:	484f      	ldr	r0, [pc, #316]	@ (80017c8 <MX_GPIO_Init+0x224>)
 800168a:	f002 f897 	bl	80037bc <HAL_GPIO_WritePin>
                          |LD5_Pin|LD6_Pin|Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800168e:	2308      	movs	r3, #8
 8001690:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001692:	2301      	movs	r3, #1
 8001694:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001696:	2300      	movs	r3, #0
 8001698:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169a:	2300      	movs	r3, #0
 800169c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800169e:	f107 031c 	add.w	r3, r7, #28
 80016a2:	4619      	mov	r1, r3
 80016a4:	4845      	ldr	r0, [pc, #276]	@ (80017bc <MX_GPIO_Init+0x218>)
 80016a6:	f001 feed 	bl	8003484 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80016aa:	2301      	movs	r3, #1
 80016ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ae:	2301      	movs	r3, #1
 80016b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b2:	2300      	movs	r3, #0
 80016b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b6:	2300      	movs	r3, #0
 80016b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80016ba:	f107 031c 	add.w	r3, r7, #28
 80016be:	4619      	mov	r1, r3
 80016c0:	483f      	ldr	r0, [pc, #252]	@ (80017c0 <MX_GPIO_Init+0x21c>)
 80016c2:	f001 fedf 	bl	8003484 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80016c6:	2308      	movs	r3, #8
 80016c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ca:	2302      	movs	r3, #2
 80016cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ce:	2300      	movs	r3, #0
 80016d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d2:	2300      	movs	r3, #0
 80016d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80016d6:	2305      	movs	r3, #5
 80016d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80016da:	f107 031c 	add.w	r3, r7, #28
 80016de:	4619      	mov	r1, r3
 80016e0:	4837      	ldr	r0, [pc, #220]	@ (80017c0 <MX_GPIO_Init+0x21c>)
 80016e2:	f001 fecf 	bl	8003484 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016e6:	2301      	movs	r3, #1
 80016e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ea:	2302      	movs	r3, #2
 80016ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2300      	movs	r3, #0
 80016f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f2:	2300      	movs	r3, #0
 80016f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80016f6:	2301      	movs	r3, #1
 80016f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fa:	f107 031c 	add.w	r3, r7, #28
 80016fe:	4619      	mov	r1, r3
 8001700:	4832      	ldr	r0, [pc, #200]	@ (80017cc <MX_GPIO_Init+0x228>)
 8001702:	f001 febf 	bl	8003484 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001706:	2304      	movs	r3, #4
 8001708:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800170a:	2300      	movs	r3, #0
 800170c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001712:	f107 031c 	add.w	r3, r7, #28
 8001716:	4619      	mov	r1, r3
 8001718:	482a      	ldr	r0, [pc, #168]	@ (80017c4 <MX_GPIO_Init+0x220>)
 800171a:	f001 feb3 	bl	8003484 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800171e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001722:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001724:	2302      	movs	r3, #2
 8001726:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001728:	2300      	movs	r3, #0
 800172a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800172c:	2300      	movs	r3, #0
 800172e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001730:	2305      	movs	r3, #5
 8001732:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001734:	f107 031c 	add.w	r3, r7, #28
 8001738:	4619      	mov	r1, r3
 800173a:	4822      	ldr	r0, [pc, #136]	@ (80017c4 <MX_GPIO_Init+0x220>)
 800173c:	f001 fea2 	bl	8003484 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_PANTALLA_Pin Lidar_xshutdown_Pin */
  GPIO_InitStruct.Pin = CS_PANTALLA_Pin|Lidar_xshutdown_Pin;
 8001740:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 8001744:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001746:	2301      	movs	r3, #1
 8001748:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800174e:	2300      	movs	r3, #0
 8001750:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001752:	f107 031c 	add.w	r3, r7, #28
 8001756:	4619      	mov	r1, r3
 8001758:	481a      	ldr	r0, [pc, #104]	@ (80017c4 <MX_GPIO_Init+0x220>)
 800175a:	f001 fe93 	bl	8003484 <HAL_GPIO_Init>

  /*Configure GPIO pins : RST_PANTALLA_Pin DC_PANTALLA_Pin LD4_Pin LD3_Pin
                           LD5_Pin LD6_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = RST_PANTALLA_Pin|DC_PANTALLA_Pin|LD4_Pin|LD3_Pin
 800175e:	f24f 3310 	movw	r3, #62224	@ 0xf310
 8001762:	61fb      	str	r3, [r7, #28]
                          |LD5_Pin|LD6_Pin|Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001764:	2301      	movs	r3, #1
 8001766:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001768:	2300      	movs	r3, #0
 800176a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176c:	2300      	movs	r3, #0
 800176e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001770:	f107 031c 	add.w	r3, r7, #28
 8001774:	4619      	mov	r1, r3
 8001776:	4814      	ldr	r0, [pc, #80]	@ (80017c8 <MX_GPIO_Init+0x224>)
 8001778:	f001 fe84 	bl	8003484 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800177c:	2320      	movs	r3, #32
 800177e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001780:	2300      	movs	r3, #0
 8001782:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001788:	f107 031c 	add.w	r3, r7, #28
 800178c:	4619      	mov	r1, r3
 800178e:	480e      	ldr	r0, [pc, #56]	@ (80017c8 <MX_GPIO_Init+0x224>)
 8001790:	f001 fe78 	bl	8003484 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001794:	2302      	movs	r3, #2
 8001796:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001798:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800179c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179e:	2300      	movs	r3, #0
 80017a0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80017a2:	f107 031c 	add.w	r3, r7, #28
 80017a6:	4619      	mov	r1, r3
 80017a8:	4804      	ldr	r0, [pc, #16]	@ (80017bc <MX_GPIO_Init+0x218>)
 80017aa:	f001 fe6b 	bl	8003484 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80017ae:	bf00      	nop
 80017b0:	3730      	adds	r7, #48	@ 0x30
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40023800 	.word	0x40023800
 80017bc:	40021000 	.word	0x40021000
 80017c0:	40020800 	.word	0x40020800
 80017c4:	40020400 	.word	0x40020400
 80017c8:	40020c00 	.word	0x40020c00
 80017cc:	40020000 	.word	0x40020000

080017d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d4:	b672      	cpsid	i
}
 80017d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d8:	bf00      	nop
 80017da:	e7fd      	b.n	80017d8 <Error_Handler+0x8>

080017dc <mapa_limites>:
#include <stdlib.h>
#include <math.h>


static bool mapa_limites(int x, int y)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
    return (x >= 0 && y >= 0 && x < (int)TAM_PANT_W && y < (int)TAM_PANT_H);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	db0b      	blt.n	8001804 <mapa_limites+0x28>
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	db08      	blt.n	8001804 <mapa_limites+0x28>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80017f8:	da04      	bge.n	8001804 <mapa_limites+0x28>
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	2bef      	cmp	r3, #239	@ 0xef
 80017fe:	dc01      	bgt.n	8001804 <mapa_limites+0x28>
 8001800:	2301      	movs	r3, #1
 8001802:	e000      	b.n	8001806 <mapa_limites+0x2a>
 8001804:	2300      	movs	r3, #0
 8001806:	f003 0301 	and.w	r3, r3, #1
 800180a:	b2db      	uxtb	r3, r3
}
 800180c:	4618      	mov	r0, r3
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr

08001818 <mapa_init>:


void mapa_init(void){
 8001818:	b580      	push	{r7, lr}
 800181a:	b08c      	sub	sp, #48	@ 0x30
 800181c:	af02      	add	r7, sp, #8
	ILI9341_Init();
 800181e:	f7ff f9ff 	bl	8000c20 <ILI9341_Init>
	mapa_rectangulo(40, 0, TAM_PANT_W-80, TAM_PANT_H, FONDO); //cuadrado
 8001822:	f644 2364 	movw	r3, #19044	@ 0x4a64
 8001826:	9300      	str	r3, [sp, #0]
 8001828:	23f0      	movs	r3, #240	@ 0xf0
 800182a:	22f0      	movs	r2, #240	@ 0xf0
 800182c:	2100      	movs	r1, #0
 800182e:	2028      	movs	r0, #40	@ 0x28
 8001830:	f000 f832 	bl	8001898 <mapa_rectangulo>

	    mapa_dibuja_cuz(TAM_PANT_W / 2, TAM_PANT_H / 2, true);//habra simbolo para radar
 8001834:	2201      	movs	r2, #1
 8001836:	2178      	movs	r1, #120	@ 0x78
 8001838:	20a0      	movs	r0, #160	@ 0xa0
 800183a:	f000 f8fa 	bl	8001a32 <mapa_dibuja_cuz>
		//codigo de prueba

	    Posicion p1;
		Posicion p2;
		Posicion p3;
	    p1.angulo=90.0f;
 800183e:	4b11      	ldr	r3, [pc, #68]	@ (8001884 <mapa_init+0x6c>)
 8001840:	623b      	str	r3, [r7, #32]
	    p2.angulo=0.0f;
 8001842:	f04f 0300 	mov.w	r3, #0
 8001846:	617b      	str	r3, [r7, #20]
	    p3.angulo=270.0f;
 8001848:	4b0f      	ldr	r3, [pc, #60]	@ (8001888 <mapa_init+0x70>)
 800184a:	60bb      	str	r3, [r7, #8]
	    p1.distancia=20.0f;
 800184c:	4b0f      	ldr	r3, [pc, #60]	@ (800188c <mapa_init+0x74>)
 800184e:	61fb      	str	r3, [r7, #28]
	    p2.distancia=1500.0f;
 8001850:	4b0f      	ldr	r3, [pc, #60]	@ (8001890 <mapa_init+0x78>)
 8001852:	613b      	str	r3, [r7, #16]
	    p3.distancia=1400.0f;
 8001854:	4b0f      	ldr	r3, [pc, #60]	@ (8001894 <mapa_init+0x7c>)
 8001856:	607b      	str	r3, [r7, #4]

	    mapa_dibuja_cuz_g(&p1);
 8001858:	f107 031c 	add.w	r3, r7, #28
 800185c:	4618      	mov	r0, r3
 800185e:	f000 f8cf 	bl	8001a00 <mapa_dibuja_cuz_g>
	    mapa_dibuja_cuz_g(&p2);
 8001862:	f107 0310 	add.w	r3, r7, #16
 8001866:	4618      	mov	r0, r3
 8001868:	f000 f8ca 	bl	8001a00 <mapa_dibuja_cuz_g>
	    mapa_dibuja_cuz_g(&p3);
 800186c:	1d3b      	adds	r3, r7, #4
 800186e:	4618      	mov	r0, r3
 8001870:	f000 f8c6 	bl	8001a00 <mapa_dibuja_cuz_g>
	    mapa_borra_cuz(&p3);
 8001874:	1d3b      	adds	r3, r7, #4
 8001876:	4618      	mov	r0, r3
 8001878:	f000 f948 	bl	8001b0c <mapa_borra_cuz>

}
 800187c:	bf00      	nop
 800187e:	3728      	adds	r7, #40	@ 0x28
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	42b40000 	.word	0x42b40000
 8001888:	43870000 	.word	0x43870000
 800188c:	41a00000 	.word	0x41a00000
 8001890:	44bb8000 	.word	0x44bb8000
 8001894:	44af0000 	.word	0x44af0000

08001898 <mapa_rectangulo>:

void mapa_rectangulo(int x, int y, int w, int h, uint16_t color){
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af00      	add	r7, sp, #0
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	607a      	str	r2, [r7, #4]
 80018a4:	603b      	str	r3, [r7, #0]

	//respeto de margenes
	if (w == 0 || h == 0) return;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d03f      	beq.n	800192c <mapa_rectangulo+0x94>
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d03c      	beq.n	800192c <mapa_rectangulo+0x94>
	if (x >= TAM_PANT_W || y >= TAM_PANT_H) return;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80018b8:	da3a      	bge.n	8001930 <mapa_rectangulo+0x98>
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	2bef      	cmp	r3, #239	@ 0xef
 80018be:	dc37      	bgt.n	8001930 <mapa_rectangulo+0x98>
	if (x + w > TAM_PANT_W) w = TAM_PANT_W - x;
 80018c0:	68fa      	ldr	r2, [r7, #12]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4413      	add	r3, r2
 80018c6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80018ca:	dd03      	ble.n	80018d4 <mapa_rectangulo+0x3c>
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80018d2:	607b      	str	r3, [r7, #4]
	if (y + h > TAM_PANT_H) h = TAM_PANT_H - y;
 80018d4:	68ba      	ldr	r2, [r7, #8]
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	4413      	add	r3, r2
 80018da:	2bf0      	cmp	r3, #240	@ 0xf0
 80018dc:	dd03      	ble.n	80018e6 <mapa_rectangulo+0x4e>
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 80018e4:	603b      	str	r3, [r7, #0]


	for (uint16_t yy = 0; yy < h; yy++) {
 80018e6:	2300      	movs	r3, #0
 80018e8:	82fb      	strh	r3, [r7, #22]
 80018ea:	e01a      	b.n	8001922 <mapa_rectangulo+0x8a>
	        for (uint16_t xx = 0; xx < w; xx++) {
 80018ec:	2300      	movs	r3, #0
 80018ee:	82bb      	strh	r3, [r7, #20]
 80018f0:	e010      	b.n	8001914 <mapa_rectangulo+0x7c>
	            ILI9341_WritePixel(x + xx, y + yy, color);
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	b29a      	uxth	r2, r3
 80018f6:	8abb      	ldrh	r3, [r7, #20]
 80018f8:	4413      	add	r3, r2
 80018fa:	b298      	uxth	r0, r3
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	b29a      	uxth	r2, r3
 8001900:	8afb      	ldrh	r3, [r7, #22]
 8001902:	4413      	add	r3, r2
 8001904:	b29b      	uxth	r3, r3
 8001906:	8c3a      	ldrh	r2, [r7, #32]
 8001908:	4619      	mov	r1, r3
 800190a:	f7ff fad9 	bl	8000ec0 <ILI9341_WritePixel>
	        for (uint16_t xx = 0; xx < w; xx++) {
 800190e:	8abb      	ldrh	r3, [r7, #20]
 8001910:	3301      	adds	r3, #1
 8001912:	82bb      	strh	r3, [r7, #20]
 8001914:	8abb      	ldrh	r3, [r7, #20]
 8001916:	687a      	ldr	r2, [r7, #4]
 8001918:	429a      	cmp	r2, r3
 800191a:	dcea      	bgt.n	80018f2 <mapa_rectangulo+0x5a>
	for (uint16_t yy = 0; yy < h; yy++) {
 800191c:	8afb      	ldrh	r3, [r7, #22]
 800191e:	3301      	adds	r3, #1
 8001920:	82fb      	strh	r3, [r7, #22]
 8001922:	8afb      	ldrh	r3, [r7, #22]
 8001924:	683a      	ldr	r2, [r7, #0]
 8001926:	429a      	cmp	r2, r3
 8001928:	dce0      	bgt.n	80018ec <mapa_rectangulo+0x54>
 800192a:	e002      	b.n	8001932 <mapa_rectangulo+0x9a>
	if (w == 0 || h == 0) return;
 800192c:	bf00      	nop
 800192e:	e000      	b.n	8001932 <mapa_rectangulo+0x9a>
	if (x >= TAM_PANT_W || y >= TAM_PANT_H) return;
 8001930:	bf00      	nop
	        }
	    }
}
 8001932:	3718      	adds	r7, #24
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <mapa_dibuja_linea>:

void mapa_dibuja_linea(int x0, int y0, int x1, int y1, uint16_t color){
 8001938:	b580      	push	{r7, lr}
 800193a:	b08a      	sub	sp, #40	@ 0x28
 800193c:	af00      	add	r7, sp, #0
 800193e:	60f8      	str	r0, [r7, #12]
 8001940:	60b9      	str	r1, [r7, #8]
 8001942:	607a      	str	r2, [r7, #4]
 8001944:	603b      	str	r3, [r7, #0]

	//SE UTILIZA ALGORITMO DE BRESENHAM
	int dx=	abs(x1 - x0);;
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	2b00      	cmp	r3, #0
 800194e:	bfb8      	it	lt
 8001950:	425b      	neglt	r3, r3
 8001952:	61bb      	str	r3, [r7, #24]
	int dy=	abs(y1 - y0);;
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	2b00      	cmp	r3, #0
 800195c:	bfb8      	it	lt
 800195e:	425b      	neglt	r3, r3
 8001960:	617b      	str	r3, [r7, #20]
	int sx=1;
 8001962:	2301      	movs	r3, #1
 8001964:	627b      	str	r3, [r7, #36]	@ 0x24
	int sy=1;
 8001966:	2301      	movs	r3, #1
 8001968:	623b      	str	r3, [r7, #32]

	if (x0 > x1) sx = -1;
 800196a:	68fa      	ldr	r2, [r7, #12]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	429a      	cmp	r2, r3
 8001970:	dd02      	ble.n	8001978 <mapa_dibuja_linea+0x40>
 8001972:	f04f 33ff 	mov.w	r3, #4294967295
 8001976:	627b      	str	r3, [r7, #36]	@ 0x24
	if (y0 > y1) sy = -1;
 8001978:	68ba      	ldr	r2, [r7, #8]
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	429a      	cmp	r2, r3
 800197e:	dd02      	ble.n	8001986 <mapa_dibuja_linea+0x4e>
 8001980:	f04f 33ff 	mov.w	r3, #4294967295
 8001984:	623b      	str	r3, [r7, #32]

	int err = dx - dy;
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	61fb      	str	r3, [r7, #28]

    while (1) {
        if (mapa_limites(x0, y0)) {
 800198e:	68b9      	ldr	r1, [r7, #8]
 8001990:	68f8      	ldr	r0, [r7, #12]
 8001992:	f7ff ff23 	bl	80017dc <mapa_limites>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d007      	beq.n	80019ac <mapa_dibuja_linea+0x74>
            ILI9341_WritePixel((int)x0, (int)y0, color);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	b29b      	uxth	r3, r3
 80019a0:	68ba      	ldr	r2, [r7, #8]
 80019a2:	b291      	uxth	r1, r2
 80019a4:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff fa8a 	bl	8000ec0 <ILI9341_WritePixel>
        }
        if (x0 == x1 && y0 == y1) break; //condicion de salida
 80019ac:	68fa      	ldr	r2, [r7, #12]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d103      	bne.n	80019bc <mapa_dibuja_linea+0x84>
 80019b4:	68ba      	ldr	r2, [r7, #8]
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d01c      	beq.n	80019f6 <mapa_dibuja_linea+0xbe>

        int e2 = 2 * err;
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	613b      	str	r3, [r7, #16]
        if (e2 > -dy) {
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	425b      	negs	r3, r3
 80019c6:	693a      	ldr	r2, [r7, #16]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	dd07      	ble.n	80019dc <mapa_dibuja_linea+0xa4>
        	err -= dy;
 80019cc:	69fa      	ldr	r2, [r7, #28]
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	61fb      	str	r3, [r7, #28]
        	x0 += sx;
 80019d4:	68fa      	ldr	r2, [r7, #12]
 80019d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d8:	4413      	add	r3, r2
 80019da:	60fb      	str	r3, [r7, #12]
        }
        if (e2 < dx) {
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	69bb      	ldr	r3, [r7, #24]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	dad4      	bge.n	800198e <mapa_dibuja_linea+0x56>
        	err += dx;
 80019e4:	69fa      	ldr	r2, [r7, #28]
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	4413      	add	r3, r2
 80019ea:	61fb      	str	r3, [r7, #28]
        	y0 += sy;
 80019ec:	68ba      	ldr	r2, [r7, #8]
 80019ee:	6a3b      	ldr	r3, [r7, #32]
 80019f0:	4413      	add	r3, r2
 80019f2:	60bb      	str	r3, [r7, #8]
    while (1) {
 80019f4:	e7cb      	b.n	800198e <mapa_dibuja_linea+0x56>
        if (x0 == x1 && y0 == y1) break; //condicion de salida
 80019f6:	bf00      	nop
        }
    }
}
 80019f8:	bf00      	nop
 80019fa:	3728      	adds	r7, #40	@ 0x28
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <mapa_dibuja_cuz_g>:



void mapa_dibuja_cuz_g(Posicion *pos){
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
	int coordenadas[2];
	mapa_pasar_coordenadas(pos, coordenadas);
 8001a08:	f107 0308 	add.w	r3, r7, #8
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f000 f896 	bl	8001b40 <mapa_pasar_coordenadas>
	int x=coordenadas[0];
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	617b      	str	r3, [r7, #20]
	int y=coordenadas[1];
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	613b      	str	r3, [r7, #16]
	mapa_dibuja_cuz(x, y, pos->marcado);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	7a1b      	ldrb	r3, [r3, #8]
 8001a20:	461a      	mov	r2, r3
 8001a22:	6939      	ldr	r1, [r7, #16]
 8001a24:	6978      	ldr	r0, [r7, #20]
 8001a26:	f000 f804 	bl	8001a32 <mapa_dibuja_cuz>
}
 8001a2a:	bf00      	nop
 8001a2c:	3718      	adds	r7, #24
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <mapa_dibuja_cuz>:


void mapa_dibuja_cuz(int x, int y, uint8_t marcado){
 8001a32:	b590      	push	{r4, r7, lr}
 8001a34:	b089      	sub	sp, #36	@ 0x24
 8001a36:	af02      	add	r7, sp, #8
 8001a38:	60f8      	str	r0, [r7, #12]
 8001a3a:	60b9      	str	r1, [r7, #8]
 8001a3c:	4613      	mov	r3, r2
 8001a3e:	71fb      	strb	r3, [r7, #7]
	uint16_t color;
	switch (marcado) {
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d00d      	beq.n	8001a62 <mapa_dibuja_cuz+0x30>
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	dc0e      	bgt.n	8001a68 <mapa_dibuja_cuz+0x36>
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d002      	beq.n	8001a54 <mapa_dibuja_cuz+0x22>
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d003      	beq.n	8001a5a <mapa_dibuja_cuz+0x28>
 8001a52:	e009      	b.n	8001a68 <mapa_dibuja_cuz+0x36>
		case 0: //objetivo normal
			color=NEGRO;
 8001a54:	2300      	movs	r3, #0
 8001a56:	82fb      	strh	r3, [r7, #22]
			break;
 8001a58:	e006      	b.n	8001a68 <mapa_dibuja_cuz+0x36>
		case 1: //objetivo marcado por la torreta
			color=ROJO;
 8001a5a:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001a5e:	82fb      	strh	r3, [r7, #22]
			break;
 8001a60:	e002      	b.n	8001a68 <mapa_dibuja_cuz+0x36>
		case 2: //borrado
			color=FONDO;
 8001a62:	f644 2364 	movw	r3, #19044	@ 0x4a64
 8001a66:	82fb      	strh	r3, [r7, #22]
	}

	mapa_dibuja_linea(x-4, y-4, x+4, y+4, color);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	1f18      	subs	r0, r3, #4
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	1f19      	subs	r1, r3, #4
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	1d1a      	adds	r2, r3, #4
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	1d1c      	adds	r4, r3, #4
 8001a78:	8afb      	ldrh	r3, [r7, #22]
 8001a7a:	9300      	str	r3, [sp, #0]
 8001a7c:	4623      	mov	r3, r4
 8001a7e:	f7ff ff5b 	bl	8001938 <mapa_dibuja_linea>
	mapa_dibuja_linea(x-3, y-4, x+5, y+4, color);
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	1ed8      	subs	r0, r3, #3
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	1f19      	subs	r1, r3, #4
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	1d5a      	adds	r2, r3, #5
 8001a8e:	68bb      	ldr	r3, [r7, #8]
 8001a90:	1d1c      	adds	r4, r3, #4
 8001a92:	8afb      	ldrh	r3, [r7, #22]
 8001a94:	9300      	str	r3, [sp, #0]
 8001a96:	4623      	mov	r3, r4
 8001a98:	f7ff ff4e 	bl	8001938 <mapa_dibuja_linea>
	mapa_dibuja_linea(x-5, y-4, x+3, y+4, color);
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	1f58      	subs	r0, r3, #5
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	1f19      	subs	r1, r3, #4
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	1cda      	adds	r2, r3, #3
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	1d1c      	adds	r4, r3, #4
 8001aac:	8afb      	ldrh	r3, [r7, #22]
 8001aae:	9300      	str	r3, [sp, #0]
 8001ab0:	4623      	mov	r3, r4
 8001ab2:	f7ff ff41 	bl	8001938 <mapa_dibuja_linea>

	mapa_dibuja_linea(x-4, y+4, x+4, y-4, color);
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	1f18      	subs	r0, r3, #4
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	1d19      	adds	r1, r3, #4
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	1d1a      	adds	r2, r3, #4
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	1f1c      	subs	r4, r3, #4
 8001ac6:	8afb      	ldrh	r3, [r7, #22]
 8001ac8:	9300      	str	r3, [sp, #0]
 8001aca:	4623      	mov	r3, r4
 8001acc:	f7ff ff34 	bl	8001938 <mapa_dibuja_linea>
	mapa_dibuja_linea(x-3, y+4, x+5, y-4, color);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	1ed8      	subs	r0, r3, #3
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	1d19      	adds	r1, r3, #4
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	1d5a      	adds	r2, r3, #5
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	1f1c      	subs	r4, r3, #4
 8001ae0:	8afb      	ldrh	r3, [r7, #22]
 8001ae2:	9300      	str	r3, [sp, #0]
 8001ae4:	4623      	mov	r3, r4
 8001ae6:	f7ff ff27 	bl	8001938 <mapa_dibuja_linea>
	mapa_dibuja_linea(x-5, y+4, x+3, y-4, color);
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	1f58      	subs	r0, r3, #5
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	1d19      	adds	r1, r3, #4
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	1cda      	adds	r2, r3, #3
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	1f1c      	subs	r4, r3, #4
 8001afa:	8afb      	ldrh	r3, [r7, #22]
 8001afc:	9300      	str	r3, [sp, #0]
 8001afe:	4623      	mov	r3, r4
 8001b00:	f7ff ff1a 	bl	8001938 <mapa_dibuja_linea>

}
 8001b04:	bf00      	nop
 8001b06:	371c      	adds	r7, #28
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd90      	pop	{r4, r7, pc}

08001b0c <mapa_borra_cuz>:

void mapa_borra_cuz(Posicion *pos){
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b088      	sub	sp, #32
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
	//pinta una cruz del color del fondo encima
	uint8_t i = 2; //indicador de que tiene que ser el color fondo
 8001b14:	2302      	movs	r3, #2
 8001b16:	77fb      	strb	r3, [r7, #31]

	int coordenadas[2];
	mapa_pasar_coordenadas(pos, coordenadas);
 8001b18:	f107 030c 	add.w	r3, r7, #12
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f000 f80e 	bl	8001b40 <mapa_pasar_coordenadas>
	int x=coordenadas[0];
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	61bb      	str	r3, [r7, #24]
	int y=coordenadas[1];
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	617b      	str	r3, [r7, #20]

	mapa_dibuja_cuz(x, y, i);
 8001b2c:	7ffb      	ldrb	r3, [r7, #31]
 8001b2e:	461a      	mov	r2, r3
 8001b30:	6979      	ldr	r1, [r7, #20]
 8001b32:	69b8      	ldr	r0, [r7, #24]
 8001b34:	f7ff ff7d 	bl	8001a32 <mapa_dibuja_cuz>
}
 8001b38:	bf00      	nop
 8001b3a:	3720      	adds	r7, #32
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <mapa_pasar_coordenadas>:


//recibe posicion y devuelve puntero a un array de coordenas
void mapa_pasar_coordenadas(Posicion *pos, int coordenadas[2]){
 8001b40:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001b44:	b086      	sub	sp, #24
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
 8001b4a:	6039      	str	r1, [r7, #0]
	//el centro de la pantalla
	int x0 = 40 + (int)(TAM_PANT_W - 80) / 2;
 8001b4c:	23a0      	movs	r3, #160	@ 0xa0
 8001b4e:	617b      	str	r3, [r7, #20]
	int y0 = (int)TAM_PANT_H / 2;
 8001b50:	2378      	movs	r3, #120	@ 0x78
 8001b52:	613b      	str	r3, [r7, #16]

	//MAXIMA DISTANCIA DE DETECCION 1500, MAXIMOS PIXELES 240 (el radar esta en el centro 120), se hace conversion de distancia
	float d=pos->distancia;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	60fb      	str	r3, [r7, #12]
	d=(d*(TAM_PANT_H-10)/2)/DISTANCIA_DE_DETECCION;
 8001b5a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b5e:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8001c60 <mapa_pasar_coordenadas+0x120>
 8001b62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b66:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001b6a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001b6e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8001c64 <mapa_pasar_coordenadas+0x124>
 8001b72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b76:	edc7 7a03 	vstr	s15, [r7, #12]

	coordenadas[0]=x0+(d)*cos((pos->angulo)* (M_PI / 180.0)); //x
 8001b7a:	6978      	ldr	r0, [r7, #20]
 8001b7c:	f7fe fda0 	bl	80006c0 <__aeabi_i2d>
 8001b80:	4604      	mov	r4, r0
 8001b82:	460d      	mov	r5, r1
 8001b84:	68f8      	ldr	r0, [r7, #12]
 8001b86:	f7fe fdad 	bl	80006e4 <__aeabi_f2d>
 8001b8a:	4680      	mov	r8, r0
 8001b8c:	4689      	mov	r9, r1
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7fe fda6 	bl	80006e4 <__aeabi_f2d>
 8001b98:	a32f      	add	r3, pc, #188	@ (adr r3, 8001c58 <mapa_pasar_coordenadas+0x118>)
 8001b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b9e:	f7fe fb13 	bl	80001c8 <__aeabi_dmul>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	ec43 2b17 	vmov	d7, r2, r3
 8001baa:	eeb0 0a47 	vmov.f32	s0, s14
 8001bae:	eef0 0a67 	vmov.f32	s1, s15
 8001bb2:	f010 fa89 	bl	80120c8 <cos>
 8001bb6:	ec53 2b10 	vmov	r2, r3, d0
 8001bba:	4640      	mov	r0, r8
 8001bbc:	4649      	mov	r1, r9
 8001bbe:	f7fe fb03 	bl	80001c8 <__aeabi_dmul>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	4620      	mov	r0, r4
 8001bc8:	4629      	mov	r1, r5
 8001bca:	f7fe fc2d 	bl	8000428 <__adddf3>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	4610      	mov	r0, r2
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	f7fe fe65 	bl	80008a4 <__aeabi_d2iz>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	601a      	str	r2, [r3, #0]
	coordenadas[1]=y0-(d)*sin((pos->angulo)* (M_PI / 180.0)); //y
 8001be0:	6938      	ldr	r0, [r7, #16]
 8001be2:	f7fe fd6d 	bl	80006c0 <__aeabi_i2d>
 8001be6:	4604      	mov	r4, r0
 8001be8:	460d      	mov	r5, r1
 8001bea:	68f8      	ldr	r0, [r7, #12]
 8001bec:	f7fe fd7a 	bl	80006e4 <__aeabi_f2d>
 8001bf0:	4680      	mov	r8, r0
 8001bf2:	4689      	mov	r9, r1
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7fe fd73 	bl	80006e4 <__aeabi_f2d>
 8001bfe:	a316      	add	r3, pc, #88	@ (adr r3, 8001c58 <mapa_pasar_coordenadas+0x118>)
 8001c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c04:	f7fe fae0 	bl	80001c8 <__aeabi_dmul>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	ec43 2b17 	vmov	d7, r2, r3
 8001c10:	eeb0 0a47 	vmov.f32	s0, s14
 8001c14:	eef0 0a67 	vmov.f32	s1, s15
 8001c18:	f010 faaa 	bl	8012170 <sin>
 8001c1c:	ec53 2b10 	vmov	r2, r3, d0
 8001c20:	4640      	mov	r0, r8
 8001c22:	4649      	mov	r1, r9
 8001c24:	f7fe fad0 	bl	80001c8 <__aeabi_dmul>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	4620      	mov	r0, r4
 8001c2e:	4629      	mov	r1, r5
 8001c30:	f7fe fbf8 	bl	8000424 <__aeabi_dsub>
 8001c34:	4602      	mov	r2, r0
 8001c36:	460b      	mov	r3, r1
 8001c38:	4610      	mov	r0, r2
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	1d1c      	adds	r4, r3, #4
 8001c40:	f7fe fe30 	bl	80008a4 <__aeabi_d2iz>
 8001c44:	4603      	mov	r3, r0
 8001c46:	6023      	str	r3, [r4, #0]

}
 8001c48:	bf00      	nop
 8001c4a:	3718      	adds	r7, #24
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001c52:	bf00      	nop
 8001c54:	f3af 8000 	nop.w
 8001c58:	a2529d39 	.word	0xa2529d39
 8001c5c:	3f91df46 	.word	0x3f91df46
 8001c60:	43660000 	.word	0x43660000
 8001c64:	44bb8000 	.word	0x44bb8000

08001c68 <mapa_dibuja>:

void mapa_dibuja(void){
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8001c6e:	2300      	movs	r3, #0
 8001c70:	71fb      	strb	r3, [r7, #7]
 8001c72:	e011      	b.n	8001c98 <mapa_dibuja+0x30>
			if (objetivo_hueco_usado(i)) {
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f000 fa92 	bl	80021a0 <objetivo_hueco_usado>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d007      	beq.n	8001c92 <mapa_dibuja+0x2a>
				Posicion *p = objetivo(i);
 8001c82:	79fb      	ldrb	r3, [r7, #7]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f000 faa5 	bl	80021d4 <objetivo>
 8001c8a:	6038      	str	r0, [r7, #0]
			    mapa_dibuja_cuz_g(p);
 8001c8c:	6838      	ldr	r0, [r7, #0]
 8001c8e:	f7ff feb7 	bl	8001a00 <mapa_dibuja_cuz_g>
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8001c92:	79fb      	ldrb	r3, [r7, #7]
 8001c94:	3301      	adds	r3, #1
 8001c96:	71fb      	strb	r3, [r7, #7]
 8001c98:	79fb      	ldrb	r3, [r7, #7]
 8001c9a:	2b13      	cmp	r3, #19
 8001c9c:	d9ea      	bls.n	8001c74 <mapa_dibuja+0xc>
			}
		}
}
 8001c9e:	bf00      	nop
 8001ca0:	bf00      	nop
 8001ca2:	3708      	adds	r7, #8
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}

08001ca8 <set_servo_laser>:
#include "motor_laser_movimiento.h"

void set_servo_laser(TIM_HandleTypeDef *htim, uint16_t us)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	807b      	strh	r3, [r7, #2]
  __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, us);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	887a      	ldrh	r2, [r7, #2]
 8001cba:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001cbc:	bf00      	nop
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <set_servo_radar>:

static uint16_t angulo_Radar_Horizontal = GIRO_MIN;
static uint8_t flag_Sentido_Horario = 1;

void set_servo_radar(TIM_HandleTypeDef *htim, uint16_t us)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	460b      	mov	r3, r1
 8001cd2:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, us);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	887a      	ldrh	r2, [r7, #2]
 8001cda:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001cdc:	bf00      	nop
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <movimiento_radar>:

void movimiento_radar(TIM_HandleTypeDef *htim, uint16_t step)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	807b      	strh	r3, [r7, #2]
    if (flag_Sentido_Horario) angulo_Radar_Horizontal += step;
 8001cf4:	4b1c      	ldr	r3, [pc, #112]	@ (8001d68 <movimiento_radar+0x80>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d007      	beq.n	8001d0c <movimiento_radar+0x24>
 8001cfc:	4b1b      	ldr	r3, [pc, #108]	@ (8001d6c <movimiento_radar+0x84>)
 8001cfe:	881a      	ldrh	r2, [r3, #0]
 8001d00:	887b      	ldrh	r3, [r7, #2]
 8001d02:	4413      	add	r3, r2
 8001d04:	b29a      	uxth	r2, r3
 8001d06:	4b19      	ldr	r3, [pc, #100]	@ (8001d6c <movimiento_radar+0x84>)
 8001d08:	801a      	strh	r2, [r3, #0]
 8001d0a:	e006      	b.n	8001d1a <movimiento_radar+0x32>
    else                      angulo_Radar_Horizontal -= step;
 8001d0c:	4b17      	ldr	r3, [pc, #92]	@ (8001d6c <movimiento_radar+0x84>)
 8001d0e:	881a      	ldrh	r2, [r3, #0]
 8001d10:	887b      	ldrh	r3, [r7, #2]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	b29a      	uxth	r2, r3
 8001d16:	4b15      	ldr	r3, [pc, #84]	@ (8001d6c <movimiento_radar+0x84>)
 8001d18:	801a      	strh	r2, [r3, #0]

    if (angulo_Radar_Horizontal >= GIRO_MAX) { angulo_Radar_Horizontal = GIRO_MAX; flag_Sentido_Horario = 0; }
 8001d1a:	4b14      	ldr	r3, [pc, #80]	@ (8001d6c <movimiento_radar+0x84>)
 8001d1c:	881b      	ldrh	r3, [r3, #0]
 8001d1e:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d906      	bls.n	8001d34 <movimiento_radar+0x4c>
 8001d26:	4b11      	ldr	r3, [pc, #68]	@ (8001d6c <movimiento_radar+0x84>)
 8001d28:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8001d2c:	801a      	strh	r2, [r3, #0]
 8001d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d68 <movimiento_radar+0x80>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	701a      	strb	r2, [r3, #0]
    if (angulo_Radar_Horizontal <= GIRO_MIN) { angulo_Radar_Horizontal = GIRO_MIN; flag_Sentido_Horario = 1; }
 8001d34:	4b0d      	ldr	r3, [pc, #52]	@ (8001d6c <movimiento_radar+0x84>)
 8001d36:	881b      	ldrh	r3, [r3, #0]
 8001d38:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001d3c:	d806      	bhi.n	8001d4c <movimiento_radar+0x64>
 8001d3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d6c <movimiento_radar+0x84>)
 8001d40:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001d44:	801a      	strh	r2, [r3, #0]
 8001d46:	4b08      	ldr	r3, [pc, #32]	@ (8001d68 <movimiento_radar+0x80>)
 8001d48:	2201      	movs	r2, #1
 8001d4a:	701a      	strb	r2, [r3, #0]

    set_servo_radar(htim, angulo_Radar_Horizontal);
 8001d4c:	4b07      	ldr	r3, [pc, #28]	@ (8001d6c <movimiento_radar+0x84>)
 8001d4e:	881b      	ldrh	r3, [r3, #0]
 8001d50:	4619      	mov	r1, r3
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f7ff ffb8 	bl	8001cc8 <set_servo_radar>

    HAL_Delay(5);
 8001d58:	2005      	movs	r0, #5
 8001d5a:	f000 ff51 	bl	8002c00 <HAL_Delay>
}
 8001d5e:	bf00      	nop
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20000002 	.word	0x20000002
 8001d6c:	20000000 	.word	0x20000000

08001d70 <radar_get_angulo>:

uint16_t radar_get_angulo(void) { return angulo_Radar_Horizontal; }
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	4b03      	ldr	r3, [pc, #12]	@ (8001d84 <radar_get_angulo+0x14>)
 8001d76:	881b      	ldrh	r3, [r3, #0]
 8001d78:	4618      	mov	r0, r3
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	20000000 	.word	0x20000000

08001d88 <transforma_g>:
//se necesita porque aparentemente comparar 2 floats no es trivial
static const float margen_igualdad = 0.01f;  // 0,01 grados

//1000 es 0, 2000 es 360
//es static, solo se puede usar desde aqui, si se necesita fuera pues se quita el static
static float transforma_g(uint16_t angulo){
 8001d88:	b480      	push	{r7}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	80fb      	strh	r3, [r7, #6]
	//comprobaciones que no se si deberian estar
	//if (angulo<1000){return 0.0f;}
	//if (angulo>2000){return 360.0f;}
	float resultado=(((float)angulo*0.36f)-360.0f);
 8001d92:	88fb      	ldrh	r3, [r7, #6]
 8001d94:	ee07 3a90 	vmov	s15, r3
 8001d98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d9c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001dc4 <transforma_g+0x3c>
 8001da0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001da4:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001dc8 <transforma_g+0x40>
 8001da8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001dac:	edc7 7a03 	vstr	s15, [r7, #12]
	return resultado;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	ee07 3a90 	vmov	s15, r3
}
 8001db6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dba:	3714      	adds	r7, #20
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr
 8001dc4:	3eb851ec 	.word	0x3eb851ec
 8001dc8:	43b40000 	.word	0x43b40000

08001dcc <transforma_a_entero>:
//Transformacion de grados a el valor entre 1000 (0) y 2000 (360) Se necesita  fuera asi que sin static
uint16_t transforma_a_entero(float angulo){
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	ed87 0a01 	vstr	s0, [r7, #4]
	float resultado = 1000.0f + (angulo * (1000.0f / 360.0f));
 8001dd6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dda:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001e3c <transforma_a_entero+0x70>
 8001dde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001de2:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001e40 <transforma_a_entero+0x74>
 8001de6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001dea:	edc7 7a03 	vstr	s15, [r7, #12]

	if (resultado < 1000.0f) resultado = 1000.0f; // Te lo copio ainara
 8001dee:	edd7 7a03 	vldr	s15, [r7, #12]
 8001df2:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001e40 <transforma_a_entero+0x74>
 8001df6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dfe:	d501      	bpl.n	8001e04 <transforma_a_entero+0x38>
 8001e00:	4b10      	ldr	r3, [pc, #64]	@ (8001e44 <transforma_a_entero+0x78>)
 8001e02:	60fb      	str	r3, [r7, #12]
	if (resultado > 2000.0f) resultado = 2000.0f;
 8001e04:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e08:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001e48 <transforma_a_entero+0x7c>
 8001e0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e14:	dd01      	ble.n	8001e1a <transforma_a_entero+0x4e>
 8001e16:	4b0d      	ldr	r3, [pc, #52]	@ (8001e4c <transforma_a_entero+0x80>)
 8001e18:	60fb      	str	r3, [r7, #12]

	return (uint16_t)(resultado + 0.5f); //+0.5f es para evitar truncamientos raros en el cast
 8001e1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e1e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001e22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e2a:	ee17 3a90 	vmov	r3, s15
 8001e2e:	b29b      	uxth	r3, r3
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3714      	adds	r7, #20
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr
 8001e3c:	4031c71c 	.word	0x4031c71c
 8001e40:	447a0000 	.word	0x447a0000
 8001e44:	447a0000 	.word	0x447a0000
 8001e48:	44fa0000 	.word	0x44fa0000
 8001e4c:	44fa0000 	.word	0x44fa0000

08001e50 <pool_init>:


void pool_init(void){
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8001e56:	2300      	movs	r3, #0
 8001e58:	71fb      	strb	r3, [r7, #7]
 8001e5a:	e025      	b.n	8001ea8 <pool_init+0x58>
		huecos_ocupados[i] = 0u;
 8001e5c:	79fb      	ldrb	r3, [r7, #7]
 8001e5e:	4a18      	ldr	r2, [pc, #96]	@ (8001ec0 <pool_init+0x70>)
 8001e60:	2100      	movs	r1, #0
 8001e62:	54d1      	strb	r1, [r2, r3]
		datos[i].distancia = 0.0f;
 8001e64:	79fa      	ldrb	r2, [r7, #7]
 8001e66:	4917      	ldr	r1, [pc, #92]	@ (8001ec4 <pool_init+0x74>)
 8001e68:	4613      	mov	r3, r2
 8001e6a:	005b      	lsls	r3, r3, #1
 8001e6c:	4413      	add	r3, r2
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	440b      	add	r3, r1
 8001e72:	f04f 0200 	mov.w	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
		datos[i].angulo = 0.0f;
 8001e78:	79fa      	ldrb	r2, [r7, #7]
 8001e7a:	4912      	ldr	r1, [pc, #72]	@ (8001ec4 <pool_init+0x74>)
 8001e7c:	4613      	mov	r3, r2
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	4413      	add	r3, r2
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	440b      	add	r3, r1
 8001e86:	3304      	adds	r3, #4
 8001e88:	f04f 0200 	mov.w	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
	    datos[i].marcado=0u;
 8001e8e:	79fa      	ldrb	r2, [r7, #7]
 8001e90:	490c      	ldr	r1, [pc, #48]	@ (8001ec4 <pool_init+0x74>)
 8001e92:	4613      	mov	r3, r2
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	4413      	add	r3, r2
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	440b      	add	r3, r1
 8001e9c:	3308      	adds	r3, #8
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8001ea2:	79fb      	ldrb	r3, [r7, #7]
 8001ea4:	3301      	adds	r3, #1
 8001ea6:	71fb      	strb	r3, [r7, #7]
 8001ea8:	79fb      	ldrb	r3, [r7, #7]
 8001eaa:	2b13      	cmp	r3, #19
 8001eac:	d9d6      	bls.n	8001e5c <pool_init+0xc>
	}
	numero_huecos = MAXIMO_OBJETIVOS;
 8001eae:	4b06      	ldr	r3, [pc, #24]	@ (8001ec8 <pool_init+0x78>)
 8001eb0:	2214      	movs	r2, #20
 8001eb2:	701a      	strb	r2, [r3, #0]
}
 8001eb4:	bf00      	nop
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr
 8001ec0:	20000664 	.word	0x20000664
 8001ec4:	20000574 	.word	0x20000574
 8001ec8:	20000678 	.word	0x20000678

08001ecc <get_Objetivo>:

/////////////////////////////////
// Para buscar un objetivo y fijarlo con el laser he creado esta funcin.
// La variable j es static para no perder la cuenta cuando se devuelva un objetivo de todos los posibles para en otra iteracion poder apuntar al siguiente de la lista.
Posicion* get_Objetivo(){
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
	static uint8_t j = 0u;

	    if (numero_huecos == MAXIMO_OBJETIVOS) {
 8001ed2:	4b33      	ldr	r3, [pc, #204]	@ (8001fa0 <get_Objetivo+0xd4>)
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	2b14      	cmp	r3, #20
 8001ed8:	d101      	bne.n	8001ede <get_Objetivo+0x12>
	        return NULL; // no hay objetivos
 8001eda:	2300      	movs	r3, #0
 8001edc:	e05a      	b.n	8001f94 <get_Objetivo+0xc8>
	    }

	    if(datos[j].marcado==1u){datos[j].marcado=0u;} //se desmarca el objetivo anterior (solo se puede marcar un objetivo)
 8001ede:	4b31      	ldr	r3, [pc, #196]	@ (8001fa4 <get_Objetivo+0xd8>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4a30      	ldr	r2, [pc, #192]	@ (8001fa8 <get_Objetivo+0xdc>)
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	440b      	add	r3, r1
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	4413      	add	r3, r2
 8001ef0:	3308      	adds	r3, #8
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d10b      	bne.n	8001f10 <get_Objetivo+0x44>
 8001ef8:	4b2a      	ldr	r3, [pc, #168]	@ (8001fa4 <get_Objetivo+0xd8>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	4619      	mov	r1, r3
 8001efe:	4a2a      	ldr	r2, [pc, #168]	@ (8001fa8 <get_Objetivo+0xdc>)
 8001f00:	460b      	mov	r3, r1
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	440b      	add	r3, r1
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	4413      	add	r3, r2
 8001f0a:	3308      	adds	r3, #8
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	701a      	strb	r2, [r3, #0]
	    for (uint8_t k = 0u; k < MAXIMO_OBJETIVOS; k++) {
 8001f10:	2300      	movs	r3, #0
 8001f12:	71fb      	strb	r3, [r7, #7]
 8001f14:	e03a      	b.n	8001f8c <get_Objetivo+0xc0>
	        uint8_t idx = (uint8_t)((j + k) % MAXIMO_OBJETIVOS);
 8001f16:	4b23      	ldr	r3, [pc, #140]	@ (8001fa4 <get_Objetivo+0xd8>)
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	79fb      	ldrb	r3, [r7, #7]
 8001f1e:	4413      	add	r3, r2
 8001f20:	4619      	mov	r1, r3
 8001f22:	4b22      	ldr	r3, [pc, #136]	@ (8001fac <get_Objetivo+0xe0>)
 8001f24:	fba3 2301 	umull	r2, r3, r3, r1
 8001f28:	091a      	lsrs	r2, r3, #4
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	4413      	add	r3, r2
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	1aca      	subs	r2, r1, r3
 8001f34:	4613      	mov	r3, r2
 8001f36:	71bb      	strb	r3, [r7, #6]
	        if (huecos_ocupados[idx] == 1u) {
 8001f38:	79bb      	ldrb	r3, [r7, #6]
 8001f3a:	4a1d      	ldr	r2, [pc, #116]	@ (8001fb0 <get_Objetivo+0xe4>)
 8001f3c:	5cd3      	ldrb	r3, [r2, r3]
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d121      	bne.n	8001f86 <get_Objetivo+0xba>
	            j = (uint8_t)((idx + 1u) % MAXIMO_OBJETIVOS);	 // siguiente para la prxima vez
 8001f42:	79bb      	ldrb	r3, [r7, #6]
 8001f44:	1c59      	adds	r1, r3, #1
 8001f46:	4b19      	ldr	r3, [pc, #100]	@ (8001fac <get_Objetivo+0xe0>)
 8001f48:	fba3 2301 	umull	r2, r3, r3, r1
 8001f4c:	091a      	lsrs	r2, r3, #4
 8001f4e:	4613      	mov	r3, r2
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	4413      	add	r3, r2
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	1aca      	subs	r2, r1, r3
 8001f58:	b2d2      	uxtb	r2, r2
 8001f5a:	4b12      	ldr	r3, [pc, #72]	@ (8001fa4 <get_Objetivo+0xd8>)
 8001f5c:	701a      	strb	r2, [r3, #0]
	            datos[j].marcado=1u; //se marca como objetivo
 8001f5e:	4b11      	ldr	r3, [pc, #68]	@ (8001fa4 <get_Objetivo+0xd8>)
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	4619      	mov	r1, r3
 8001f64:	4a10      	ldr	r2, [pc, #64]	@ (8001fa8 <get_Objetivo+0xdc>)
 8001f66:	460b      	mov	r3, r1
 8001f68:	005b      	lsls	r3, r3, #1
 8001f6a:	440b      	add	r3, r1
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	4413      	add	r3, r2
 8001f70:	3308      	adds	r3, #8
 8001f72:	2201      	movs	r2, #1
 8001f74:	701a      	strb	r2, [r3, #0]
	            return &datos[idx];
 8001f76:	79ba      	ldrb	r2, [r7, #6]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	005b      	lsls	r3, r3, #1
 8001f7c:	4413      	add	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	4a09      	ldr	r2, [pc, #36]	@ (8001fa8 <get_Objetivo+0xdc>)
 8001f82:	4413      	add	r3, r2
 8001f84:	e006      	b.n	8001f94 <get_Objetivo+0xc8>
	    for (uint8_t k = 0u; k < MAXIMO_OBJETIVOS; k++) {
 8001f86:	79fb      	ldrb	r3, [r7, #7]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	71fb      	strb	r3, [r7, #7]
 8001f8c:	79fb      	ldrb	r3, [r7, #7]
 8001f8e:	2b13      	cmp	r3, #19
 8001f90:	d9c1      	bls.n	8001f16 <get_Objetivo+0x4a>
	        }
	    }

	    return NULL;
 8001f92:	2300      	movs	r3, #0
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	20000678 	.word	0x20000678
 8001fa4:	20000679 	.word	0x20000679
 8001fa8:	20000574 	.word	0x20000574
 8001fac:	cccccccd 	.word	0xcccccccd
 8001fb0:	20000664 	.word	0x20000664

08001fb4 <objetivo_guarda_g>:
//reserva hueco
bool objetivo_guarda_g(float distancia, float angulo){
 8001fb4:	b480      	push	{r7}
 8001fb6:	b085      	sub	sp, #20
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	ed87 0a01 	vstr	s0, [r7, #4]
 8001fbe:	edc7 0a00 	vstr	s1, [r7]
	//si no hay hueco retorna falso
	if (numero_huecos == 0u){ return false; }
 8001fc2:	4b22      	ldr	r3, [pc, #136]	@ (800204c <objetivo_guarda_g+0x98>)
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d101      	bne.n	8001fce <objetivo_guarda_g+0x1a>
 8001fca:	2300      	movs	r3, #0
 8001fcc:	e037      	b.n	800203e <objetivo_guarda_g+0x8a>

	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8001fce:	2300      	movs	r3, #0
 8001fd0:	73fb      	strb	r3, [r7, #15]
 8001fd2:	e030      	b.n	8002036 <objetivo_guarda_g+0x82>
		if (huecos_ocupados[i] == 0u){
 8001fd4:	7bfb      	ldrb	r3, [r7, #15]
 8001fd6:	4a1e      	ldr	r2, [pc, #120]	@ (8002050 <objetivo_guarda_g+0x9c>)
 8001fd8:	5cd3      	ldrb	r3, [r2, r3]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d128      	bne.n	8002030 <objetivo_guarda_g+0x7c>
	    	huecos_ocupados[i] = 1u;
 8001fde:	7bfb      	ldrb	r3, [r7, #15]
 8001fe0:	4a1b      	ldr	r2, [pc, #108]	@ (8002050 <objetivo_guarda_g+0x9c>)
 8001fe2:	2101      	movs	r1, #1
 8001fe4:	54d1      	strb	r1, [r2, r3]
	        datos[i].distancia = distancia;
 8001fe6:	7bfa      	ldrb	r2, [r7, #15]
 8001fe8:	491a      	ldr	r1, [pc, #104]	@ (8002054 <objetivo_guarda_g+0xa0>)
 8001fea:	4613      	mov	r3, r2
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	4413      	add	r3, r2
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	440b      	add	r3, r1
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	601a      	str	r2, [r3, #0]
	        datos[i].angulo = angulo;
 8001ff8:	7bfa      	ldrb	r2, [r7, #15]
 8001ffa:	4916      	ldr	r1, [pc, #88]	@ (8002054 <objetivo_guarda_g+0xa0>)
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	4413      	add	r3, r2
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	440b      	add	r3, r1
 8002006:	3304      	adds	r3, #4
 8002008:	683a      	ldr	r2, [r7, #0]
 800200a:	601a      	str	r2, [r3, #0]
	        datos[i].marcado=0u;
 800200c:	7bfa      	ldrb	r2, [r7, #15]
 800200e:	4911      	ldr	r1, [pc, #68]	@ (8002054 <objetivo_guarda_g+0xa0>)
 8002010:	4613      	mov	r3, r2
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	4413      	add	r3, r2
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	440b      	add	r3, r1
 800201a:	3308      	adds	r3, #8
 800201c:	2200      	movs	r2, #0
 800201e:	701a      	strb	r2, [r3, #0]
	        numero_huecos--;
 8002020:	4b0a      	ldr	r3, [pc, #40]	@ (800204c <objetivo_guarda_g+0x98>)
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	3b01      	subs	r3, #1
 8002026:	b2da      	uxtb	r2, r3
 8002028:	4b08      	ldr	r3, [pc, #32]	@ (800204c <objetivo_guarda_g+0x98>)
 800202a:	701a      	strb	r2, [r3, #0]
	        return true;
 800202c:	2301      	movs	r3, #1
 800202e:	e006      	b.n	800203e <objetivo_guarda_g+0x8a>
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8002030:	7bfb      	ldrb	r3, [r7, #15]
 8002032:	3301      	adds	r3, #1
 8002034:	73fb      	strb	r3, [r7, #15]
 8002036:	7bfb      	ldrb	r3, [r7, #15]
 8002038:	2b13      	cmp	r3, #19
 800203a:	d9cb      	bls.n	8001fd4 <objetivo_guarda_g+0x20>
	    }
	}
	return false;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3714      	adds	r7, #20
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	20000678 	.word	0x20000678
 8002050:	20000664 	.word	0x20000664
 8002054:	20000574 	.word	0x20000574

08002058 <objetivo_guarda>:

//reserva hueco y hace transformacion a angulo
bool objetivo_guarda(float distancia, uint16_t angulo){
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002062:	4603      	mov	r3, r0
 8002064:	807b      	strh	r3, [r7, #2]
	return objetivo_guarda_g(distancia, transforma_g(angulo));
 8002066:	887b      	ldrh	r3, [r7, #2]
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff fe8d 	bl	8001d88 <transforma_g>
 800206e:	eef0 7a40 	vmov.f32	s15, s0
 8002072:	eef0 0a67 	vmov.f32	s1, s15
 8002076:	ed97 0a01 	vldr	s0, [r7, #4]
 800207a:	f7ff ff9b 	bl	8001fb4 <objetivo_guarda_g>
 800207e:	4603      	mov	r3, r0
}
 8002080:	4618      	mov	r0, r3
 8002082:	3708      	adds	r7, #8
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <objetivo_existente>:


//comprobacion de objetivo existente
bool objetivo_existente(uint16_t angulo_medio){
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	4603      	mov	r3, r0
 8002090:	80fb      	strh	r3, [r7, #6]
	uint8_t i = objetivo_indice_angulo(angulo_medio);
 8002092:	88fb      	ldrh	r3, [r7, #6]
 8002094:	4618      	mov	r0, r3
 8002096:	f000 f8f9 	bl	800228c <objetivo_indice_angulo>
 800209a:	4603      	mov	r3, r0
 800209c:	73fb      	strb	r3, [r7, #15]
	if (i==OBJETIVO_NO_ENCONTRADO) return false;
 800209e:	7bfb      	ldrb	r3, [r7, #15]
 80020a0:	2bff      	cmp	r3, #255	@ 0xff
 80020a2:	d101      	bne.n	80020a8 <objetivo_existente+0x20>
 80020a4:	2300      	movs	r3, #0
 80020a6:	e000      	b.n	80020aa <objetivo_existente+0x22>
	else return true;
 80020a8:	2301      	movs	r3, #1
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
	...

080020b4 <objetivo_libera_indice>:


/////////////////////////////////
//libera hueco segun indice
bool objetivo_libera_indice(uint8_t indice){
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	4603      	mov	r3, r0
 80020bc:	71fb      	strb	r3, [r7, #7]
	if (indice >= MAXIMO_OBJETIVOS){ return false;}
 80020be:	79fb      	ldrb	r3, [r7, #7]
 80020c0:	2b13      	cmp	r3, #19
 80020c2:	d901      	bls.n	80020c8 <objetivo_libera_indice+0x14>
 80020c4:	2300      	movs	r3, #0
 80020c6:	e030      	b.n	800212a <objetivo_libera_indice+0x76>
	if (huecos_ocupados[indice] == 0u){ return false;}
 80020c8:	79fb      	ldrb	r3, [r7, #7]
 80020ca:	4a1b      	ldr	r2, [pc, #108]	@ (8002138 <objetivo_libera_indice+0x84>)
 80020cc:	5cd3      	ldrb	r3, [r2, r3]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d101      	bne.n	80020d6 <objetivo_libera_indice+0x22>
 80020d2:	2300      	movs	r3, #0
 80020d4:	e029      	b.n	800212a <objetivo_libera_indice+0x76>

	huecos_ocupados[indice] = 0u;
 80020d6:	79fb      	ldrb	r3, [r7, #7]
 80020d8:	4a17      	ldr	r2, [pc, #92]	@ (8002138 <objetivo_libera_indice+0x84>)
 80020da:	2100      	movs	r1, #0
 80020dc:	54d1      	strb	r1, [r2, r3]
	datos[indice].distancia = 0.0f;
 80020de:	79fa      	ldrb	r2, [r7, #7]
 80020e0:	4916      	ldr	r1, [pc, #88]	@ (800213c <objetivo_libera_indice+0x88>)
 80020e2:	4613      	mov	r3, r2
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	4413      	add	r3, r2
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	440b      	add	r3, r1
 80020ec:	f04f 0200 	mov.w	r2, #0
 80020f0:	601a      	str	r2, [r3, #0]
	datos[indice].angulo = 0.0f;
 80020f2:	79fa      	ldrb	r2, [r7, #7]
 80020f4:	4911      	ldr	r1, [pc, #68]	@ (800213c <objetivo_libera_indice+0x88>)
 80020f6:	4613      	mov	r3, r2
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	4413      	add	r3, r2
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	440b      	add	r3, r1
 8002100:	3304      	adds	r3, #4
 8002102:	f04f 0200 	mov.w	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
    datos[indice].marcado=0u;
 8002108:	79fa      	ldrb	r2, [r7, #7]
 800210a:	490c      	ldr	r1, [pc, #48]	@ (800213c <objetivo_libera_indice+0x88>)
 800210c:	4613      	mov	r3, r2
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	4413      	add	r3, r2
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	440b      	add	r3, r1
 8002116:	3308      	adds	r3, #8
 8002118:	2200      	movs	r2, #0
 800211a:	701a      	strb	r2, [r3, #0]
    numero_huecos++;
 800211c:	4b08      	ldr	r3, [pc, #32]	@ (8002140 <objetivo_libera_indice+0x8c>)
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	3301      	adds	r3, #1
 8002122:	b2da      	uxtb	r2, r3
 8002124:	4b06      	ldr	r3, [pc, #24]	@ (8002140 <objetivo_libera_indice+0x8c>)
 8002126:	701a      	strb	r2, [r3, #0]
    return true;
 8002128:	2301      	movs	r3, #1
}
 800212a:	4618      	mov	r0, r3
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	20000664 	.word	0x20000664
 800213c:	20000574 	.word	0x20000574
 8002140:	20000678 	.word	0x20000678

08002144 <objetivo_libera_g>:
//libera hueco segun la posicion del angulo, en mi cabeza asi es como funcionaria
bool objetivo_libera_g(float angulo){
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	ed87 0a01 	vstr	s0, [r7, #4]
	uint8_t i = objetivo_indice_angulo_g(angulo);
 800214e:	ed97 0a01 	vldr	s0, [r7, #4]
 8002152:	f000 f861 	bl	8002218 <objetivo_indice_angulo_g>
 8002156:	4603      	mov	r3, r0
 8002158:	73fb      	strb	r3, [r7, #15]
    if (i == OBJETIVO_NO_ENCONTRADO){ return false;}
 800215a:	7bfb      	ldrb	r3, [r7, #15]
 800215c:	2bff      	cmp	r3, #255	@ 0xff
 800215e:	d101      	bne.n	8002164 <objetivo_libera_g+0x20>
 8002160:	2300      	movs	r3, #0
 8002162:	e004      	b.n	800216e <objetivo_libera_g+0x2a>
	return objetivo_libera_indice(i);
 8002164:	7bfb      	ldrb	r3, [r7, #15]
 8002166:	4618      	mov	r0, r3
 8002168:	f7ff ffa4 	bl	80020b4 <objetivo_libera_indice>
 800216c:	4603      	mov	r3, r0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3710      	adds	r7, #16
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <objetivo_libera>:
bool objetivo_libera(uint16_t angulo){
 8002176:	b580      	push	{r7, lr}
 8002178:	b082      	sub	sp, #8
 800217a:	af00      	add	r7, sp, #0
 800217c:	4603      	mov	r3, r0
 800217e:	80fb      	strh	r3, [r7, #6]
	return objetivo_libera_g(transforma_g(angulo));
 8002180:	88fb      	ldrh	r3, [r7, #6]
 8002182:	4618      	mov	r0, r3
 8002184:	f7ff fe00 	bl	8001d88 <transforma_g>
 8002188:	eef0 7a40 	vmov.f32	s15, s0
 800218c:	eeb0 0a67 	vmov.f32	s0, s15
 8002190:	f7ff ffd8 	bl	8002144 <objetivo_libera_g>
 8002194:	4603      	mov	r3, r0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
	...

080021a0 <objetivo_hueco_usado>:

/////////////////////////////////
//mira si el hueco esta ocupado
//muy importante para recorrer el vector y saltarse el hueco vacio
bool objetivo_hueco_usado(uint8_t indice){
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	4603      	mov	r3, r0
 80021a8:	71fb      	strb	r3, [r7, #7]
	if (indice >= MAXIMO_OBJETIVOS){ return false; }
 80021aa:	79fb      	ldrb	r3, [r7, #7]
 80021ac:	2b13      	cmp	r3, #19
 80021ae:	d901      	bls.n	80021b4 <objetivo_hueco_usado+0x14>
 80021b0:	2300      	movs	r3, #0
 80021b2:	e007      	b.n	80021c4 <objetivo_hueco_usado+0x24>
	    return (huecos_ocupados[indice] == 1u);
 80021b4:	79fb      	ldrb	r3, [r7, #7]
 80021b6:	4a06      	ldr	r2, [pc, #24]	@ (80021d0 <objetivo_hueco_usado+0x30>)
 80021b8:	5cd3      	ldrb	r3, [r2, r3]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	bf0c      	ite	eq
 80021be:	2301      	moveq	r3, #1
 80021c0:	2300      	movne	r3, #0
 80021c2:	b2db      	uxtb	r3, r3
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	20000664 	.word	0x20000664

080021d4 <objetivo>:

/////////////////////////////////
//devuelve la informacion de posicion
//si hubiese indice concreto se busca direcctamnete si no hay que ir uno a uno
Posicion* objetivo(uint8_t indice){
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	4603      	mov	r3, r0
 80021dc:	71fb      	strb	r3, [r7, #7]
	if (indice >= MAXIMO_OBJETIVOS){ return NULL;}
 80021de:	79fb      	ldrb	r3, [r7, #7]
 80021e0:	2b13      	cmp	r3, #19
 80021e2:	d901      	bls.n	80021e8 <objetivo+0x14>
 80021e4:	2300      	movs	r3, #0
 80021e6:	e00d      	b.n	8002204 <objetivo+0x30>
	if (huecos_ocupados[indice] == 0u){ return NULL; }
 80021e8:	79fb      	ldrb	r3, [r7, #7]
 80021ea:	4a09      	ldr	r2, [pc, #36]	@ (8002210 <objetivo+0x3c>)
 80021ec:	5cd3      	ldrb	r3, [r2, r3]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d101      	bne.n	80021f6 <objetivo+0x22>
 80021f2:	2300      	movs	r3, #0
 80021f4:	e006      	b.n	8002204 <objetivo+0x30>
	    return &datos[indice];
 80021f6:	79fa      	ldrb	r2, [r7, #7]
 80021f8:	4613      	mov	r3, r2
 80021fa:	005b      	lsls	r3, r3, #1
 80021fc:	4413      	add	r3, r2
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	4a04      	ldr	r2, [pc, #16]	@ (8002214 <objetivo+0x40>)
 8002202:	4413      	add	r3, r2
}
 8002204:	4618      	mov	r0, r3
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr
 8002210:	20000664 	.word	0x20000664
 8002214:	20000574 	.word	0x20000574

08002218 <objetivo_indice_angulo_g>:
}


/////////////////////////////////
//devuelve indice
uint8_t objetivo_indice_angulo_g(float angulo){
 8002218:	b480      	push	{r7}
 800221a:	b085      	sub	sp, #20
 800221c:	af00      	add	r7, sp, #0
 800221e:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8002222:	2300      	movs	r3, #0
 8002224:	73fb      	strb	r3, [r7, #15]
 8002226:	e020      	b.n	800226a <objetivo_indice_angulo_g+0x52>
		if (huecos_ocupados[i] == 1u) { //esto se puede solo aqui, solo el posicion_pool.c ve las cosas static
 8002228:	7bfb      	ldrb	r3, [r7, #15]
 800222a:	4a15      	ldr	r2, [pc, #84]	@ (8002280 <objetivo_indice_angulo_g+0x68>)
 800222c:	5cd3      	ldrb	r3, [r2, r3]
 800222e:	2b01      	cmp	r3, #1
 8002230:	d118      	bne.n	8002264 <objetivo_indice_angulo_g+0x4c>
			if (fabsf(datos[i].angulo - angulo) < margen_igualdad){
 8002232:	7bfa      	ldrb	r2, [r7, #15]
 8002234:	4913      	ldr	r1, [pc, #76]	@ (8002284 <objetivo_indice_angulo_g+0x6c>)
 8002236:	4613      	mov	r3, r2
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	4413      	add	r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	440b      	add	r3, r1
 8002240:	3304      	adds	r3, #4
 8002242:	ed93 7a00 	vldr	s14, [r3]
 8002246:	edd7 7a01 	vldr	s15, [r7, #4]
 800224a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800224e:	eef0 7ae7 	vabs.f32	s15, s15
 8002252:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8002288 <objetivo_indice_angulo_g+0x70>
 8002256:	eef4 7ac7 	vcmpe.f32	s15, s14
 800225a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800225e:	d501      	bpl.n	8002264 <objetivo_indice_angulo_g+0x4c>
				return i;
 8002260:	7bfb      	ldrb	r3, [r7, #15]
 8002262:	e006      	b.n	8002272 <objetivo_indice_angulo_g+0x5a>
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8002264:	7bfb      	ldrb	r3, [r7, #15]
 8002266:	3301      	adds	r3, #1
 8002268:	73fb      	strb	r3, [r7, #15]
 800226a:	7bfb      	ldrb	r3, [r7, #15]
 800226c:	2b13      	cmp	r3, #19
 800226e:	d9db      	bls.n	8002228 <objetivo_indice_angulo_g+0x10>
			}
		}
	}
	return OBJETIVO_NO_ENCONTRADO;
 8002270:	23ff      	movs	r3, #255	@ 0xff
}
 8002272:	4618      	mov	r0, r3
 8002274:	3714      	adds	r7, #20
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	20000664 	.word	0x20000664
 8002284:	20000574 	.word	0x20000574
 8002288:	3c23d70a 	.word	0x3c23d70a

0800228c <objetivo_indice_angulo>:

uint8_t objetivo_indice_angulo(uint16_t angulo){
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	4603      	mov	r3, r0
 8002294:	80fb      	strh	r3, [r7, #6]
	return objetivo_indice_angulo_g(transforma_g(angulo));
 8002296:	88fb      	ldrh	r3, [r7, #6]
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff fd75 	bl	8001d88 <transforma_g>
 800229e:	eef0 7a40 	vmov.f32	s15, s0
 80022a2:	eeb0 0a67 	vmov.f32	s0, s15
 80022a6:	f7ff ffb7 	bl	8002218 <objetivo_indice_angulo_g>
 80022aa:	4603      	mov	r3, r0
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3708      	adds	r7, #8
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <detectar_Objetivo>:




// Esta funcin combina todas las anteriores para hacer cdigo funcional, la declaro aqui para dejar mas limpio el main.
void detectar_Objetivo(VL53L0X_RangingMeasurementData_t *Ranging, uint16_t angulo_actual){
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b086      	sub	sp, #24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	460b      	mov	r3, r1
 80022be:	807b      	strh	r3, [r7, #2]
	static float sumatorio_Grados = 0;
	static float sumatorio_Distancia = 0;
	static uint8_t numero_Objetivos = 0;
	static uint8_t flag_Objetivo_Detectado = 0;

	if (HAL_GetTick() - t_last < 50) return;
 80022c0:	f000 fc92 	bl	8002be8 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	4b54      	ldr	r3, [pc, #336]	@ (8002418 <detectar_Objetivo+0x164>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b31      	cmp	r3, #49	@ 0x31
 80022ce:	f240 809e 	bls.w	800240e <detectar_Objetivo+0x15a>
	t_last = HAL_GetTick();
 80022d2:	f000 fc89 	bl	8002be8 <HAL_GetTick>
 80022d6:	4603      	mov	r3, r0
 80022d8:	4a4f      	ldr	r2, [pc, #316]	@ (8002418 <detectar_Objetivo+0x164>)
 80022da:	6013      	str	r3, [r2, #0]

	uint16_t distance_mm = Ranging->RangeMilliMeter;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	891b      	ldrh	r3, [r3, #8]
 80022e0:	82fb      	strh	r3, [r7, #22]


	if (distance_mm <= DISTANCIA_DE_DETECCION){
 80022e2:	8afb      	ldrh	r3, [r7, #22]
 80022e4:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d823      	bhi.n	8002334 <detectar_Objetivo+0x80>
	    flag_Objetivo_Detectado = 1;
 80022ec:	4b4b      	ldr	r3, [pc, #300]	@ (800241c <detectar_Objetivo+0x168>)
 80022ee:	2201      	movs	r2, #1
 80022f0:	701a      	strb	r2, [r3, #0]
	    sumatorio_Grados += angulo_actual;
 80022f2:	887b      	ldrh	r3, [r7, #2]
 80022f4:	ee07 3a90 	vmov	s15, r3
 80022f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022fc:	4b48      	ldr	r3, [pc, #288]	@ (8002420 <detectar_Objetivo+0x16c>)
 80022fe:	edd3 7a00 	vldr	s15, [r3]
 8002302:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002306:	4b46      	ldr	r3, [pc, #280]	@ (8002420 <detectar_Objetivo+0x16c>)
 8002308:	edc3 7a00 	vstr	s15, [r3]
	    sumatorio_Distancia += (float)distance_mm;
 800230c:	8afb      	ldrh	r3, [r7, #22]
 800230e:	ee07 3a90 	vmov	s15, r3
 8002312:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002316:	4b43      	ldr	r3, [pc, #268]	@ (8002424 <detectar_Objetivo+0x170>)
 8002318:	edd3 7a00 	vldr	s15, [r3]
 800231c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002320:	4b40      	ldr	r3, [pc, #256]	@ (8002424 <detectar_Objetivo+0x170>)
 8002322:	edc3 7a00 	vstr	s15, [r3]
	    numero_Objetivos++;
 8002326:	4b40      	ldr	r3, [pc, #256]	@ (8002428 <detectar_Objetivo+0x174>)
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	3301      	adds	r3, #1
 800232c:	b2da      	uxtb	r2, r3
 800232e:	4b3e      	ldr	r3, [pc, #248]	@ (8002428 <detectar_Objetivo+0x174>)
 8002330:	701a      	strb	r2, [r3, #0]
 8002332:	e06d      	b.n	8002410 <detectar_Objetivo+0x15c>
	}
	else {
	    if (flag_Objetivo_Detectado == 1) {
 8002334:	4b39      	ldr	r3, [pc, #228]	@ (800241c <detectar_Objetivo+0x168>)
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	2b01      	cmp	r3, #1
 800233a:	d14d      	bne.n	80023d8 <detectar_Objetivo+0x124>
	        if (numero_Objetivos > 0) { //Es una condicion redundante, pero por seguridad la he puesto
 800233c:	4b3a      	ldr	r3, [pc, #232]	@ (8002428 <detectar_Objetivo+0x174>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d03a      	beq.n	80023ba <detectar_Objetivo+0x106>
	            media_Grados = sumatorio_Grados / numero_Objetivos;
 8002344:	4b36      	ldr	r3, [pc, #216]	@ (8002420 <detectar_Objetivo+0x16c>)
 8002346:	edd3 6a00 	vldr	s13, [r3]
 800234a:	4b37      	ldr	r3, [pc, #220]	@ (8002428 <detectar_Objetivo+0x174>)
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	ee07 3a90 	vmov	s15, r3
 8002352:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002356:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800235a:	4b34      	ldr	r3, [pc, #208]	@ (800242c <detectar_Objetivo+0x178>)
 800235c:	edc3 7a00 	vstr	s15, [r3]
	            media_Distancia = sumatorio_Distancia / numero_Objetivos;
 8002360:	4b30      	ldr	r3, [pc, #192]	@ (8002424 <detectar_Objetivo+0x170>)
 8002362:	edd3 6a00 	vldr	s13, [r3]
 8002366:	4b30      	ldr	r3, [pc, #192]	@ (8002428 <detectar_Objetivo+0x174>)
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	ee07 3a90 	vmov	s15, r3
 800236e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002372:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002376:	4b2e      	ldr	r3, [pc, #184]	@ (8002430 <detectar_Objetivo+0x17c>)
 8002378:	edc3 7a00 	vstr	s15, [r3]

	            uint16_t ang_med = (uint16_t)(media_Grados + 0.5f);
 800237c:	4b2b      	ldr	r3, [pc, #172]	@ (800242c <detectar_Objetivo+0x178>)
 800237e:	edd3 7a00 	vldr	s15, [r3]
 8002382:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002386:	ee77 7a87 	vadd.f32	s15, s15, s14
 800238a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800238e:	ee17 3a90 	vmov	r3, s15
 8002392:	81fb      	strh	r3, [r7, #14]

	            if (!objetivo_existente(ang_med)){ //si el objetivo no esta guardado en lista, se almacena
 8002394:	89fb      	ldrh	r3, [r7, #14]
 8002396:	4618      	mov	r0, r3
 8002398:	f7ff fe76 	bl	8002088 <objetivo_existente>
 800239c:	4603      	mov	r3, r0
 800239e:	f083 0301 	eor.w	r3, r3, #1
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d008      	beq.n	80023ba <detectar_Objetivo+0x106>
	            	objetivo_guarda(media_Distancia, ang_med);
 80023a8:	4b21      	ldr	r3, [pc, #132]	@ (8002430 <detectar_Objetivo+0x17c>)
 80023aa:	edd3 7a00 	vldr	s15, [r3]
 80023ae:	89fb      	ldrh	r3, [r7, #14]
 80023b0:	4618      	mov	r0, r3
 80023b2:	eeb0 0a67 	vmov.f32	s0, s15
 80023b6:	f7ff fe4f 	bl	8002058 <objetivo_guarda>
	            }
	        }

	        // reset
	        sumatorio_Grados = 0;
 80023ba:	4b19      	ldr	r3, [pc, #100]	@ (8002420 <detectar_Objetivo+0x16c>)
 80023bc:	f04f 0200 	mov.w	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]
	        sumatorio_Distancia = 0;
 80023c2:	4b18      	ldr	r3, [pc, #96]	@ (8002424 <detectar_Objetivo+0x170>)
 80023c4:	f04f 0200 	mov.w	r2, #0
 80023c8:	601a      	str	r2, [r3, #0]
	        numero_Objetivos = 0;
 80023ca:	4b17      	ldr	r3, [pc, #92]	@ (8002428 <detectar_Objetivo+0x174>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	701a      	strb	r2, [r3, #0]
	        flag_Objetivo_Detectado = 0;
 80023d0:	4b12      	ldr	r3, [pc, #72]	@ (800241c <detectar_Objetivo+0x168>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	701a      	strb	r2, [r3, #0]
 80023d6:	e01b      	b.n	8002410 <detectar_Objetivo+0x15c>
	    }
	    else {
	    	if (objetivo_existente(angulo_actual)){ //si el objetivo esta guardado en lista, se elimina
 80023d8:	887b      	ldrh	r3, [r7, #2]
 80023da:	4618      	mov	r0, r3
 80023dc:	f7ff fe54 	bl	8002088 <objetivo_existente>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d014      	beq.n	8002410 <detectar_Objetivo+0x15c>
	    		//borra el objetivo del mapa
	            Posicion *p = objetivo(objetivo_indice_angulo(angulo_actual));
 80023e6:	887b      	ldrh	r3, [r7, #2]
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7ff ff4f 	bl	800228c <objetivo_indice_angulo>
 80023ee:	4603      	mov	r3, r0
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff feef 	bl	80021d4 <objetivo>
 80023f6:	6138      	str	r0, [r7, #16]
	            if (p != NULL) {
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d002      	beq.n	8002404 <detectar_Objetivo+0x150>
	            	mapa_borra_cuz(p);
 80023fe:	6938      	ldr	r0, [r7, #16]
 8002400:	f7ff fb84 	bl	8001b0c <mapa_borra_cuz>
	            }
	            objetivo_libera(angulo_actual);
 8002404:	887b      	ldrh	r3, [r7, #2]
 8002406:	4618      	mov	r0, r3
 8002408:	f7ff feb5 	bl	8002176 <objetivo_libera>
 800240c:	e000      	b.n	8002410 <detectar_Objetivo+0x15c>
	if (HAL_GetTick() - t_last < 50) return;
 800240e:	bf00      	nop
	        }
	    }
	}
}
 8002410:	3718      	adds	r7, #24
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	2000067c 	.word	0x2000067c
 800241c:	20000680 	.word	0x20000680
 8002420:	20000684 	.word	0x20000684
 8002424:	20000688 	.word	0x20000688
 8002428:	2000068c 	.word	0x2000068c
 800242c:	2000056c 	.word	0x2000056c
 8002430:	20000570 	.word	0x20000570

08002434 <LidarInit>:


static VL53L0X_Dev_t vl53l0x_c;		//static para poder usar desde cualquier parte de aqui
static VL53L0X_DEV Dev = &vl53l0x_c;

static void LidarInit() {
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
	uint32_t refSpadCount;
	uint8_t isApertureSpads;
	uint8_t VhvSettings;
	uint8_t PhaseCal;
	VL53L0X_WaitDeviceBooted( Dev );
 800243a:	4b2d      	ldr	r3, [pc, #180]	@ (80024f0 <LidarInit+0xbc>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4618      	mov	r0, r3
 8002440:	f008 fc70 	bl	800ad24 <VL53L0X_WaitDeviceBooted>
	VL53L0X_DataInit( Dev );
 8002444:	4b2a      	ldr	r3, [pc, #168]	@ (80024f0 <LidarInit+0xbc>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4618      	mov	r0, r3
 800244a:	f008 f987 	bl	800a75c <VL53L0X_DataInit>
	VL53L0X_StaticInit( Dev );
 800244e:	4b28      	ldr	r3, [pc, #160]	@ (80024f0 <LidarInit+0xbc>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4618      	mov	r0, r3
 8002454:	f008 fae6 	bl	800aa24 <VL53L0X_StaticInit>
	VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 8002458:	4b25      	ldr	r3, [pc, #148]	@ (80024f0 <LidarInit+0xbc>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	1c7a      	adds	r2, r7, #1
 800245e:	1cb9      	adds	r1, r7, #2
 8002460:	4618      	mov	r0, r3
 8002462:	f009 f97d 	bl	800b760 <VL53L0X_PerformRefCalibration>
	VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 8002466:	4b22      	ldr	r3, [pc, #136]	@ (80024f0 <LidarInit+0xbc>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	1cfa      	adds	r2, r7, #3
 800246c:	1d39      	adds	r1, r7, #4
 800246e:	4618      	mov	r0, r3
 8002470:	f009 fdf8 	bl	800c064 <VL53L0X_PerformRefSpadManagement>
	VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8002474:	4b1e      	ldr	r3, [pc, #120]	@ (80024f0 <LidarInit+0xbc>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2100      	movs	r1, #0
 800247a:	4618      	mov	r0, r3
 800247c:	f008 fcf0 	bl	800ae60 <VL53L0X_SetDeviceMode>

	VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 8002480:	4b1b      	ldr	r3, [pc, #108]	@ (80024f0 <LidarInit+0xbc>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2201      	movs	r2, #1
 8002486:	2100      	movs	r1, #0
 8002488:	4618      	mov	r0, r3
 800248a:	f008 ff63 	bl	800b354 <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 800248e:	4b18      	ldr	r3, [pc, #96]	@ (80024f0 <LidarInit+0xbc>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	2201      	movs	r2, #1
 8002494:	2101      	movs	r1, #1
 8002496:	4618      	mov	r0, r3
 8002498:	f008 ff5c 	bl	800b354 <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 800249c:	4b14      	ldr	r3, [pc, #80]	@ (80024f0 <LidarInit+0xbc>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f641 1299 	movw	r2, #6553	@ 0x1999
 80024a4:	2101      	movs	r1, #1
 80024a6:	4618      	mov	r0, r3
 80024a8:	f009 f804 	bl	800b4b4 <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 80024ac:	4b10      	ldr	r3, [pc, #64]	@ (80024f0 <LidarInit+0xbc>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 80024b4:	2100      	movs	r1, #0
 80024b6:	4618      	mov	r0, r3
 80024b8:	f008 fffc 	bl	800b4b4 <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 33000);
 80024bc:	4b0c      	ldr	r3, [pc, #48]	@ (80024f0 <LidarInit+0xbc>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f248 01e8 	movw	r1, #33000	@ 0x80e8
 80024c4:	4618      	mov	r0, r3
 80024c6:	f008 fd29 	bl	800af1c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 80024ca:	4b09      	ldr	r3, [pc, #36]	@ (80024f0 <LidarInit+0xbc>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	2212      	movs	r2, #18
 80024d0:	2100      	movs	r1, #0
 80024d2:	4618      	mov	r0, r3
 80024d4:	f008 fd48 	bl	800af68 <VL53L0X_SetVcselPulsePeriod>
	VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 80024d8:	4b05      	ldr	r3, [pc, #20]	@ (80024f0 <LidarInit+0xbc>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	220e      	movs	r2, #14
 80024de:	2101      	movs	r1, #1
 80024e0:	4618      	mov	r0, r3
 80024e2:	f008 fd41 	bl	800af68 <VL53L0X_SetVcselPulsePeriod>
}
 80024e6:	bf00      	nop
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	20000004 	.word	0x20000004

080024f4 <LidarMedir>:

VL53L0X_Error LidarMedir(VL53L0X_RangingMeasurementData_t *out)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
    return VL53L0X_PerformSingleRangingMeasurement(Dev, out);
 80024fc:	4b05      	ldr	r3, [pc, #20]	@ (8002514 <LidarMedir+0x20>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6879      	ldr	r1, [r7, #4]
 8002502:	4618      	mov	r0, r3
 8002504:	f009 fbc6 	bl	800bc94 <VL53L0X_PerformSingleRangingMeasurement>
 8002508:	4603      	mov	r3, r0
    HAL_Delay(5);
}
 800250a:	4618      	mov	r0, r3
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	20000004 	.word	0x20000004

08002518 <LidarPreparacionFuncionamiento>:

void LidarPreparacionFuncionamiento(I2C_HandleTypeDef *hi2c){
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
	Dev->I2cHandle = hi2c;
 8002520:	4b16      	ldr	r3, [pc, #88]	@ (800257c <LidarPreparacionFuncionamiento+0x64>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
	Dev->I2cDevAddr = 0x52;		// Direccion de inicio del sensor
 800252a:	4b14      	ldr	r3, [pc, #80]	@ (800257c <LidarPreparacionFuncionamiento+0x64>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	2252      	movs	r2, #82	@ 0x52
 8002530:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160

	HAL_GPIO_WritePin(Lidar_xshutdown_GPIO_Port, Lidar_xshutdown_Pin, GPIO_PIN_RESET); 	// Resetea el xshut cada vez que enra en funcionamiento para evitar fallos
 8002534:	2200      	movs	r2, #0
 8002536:	2120      	movs	r1, #32
 8002538:	4811      	ldr	r0, [pc, #68]	@ (8002580 <LidarPreparacionFuncionamiento+0x68>)
 800253a:	f001 f93f 	bl	80037bc <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800253e:	2032      	movs	r0, #50	@ 0x32
 8002540:	f000 fb5e 	bl	8002c00 <HAL_Delay>
	HAL_GPIO_WritePin(Lidar_xshutdown_GPIO_Port, Lidar_xshutdown_Pin, GPIO_PIN_SET);
 8002544:	2201      	movs	r2, #1
 8002546:	2120      	movs	r1, #32
 8002548:	480d      	ldr	r0, [pc, #52]	@ (8002580 <LidarPreparacionFuncionamiento+0x68>)
 800254a:	f001 f937 	bl	80037bc <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800254e:	2032      	movs	r0, #50	@ 0x32
 8002550:	f000 fb56 	bl	8002c00 <HAL_Delay>
	LidarInit();				// Inicializa el sensor
 8002554:	f7ff ff6e 	bl	8002434 <LidarInit>
	VL53L0X_SetDeviceAddress(Dev, 0x62);	//Establece la direccion en la que se guardan los datos en 0x62
 8002558:	4b08      	ldr	r3, [pc, #32]	@ (800257c <LidarPreparacionFuncionamiento+0x64>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	2162      	movs	r1, #98	@ 0x62
 800255e:	4618      	mov	r0, r3
 8002560:	f008 f8e3 	bl	800a72a <VL53L0X_SetDeviceAddress>
	HAL_Delay(10);
 8002564:	200a      	movs	r0, #10
 8002566:	f000 fb4b 	bl	8002c00 <HAL_Delay>
	Dev->I2cDevAddr = 0x62;		// Direccion del sensor en la que mide sus datos
 800256a:	4b04      	ldr	r3, [pc, #16]	@ (800257c <LidarPreparacionFuncionamiento+0x64>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2262      	movs	r2, #98	@ 0x62
 8002570:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160
}
 8002574:	bf00      	nop
 8002576:	3708      	adds	r7, #8
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	20000004 	.word	0x20000004
 8002580:	40020400 	.word	0x40020400

08002584 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800258a:	2300      	movs	r3, #0
 800258c:	607b      	str	r3, [r7, #4]
 800258e:	4b10      	ldr	r3, [pc, #64]	@ (80025d0 <HAL_MspInit+0x4c>)
 8002590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002592:	4a0f      	ldr	r2, [pc, #60]	@ (80025d0 <HAL_MspInit+0x4c>)
 8002594:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002598:	6453      	str	r3, [r2, #68]	@ 0x44
 800259a:	4b0d      	ldr	r3, [pc, #52]	@ (80025d0 <HAL_MspInit+0x4c>)
 800259c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800259e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025a2:	607b      	str	r3, [r7, #4]
 80025a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025a6:	2300      	movs	r3, #0
 80025a8:	603b      	str	r3, [r7, #0]
 80025aa:	4b09      	ldr	r3, [pc, #36]	@ (80025d0 <HAL_MspInit+0x4c>)
 80025ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ae:	4a08      	ldr	r2, [pc, #32]	@ (80025d0 <HAL_MspInit+0x4c>)
 80025b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80025b6:	4b06      	ldr	r3, [pc, #24]	@ (80025d0 <HAL_MspInit+0x4c>)
 80025b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025be:	603b      	str	r3, [r7, #0]
 80025c0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80025c2:	2007      	movs	r0, #7
 80025c4:	f000 fc10 	bl	8002de8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025c8:	bf00      	nop
 80025ca:	3708      	adds	r7, #8
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	40023800 	.word	0x40023800

080025d4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b08a      	sub	sp, #40	@ 0x28
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025dc:	f107 0314 	add.w	r3, r7, #20
 80025e0:	2200      	movs	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	605a      	str	r2, [r3, #4]
 80025e6:	609a      	str	r2, [r3, #8]
 80025e8:	60da      	str	r2, [r3, #12]
 80025ea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a19      	ldr	r2, [pc, #100]	@ (8002658 <HAL_I2C_MspInit+0x84>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d12b      	bne.n	800264e <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025f6:	2300      	movs	r3, #0
 80025f8:	613b      	str	r3, [r7, #16]
 80025fa:	4b18      	ldr	r3, [pc, #96]	@ (800265c <HAL_I2C_MspInit+0x88>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fe:	4a17      	ldr	r2, [pc, #92]	@ (800265c <HAL_I2C_MspInit+0x88>)
 8002600:	f043 0302 	orr.w	r3, r3, #2
 8002604:	6313      	str	r3, [r2, #48]	@ 0x30
 8002606:	4b15      	ldr	r3, [pc, #84]	@ (800265c <HAL_I2C_MspInit+0x88>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	613b      	str	r3, [r7, #16]
 8002610:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002612:	23c0      	movs	r3, #192	@ 0xc0
 8002614:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002616:	2312      	movs	r3, #18
 8002618:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261a:	2300      	movs	r3, #0
 800261c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800261e:	2303      	movs	r3, #3
 8002620:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002622:	2304      	movs	r3, #4
 8002624:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002626:	f107 0314 	add.w	r3, r7, #20
 800262a:	4619      	mov	r1, r3
 800262c:	480c      	ldr	r0, [pc, #48]	@ (8002660 <HAL_I2C_MspInit+0x8c>)
 800262e:	f000 ff29 	bl	8003484 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002632:	2300      	movs	r3, #0
 8002634:	60fb      	str	r3, [r7, #12]
 8002636:	4b09      	ldr	r3, [pc, #36]	@ (800265c <HAL_I2C_MspInit+0x88>)
 8002638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263a:	4a08      	ldr	r2, [pc, #32]	@ (800265c <HAL_I2C_MspInit+0x88>)
 800263c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002640:	6413      	str	r3, [r2, #64]	@ 0x40
 8002642:	4b06      	ldr	r3, [pc, #24]	@ (800265c <HAL_I2C_MspInit+0x88>)
 8002644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002646:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800264a:	60fb      	str	r3, [r7, #12]
 800264c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800264e:	bf00      	nop
 8002650:	3728      	adds	r7, #40	@ 0x28
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	40005400 	.word	0x40005400
 800265c:	40023800 	.word	0x40023800
 8002660:	40020400 	.word	0x40020400

08002664 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b08e      	sub	sp, #56	@ 0x38
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800266c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002670:	2200      	movs	r2, #0
 8002672:	601a      	str	r2, [r3, #0]
 8002674:	605a      	str	r2, [r3, #4]
 8002676:	609a      	str	r2, [r3, #8]
 8002678:	60da      	str	r2, [r3, #12]
 800267a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800267c:	f107 0314 	add.w	r3, r7, #20
 8002680:	2200      	movs	r2, #0
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	605a      	str	r2, [r3, #4]
 8002686:	609a      	str	r2, [r3, #8]
 8002688:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a31      	ldr	r2, [pc, #196]	@ (8002754 <HAL_I2S_MspInit+0xf0>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d15a      	bne.n	800274a <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002694:	2301      	movs	r3, #1
 8002696:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8002698:	23c0      	movs	r3, #192	@ 0xc0
 800269a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800269c:	2302      	movs	r3, #2
 800269e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026a0:	f107 0314 	add.w	r3, r7, #20
 80026a4:	4618      	mov	r0, r3
 80026a6:	f005 fad1 	bl	8007c4c <HAL_RCCEx_PeriphCLKConfig>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 80026b0:	f7ff f88e 	bl	80017d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80026b4:	2300      	movs	r3, #0
 80026b6:	613b      	str	r3, [r7, #16]
 80026b8:	4b27      	ldr	r3, [pc, #156]	@ (8002758 <HAL_I2S_MspInit+0xf4>)
 80026ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026bc:	4a26      	ldr	r2, [pc, #152]	@ (8002758 <HAL_I2S_MspInit+0xf4>)
 80026be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80026c4:	4b24      	ldr	r3, [pc, #144]	@ (8002758 <HAL_I2S_MspInit+0xf4>)
 80026c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026cc:	613b      	str	r3, [r7, #16]
 80026ce:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026d0:	2300      	movs	r3, #0
 80026d2:	60fb      	str	r3, [r7, #12]
 80026d4:	4b20      	ldr	r3, [pc, #128]	@ (8002758 <HAL_I2S_MspInit+0xf4>)
 80026d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d8:	4a1f      	ldr	r2, [pc, #124]	@ (8002758 <HAL_I2S_MspInit+0xf4>)
 80026da:	f043 0301 	orr.w	r3, r3, #1
 80026de:	6313      	str	r3, [r2, #48]	@ 0x30
 80026e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002758 <HAL_I2S_MspInit+0xf4>)
 80026e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e4:	f003 0301 	and.w	r3, r3, #1
 80026e8:	60fb      	str	r3, [r7, #12]
 80026ea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026ec:	2300      	movs	r3, #0
 80026ee:	60bb      	str	r3, [r7, #8]
 80026f0:	4b19      	ldr	r3, [pc, #100]	@ (8002758 <HAL_I2S_MspInit+0xf4>)
 80026f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f4:	4a18      	ldr	r2, [pc, #96]	@ (8002758 <HAL_I2S_MspInit+0xf4>)
 80026f6:	f043 0304 	orr.w	r3, r3, #4
 80026fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80026fc:	4b16      	ldr	r3, [pc, #88]	@ (8002758 <HAL_I2S_MspInit+0xf4>)
 80026fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002700:	f003 0304 	and.w	r3, r3, #4
 8002704:	60bb      	str	r3, [r7, #8]
 8002706:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8002708:	2310      	movs	r3, #16
 800270a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800270c:	2302      	movs	r3, #2
 800270e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002710:	2300      	movs	r3, #0
 8002712:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002714:	2300      	movs	r3, #0
 8002716:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002718:	2306      	movs	r3, #6
 800271a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800271c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002720:	4619      	mov	r1, r3
 8002722:	480e      	ldr	r0, [pc, #56]	@ (800275c <HAL_I2S_MspInit+0xf8>)
 8002724:	f000 feae 	bl	8003484 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8002728:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 800272c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800272e:	2302      	movs	r3, #2
 8002730:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002732:	2300      	movs	r3, #0
 8002734:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002736:	2300      	movs	r3, #0
 8002738:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800273a:	2306      	movs	r3, #6
 800273c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800273e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002742:	4619      	mov	r1, r3
 8002744:	4806      	ldr	r0, [pc, #24]	@ (8002760 <HAL_I2S_MspInit+0xfc>)
 8002746:	f000 fe9d 	bl	8003484 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 800274a:	bf00      	nop
 800274c:	3738      	adds	r7, #56	@ 0x38
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	40003c00 	.word	0x40003c00
 8002758:	40023800 	.word	0x40023800
 800275c:	40020000 	.word	0x40020000
 8002760:	40020800 	.word	0x40020800

08002764 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b08c      	sub	sp, #48	@ 0x30
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800276c:	f107 031c 	add.w	r3, r7, #28
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]
 8002774:	605a      	str	r2, [r3, #4]
 8002776:	609a      	str	r2, [r3, #8]
 8002778:	60da      	str	r2, [r3, #12]
 800277a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a51      	ldr	r2, [pc, #324]	@ (80028c8 <HAL_SPI_MspInit+0x164>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d12c      	bne.n	80027e0 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	61bb      	str	r3, [r7, #24]
 800278a:	4b50      	ldr	r3, [pc, #320]	@ (80028cc <HAL_SPI_MspInit+0x168>)
 800278c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800278e:	4a4f      	ldr	r2, [pc, #316]	@ (80028cc <HAL_SPI_MspInit+0x168>)
 8002790:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002794:	6453      	str	r3, [r2, #68]	@ 0x44
 8002796:	4b4d      	ldr	r3, [pc, #308]	@ (80028cc <HAL_SPI_MspInit+0x168>)
 8002798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800279a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800279e:	61bb      	str	r3, [r7, #24]
 80027a0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027a2:	2300      	movs	r3, #0
 80027a4:	617b      	str	r3, [r7, #20]
 80027a6:	4b49      	ldr	r3, [pc, #292]	@ (80028cc <HAL_SPI_MspInit+0x168>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027aa:	4a48      	ldr	r2, [pc, #288]	@ (80028cc <HAL_SPI_MspInit+0x168>)
 80027ac:	f043 0301 	orr.w	r3, r3, #1
 80027b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027b2:	4b46      	ldr	r3, [pc, #280]	@ (80028cc <HAL_SPI_MspInit+0x168>)
 80027b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b6:	f003 0301 	and.w	r3, r3, #1
 80027ba:	617b      	str	r3, [r7, #20]
 80027bc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80027be:	23e0      	movs	r3, #224	@ 0xe0
 80027c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c2:	2302      	movs	r3, #2
 80027c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c6:	2300      	movs	r3, #0
 80027c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ca:	2300      	movs	r3, #0
 80027cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80027ce:	2305      	movs	r3, #5
 80027d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027d2:	f107 031c 	add.w	r3, r7, #28
 80027d6:	4619      	mov	r1, r3
 80027d8:	483d      	ldr	r0, [pc, #244]	@ (80028d0 <HAL_SPI_MspInit+0x16c>)
 80027da:	f000 fe53 	bl	8003484 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 80027de:	e06f      	b.n	80028c0 <HAL_SPI_MspInit+0x15c>
  else if(hspi->Instance==SPI2)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a3b      	ldr	r2, [pc, #236]	@ (80028d4 <HAL_SPI_MspInit+0x170>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d16a      	bne.n	80028c0 <HAL_SPI_MspInit+0x15c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80027ea:	2300      	movs	r3, #0
 80027ec:	613b      	str	r3, [r7, #16]
 80027ee:	4b37      	ldr	r3, [pc, #220]	@ (80028cc <HAL_SPI_MspInit+0x168>)
 80027f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027f2:	4a36      	ldr	r2, [pc, #216]	@ (80028cc <HAL_SPI_MspInit+0x168>)
 80027f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027fa:	4b34      	ldr	r3, [pc, #208]	@ (80028cc <HAL_SPI_MspInit+0x168>)
 80027fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002802:	613b      	str	r3, [r7, #16]
 8002804:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002806:	2300      	movs	r3, #0
 8002808:	60fb      	str	r3, [r7, #12]
 800280a:	4b30      	ldr	r3, [pc, #192]	@ (80028cc <HAL_SPI_MspInit+0x168>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280e:	4a2f      	ldr	r2, [pc, #188]	@ (80028cc <HAL_SPI_MspInit+0x168>)
 8002810:	f043 0302 	orr.w	r3, r3, #2
 8002814:	6313      	str	r3, [r2, #48]	@ 0x30
 8002816:	4b2d      	ldr	r3, [pc, #180]	@ (80028cc <HAL_SPI_MspInit+0x168>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	60fb      	str	r3, [r7, #12]
 8002820:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002822:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002826:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002828:	2302      	movs	r3, #2
 800282a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800282c:	2300      	movs	r3, #0
 800282e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002830:	2303      	movs	r3, #3
 8002832:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002834:	2305      	movs	r3, #5
 8002836:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002838:	f107 031c 	add.w	r3, r7, #28
 800283c:	4619      	mov	r1, r3
 800283e:	4826      	ldr	r0, [pc, #152]	@ (80028d8 <HAL_SPI_MspInit+0x174>)
 8002840:	f000 fe20 	bl	8003484 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002844:	4b25      	ldr	r3, [pc, #148]	@ (80028dc <HAL_SPI_MspInit+0x178>)
 8002846:	4a26      	ldr	r2, [pc, #152]	@ (80028e0 <HAL_SPI_MspInit+0x17c>)
 8002848:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800284a:	4b24      	ldr	r3, [pc, #144]	@ (80028dc <HAL_SPI_MspInit+0x178>)
 800284c:	2200      	movs	r2, #0
 800284e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002850:	4b22      	ldr	r3, [pc, #136]	@ (80028dc <HAL_SPI_MspInit+0x178>)
 8002852:	2240      	movs	r2, #64	@ 0x40
 8002854:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002856:	4b21      	ldr	r3, [pc, #132]	@ (80028dc <HAL_SPI_MspInit+0x178>)
 8002858:	2200      	movs	r2, #0
 800285a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800285c:	4b1f      	ldr	r3, [pc, #124]	@ (80028dc <HAL_SPI_MspInit+0x178>)
 800285e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002862:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002864:	4b1d      	ldr	r3, [pc, #116]	@ (80028dc <HAL_SPI_MspInit+0x178>)
 8002866:	2200      	movs	r2, #0
 8002868:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800286a:	4b1c      	ldr	r3, [pc, #112]	@ (80028dc <HAL_SPI_MspInit+0x178>)
 800286c:	2200      	movs	r2, #0
 800286e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002870:	4b1a      	ldr	r3, [pc, #104]	@ (80028dc <HAL_SPI_MspInit+0x178>)
 8002872:	2200      	movs	r2, #0
 8002874:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002876:	4b19      	ldr	r3, [pc, #100]	@ (80028dc <HAL_SPI_MspInit+0x178>)
 8002878:	2200      	movs	r2, #0
 800287a:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800287c:	4b17      	ldr	r3, [pc, #92]	@ (80028dc <HAL_SPI_MspInit+0x178>)
 800287e:	2204      	movs	r2, #4
 8002880:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002882:	4b16      	ldr	r3, [pc, #88]	@ (80028dc <HAL_SPI_MspInit+0x178>)
 8002884:	2203      	movs	r2, #3
 8002886:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8002888:	4b14      	ldr	r3, [pc, #80]	@ (80028dc <HAL_SPI_MspInit+0x178>)
 800288a:	2200      	movs	r2, #0
 800288c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800288e:	4b13      	ldr	r3, [pc, #76]	@ (80028dc <HAL_SPI_MspInit+0x178>)
 8002890:	2200      	movs	r2, #0
 8002892:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002894:	4811      	ldr	r0, [pc, #68]	@ (80028dc <HAL_SPI_MspInit+0x178>)
 8002896:	f000 fae9 	bl	8002e6c <HAL_DMA_Init>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <HAL_SPI_MspInit+0x140>
      Error_Handler();
 80028a0:	f7fe ff96 	bl	80017d0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	4a0d      	ldr	r2, [pc, #52]	@ (80028dc <HAL_SPI_MspInit+0x178>)
 80028a8:	649a      	str	r2, [r3, #72]	@ 0x48
 80028aa:	4a0c      	ldr	r2, [pc, #48]	@ (80028dc <HAL_SPI_MspInit+0x178>)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80028b0:	2200      	movs	r2, #0
 80028b2:	2100      	movs	r1, #0
 80028b4:	2024      	movs	r0, #36	@ 0x24
 80028b6:	f000 faa2 	bl	8002dfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80028ba:	2024      	movs	r0, #36	@ 0x24
 80028bc:	f000 fabb 	bl	8002e36 <HAL_NVIC_EnableIRQ>
}
 80028c0:	bf00      	nop
 80028c2:	3730      	adds	r7, #48	@ 0x30
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	40013000 	.word	0x40013000
 80028cc:	40023800 	.word	0x40023800
 80028d0:	40020000 	.word	0x40020000
 80028d4:	40003800 	.word	0x40003800
 80028d8:	40020400 	.word	0x40020400
 80028dc:	200004a8 	.word	0x200004a8
 80028e0:	40026070 	.word	0x40026070

080028e4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b085      	sub	sp, #20
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a0b      	ldr	r2, [pc, #44]	@ (8002920 <HAL_TIM_Base_MspInit+0x3c>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d10d      	bne.n	8002912 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80028f6:	2300      	movs	r3, #0
 80028f8:	60fb      	str	r3, [r7, #12]
 80028fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002924 <HAL_TIM_Base_MspInit+0x40>)
 80028fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028fe:	4a09      	ldr	r2, [pc, #36]	@ (8002924 <HAL_TIM_Base_MspInit+0x40>)
 8002900:	f043 0301 	orr.w	r3, r3, #1
 8002904:	6453      	str	r3, [r2, #68]	@ 0x44
 8002906:	4b07      	ldr	r3, [pc, #28]	@ (8002924 <HAL_TIM_Base_MspInit+0x40>)
 8002908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002912:	bf00      	nop
 8002914:	3714      	adds	r7, #20
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	40010000 	.word	0x40010000
 8002924:	40023800 	.word	0x40023800

08002928 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b088      	sub	sp, #32
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002930:	f107 030c 	add.w	r3, r7, #12
 8002934:	2200      	movs	r2, #0
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	605a      	str	r2, [r3, #4]
 800293a:	609a      	str	r2, [r3, #8]
 800293c:	60da      	str	r2, [r3, #12]
 800293e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a12      	ldr	r2, [pc, #72]	@ (8002990 <HAL_TIM_MspPostInit+0x68>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d11e      	bne.n	8002988 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800294a:	2300      	movs	r3, #0
 800294c:	60bb      	str	r3, [r7, #8]
 800294e:	4b11      	ldr	r3, [pc, #68]	@ (8002994 <HAL_TIM_MspPostInit+0x6c>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002952:	4a10      	ldr	r2, [pc, #64]	@ (8002994 <HAL_TIM_MspPostInit+0x6c>)
 8002954:	f043 0310 	orr.w	r3, r3, #16
 8002958:	6313      	str	r3, [r2, #48]	@ 0x30
 800295a:	4b0e      	ldr	r3, [pc, #56]	@ (8002994 <HAL_TIM_MspPostInit+0x6c>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295e:	f003 0310 	and.w	r3, r3, #16
 8002962:	60bb      	str	r3, [r7, #8]
 8002964:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8002966:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800296a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800296c:	2302      	movs	r3, #2
 800296e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002970:	2300      	movs	r3, #0
 8002972:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002974:	2300      	movs	r3, #0
 8002976:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002978:	2301      	movs	r3, #1
 800297a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800297c:	f107 030c 	add.w	r3, r7, #12
 8002980:	4619      	mov	r1, r3
 8002982:	4805      	ldr	r0, [pc, #20]	@ (8002998 <HAL_TIM_MspPostInit+0x70>)
 8002984:	f000 fd7e 	bl	8003484 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002988:	bf00      	nop
 800298a:	3720      	adds	r7, #32
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}
 8002990:	40010000 	.word	0x40010000
 8002994:	40023800 	.word	0x40023800
 8002998:	40021000 	.word	0x40021000

0800299c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029a0:	bf00      	nop
 80029a2:	e7fd      	b.n	80029a0 <NMI_Handler+0x4>

080029a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029a8:	bf00      	nop
 80029aa:	e7fd      	b.n	80029a8 <HardFault_Handler+0x4>

080029ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029b0:	bf00      	nop
 80029b2:	e7fd      	b.n	80029b0 <MemManage_Handler+0x4>

080029b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029b8:	bf00      	nop
 80029ba:	e7fd      	b.n	80029b8 <BusFault_Handler+0x4>

080029bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029c0:	bf00      	nop
 80029c2:	e7fd      	b.n	80029c0 <UsageFault_Handler+0x4>

080029c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029c8:	bf00      	nop
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr

080029d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029d2:	b480      	push	{r7}
 80029d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029d6:	bf00      	nop
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr

080029e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029e4:	bf00      	nop
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr

080029ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029ee:	b580      	push	{r7, lr}
 80029f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029f2:	f000 f8e5 	bl	8002bc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029f6:	bf00      	nop
 80029f8:	bd80      	pop	{r7, pc}
	...

080029fc <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002a00:	4802      	ldr	r0, [pc, #8]	@ (8002a0c <DMA1_Stream4_IRQHandler+0x10>)
 8002a02:	f000 fb03 	bl	800300c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002a06:	bf00      	nop
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	200004a8 	.word	0x200004a8

08002a10 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002a14:	4802      	ldr	r0, [pc, #8]	@ (8002a20 <SPI2_IRQHandler+0x10>)
 8002a16:	f005 fc29 	bl	800826c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002a1a:	bf00      	nop
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	20000450 	.word	0x20000450

08002a24 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002a28:	4802      	ldr	r0, [pc, #8]	@ (8002a34 <OTG_FS_IRQHandler+0x10>)
 8002a2a:	f001 f99d 	bl	8003d68 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002a2e:	bf00      	nop
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	20000c44 	.word	0x20000c44

08002a38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b086      	sub	sp, #24
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a40:	4a14      	ldr	r2, [pc, #80]	@ (8002a94 <_sbrk+0x5c>)
 8002a42:	4b15      	ldr	r3, [pc, #84]	@ (8002a98 <_sbrk+0x60>)
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a4c:	4b13      	ldr	r3, [pc, #76]	@ (8002a9c <_sbrk+0x64>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d102      	bne.n	8002a5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a54:	4b11      	ldr	r3, [pc, #68]	@ (8002a9c <_sbrk+0x64>)
 8002a56:	4a12      	ldr	r2, [pc, #72]	@ (8002aa0 <_sbrk+0x68>)
 8002a58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a5a:	4b10      	ldr	r3, [pc, #64]	@ (8002a9c <_sbrk+0x64>)
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4413      	add	r3, r2
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d207      	bcs.n	8002a78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a68:	f00f faa0 	bl	8011fac <__errno>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	220c      	movs	r2, #12
 8002a70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a72:	f04f 33ff 	mov.w	r3, #4294967295
 8002a76:	e009      	b.n	8002a8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a78:	4b08      	ldr	r3, [pc, #32]	@ (8002a9c <_sbrk+0x64>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a7e:	4b07      	ldr	r3, [pc, #28]	@ (8002a9c <_sbrk+0x64>)
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4413      	add	r3, r2
 8002a86:	4a05      	ldr	r2, [pc, #20]	@ (8002a9c <_sbrk+0x64>)
 8002a88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3718      	adds	r7, #24
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	20020000 	.word	0x20020000
 8002a98:	00000400 	.word	0x00000400
 8002a9c:	20000820 	.word	0x20000820
 8002aa0:	20001170 	.word	0x20001170

08002aa4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002aa8:	4b06      	ldr	r3, [pc, #24]	@ (8002ac4 <SystemInit+0x20>)
 8002aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aae:	4a05      	ldr	r2, [pc, #20]	@ (8002ac4 <SystemInit+0x20>)
 8002ab0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ab4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ab8:	bf00      	nop
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	e000ed00 	.word	0xe000ed00

08002ac8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002ac8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b00 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002acc:	f7ff ffea 	bl	8002aa4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ad0:	480c      	ldr	r0, [pc, #48]	@ (8002b04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ad2:	490d      	ldr	r1, [pc, #52]	@ (8002b08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ad4:	4a0d      	ldr	r2, [pc, #52]	@ (8002b0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ad6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ad8:	e002      	b.n	8002ae0 <LoopCopyDataInit>

08002ada <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ada:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002adc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ade:	3304      	adds	r3, #4

08002ae0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ae0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ae2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ae4:	d3f9      	bcc.n	8002ada <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ae6:	4a0a      	ldr	r2, [pc, #40]	@ (8002b10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ae8:	4c0a      	ldr	r4, [pc, #40]	@ (8002b14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002aea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002aec:	e001      	b.n	8002af2 <LoopFillZerobss>

08002aee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002aee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002af0:	3204      	adds	r2, #4

08002af2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002af2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002af4:	d3fb      	bcc.n	8002aee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002af6:	f00f fa5f 	bl	8011fb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002afa:	f7fe fae9 	bl	80010d0 <main>
  bx  lr    
 8002afe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002b00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b08:	20000340 	.word	0x20000340
  ldr r2, =_sidata
 8002b0c:	080133e0 	.word	0x080133e0
  ldr r2, =_sbss
 8002b10:	20000340 	.word	0x20000340
  ldr r4, =_ebss
 8002b14:	2000116c 	.word	0x2000116c

08002b18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b18:	e7fe      	b.n	8002b18 <ADC_IRQHandler>
	...

08002b1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b20:	4b0e      	ldr	r3, [pc, #56]	@ (8002b5c <HAL_Init+0x40>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a0d      	ldr	r2, [pc, #52]	@ (8002b5c <HAL_Init+0x40>)
 8002b26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b5c <HAL_Init+0x40>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a0a      	ldr	r2, [pc, #40]	@ (8002b5c <HAL_Init+0x40>)
 8002b32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b38:	4b08      	ldr	r3, [pc, #32]	@ (8002b5c <HAL_Init+0x40>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a07      	ldr	r2, [pc, #28]	@ (8002b5c <HAL_Init+0x40>)
 8002b3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b44:	2003      	movs	r0, #3
 8002b46:	f000 f94f 	bl	8002de8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b4a:	2000      	movs	r0, #0
 8002b4c:	f000 f808 	bl	8002b60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b50:	f7ff fd18 	bl	8002584 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	40023c00 	.word	0x40023c00

08002b60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b68:	4b12      	ldr	r3, [pc, #72]	@ (8002bb4 <HAL_InitTick+0x54>)
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	4b12      	ldr	r3, [pc, #72]	@ (8002bb8 <HAL_InitTick+0x58>)
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	4619      	mov	r1, r3
 8002b72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b76:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f000 f967 	bl	8002e52 <HAL_SYSTICK_Config>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e00e      	b.n	8002bac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2b0f      	cmp	r3, #15
 8002b92:	d80a      	bhi.n	8002baa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b94:	2200      	movs	r2, #0
 8002b96:	6879      	ldr	r1, [r7, #4]
 8002b98:	f04f 30ff 	mov.w	r0, #4294967295
 8002b9c:	f000 f92f 	bl	8002dfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ba0:	4a06      	ldr	r2, [pc, #24]	@ (8002bbc <HAL_InitTick+0x5c>)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	e000      	b.n	8002bac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3708      	adds	r7, #8
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	20000008 	.word	0x20000008
 8002bb8:	20000010 	.word	0x20000010
 8002bbc:	2000000c 	.word	0x2000000c

08002bc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bc4:	4b06      	ldr	r3, [pc, #24]	@ (8002be0 <HAL_IncTick+0x20>)
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	461a      	mov	r2, r3
 8002bca:	4b06      	ldr	r3, [pc, #24]	@ (8002be4 <HAL_IncTick+0x24>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4413      	add	r3, r2
 8002bd0:	4a04      	ldr	r2, [pc, #16]	@ (8002be4 <HAL_IncTick+0x24>)
 8002bd2:	6013      	str	r3, [r2, #0]
}
 8002bd4:	bf00      	nop
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
 8002bde:	bf00      	nop
 8002be0:	20000010 	.word	0x20000010
 8002be4:	20000824 	.word	0x20000824

08002be8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  return uwTick;
 8002bec:	4b03      	ldr	r3, [pc, #12]	@ (8002bfc <HAL_GetTick+0x14>)
 8002bee:	681b      	ldr	r3, [r3, #0]
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	20000824 	.word	0x20000824

08002c00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c08:	f7ff ffee 	bl	8002be8 <HAL_GetTick>
 8002c0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c18:	d005      	beq.n	8002c26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c44 <HAL_Delay+0x44>)
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	461a      	mov	r2, r3
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	4413      	add	r3, r2
 8002c24:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c26:	bf00      	nop
 8002c28:	f7ff ffde 	bl	8002be8 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	68fa      	ldr	r2, [r7, #12]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d8f7      	bhi.n	8002c28 <HAL_Delay+0x28>
  {
  }
}
 8002c38:	bf00      	nop
 8002c3a:	bf00      	nop
 8002c3c:	3710      	adds	r7, #16
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	20000010 	.word	0x20000010

08002c48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f003 0307 	and.w	r3, r3, #7
 8002c56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c58:	4b0c      	ldr	r3, [pc, #48]	@ (8002c8c <__NVIC_SetPriorityGrouping+0x44>)
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c5e:	68ba      	ldr	r2, [r7, #8]
 8002c60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c64:	4013      	ands	r3, r2
 8002c66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c7a:	4a04      	ldr	r2, [pc, #16]	@ (8002c8c <__NVIC_SetPriorityGrouping+0x44>)
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	60d3      	str	r3, [r2, #12]
}
 8002c80:	bf00      	nop
 8002c82:	3714      	adds	r7, #20
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr
 8002c8c:	e000ed00 	.word	0xe000ed00

08002c90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c94:	4b04      	ldr	r3, [pc, #16]	@ (8002ca8 <__NVIC_GetPriorityGrouping+0x18>)
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	0a1b      	lsrs	r3, r3, #8
 8002c9a:	f003 0307 	and.w	r3, r3, #7
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr
 8002ca8:	e000ed00 	.word	0xe000ed00

08002cac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	db0b      	blt.n	8002cd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cbe:	79fb      	ldrb	r3, [r7, #7]
 8002cc0:	f003 021f 	and.w	r2, r3, #31
 8002cc4:	4907      	ldr	r1, [pc, #28]	@ (8002ce4 <__NVIC_EnableIRQ+0x38>)
 8002cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cca:	095b      	lsrs	r3, r3, #5
 8002ccc:	2001      	movs	r0, #1
 8002cce:	fa00 f202 	lsl.w	r2, r0, r2
 8002cd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002cd6:	bf00      	nop
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	e000e100 	.word	0xe000e100

08002ce8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	4603      	mov	r3, r0
 8002cf0:	6039      	str	r1, [r7, #0]
 8002cf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	db0a      	blt.n	8002d12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	b2da      	uxtb	r2, r3
 8002d00:	490c      	ldr	r1, [pc, #48]	@ (8002d34 <__NVIC_SetPriority+0x4c>)
 8002d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d06:	0112      	lsls	r2, r2, #4
 8002d08:	b2d2      	uxtb	r2, r2
 8002d0a:	440b      	add	r3, r1
 8002d0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d10:	e00a      	b.n	8002d28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	b2da      	uxtb	r2, r3
 8002d16:	4908      	ldr	r1, [pc, #32]	@ (8002d38 <__NVIC_SetPriority+0x50>)
 8002d18:	79fb      	ldrb	r3, [r7, #7]
 8002d1a:	f003 030f 	and.w	r3, r3, #15
 8002d1e:	3b04      	subs	r3, #4
 8002d20:	0112      	lsls	r2, r2, #4
 8002d22:	b2d2      	uxtb	r2, r2
 8002d24:	440b      	add	r3, r1
 8002d26:	761a      	strb	r2, [r3, #24]
}
 8002d28:	bf00      	nop
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr
 8002d34:	e000e100 	.word	0xe000e100
 8002d38:	e000ed00 	.word	0xe000ed00

08002d3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b089      	sub	sp, #36	@ 0x24
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	60b9      	str	r1, [r7, #8]
 8002d46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f003 0307 	and.w	r3, r3, #7
 8002d4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	f1c3 0307 	rsb	r3, r3, #7
 8002d56:	2b04      	cmp	r3, #4
 8002d58:	bf28      	it	cs
 8002d5a:	2304      	movcs	r3, #4
 8002d5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	3304      	adds	r3, #4
 8002d62:	2b06      	cmp	r3, #6
 8002d64:	d902      	bls.n	8002d6c <NVIC_EncodePriority+0x30>
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	3b03      	subs	r3, #3
 8002d6a:	e000      	b.n	8002d6e <NVIC_EncodePriority+0x32>
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d70:	f04f 32ff 	mov.w	r2, #4294967295
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7a:	43da      	mvns	r2, r3
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	401a      	ands	r2, r3
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d84:	f04f 31ff 	mov.w	r1, #4294967295
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d8e:	43d9      	mvns	r1, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d94:	4313      	orrs	r3, r2
         );
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3724      	adds	r7, #36	@ 0x24
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
	...

08002da4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	3b01      	subs	r3, #1
 8002db0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002db4:	d301      	bcc.n	8002dba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002db6:	2301      	movs	r3, #1
 8002db8:	e00f      	b.n	8002dda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dba:	4a0a      	ldr	r2, [pc, #40]	@ (8002de4 <SysTick_Config+0x40>)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002dc2:	210f      	movs	r1, #15
 8002dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8002dc8:	f7ff ff8e 	bl	8002ce8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002dcc:	4b05      	ldr	r3, [pc, #20]	@ (8002de4 <SysTick_Config+0x40>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002dd2:	4b04      	ldr	r3, [pc, #16]	@ (8002de4 <SysTick_Config+0x40>)
 8002dd4:	2207      	movs	r2, #7
 8002dd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3708      	adds	r7, #8
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	e000e010 	.word	0xe000e010

08002de8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f7ff ff29 	bl	8002c48 <__NVIC_SetPriorityGrouping>
}
 8002df6:	bf00      	nop
 8002df8:	3708      	adds	r7, #8
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b086      	sub	sp, #24
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	4603      	mov	r3, r0
 8002e06:	60b9      	str	r1, [r7, #8]
 8002e08:	607a      	str	r2, [r7, #4]
 8002e0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e10:	f7ff ff3e 	bl	8002c90 <__NVIC_GetPriorityGrouping>
 8002e14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	68b9      	ldr	r1, [r7, #8]
 8002e1a:	6978      	ldr	r0, [r7, #20]
 8002e1c:	f7ff ff8e 	bl	8002d3c <NVIC_EncodePriority>
 8002e20:	4602      	mov	r2, r0
 8002e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e26:	4611      	mov	r1, r2
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7ff ff5d 	bl	8002ce8 <__NVIC_SetPriority>
}
 8002e2e:	bf00      	nop
 8002e30:	3718      	adds	r7, #24
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}

08002e36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e36:	b580      	push	{r7, lr}
 8002e38:	b082      	sub	sp, #8
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7ff ff31 	bl	8002cac <__NVIC_EnableIRQ>
}
 8002e4a:	bf00      	nop
 8002e4c:	3708      	adds	r7, #8
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}

08002e52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	b082      	sub	sp, #8
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f7ff ffa2 	bl	8002da4 <SysTick_Config>
 8002e60:	4603      	mov	r3, r0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3708      	adds	r7, #8
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
	...

08002e6c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e74:	2300      	movs	r3, #0
 8002e76:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e78:	f7ff feb6 	bl	8002be8 <HAL_GetTick>
 8002e7c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d101      	bne.n	8002e88 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e099      	b.n	8002fbc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2202      	movs	r2, #2
 8002e8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f022 0201 	bic.w	r2, r2, #1
 8002ea6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ea8:	e00f      	b.n	8002eca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002eaa:	f7ff fe9d 	bl	8002be8 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	2b05      	cmp	r3, #5
 8002eb6:	d908      	bls.n	8002eca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2220      	movs	r2, #32
 8002ebc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2203      	movs	r2, #3
 8002ec2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e078      	b.n	8002fbc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0301 	and.w	r3, r3, #1
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d1e8      	bne.n	8002eaa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ee0:	697a      	ldr	r2, [r7, #20]
 8002ee2:	4b38      	ldr	r3, [pc, #224]	@ (8002fc4 <HAL_DMA_Init+0x158>)
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685a      	ldr	r2, [r3, #4]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ef6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	691b      	ldr	r3, [r3, #16]
 8002efc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6a1b      	ldr	r3, [r3, #32]
 8002f14:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f16:	697a      	ldr	r2, [r7, #20]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f20:	2b04      	cmp	r3, #4
 8002f22:	d107      	bne.n	8002f34 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	697a      	ldr	r2, [r7, #20]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	697a      	ldr	r2, [r7, #20]
 8002f3a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	695b      	ldr	r3, [r3, #20]
 8002f42:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	f023 0307 	bic.w	r3, r3, #7
 8002f4a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f50:	697a      	ldr	r2, [r7, #20]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5a:	2b04      	cmp	r3, #4
 8002f5c:	d117      	bne.n	8002f8e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00e      	beq.n	8002f8e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f000 fa0b 	bl	800338c <DMA_CheckFifoParam>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d008      	beq.n	8002f8e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2240      	movs	r2, #64	@ 0x40
 8002f80:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2201      	movs	r2, #1
 8002f86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e016      	b.n	8002fbc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	697a      	ldr	r2, [r7, #20]
 8002f94:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f000 f9c2 	bl	8003320 <DMA_CalcBaseAndBitshift>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa4:	223f      	movs	r2, #63	@ 0x3f
 8002fa6:	409a      	lsls	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3718      	adds	r7, #24
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	f010803f 	.word	0xf010803f

08002fc8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d004      	beq.n	8002fe6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2280      	movs	r2, #128	@ 0x80
 8002fe0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e00c      	b.n	8003000 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2205      	movs	r2, #5
 8002fea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f022 0201 	bic.w	r2, r2, #1
 8002ffc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
}
 8003000:	4618      	mov	r0, r3
 8003002:	370c      	adds	r7, #12
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b086      	sub	sp, #24
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003014:	2300      	movs	r3, #0
 8003016:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003018:	4b8e      	ldr	r3, [pc, #568]	@ (8003254 <HAL_DMA_IRQHandler+0x248>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a8e      	ldr	r2, [pc, #568]	@ (8003258 <HAL_DMA_IRQHandler+0x24c>)
 800301e:	fba2 2303 	umull	r2, r3, r2, r3
 8003022:	0a9b      	lsrs	r3, r3, #10
 8003024:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800302a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003036:	2208      	movs	r2, #8
 8003038:	409a      	lsls	r2, r3
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	4013      	ands	r3, r2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d01a      	beq.n	8003078 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0304 	and.w	r3, r3, #4
 800304c:	2b00      	cmp	r3, #0
 800304e:	d013      	beq.n	8003078 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f022 0204 	bic.w	r2, r2, #4
 800305e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003064:	2208      	movs	r2, #8
 8003066:	409a      	lsls	r2, r3
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003070:	f043 0201 	orr.w	r2, r3, #1
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800307c:	2201      	movs	r2, #1
 800307e:	409a      	lsls	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	4013      	ands	r3, r2
 8003084:	2b00      	cmp	r3, #0
 8003086:	d012      	beq.n	80030ae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	695b      	ldr	r3, [r3, #20]
 800308e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003092:	2b00      	cmp	r3, #0
 8003094:	d00b      	beq.n	80030ae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800309a:	2201      	movs	r2, #1
 800309c:	409a      	lsls	r2, r3
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030a6:	f043 0202 	orr.w	r2, r3, #2
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030b2:	2204      	movs	r2, #4
 80030b4:	409a      	lsls	r2, r3
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	4013      	ands	r3, r2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d012      	beq.n	80030e4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0302 	and.w	r3, r3, #2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d00b      	beq.n	80030e4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d0:	2204      	movs	r2, #4
 80030d2:	409a      	lsls	r2, r3
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030dc:	f043 0204 	orr.w	r2, r3, #4
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030e8:	2210      	movs	r2, #16
 80030ea:	409a      	lsls	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	4013      	ands	r3, r2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d043      	beq.n	800317c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0308 	and.w	r3, r3, #8
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d03c      	beq.n	800317c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003106:	2210      	movs	r2, #16
 8003108:	409a      	lsls	r2, r3
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d018      	beq.n	800314e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d108      	bne.n	800313c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312e:	2b00      	cmp	r3, #0
 8003130:	d024      	beq.n	800317c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	4798      	blx	r3
 800313a:	e01f      	b.n	800317c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003140:	2b00      	cmp	r3, #0
 8003142:	d01b      	beq.n	800317c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	4798      	blx	r3
 800314c:	e016      	b.n	800317c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003158:	2b00      	cmp	r3, #0
 800315a:	d107      	bne.n	800316c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f022 0208 	bic.w	r2, r2, #8
 800316a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003170:	2b00      	cmp	r3, #0
 8003172:	d003      	beq.n	800317c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003180:	2220      	movs	r2, #32
 8003182:	409a      	lsls	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	4013      	ands	r3, r2
 8003188:	2b00      	cmp	r3, #0
 800318a:	f000 808f 	beq.w	80032ac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0310 	and.w	r3, r3, #16
 8003198:	2b00      	cmp	r3, #0
 800319a:	f000 8087 	beq.w	80032ac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a2:	2220      	movs	r2, #32
 80031a4:	409a      	lsls	r2, r3
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b05      	cmp	r3, #5
 80031b4:	d136      	bne.n	8003224 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f022 0216 	bic.w	r2, r2, #22
 80031c4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	695a      	ldr	r2, [r3, #20]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80031d4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d103      	bne.n	80031e6 <HAL_DMA_IRQHandler+0x1da>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d007      	beq.n	80031f6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f022 0208 	bic.w	r2, r2, #8
 80031f4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031fa:	223f      	movs	r2, #63	@ 0x3f
 80031fc:	409a      	lsls	r2, r3
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2201      	movs	r2, #1
 8003206:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003216:	2b00      	cmp	r3, #0
 8003218:	d07e      	beq.n	8003318 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	4798      	blx	r3
        }
        return;
 8003222:	e079      	b.n	8003318 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d01d      	beq.n	800326e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d10d      	bne.n	800325c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003244:	2b00      	cmp	r3, #0
 8003246:	d031      	beq.n	80032ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	4798      	blx	r3
 8003250:	e02c      	b.n	80032ac <HAL_DMA_IRQHandler+0x2a0>
 8003252:	bf00      	nop
 8003254:	20000008 	.word	0x20000008
 8003258:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003260:	2b00      	cmp	r3, #0
 8003262:	d023      	beq.n	80032ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	4798      	blx	r3
 800326c:	e01e      	b.n	80032ac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003278:	2b00      	cmp	r3, #0
 800327a:	d10f      	bne.n	800329c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f022 0210 	bic.w	r2, r2, #16
 800328a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d003      	beq.n	80032ac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d032      	beq.n	800331a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032b8:	f003 0301 	and.w	r3, r3, #1
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d022      	beq.n	8003306 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2205      	movs	r2, #5
 80032c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f022 0201 	bic.w	r2, r2, #1
 80032d6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	3301      	adds	r3, #1
 80032dc:	60bb      	str	r3, [r7, #8]
 80032de:	697a      	ldr	r2, [r7, #20]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d307      	bcc.n	80032f4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0301 	and.w	r3, r3, #1
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1f2      	bne.n	80032d8 <HAL_DMA_IRQHandler+0x2cc>
 80032f2:	e000      	b.n	80032f6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80032f4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800330a:	2b00      	cmp	r3, #0
 800330c:	d005      	beq.n	800331a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	4798      	blx	r3
 8003316:	e000      	b.n	800331a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003318:	bf00      	nop
    }
  }
}
 800331a:	3718      	adds	r7, #24
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003320:	b480      	push	{r7}
 8003322:	b085      	sub	sp, #20
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	b2db      	uxtb	r3, r3
 800332e:	3b10      	subs	r3, #16
 8003330:	4a14      	ldr	r2, [pc, #80]	@ (8003384 <DMA_CalcBaseAndBitshift+0x64>)
 8003332:	fba2 2303 	umull	r2, r3, r2, r3
 8003336:	091b      	lsrs	r3, r3, #4
 8003338:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800333a:	4a13      	ldr	r2, [pc, #76]	@ (8003388 <DMA_CalcBaseAndBitshift+0x68>)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	4413      	add	r3, r2
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	461a      	mov	r2, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2b03      	cmp	r3, #3
 800334c:	d909      	bls.n	8003362 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003356:	f023 0303 	bic.w	r3, r3, #3
 800335a:	1d1a      	adds	r2, r3, #4
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003360:	e007      	b.n	8003372 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800336a:	f023 0303 	bic.w	r3, r3, #3
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003376:	4618      	mov	r0, r3
 8003378:	3714      	adds	r7, #20
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop
 8003384:	aaaaaaab 	.word	0xaaaaaaab
 8003388:	080131ec 	.word	0x080131ec

0800338c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800338c:	b480      	push	{r7}
 800338e:	b085      	sub	sp, #20
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003394:	2300      	movs	r3, #0
 8003396:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800339c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d11f      	bne.n	80033e6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	2b03      	cmp	r3, #3
 80033aa:	d856      	bhi.n	800345a <DMA_CheckFifoParam+0xce>
 80033ac:	a201      	add	r2, pc, #4	@ (adr r2, 80033b4 <DMA_CheckFifoParam+0x28>)
 80033ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033b2:	bf00      	nop
 80033b4:	080033c5 	.word	0x080033c5
 80033b8:	080033d7 	.word	0x080033d7
 80033bc:	080033c5 	.word	0x080033c5
 80033c0:	0800345b 	.word	0x0800345b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d046      	beq.n	800345e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033d4:	e043      	b.n	800345e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033da:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80033de:	d140      	bne.n	8003462 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033e4:	e03d      	b.n	8003462 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033ee:	d121      	bne.n	8003434 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	2b03      	cmp	r3, #3
 80033f4:	d837      	bhi.n	8003466 <DMA_CheckFifoParam+0xda>
 80033f6:	a201      	add	r2, pc, #4	@ (adr r2, 80033fc <DMA_CheckFifoParam+0x70>)
 80033f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033fc:	0800340d 	.word	0x0800340d
 8003400:	08003413 	.word	0x08003413
 8003404:	0800340d 	.word	0x0800340d
 8003408:	08003425 	.word	0x08003425
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	73fb      	strb	r3, [r7, #15]
      break;
 8003410:	e030      	b.n	8003474 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003416:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d025      	beq.n	800346a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003422:	e022      	b.n	800346a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003428:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800342c:	d11f      	bne.n	800346e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003432:	e01c      	b.n	800346e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	2b02      	cmp	r3, #2
 8003438:	d903      	bls.n	8003442 <DMA_CheckFifoParam+0xb6>
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	2b03      	cmp	r3, #3
 800343e:	d003      	beq.n	8003448 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003440:	e018      	b.n	8003474 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	73fb      	strb	r3, [r7, #15]
      break;
 8003446:	e015      	b.n	8003474 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800344c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d00e      	beq.n	8003472 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	73fb      	strb	r3, [r7, #15]
      break;
 8003458:	e00b      	b.n	8003472 <DMA_CheckFifoParam+0xe6>
      break;
 800345a:	bf00      	nop
 800345c:	e00a      	b.n	8003474 <DMA_CheckFifoParam+0xe8>
      break;
 800345e:	bf00      	nop
 8003460:	e008      	b.n	8003474 <DMA_CheckFifoParam+0xe8>
      break;
 8003462:	bf00      	nop
 8003464:	e006      	b.n	8003474 <DMA_CheckFifoParam+0xe8>
      break;
 8003466:	bf00      	nop
 8003468:	e004      	b.n	8003474 <DMA_CheckFifoParam+0xe8>
      break;
 800346a:	bf00      	nop
 800346c:	e002      	b.n	8003474 <DMA_CheckFifoParam+0xe8>
      break;   
 800346e:	bf00      	nop
 8003470:	e000      	b.n	8003474 <DMA_CheckFifoParam+0xe8>
      break;
 8003472:	bf00      	nop
    }
  } 
  
  return status; 
 8003474:	7bfb      	ldrb	r3, [r7, #15]
}
 8003476:	4618      	mov	r0, r3
 8003478:	3714      	adds	r7, #20
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop

08003484 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003484:	b480      	push	{r7}
 8003486:	b089      	sub	sp, #36	@ 0x24
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800348e:	2300      	movs	r3, #0
 8003490:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003492:	2300      	movs	r3, #0
 8003494:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003496:	2300      	movs	r3, #0
 8003498:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800349a:	2300      	movs	r3, #0
 800349c:	61fb      	str	r3, [r7, #28]
 800349e:	e16b      	b.n	8003778 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034a0:	2201      	movs	r2, #1
 80034a2:	69fb      	ldr	r3, [r7, #28]
 80034a4:	fa02 f303 	lsl.w	r3, r2, r3
 80034a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	4013      	ands	r3, r2
 80034b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034b4:	693a      	ldr	r2, [r7, #16]
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	f040 815a 	bne.w	8003772 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f003 0303 	and.w	r3, r3, #3
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d005      	beq.n	80034d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d130      	bne.n	8003538 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	2203      	movs	r2, #3
 80034e2:	fa02 f303 	lsl.w	r3, r2, r3
 80034e6:	43db      	mvns	r3, r3
 80034e8:	69ba      	ldr	r2, [r7, #24]
 80034ea:	4013      	ands	r3, r2
 80034ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	68da      	ldr	r2, [r3, #12]
 80034f2:	69fb      	ldr	r3, [r7, #28]
 80034f4:	005b      	lsls	r3, r3, #1
 80034f6:	fa02 f303 	lsl.w	r3, r2, r3
 80034fa:	69ba      	ldr	r2, [r7, #24]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800350c:	2201      	movs	r2, #1
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	fa02 f303 	lsl.w	r3, r2, r3
 8003514:	43db      	mvns	r3, r3
 8003516:	69ba      	ldr	r2, [r7, #24]
 8003518:	4013      	ands	r3, r2
 800351a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	091b      	lsrs	r3, r3, #4
 8003522:	f003 0201 	and.w	r2, r3, #1
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	fa02 f303 	lsl.w	r3, r2, r3
 800352c:	69ba      	ldr	r2, [r7, #24]
 800352e:	4313      	orrs	r3, r2
 8003530:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f003 0303 	and.w	r3, r3, #3
 8003540:	2b03      	cmp	r3, #3
 8003542:	d017      	beq.n	8003574 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	005b      	lsls	r3, r3, #1
 800354e:	2203      	movs	r2, #3
 8003550:	fa02 f303 	lsl.w	r3, r2, r3
 8003554:	43db      	mvns	r3, r3
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	4013      	ands	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	689a      	ldr	r2, [r3, #8]
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	69ba      	ldr	r2, [r7, #24]
 800356a:	4313      	orrs	r3, r2
 800356c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	69ba      	ldr	r2, [r7, #24]
 8003572:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f003 0303 	and.w	r3, r3, #3
 800357c:	2b02      	cmp	r3, #2
 800357e:	d123      	bne.n	80035c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003580:	69fb      	ldr	r3, [r7, #28]
 8003582:	08da      	lsrs	r2, r3, #3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	3208      	adds	r2, #8
 8003588:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800358c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	f003 0307 	and.w	r3, r3, #7
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	220f      	movs	r2, #15
 8003598:	fa02 f303 	lsl.w	r3, r2, r3
 800359c:	43db      	mvns	r3, r3
 800359e:	69ba      	ldr	r2, [r7, #24]
 80035a0:	4013      	ands	r3, r2
 80035a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	691a      	ldr	r2, [r3, #16]
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	f003 0307 	and.w	r3, r3, #7
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	fa02 f303 	lsl.w	r3, r2, r3
 80035b4:	69ba      	ldr	r2, [r7, #24]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	08da      	lsrs	r2, r3, #3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	3208      	adds	r2, #8
 80035c2:	69b9      	ldr	r1, [r7, #24]
 80035c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	2203      	movs	r2, #3
 80035d4:	fa02 f303 	lsl.w	r3, r2, r3
 80035d8:	43db      	mvns	r3, r3
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	4013      	ands	r3, r2
 80035de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f003 0203 	and.w	r2, r3, #3
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	fa02 f303 	lsl.w	r3, r2, r3
 80035f0:	69ba      	ldr	r2, [r7, #24]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003604:	2b00      	cmp	r3, #0
 8003606:	f000 80b4 	beq.w	8003772 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800360a:	2300      	movs	r3, #0
 800360c:	60fb      	str	r3, [r7, #12]
 800360e:	4b60      	ldr	r3, [pc, #384]	@ (8003790 <HAL_GPIO_Init+0x30c>)
 8003610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003612:	4a5f      	ldr	r2, [pc, #380]	@ (8003790 <HAL_GPIO_Init+0x30c>)
 8003614:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003618:	6453      	str	r3, [r2, #68]	@ 0x44
 800361a:	4b5d      	ldr	r3, [pc, #372]	@ (8003790 <HAL_GPIO_Init+0x30c>)
 800361c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800361e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003622:	60fb      	str	r3, [r7, #12]
 8003624:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003626:	4a5b      	ldr	r2, [pc, #364]	@ (8003794 <HAL_GPIO_Init+0x310>)
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	089b      	lsrs	r3, r3, #2
 800362c:	3302      	adds	r3, #2
 800362e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003632:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	f003 0303 	and.w	r3, r3, #3
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	220f      	movs	r2, #15
 800363e:	fa02 f303 	lsl.w	r3, r2, r3
 8003642:	43db      	mvns	r3, r3
 8003644:	69ba      	ldr	r2, [r7, #24]
 8003646:	4013      	ands	r3, r2
 8003648:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a52      	ldr	r2, [pc, #328]	@ (8003798 <HAL_GPIO_Init+0x314>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d02b      	beq.n	80036aa <HAL_GPIO_Init+0x226>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a51      	ldr	r2, [pc, #324]	@ (800379c <HAL_GPIO_Init+0x318>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d025      	beq.n	80036a6 <HAL_GPIO_Init+0x222>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a50      	ldr	r2, [pc, #320]	@ (80037a0 <HAL_GPIO_Init+0x31c>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d01f      	beq.n	80036a2 <HAL_GPIO_Init+0x21e>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a4f      	ldr	r2, [pc, #316]	@ (80037a4 <HAL_GPIO_Init+0x320>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d019      	beq.n	800369e <HAL_GPIO_Init+0x21a>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a4e      	ldr	r2, [pc, #312]	@ (80037a8 <HAL_GPIO_Init+0x324>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d013      	beq.n	800369a <HAL_GPIO_Init+0x216>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	4a4d      	ldr	r2, [pc, #308]	@ (80037ac <HAL_GPIO_Init+0x328>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d00d      	beq.n	8003696 <HAL_GPIO_Init+0x212>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a4c      	ldr	r2, [pc, #304]	@ (80037b0 <HAL_GPIO_Init+0x32c>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d007      	beq.n	8003692 <HAL_GPIO_Init+0x20e>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4a4b      	ldr	r2, [pc, #300]	@ (80037b4 <HAL_GPIO_Init+0x330>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d101      	bne.n	800368e <HAL_GPIO_Init+0x20a>
 800368a:	2307      	movs	r3, #7
 800368c:	e00e      	b.n	80036ac <HAL_GPIO_Init+0x228>
 800368e:	2308      	movs	r3, #8
 8003690:	e00c      	b.n	80036ac <HAL_GPIO_Init+0x228>
 8003692:	2306      	movs	r3, #6
 8003694:	e00a      	b.n	80036ac <HAL_GPIO_Init+0x228>
 8003696:	2305      	movs	r3, #5
 8003698:	e008      	b.n	80036ac <HAL_GPIO_Init+0x228>
 800369a:	2304      	movs	r3, #4
 800369c:	e006      	b.n	80036ac <HAL_GPIO_Init+0x228>
 800369e:	2303      	movs	r3, #3
 80036a0:	e004      	b.n	80036ac <HAL_GPIO_Init+0x228>
 80036a2:	2302      	movs	r3, #2
 80036a4:	e002      	b.n	80036ac <HAL_GPIO_Init+0x228>
 80036a6:	2301      	movs	r3, #1
 80036a8:	e000      	b.n	80036ac <HAL_GPIO_Init+0x228>
 80036aa:	2300      	movs	r3, #0
 80036ac:	69fa      	ldr	r2, [r7, #28]
 80036ae:	f002 0203 	and.w	r2, r2, #3
 80036b2:	0092      	lsls	r2, r2, #2
 80036b4:	4093      	lsls	r3, r2
 80036b6:	69ba      	ldr	r2, [r7, #24]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036bc:	4935      	ldr	r1, [pc, #212]	@ (8003794 <HAL_GPIO_Init+0x310>)
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	089b      	lsrs	r3, r3, #2
 80036c2:	3302      	adds	r3, #2
 80036c4:	69ba      	ldr	r2, [r7, #24]
 80036c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036ca:	4b3b      	ldr	r3, [pc, #236]	@ (80037b8 <HAL_GPIO_Init+0x334>)
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	43db      	mvns	r3, r3
 80036d4:	69ba      	ldr	r2, [r7, #24]
 80036d6:	4013      	ands	r3, r2
 80036d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d003      	beq.n	80036ee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80036e6:	69ba      	ldr	r2, [r7, #24]
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036ee:	4a32      	ldr	r2, [pc, #200]	@ (80037b8 <HAL_GPIO_Init+0x334>)
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036f4:	4b30      	ldr	r3, [pc, #192]	@ (80037b8 <HAL_GPIO_Init+0x334>)
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	43db      	mvns	r3, r3
 80036fe:	69ba      	ldr	r2, [r7, #24]
 8003700:	4013      	ands	r3, r2
 8003702:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d003      	beq.n	8003718 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003710:	69ba      	ldr	r2, [r7, #24]
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	4313      	orrs	r3, r2
 8003716:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003718:	4a27      	ldr	r2, [pc, #156]	@ (80037b8 <HAL_GPIO_Init+0x334>)
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800371e:	4b26      	ldr	r3, [pc, #152]	@ (80037b8 <HAL_GPIO_Init+0x334>)
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	43db      	mvns	r3, r3
 8003728:	69ba      	ldr	r2, [r7, #24]
 800372a:	4013      	ands	r3, r2
 800372c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d003      	beq.n	8003742 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800373a:	69ba      	ldr	r2, [r7, #24]
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	4313      	orrs	r3, r2
 8003740:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003742:	4a1d      	ldr	r2, [pc, #116]	@ (80037b8 <HAL_GPIO_Init+0x334>)
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003748:	4b1b      	ldr	r3, [pc, #108]	@ (80037b8 <HAL_GPIO_Init+0x334>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	43db      	mvns	r3, r3
 8003752:	69ba      	ldr	r2, [r7, #24]
 8003754:	4013      	ands	r3, r2
 8003756:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d003      	beq.n	800376c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003764:	69ba      	ldr	r2, [r7, #24]
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	4313      	orrs	r3, r2
 800376a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800376c:	4a12      	ldr	r2, [pc, #72]	@ (80037b8 <HAL_GPIO_Init+0x334>)
 800376e:	69bb      	ldr	r3, [r7, #24]
 8003770:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	3301      	adds	r3, #1
 8003776:	61fb      	str	r3, [r7, #28]
 8003778:	69fb      	ldr	r3, [r7, #28]
 800377a:	2b0f      	cmp	r3, #15
 800377c:	f67f ae90 	bls.w	80034a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003780:	bf00      	nop
 8003782:	bf00      	nop
 8003784:	3724      	adds	r7, #36	@ 0x24
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	40023800 	.word	0x40023800
 8003794:	40013800 	.word	0x40013800
 8003798:	40020000 	.word	0x40020000
 800379c:	40020400 	.word	0x40020400
 80037a0:	40020800 	.word	0x40020800
 80037a4:	40020c00 	.word	0x40020c00
 80037a8:	40021000 	.word	0x40021000
 80037ac:	40021400 	.word	0x40021400
 80037b0:	40021800 	.word	0x40021800
 80037b4:	40021c00 	.word	0x40021c00
 80037b8:	40013c00 	.word	0x40013c00

080037bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	460b      	mov	r3, r1
 80037c6:	807b      	strh	r3, [r7, #2]
 80037c8:	4613      	mov	r3, r2
 80037ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037cc:	787b      	ldrb	r3, [r7, #1]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d003      	beq.n	80037da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037d2:	887a      	ldrh	r2, [r7, #2]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037d8:	e003      	b.n	80037e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037da:	887b      	ldrh	r3, [r7, #2]
 80037dc:	041a      	lsls	r2, r3, #16
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	619a      	str	r2, [r3, #24]
}
 80037e2:	bf00      	nop
 80037e4:	370c      	adds	r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80037ee:	b580      	push	{r7, lr}
 80037f0:	b086      	sub	sp, #24
 80037f2:	af02      	add	r7, sp, #8
 80037f4:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d101      	bne.n	8003800 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e059      	b.n	80038b4 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b00      	cmp	r3, #0
 8003810:	d106      	bne.n	8003820 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f00e f856 	bl	80118cc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2203      	movs	r2, #3
 8003824:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800382e:	d102      	bne.n	8003836 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4618      	mov	r0, r3
 800383c:	f005 fe63 	bl	8009506 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6818      	ldr	r0, [r3, #0]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	7c1a      	ldrb	r2, [r3, #16]
 8003848:	f88d 2000 	strb.w	r2, [sp]
 800384c:	3304      	adds	r3, #4
 800384e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003850:	f005 fde4 	bl	800941c <USB_CoreInit>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d005      	beq.n	8003866 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2202      	movs	r2, #2
 800385e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e026      	b.n	80038b4 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	2101      	movs	r1, #1
 800386c:	4618      	mov	r0, r3
 800386e:	f005 fe5b 	bl	8009528 <USB_SetCurrentMode>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d005      	beq.n	8003884 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2202      	movs	r2, #2
 800387c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e017      	b.n	80038b4 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6818      	ldr	r0, [r3, #0]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	7c1a      	ldrb	r2, [r3, #16]
 800388c:	f88d 2000 	strb.w	r2, [sp]
 8003890:	3304      	adds	r3, #4
 8003892:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003894:	f006 f804 	bl	80098a0 <USB_HostInit>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d005      	beq.n	80038aa <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2202      	movs	r2, #2
 80038a2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e004      	b.n	80038b4 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2201      	movs	r2, #1
 80038ae:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80038b2:	2300      	movs	r3, #0
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3710      	adds	r7, #16
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80038bc:	b590      	push	{r4, r7, lr}
 80038be:	b08b      	sub	sp, #44	@ 0x2c
 80038c0:	af04      	add	r7, sp, #16
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	4608      	mov	r0, r1
 80038c6:	4611      	mov	r1, r2
 80038c8:	461a      	mov	r2, r3
 80038ca:	4603      	mov	r3, r0
 80038cc:	70fb      	strb	r3, [r7, #3]
 80038ce:	460b      	mov	r3, r1
 80038d0:	70bb      	strb	r3, [r7, #2]
 80038d2:	4613      	mov	r3, r2
 80038d4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80038d6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80038d8:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d101      	bne.n	80038e8 <HAL_HCD_HC_Init+0x2c>
 80038e4:	2302      	movs	r3, #2
 80038e6:	e09d      	b.n	8003a24 <HAL_HCD_HC_Init+0x168>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80038f0:	78fa      	ldrb	r2, [r7, #3]
 80038f2:	6879      	ldr	r1, [r7, #4]
 80038f4:	4613      	mov	r3, r2
 80038f6:	011b      	lsls	r3, r3, #4
 80038f8:	1a9b      	subs	r3, r3, r2
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	440b      	add	r3, r1
 80038fe:	3319      	adds	r3, #25
 8003900:	2200      	movs	r2, #0
 8003902:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003904:	78fa      	ldrb	r2, [r7, #3]
 8003906:	6879      	ldr	r1, [r7, #4]
 8003908:	4613      	mov	r3, r2
 800390a:	011b      	lsls	r3, r3, #4
 800390c:	1a9b      	subs	r3, r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	440b      	add	r3, r1
 8003912:	3314      	adds	r3, #20
 8003914:	787a      	ldrb	r2, [r7, #1]
 8003916:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003918:	78fa      	ldrb	r2, [r7, #3]
 800391a:	6879      	ldr	r1, [r7, #4]
 800391c:	4613      	mov	r3, r2
 800391e:	011b      	lsls	r3, r3, #4
 8003920:	1a9b      	subs	r3, r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	440b      	add	r3, r1
 8003926:	3315      	adds	r3, #21
 8003928:	78fa      	ldrb	r2, [r7, #3]
 800392a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800392c:	78fa      	ldrb	r2, [r7, #3]
 800392e:	6879      	ldr	r1, [r7, #4]
 8003930:	4613      	mov	r3, r2
 8003932:	011b      	lsls	r3, r3, #4
 8003934:	1a9b      	subs	r3, r3, r2
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	440b      	add	r3, r1
 800393a:	3326      	adds	r3, #38	@ 0x26
 800393c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8003940:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003942:	78fa      	ldrb	r2, [r7, #3]
 8003944:	78bb      	ldrb	r3, [r7, #2]
 8003946:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800394a:	b2d8      	uxtb	r0, r3
 800394c:	6879      	ldr	r1, [r7, #4]
 800394e:	4613      	mov	r3, r2
 8003950:	011b      	lsls	r3, r3, #4
 8003952:	1a9b      	subs	r3, r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	440b      	add	r3, r1
 8003958:	3316      	adds	r3, #22
 800395a:	4602      	mov	r2, r0
 800395c:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800395e:	78fb      	ldrb	r3, [r7, #3]
 8003960:	4619      	mov	r1, r3
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f000 fba4 	bl	80040b0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003968:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800396c:	2b00      	cmp	r3, #0
 800396e:	da0a      	bge.n	8003986 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003970:	78fa      	ldrb	r2, [r7, #3]
 8003972:	6879      	ldr	r1, [r7, #4]
 8003974:	4613      	mov	r3, r2
 8003976:	011b      	lsls	r3, r3, #4
 8003978:	1a9b      	subs	r3, r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	440b      	add	r3, r1
 800397e:	3317      	adds	r3, #23
 8003980:	2201      	movs	r2, #1
 8003982:	701a      	strb	r2, [r3, #0]
 8003984:	e009      	b.n	800399a <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003986:	78fa      	ldrb	r2, [r7, #3]
 8003988:	6879      	ldr	r1, [r7, #4]
 800398a:	4613      	mov	r3, r2
 800398c:	011b      	lsls	r3, r3, #4
 800398e:	1a9b      	subs	r3, r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	440b      	add	r3, r1
 8003994:	3317      	adds	r3, #23
 8003996:	2200      	movs	r2, #0
 8003998:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4618      	mov	r0, r3
 80039a0:	f006 f8e2 	bl	8009b68 <USB_GetHostSpeed>
 80039a4:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80039a6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d10b      	bne.n	80039c6 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80039ae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d107      	bne.n	80039c6 <HAL_HCD_HC_Init+0x10a>
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d104      	bne.n	80039c6 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	2bbc      	cmp	r3, #188	@ 0xbc
 80039c0:	d901      	bls.n	80039c6 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80039c2:	23bc      	movs	r3, #188	@ 0xbc
 80039c4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80039c6:	78fa      	ldrb	r2, [r7, #3]
 80039c8:	6879      	ldr	r1, [r7, #4]
 80039ca:	4613      	mov	r3, r2
 80039cc:	011b      	lsls	r3, r3, #4
 80039ce:	1a9b      	subs	r3, r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	440b      	add	r3, r1
 80039d4:	3318      	adds	r3, #24
 80039d6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80039da:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80039dc:	78fa      	ldrb	r2, [r7, #3]
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	b298      	uxth	r0, r3
 80039e2:	6879      	ldr	r1, [r7, #4]
 80039e4:	4613      	mov	r3, r2
 80039e6:	011b      	lsls	r3, r3, #4
 80039e8:	1a9b      	subs	r3, r3, r2
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	440b      	add	r3, r1
 80039ee:	3328      	adds	r3, #40	@ 0x28
 80039f0:	4602      	mov	r2, r0
 80039f2:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6818      	ldr	r0, [r3, #0]
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	b29b      	uxth	r3, r3
 80039fc:	787c      	ldrb	r4, [r7, #1]
 80039fe:	78ba      	ldrb	r2, [r7, #2]
 8003a00:	78f9      	ldrb	r1, [r7, #3]
 8003a02:	9302      	str	r3, [sp, #8]
 8003a04:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003a08:	9301      	str	r3, [sp, #4]
 8003a0a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003a0e:	9300      	str	r3, [sp, #0]
 8003a10:	4623      	mov	r3, r4
 8003a12:	f006 f8d1 	bl	8009bb8 <USB_HC_Init>
 8003a16:	4603      	mov	r3, r0
 8003a18:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003a22:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	371c      	adds	r7, #28
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd90      	pop	{r4, r7, pc}

08003a2c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	4608      	mov	r0, r1
 8003a36:	4611      	mov	r1, r2
 8003a38:	461a      	mov	r2, r3
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	70fb      	strb	r3, [r7, #3]
 8003a3e:	460b      	mov	r3, r1
 8003a40:	70bb      	strb	r3, [r7, #2]
 8003a42:	4613      	mov	r3, r2
 8003a44:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003a46:	78fa      	ldrb	r2, [r7, #3]
 8003a48:	6879      	ldr	r1, [r7, #4]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	011b      	lsls	r3, r3, #4
 8003a4e:	1a9b      	subs	r3, r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	440b      	add	r3, r1
 8003a54:	3317      	adds	r3, #23
 8003a56:	78ba      	ldrb	r2, [r7, #2]
 8003a58:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003a5a:	78fa      	ldrb	r2, [r7, #3]
 8003a5c:	6879      	ldr	r1, [r7, #4]
 8003a5e:	4613      	mov	r3, r2
 8003a60:	011b      	lsls	r3, r3, #4
 8003a62:	1a9b      	subs	r3, r3, r2
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	440b      	add	r3, r1
 8003a68:	3326      	adds	r3, #38	@ 0x26
 8003a6a:	787a      	ldrb	r2, [r7, #1]
 8003a6c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8003a6e:	7c3b      	ldrb	r3, [r7, #16]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d114      	bne.n	8003a9e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003a74:	78fa      	ldrb	r2, [r7, #3]
 8003a76:	6879      	ldr	r1, [r7, #4]
 8003a78:	4613      	mov	r3, r2
 8003a7a:	011b      	lsls	r3, r3, #4
 8003a7c:	1a9b      	subs	r3, r3, r2
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	440b      	add	r3, r1
 8003a82:	332a      	adds	r3, #42	@ 0x2a
 8003a84:	2203      	movs	r2, #3
 8003a86:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003a88:	78fa      	ldrb	r2, [r7, #3]
 8003a8a:	6879      	ldr	r1, [r7, #4]
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	011b      	lsls	r3, r3, #4
 8003a90:	1a9b      	subs	r3, r3, r2
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	440b      	add	r3, r1
 8003a96:	3319      	adds	r3, #25
 8003a98:	7f3a      	ldrb	r2, [r7, #28]
 8003a9a:	701a      	strb	r2, [r3, #0]
 8003a9c:	e009      	b.n	8003ab2 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003a9e:	78fa      	ldrb	r2, [r7, #3]
 8003aa0:	6879      	ldr	r1, [r7, #4]
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	011b      	lsls	r3, r3, #4
 8003aa6:	1a9b      	subs	r3, r3, r2
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	440b      	add	r3, r1
 8003aac:	332a      	adds	r3, #42	@ 0x2a
 8003aae:	2202      	movs	r2, #2
 8003ab0:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003ab2:	787b      	ldrb	r3, [r7, #1]
 8003ab4:	2b03      	cmp	r3, #3
 8003ab6:	f200 8102 	bhi.w	8003cbe <HAL_HCD_HC_SubmitRequest+0x292>
 8003aba:	a201      	add	r2, pc, #4	@ (adr r2, 8003ac0 <HAL_HCD_HC_SubmitRequest+0x94>)
 8003abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac0:	08003ad1 	.word	0x08003ad1
 8003ac4:	08003ca9 	.word	0x08003ca9
 8003ac8:	08003b95 	.word	0x08003b95
 8003acc:	08003c1f 	.word	0x08003c1f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8003ad0:	7c3b      	ldrb	r3, [r7, #16]
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	f040 80f5 	bne.w	8003cc2 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8003ad8:	78bb      	ldrb	r3, [r7, #2]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d12d      	bne.n	8003b3a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8003ade:	8b3b      	ldrh	r3, [r7, #24]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d109      	bne.n	8003af8 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8003ae4:	78fa      	ldrb	r2, [r7, #3]
 8003ae6:	6879      	ldr	r1, [r7, #4]
 8003ae8:	4613      	mov	r3, r2
 8003aea:	011b      	lsls	r3, r3, #4
 8003aec:	1a9b      	subs	r3, r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	440b      	add	r3, r1
 8003af2:	333d      	adds	r3, #61	@ 0x3d
 8003af4:	2201      	movs	r2, #1
 8003af6:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8003af8:	78fa      	ldrb	r2, [r7, #3]
 8003afa:	6879      	ldr	r1, [r7, #4]
 8003afc:	4613      	mov	r3, r2
 8003afe:	011b      	lsls	r3, r3, #4
 8003b00:	1a9b      	subs	r3, r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	440b      	add	r3, r1
 8003b06:	333d      	adds	r3, #61	@ 0x3d
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d10a      	bne.n	8003b24 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003b0e:	78fa      	ldrb	r2, [r7, #3]
 8003b10:	6879      	ldr	r1, [r7, #4]
 8003b12:	4613      	mov	r3, r2
 8003b14:	011b      	lsls	r3, r3, #4
 8003b16:	1a9b      	subs	r3, r3, r2
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	440b      	add	r3, r1
 8003b1c:	332a      	adds	r3, #42	@ 0x2a
 8003b1e:	2200      	movs	r2, #0
 8003b20:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8003b22:	e0ce      	b.n	8003cc2 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003b24:	78fa      	ldrb	r2, [r7, #3]
 8003b26:	6879      	ldr	r1, [r7, #4]
 8003b28:	4613      	mov	r3, r2
 8003b2a:	011b      	lsls	r3, r3, #4
 8003b2c:	1a9b      	subs	r3, r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	440b      	add	r3, r1
 8003b32:	332a      	adds	r3, #42	@ 0x2a
 8003b34:	2202      	movs	r2, #2
 8003b36:	701a      	strb	r2, [r3, #0]
      break;
 8003b38:	e0c3      	b.n	8003cc2 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8003b3a:	78fa      	ldrb	r2, [r7, #3]
 8003b3c:	6879      	ldr	r1, [r7, #4]
 8003b3e:	4613      	mov	r3, r2
 8003b40:	011b      	lsls	r3, r3, #4
 8003b42:	1a9b      	subs	r3, r3, r2
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	440b      	add	r3, r1
 8003b48:	331a      	adds	r3, #26
 8003b4a:	781b      	ldrb	r3, [r3, #0]
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	f040 80b8 	bne.w	8003cc2 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8003b52:	78fa      	ldrb	r2, [r7, #3]
 8003b54:	6879      	ldr	r1, [r7, #4]
 8003b56:	4613      	mov	r3, r2
 8003b58:	011b      	lsls	r3, r3, #4
 8003b5a:	1a9b      	subs	r3, r3, r2
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	440b      	add	r3, r1
 8003b60:	333c      	adds	r3, #60	@ 0x3c
 8003b62:	781b      	ldrb	r3, [r3, #0]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d10a      	bne.n	8003b7e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003b68:	78fa      	ldrb	r2, [r7, #3]
 8003b6a:	6879      	ldr	r1, [r7, #4]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	011b      	lsls	r3, r3, #4
 8003b70:	1a9b      	subs	r3, r3, r2
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	440b      	add	r3, r1
 8003b76:	332a      	adds	r3, #42	@ 0x2a
 8003b78:	2200      	movs	r2, #0
 8003b7a:	701a      	strb	r2, [r3, #0]
      break;
 8003b7c:	e0a1      	b.n	8003cc2 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003b7e:	78fa      	ldrb	r2, [r7, #3]
 8003b80:	6879      	ldr	r1, [r7, #4]
 8003b82:	4613      	mov	r3, r2
 8003b84:	011b      	lsls	r3, r3, #4
 8003b86:	1a9b      	subs	r3, r3, r2
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	440b      	add	r3, r1
 8003b8c:	332a      	adds	r3, #42	@ 0x2a
 8003b8e:	2202      	movs	r2, #2
 8003b90:	701a      	strb	r2, [r3, #0]
      break;
 8003b92:	e096      	b.n	8003cc2 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003b94:	78bb      	ldrb	r3, [r7, #2]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d120      	bne.n	8003bdc <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003b9a:	78fa      	ldrb	r2, [r7, #3]
 8003b9c:	6879      	ldr	r1, [r7, #4]
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	011b      	lsls	r3, r3, #4
 8003ba2:	1a9b      	subs	r3, r3, r2
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	440b      	add	r3, r1
 8003ba8:	333d      	adds	r3, #61	@ 0x3d
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d10a      	bne.n	8003bc6 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003bb0:	78fa      	ldrb	r2, [r7, #3]
 8003bb2:	6879      	ldr	r1, [r7, #4]
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	011b      	lsls	r3, r3, #4
 8003bb8:	1a9b      	subs	r3, r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	440b      	add	r3, r1
 8003bbe:	332a      	adds	r3, #42	@ 0x2a
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003bc4:	e07e      	b.n	8003cc4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003bc6:	78fa      	ldrb	r2, [r7, #3]
 8003bc8:	6879      	ldr	r1, [r7, #4]
 8003bca:	4613      	mov	r3, r2
 8003bcc:	011b      	lsls	r3, r3, #4
 8003bce:	1a9b      	subs	r3, r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	440b      	add	r3, r1
 8003bd4:	332a      	adds	r3, #42	@ 0x2a
 8003bd6:	2202      	movs	r2, #2
 8003bd8:	701a      	strb	r2, [r3, #0]
      break;
 8003bda:	e073      	b.n	8003cc4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003bdc:	78fa      	ldrb	r2, [r7, #3]
 8003bde:	6879      	ldr	r1, [r7, #4]
 8003be0:	4613      	mov	r3, r2
 8003be2:	011b      	lsls	r3, r3, #4
 8003be4:	1a9b      	subs	r3, r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	440b      	add	r3, r1
 8003bea:	333c      	adds	r3, #60	@ 0x3c
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d10a      	bne.n	8003c08 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003bf2:	78fa      	ldrb	r2, [r7, #3]
 8003bf4:	6879      	ldr	r1, [r7, #4]
 8003bf6:	4613      	mov	r3, r2
 8003bf8:	011b      	lsls	r3, r3, #4
 8003bfa:	1a9b      	subs	r3, r3, r2
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	440b      	add	r3, r1
 8003c00:	332a      	adds	r3, #42	@ 0x2a
 8003c02:	2200      	movs	r2, #0
 8003c04:	701a      	strb	r2, [r3, #0]
      break;
 8003c06:	e05d      	b.n	8003cc4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003c08:	78fa      	ldrb	r2, [r7, #3]
 8003c0a:	6879      	ldr	r1, [r7, #4]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	011b      	lsls	r3, r3, #4
 8003c10:	1a9b      	subs	r3, r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	440b      	add	r3, r1
 8003c16:	332a      	adds	r3, #42	@ 0x2a
 8003c18:	2202      	movs	r2, #2
 8003c1a:	701a      	strb	r2, [r3, #0]
      break;
 8003c1c:	e052      	b.n	8003cc4 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003c1e:	78bb      	ldrb	r3, [r7, #2]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d120      	bne.n	8003c66 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003c24:	78fa      	ldrb	r2, [r7, #3]
 8003c26:	6879      	ldr	r1, [r7, #4]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	011b      	lsls	r3, r3, #4
 8003c2c:	1a9b      	subs	r3, r3, r2
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	440b      	add	r3, r1
 8003c32:	333d      	adds	r3, #61	@ 0x3d
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10a      	bne.n	8003c50 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003c3a:	78fa      	ldrb	r2, [r7, #3]
 8003c3c:	6879      	ldr	r1, [r7, #4]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	011b      	lsls	r3, r3, #4
 8003c42:	1a9b      	subs	r3, r3, r2
 8003c44:	009b      	lsls	r3, r3, #2
 8003c46:	440b      	add	r3, r1
 8003c48:	332a      	adds	r3, #42	@ 0x2a
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003c4e:	e039      	b.n	8003cc4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003c50:	78fa      	ldrb	r2, [r7, #3]
 8003c52:	6879      	ldr	r1, [r7, #4]
 8003c54:	4613      	mov	r3, r2
 8003c56:	011b      	lsls	r3, r3, #4
 8003c58:	1a9b      	subs	r3, r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	440b      	add	r3, r1
 8003c5e:	332a      	adds	r3, #42	@ 0x2a
 8003c60:	2202      	movs	r2, #2
 8003c62:	701a      	strb	r2, [r3, #0]
      break;
 8003c64:	e02e      	b.n	8003cc4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003c66:	78fa      	ldrb	r2, [r7, #3]
 8003c68:	6879      	ldr	r1, [r7, #4]
 8003c6a:	4613      	mov	r3, r2
 8003c6c:	011b      	lsls	r3, r3, #4
 8003c6e:	1a9b      	subs	r3, r3, r2
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	440b      	add	r3, r1
 8003c74:	333c      	adds	r3, #60	@ 0x3c
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d10a      	bne.n	8003c92 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003c7c:	78fa      	ldrb	r2, [r7, #3]
 8003c7e:	6879      	ldr	r1, [r7, #4]
 8003c80:	4613      	mov	r3, r2
 8003c82:	011b      	lsls	r3, r3, #4
 8003c84:	1a9b      	subs	r3, r3, r2
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	440b      	add	r3, r1
 8003c8a:	332a      	adds	r3, #42	@ 0x2a
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	701a      	strb	r2, [r3, #0]
      break;
 8003c90:	e018      	b.n	8003cc4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003c92:	78fa      	ldrb	r2, [r7, #3]
 8003c94:	6879      	ldr	r1, [r7, #4]
 8003c96:	4613      	mov	r3, r2
 8003c98:	011b      	lsls	r3, r3, #4
 8003c9a:	1a9b      	subs	r3, r3, r2
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	440b      	add	r3, r1
 8003ca0:	332a      	adds	r3, #42	@ 0x2a
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	701a      	strb	r2, [r3, #0]
      break;
 8003ca6:	e00d      	b.n	8003cc4 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003ca8:	78fa      	ldrb	r2, [r7, #3]
 8003caa:	6879      	ldr	r1, [r7, #4]
 8003cac:	4613      	mov	r3, r2
 8003cae:	011b      	lsls	r3, r3, #4
 8003cb0:	1a9b      	subs	r3, r3, r2
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	440b      	add	r3, r1
 8003cb6:	332a      	adds	r3, #42	@ 0x2a
 8003cb8:	2200      	movs	r2, #0
 8003cba:	701a      	strb	r2, [r3, #0]
      break;
 8003cbc:	e002      	b.n	8003cc4 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8003cbe:	bf00      	nop
 8003cc0:	e000      	b.n	8003cc4 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8003cc2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003cc4:	78fa      	ldrb	r2, [r7, #3]
 8003cc6:	6879      	ldr	r1, [r7, #4]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	011b      	lsls	r3, r3, #4
 8003ccc:	1a9b      	subs	r3, r3, r2
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	440b      	add	r3, r1
 8003cd2:	332c      	adds	r3, #44	@ 0x2c
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003cd8:	78fa      	ldrb	r2, [r7, #3]
 8003cda:	8b39      	ldrh	r1, [r7, #24]
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	4613      	mov	r3, r2
 8003ce0:	011b      	lsls	r3, r3, #4
 8003ce2:	1a9b      	subs	r3, r3, r2
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	4403      	add	r3, r0
 8003ce8:	3334      	adds	r3, #52	@ 0x34
 8003cea:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003cec:	78fa      	ldrb	r2, [r7, #3]
 8003cee:	6879      	ldr	r1, [r7, #4]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	011b      	lsls	r3, r3, #4
 8003cf4:	1a9b      	subs	r3, r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	440b      	add	r3, r1
 8003cfa:	334c      	adds	r3, #76	@ 0x4c
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003d00:	78fa      	ldrb	r2, [r7, #3]
 8003d02:	6879      	ldr	r1, [r7, #4]
 8003d04:	4613      	mov	r3, r2
 8003d06:	011b      	lsls	r3, r3, #4
 8003d08:	1a9b      	subs	r3, r3, r2
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	440b      	add	r3, r1
 8003d0e:	3338      	adds	r3, #56	@ 0x38
 8003d10:	2200      	movs	r2, #0
 8003d12:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003d14:	78fa      	ldrb	r2, [r7, #3]
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	011b      	lsls	r3, r3, #4
 8003d1c:	1a9b      	subs	r3, r3, r2
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	440b      	add	r3, r1
 8003d22:	3315      	adds	r3, #21
 8003d24:	78fa      	ldrb	r2, [r7, #3]
 8003d26:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003d28:	78fa      	ldrb	r2, [r7, #3]
 8003d2a:	6879      	ldr	r1, [r7, #4]
 8003d2c:	4613      	mov	r3, r2
 8003d2e:	011b      	lsls	r3, r3, #4
 8003d30:	1a9b      	subs	r3, r3, r2
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	440b      	add	r3, r1
 8003d36:	334d      	adds	r3, #77	@ 0x4d
 8003d38:	2200      	movs	r2, #0
 8003d3a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6818      	ldr	r0, [r3, #0]
 8003d40:	78fa      	ldrb	r2, [r7, #3]
 8003d42:	4613      	mov	r3, r2
 8003d44:	011b      	lsls	r3, r3, #4
 8003d46:	1a9b      	subs	r3, r3, r2
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	3310      	adds	r3, #16
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	4413      	add	r3, r2
 8003d50:	1d19      	adds	r1, r3, #4
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	799b      	ldrb	r3, [r3, #6]
 8003d56:	461a      	mov	r2, r3
 8003d58:	f006 f85a 	bl	8009e10 <USB_HC_StartXfer>
 8003d5c:	4603      	mov	r3, r0
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3708      	adds	r7, #8
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop

08003d68 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b086      	sub	sp, #24
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f005 fd48 	bl	8009814 <USB_GetMode>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	f040 80fb 	bne.w	8003f82 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4618      	mov	r0, r3
 8003d92:	f005 fd0b 	bl	80097ac <USB_ReadInterrupts>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	f000 80f1 	beq.w	8003f80 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f005 fd02 	bl	80097ac <USB_ReadInterrupts>
 8003da8:	4603      	mov	r3, r0
 8003daa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003dae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003db2:	d104      	bne.n	8003dbe <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003dbc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f005 fcf2 	bl	80097ac <USB_ReadInterrupts>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003dce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dd2:	d104      	bne.n	8003dde <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003ddc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4618      	mov	r0, r3
 8003de4:	f005 fce2 	bl	80097ac <USB_ReadInterrupts>
 8003de8:	4603      	mov	r3, r0
 8003dea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003dee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003df2:	d104      	bne.n	8003dfe <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003dfc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4618      	mov	r0, r3
 8003e04:	f005 fcd2 	bl	80097ac <USB_ReadInterrupts>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	f003 0302 	and.w	r3, r3, #2
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d103      	bne.n	8003e1a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2202      	movs	r2, #2
 8003e18:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f005 fcc4 	bl	80097ac <USB_ReadInterrupts>
 8003e24:	4603      	mov	r3, r0
 8003e26:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e2e:	d120      	bne.n	8003e72 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003e38:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0301 	and.w	r3, r3, #1
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d113      	bne.n	8003e72 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003e4a:	2110      	movs	r1, #16
 8003e4c:	6938      	ldr	r0, [r7, #16]
 8003e4e:	f005 fbb7 	bl	80095c0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003e52:	6938      	ldr	r0, [r7, #16]
 8003e54:	f005 fbe6 	bl	8009624 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	7a5b      	ldrb	r3, [r3, #9]
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d105      	bne.n	8003e6c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2101      	movs	r1, #1
 8003e66:	4618      	mov	r0, r3
 8003e68:	f005 fdde 	bl	8009a28 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f00d fdab 	bl	80119c8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4618      	mov	r0, r3
 8003e78:	f005 fc98 	bl	80097ac <USB_ReadInterrupts>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e82:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e86:	d102      	bne.n	8003e8e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f001 fd4d 	bl	8005928 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4618      	mov	r0, r3
 8003e94:	f005 fc8a 	bl	80097ac <USB_ReadInterrupts>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	f003 0308 	and.w	r3, r3, #8
 8003e9e:	2b08      	cmp	r3, #8
 8003ea0:	d106      	bne.n	8003eb0 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f00d fd74 	bl	8011990 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2208      	movs	r2, #8
 8003eae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f005 fc79 	bl	80097ac <USB_ReadInterrupts>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ec0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ec4:	d139      	bne.n	8003f3a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f006 fa1a 	bl	800a304 <USB_HC_ReadInterrupt>
 8003ed0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	617b      	str	r3, [r7, #20]
 8003ed6:	e025      	b.n	8003f24 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	f003 030f 	and.w	r3, r3, #15
 8003ede:	68ba      	ldr	r2, [r7, #8]
 8003ee0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ee4:	f003 0301 	and.w	r3, r3, #1
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d018      	beq.n	8003f1e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	015a      	lsls	r2, r3, #5
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	4413      	add	r3, r2
 8003ef4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003efe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f02:	d106      	bne.n	8003f12 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	4619      	mov	r1, r3
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 f905 	bl	800411a <HCD_HC_IN_IRQHandler>
 8003f10:	e005      	b.n	8003f1e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	4619      	mov	r1, r3
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f000 ff67 	bl	8004dec <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	3301      	adds	r3, #1
 8003f22:	617b      	str	r3, [r7, #20]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	795b      	ldrb	r3, [r3, #5]
 8003f28:	461a      	mov	r2, r3
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d3d3      	bcc.n	8003ed8 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003f38:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f005 fc34 	bl	80097ac <USB_ReadInterrupts>
 8003f44:	4603      	mov	r3, r0
 8003f46:	f003 0310 	and.w	r3, r3, #16
 8003f4a:	2b10      	cmp	r3, #16
 8003f4c:	d101      	bne.n	8003f52 <HAL_HCD_IRQHandler+0x1ea>
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e000      	b.n	8003f54 <HAL_HCD_IRQHandler+0x1ec>
 8003f52:	2300      	movs	r3, #0
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d014      	beq.n	8003f82 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	699a      	ldr	r2, [r3, #24]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f022 0210 	bic.w	r2, r2, #16
 8003f66:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f001 fbfe 	bl	800576a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	699a      	ldr	r2, [r3, #24]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f042 0210 	orr.w	r2, r2, #16
 8003f7c:	619a      	str	r2, [r3, #24]
 8003f7e:	e000      	b.n	8003f82 <HAL_HCD_IRQHandler+0x21a>
      return;
 8003f80:	bf00      	nop
    }
  }
}
 8003f82:	3718      	adds	r7, #24
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}

08003f88 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d101      	bne.n	8003f9e <HAL_HCD_Start+0x16>
 8003f9a:	2302      	movs	r3, #2
 8003f9c:	e013      	b.n	8003fc6 <HAL_HCD_Start+0x3e>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	2101      	movs	r1, #1
 8003fac:	4618      	mov	r0, r3
 8003fae:	f005 fda2 	bl	8009af6 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f005 fa94 	bl	80094e4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003fc4:	2300      	movs	r3, #0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3708      	adds	r7, #8
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b082      	sub	sp, #8
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d101      	bne.n	8003fe4 <HAL_HCD_Stop+0x16>
 8003fe0:	2302      	movs	r3, #2
 8003fe2:	e00d      	b.n	8004000 <HAL_HCD_Stop+0x32>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f006 faf5 	bl	800a5e0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003ffe:	2300      	movs	r3, #0
}
 8004000:	4618      	mov	r0, r3
 8004002:	3708      	adds	r7, #8
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}

08004008 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b082      	sub	sp, #8
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4618      	mov	r0, r3
 8004016:	f005 fd44 	bl	8009aa2 <USB_ResetPort>
 800401a:	4603      	mov	r3, r0
}
 800401c:	4618      	mov	r0, r3
 800401e:	3708      	adds	r7, #8
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}

08004024 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	460b      	mov	r3, r1
 800402e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8004030:	78fa      	ldrb	r2, [r7, #3]
 8004032:	6879      	ldr	r1, [r7, #4]
 8004034:	4613      	mov	r3, r2
 8004036:	011b      	lsls	r3, r3, #4
 8004038:	1a9b      	subs	r3, r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	440b      	add	r3, r1
 800403e:	334c      	adds	r3, #76	@ 0x4c
 8004040:	781b      	ldrb	r3, [r3, #0]
}
 8004042:	4618      	mov	r0, r3
 8004044:	370c      	adds	r7, #12
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr

0800404e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800404e:	b480      	push	{r7}
 8004050:	b083      	sub	sp, #12
 8004052:	af00      	add	r7, sp, #0
 8004054:	6078      	str	r0, [r7, #4]
 8004056:	460b      	mov	r3, r1
 8004058:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800405a:	78fa      	ldrb	r2, [r7, #3]
 800405c:	6879      	ldr	r1, [r7, #4]
 800405e:	4613      	mov	r3, r2
 8004060:	011b      	lsls	r3, r3, #4
 8004062:	1a9b      	subs	r3, r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	440b      	add	r3, r1
 8004068:	3338      	adds	r3, #56	@ 0x38
 800406a:	681b      	ldr	r3, [r3, #0]
}
 800406c:	4618      	mov	r0, r3
 800406e:	370c      	adds	r7, #12
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr

08004078 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4618      	mov	r0, r3
 8004086:	f005 fd86 	bl	8009b96 <USB_GetCurrentFrame>
 800408a:	4603      	mov	r3, r0
}
 800408c:	4618      	mov	r0, r3
 800408e:	3708      	adds	r7, #8
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4618      	mov	r0, r3
 80040a2:	f005 fd61 	bl	8009b68 <USB_GetHostSpeed>
 80040a6:	4603      	mov	r3, r0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3708      	adds	r7, #8
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	460b      	mov	r3, r1
 80040ba:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80040bc:	78fa      	ldrb	r2, [r7, #3]
 80040be:	6879      	ldr	r1, [r7, #4]
 80040c0:	4613      	mov	r3, r2
 80040c2:	011b      	lsls	r3, r3, #4
 80040c4:	1a9b      	subs	r3, r3, r2
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	440b      	add	r3, r1
 80040ca:	331a      	adds	r3, #26
 80040cc:	2200      	movs	r2, #0
 80040ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80040d0:	78fa      	ldrb	r2, [r7, #3]
 80040d2:	6879      	ldr	r1, [r7, #4]
 80040d4:	4613      	mov	r3, r2
 80040d6:	011b      	lsls	r3, r3, #4
 80040d8:	1a9b      	subs	r3, r3, r2
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	440b      	add	r3, r1
 80040de:	331b      	adds	r3, #27
 80040e0:	2200      	movs	r2, #0
 80040e2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80040e4:	78fa      	ldrb	r2, [r7, #3]
 80040e6:	6879      	ldr	r1, [r7, #4]
 80040e8:	4613      	mov	r3, r2
 80040ea:	011b      	lsls	r3, r3, #4
 80040ec:	1a9b      	subs	r3, r3, r2
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	440b      	add	r3, r1
 80040f2:	3325      	adds	r3, #37	@ 0x25
 80040f4:	2200      	movs	r2, #0
 80040f6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80040f8:	78fa      	ldrb	r2, [r7, #3]
 80040fa:	6879      	ldr	r1, [r7, #4]
 80040fc:	4613      	mov	r3, r2
 80040fe:	011b      	lsls	r3, r3, #4
 8004100:	1a9b      	subs	r3, r3, r2
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	440b      	add	r3, r1
 8004106:	3324      	adds	r3, #36	@ 0x24
 8004108:	2200      	movs	r2, #0
 800410a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800410c:	2300      	movs	r3, #0
}
 800410e:	4618      	mov	r0, r3
 8004110:	370c      	adds	r7, #12
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr

0800411a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800411a:	b580      	push	{r7, lr}
 800411c:	b086      	sub	sp, #24
 800411e:	af00      	add	r7, sp, #0
 8004120:	6078      	str	r0, [r7, #4]
 8004122:	460b      	mov	r3, r1
 8004124:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	78fa      	ldrb	r2, [r7, #3]
 8004136:	4611      	mov	r1, r2
 8004138:	4618      	mov	r0, r3
 800413a:	f005 fb4a 	bl	80097d2 <USB_ReadChInterrupts>
 800413e:	4603      	mov	r3, r0
 8004140:	f003 0304 	and.w	r3, r3, #4
 8004144:	2b04      	cmp	r3, #4
 8004146:	d11a      	bne.n	800417e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004148:	78fb      	ldrb	r3, [r7, #3]
 800414a:	015a      	lsls	r2, r3, #5
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	4413      	add	r3, r2
 8004150:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004154:	461a      	mov	r2, r3
 8004156:	2304      	movs	r3, #4
 8004158:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800415a:	78fa      	ldrb	r2, [r7, #3]
 800415c:	6879      	ldr	r1, [r7, #4]
 800415e:	4613      	mov	r3, r2
 8004160:	011b      	lsls	r3, r3, #4
 8004162:	1a9b      	subs	r3, r3, r2
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	440b      	add	r3, r1
 8004168:	334d      	adds	r3, #77	@ 0x4d
 800416a:	2207      	movs	r2, #7
 800416c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	78fa      	ldrb	r2, [r7, #3]
 8004174:	4611      	mov	r1, r2
 8004176:	4618      	mov	r0, r3
 8004178:	f006 f8d5 	bl	800a326 <USB_HC_Halt>
 800417c:	e09e      	b.n	80042bc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	78fa      	ldrb	r2, [r7, #3]
 8004184:	4611      	mov	r1, r2
 8004186:	4618      	mov	r0, r3
 8004188:	f005 fb23 	bl	80097d2 <USB_ReadChInterrupts>
 800418c:	4603      	mov	r3, r0
 800418e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004192:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004196:	d11b      	bne.n	80041d0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8004198:	78fb      	ldrb	r3, [r7, #3]
 800419a:	015a      	lsls	r2, r3, #5
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	4413      	add	r3, r2
 80041a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041a4:	461a      	mov	r2, r3
 80041a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80041aa:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80041ac:	78fa      	ldrb	r2, [r7, #3]
 80041ae:	6879      	ldr	r1, [r7, #4]
 80041b0:	4613      	mov	r3, r2
 80041b2:	011b      	lsls	r3, r3, #4
 80041b4:	1a9b      	subs	r3, r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	440b      	add	r3, r1
 80041ba:	334d      	adds	r3, #77	@ 0x4d
 80041bc:	2208      	movs	r2, #8
 80041be:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	78fa      	ldrb	r2, [r7, #3]
 80041c6:	4611      	mov	r1, r2
 80041c8:	4618      	mov	r0, r3
 80041ca:	f006 f8ac 	bl	800a326 <USB_HC_Halt>
 80041ce:	e075      	b.n	80042bc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	78fa      	ldrb	r2, [r7, #3]
 80041d6:	4611      	mov	r1, r2
 80041d8:	4618      	mov	r0, r3
 80041da:	f005 fafa 	bl	80097d2 <USB_ReadChInterrupts>
 80041de:	4603      	mov	r3, r0
 80041e0:	f003 0308 	and.w	r3, r3, #8
 80041e4:	2b08      	cmp	r3, #8
 80041e6:	d11a      	bne.n	800421e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80041e8:	78fb      	ldrb	r3, [r7, #3]
 80041ea:	015a      	lsls	r2, r3, #5
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	4413      	add	r3, r2
 80041f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041f4:	461a      	mov	r2, r3
 80041f6:	2308      	movs	r3, #8
 80041f8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80041fa:	78fa      	ldrb	r2, [r7, #3]
 80041fc:	6879      	ldr	r1, [r7, #4]
 80041fe:	4613      	mov	r3, r2
 8004200:	011b      	lsls	r3, r3, #4
 8004202:	1a9b      	subs	r3, r3, r2
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	440b      	add	r3, r1
 8004208:	334d      	adds	r3, #77	@ 0x4d
 800420a:	2206      	movs	r2, #6
 800420c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	78fa      	ldrb	r2, [r7, #3]
 8004214:	4611      	mov	r1, r2
 8004216:	4618      	mov	r0, r3
 8004218:	f006 f885 	bl	800a326 <USB_HC_Halt>
 800421c:	e04e      	b.n	80042bc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	78fa      	ldrb	r2, [r7, #3]
 8004224:	4611      	mov	r1, r2
 8004226:	4618      	mov	r0, r3
 8004228:	f005 fad3 	bl	80097d2 <USB_ReadChInterrupts>
 800422c:	4603      	mov	r3, r0
 800422e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004232:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004236:	d11b      	bne.n	8004270 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004238:	78fb      	ldrb	r3, [r7, #3]
 800423a:	015a      	lsls	r2, r3, #5
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	4413      	add	r3, r2
 8004240:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004244:	461a      	mov	r2, r3
 8004246:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800424a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800424c:	78fa      	ldrb	r2, [r7, #3]
 800424e:	6879      	ldr	r1, [r7, #4]
 8004250:	4613      	mov	r3, r2
 8004252:	011b      	lsls	r3, r3, #4
 8004254:	1a9b      	subs	r3, r3, r2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	440b      	add	r3, r1
 800425a:	334d      	adds	r3, #77	@ 0x4d
 800425c:	2209      	movs	r2, #9
 800425e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	78fa      	ldrb	r2, [r7, #3]
 8004266:	4611      	mov	r1, r2
 8004268:	4618      	mov	r0, r3
 800426a:	f006 f85c 	bl	800a326 <USB_HC_Halt>
 800426e:	e025      	b.n	80042bc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	78fa      	ldrb	r2, [r7, #3]
 8004276:	4611      	mov	r1, r2
 8004278:	4618      	mov	r0, r3
 800427a:	f005 faaa 	bl	80097d2 <USB_ReadChInterrupts>
 800427e:	4603      	mov	r3, r0
 8004280:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004284:	2b80      	cmp	r3, #128	@ 0x80
 8004286:	d119      	bne.n	80042bc <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004288:	78fb      	ldrb	r3, [r7, #3]
 800428a:	015a      	lsls	r2, r3, #5
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	4413      	add	r3, r2
 8004290:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004294:	461a      	mov	r2, r3
 8004296:	2380      	movs	r3, #128	@ 0x80
 8004298:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800429a:	78fa      	ldrb	r2, [r7, #3]
 800429c:	6879      	ldr	r1, [r7, #4]
 800429e:	4613      	mov	r3, r2
 80042a0:	011b      	lsls	r3, r3, #4
 80042a2:	1a9b      	subs	r3, r3, r2
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	440b      	add	r3, r1
 80042a8:	334d      	adds	r3, #77	@ 0x4d
 80042aa:	2207      	movs	r2, #7
 80042ac:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	78fa      	ldrb	r2, [r7, #3]
 80042b4:	4611      	mov	r1, r2
 80042b6:	4618      	mov	r0, r3
 80042b8:	f006 f835 	bl	800a326 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	78fa      	ldrb	r2, [r7, #3]
 80042c2:	4611      	mov	r1, r2
 80042c4:	4618      	mov	r0, r3
 80042c6:	f005 fa84 	bl	80097d2 <USB_ReadChInterrupts>
 80042ca:	4603      	mov	r3, r0
 80042cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042d4:	d112      	bne.n	80042fc <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	78fa      	ldrb	r2, [r7, #3]
 80042dc:	4611      	mov	r1, r2
 80042de:	4618      	mov	r0, r3
 80042e0:	f006 f821 	bl	800a326 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80042e4:	78fb      	ldrb	r3, [r7, #3]
 80042e6:	015a      	lsls	r2, r3, #5
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	4413      	add	r3, r2
 80042ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042f0:	461a      	mov	r2, r3
 80042f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80042f6:	6093      	str	r3, [r2, #8]
 80042f8:	f000 bd75 	b.w	8004de6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	78fa      	ldrb	r2, [r7, #3]
 8004302:	4611      	mov	r1, r2
 8004304:	4618      	mov	r0, r3
 8004306:	f005 fa64 	bl	80097d2 <USB_ReadChInterrupts>
 800430a:	4603      	mov	r3, r0
 800430c:	f003 0301 	and.w	r3, r3, #1
 8004310:	2b01      	cmp	r3, #1
 8004312:	f040 8128 	bne.w	8004566 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004316:	78fb      	ldrb	r3, [r7, #3]
 8004318:	015a      	lsls	r2, r3, #5
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	4413      	add	r3, r2
 800431e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004322:	461a      	mov	r2, r3
 8004324:	2320      	movs	r3, #32
 8004326:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004328:	78fa      	ldrb	r2, [r7, #3]
 800432a:	6879      	ldr	r1, [r7, #4]
 800432c:	4613      	mov	r3, r2
 800432e:	011b      	lsls	r3, r3, #4
 8004330:	1a9b      	subs	r3, r3, r2
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	440b      	add	r3, r1
 8004336:	331b      	adds	r3, #27
 8004338:	781b      	ldrb	r3, [r3, #0]
 800433a:	2b01      	cmp	r3, #1
 800433c:	d119      	bne.n	8004372 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800433e:	78fa      	ldrb	r2, [r7, #3]
 8004340:	6879      	ldr	r1, [r7, #4]
 8004342:	4613      	mov	r3, r2
 8004344:	011b      	lsls	r3, r3, #4
 8004346:	1a9b      	subs	r3, r3, r2
 8004348:	009b      	lsls	r3, r3, #2
 800434a:	440b      	add	r3, r1
 800434c:	331b      	adds	r3, #27
 800434e:	2200      	movs	r2, #0
 8004350:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004352:	78fb      	ldrb	r3, [r7, #3]
 8004354:	015a      	lsls	r2, r3, #5
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	4413      	add	r3, r2
 800435a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	78fa      	ldrb	r2, [r7, #3]
 8004362:	0151      	lsls	r1, r2, #5
 8004364:	693a      	ldr	r2, [r7, #16]
 8004366:	440a      	add	r2, r1
 8004368:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800436c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004370:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	799b      	ldrb	r3, [r3, #6]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d01b      	beq.n	80043b2 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800437a:	78fa      	ldrb	r2, [r7, #3]
 800437c:	6879      	ldr	r1, [r7, #4]
 800437e:	4613      	mov	r3, r2
 8004380:	011b      	lsls	r3, r3, #4
 8004382:	1a9b      	subs	r3, r3, r2
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	440b      	add	r3, r1
 8004388:	3330      	adds	r3, #48	@ 0x30
 800438a:	6819      	ldr	r1, [r3, #0]
 800438c:	78fb      	ldrb	r3, [r7, #3]
 800438e:	015a      	lsls	r2, r3, #5
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	4413      	add	r3, r2
 8004394:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004398:	691b      	ldr	r3, [r3, #16]
 800439a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800439e:	78fa      	ldrb	r2, [r7, #3]
 80043a0:	1ac9      	subs	r1, r1, r3
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	4613      	mov	r3, r2
 80043a6:	011b      	lsls	r3, r3, #4
 80043a8:	1a9b      	subs	r3, r3, r2
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	4403      	add	r3, r0
 80043ae:	3338      	adds	r3, #56	@ 0x38
 80043b0:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80043b2:	78fa      	ldrb	r2, [r7, #3]
 80043b4:	6879      	ldr	r1, [r7, #4]
 80043b6:	4613      	mov	r3, r2
 80043b8:	011b      	lsls	r3, r3, #4
 80043ba:	1a9b      	subs	r3, r3, r2
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	440b      	add	r3, r1
 80043c0:	334d      	adds	r3, #77	@ 0x4d
 80043c2:	2201      	movs	r2, #1
 80043c4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80043c6:	78fa      	ldrb	r2, [r7, #3]
 80043c8:	6879      	ldr	r1, [r7, #4]
 80043ca:	4613      	mov	r3, r2
 80043cc:	011b      	lsls	r3, r3, #4
 80043ce:	1a9b      	subs	r3, r3, r2
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	440b      	add	r3, r1
 80043d4:	3344      	adds	r3, #68	@ 0x44
 80043d6:	2200      	movs	r2, #0
 80043d8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80043da:	78fb      	ldrb	r3, [r7, #3]
 80043dc:	015a      	lsls	r2, r3, #5
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	4413      	add	r3, r2
 80043e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043e6:	461a      	mov	r2, r3
 80043e8:	2301      	movs	r3, #1
 80043ea:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80043ec:	78fa      	ldrb	r2, [r7, #3]
 80043ee:	6879      	ldr	r1, [r7, #4]
 80043f0:	4613      	mov	r3, r2
 80043f2:	011b      	lsls	r3, r3, #4
 80043f4:	1a9b      	subs	r3, r3, r2
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	440b      	add	r3, r1
 80043fa:	3326      	adds	r3, #38	@ 0x26
 80043fc:	781b      	ldrb	r3, [r3, #0]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d00a      	beq.n	8004418 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004402:	78fa      	ldrb	r2, [r7, #3]
 8004404:	6879      	ldr	r1, [r7, #4]
 8004406:	4613      	mov	r3, r2
 8004408:	011b      	lsls	r3, r3, #4
 800440a:	1a9b      	subs	r3, r3, r2
 800440c:	009b      	lsls	r3, r3, #2
 800440e:	440b      	add	r3, r1
 8004410:	3326      	adds	r3, #38	@ 0x26
 8004412:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004414:	2b02      	cmp	r3, #2
 8004416:	d110      	bne.n	800443a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	78fa      	ldrb	r2, [r7, #3]
 800441e:	4611      	mov	r1, r2
 8004420:	4618      	mov	r0, r3
 8004422:	f005 ff80 	bl	800a326 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004426:	78fb      	ldrb	r3, [r7, #3]
 8004428:	015a      	lsls	r2, r3, #5
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	4413      	add	r3, r2
 800442e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004432:	461a      	mov	r2, r3
 8004434:	2310      	movs	r3, #16
 8004436:	6093      	str	r3, [r2, #8]
 8004438:	e03d      	b.n	80044b6 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800443a:	78fa      	ldrb	r2, [r7, #3]
 800443c:	6879      	ldr	r1, [r7, #4]
 800443e:	4613      	mov	r3, r2
 8004440:	011b      	lsls	r3, r3, #4
 8004442:	1a9b      	subs	r3, r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	440b      	add	r3, r1
 8004448:	3326      	adds	r3, #38	@ 0x26
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	2b03      	cmp	r3, #3
 800444e:	d00a      	beq.n	8004466 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8004450:	78fa      	ldrb	r2, [r7, #3]
 8004452:	6879      	ldr	r1, [r7, #4]
 8004454:	4613      	mov	r3, r2
 8004456:	011b      	lsls	r3, r3, #4
 8004458:	1a9b      	subs	r3, r3, r2
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	440b      	add	r3, r1
 800445e:	3326      	adds	r3, #38	@ 0x26
 8004460:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004462:	2b01      	cmp	r3, #1
 8004464:	d127      	bne.n	80044b6 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004466:	78fb      	ldrb	r3, [r7, #3]
 8004468:	015a      	lsls	r2, r3, #5
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	4413      	add	r3, r2
 800446e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	78fa      	ldrb	r2, [r7, #3]
 8004476:	0151      	lsls	r1, r2, #5
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	440a      	add	r2, r1
 800447c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004480:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004484:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004486:	78fa      	ldrb	r2, [r7, #3]
 8004488:	6879      	ldr	r1, [r7, #4]
 800448a:	4613      	mov	r3, r2
 800448c:	011b      	lsls	r3, r3, #4
 800448e:	1a9b      	subs	r3, r3, r2
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	440b      	add	r3, r1
 8004494:	334c      	adds	r3, #76	@ 0x4c
 8004496:	2201      	movs	r2, #1
 8004498:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800449a:	78fa      	ldrb	r2, [r7, #3]
 800449c:	6879      	ldr	r1, [r7, #4]
 800449e:	4613      	mov	r3, r2
 80044a0:	011b      	lsls	r3, r3, #4
 80044a2:	1a9b      	subs	r3, r3, r2
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	440b      	add	r3, r1
 80044a8:	334c      	adds	r3, #76	@ 0x4c
 80044aa:	781a      	ldrb	r2, [r3, #0]
 80044ac:	78fb      	ldrb	r3, [r7, #3]
 80044ae:	4619      	mov	r1, r3
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f00d fa97 	bl	80119e4 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	799b      	ldrb	r3, [r3, #6]
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d13b      	bne.n	8004536 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80044be:	78fa      	ldrb	r2, [r7, #3]
 80044c0:	6879      	ldr	r1, [r7, #4]
 80044c2:	4613      	mov	r3, r2
 80044c4:	011b      	lsls	r3, r3, #4
 80044c6:	1a9b      	subs	r3, r3, r2
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	440b      	add	r3, r1
 80044cc:	3338      	adds	r3, #56	@ 0x38
 80044ce:	6819      	ldr	r1, [r3, #0]
 80044d0:	78fa      	ldrb	r2, [r7, #3]
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	4613      	mov	r3, r2
 80044d6:	011b      	lsls	r3, r3, #4
 80044d8:	1a9b      	subs	r3, r3, r2
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	4403      	add	r3, r0
 80044de:	3328      	adds	r3, #40	@ 0x28
 80044e0:	881b      	ldrh	r3, [r3, #0]
 80044e2:	440b      	add	r3, r1
 80044e4:	1e59      	subs	r1, r3, #1
 80044e6:	78fa      	ldrb	r2, [r7, #3]
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	4613      	mov	r3, r2
 80044ec:	011b      	lsls	r3, r3, #4
 80044ee:	1a9b      	subs	r3, r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4403      	add	r3, r0
 80044f4:	3328      	adds	r3, #40	@ 0x28
 80044f6:	881b      	ldrh	r3, [r3, #0]
 80044f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80044fc:	f003 0301 	and.w	r3, r3, #1
 8004500:	2b00      	cmp	r3, #0
 8004502:	f000 8470 	beq.w	8004de6 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8004506:	78fa      	ldrb	r2, [r7, #3]
 8004508:	6879      	ldr	r1, [r7, #4]
 800450a:	4613      	mov	r3, r2
 800450c:	011b      	lsls	r3, r3, #4
 800450e:	1a9b      	subs	r3, r3, r2
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	440b      	add	r3, r1
 8004514:	333c      	adds	r3, #60	@ 0x3c
 8004516:	781b      	ldrb	r3, [r3, #0]
 8004518:	78fa      	ldrb	r2, [r7, #3]
 800451a:	f083 0301 	eor.w	r3, r3, #1
 800451e:	b2d8      	uxtb	r0, r3
 8004520:	6879      	ldr	r1, [r7, #4]
 8004522:	4613      	mov	r3, r2
 8004524:	011b      	lsls	r3, r3, #4
 8004526:	1a9b      	subs	r3, r3, r2
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	440b      	add	r3, r1
 800452c:	333c      	adds	r3, #60	@ 0x3c
 800452e:	4602      	mov	r2, r0
 8004530:	701a      	strb	r2, [r3, #0]
 8004532:	f000 bc58 	b.w	8004de6 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8004536:	78fa      	ldrb	r2, [r7, #3]
 8004538:	6879      	ldr	r1, [r7, #4]
 800453a:	4613      	mov	r3, r2
 800453c:	011b      	lsls	r3, r3, #4
 800453e:	1a9b      	subs	r3, r3, r2
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	440b      	add	r3, r1
 8004544:	333c      	adds	r3, #60	@ 0x3c
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	78fa      	ldrb	r2, [r7, #3]
 800454a:	f083 0301 	eor.w	r3, r3, #1
 800454e:	b2d8      	uxtb	r0, r3
 8004550:	6879      	ldr	r1, [r7, #4]
 8004552:	4613      	mov	r3, r2
 8004554:	011b      	lsls	r3, r3, #4
 8004556:	1a9b      	subs	r3, r3, r2
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	440b      	add	r3, r1
 800455c:	333c      	adds	r3, #60	@ 0x3c
 800455e:	4602      	mov	r2, r0
 8004560:	701a      	strb	r2, [r3, #0]
 8004562:	f000 bc40 	b.w	8004de6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	78fa      	ldrb	r2, [r7, #3]
 800456c:	4611      	mov	r1, r2
 800456e:	4618      	mov	r0, r3
 8004570:	f005 f92f 	bl	80097d2 <USB_ReadChInterrupts>
 8004574:	4603      	mov	r3, r0
 8004576:	f003 0320 	and.w	r3, r3, #32
 800457a:	2b20      	cmp	r3, #32
 800457c:	d131      	bne.n	80045e2 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800457e:	78fb      	ldrb	r3, [r7, #3]
 8004580:	015a      	lsls	r2, r3, #5
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	4413      	add	r3, r2
 8004586:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800458a:	461a      	mov	r2, r3
 800458c:	2320      	movs	r3, #32
 800458e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8004590:	78fa      	ldrb	r2, [r7, #3]
 8004592:	6879      	ldr	r1, [r7, #4]
 8004594:	4613      	mov	r3, r2
 8004596:	011b      	lsls	r3, r3, #4
 8004598:	1a9b      	subs	r3, r3, r2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	440b      	add	r3, r1
 800459e:	331a      	adds	r3, #26
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	f040 841f 	bne.w	8004de6 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80045a8:	78fa      	ldrb	r2, [r7, #3]
 80045aa:	6879      	ldr	r1, [r7, #4]
 80045ac:	4613      	mov	r3, r2
 80045ae:	011b      	lsls	r3, r3, #4
 80045b0:	1a9b      	subs	r3, r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	440b      	add	r3, r1
 80045b6:	331b      	adds	r3, #27
 80045b8:	2201      	movs	r2, #1
 80045ba:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80045bc:	78fa      	ldrb	r2, [r7, #3]
 80045be:	6879      	ldr	r1, [r7, #4]
 80045c0:	4613      	mov	r3, r2
 80045c2:	011b      	lsls	r3, r3, #4
 80045c4:	1a9b      	subs	r3, r3, r2
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	440b      	add	r3, r1
 80045ca:	334d      	adds	r3, #77	@ 0x4d
 80045cc:	2203      	movs	r2, #3
 80045ce:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	78fa      	ldrb	r2, [r7, #3]
 80045d6:	4611      	mov	r1, r2
 80045d8:	4618      	mov	r0, r3
 80045da:	f005 fea4 	bl	800a326 <USB_HC_Halt>
 80045de:	f000 bc02 	b.w	8004de6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	78fa      	ldrb	r2, [r7, #3]
 80045e8:	4611      	mov	r1, r2
 80045ea:	4618      	mov	r0, r3
 80045ec:	f005 f8f1 	bl	80097d2 <USB_ReadChInterrupts>
 80045f0:	4603      	mov	r3, r0
 80045f2:	f003 0302 	and.w	r3, r3, #2
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	f040 8305 	bne.w	8004c06 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80045fc:	78fb      	ldrb	r3, [r7, #3]
 80045fe:	015a      	lsls	r2, r3, #5
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	4413      	add	r3, r2
 8004604:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004608:	461a      	mov	r2, r3
 800460a:	2302      	movs	r3, #2
 800460c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800460e:	78fa      	ldrb	r2, [r7, #3]
 8004610:	6879      	ldr	r1, [r7, #4]
 8004612:	4613      	mov	r3, r2
 8004614:	011b      	lsls	r3, r3, #4
 8004616:	1a9b      	subs	r3, r3, r2
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	440b      	add	r3, r1
 800461c:	334d      	adds	r3, #77	@ 0x4d
 800461e:	781b      	ldrb	r3, [r3, #0]
 8004620:	2b01      	cmp	r3, #1
 8004622:	d114      	bne.n	800464e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004624:	78fa      	ldrb	r2, [r7, #3]
 8004626:	6879      	ldr	r1, [r7, #4]
 8004628:	4613      	mov	r3, r2
 800462a:	011b      	lsls	r3, r3, #4
 800462c:	1a9b      	subs	r3, r3, r2
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	440b      	add	r3, r1
 8004632:	334d      	adds	r3, #77	@ 0x4d
 8004634:	2202      	movs	r2, #2
 8004636:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004638:	78fa      	ldrb	r2, [r7, #3]
 800463a:	6879      	ldr	r1, [r7, #4]
 800463c:	4613      	mov	r3, r2
 800463e:	011b      	lsls	r3, r3, #4
 8004640:	1a9b      	subs	r3, r3, r2
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	440b      	add	r3, r1
 8004646:	334c      	adds	r3, #76	@ 0x4c
 8004648:	2201      	movs	r2, #1
 800464a:	701a      	strb	r2, [r3, #0]
 800464c:	e2cc      	b.n	8004be8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800464e:	78fa      	ldrb	r2, [r7, #3]
 8004650:	6879      	ldr	r1, [r7, #4]
 8004652:	4613      	mov	r3, r2
 8004654:	011b      	lsls	r3, r3, #4
 8004656:	1a9b      	subs	r3, r3, r2
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	440b      	add	r3, r1
 800465c:	334d      	adds	r3, #77	@ 0x4d
 800465e:	781b      	ldrb	r3, [r3, #0]
 8004660:	2b06      	cmp	r3, #6
 8004662:	d114      	bne.n	800468e <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004664:	78fa      	ldrb	r2, [r7, #3]
 8004666:	6879      	ldr	r1, [r7, #4]
 8004668:	4613      	mov	r3, r2
 800466a:	011b      	lsls	r3, r3, #4
 800466c:	1a9b      	subs	r3, r3, r2
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	440b      	add	r3, r1
 8004672:	334d      	adds	r3, #77	@ 0x4d
 8004674:	2202      	movs	r2, #2
 8004676:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8004678:	78fa      	ldrb	r2, [r7, #3]
 800467a:	6879      	ldr	r1, [r7, #4]
 800467c:	4613      	mov	r3, r2
 800467e:	011b      	lsls	r3, r3, #4
 8004680:	1a9b      	subs	r3, r3, r2
 8004682:	009b      	lsls	r3, r3, #2
 8004684:	440b      	add	r3, r1
 8004686:	334c      	adds	r3, #76	@ 0x4c
 8004688:	2205      	movs	r2, #5
 800468a:	701a      	strb	r2, [r3, #0]
 800468c:	e2ac      	b.n	8004be8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800468e:	78fa      	ldrb	r2, [r7, #3]
 8004690:	6879      	ldr	r1, [r7, #4]
 8004692:	4613      	mov	r3, r2
 8004694:	011b      	lsls	r3, r3, #4
 8004696:	1a9b      	subs	r3, r3, r2
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	440b      	add	r3, r1
 800469c:	334d      	adds	r3, #77	@ 0x4d
 800469e:	781b      	ldrb	r3, [r3, #0]
 80046a0:	2b07      	cmp	r3, #7
 80046a2:	d00b      	beq.n	80046bc <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80046a4:	78fa      	ldrb	r2, [r7, #3]
 80046a6:	6879      	ldr	r1, [r7, #4]
 80046a8:	4613      	mov	r3, r2
 80046aa:	011b      	lsls	r3, r3, #4
 80046ac:	1a9b      	subs	r3, r3, r2
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	440b      	add	r3, r1
 80046b2:	334d      	adds	r3, #77	@ 0x4d
 80046b4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80046b6:	2b09      	cmp	r3, #9
 80046b8:	f040 80a6 	bne.w	8004808 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80046bc:	78fa      	ldrb	r2, [r7, #3]
 80046be:	6879      	ldr	r1, [r7, #4]
 80046c0:	4613      	mov	r3, r2
 80046c2:	011b      	lsls	r3, r3, #4
 80046c4:	1a9b      	subs	r3, r3, r2
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	440b      	add	r3, r1
 80046ca:	334d      	adds	r3, #77	@ 0x4d
 80046cc:	2202      	movs	r2, #2
 80046ce:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80046d0:	78fa      	ldrb	r2, [r7, #3]
 80046d2:	6879      	ldr	r1, [r7, #4]
 80046d4:	4613      	mov	r3, r2
 80046d6:	011b      	lsls	r3, r3, #4
 80046d8:	1a9b      	subs	r3, r3, r2
 80046da:	009b      	lsls	r3, r3, #2
 80046dc:	440b      	add	r3, r1
 80046de:	3344      	adds	r3, #68	@ 0x44
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	1c59      	adds	r1, r3, #1
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	4613      	mov	r3, r2
 80046e8:	011b      	lsls	r3, r3, #4
 80046ea:	1a9b      	subs	r3, r3, r2
 80046ec:	009b      	lsls	r3, r3, #2
 80046ee:	4403      	add	r3, r0
 80046f0:	3344      	adds	r3, #68	@ 0x44
 80046f2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80046f4:	78fa      	ldrb	r2, [r7, #3]
 80046f6:	6879      	ldr	r1, [r7, #4]
 80046f8:	4613      	mov	r3, r2
 80046fa:	011b      	lsls	r3, r3, #4
 80046fc:	1a9b      	subs	r3, r3, r2
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	440b      	add	r3, r1
 8004702:	3344      	adds	r3, #68	@ 0x44
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2b02      	cmp	r3, #2
 8004708:	d943      	bls.n	8004792 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800470a:	78fa      	ldrb	r2, [r7, #3]
 800470c:	6879      	ldr	r1, [r7, #4]
 800470e:	4613      	mov	r3, r2
 8004710:	011b      	lsls	r3, r3, #4
 8004712:	1a9b      	subs	r3, r3, r2
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	440b      	add	r3, r1
 8004718:	3344      	adds	r3, #68	@ 0x44
 800471a:	2200      	movs	r2, #0
 800471c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800471e:	78fa      	ldrb	r2, [r7, #3]
 8004720:	6879      	ldr	r1, [r7, #4]
 8004722:	4613      	mov	r3, r2
 8004724:	011b      	lsls	r3, r3, #4
 8004726:	1a9b      	subs	r3, r3, r2
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	440b      	add	r3, r1
 800472c:	331a      	adds	r3, #26
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	2b01      	cmp	r3, #1
 8004732:	d123      	bne.n	800477c <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8004734:	78fa      	ldrb	r2, [r7, #3]
 8004736:	6879      	ldr	r1, [r7, #4]
 8004738:	4613      	mov	r3, r2
 800473a:	011b      	lsls	r3, r3, #4
 800473c:	1a9b      	subs	r3, r3, r2
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	440b      	add	r3, r1
 8004742:	331b      	adds	r3, #27
 8004744:	2200      	movs	r2, #0
 8004746:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8004748:	78fa      	ldrb	r2, [r7, #3]
 800474a:	6879      	ldr	r1, [r7, #4]
 800474c:	4613      	mov	r3, r2
 800474e:	011b      	lsls	r3, r3, #4
 8004750:	1a9b      	subs	r3, r3, r2
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	440b      	add	r3, r1
 8004756:	331c      	adds	r3, #28
 8004758:	2200      	movs	r2, #0
 800475a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800475c:	78fb      	ldrb	r3, [r7, #3]
 800475e:	015a      	lsls	r2, r3, #5
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	4413      	add	r3, r2
 8004764:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	78fa      	ldrb	r2, [r7, #3]
 800476c:	0151      	lsls	r1, r2, #5
 800476e:	693a      	ldr	r2, [r7, #16]
 8004770:	440a      	add	r2, r1
 8004772:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004776:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800477a:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 800477c:	78fa      	ldrb	r2, [r7, #3]
 800477e:	6879      	ldr	r1, [r7, #4]
 8004780:	4613      	mov	r3, r2
 8004782:	011b      	lsls	r3, r3, #4
 8004784:	1a9b      	subs	r3, r3, r2
 8004786:	009b      	lsls	r3, r3, #2
 8004788:	440b      	add	r3, r1
 800478a:	334c      	adds	r3, #76	@ 0x4c
 800478c:	2204      	movs	r2, #4
 800478e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004790:	e229      	b.n	8004be6 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004792:	78fa      	ldrb	r2, [r7, #3]
 8004794:	6879      	ldr	r1, [r7, #4]
 8004796:	4613      	mov	r3, r2
 8004798:	011b      	lsls	r3, r3, #4
 800479a:	1a9b      	subs	r3, r3, r2
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	440b      	add	r3, r1
 80047a0:	334c      	adds	r3, #76	@ 0x4c
 80047a2:	2202      	movs	r2, #2
 80047a4:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80047a6:	78fa      	ldrb	r2, [r7, #3]
 80047a8:	6879      	ldr	r1, [r7, #4]
 80047aa:	4613      	mov	r3, r2
 80047ac:	011b      	lsls	r3, r3, #4
 80047ae:	1a9b      	subs	r3, r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	440b      	add	r3, r1
 80047b4:	3326      	adds	r3, #38	@ 0x26
 80047b6:	781b      	ldrb	r3, [r3, #0]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d00b      	beq.n	80047d4 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80047bc:	78fa      	ldrb	r2, [r7, #3]
 80047be:	6879      	ldr	r1, [r7, #4]
 80047c0:	4613      	mov	r3, r2
 80047c2:	011b      	lsls	r3, r3, #4
 80047c4:	1a9b      	subs	r3, r3, r2
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	440b      	add	r3, r1
 80047ca:	3326      	adds	r3, #38	@ 0x26
 80047cc:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	f040 8209 	bne.w	8004be6 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80047d4:	78fb      	ldrb	r3, [r7, #3]
 80047d6:	015a      	lsls	r2, r3, #5
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	4413      	add	r3, r2
 80047dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80047ea:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80047f2:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80047f4:	78fb      	ldrb	r3, [r7, #3]
 80047f6:	015a      	lsls	r2, r3, #5
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	4413      	add	r3, r2
 80047fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004800:	461a      	mov	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004806:	e1ee      	b.n	8004be6 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004808:	78fa      	ldrb	r2, [r7, #3]
 800480a:	6879      	ldr	r1, [r7, #4]
 800480c:	4613      	mov	r3, r2
 800480e:	011b      	lsls	r3, r3, #4
 8004810:	1a9b      	subs	r3, r3, r2
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	440b      	add	r3, r1
 8004816:	334d      	adds	r3, #77	@ 0x4d
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	2b05      	cmp	r3, #5
 800481c:	f040 80c8 	bne.w	80049b0 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004820:	78fa      	ldrb	r2, [r7, #3]
 8004822:	6879      	ldr	r1, [r7, #4]
 8004824:	4613      	mov	r3, r2
 8004826:	011b      	lsls	r3, r3, #4
 8004828:	1a9b      	subs	r3, r3, r2
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	440b      	add	r3, r1
 800482e:	334d      	adds	r3, #77	@ 0x4d
 8004830:	2202      	movs	r2, #2
 8004832:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004834:	78fa      	ldrb	r2, [r7, #3]
 8004836:	6879      	ldr	r1, [r7, #4]
 8004838:	4613      	mov	r3, r2
 800483a:	011b      	lsls	r3, r3, #4
 800483c:	1a9b      	subs	r3, r3, r2
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	440b      	add	r3, r1
 8004842:	331b      	adds	r3, #27
 8004844:	781b      	ldrb	r3, [r3, #0]
 8004846:	2b01      	cmp	r3, #1
 8004848:	f040 81ce 	bne.w	8004be8 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800484c:	78fa      	ldrb	r2, [r7, #3]
 800484e:	6879      	ldr	r1, [r7, #4]
 8004850:	4613      	mov	r3, r2
 8004852:	011b      	lsls	r3, r3, #4
 8004854:	1a9b      	subs	r3, r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	440b      	add	r3, r1
 800485a:	3326      	adds	r3, #38	@ 0x26
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	2b03      	cmp	r3, #3
 8004860:	d16b      	bne.n	800493a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8004862:	78fa      	ldrb	r2, [r7, #3]
 8004864:	6879      	ldr	r1, [r7, #4]
 8004866:	4613      	mov	r3, r2
 8004868:	011b      	lsls	r3, r3, #4
 800486a:	1a9b      	subs	r3, r3, r2
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	440b      	add	r3, r1
 8004870:	3348      	adds	r3, #72	@ 0x48
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	1c59      	adds	r1, r3, #1
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	4613      	mov	r3, r2
 800487a:	011b      	lsls	r3, r3, #4
 800487c:	1a9b      	subs	r3, r3, r2
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	4403      	add	r3, r0
 8004882:	3348      	adds	r3, #72	@ 0x48
 8004884:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8004886:	78fa      	ldrb	r2, [r7, #3]
 8004888:	6879      	ldr	r1, [r7, #4]
 800488a:	4613      	mov	r3, r2
 800488c:	011b      	lsls	r3, r3, #4
 800488e:	1a9b      	subs	r3, r3, r2
 8004890:	009b      	lsls	r3, r3, #2
 8004892:	440b      	add	r3, r1
 8004894:	3348      	adds	r3, #72	@ 0x48
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2b02      	cmp	r3, #2
 800489a:	d943      	bls.n	8004924 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 800489c:	78fa      	ldrb	r2, [r7, #3]
 800489e:	6879      	ldr	r1, [r7, #4]
 80048a0:	4613      	mov	r3, r2
 80048a2:	011b      	lsls	r3, r3, #4
 80048a4:	1a9b      	subs	r3, r3, r2
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	440b      	add	r3, r1
 80048aa:	3348      	adds	r3, #72	@ 0x48
 80048ac:	2200      	movs	r2, #0
 80048ae:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80048b0:	78fa      	ldrb	r2, [r7, #3]
 80048b2:	6879      	ldr	r1, [r7, #4]
 80048b4:	4613      	mov	r3, r2
 80048b6:	011b      	lsls	r3, r3, #4
 80048b8:	1a9b      	subs	r3, r3, r2
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	440b      	add	r3, r1
 80048be:	331b      	adds	r3, #27
 80048c0:	2200      	movs	r2, #0
 80048c2:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80048c4:	78fa      	ldrb	r2, [r7, #3]
 80048c6:	6879      	ldr	r1, [r7, #4]
 80048c8:	4613      	mov	r3, r2
 80048ca:	011b      	lsls	r3, r3, #4
 80048cc:	1a9b      	subs	r3, r3, r2
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	440b      	add	r3, r1
 80048d2:	3344      	adds	r3, #68	@ 0x44
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d809      	bhi.n	80048ee <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80048da:	78fa      	ldrb	r2, [r7, #3]
 80048dc:	6879      	ldr	r1, [r7, #4]
 80048de:	4613      	mov	r3, r2
 80048e0:	011b      	lsls	r3, r3, #4
 80048e2:	1a9b      	subs	r3, r3, r2
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	440b      	add	r3, r1
 80048e8:	331c      	adds	r3, #28
 80048ea:	2201      	movs	r2, #1
 80048ec:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80048ee:	78fb      	ldrb	r3, [r7, #3]
 80048f0:	015a      	lsls	r2, r3, #5
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	4413      	add	r3, r2
 80048f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	78fa      	ldrb	r2, [r7, #3]
 80048fe:	0151      	lsls	r1, r2, #5
 8004900:	693a      	ldr	r2, [r7, #16]
 8004902:	440a      	add	r2, r1
 8004904:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004908:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800490c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800490e:	78fa      	ldrb	r2, [r7, #3]
 8004910:	6879      	ldr	r1, [r7, #4]
 8004912:	4613      	mov	r3, r2
 8004914:	011b      	lsls	r3, r3, #4
 8004916:	1a9b      	subs	r3, r3, r2
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	440b      	add	r3, r1
 800491c:	334c      	adds	r3, #76	@ 0x4c
 800491e:	2204      	movs	r2, #4
 8004920:	701a      	strb	r2, [r3, #0]
 8004922:	e014      	b.n	800494e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004924:	78fa      	ldrb	r2, [r7, #3]
 8004926:	6879      	ldr	r1, [r7, #4]
 8004928:	4613      	mov	r3, r2
 800492a:	011b      	lsls	r3, r3, #4
 800492c:	1a9b      	subs	r3, r3, r2
 800492e:	009b      	lsls	r3, r3, #2
 8004930:	440b      	add	r3, r1
 8004932:	334c      	adds	r3, #76	@ 0x4c
 8004934:	2202      	movs	r2, #2
 8004936:	701a      	strb	r2, [r3, #0]
 8004938:	e009      	b.n	800494e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800493a:	78fa      	ldrb	r2, [r7, #3]
 800493c:	6879      	ldr	r1, [r7, #4]
 800493e:	4613      	mov	r3, r2
 8004940:	011b      	lsls	r3, r3, #4
 8004942:	1a9b      	subs	r3, r3, r2
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	440b      	add	r3, r1
 8004948:	334c      	adds	r3, #76	@ 0x4c
 800494a:	2202      	movs	r2, #2
 800494c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800494e:	78fa      	ldrb	r2, [r7, #3]
 8004950:	6879      	ldr	r1, [r7, #4]
 8004952:	4613      	mov	r3, r2
 8004954:	011b      	lsls	r3, r3, #4
 8004956:	1a9b      	subs	r3, r3, r2
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	440b      	add	r3, r1
 800495c:	3326      	adds	r3, #38	@ 0x26
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d00b      	beq.n	800497c <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004964:	78fa      	ldrb	r2, [r7, #3]
 8004966:	6879      	ldr	r1, [r7, #4]
 8004968:	4613      	mov	r3, r2
 800496a:	011b      	lsls	r3, r3, #4
 800496c:	1a9b      	subs	r3, r3, r2
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	440b      	add	r3, r1
 8004972:	3326      	adds	r3, #38	@ 0x26
 8004974:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004976:	2b02      	cmp	r3, #2
 8004978:	f040 8136 	bne.w	8004be8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800497c:	78fb      	ldrb	r3, [r7, #3]
 800497e:	015a      	lsls	r2, r3, #5
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	4413      	add	r3, r2
 8004984:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004992:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800499a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800499c:	78fb      	ldrb	r3, [r7, #3]
 800499e:	015a      	lsls	r2, r3, #5
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	4413      	add	r3, r2
 80049a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049a8:	461a      	mov	r2, r3
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6013      	str	r3, [r2, #0]
 80049ae:	e11b      	b.n	8004be8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80049b0:	78fa      	ldrb	r2, [r7, #3]
 80049b2:	6879      	ldr	r1, [r7, #4]
 80049b4:	4613      	mov	r3, r2
 80049b6:	011b      	lsls	r3, r3, #4
 80049b8:	1a9b      	subs	r3, r3, r2
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	440b      	add	r3, r1
 80049be:	334d      	adds	r3, #77	@ 0x4d
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	2b03      	cmp	r3, #3
 80049c4:	f040 8081 	bne.w	8004aca <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80049c8:	78fa      	ldrb	r2, [r7, #3]
 80049ca:	6879      	ldr	r1, [r7, #4]
 80049cc:	4613      	mov	r3, r2
 80049ce:	011b      	lsls	r3, r3, #4
 80049d0:	1a9b      	subs	r3, r3, r2
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	440b      	add	r3, r1
 80049d6:	334d      	adds	r3, #77	@ 0x4d
 80049d8:	2202      	movs	r2, #2
 80049da:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80049dc:	78fa      	ldrb	r2, [r7, #3]
 80049de:	6879      	ldr	r1, [r7, #4]
 80049e0:	4613      	mov	r3, r2
 80049e2:	011b      	lsls	r3, r3, #4
 80049e4:	1a9b      	subs	r3, r3, r2
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	440b      	add	r3, r1
 80049ea:	331b      	adds	r3, #27
 80049ec:	781b      	ldrb	r3, [r3, #0]
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	f040 80fa 	bne.w	8004be8 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80049f4:	78fa      	ldrb	r2, [r7, #3]
 80049f6:	6879      	ldr	r1, [r7, #4]
 80049f8:	4613      	mov	r3, r2
 80049fa:	011b      	lsls	r3, r3, #4
 80049fc:	1a9b      	subs	r3, r3, r2
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	440b      	add	r3, r1
 8004a02:	334c      	adds	r3, #76	@ 0x4c
 8004a04:	2202      	movs	r2, #2
 8004a06:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8004a08:	78fb      	ldrb	r3, [r7, #3]
 8004a0a:	015a      	lsls	r2, r3, #5
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	4413      	add	r3, r2
 8004a10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	78fa      	ldrb	r2, [r7, #3]
 8004a18:	0151      	lsls	r1, r2, #5
 8004a1a:	693a      	ldr	r2, [r7, #16]
 8004a1c:	440a      	add	r2, r1
 8004a1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004a22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a26:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004a28:	78fb      	ldrb	r3, [r7, #3]
 8004a2a:	015a      	lsls	r2, r3, #5
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	4413      	add	r3, r2
 8004a30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	78fa      	ldrb	r2, [r7, #3]
 8004a38:	0151      	lsls	r1, r2, #5
 8004a3a:	693a      	ldr	r2, [r7, #16]
 8004a3c:	440a      	add	r2, r1
 8004a3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004a42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a46:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8004a48:	78fb      	ldrb	r3, [r7, #3]
 8004a4a:	015a      	lsls	r2, r3, #5
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	4413      	add	r3, r2
 8004a50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	78fa      	ldrb	r2, [r7, #3]
 8004a58:	0151      	lsls	r1, r2, #5
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	440a      	add	r2, r1
 8004a5e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004a62:	f023 0320 	bic.w	r3, r3, #32
 8004a66:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004a68:	78fa      	ldrb	r2, [r7, #3]
 8004a6a:	6879      	ldr	r1, [r7, #4]
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	011b      	lsls	r3, r3, #4
 8004a70:	1a9b      	subs	r3, r3, r2
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	440b      	add	r3, r1
 8004a76:	3326      	adds	r3, #38	@ 0x26
 8004a78:	781b      	ldrb	r3, [r3, #0]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d00b      	beq.n	8004a96 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004a7e:	78fa      	ldrb	r2, [r7, #3]
 8004a80:	6879      	ldr	r1, [r7, #4]
 8004a82:	4613      	mov	r3, r2
 8004a84:	011b      	lsls	r3, r3, #4
 8004a86:	1a9b      	subs	r3, r3, r2
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	440b      	add	r3, r1
 8004a8c:	3326      	adds	r3, #38	@ 0x26
 8004a8e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	f040 80a9 	bne.w	8004be8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004a96:	78fb      	ldrb	r3, [r7, #3]
 8004a98:	015a      	lsls	r2, r3, #5
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	4413      	add	r3, r2
 8004a9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004aac:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004ab4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004ab6:	78fb      	ldrb	r3, [r7, #3]
 8004ab8:	015a      	lsls	r2, r3, #5
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	4413      	add	r3, r2
 8004abe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6013      	str	r3, [r2, #0]
 8004ac8:	e08e      	b.n	8004be8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004aca:	78fa      	ldrb	r2, [r7, #3]
 8004acc:	6879      	ldr	r1, [r7, #4]
 8004ace:	4613      	mov	r3, r2
 8004ad0:	011b      	lsls	r3, r3, #4
 8004ad2:	1a9b      	subs	r3, r3, r2
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	440b      	add	r3, r1
 8004ad8:	334d      	adds	r3, #77	@ 0x4d
 8004ada:	781b      	ldrb	r3, [r3, #0]
 8004adc:	2b04      	cmp	r3, #4
 8004ade:	d143      	bne.n	8004b68 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004ae0:	78fa      	ldrb	r2, [r7, #3]
 8004ae2:	6879      	ldr	r1, [r7, #4]
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	011b      	lsls	r3, r3, #4
 8004ae8:	1a9b      	subs	r3, r3, r2
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	440b      	add	r3, r1
 8004aee:	334d      	adds	r3, #77	@ 0x4d
 8004af0:	2202      	movs	r2, #2
 8004af2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004af4:	78fa      	ldrb	r2, [r7, #3]
 8004af6:	6879      	ldr	r1, [r7, #4]
 8004af8:	4613      	mov	r3, r2
 8004afa:	011b      	lsls	r3, r3, #4
 8004afc:	1a9b      	subs	r3, r3, r2
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	440b      	add	r3, r1
 8004b02:	334c      	adds	r3, #76	@ 0x4c
 8004b04:	2202      	movs	r2, #2
 8004b06:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004b08:	78fa      	ldrb	r2, [r7, #3]
 8004b0a:	6879      	ldr	r1, [r7, #4]
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	011b      	lsls	r3, r3, #4
 8004b10:	1a9b      	subs	r3, r3, r2
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	440b      	add	r3, r1
 8004b16:	3326      	adds	r3, #38	@ 0x26
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d00a      	beq.n	8004b34 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004b1e:	78fa      	ldrb	r2, [r7, #3]
 8004b20:	6879      	ldr	r1, [r7, #4]
 8004b22:	4613      	mov	r3, r2
 8004b24:	011b      	lsls	r3, r3, #4
 8004b26:	1a9b      	subs	r3, r3, r2
 8004b28:	009b      	lsls	r3, r3, #2
 8004b2a:	440b      	add	r3, r1
 8004b2c:	3326      	adds	r3, #38	@ 0x26
 8004b2e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004b30:	2b02      	cmp	r3, #2
 8004b32:	d159      	bne.n	8004be8 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004b34:	78fb      	ldrb	r3, [r7, #3]
 8004b36:	015a      	lsls	r2, r3, #5
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	4413      	add	r3, r2
 8004b3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004b4a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004b52:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004b54:	78fb      	ldrb	r3, [r7, #3]
 8004b56:	015a      	lsls	r2, r3, #5
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	4413      	add	r3, r2
 8004b5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b60:	461a      	mov	r2, r3
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	6013      	str	r3, [r2, #0]
 8004b66:	e03f      	b.n	8004be8 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004b68:	78fa      	ldrb	r2, [r7, #3]
 8004b6a:	6879      	ldr	r1, [r7, #4]
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	011b      	lsls	r3, r3, #4
 8004b70:	1a9b      	subs	r3, r3, r2
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	440b      	add	r3, r1
 8004b76:	334d      	adds	r3, #77	@ 0x4d
 8004b78:	781b      	ldrb	r3, [r3, #0]
 8004b7a:	2b08      	cmp	r3, #8
 8004b7c:	d126      	bne.n	8004bcc <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004b7e:	78fa      	ldrb	r2, [r7, #3]
 8004b80:	6879      	ldr	r1, [r7, #4]
 8004b82:	4613      	mov	r3, r2
 8004b84:	011b      	lsls	r3, r3, #4
 8004b86:	1a9b      	subs	r3, r3, r2
 8004b88:	009b      	lsls	r3, r3, #2
 8004b8a:	440b      	add	r3, r1
 8004b8c:	334d      	adds	r3, #77	@ 0x4d
 8004b8e:	2202      	movs	r2, #2
 8004b90:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004b92:	78fa      	ldrb	r2, [r7, #3]
 8004b94:	6879      	ldr	r1, [r7, #4]
 8004b96:	4613      	mov	r3, r2
 8004b98:	011b      	lsls	r3, r3, #4
 8004b9a:	1a9b      	subs	r3, r3, r2
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	440b      	add	r3, r1
 8004ba0:	3344      	adds	r3, #68	@ 0x44
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	1c59      	adds	r1, r3, #1
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	4613      	mov	r3, r2
 8004baa:	011b      	lsls	r3, r3, #4
 8004bac:	1a9b      	subs	r3, r3, r2
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	4403      	add	r3, r0
 8004bb2:	3344      	adds	r3, #68	@ 0x44
 8004bb4:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004bb6:	78fa      	ldrb	r2, [r7, #3]
 8004bb8:	6879      	ldr	r1, [r7, #4]
 8004bba:	4613      	mov	r3, r2
 8004bbc:	011b      	lsls	r3, r3, #4
 8004bbe:	1a9b      	subs	r3, r3, r2
 8004bc0:	009b      	lsls	r3, r3, #2
 8004bc2:	440b      	add	r3, r1
 8004bc4:	334c      	adds	r3, #76	@ 0x4c
 8004bc6:	2204      	movs	r2, #4
 8004bc8:	701a      	strb	r2, [r3, #0]
 8004bca:	e00d      	b.n	8004be8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8004bcc:	78fa      	ldrb	r2, [r7, #3]
 8004bce:	6879      	ldr	r1, [r7, #4]
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	011b      	lsls	r3, r3, #4
 8004bd4:	1a9b      	subs	r3, r3, r2
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	440b      	add	r3, r1
 8004bda:	334d      	adds	r3, #77	@ 0x4d
 8004bdc:	781b      	ldrb	r3, [r3, #0]
 8004bde:	2b02      	cmp	r3, #2
 8004be0:	f000 8100 	beq.w	8004de4 <HCD_HC_IN_IRQHandler+0xcca>
 8004be4:	e000      	b.n	8004be8 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004be6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004be8:	78fa      	ldrb	r2, [r7, #3]
 8004bea:	6879      	ldr	r1, [r7, #4]
 8004bec:	4613      	mov	r3, r2
 8004bee:	011b      	lsls	r3, r3, #4
 8004bf0:	1a9b      	subs	r3, r3, r2
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	440b      	add	r3, r1
 8004bf6:	334c      	adds	r3, #76	@ 0x4c
 8004bf8:	781a      	ldrb	r2, [r3, #0]
 8004bfa:	78fb      	ldrb	r3, [r7, #3]
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f00c fef0 	bl	80119e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004c04:	e0ef      	b.n	8004de6 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	78fa      	ldrb	r2, [r7, #3]
 8004c0c:	4611      	mov	r1, r2
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f004 fddf 	bl	80097d2 <USB_ReadChInterrupts>
 8004c14:	4603      	mov	r3, r0
 8004c16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c1a:	2b40      	cmp	r3, #64	@ 0x40
 8004c1c:	d12f      	bne.n	8004c7e <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004c1e:	78fb      	ldrb	r3, [r7, #3]
 8004c20:	015a      	lsls	r2, r3, #5
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	4413      	add	r3, r2
 8004c26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	2340      	movs	r3, #64	@ 0x40
 8004c2e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004c30:	78fa      	ldrb	r2, [r7, #3]
 8004c32:	6879      	ldr	r1, [r7, #4]
 8004c34:	4613      	mov	r3, r2
 8004c36:	011b      	lsls	r3, r3, #4
 8004c38:	1a9b      	subs	r3, r3, r2
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	440b      	add	r3, r1
 8004c3e:	334d      	adds	r3, #77	@ 0x4d
 8004c40:	2205      	movs	r2, #5
 8004c42:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004c44:	78fa      	ldrb	r2, [r7, #3]
 8004c46:	6879      	ldr	r1, [r7, #4]
 8004c48:	4613      	mov	r3, r2
 8004c4a:	011b      	lsls	r3, r3, #4
 8004c4c:	1a9b      	subs	r3, r3, r2
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	440b      	add	r3, r1
 8004c52:	331a      	adds	r3, #26
 8004c54:	781b      	ldrb	r3, [r3, #0]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d109      	bne.n	8004c6e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004c5a:	78fa      	ldrb	r2, [r7, #3]
 8004c5c:	6879      	ldr	r1, [r7, #4]
 8004c5e:	4613      	mov	r3, r2
 8004c60:	011b      	lsls	r3, r3, #4
 8004c62:	1a9b      	subs	r3, r3, r2
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	440b      	add	r3, r1
 8004c68:	3344      	adds	r3, #68	@ 0x44
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	78fa      	ldrb	r2, [r7, #3]
 8004c74:	4611      	mov	r1, r2
 8004c76:	4618      	mov	r0, r3
 8004c78:	f005 fb55 	bl	800a326 <USB_HC_Halt>
 8004c7c:	e0b3      	b.n	8004de6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	78fa      	ldrb	r2, [r7, #3]
 8004c84:	4611      	mov	r1, r2
 8004c86:	4618      	mov	r0, r3
 8004c88:	f004 fda3 	bl	80097d2 <USB_ReadChInterrupts>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	f003 0310 	and.w	r3, r3, #16
 8004c92:	2b10      	cmp	r3, #16
 8004c94:	f040 80a7 	bne.w	8004de6 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004c98:	78fa      	ldrb	r2, [r7, #3]
 8004c9a:	6879      	ldr	r1, [r7, #4]
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	011b      	lsls	r3, r3, #4
 8004ca0:	1a9b      	subs	r3, r3, r2
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	440b      	add	r3, r1
 8004ca6:	3326      	adds	r3, #38	@ 0x26
 8004ca8:	781b      	ldrb	r3, [r3, #0]
 8004caa:	2b03      	cmp	r3, #3
 8004cac:	d11b      	bne.n	8004ce6 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004cae:	78fa      	ldrb	r2, [r7, #3]
 8004cb0:	6879      	ldr	r1, [r7, #4]
 8004cb2:	4613      	mov	r3, r2
 8004cb4:	011b      	lsls	r3, r3, #4
 8004cb6:	1a9b      	subs	r3, r3, r2
 8004cb8:	009b      	lsls	r3, r3, #2
 8004cba:	440b      	add	r3, r1
 8004cbc:	3344      	adds	r3, #68	@ 0x44
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8004cc2:	78fa      	ldrb	r2, [r7, #3]
 8004cc4:	6879      	ldr	r1, [r7, #4]
 8004cc6:	4613      	mov	r3, r2
 8004cc8:	011b      	lsls	r3, r3, #4
 8004cca:	1a9b      	subs	r3, r3, r2
 8004ccc:	009b      	lsls	r3, r3, #2
 8004cce:	440b      	add	r3, r1
 8004cd0:	334d      	adds	r3, #77	@ 0x4d
 8004cd2:	2204      	movs	r2, #4
 8004cd4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	78fa      	ldrb	r2, [r7, #3]
 8004cdc:	4611      	mov	r1, r2
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f005 fb21 	bl	800a326 <USB_HC_Halt>
 8004ce4:	e03f      	b.n	8004d66 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004ce6:	78fa      	ldrb	r2, [r7, #3]
 8004ce8:	6879      	ldr	r1, [r7, #4]
 8004cea:	4613      	mov	r3, r2
 8004cec:	011b      	lsls	r3, r3, #4
 8004cee:	1a9b      	subs	r3, r3, r2
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	440b      	add	r3, r1
 8004cf4:	3326      	adds	r3, #38	@ 0x26
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d00a      	beq.n	8004d12 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004cfc:	78fa      	ldrb	r2, [r7, #3]
 8004cfe:	6879      	ldr	r1, [r7, #4]
 8004d00:	4613      	mov	r3, r2
 8004d02:	011b      	lsls	r3, r3, #4
 8004d04:	1a9b      	subs	r3, r3, r2
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	440b      	add	r3, r1
 8004d0a:	3326      	adds	r3, #38	@ 0x26
 8004d0c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d129      	bne.n	8004d66 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004d12:	78fa      	ldrb	r2, [r7, #3]
 8004d14:	6879      	ldr	r1, [r7, #4]
 8004d16:	4613      	mov	r3, r2
 8004d18:	011b      	lsls	r3, r3, #4
 8004d1a:	1a9b      	subs	r3, r3, r2
 8004d1c:	009b      	lsls	r3, r3, #2
 8004d1e:	440b      	add	r3, r1
 8004d20:	3344      	adds	r3, #68	@ 0x44
 8004d22:	2200      	movs	r2, #0
 8004d24:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	799b      	ldrb	r3, [r3, #6]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00a      	beq.n	8004d44 <HCD_HC_IN_IRQHandler+0xc2a>
 8004d2e:	78fa      	ldrb	r2, [r7, #3]
 8004d30:	6879      	ldr	r1, [r7, #4]
 8004d32:	4613      	mov	r3, r2
 8004d34:	011b      	lsls	r3, r3, #4
 8004d36:	1a9b      	subs	r3, r3, r2
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	440b      	add	r3, r1
 8004d3c:	331b      	adds	r3, #27
 8004d3e:	781b      	ldrb	r3, [r3, #0]
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d110      	bne.n	8004d66 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004d44:	78fa      	ldrb	r2, [r7, #3]
 8004d46:	6879      	ldr	r1, [r7, #4]
 8004d48:	4613      	mov	r3, r2
 8004d4a:	011b      	lsls	r3, r3, #4
 8004d4c:	1a9b      	subs	r3, r3, r2
 8004d4e:	009b      	lsls	r3, r3, #2
 8004d50:	440b      	add	r3, r1
 8004d52:	334d      	adds	r3, #77	@ 0x4d
 8004d54:	2204      	movs	r2, #4
 8004d56:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	78fa      	ldrb	r2, [r7, #3]
 8004d5e:	4611      	mov	r1, r2
 8004d60:	4618      	mov	r0, r3
 8004d62:	f005 fae0 	bl	800a326 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004d66:	78fa      	ldrb	r2, [r7, #3]
 8004d68:	6879      	ldr	r1, [r7, #4]
 8004d6a:	4613      	mov	r3, r2
 8004d6c:	011b      	lsls	r3, r3, #4
 8004d6e:	1a9b      	subs	r3, r3, r2
 8004d70:	009b      	lsls	r3, r3, #2
 8004d72:	440b      	add	r3, r1
 8004d74:	331b      	adds	r3, #27
 8004d76:	781b      	ldrb	r3, [r3, #0]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d129      	bne.n	8004dd0 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004d7c:	78fa      	ldrb	r2, [r7, #3]
 8004d7e:	6879      	ldr	r1, [r7, #4]
 8004d80:	4613      	mov	r3, r2
 8004d82:	011b      	lsls	r3, r3, #4
 8004d84:	1a9b      	subs	r3, r3, r2
 8004d86:	009b      	lsls	r3, r3, #2
 8004d88:	440b      	add	r3, r1
 8004d8a:	331b      	adds	r3, #27
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004d90:	78fb      	ldrb	r3, [r7, #3]
 8004d92:	015a      	lsls	r2, r3, #5
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	4413      	add	r3, r2
 8004d98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	78fa      	ldrb	r2, [r7, #3]
 8004da0:	0151      	lsls	r1, r2, #5
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	440a      	add	r2, r1
 8004da6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004daa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dae:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004db0:	78fb      	ldrb	r3, [r7, #3]
 8004db2:	015a      	lsls	r2, r3, #5
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	4413      	add	r3, r2
 8004db8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	78fa      	ldrb	r2, [r7, #3]
 8004dc0:	0151      	lsls	r1, r2, #5
 8004dc2:	693a      	ldr	r2, [r7, #16]
 8004dc4:	440a      	add	r2, r1
 8004dc6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004dca:	f043 0320 	orr.w	r3, r3, #32
 8004dce:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004dd0:	78fb      	ldrb	r3, [r7, #3]
 8004dd2:	015a      	lsls	r2, r3, #5
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	4413      	add	r3, r2
 8004dd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ddc:	461a      	mov	r2, r3
 8004dde:	2310      	movs	r3, #16
 8004de0:	6093      	str	r3, [r2, #8]
 8004de2:	e000      	b.n	8004de6 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8004de4:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8004de6:	3718      	adds	r7, #24
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}

08004dec <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b086      	sub	sp, #24
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	460b      	mov	r3, r1
 8004df6:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	78fa      	ldrb	r2, [r7, #3]
 8004e08:	4611      	mov	r1, r2
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f004 fce1 	bl	80097d2 <USB_ReadChInterrupts>
 8004e10:	4603      	mov	r3, r0
 8004e12:	f003 0304 	and.w	r3, r3, #4
 8004e16:	2b04      	cmp	r3, #4
 8004e18:	d11b      	bne.n	8004e52 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004e1a:	78fb      	ldrb	r3, [r7, #3]
 8004e1c:	015a      	lsls	r2, r3, #5
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	4413      	add	r3, r2
 8004e22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e26:	461a      	mov	r2, r3
 8004e28:	2304      	movs	r3, #4
 8004e2a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004e2c:	78fa      	ldrb	r2, [r7, #3]
 8004e2e:	6879      	ldr	r1, [r7, #4]
 8004e30:	4613      	mov	r3, r2
 8004e32:	011b      	lsls	r3, r3, #4
 8004e34:	1a9b      	subs	r3, r3, r2
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	440b      	add	r3, r1
 8004e3a:	334d      	adds	r3, #77	@ 0x4d
 8004e3c:	2207      	movs	r2, #7
 8004e3e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	78fa      	ldrb	r2, [r7, #3]
 8004e46:	4611      	mov	r1, r2
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f005 fa6c 	bl	800a326 <USB_HC_Halt>
 8004e4e:	f000 bc89 	b.w	8005764 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	78fa      	ldrb	r2, [r7, #3]
 8004e58:	4611      	mov	r1, r2
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f004 fcb9 	bl	80097d2 <USB_ReadChInterrupts>
 8004e60:	4603      	mov	r3, r0
 8004e62:	f003 0320 	and.w	r3, r3, #32
 8004e66:	2b20      	cmp	r3, #32
 8004e68:	f040 8082 	bne.w	8004f70 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004e6c:	78fb      	ldrb	r3, [r7, #3]
 8004e6e:	015a      	lsls	r2, r3, #5
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	4413      	add	r3, r2
 8004e74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e78:	461a      	mov	r2, r3
 8004e7a:	2320      	movs	r3, #32
 8004e7c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004e7e:	78fa      	ldrb	r2, [r7, #3]
 8004e80:	6879      	ldr	r1, [r7, #4]
 8004e82:	4613      	mov	r3, r2
 8004e84:	011b      	lsls	r3, r3, #4
 8004e86:	1a9b      	subs	r3, r3, r2
 8004e88:	009b      	lsls	r3, r3, #2
 8004e8a:	440b      	add	r3, r1
 8004e8c:	3319      	adds	r3, #25
 8004e8e:	781b      	ldrb	r3, [r3, #0]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d124      	bne.n	8004ede <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8004e94:	78fa      	ldrb	r2, [r7, #3]
 8004e96:	6879      	ldr	r1, [r7, #4]
 8004e98:	4613      	mov	r3, r2
 8004e9a:	011b      	lsls	r3, r3, #4
 8004e9c:	1a9b      	subs	r3, r3, r2
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	440b      	add	r3, r1
 8004ea2:	3319      	adds	r3, #25
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004ea8:	78fa      	ldrb	r2, [r7, #3]
 8004eaa:	6879      	ldr	r1, [r7, #4]
 8004eac:	4613      	mov	r3, r2
 8004eae:	011b      	lsls	r3, r3, #4
 8004eb0:	1a9b      	subs	r3, r3, r2
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	440b      	add	r3, r1
 8004eb6:	334c      	adds	r3, #76	@ 0x4c
 8004eb8:	2202      	movs	r2, #2
 8004eba:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004ebc:	78fa      	ldrb	r2, [r7, #3]
 8004ebe:	6879      	ldr	r1, [r7, #4]
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	011b      	lsls	r3, r3, #4
 8004ec4:	1a9b      	subs	r3, r3, r2
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	440b      	add	r3, r1
 8004eca:	334d      	adds	r3, #77	@ 0x4d
 8004ecc:	2203      	movs	r2, #3
 8004ece:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	78fa      	ldrb	r2, [r7, #3]
 8004ed6:	4611      	mov	r1, r2
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f005 fa24 	bl	800a326 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8004ede:	78fa      	ldrb	r2, [r7, #3]
 8004ee0:	6879      	ldr	r1, [r7, #4]
 8004ee2:	4613      	mov	r3, r2
 8004ee4:	011b      	lsls	r3, r3, #4
 8004ee6:	1a9b      	subs	r3, r3, r2
 8004ee8:	009b      	lsls	r3, r3, #2
 8004eea:	440b      	add	r3, r1
 8004eec:	331a      	adds	r3, #26
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	f040 8437 	bne.w	8005764 <HCD_HC_OUT_IRQHandler+0x978>
 8004ef6:	78fa      	ldrb	r2, [r7, #3]
 8004ef8:	6879      	ldr	r1, [r7, #4]
 8004efa:	4613      	mov	r3, r2
 8004efc:	011b      	lsls	r3, r3, #4
 8004efe:	1a9b      	subs	r3, r3, r2
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	440b      	add	r3, r1
 8004f04:	331b      	adds	r3, #27
 8004f06:	781b      	ldrb	r3, [r3, #0]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	f040 842b 	bne.w	8005764 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004f0e:	78fa      	ldrb	r2, [r7, #3]
 8004f10:	6879      	ldr	r1, [r7, #4]
 8004f12:	4613      	mov	r3, r2
 8004f14:	011b      	lsls	r3, r3, #4
 8004f16:	1a9b      	subs	r3, r3, r2
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	440b      	add	r3, r1
 8004f1c:	3326      	adds	r3, #38	@ 0x26
 8004f1e:	781b      	ldrb	r3, [r3, #0]
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d009      	beq.n	8004f38 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004f24:	78fa      	ldrb	r2, [r7, #3]
 8004f26:	6879      	ldr	r1, [r7, #4]
 8004f28:	4613      	mov	r3, r2
 8004f2a:	011b      	lsls	r3, r3, #4
 8004f2c:	1a9b      	subs	r3, r3, r2
 8004f2e:	009b      	lsls	r3, r3, #2
 8004f30:	440b      	add	r3, r1
 8004f32:	331b      	adds	r3, #27
 8004f34:	2201      	movs	r2, #1
 8004f36:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004f38:	78fa      	ldrb	r2, [r7, #3]
 8004f3a:	6879      	ldr	r1, [r7, #4]
 8004f3c:	4613      	mov	r3, r2
 8004f3e:	011b      	lsls	r3, r3, #4
 8004f40:	1a9b      	subs	r3, r3, r2
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	440b      	add	r3, r1
 8004f46:	334d      	adds	r3, #77	@ 0x4d
 8004f48:	2203      	movs	r2, #3
 8004f4a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	78fa      	ldrb	r2, [r7, #3]
 8004f52:	4611      	mov	r1, r2
 8004f54:	4618      	mov	r0, r3
 8004f56:	f005 f9e6 	bl	800a326 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004f5a:	78fa      	ldrb	r2, [r7, #3]
 8004f5c:	6879      	ldr	r1, [r7, #4]
 8004f5e:	4613      	mov	r3, r2
 8004f60:	011b      	lsls	r3, r3, #4
 8004f62:	1a9b      	subs	r3, r3, r2
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	440b      	add	r3, r1
 8004f68:	3344      	adds	r3, #68	@ 0x44
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	601a      	str	r2, [r3, #0]
 8004f6e:	e3f9      	b.n	8005764 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	78fa      	ldrb	r2, [r7, #3]
 8004f76:	4611      	mov	r1, r2
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f004 fc2a 	bl	80097d2 <USB_ReadChInterrupts>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f88:	d111      	bne.n	8004fae <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004f8a:	78fb      	ldrb	r3, [r7, #3]
 8004f8c:	015a      	lsls	r2, r3, #5
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	4413      	add	r3, r2
 8004f92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f96:	461a      	mov	r2, r3
 8004f98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004f9c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	78fa      	ldrb	r2, [r7, #3]
 8004fa4:	4611      	mov	r1, r2
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f005 f9bd 	bl	800a326 <USB_HC_Halt>
 8004fac:	e3da      	b.n	8005764 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	78fa      	ldrb	r2, [r7, #3]
 8004fb4:	4611      	mov	r1, r2
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f004 fc0b 	bl	80097d2 <USB_ReadChInterrupts>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	f003 0301 	and.w	r3, r3, #1
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d168      	bne.n	8005098 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004fc6:	78fa      	ldrb	r2, [r7, #3]
 8004fc8:	6879      	ldr	r1, [r7, #4]
 8004fca:	4613      	mov	r3, r2
 8004fcc:	011b      	lsls	r3, r3, #4
 8004fce:	1a9b      	subs	r3, r3, r2
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	440b      	add	r3, r1
 8004fd4:	3344      	adds	r3, #68	@ 0x44
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	78fa      	ldrb	r2, [r7, #3]
 8004fe0:	4611      	mov	r1, r2
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f004 fbf5 	bl	80097d2 <USB_ReadChInterrupts>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fee:	2b40      	cmp	r3, #64	@ 0x40
 8004ff0:	d112      	bne.n	8005018 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004ff2:	78fa      	ldrb	r2, [r7, #3]
 8004ff4:	6879      	ldr	r1, [r7, #4]
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	011b      	lsls	r3, r3, #4
 8004ffa:	1a9b      	subs	r3, r3, r2
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	440b      	add	r3, r1
 8005000:	3319      	adds	r3, #25
 8005002:	2201      	movs	r2, #1
 8005004:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005006:	78fb      	ldrb	r3, [r7, #3]
 8005008:	015a      	lsls	r2, r3, #5
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	4413      	add	r3, r2
 800500e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005012:	461a      	mov	r2, r3
 8005014:	2340      	movs	r3, #64	@ 0x40
 8005016:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8005018:	78fa      	ldrb	r2, [r7, #3]
 800501a:	6879      	ldr	r1, [r7, #4]
 800501c:	4613      	mov	r3, r2
 800501e:	011b      	lsls	r3, r3, #4
 8005020:	1a9b      	subs	r3, r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	440b      	add	r3, r1
 8005026:	331b      	adds	r3, #27
 8005028:	781b      	ldrb	r3, [r3, #0]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d019      	beq.n	8005062 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800502e:	78fa      	ldrb	r2, [r7, #3]
 8005030:	6879      	ldr	r1, [r7, #4]
 8005032:	4613      	mov	r3, r2
 8005034:	011b      	lsls	r3, r3, #4
 8005036:	1a9b      	subs	r3, r3, r2
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	440b      	add	r3, r1
 800503c:	331b      	adds	r3, #27
 800503e:	2200      	movs	r2, #0
 8005040:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005042:	78fb      	ldrb	r3, [r7, #3]
 8005044:	015a      	lsls	r2, r3, #5
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	4413      	add	r3, r2
 800504a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	78fa      	ldrb	r2, [r7, #3]
 8005052:	0151      	lsls	r1, r2, #5
 8005054:	693a      	ldr	r2, [r7, #16]
 8005056:	440a      	add	r2, r1
 8005058:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800505c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005060:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005062:	78fb      	ldrb	r3, [r7, #3]
 8005064:	015a      	lsls	r2, r3, #5
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	4413      	add	r3, r2
 800506a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800506e:	461a      	mov	r2, r3
 8005070:	2301      	movs	r3, #1
 8005072:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8005074:	78fa      	ldrb	r2, [r7, #3]
 8005076:	6879      	ldr	r1, [r7, #4]
 8005078:	4613      	mov	r3, r2
 800507a:	011b      	lsls	r3, r3, #4
 800507c:	1a9b      	subs	r3, r3, r2
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	440b      	add	r3, r1
 8005082:	334d      	adds	r3, #77	@ 0x4d
 8005084:	2201      	movs	r2, #1
 8005086:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	78fa      	ldrb	r2, [r7, #3]
 800508e:	4611      	mov	r1, r2
 8005090:	4618      	mov	r0, r3
 8005092:	f005 f948 	bl	800a326 <USB_HC_Halt>
 8005096:	e365      	b.n	8005764 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	78fa      	ldrb	r2, [r7, #3]
 800509e:	4611      	mov	r1, r2
 80050a0:	4618      	mov	r0, r3
 80050a2:	f004 fb96 	bl	80097d2 <USB_ReadChInterrupts>
 80050a6:	4603      	mov	r3, r0
 80050a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050ac:	2b40      	cmp	r3, #64	@ 0x40
 80050ae:	d139      	bne.n	8005124 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80050b0:	78fa      	ldrb	r2, [r7, #3]
 80050b2:	6879      	ldr	r1, [r7, #4]
 80050b4:	4613      	mov	r3, r2
 80050b6:	011b      	lsls	r3, r3, #4
 80050b8:	1a9b      	subs	r3, r3, r2
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	440b      	add	r3, r1
 80050be:	334d      	adds	r3, #77	@ 0x4d
 80050c0:	2205      	movs	r2, #5
 80050c2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80050c4:	78fa      	ldrb	r2, [r7, #3]
 80050c6:	6879      	ldr	r1, [r7, #4]
 80050c8:	4613      	mov	r3, r2
 80050ca:	011b      	lsls	r3, r3, #4
 80050cc:	1a9b      	subs	r3, r3, r2
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	440b      	add	r3, r1
 80050d2:	331a      	adds	r3, #26
 80050d4:	781b      	ldrb	r3, [r3, #0]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d109      	bne.n	80050ee <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80050da:	78fa      	ldrb	r2, [r7, #3]
 80050dc:	6879      	ldr	r1, [r7, #4]
 80050de:	4613      	mov	r3, r2
 80050e0:	011b      	lsls	r3, r3, #4
 80050e2:	1a9b      	subs	r3, r3, r2
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	440b      	add	r3, r1
 80050e8:	3319      	adds	r3, #25
 80050ea:	2201      	movs	r2, #1
 80050ec:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80050ee:	78fa      	ldrb	r2, [r7, #3]
 80050f0:	6879      	ldr	r1, [r7, #4]
 80050f2:	4613      	mov	r3, r2
 80050f4:	011b      	lsls	r3, r3, #4
 80050f6:	1a9b      	subs	r3, r3, r2
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	440b      	add	r3, r1
 80050fc:	3344      	adds	r3, #68	@ 0x44
 80050fe:	2200      	movs	r2, #0
 8005100:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	78fa      	ldrb	r2, [r7, #3]
 8005108:	4611      	mov	r1, r2
 800510a:	4618      	mov	r0, r3
 800510c:	f005 f90b 	bl	800a326 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005110:	78fb      	ldrb	r3, [r7, #3]
 8005112:	015a      	lsls	r2, r3, #5
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	4413      	add	r3, r2
 8005118:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800511c:	461a      	mov	r2, r3
 800511e:	2340      	movs	r3, #64	@ 0x40
 8005120:	6093      	str	r3, [r2, #8]
 8005122:	e31f      	b.n	8005764 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	78fa      	ldrb	r2, [r7, #3]
 800512a:	4611      	mov	r1, r2
 800512c:	4618      	mov	r0, r3
 800512e:	f004 fb50 	bl	80097d2 <USB_ReadChInterrupts>
 8005132:	4603      	mov	r3, r0
 8005134:	f003 0308 	and.w	r3, r3, #8
 8005138:	2b08      	cmp	r3, #8
 800513a:	d11a      	bne.n	8005172 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800513c:	78fb      	ldrb	r3, [r7, #3]
 800513e:	015a      	lsls	r2, r3, #5
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	4413      	add	r3, r2
 8005144:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005148:	461a      	mov	r2, r3
 800514a:	2308      	movs	r3, #8
 800514c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800514e:	78fa      	ldrb	r2, [r7, #3]
 8005150:	6879      	ldr	r1, [r7, #4]
 8005152:	4613      	mov	r3, r2
 8005154:	011b      	lsls	r3, r3, #4
 8005156:	1a9b      	subs	r3, r3, r2
 8005158:	009b      	lsls	r3, r3, #2
 800515a:	440b      	add	r3, r1
 800515c:	334d      	adds	r3, #77	@ 0x4d
 800515e:	2206      	movs	r2, #6
 8005160:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	78fa      	ldrb	r2, [r7, #3]
 8005168:	4611      	mov	r1, r2
 800516a:	4618      	mov	r0, r3
 800516c:	f005 f8db 	bl	800a326 <USB_HC_Halt>
 8005170:	e2f8      	b.n	8005764 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	78fa      	ldrb	r2, [r7, #3]
 8005178:	4611      	mov	r1, r2
 800517a:	4618      	mov	r0, r3
 800517c:	f004 fb29 	bl	80097d2 <USB_ReadChInterrupts>
 8005180:	4603      	mov	r3, r0
 8005182:	f003 0310 	and.w	r3, r3, #16
 8005186:	2b10      	cmp	r3, #16
 8005188:	d144      	bne.n	8005214 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800518a:	78fa      	ldrb	r2, [r7, #3]
 800518c:	6879      	ldr	r1, [r7, #4]
 800518e:	4613      	mov	r3, r2
 8005190:	011b      	lsls	r3, r3, #4
 8005192:	1a9b      	subs	r3, r3, r2
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	440b      	add	r3, r1
 8005198:	3344      	adds	r3, #68	@ 0x44
 800519a:	2200      	movs	r2, #0
 800519c:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800519e:	78fa      	ldrb	r2, [r7, #3]
 80051a0:	6879      	ldr	r1, [r7, #4]
 80051a2:	4613      	mov	r3, r2
 80051a4:	011b      	lsls	r3, r3, #4
 80051a6:	1a9b      	subs	r3, r3, r2
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	440b      	add	r3, r1
 80051ac:	334d      	adds	r3, #77	@ 0x4d
 80051ae:	2204      	movs	r2, #4
 80051b0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80051b2:	78fa      	ldrb	r2, [r7, #3]
 80051b4:	6879      	ldr	r1, [r7, #4]
 80051b6:	4613      	mov	r3, r2
 80051b8:	011b      	lsls	r3, r3, #4
 80051ba:	1a9b      	subs	r3, r3, r2
 80051bc:	009b      	lsls	r3, r3, #2
 80051be:	440b      	add	r3, r1
 80051c0:	3319      	adds	r3, #25
 80051c2:	781b      	ldrb	r3, [r3, #0]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d114      	bne.n	80051f2 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80051c8:	78fa      	ldrb	r2, [r7, #3]
 80051ca:	6879      	ldr	r1, [r7, #4]
 80051cc:	4613      	mov	r3, r2
 80051ce:	011b      	lsls	r3, r3, #4
 80051d0:	1a9b      	subs	r3, r3, r2
 80051d2:	009b      	lsls	r3, r3, #2
 80051d4:	440b      	add	r3, r1
 80051d6:	3318      	adds	r3, #24
 80051d8:	781b      	ldrb	r3, [r3, #0]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d109      	bne.n	80051f2 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80051de:	78fa      	ldrb	r2, [r7, #3]
 80051e0:	6879      	ldr	r1, [r7, #4]
 80051e2:	4613      	mov	r3, r2
 80051e4:	011b      	lsls	r3, r3, #4
 80051e6:	1a9b      	subs	r3, r3, r2
 80051e8:	009b      	lsls	r3, r3, #2
 80051ea:	440b      	add	r3, r1
 80051ec:	3319      	adds	r3, #25
 80051ee:	2201      	movs	r2, #1
 80051f0:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	78fa      	ldrb	r2, [r7, #3]
 80051f8:	4611      	mov	r1, r2
 80051fa:	4618      	mov	r0, r3
 80051fc:	f005 f893 	bl	800a326 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005200:	78fb      	ldrb	r3, [r7, #3]
 8005202:	015a      	lsls	r2, r3, #5
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	4413      	add	r3, r2
 8005208:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800520c:	461a      	mov	r2, r3
 800520e:	2310      	movs	r3, #16
 8005210:	6093      	str	r3, [r2, #8]
 8005212:	e2a7      	b.n	8005764 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	78fa      	ldrb	r2, [r7, #3]
 800521a:	4611      	mov	r1, r2
 800521c:	4618      	mov	r0, r3
 800521e:	f004 fad8 	bl	80097d2 <USB_ReadChInterrupts>
 8005222:	4603      	mov	r3, r0
 8005224:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005228:	2b80      	cmp	r3, #128	@ 0x80
 800522a:	f040 8083 	bne.w	8005334 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	799b      	ldrb	r3, [r3, #6]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d111      	bne.n	800525a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8005236:	78fa      	ldrb	r2, [r7, #3]
 8005238:	6879      	ldr	r1, [r7, #4]
 800523a:	4613      	mov	r3, r2
 800523c:	011b      	lsls	r3, r3, #4
 800523e:	1a9b      	subs	r3, r3, r2
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	440b      	add	r3, r1
 8005244:	334d      	adds	r3, #77	@ 0x4d
 8005246:	2207      	movs	r2, #7
 8005248:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	78fa      	ldrb	r2, [r7, #3]
 8005250:	4611      	mov	r1, r2
 8005252:	4618      	mov	r0, r3
 8005254:	f005 f867 	bl	800a326 <USB_HC_Halt>
 8005258:	e062      	b.n	8005320 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800525a:	78fa      	ldrb	r2, [r7, #3]
 800525c:	6879      	ldr	r1, [r7, #4]
 800525e:	4613      	mov	r3, r2
 8005260:	011b      	lsls	r3, r3, #4
 8005262:	1a9b      	subs	r3, r3, r2
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	440b      	add	r3, r1
 8005268:	3344      	adds	r3, #68	@ 0x44
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	1c59      	adds	r1, r3, #1
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	4613      	mov	r3, r2
 8005272:	011b      	lsls	r3, r3, #4
 8005274:	1a9b      	subs	r3, r3, r2
 8005276:	009b      	lsls	r3, r3, #2
 8005278:	4403      	add	r3, r0
 800527a:	3344      	adds	r3, #68	@ 0x44
 800527c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800527e:	78fa      	ldrb	r2, [r7, #3]
 8005280:	6879      	ldr	r1, [r7, #4]
 8005282:	4613      	mov	r3, r2
 8005284:	011b      	lsls	r3, r3, #4
 8005286:	1a9b      	subs	r3, r3, r2
 8005288:	009b      	lsls	r3, r3, #2
 800528a:	440b      	add	r3, r1
 800528c:	3344      	adds	r3, #68	@ 0x44
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2b02      	cmp	r3, #2
 8005292:	d922      	bls.n	80052da <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005294:	78fa      	ldrb	r2, [r7, #3]
 8005296:	6879      	ldr	r1, [r7, #4]
 8005298:	4613      	mov	r3, r2
 800529a:	011b      	lsls	r3, r3, #4
 800529c:	1a9b      	subs	r3, r3, r2
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	440b      	add	r3, r1
 80052a2:	3344      	adds	r3, #68	@ 0x44
 80052a4:	2200      	movs	r2, #0
 80052a6:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80052a8:	78fa      	ldrb	r2, [r7, #3]
 80052aa:	6879      	ldr	r1, [r7, #4]
 80052ac:	4613      	mov	r3, r2
 80052ae:	011b      	lsls	r3, r3, #4
 80052b0:	1a9b      	subs	r3, r3, r2
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	440b      	add	r3, r1
 80052b6:	334c      	adds	r3, #76	@ 0x4c
 80052b8:	2204      	movs	r2, #4
 80052ba:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80052bc:	78fa      	ldrb	r2, [r7, #3]
 80052be:	6879      	ldr	r1, [r7, #4]
 80052c0:	4613      	mov	r3, r2
 80052c2:	011b      	lsls	r3, r3, #4
 80052c4:	1a9b      	subs	r3, r3, r2
 80052c6:	009b      	lsls	r3, r3, #2
 80052c8:	440b      	add	r3, r1
 80052ca:	334c      	adds	r3, #76	@ 0x4c
 80052cc:	781a      	ldrb	r2, [r3, #0]
 80052ce:	78fb      	ldrb	r3, [r7, #3]
 80052d0:	4619      	mov	r1, r3
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f00c fb86 	bl	80119e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 80052d8:	e022      	b.n	8005320 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80052da:	78fa      	ldrb	r2, [r7, #3]
 80052dc:	6879      	ldr	r1, [r7, #4]
 80052de:	4613      	mov	r3, r2
 80052e0:	011b      	lsls	r3, r3, #4
 80052e2:	1a9b      	subs	r3, r3, r2
 80052e4:	009b      	lsls	r3, r3, #2
 80052e6:	440b      	add	r3, r1
 80052e8:	334c      	adds	r3, #76	@ 0x4c
 80052ea:	2202      	movs	r2, #2
 80052ec:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80052ee:	78fb      	ldrb	r3, [r7, #3]
 80052f0:	015a      	lsls	r2, r3, #5
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	4413      	add	r3, r2
 80052f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005304:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800530c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800530e:	78fb      	ldrb	r3, [r7, #3]
 8005310:	015a      	lsls	r2, r3, #5
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	4413      	add	r3, r2
 8005316:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800531a:	461a      	mov	r2, r3
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005320:	78fb      	ldrb	r3, [r7, #3]
 8005322:	015a      	lsls	r2, r3, #5
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	4413      	add	r3, r2
 8005328:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800532c:	461a      	mov	r2, r3
 800532e:	2380      	movs	r3, #128	@ 0x80
 8005330:	6093      	str	r3, [r2, #8]
 8005332:	e217      	b.n	8005764 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	78fa      	ldrb	r2, [r7, #3]
 800533a:	4611      	mov	r1, r2
 800533c:	4618      	mov	r0, r3
 800533e:	f004 fa48 	bl	80097d2 <USB_ReadChInterrupts>
 8005342:	4603      	mov	r3, r0
 8005344:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005348:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800534c:	d11b      	bne.n	8005386 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800534e:	78fa      	ldrb	r2, [r7, #3]
 8005350:	6879      	ldr	r1, [r7, #4]
 8005352:	4613      	mov	r3, r2
 8005354:	011b      	lsls	r3, r3, #4
 8005356:	1a9b      	subs	r3, r3, r2
 8005358:	009b      	lsls	r3, r3, #2
 800535a:	440b      	add	r3, r1
 800535c:	334d      	adds	r3, #77	@ 0x4d
 800535e:	2209      	movs	r2, #9
 8005360:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	78fa      	ldrb	r2, [r7, #3]
 8005368:	4611      	mov	r1, r2
 800536a:	4618      	mov	r0, r3
 800536c:	f004 ffdb 	bl	800a326 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005370:	78fb      	ldrb	r3, [r7, #3]
 8005372:	015a      	lsls	r2, r3, #5
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	4413      	add	r3, r2
 8005378:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800537c:	461a      	mov	r2, r3
 800537e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005382:	6093      	str	r3, [r2, #8]
 8005384:	e1ee      	b.n	8005764 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	78fa      	ldrb	r2, [r7, #3]
 800538c:	4611      	mov	r1, r2
 800538e:	4618      	mov	r0, r3
 8005390:	f004 fa1f 	bl	80097d2 <USB_ReadChInterrupts>
 8005394:	4603      	mov	r3, r0
 8005396:	f003 0302 	and.w	r3, r3, #2
 800539a:	2b02      	cmp	r3, #2
 800539c:	f040 81df 	bne.w	800575e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80053a0:	78fb      	ldrb	r3, [r7, #3]
 80053a2:	015a      	lsls	r2, r3, #5
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	4413      	add	r3, r2
 80053a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053ac:	461a      	mov	r2, r3
 80053ae:	2302      	movs	r3, #2
 80053b0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80053b2:	78fa      	ldrb	r2, [r7, #3]
 80053b4:	6879      	ldr	r1, [r7, #4]
 80053b6:	4613      	mov	r3, r2
 80053b8:	011b      	lsls	r3, r3, #4
 80053ba:	1a9b      	subs	r3, r3, r2
 80053bc:	009b      	lsls	r3, r3, #2
 80053be:	440b      	add	r3, r1
 80053c0:	334d      	adds	r3, #77	@ 0x4d
 80053c2:	781b      	ldrb	r3, [r3, #0]
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	f040 8093 	bne.w	80054f0 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80053ca:	78fa      	ldrb	r2, [r7, #3]
 80053cc:	6879      	ldr	r1, [r7, #4]
 80053ce:	4613      	mov	r3, r2
 80053d0:	011b      	lsls	r3, r3, #4
 80053d2:	1a9b      	subs	r3, r3, r2
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	440b      	add	r3, r1
 80053d8:	334d      	adds	r3, #77	@ 0x4d
 80053da:	2202      	movs	r2, #2
 80053dc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80053de:	78fa      	ldrb	r2, [r7, #3]
 80053e0:	6879      	ldr	r1, [r7, #4]
 80053e2:	4613      	mov	r3, r2
 80053e4:	011b      	lsls	r3, r3, #4
 80053e6:	1a9b      	subs	r3, r3, r2
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	440b      	add	r3, r1
 80053ec:	334c      	adds	r3, #76	@ 0x4c
 80053ee:	2201      	movs	r2, #1
 80053f0:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80053f2:	78fa      	ldrb	r2, [r7, #3]
 80053f4:	6879      	ldr	r1, [r7, #4]
 80053f6:	4613      	mov	r3, r2
 80053f8:	011b      	lsls	r3, r3, #4
 80053fa:	1a9b      	subs	r3, r3, r2
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	440b      	add	r3, r1
 8005400:	3326      	adds	r3, #38	@ 0x26
 8005402:	781b      	ldrb	r3, [r3, #0]
 8005404:	2b02      	cmp	r3, #2
 8005406:	d00b      	beq.n	8005420 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8005408:	78fa      	ldrb	r2, [r7, #3]
 800540a:	6879      	ldr	r1, [r7, #4]
 800540c:	4613      	mov	r3, r2
 800540e:	011b      	lsls	r3, r3, #4
 8005410:	1a9b      	subs	r3, r3, r2
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	440b      	add	r3, r1
 8005416:	3326      	adds	r3, #38	@ 0x26
 8005418:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800541a:	2b03      	cmp	r3, #3
 800541c:	f040 8190 	bne.w	8005740 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	799b      	ldrb	r3, [r3, #6]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d115      	bne.n	8005454 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8005428:	78fa      	ldrb	r2, [r7, #3]
 800542a:	6879      	ldr	r1, [r7, #4]
 800542c:	4613      	mov	r3, r2
 800542e:	011b      	lsls	r3, r3, #4
 8005430:	1a9b      	subs	r3, r3, r2
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	440b      	add	r3, r1
 8005436:	333d      	adds	r3, #61	@ 0x3d
 8005438:	781b      	ldrb	r3, [r3, #0]
 800543a:	78fa      	ldrb	r2, [r7, #3]
 800543c:	f083 0301 	eor.w	r3, r3, #1
 8005440:	b2d8      	uxtb	r0, r3
 8005442:	6879      	ldr	r1, [r7, #4]
 8005444:	4613      	mov	r3, r2
 8005446:	011b      	lsls	r3, r3, #4
 8005448:	1a9b      	subs	r3, r3, r2
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	440b      	add	r3, r1
 800544e:	333d      	adds	r3, #61	@ 0x3d
 8005450:	4602      	mov	r2, r0
 8005452:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	799b      	ldrb	r3, [r3, #6]
 8005458:	2b01      	cmp	r3, #1
 800545a:	f040 8171 	bne.w	8005740 <HCD_HC_OUT_IRQHandler+0x954>
 800545e:	78fa      	ldrb	r2, [r7, #3]
 8005460:	6879      	ldr	r1, [r7, #4]
 8005462:	4613      	mov	r3, r2
 8005464:	011b      	lsls	r3, r3, #4
 8005466:	1a9b      	subs	r3, r3, r2
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	440b      	add	r3, r1
 800546c:	3334      	adds	r3, #52	@ 0x34
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	2b00      	cmp	r3, #0
 8005472:	f000 8165 	beq.w	8005740 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8005476:	78fa      	ldrb	r2, [r7, #3]
 8005478:	6879      	ldr	r1, [r7, #4]
 800547a:	4613      	mov	r3, r2
 800547c:	011b      	lsls	r3, r3, #4
 800547e:	1a9b      	subs	r3, r3, r2
 8005480:	009b      	lsls	r3, r3, #2
 8005482:	440b      	add	r3, r1
 8005484:	3334      	adds	r3, #52	@ 0x34
 8005486:	6819      	ldr	r1, [r3, #0]
 8005488:	78fa      	ldrb	r2, [r7, #3]
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	4613      	mov	r3, r2
 800548e:	011b      	lsls	r3, r3, #4
 8005490:	1a9b      	subs	r3, r3, r2
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	4403      	add	r3, r0
 8005496:	3328      	adds	r3, #40	@ 0x28
 8005498:	881b      	ldrh	r3, [r3, #0]
 800549a:	440b      	add	r3, r1
 800549c:	1e59      	subs	r1, r3, #1
 800549e:	78fa      	ldrb	r2, [r7, #3]
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	4613      	mov	r3, r2
 80054a4:	011b      	lsls	r3, r3, #4
 80054a6:	1a9b      	subs	r3, r3, r2
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	4403      	add	r3, r0
 80054ac:	3328      	adds	r3, #40	@ 0x28
 80054ae:	881b      	ldrh	r3, [r3, #0]
 80054b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80054b4:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	f003 0301 	and.w	r3, r3, #1
 80054bc:	2b00      	cmp	r3, #0
 80054be:	f000 813f 	beq.w	8005740 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80054c2:	78fa      	ldrb	r2, [r7, #3]
 80054c4:	6879      	ldr	r1, [r7, #4]
 80054c6:	4613      	mov	r3, r2
 80054c8:	011b      	lsls	r3, r3, #4
 80054ca:	1a9b      	subs	r3, r3, r2
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	440b      	add	r3, r1
 80054d0:	333d      	adds	r3, #61	@ 0x3d
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	78fa      	ldrb	r2, [r7, #3]
 80054d6:	f083 0301 	eor.w	r3, r3, #1
 80054da:	b2d8      	uxtb	r0, r3
 80054dc:	6879      	ldr	r1, [r7, #4]
 80054de:	4613      	mov	r3, r2
 80054e0:	011b      	lsls	r3, r3, #4
 80054e2:	1a9b      	subs	r3, r3, r2
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	440b      	add	r3, r1
 80054e8:	333d      	adds	r3, #61	@ 0x3d
 80054ea:	4602      	mov	r2, r0
 80054ec:	701a      	strb	r2, [r3, #0]
 80054ee:	e127      	b.n	8005740 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80054f0:	78fa      	ldrb	r2, [r7, #3]
 80054f2:	6879      	ldr	r1, [r7, #4]
 80054f4:	4613      	mov	r3, r2
 80054f6:	011b      	lsls	r3, r3, #4
 80054f8:	1a9b      	subs	r3, r3, r2
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	440b      	add	r3, r1
 80054fe:	334d      	adds	r3, #77	@ 0x4d
 8005500:	781b      	ldrb	r3, [r3, #0]
 8005502:	2b03      	cmp	r3, #3
 8005504:	d120      	bne.n	8005548 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005506:	78fa      	ldrb	r2, [r7, #3]
 8005508:	6879      	ldr	r1, [r7, #4]
 800550a:	4613      	mov	r3, r2
 800550c:	011b      	lsls	r3, r3, #4
 800550e:	1a9b      	subs	r3, r3, r2
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	440b      	add	r3, r1
 8005514:	334d      	adds	r3, #77	@ 0x4d
 8005516:	2202      	movs	r2, #2
 8005518:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800551a:	78fa      	ldrb	r2, [r7, #3]
 800551c:	6879      	ldr	r1, [r7, #4]
 800551e:	4613      	mov	r3, r2
 8005520:	011b      	lsls	r3, r3, #4
 8005522:	1a9b      	subs	r3, r3, r2
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	440b      	add	r3, r1
 8005528:	331b      	adds	r3, #27
 800552a:	781b      	ldrb	r3, [r3, #0]
 800552c:	2b01      	cmp	r3, #1
 800552e:	f040 8107 	bne.w	8005740 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005532:	78fa      	ldrb	r2, [r7, #3]
 8005534:	6879      	ldr	r1, [r7, #4]
 8005536:	4613      	mov	r3, r2
 8005538:	011b      	lsls	r3, r3, #4
 800553a:	1a9b      	subs	r3, r3, r2
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	440b      	add	r3, r1
 8005540:	334c      	adds	r3, #76	@ 0x4c
 8005542:	2202      	movs	r2, #2
 8005544:	701a      	strb	r2, [r3, #0]
 8005546:	e0fb      	b.n	8005740 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005548:	78fa      	ldrb	r2, [r7, #3]
 800554a:	6879      	ldr	r1, [r7, #4]
 800554c:	4613      	mov	r3, r2
 800554e:	011b      	lsls	r3, r3, #4
 8005550:	1a9b      	subs	r3, r3, r2
 8005552:	009b      	lsls	r3, r3, #2
 8005554:	440b      	add	r3, r1
 8005556:	334d      	adds	r3, #77	@ 0x4d
 8005558:	781b      	ldrb	r3, [r3, #0]
 800555a:	2b04      	cmp	r3, #4
 800555c:	d13a      	bne.n	80055d4 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800555e:	78fa      	ldrb	r2, [r7, #3]
 8005560:	6879      	ldr	r1, [r7, #4]
 8005562:	4613      	mov	r3, r2
 8005564:	011b      	lsls	r3, r3, #4
 8005566:	1a9b      	subs	r3, r3, r2
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	440b      	add	r3, r1
 800556c:	334d      	adds	r3, #77	@ 0x4d
 800556e:	2202      	movs	r2, #2
 8005570:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005572:	78fa      	ldrb	r2, [r7, #3]
 8005574:	6879      	ldr	r1, [r7, #4]
 8005576:	4613      	mov	r3, r2
 8005578:	011b      	lsls	r3, r3, #4
 800557a:	1a9b      	subs	r3, r3, r2
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	440b      	add	r3, r1
 8005580:	334c      	adds	r3, #76	@ 0x4c
 8005582:	2202      	movs	r2, #2
 8005584:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005586:	78fa      	ldrb	r2, [r7, #3]
 8005588:	6879      	ldr	r1, [r7, #4]
 800558a:	4613      	mov	r3, r2
 800558c:	011b      	lsls	r3, r3, #4
 800558e:	1a9b      	subs	r3, r3, r2
 8005590:	009b      	lsls	r3, r3, #2
 8005592:	440b      	add	r3, r1
 8005594:	331b      	adds	r3, #27
 8005596:	781b      	ldrb	r3, [r3, #0]
 8005598:	2b01      	cmp	r3, #1
 800559a:	f040 80d1 	bne.w	8005740 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800559e:	78fa      	ldrb	r2, [r7, #3]
 80055a0:	6879      	ldr	r1, [r7, #4]
 80055a2:	4613      	mov	r3, r2
 80055a4:	011b      	lsls	r3, r3, #4
 80055a6:	1a9b      	subs	r3, r3, r2
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	440b      	add	r3, r1
 80055ac:	331b      	adds	r3, #27
 80055ae:	2200      	movs	r2, #0
 80055b0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80055b2:	78fb      	ldrb	r3, [r7, #3]
 80055b4:	015a      	lsls	r2, r3, #5
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	4413      	add	r3, r2
 80055ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	78fa      	ldrb	r2, [r7, #3]
 80055c2:	0151      	lsls	r1, r2, #5
 80055c4:	693a      	ldr	r2, [r7, #16]
 80055c6:	440a      	add	r2, r1
 80055c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80055cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055d0:	6053      	str	r3, [r2, #4]
 80055d2:	e0b5      	b.n	8005740 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80055d4:	78fa      	ldrb	r2, [r7, #3]
 80055d6:	6879      	ldr	r1, [r7, #4]
 80055d8:	4613      	mov	r3, r2
 80055da:	011b      	lsls	r3, r3, #4
 80055dc:	1a9b      	subs	r3, r3, r2
 80055de:	009b      	lsls	r3, r3, #2
 80055e0:	440b      	add	r3, r1
 80055e2:	334d      	adds	r3, #77	@ 0x4d
 80055e4:	781b      	ldrb	r3, [r3, #0]
 80055e6:	2b05      	cmp	r3, #5
 80055e8:	d114      	bne.n	8005614 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80055ea:	78fa      	ldrb	r2, [r7, #3]
 80055ec:	6879      	ldr	r1, [r7, #4]
 80055ee:	4613      	mov	r3, r2
 80055f0:	011b      	lsls	r3, r3, #4
 80055f2:	1a9b      	subs	r3, r3, r2
 80055f4:	009b      	lsls	r3, r3, #2
 80055f6:	440b      	add	r3, r1
 80055f8:	334d      	adds	r3, #77	@ 0x4d
 80055fa:	2202      	movs	r2, #2
 80055fc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80055fe:	78fa      	ldrb	r2, [r7, #3]
 8005600:	6879      	ldr	r1, [r7, #4]
 8005602:	4613      	mov	r3, r2
 8005604:	011b      	lsls	r3, r3, #4
 8005606:	1a9b      	subs	r3, r3, r2
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	440b      	add	r3, r1
 800560c:	334c      	adds	r3, #76	@ 0x4c
 800560e:	2202      	movs	r2, #2
 8005610:	701a      	strb	r2, [r3, #0]
 8005612:	e095      	b.n	8005740 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005614:	78fa      	ldrb	r2, [r7, #3]
 8005616:	6879      	ldr	r1, [r7, #4]
 8005618:	4613      	mov	r3, r2
 800561a:	011b      	lsls	r3, r3, #4
 800561c:	1a9b      	subs	r3, r3, r2
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	440b      	add	r3, r1
 8005622:	334d      	adds	r3, #77	@ 0x4d
 8005624:	781b      	ldrb	r3, [r3, #0]
 8005626:	2b06      	cmp	r3, #6
 8005628:	d114      	bne.n	8005654 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800562a:	78fa      	ldrb	r2, [r7, #3]
 800562c:	6879      	ldr	r1, [r7, #4]
 800562e:	4613      	mov	r3, r2
 8005630:	011b      	lsls	r3, r3, #4
 8005632:	1a9b      	subs	r3, r3, r2
 8005634:	009b      	lsls	r3, r3, #2
 8005636:	440b      	add	r3, r1
 8005638:	334d      	adds	r3, #77	@ 0x4d
 800563a:	2202      	movs	r2, #2
 800563c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800563e:	78fa      	ldrb	r2, [r7, #3]
 8005640:	6879      	ldr	r1, [r7, #4]
 8005642:	4613      	mov	r3, r2
 8005644:	011b      	lsls	r3, r3, #4
 8005646:	1a9b      	subs	r3, r3, r2
 8005648:	009b      	lsls	r3, r3, #2
 800564a:	440b      	add	r3, r1
 800564c:	334c      	adds	r3, #76	@ 0x4c
 800564e:	2205      	movs	r2, #5
 8005650:	701a      	strb	r2, [r3, #0]
 8005652:	e075      	b.n	8005740 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005654:	78fa      	ldrb	r2, [r7, #3]
 8005656:	6879      	ldr	r1, [r7, #4]
 8005658:	4613      	mov	r3, r2
 800565a:	011b      	lsls	r3, r3, #4
 800565c:	1a9b      	subs	r3, r3, r2
 800565e:	009b      	lsls	r3, r3, #2
 8005660:	440b      	add	r3, r1
 8005662:	334d      	adds	r3, #77	@ 0x4d
 8005664:	781b      	ldrb	r3, [r3, #0]
 8005666:	2b07      	cmp	r3, #7
 8005668:	d00a      	beq.n	8005680 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800566a:	78fa      	ldrb	r2, [r7, #3]
 800566c:	6879      	ldr	r1, [r7, #4]
 800566e:	4613      	mov	r3, r2
 8005670:	011b      	lsls	r3, r3, #4
 8005672:	1a9b      	subs	r3, r3, r2
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	440b      	add	r3, r1
 8005678:	334d      	adds	r3, #77	@ 0x4d
 800567a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800567c:	2b09      	cmp	r3, #9
 800567e:	d170      	bne.n	8005762 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005680:	78fa      	ldrb	r2, [r7, #3]
 8005682:	6879      	ldr	r1, [r7, #4]
 8005684:	4613      	mov	r3, r2
 8005686:	011b      	lsls	r3, r3, #4
 8005688:	1a9b      	subs	r3, r3, r2
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	440b      	add	r3, r1
 800568e:	334d      	adds	r3, #77	@ 0x4d
 8005690:	2202      	movs	r2, #2
 8005692:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005694:	78fa      	ldrb	r2, [r7, #3]
 8005696:	6879      	ldr	r1, [r7, #4]
 8005698:	4613      	mov	r3, r2
 800569a:	011b      	lsls	r3, r3, #4
 800569c:	1a9b      	subs	r3, r3, r2
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	440b      	add	r3, r1
 80056a2:	3344      	adds	r3, #68	@ 0x44
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	1c59      	adds	r1, r3, #1
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	4613      	mov	r3, r2
 80056ac:	011b      	lsls	r3, r3, #4
 80056ae:	1a9b      	subs	r3, r3, r2
 80056b0:	009b      	lsls	r3, r3, #2
 80056b2:	4403      	add	r3, r0
 80056b4:	3344      	adds	r3, #68	@ 0x44
 80056b6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80056b8:	78fa      	ldrb	r2, [r7, #3]
 80056ba:	6879      	ldr	r1, [r7, #4]
 80056bc:	4613      	mov	r3, r2
 80056be:	011b      	lsls	r3, r3, #4
 80056c0:	1a9b      	subs	r3, r3, r2
 80056c2:	009b      	lsls	r3, r3, #2
 80056c4:	440b      	add	r3, r1
 80056c6:	3344      	adds	r3, #68	@ 0x44
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d914      	bls.n	80056f8 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80056ce:	78fa      	ldrb	r2, [r7, #3]
 80056d0:	6879      	ldr	r1, [r7, #4]
 80056d2:	4613      	mov	r3, r2
 80056d4:	011b      	lsls	r3, r3, #4
 80056d6:	1a9b      	subs	r3, r3, r2
 80056d8:	009b      	lsls	r3, r3, #2
 80056da:	440b      	add	r3, r1
 80056dc:	3344      	adds	r3, #68	@ 0x44
 80056de:	2200      	movs	r2, #0
 80056e0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80056e2:	78fa      	ldrb	r2, [r7, #3]
 80056e4:	6879      	ldr	r1, [r7, #4]
 80056e6:	4613      	mov	r3, r2
 80056e8:	011b      	lsls	r3, r3, #4
 80056ea:	1a9b      	subs	r3, r3, r2
 80056ec:	009b      	lsls	r3, r3, #2
 80056ee:	440b      	add	r3, r1
 80056f0:	334c      	adds	r3, #76	@ 0x4c
 80056f2:	2204      	movs	r2, #4
 80056f4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80056f6:	e022      	b.n	800573e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80056f8:	78fa      	ldrb	r2, [r7, #3]
 80056fa:	6879      	ldr	r1, [r7, #4]
 80056fc:	4613      	mov	r3, r2
 80056fe:	011b      	lsls	r3, r3, #4
 8005700:	1a9b      	subs	r3, r3, r2
 8005702:	009b      	lsls	r3, r3, #2
 8005704:	440b      	add	r3, r1
 8005706:	334c      	adds	r3, #76	@ 0x4c
 8005708:	2202      	movs	r2, #2
 800570a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800570c:	78fb      	ldrb	r3, [r7, #3]
 800570e:	015a      	lsls	r2, r3, #5
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	4413      	add	r3, r2
 8005714:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005722:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800572a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800572c:	78fb      	ldrb	r3, [r7, #3]
 800572e:	015a      	lsls	r2, r3, #5
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	4413      	add	r3, r2
 8005734:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005738:	461a      	mov	r2, r3
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800573e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005740:	78fa      	ldrb	r2, [r7, #3]
 8005742:	6879      	ldr	r1, [r7, #4]
 8005744:	4613      	mov	r3, r2
 8005746:	011b      	lsls	r3, r3, #4
 8005748:	1a9b      	subs	r3, r3, r2
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	440b      	add	r3, r1
 800574e:	334c      	adds	r3, #76	@ 0x4c
 8005750:	781a      	ldrb	r2, [r3, #0]
 8005752:	78fb      	ldrb	r3, [r7, #3]
 8005754:	4619      	mov	r1, r3
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f00c f944 	bl	80119e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 800575c:	e002      	b.n	8005764 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800575e:	bf00      	nop
 8005760:	e000      	b.n	8005764 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8005762:	bf00      	nop
  }
}
 8005764:	3718      	adds	r7, #24
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}

0800576a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800576a:	b580      	push	{r7, lr}
 800576c:	b08a      	sub	sp, #40	@ 0x28
 800576e:	af00      	add	r7, sp, #0
 8005770:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	6a1b      	ldr	r3, [r3, #32]
 8005782:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	f003 030f 	and.w	r3, r3, #15
 800578a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	0c5b      	lsrs	r3, r3, #17
 8005790:	f003 030f 	and.w	r3, r3, #15
 8005794:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	091b      	lsrs	r3, r3, #4
 800579a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800579e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	2b02      	cmp	r3, #2
 80057a4:	d004      	beq.n	80057b0 <HCD_RXQLVL_IRQHandler+0x46>
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	2b05      	cmp	r3, #5
 80057aa:	f000 80b6 	beq.w	800591a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80057ae:	e0b7      	b.n	8005920 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	f000 80b3 	beq.w	800591e <HCD_RXQLVL_IRQHandler+0x1b4>
 80057b8:	6879      	ldr	r1, [r7, #4]
 80057ba:	69ba      	ldr	r2, [r7, #24]
 80057bc:	4613      	mov	r3, r2
 80057be:	011b      	lsls	r3, r3, #4
 80057c0:	1a9b      	subs	r3, r3, r2
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	440b      	add	r3, r1
 80057c6:	332c      	adds	r3, #44	@ 0x2c
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	f000 80a7 	beq.w	800591e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80057d0:	6879      	ldr	r1, [r7, #4]
 80057d2:	69ba      	ldr	r2, [r7, #24]
 80057d4:	4613      	mov	r3, r2
 80057d6:	011b      	lsls	r3, r3, #4
 80057d8:	1a9b      	subs	r3, r3, r2
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	440b      	add	r3, r1
 80057de:	3338      	adds	r3, #56	@ 0x38
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	18d1      	adds	r1, r2, r3
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	69ba      	ldr	r2, [r7, #24]
 80057ea:	4613      	mov	r3, r2
 80057ec:	011b      	lsls	r3, r3, #4
 80057ee:	1a9b      	subs	r3, r3, r2
 80057f0:	009b      	lsls	r3, r3, #2
 80057f2:	4403      	add	r3, r0
 80057f4:	3334      	adds	r3, #52	@ 0x34
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4299      	cmp	r1, r3
 80057fa:	f200 8083 	bhi.w	8005904 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6818      	ldr	r0, [r3, #0]
 8005802:	6879      	ldr	r1, [r7, #4]
 8005804:	69ba      	ldr	r2, [r7, #24]
 8005806:	4613      	mov	r3, r2
 8005808:	011b      	lsls	r3, r3, #4
 800580a:	1a9b      	subs	r3, r3, r2
 800580c:	009b      	lsls	r3, r3, #2
 800580e:	440b      	add	r3, r1
 8005810:	332c      	adds	r3, #44	@ 0x2c
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	693a      	ldr	r2, [r7, #16]
 8005816:	b292      	uxth	r2, r2
 8005818:	4619      	mov	r1, r3
 800581a:	f003 ff6f 	bl	80096fc <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800581e:	6879      	ldr	r1, [r7, #4]
 8005820:	69ba      	ldr	r2, [r7, #24]
 8005822:	4613      	mov	r3, r2
 8005824:	011b      	lsls	r3, r3, #4
 8005826:	1a9b      	subs	r3, r3, r2
 8005828:	009b      	lsls	r3, r3, #2
 800582a:	440b      	add	r3, r1
 800582c:	332c      	adds	r3, #44	@ 0x2c
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	18d1      	adds	r1, r2, r3
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	69ba      	ldr	r2, [r7, #24]
 8005838:	4613      	mov	r3, r2
 800583a:	011b      	lsls	r3, r3, #4
 800583c:	1a9b      	subs	r3, r3, r2
 800583e:	009b      	lsls	r3, r3, #2
 8005840:	4403      	add	r3, r0
 8005842:	332c      	adds	r3, #44	@ 0x2c
 8005844:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8005846:	6879      	ldr	r1, [r7, #4]
 8005848:	69ba      	ldr	r2, [r7, #24]
 800584a:	4613      	mov	r3, r2
 800584c:	011b      	lsls	r3, r3, #4
 800584e:	1a9b      	subs	r3, r3, r2
 8005850:	009b      	lsls	r3, r3, #2
 8005852:	440b      	add	r3, r1
 8005854:	3338      	adds	r3, #56	@ 0x38
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	18d1      	adds	r1, r2, r3
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	69ba      	ldr	r2, [r7, #24]
 8005860:	4613      	mov	r3, r2
 8005862:	011b      	lsls	r3, r3, #4
 8005864:	1a9b      	subs	r3, r3, r2
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	4403      	add	r3, r0
 800586a:	3338      	adds	r3, #56	@ 0x38
 800586c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800586e:	69bb      	ldr	r3, [r7, #24]
 8005870:	015a      	lsls	r2, r3, #5
 8005872:	6a3b      	ldr	r3, [r7, #32]
 8005874:	4413      	add	r3, r2
 8005876:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800587a:	691b      	ldr	r3, [r3, #16]
 800587c:	0cdb      	lsrs	r3, r3, #19
 800587e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005882:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005884:	6879      	ldr	r1, [r7, #4]
 8005886:	69ba      	ldr	r2, [r7, #24]
 8005888:	4613      	mov	r3, r2
 800588a:	011b      	lsls	r3, r3, #4
 800588c:	1a9b      	subs	r3, r3, r2
 800588e:	009b      	lsls	r3, r3, #2
 8005890:	440b      	add	r3, r1
 8005892:	3328      	adds	r3, #40	@ 0x28
 8005894:	881b      	ldrh	r3, [r3, #0]
 8005896:	461a      	mov	r2, r3
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	4293      	cmp	r3, r2
 800589c:	d13f      	bne.n	800591e <HCD_RXQLVL_IRQHandler+0x1b4>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d03c      	beq.n	800591e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80058a4:	69bb      	ldr	r3, [r7, #24]
 80058a6:	015a      	lsls	r2, r3, #5
 80058a8:	6a3b      	ldr	r3, [r7, #32]
 80058aa:	4413      	add	r3, r2
 80058ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80058ba:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80058c2:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80058c4:	69bb      	ldr	r3, [r7, #24]
 80058c6:	015a      	lsls	r2, r3, #5
 80058c8:	6a3b      	ldr	r3, [r7, #32]
 80058ca:	4413      	add	r3, r2
 80058cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80058d0:	461a      	mov	r2, r3
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80058d6:	6879      	ldr	r1, [r7, #4]
 80058d8:	69ba      	ldr	r2, [r7, #24]
 80058da:	4613      	mov	r3, r2
 80058dc:	011b      	lsls	r3, r3, #4
 80058de:	1a9b      	subs	r3, r3, r2
 80058e0:	009b      	lsls	r3, r3, #2
 80058e2:	440b      	add	r3, r1
 80058e4:	333c      	adds	r3, #60	@ 0x3c
 80058e6:	781b      	ldrb	r3, [r3, #0]
 80058e8:	f083 0301 	eor.w	r3, r3, #1
 80058ec:	b2d8      	uxtb	r0, r3
 80058ee:	6879      	ldr	r1, [r7, #4]
 80058f0:	69ba      	ldr	r2, [r7, #24]
 80058f2:	4613      	mov	r3, r2
 80058f4:	011b      	lsls	r3, r3, #4
 80058f6:	1a9b      	subs	r3, r3, r2
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	440b      	add	r3, r1
 80058fc:	333c      	adds	r3, #60	@ 0x3c
 80058fe:	4602      	mov	r2, r0
 8005900:	701a      	strb	r2, [r3, #0]
      break;
 8005902:	e00c      	b.n	800591e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005904:	6879      	ldr	r1, [r7, #4]
 8005906:	69ba      	ldr	r2, [r7, #24]
 8005908:	4613      	mov	r3, r2
 800590a:	011b      	lsls	r3, r3, #4
 800590c:	1a9b      	subs	r3, r3, r2
 800590e:	009b      	lsls	r3, r3, #2
 8005910:	440b      	add	r3, r1
 8005912:	334c      	adds	r3, #76	@ 0x4c
 8005914:	2204      	movs	r2, #4
 8005916:	701a      	strb	r2, [r3, #0]
      break;
 8005918:	e001      	b.n	800591e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800591a:	bf00      	nop
 800591c:	e000      	b.n	8005920 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800591e:	bf00      	nop
  }
}
 8005920:	bf00      	nop
 8005922:	3728      	adds	r7, #40	@ 0x28
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}

08005928 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b086      	sub	sp, #24
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005954:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f003 0302 	and.w	r3, r3, #2
 800595c:	2b02      	cmp	r3, #2
 800595e:	d10b      	bne.n	8005978 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f003 0301 	and.w	r3, r3, #1
 8005966:	2b01      	cmp	r3, #1
 8005968:	d102      	bne.n	8005970 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f00c f81e 	bl	80119ac <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	f043 0302 	orr.w	r3, r3, #2
 8005976:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f003 0308 	and.w	r3, r3, #8
 800597e:	2b08      	cmp	r3, #8
 8005980:	d132      	bne.n	80059e8 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	f043 0308 	orr.w	r3, r3, #8
 8005988:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	f003 0304 	and.w	r3, r3, #4
 8005990:	2b04      	cmp	r3, #4
 8005992:	d126      	bne.n	80059e2 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	7a5b      	ldrb	r3, [r3, #9]
 8005998:	2b02      	cmp	r3, #2
 800599a:	d113      	bne.n	80059c4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80059a2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80059a6:	d106      	bne.n	80059b6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2102      	movs	r1, #2
 80059ae:	4618      	mov	r0, r3
 80059b0:	f004 f83a 	bl	8009a28 <USB_InitFSLSPClkSel>
 80059b4:	e011      	b.n	80059da <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	2101      	movs	r1, #1
 80059bc:	4618      	mov	r0, r3
 80059be:	f004 f833 	bl	8009a28 <USB_InitFSLSPClkSel>
 80059c2:	e00a      	b.n	80059da <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	79db      	ldrb	r3, [r3, #7]
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d106      	bne.n	80059da <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80059d2:	461a      	mov	r2, r3
 80059d4:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80059d8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f00c f810 	bl	8011a00 <HAL_HCD_PortEnabled_Callback>
 80059e0:	e002      	b.n	80059e8 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f00c f81a 	bl	8011a1c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f003 0320 	and.w	r3, r3, #32
 80059ee:	2b20      	cmp	r3, #32
 80059f0:	d103      	bne.n	80059fa <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	f043 0320 	orr.w	r3, r3, #32
 80059f8:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005a00:	461a      	mov	r2, r3
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	6013      	str	r3, [r2, #0]
}
 8005a06:	bf00      	nop
 8005a08:	3718      	adds	r7, #24
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
	...

08005a10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d101      	bne.n	8005a22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e12b      	b.n	8005c7a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d106      	bne.n	8005a3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f7fc fdcc 	bl	80025d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2224      	movs	r2, #36	@ 0x24
 8005a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f022 0201 	bic.w	r2, r2, #1
 8005a52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005a72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005a74:	f002 f8d6 	bl	8007c24 <HAL_RCC_GetPCLK1Freq>
 8005a78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	4a81      	ldr	r2, [pc, #516]	@ (8005c84 <HAL_I2C_Init+0x274>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d807      	bhi.n	8005a94 <HAL_I2C_Init+0x84>
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	4a80      	ldr	r2, [pc, #512]	@ (8005c88 <HAL_I2C_Init+0x278>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	bf94      	ite	ls
 8005a8c:	2301      	movls	r3, #1
 8005a8e:	2300      	movhi	r3, #0
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	e006      	b.n	8005aa2 <HAL_I2C_Init+0x92>
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	4a7d      	ldr	r2, [pc, #500]	@ (8005c8c <HAL_I2C_Init+0x27c>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	bf94      	ite	ls
 8005a9c:	2301      	movls	r3, #1
 8005a9e:	2300      	movhi	r3, #0
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d001      	beq.n	8005aaa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	e0e7      	b.n	8005c7a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	4a78      	ldr	r2, [pc, #480]	@ (8005c90 <HAL_I2C_Init+0x280>)
 8005aae:	fba2 2303 	umull	r2, r3, r2, r3
 8005ab2:	0c9b      	lsrs	r3, r3, #18
 8005ab4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	68ba      	ldr	r2, [r7, #8]
 8005ac6:	430a      	orrs	r2, r1
 8005ac8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	6a1b      	ldr	r3, [r3, #32]
 8005ad0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	4a6a      	ldr	r2, [pc, #424]	@ (8005c84 <HAL_I2C_Init+0x274>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d802      	bhi.n	8005ae4 <HAL_I2C_Init+0xd4>
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	3301      	adds	r3, #1
 8005ae2:	e009      	b.n	8005af8 <HAL_I2C_Init+0xe8>
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005aea:	fb02 f303 	mul.w	r3, r2, r3
 8005aee:	4a69      	ldr	r2, [pc, #420]	@ (8005c94 <HAL_I2C_Init+0x284>)
 8005af0:	fba2 2303 	umull	r2, r3, r2, r3
 8005af4:	099b      	lsrs	r3, r3, #6
 8005af6:	3301      	adds	r3, #1
 8005af8:	687a      	ldr	r2, [r7, #4]
 8005afa:	6812      	ldr	r2, [r2, #0]
 8005afc:	430b      	orrs	r3, r1
 8005afe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	69db      	ldr	r3, [r3, #28]
 8005b06:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005b0a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	495c      	ldr	r1, [pc, #368]	@ (8005c84 <HAL_I2C_Init+0x274>)
 8005b14:	428b      	cmp	r3, r1
 8005b16:	d819      	bhi.n	8005b4c <HAL_I2C_Init+0x13c>
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	1e59      	subs	r1, r3, #1
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	005b      	lsls	r3, r3, #1
 8005b22:	fbb1 f3f3 	udiv	r3, r1, r3
 8005b26:	1c59      	adds	r1, r3, #1
 8005b28:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005b2c:	400b      	ands	r3, r1
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00a      	beq.n	8005b48 <HAL_I2C_Init+0x138>
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	1e59      	subs	r1, r3, #1
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	005b      	lsls	r3, r3, #1
 8005b3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005b40:	3301      	adds	r3, #1
 8005b42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b46:	e051      	b.n	8005bec <HAL_I2C_Init+0x1dc>
 8005b48:	2304      	movs	r3, #4
 8005b4a:	e04f      	b.n	8005bec <HAL_I2C_Init+0x1dc>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d111      	bne.n	8005b78 <HAL_I2C_Init+0x168>
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	1e58      	subs	r0, r3, #1
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6859      	ldr	r1, [r3, #4]
 8005b5c:	460b      	mov	r3, r1
 8005b5e:	005b      	lsls	r3, r3, #1
 8005b60:	440b      	add	r3, r1
 8005b62:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b66:	3301      	adds	r3, #1
 8005b68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	bf0c      	ite	eq
 8005b70:	2301      	moveq	r3, #1
 8005b72:	2300      	movne	r3, #0
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	e012      	b.n	8005b9e <HAL_I2C_Init+0x18e>
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	1e58      	subs	r0, r3, #1
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6859      	ldr	r1, [r3, #4]
 8005b80:	460b      	mov	r3, r1
 8005b82:	009b      	lsls	r3, r3, #2
 8005b84:	440b      	add	r3, r1
 8005b86:	0099      	lsls	r1, r3, #2
 8005b88:	440b      	add	r3, r1
 8005b8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b8e:	3301      	adds	r3, #1
 8005b90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	bf0c      	ite	eq
 8005b98:	2301      	moveq	r3, #1
 8005b9a:	2300      	movne	r3, #0
 8005b9c:	b2db      	uxtb	r3, r3
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d001      	beq.n	8005ba6 <HAL_I2C_Init+0x196>
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e022      	b.n	8005bec <HAL_I2C_Init+0x1dc>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d10e      	bne.n	8005bcc <HAL_I2C_Init+0x1bc>
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	1e58      	subs	r0, r3, #1
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6859      	ldr	r1, [r3, #4]
 8005bb6:	460b      	mov	r3, r1
 8005bb8:	005b      	lsls	r3, r3, #1
 8005bba:	440b      	add	r3, r1
 8005bbc:	fbb0 f3f3 	udiv	r3, r0, r3
 8005bc0:	3301      	adds	r3, #1
 8005bc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005bca:	e00f      	b.n	8005bec <HAL_I2C_Init+0x1dc>
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	1e58      	subs	r0, r3, #1
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6859      	ldr	r1, [r3, #4]
 8005bd4:	460b      	mov	r3, r1
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	440b      	add	r3, r1
 8005bda:	0099      	lsls	r1, r3, #2
 8005bdc:	440b      	add	r3, r1
 8005bde:	fbb0 f3f3 	udiv	r3, r0, r3
 8005be2:	3301      	adds	r3, #1
 8005be4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005be8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005bec:	6879      	ldr	r1, [r7, #4]
 8005bee:	6809      	ldr	r1, [r1, #0]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	69da      	ldr	r2, [r3, #28]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6a1b      	ldr	r3, [r3, #32]
 8005c06:	431a      	orrs	r2, r3
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	430a      	orrs	r2, r1
 8005c0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005c1a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	6911      	ldr	r1, [r2, #16]
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	68d2      	ldr	r2, [r2, #12]
 8005c26:	4311      	orrs	r1, r2
 8005c28:	687a      	ldr	r2, [r7, #4]
 8005c2a:	6812      	ldr	r2, [r2, #0]
 8005c2c:	430b      	orrs	r3, r1
 8005c2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	695a      	ldr	r2, [r3, #20]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	699b      	ldr	r3, [r3, #24]
 8005c42:	431a      	orrs	r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	430a      	orrs	r2, r1
 8005c4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f042 0201 	orr.w	r2, r2, #1
 8005c5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2220      	movs	r2, #32
 8005c66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2200      	movs	r2, #0
 8005c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005c78:	2300      	movs	r3, #0
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	3710      	adds	r7, #16
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bd80      	pop	{r7, pc}
 8005c82:	bf00      	nop
 8005c84:	000186a0 	.word	0x000186a0
 8005c88:	001e847f 	.word	0x001e847f
 8005c8c:	003d08ff 	.word	0x003d08ff
 8005c90:	431bde83 	.word	0x431bde83
 8005c94:	10624dd3 	.word	0x10624dd3

08005c98 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b088      	sub	sp, #32
 8005c9c:	af02      	add	r7, sp, #8
 8005c9e:	60f8      	str	r0, [r7, #12]
 8005ca0:	607a      	str	r2, [r7, #4]
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	460b      	mov	r3, r1
 8005ca6:	817b      	strh	r3, [r7, #10]
 8005ca8:	4613      	mov	r3, r2
 8005caa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005cac:	f7fc ff9c 	bl	8002be8 <HAL_GetTick>
 8005cb0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cb8:	b2db      	uxtb	r3, r3
 8005cba:	2b20      	cmp	r3, #32
 8005cbc:	f040 80e0 	bne.w	8005e80 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	9300      	str	r3, [sp, #0]
 8005cc4:	2319      	movs	r3, #25
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	4970      	ldr	r1, [pc, #448]	@ (8005e8c <HAL_I2C_Master_Transmit+0x1f4>)
 8005cca:	68f8      	ldr	r0, [r7, #12]
 8005ccc:	f000 fc64 	bl	8006598 <I2C_WaitOnFlagUntilTimeout>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d001      	beq.n	8005cda <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005cd6:	2302      	movs	r3, #2
 8005cd8:	e0d3      	b.n	8005e82 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d101      	bne.n	8005ce8 <HAL_I2C_Master_Transmit+0x50>
 8005ce4:	2302      	movs	r3, #2
 8005ce6:	e0cc      	b.n	8005e82 <HAL_I2C_Master_Transmit+0x1ea>
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2201      	movs	r2, #1
 8005cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f003 0301 	and.w	r3, r3, #1
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d007      	beq.n	8005d0e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f042 0201 	orr.w	r2, r2, #1
 8005d0c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d1c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2221      	movs	r2, #33	@ 0x21
 8005d22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2210      	movs	r2, #16
 8005d2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2200      	movs	r2, #0
 8005d32:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	893a      	ldrh	r2, [r7, #8]
 8005d3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d44:	b29a      	uxth	r2, r3
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	4a50      	ldr	r2, [pc, #320]	@ (8005e90 <HAL_I2C_Master_Transmit+0x1f8>)
 8005d4e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005d50:	8979      	ldrh	r1, [r7, #10]
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	6a3a      	ldr	r2, [r7, #32]
 8005d56:	68f8      	ldr	r0, [r7, #12]
 8005d58:	f000 face 	bl	80062f8 <I2C_MasterRequestWrite>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d001      	beq.n	8005d66 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	e08d      	b.n	8005e82 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d66:	2300      	movs	r3, #0
 8005d68:	613b      	str	r3, [r7, #16]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	695b      	ldr	r3, [r3, #20]
 8005d70:	613b      	str	r3, [r7, #16]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	613b      	str	r3, [r7, #16]
 8005d7a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005d7c:	e066      	b.n	8005e4c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	6a39      	ldr	r1, [r7, #32]
 8005d82:	68f8      	ldr	r0, [r7, #12]
 8005d84:	f000 fd22 	bl	80067cc <I2C_WaitOnTXEFlagUntilTimeout>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d00d      	beq.n	8005daa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d92:	2b04      	cmp	r3, #4
 8005d94:	d107      	bne.n	8005da6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005da4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	e06b      	b.n	8005e82 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dae:	781a      	ldrb	r2, [r3, #0]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dba:	1c5a      	adds	r2, r3, #1
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	3b01      	subs	r3, #1
 8005dc8:	b29a      	uxth	r2, r3
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dd2:	3b01      	subs	r3, #1
 8005dd4:	b29a      	uxth	r2, r3
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	695b      	ldr	r3, [r3, #20]
 8005de0:	f003 0304 	and.w	r3, r3, #4
 8005de4:	2b04      	cmp	r3, #4
 8005de6:	d11b      	bne.n	8005e20 <HAL_I2C_Master_Transmit+0x188>
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d017      	beq.n	8005e20 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005df4:	781a      	ldrb	r2, [r3, #0]
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e00:	1c5a      	adds	r2, r3, #1
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	3b01      	subs	r3, #1
 8005e0e:	b29a      	uxth	r2, r3
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e18:	3b01      	subs	r3, #1
 8005e1a:	b29a      	uxth	r2, r3
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e20:	697a      	ldr	r2, [r7, #20]
 8005e22:	6a39      	ldr	r1, [r7, #32]
 8005e24:	68f8      	ldr	r0, [r7, #12]
 8005e26:	f000 fd19 	bl	800685c <I2C_WaitOnBTFFlagUntilTimeout>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d00d      	beq.n	8005e4c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e34:	2b04      	cmp	r3, #4
 8005e36:	d107      	bne.n	8005e48 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e46:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e01a      	b.n	8005e82 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d194      	bne.n	8005d7e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2220      	movs	r2, #32
 8005e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2200      	movs	r2, #0
 8005e78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	e000      	b.n	8005e82 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005e80:	2302      	movs	r3, #2
  }
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3718      	adds	r7, #24
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	00100002 	.word	0x00100002
 8005e90:	ffff0000 	.word	0xffff0000

08005e94 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b08c      	sub	sp, #48	@ 0x30
 8005e98:	af02      	add	r7, sp, #8
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	607a      	str	r2, [r7, #4]
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	460b      	mov	r3, r1
 8005ea2:	817b      	strh	r3, [r7, #10]
 8005ea4:	4613      	mov	r3, r2
 8005ea6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005ea8:	f7fc fe9e 	bl	8002be8 <HAL_GetTick>
 8005eac:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b20      	cmp	r3, #32
 8005eb8:	f040 8217 	bne.w	80062ea <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ebe:	9300      	str	r3, [sp, #0]
 8005ec0:	2319      	movs	r3, #25
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	497c      	ldr	r1, [pc, #496]	@ (80060b8 <HAL_I2C_Master_Receive+0x224>)
 8005ec6:	68f8      	ldr	r0, [r7, #12]
 8005ec8:	f000 fb66 	bl	8006598 <I2C_WaitOnFlagUntilTimeout>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d001      	beq.n	8005ed6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005ed2:	2302      	movs	r3, #2
 8005ed4:	e20a      	b.n	80062ec <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d101      	bne.n	8005ee4 <HAL_I2C_Master_Receive+0x50>
 8005ee0:	2302      	movs	r3, #2
 8005ee2:	e203      	b.n	80062ec <HAL_I2C_Master_Receive+0x458>
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f003 0301 	and.w	r3, r3, #1
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d007      	beq.n	8005f0a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f042 0201 	orr.w	r2, r2, #1
 8005f08:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f18:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2222      	movs	r2, #34	@ 0x22
 8005f1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2210      	movs	r2, #16
 8005f26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	687a      	ldr	r2, [r7, #4]
 8005f34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	893a      	ldrh	r2, [r7, #8]
 8005f3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f40:	b29a      	uxth	r2, r3
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	4a5c      	ldr	r2, [pc, #368]	@ (80060bc <HAL_I2C_Master_Receive+0x228>)
 8005f4a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005f4c:	8979      	ldrh	r1, [r7, #10]
 8005f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f52:	68f8      	ldr	r0, [r7, #12]
 8005f54:	f000 fa52 	bl	80063fc <I2C_MasterRequestRead>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d001      	beq.n	8005f62 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e1c4      	b.n	80062ec <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d113      	bne.n	8005f92 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	623b      	str	r3, [r7, #32]
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	695b      	ldr	r3, [r3, #20]
 8005f74:	623b      	str	r3, [r7, #32]
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	699b      	ldr	r3, [r3, #24]
 8005f7c:	623b      	str	r3, [r7, #32]
 8005f7e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f8e:	601a      	str	r2, [r3, #0]
 8005f90:	e198      	b.n	80062c4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d11b      	bne.n	8005fd2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	681a      	ldr	r2, [r3, #0]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fa8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005faa:	2300      	movs	r3, #0
 8005fac:	61fb      	str	r3, [r7, #28]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	695b      	ldr	r3, [r3, #20]
 8005fb4:	61fb      	str	r3, [r7, #28]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	699b      	ldr	r3, [r3, #24]
 8005fbc:	61fb      	str	r3, [r7, #28]
 8005fbe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fce:	601a      	str	r2, [r3, #0]
 8005fd0:	e178      	b.n	80062c4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	d11b      	bne.n	8006012 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fe8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ff8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	61bb      	str	r3, [r7, #24]
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	695b      	ldr	r3, [r3, #20]
 8006004:	61bb      	str	r3, [r7, #24]
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	699b      	ldr	r3, [r3, #24]
 800600c:	61bb      	str	r3, [r7, #24]
 800600e:	69bb      	ldr	r3, [r7, #24]
 8006010:	e158      	b.n	80062c4 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006020:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006022:	2300      	movs	r3, #0
 8006024:	617b      	str	r3, [r7, #20]
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	695b      	ldr	r3, [r3, #20]
 800602c:	617b      	str	r3, [r7, #20]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	699b      	ldr	r3, [r3, #24]
 8006034:	617b      	str	r3, [r7, #20]
 8006036:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006038:	e144      	b.n	80062c4 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800603e:	2b03      	cmp	r3, #3
 8006040:	f200 80f1 	bhi.w	8006226 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006048:	2b01      	cmp	r3, #1
 800604a:	d123      	bne.n	8006094 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800604c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800604e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006050:	68f8      	ldr	r0, [r7, #12]
 8006052:	f000 fc4b 	bl	80068ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8006056:	4603      	mov	r3, r0
 8006058:	2b00      	cmp	r3, #0
 800605a:	d001      	beq.n	8006060 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e145      	b.n	80062ec <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	691a      	ldr	r2, [r3, #16]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800606a:	b2d2      	uxtb	r2, r2
 800606c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006072:	1c5a      	adds	r2, r3, #1
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800607c:	3b01      	subs	r3, #1
 800607e:	b29a      	uxth	r2, r3
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006088:	b29b      	uxth	r3, r3
 800608a:	3b01      	subs	r3, #1
 800608c:	b29a      	uxth	r2, r3
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006092:	e117      	b.n	80062c4 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006098:	2b02      	cmp	r3, #2
 800609a:	d14e      	bne.n	800613a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800609c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609e:	9300      	str	r3, [sp, #0]
 80060a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060a2:	2200      	movs	r2, #0
 80060a4:	4906      	ldr	r1, [pc, #24]	@ (80060c0 <HAL_I2C_Master_Receive+0x22c>)
 80060a6:	68f8      	ldr	r0, [r7, #12]
 80060a8:	f000 fa76 	bl	8006598 <I2C_WaitOnFlagUntilTimeout>
 80060ac:	4603      	mov	r3, r0
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d008      	beq.n	80060c4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80060b2:	2301      	movs	r3, #1
 80060b4:	e11a      	b.n	80062ec <HAL_I2C_Master_Receive+0x458>
 80060b6:	bf00      	nop
 80060b8:	00100002 	.word	0x00100002
 80060bc:	ffff0000 	.word	0xffff0000
 80060c0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	681a      	ldr	r2, [r3, #0]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	691a      	ldr	r2, [r3, #16]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060de:	b2d2      	uxtb	r2, r2
 80060e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e6:	1c5a      	adds	r2, r3, #1
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060f0:	3b01      	subs	r3, #1
 80060f2:	b29a      	uxth	r2, r3
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060fc:	b29b      	uxth	r3, r3
 80060fe:	3b01      	subs	r3, #1
 8006100:	b29a      	uxth	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	691a      	ldr	r2, [r3, #16]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006110:	b2d2      	uxtb	r2, r2
 8006112:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006118:	1c5a      	adds	r2, r3, #1
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006122:	3b01      	subs	r3, #1
 8006124:	b29a      	uxth	r2, r3
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800612e:	b29b      	uxth	r3, r3
 8006130:	3b01      	subs	r3, #1
 8006132:	b29a      	uxth	r2, r3
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006138:	e0c4      	b.n	80062c4 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800613a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800613c:	9300      	str	r3, [sp, #0]
 800613e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006140:	2200      	movs	r2, #0
 8006142:	496c      	ldr	r1, [pc, #432]	@ (80062f4 <HAL_I2C_Master_Receive+0x460>)
 8006144:	68f8      	ldr	r0, [r7, #12]
 8006146:	f000 fa27 	bl	8006598 <I2C_WaitOnFlagUntilTimeout>
 800614a:	4603      	mov	r3, r0
 800614c:	2b00      	cmp	r3, #0
 800614e:	d001      	beq.n	8006154 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	e0cb      	b.n	80062ec <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006162:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	691a      	ldr	r2, [r3, #16]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800616e:	b2d2      	uxtb	r2, r2
 8006170:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006176:	1c5a      	adds	r2, r3, #1
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006180:	3b01      	subs	r3, #1
 8006182:	b29a      	uxth	r2, r3
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800618c:	b29b      	uxth	r3, r3
 800618e:	3b01      	subs	r3, #1
 8006190:	b29a      	uxth	r2, r3
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006198:	9300      	str	r3, [sp, #0]
 800619a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800619c:	2200      	movs	r2, #0
 800619e:	4955      	ldr	r1, [pc, #340]	@ (80062f4 <HAL_I2C_Master_Receive+0x460>)
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f000 f9f9 	bl	8006598 <I2C_WaitOnFlagUntilTimeout>
 80061a6:	4603      	mov	r3, r0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d001      	beq.n	80061b0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80061ac:	2301      	movs	r3, #1
 80061ae:	e09d      	b.n	80062ec <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	691a      	ldr	r2, [r3, #16]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ca:	b2d2      	uxtb	r2, r2
 80061cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061d2:	1c5a      	adds	r2, r3, #1
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061dc:	3b01      	subs	r3, #1
 80061de:	b29a      	uxth	r2, r3
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	3b01      	subs	r3, #1
 80061ec:	b29a      	uxth	r2, r3
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	691a      	ldr	r2, [r3, #16]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061fc:	b2d2      	uxtb	r2, r2
 80061fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006204:	1c5a      	adds	r2, r3, #1
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800620e:	3b01      	subs	r3, #1
 8006210:	b29a      	uxth	r2, r3
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800621a:	b29b      	uxth	r3, r3
 800621c:	3b01      	subs	r3, #1
 800621e:	b29a      	uxth	r2, r3
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006224:	e04e      	b.n	80062c4 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006226:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006228:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800622a:	68f8      	ldr	r0, [r7, #12]
 800622c:	f000 fb5e 	bl	80068ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8006230:	4603      	mov	r3, r0
 8006232:	2b00      	cmp	r3, #0
 8006234:	d001      	beq.n	800623a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	e058      	b.n	80062ec <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	691a      	ldr	r2, [r3, #16]
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006244:	b2d2      	uxtb	r2, r2
 8006246:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800624c:	1c5a      	adds	r2, r3, #1
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006256:	3b01      	subs	r3, #1
 8006258:	b29a      	uxth	r2, r3
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006262:	b29b      	uxth	r3, r3
 8006264:	3b01      	subs	r3, #1
 8006266:	b29a      	uxth	r2, r3
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	695b      	ldr	r3, [r3, #20]
 8006272:	f003 0304 	and.w	r3, r3, #4
 8006276:	2b04      	cmp	r3, #4
 8006278:	d124      	bne.n	80062c4 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800627e:	2b03      	cmp	r3, #3
 8006280:	d107      	bne.n	8006292 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006290:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	691a      	ldr	r2, [r3, #16]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800629c:	b2d2      	uxtb	r2, r2
 800629e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062a4:	1c5a      	adds	r2, r3, #1
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062ae:	3b01      	subs	r3, #1
 80062b0:	b29a      	uxth	r2, r3
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	3b01      	subs	r3, #1
 80062be:	b29a      	uxth	r2, r3
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	f47f aeb6 	bne.w	800603a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2220      	movs	r2, #32
 80062d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2200      	movs	r2, #0
 80062da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2200      	movs	r2, #0
 80062e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80062e6:	2300      	movs	r3, #0
 80062e8:	e000      	b.n	80062ec <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80062ea:	2302      	movs	r3, #2
  }
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3728      	adds	r7, #40	@ 0x28
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	00010004 	.word	0x00010004

080062f8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b088      	sub	sp, #32
 80062fc:	af02      	add	r7, sp, #8
 80062fe:	60f8      	str	r0, [r7, #12]
 8006300:	607a      	str	r2, [r7, #4]
 8006302:	603b      	str	r3, [r7, #0]
 8006304:	460b      	mov	r3, r1
 8006306:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800630c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	2b08      	cmp	r3, #8
 8006312:	d006      	beq.n	8006322 <I2C_MasterRequestWrite+0x2a>
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	2b01      	cmp	r3, #1
 8006318:	d003      	beq.n	8006322 <I2C_MasterRequestWrite+0x2a>
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006320:	d108      	bne.n	8006334 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006330:	601a      	str	r2, [r3, #0]
 8006332:	e00b      	b.n	800634c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006338:	2b12      	cmp	r3, #18
 800633a:	d107      	bne.n	800634c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	681a      	ldr	r2, [r3, #0]
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800634a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	9300      	str	r3, [sp, #0]
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2200      	movs	r2, #0
 8006354:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006358:	68f8      	ldr	r0, [r7, #12]
 800635a:	f000 f91d 	bl	8006598 <I2C_WaitOnFlagUntilTimeout>
 800635e:	4603      	mov	r3, r0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d00d      	beq.n	8006380 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800636e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006372:	d103      	bne.n	800637c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800637a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800637c:	2303      	movs	r3, #3
 800637e:	e035      	b.n	80063ec <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	691b      	ldr	r3, [r3, #16]
 8006384:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006388:	d108      	bne.n	800639c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800638a:	897b      	ldrh	r3, [r7, #10]
 800638c:	b2db      	uxtb	r3, r3
 800638e:	461a      	mov	r2, r3
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006398:	611a      	str	r2, [r3, #16]
 800639a:	e01b      	b.n	80063d4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800639c:	897b      	ldrh	r3, [r7, #10]
 800639e:	11db      	asrs	r3, r3, #7
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	f003 0306 	and.w	r3, r3, #6
 80063a6:	b2db      	uxtb	r3, r3
 80063a8:	f063 030f 	orn	r3, r3, #15
 80063ac:	b2da      	uxtb	r2, r3
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	687a      	ldr	r2, [r7, #4]
 80063b8:	490e      	ldr	r1, [pc, #56]	@ (80063f4 <I2C_MasterRequestWrite+0xfc>)
 80063ba:	68f8      	ldr	r0, [r7, #12]
 80063bc:	f000 f966 	bl	800668c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80063c0:	4603      	mov	r3, r0
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d001      	beq.n	80063ca <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80063c6:	2301      	movs	r3, #1
 80063c8:	e010      	b.n	80063ec <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80063ca:	897b      	ldrh	r3, [r7, #10]
 80063cc:	b2da      	uxtb	r2, r3
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	687a      	ldr	r2, [r7, #4]
 80063d8:	4907      	ldr	r1, [pc, #28]	@ (80063f8 <I2C_MasterRequestWrite+0x100>)
 80063da:	68f8      	ldr	r0, [r7, #12]
 80063dc:	f000 f956 	bl	800668c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80063e0:	4603      	mov	r3, r0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d001      	beq.n	80063ea <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e000      	b.n	80063ec <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80063ea:	2300      	movs	r3, #0
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3718      	adds	r7, #24
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}
 80063f4:	00010008 	.word	0x00010008
 80063f8:	00010002 	.word	0x00010002

080063fc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b088      	sub	sp, #32
 8006400:	af02      	add	r7, sp, #8
 8006402:	60f8      	str	r0, [r7, #12]
 8006404:	607a      	str	r2, [r7, #4]
 8006406:	603b      	str	r3, [r7, #0]
 8006408:	460b      	mov	r3, r1
 800640a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006410:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006420:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	2b08      	cmp	r3, #8
 8006426:	d006      	beq.n	8006436 <I2C_MasterRequestRead+0x3a>
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	2b01      	cmp	r3, #1
 800642c:	d003      	beq.n	8006436 <I2C_MasterRequestRead+0x3a>
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006434:	d108      	bne.n	8006448 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006444:	601a      	str	r2, [r3, #0]
 8006446:	e00b      	b.n	8006460 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800644c:	2b11      	cmp	r3, #17
 800644e:	d107      	bne.n	8006460 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800645e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	9300      	str	r3, [sp, #0]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800646c:	68f8      	ldr	r0, [r7, #12]
 800646e:	f000 f893 	bl	8006598 <I2C_WaitOnFlagUntilTimeout>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d00d      	beq.n	8006494 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006482:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006486:	d103      	bne.n	8006490 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800648e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006490:	2303      	movs	r3, #3
 8006492:	e079      	b.n	8006588 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	691b      	ldr	r3, [r3, #16]
 8006498:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800649c:	d108      	bne.n	80064b0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800649e:	897b      	ldrh	r3, [r7, #10]
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	f043 0301 	orr.w	r3, r3, #1
 80064a6:	b2da      	uxtb	r2, r3
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	611a      	str	r2, [r3, #16]
 80064ae:	e05f      	b.n	8006570 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80064b0:	897b      	ldrh	r3, [r7, #10]
 80064b2:	11db      	asrs	r3, r3, #7
 80064b4:	b2db      	uxtb	r3, r3
 80064b6:	f003 0306 	and.w	r3, r3, #6
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	f063 030f 	orn	r3, r3, #15
 80064c0:	b2da      	uxtb	r2, r3
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	687a      	ldr	r2, [r7, #4]
 80064cc:	4930      	ldr	r1, [pc, #192]	@ (8006590 <I2C_MasterRequestRead+0x194>)
 80064ce:	68f8      	ldr	r0, [r7, #12]
 80064d0:	f000 f8dc 	bl	800668c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d001      	beq.n	80064de <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e054      	b.n	8006588 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80064de:	897b      	ldrh	r3, [r7, #10]
 80064e0:	b2da      	uxtb	r2, r3
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	687a      	ldr	r2, [r7, #4]
 80064ec:	4929      	ldr	r1, [pc, #164]	@ (8006594 <I2C_MasterRequestRead+0x198>)
 80064ee:	68f8      	ldr	r0, [r7, #12]
 80064f0:	f000 f8cc 	bl	800668c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80064f4:	4603      	mov	r3, r0
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d001      	beq.n	80064fe <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	e044      	b.n	8006588 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064fe:	2300      	movs	r3, #0
 8006500:	613b      	str	r3, [r7, #16]
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	695b      	ldr	r3, [r3, #20]
 8006508:	613b      	str	r3, [r7, #16]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	699b      	ldr	r3, [r3, #24]
 8006510:	613b      	str	r3, [r7, #16]
 8006512:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006522:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	9300      	str	r3, [sp, #0]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006530:	68f8      	ldr	r0, [r7, #12]
 8006532:	f000 f831 	bl	8006598 <I2C_WaitOnFlagUntilTimeout>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d00d      	beq.n	8006558 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006546:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800654a:	d103      	bne.n	8006554 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006552:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8006554:	2303      	movs	r3, #3
 8006556:	e017      	b.n	8006588 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006558:	897b      	ldrh	r3, [r7, #10]
 800655a:	11db      	asrs	r3, r3, #7
 800655c:	b2db      	uxtb	r3, r3
 800655e:	f003 0306 	and.w	r3, r3, #6
 8006562:	b2db      	uxtb	r3, r3
 8006564:	f063 030e 	orn	r3, r3, #14
 8006568:	b2da      	uxtb	r2, r3
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	4907      	ldr	r1, [pc, #28]	@ (8006594 <I2C_MasterRequestRead+0x198>)
 8006576:	68f8      	ldr	r0, [r7, #12]
 8006578:	f000 f888 	bl	800668c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800657c:	4603      	mov	r3, r0
 800657e:	2b00      	cmp	r3, #0
 8006580:	d001      	beq.n	8006586 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	e000      	b.n	8006588 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006586:	2300      	movs	r3, #0
}
 8006588:	4618      	mov	r0, r3
 800658a:	3718      	adds	r7, #24
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}
 8006590:	00010008 	.word	0x00010008
 8006594:	00010002 	.word	0x00010002

08006598 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b084      	sub	sp, #16
 800659c:	af00      	add	r7, sp, #0
 800659e:	60f8      	str	r0, [r7, #12]
 80065a0:	60b9      	str	r1, [r7, #8]
 80065a2:	603b      	str	r3, [r7, #0]
 80065a4:	4613      	mov	r3, r2
 80065a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80065a8:	e048      	b.n	800663c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065b0:	d044      	beq.n	800663c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065b2:	f7fc fb19 	bl	8002be8 <HAL_GetTick>
 80065b6:	4602      	mov	r2, r0
 80065b8:	69bb      	ldr	r3, [r7, #24]
 80065ba:	1ad3      	subs	r3, r2, r3
 80065bc:	683a      	ldr	r2, [r7, #0]
 80065be:	429a      	cmp	r2, r3
 80065c0:	d302      	bcc.n	80065c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d139      	bne.n	800663c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	0c1b      	lsrs	r3, r3, #16
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d10d      	bne.n	80065ee <I2C_WaitOnFlagUntilTimeout+0x56>
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	695b      	ldr	r3, [r3, #20]
 80065d8:	43da      	mvns	r2, r3
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	4013      	ands	r3, r2
 80065de:	b29b      	uxth	r3, r3
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	bf0c      	ite	eq
 80065e4:	2301      	moveq	r3, #1
 80065e6:	2300      	movne	r3, #0
 80065e8:	b2db      	uxtb	r3, r3
 80065ea:	461a      	mov	r2, r3
 80065ec:	e00c      	b.n	8006608 <I2C_WaitOnFlagUntilTimeout+0x70>
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	699b      	ldr	r3, [r3, #24]
 80065f4:	43da      	mvns	r2, r3
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	4013      	ands	r3, r2
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	bf0c      	ite	eq
 8006600:	2301      	moveq	r3, #1
 8006602:	2300      	movne	r3, #0
 8006604:	b2db      	uxtb	r3, r3
 8006606:	461a      	mov	r2, r3
 8006608:	79fb      	ldrb	r3, [r7, #7]
 800660a:	429a      	cmp	r2, r3
 800660c:	d116      	bne.n	800663c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2200      	movs	r2, #0
 8006612:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2220      	movs	r2, #32
 8006618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2200      	movs	r2, #0
 8006620:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006628:	f043 0220 	orr.w	r2, r3, #32
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2200      	movs	r2, #0
 8006634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006638:	2301      	movs	r3, #1
 800663a:	e023      	b.n	8006684 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	0c1b      	lsrs	r3, r3, #16
 8006640:	b2db      	uxtb	r3, r3
 8006642:	2b01      	cmp	r3, #1
 8006644:	d10d      	bne.n	8006662 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	695b      	ldr	r3, [r3, #20]
 800664c:	43da      	mvns	r2, r3
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	4013      	ands	r3, r2
 8006652:	b29b      	uxth	r3, r3
 8006654:	2b00      	cmp	r3, #0
 8006656:	bf0c      	ite	eq
 8006658:	2301      	moveq	r3, #1
 800665a:	2300      	movne	r3, #0
 800665c:	b2db      	uxtb	r3, r3
 800665e:	461a      	mov	r2, r3
 8006660:	e00c      	b.n	800667c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	699b      	ldr	r3, [r3, #24]
 8006668:	43da      	mvns	r2, r3
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	4013      	ands	r3, r2
 800666e:	b29b      	uxth	r3, r3
 8006670:	2b00      	cmp	r3, #0
 8006672:	bf0c      	ite	eq
 8006674:	2301      	moveq	r3, #1
 8006676:	2300      	movne	r3, #0
 8006678:	b2db      	uxtb	r3, r3
 800667a:	461a      	mov	r2, r3
 800667c:	79fb      	ldrb	r3, [r7, #7]
 800667e:	429a      	cmp	r2, r3
 8006680:	d093      	beq.n	80065aa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006682:	2300      	movs	r3, #0
}
 8006684:	4618      	mov	r0, r3
 8006686:	3710      	adds	r7, #16
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}

0800668c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b084      	sub	sp, #16
 8006690:	af00      	add	r7, sp, #0
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	607a      	str	r2, [r7, #4]
 8006698:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800669a:	e071      	b.n	8006780 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	695b      	ldr	r3, [r3, #20]
 80066a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066aa:	d123      	bne.n	80066f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80066ba:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80066c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2200      	movs	r2, #0
 80066ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2220      	movs	r2, #32
 80066d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2200      	movs	r2, #0
 80066d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066e0:	f043 0204 	orr.w	r2, r3, #4
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2200      	movs	r2, #0
 80066ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	e067      	b.n	80067c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066fa:	d041      	beq.n	8006780 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066fc:	f7fc fa74 	bl	8002be8 <HAL_GetTick>
 8006700:	4602      	mov	r2, r0
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	1ad3      	subs	r3, r2, r3
 8006706:	687a      	ldr	r2, [r7, #4]
 8006708:	429a      	cmp	r2, r3
 800670a:	d302      	bcc.n	8006712 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d136      	bne.n	8006780 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	0c1b      	lsrs	r3, r3, #16
 8006716:	b2db      	uxtb	r3, r3
 8006718:	2b01      	cmp	r3, #1
 800671a:	d10c      	bne.n	8006736 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	695b      	ldr	r3, [r3, #20]
 8006722:	43da      	mvns	r2, r3
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	4013      	ands	r3, r2
 8006728:	b29b      	uxth	r3, r3
 800672a:	2b00      	cmp	r3, #0
 800672c:	bf14      	ite	ne
 800672e:	2301      	movne	r3, #1
 8006730:	2300      	moveq	r3, #0
 8006732:	b2db      	uxtb	r3, r3
 8006734:	e00b      	b.n	800674e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	699b      	ldr	r3, [r3, #24]
 800673c:	43da      	mvns	r2, r3
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	4013      	ands	r3, r2
 8006742:	b29b      	uxth	r3, r3
 8006744:	2b00      	cmp	r3, #0
 8006746:	bf14      	ite	ne
 8006748:	2301      	movne	r3, #1
 800674a:	2300      	moveq	r3, #0
 800674c:	b2db      	uxtb	r3, r3
 800674e:	2b00      	cmp	r3, #0
 8006750:	d016      	beq.n	8006780 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2200      	movs	r2, #0
 8006756:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2220      	movs	r2, #32
 800675c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800676c:	f043 0220 	orr.w	r2, r3, #32
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2200      	movs	r2, #0
 8006778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800677c:	2301      	movs	r3, #1
 800677e:	e021      	b.n	80067c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	0c1b      	lsrs	r3, r3, #16
 8006784:	b2db      	uxtb	r3, r3
 8006786:	2b01      	cmp	r3, #1
 8006788:	d10c      	bne.n	80067a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	695b      	ldr	r3, [r3, #20]
 8006790:	43da      	mvns	r2, r3
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	4013      	ands	r3, r2
 8006796:	b29b      	uxth	r3, r3
 8006798:	2b00      	cmp	r3, #0
 800679a:	bf14      	ite	ne
 800679c:	2301      	movne	r3, #1
 800679e:	2300      	moveq	r3, #0
 80067a0:	b2db      	uxtb	r3, r3
 80067a2:	e00b      	b.n	80067bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	699b      	ldr	r3, [r3, #24]
 80067aa:	43da      	mvns	r2, r3
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	4013      	ands	r3, r2
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	bf14      	ite	ne
 80067b6:	2301      	movne	r3, #1
 80067b8:	2300      	moveq	r3, #0
 80067ba:	b2db      	uxtb	r3, r3
 80067bc:	2b00      	cmp	r3, #0
 80067be:	f47f af6d 	bne.w	800669c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80067c2:	2300      	movs	r3, #0
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3710      	adds	r7, #16
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}

080067cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	60f8      	str	r0, [r7, #12]
 80067d4:	60b9      	str	r1, [r7, #8]
 80067d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80067d8:	e034      	b.n	8006844 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80067da:	68f8      	ldr	r0, [r7, #12]
 80067dc:	f000 f8e3 	bl	80069a6 <I2C_IsAcknowledgeFailed>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d001      	beq.n	80067ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	e034      	b.n	8006854 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067f0:	d028      	beq.n	8006844 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067f2:	f7fc f9f9 	bl	8002be8 <HAL_GetTick>
 80067f6:	4602      	mov	r2, r0
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	1ad3      	subs	r3, r2, r3
 80067fc:	68ba      	ldr	r2, [r7, #8]
 80067fe:	429a      	cmp	r2, r3
 8006800:	d302      	bcc.n	8006808 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d11d      	bne.n	8006844 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	695b      	ldr	r3, [r3, #20]
 800680e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006812:	2b80      	cmp	r3, #128	@ 0x80
 8006814:	d016      	beq.n	8006844 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2200      	movs	r2, #0
 800681a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2220      	movs	r2, #32
 8006820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	2200      	movs	r2, #0
 8006828:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006830:	f043 0220 	orr.w	r2, r3, #32
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2200      	movs	r2, #0
 800683c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	e007      	b.n	8006854 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	695b      	ldr	r3, [r3, #20]
 800684a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800684e:	2b80      	cmp	r3, #128	@ 0x80
 8006850:	d1c3      	bne.n	80067da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006852:	2300      	movs	r3, #0
}
 8006854:	4618      	mov	r0, r3
 8006856:	3710      	adds	r7, #16
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}

0800685c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b084      	sub	sp, #16
 8006860:	af00      	add	r7, sp, #0
 8006862:	60f8      	str	r0, [r7, #12]
 8006864:	60b9      	str	r1, [r7, #8]
 8006866:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006868:	e034      	b.n	80068d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800686a:	68f8      	ldr	r0, [r7, #12]
 800686c:	f000 f89b 	bl	80069a6 <I2C_IsAcknowledgeFailed>
 8006870:	4603      	mov	r3, r0
 8006872:	2b00      	cmp	r3, #0
 8006874:	d001      	beq.n	800687a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e034      	b.n	80068e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006880:	d028      	beq.n	80068d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006882:	f7fc f9b1 	bl	8002be8 <HAL_GetTick>
 8006886:	4602      	mov	r2, r0
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	1ad3      	subs	r3, r2, r3
 800688c:	68ba      	ldr	r2, [r7, #8]
 800688e:	429a      	cmp	r2, r3
 8006890:	d302      	bcc.n	8006898 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d11d      	bne.n	80068d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	695b      	ldr	r3, [r3, #20]
 800689e:	f003 0304 	and.w	r3, r3, #4
 80068a2:	2b04      	cmp	r3, #4
 80068a4:	d016      	beq.n	80068d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2220      	movs	r2, #32
 80068b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2200      	movs	r2, #0
 80068b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068c0:	f043 0220 	orr.w	r2, r3, #32
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2200      	movs	r2, #0
 80068cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80068d0:	2301      	movs	r3, #1
 80068d2:	e007      	b.n	80068e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	695b      	ldr	r3, [r3, #20]
 80068da:	f003 0304 	and.w	r3, r3, #4
 80068de:	2b04      	cmp	r3, #4
 80068e0:	d1c3      	bne.n	800686a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80068e2:	2300      	movs	r3, #0
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3710      	adds	r7, #16
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}

080068ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b084      	sub	sp, #16
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	60f8      	str	r0, [r7, #12]
 80068f4:	60b9      	str	r1, [r7, #8]
 80068f6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80068f8:	e049      	b.n	800698e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	695b      	ldr	r3, [r3, #20]
 8006900:	f003 0310 	and.w	r3, r3, #16
 8006904:	2b10      	cmp	r3, #16
 8006906:	d119      	bne.n	800693c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f06f 0210 	mvn.w	r2, #16
 8006910:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2200      	movs	r2, #0
 8006916:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2220      	movs	r2, #32
 800691c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2200      	movs	r2, #0
 8006924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	2200      	movs	r2, #0
 8006934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	e030      	b.n	800699e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800693c:	f7fc f954 	bl	8002be8 <HAL_GetTick>
 8006940:	4602      	mov	r2, r0
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	1ad3      	subs	r3, r2, r3
 8006946:	68ba      	ldr	r2, [r7, #8]
 8006948:	429a      	cmp	r2, r3
 800694a:	d302      	bcc.n	8006952 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d11d      	bne.n	800698e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	695b      	ldr	r3, [r3, #20]
 8006958:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800695c:	2b40      	cmp	r3, #64	@ 0x40
 800695e:	d016      	beq.n	800698e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	2200      	movs	r2, #0
 8006964:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	2220      	movs	r2, #32
 800696a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2200      	movs	r2, #0
 8006972:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800697a:	f043 0220 	orr.w	r2, r3, #32
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2200      	movs	r2, #0
 8006986:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800698a:	2301      	movs	r3, #1
 800698c:	e007      	b.n	800699e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	695b      	ldr	r3, [r3, #20]
 8006994:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006998:	2b40      	cmp	r3, #64	@ 0x40
 800699a:	d1ae      	bne.n	80068fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800699c:	2300      	movs	r3, #0
}
 800699e:	4618      	mov	r0, r3
 80069a0:	3710      	adds	r7, #16
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}

080069a6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80069a6:	b480      	push	{r7}
 80069a8:	b083      	sub	sp, #12
 80069aa:	af00      	add	r7, sp, #0
 80069ac:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	695b      	ldr	r3, [r3, #20]
 80069b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069bc:	d11b      	bne.n	80069f6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80069c6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2200      	movs	r2, #0
 80069cc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2220      	movs	r2, #32
 80069d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2200      	movs	r2, #0
 80069da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069e2:	f043 0204 	orr.w	r2, r3, #4
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80069f2:	2301      	movs	r3, #1
 80069f4:	e000      	b.n	80069f8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80069f6:	2300      	movs	r3, #0
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	370c      	adds	r7, #12
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr

08006a04 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b088      	sub	sp, #32
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d101      	bne.n	8006a16 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8006a12:	2301      	movs	r3, #1
 8006a14:	e128      	b.n	8006c68 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a1c:	b2db      	uxtb	r3, r3
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d109      	bne.n	8006a36 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	4a90      	ldr	r2, [pc, #576]	@ (8006c70 <HAL_I2S_Init+0x26c>)
 8006a2e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f7fb fe17 	bl	8002664 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2202      	movs	r2, #2
 8006a3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	69db      	ldr	r3, [r3, #28]
 8006a44:	687a      	ldr	r2, [r7, #4]
 8006a46:	6812      	ldr	r2, [r2, #0]
 8006a48:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8006a4c:	f023 030f 	bic.w	r3, r3, #15
 8006a50:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2202      	movs	r2, #2
 8006a58:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	695b      	ldr	r3, [r3, #20]
 8006a5e:	2b02      	cmp	r3, #2
 8006a60:	d060      	beq.n	8006b24 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	68db      	ldr	r3, [r3, #12]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d102      	bne.n	8006a70 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006a6a:	2310      	movs	r3, #16
 8006a6c:	617b      	str	r3, [r7, #20]
 8006a6e:	e001      	b.n	8006a74 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8006a70:	2320      	movs	r3, #32
 8006a72:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	689b      	ldr	r3, [r3, #8]
 8006a78:	2b20      	cmp	r3, #32
 8006a7a:	d802      	bhi.n	8006a82 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	005b      	lsls	r3, r3, #1
 8006a80:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8006a82:	2001      	movs	r0, #1
 8006a84:	f001 f9c4 	bl	8007e10 <HAL_RCCEx_GetPeriphCLKFreq>
 8006a88:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	691b      	ldr	r3, [r3, #16]
 8006a8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a92:	d125      	bne.n	8006ae0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d010      	beq.n	8006abe <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	009b      	lsls	r3, r3, #2
 8006aa0:	68fa      	ldr	r2, [r7, #12]
 8006aa2:	fbb2 f2f3 	udiv	r2, r2, r3
 8006aa6:	4613      	mov	r3, r2
 8006aa8:	009b      	lsls	r3, r3, #2
 8006aaa:	4413      	add	r3, r2
 8006aac:	005b      	lsls	r3, r3, #1
 8006aae:	461a      	mov	r2, r3
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	695b      	ldr	r3, [r3, #20]
 8006ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ab8:	3305      	adds	r3, #5
 8006aba:	613b      	str	r3, [r7, #16]
 8006abc:	e01f      	b.n	8006afe <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	00db      	lsls	r3, r3, #3
 8006ac2:	68fa      	ldr	r2, [r7, #12]
 8006ac4:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ac8:	4613      	mov	r3, r2
 8006aca:	009b      	lsls	r3, r3, #2
 8006acc:	4413      	add	r3, r2
 8006ace:	005b      	lsls	r3, r3, #1
 8006ad0:	461a      	mov	r2, r3
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	695b      	ldr	r3, [r3, #20]
 8006ad6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ada:	3305      	adds	r3, #5
 8006adc:	613b      	str	r3, [r7, #16]
 8006ade:	e00e      	b.n	8006afe <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006ae0:	68fa      	ldr	r2, [r7, #12]
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ae8:	4613      	mov	r3, r2
 8006aea:	009b      	lsls	r3, r3, #2
 8006aec:	4413      	add	r3, r2
 8006aee:	005b      	lsls	r3, r3, #1
 8006af0:	461a      	mov	r2, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	695b      	ldr	r3, [r3, #20]
 8006af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006afa:	3305      	adds	r3, #5
 8006afc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	4a5c      	ldr	r2, [pc, #368]	@ (8006c74 <HAL_I2S_Init+0x270>)
 8006b02:	fba2 2303 	umull	r2, r3, r2, r3
 8006b06:	08db      	lsrs	r3, r3, #3
 8006b08:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	f003 0301 	and.w	r3, r3, #1
 8006b10:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8006b12:	693a      	ldr	r2, [r7, #16]
 8006b14:	69bb      	ldr	r3, [r7, #24]
 8006b16:	1ad3      	subs	r3, r2, r3
 8006b18:	085b      	lsrs	r3, r3, #1
 8006b1a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006b1c:	69bb      	ldr	r3, [r7, #24]
 8006b1e:	021b      	lsls	r3, r3, #8
 8006b20:	61bb      	str	r3, [r7, #24]
 8006b22:	e003      	b.n	8006b2c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006b24:	2302      	movs	r3, #2
 8006b26:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006b2c:	69fb      	ldr	r3, [r7, #28]
 8006b2e:	2b01      	cmp	r3, #1
 8006b30:	d902      	bls.n	8006b38 <HAL_I2S_Init+0x134>
 8006b32:	69fb      	ldr	r3, [r7, #28]
 8006b34:	2bff      	cmp	r3, #255	@ 0xff
 8006b36:	d907      	bls.n	8006b48 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b3c:	f043 0210 	orr.w	r2, r3, #16
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e08f      	b.n	8006c68 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	691a      	ldr	r2, [r3, #16]
 8006b4c:	69bb      	ldr	r3, [r7, #24]
 8006b4e:	ea42 0103 	orr.w	r1, r2, r3
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	69fa      	ldr	r2, [r7, #28]
 8006b58:	430a      	orrs	r2, r1
 8006b5a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	69db      	ldr	r3, [r3, #28]
 8006b62:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8006b66:	f023 030f 	bic.w	r3, r3, #15
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	6851      	ldr	r1, [r2, #4]
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	6892      	ldr	r2, [r2, #8]
 8006b72:	4311      	orrs	r1, r2
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	68d2      	ldr	r2, [r2, #12]
 8006b78:	4311      	orrs	r1, r2
 8006b7a:	687a      	ldr	r2, [r7, #4]
 8006b7c:	6992      	ldr	r2, [r2, #24]
 8006b7e:	430a      	orrs	r2, r1
 8006b80:	431a      	orrs	r2, r3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b8a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6a1b      	ldr	r3, [r3, #32]
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d161      	bne.n	8006c58 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	4a38      	ldr	r2, [pc, #224]	@ (8006c78 <HAL_I2S_Init+0x274>)
 8006b98:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4a37      	ldr	r2, [pc, #220]	@ (8006c7c <HAL_I2S_Init+0x278>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d101      	bne.n	8006ba8 <HAL_I2S_Init+0x1a4>
 8006ba4:	4b36      	ldr	r3, [pc, #216]	@ (8006c80 <HAL_I2S_Init+0x27c>)
 8006ba6:	e001      	b.n	8006bac <HAL_I2S_Init+0x1a8>
 8006ba8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006bac:	69db      	ldr	r3, [r3, #28]
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	6812      	ldr	r2, [r2, #0]
 8006bb2:	4932      	ldr	r1, [pc, #200]	@ (8006c7c <HAL_I2S_Init+0x278>)
 8006bb4:	428a      	cmp	r2, r1
 8006bb6:	d101      	bne.n	8006bbc <HAL_I2S_Init+0x1b8>
 8006bb8:	4a31      	ldr	r2, [pc, #196]	@ (8006c80 <HAL_I2S_Init+0x27c>)
 8006bba:	e001      	b.n	8006bc0 <HAL_I2S_Init+0x1bc>
 8006bbc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8006bc0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8006bc4:	f023 030f 	bic.w	r3, r3, #15
 8006bc8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a2b      	ldr	r2, [pc, #172]	@ (8006c7c <HAL_I2S_Init+0x278>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d101      	bne.n	8006bd8 <HAL_I2S_Init+0x1d4>
 8006bd4:	4b2a      	ldr	r3, [pc, #168]	@ (8006c80 <HAL_I2S_Init+0x27c>)
 8006bd6:	e001      	b.n	8006bdc <HAL_I2S_Init+0x1d8>
 8006bd8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006bdc:	2202      	movs	r2, #2
 8006bde:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4a25      	ldr	r2, [pc, #148]	@ (8006c7c <HAL_I2S_Init+0x278>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d101      	bne.n	8006bee <HAL_I2S_Init+0x1ea>
 8006bea:	4b25      	ldr	r3, [pc, #148]	@ (8006c80 <HAL_I2S_Init+0x27c>)
 8006bec:	e001      	b.n	8006bf2 <HAL_I2S_Init+0x1ee>
 8006bee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006bf2:	69db      	ldr	r3, [r3, #28]
 8006bf4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006bfe:	d003      	beq.n	8006c08 <HAL_I2S_Init+0x204>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d103      	bne.n	8006c10 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8006c08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006c0c:	613b      	str	r3, [r7, #16]
 8006c0e:	e001      	b.n	8006c14 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8006c10:	2300      	movs	r3, #0
 8006c12:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006c14:	693b      	ldr	r3, [r7, #16]
 8006c16:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	699b      	ldr	r3, [r3, #24]
 8006c30:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006c32:	4313      	orrs	r3, r2
 8006c34:	b29a      	uxth	r2, r3
 8006c36:	897b      	ldrh	r3, [r7, #10]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006c40:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a0d      	ldr	r2, [pc, #52]	@ (8006c7c <HAL_I2S_Init+0x278>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d101      	bne.n	8006c50 <HAL_I2S_Init+0x24c>
 8006c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8006c80 <HAL_I2S_Init+0x27c>)
 8006c4e:	e001      	b.n	8006c54 <HAL_I2S_Init+0x250>
 8006c50:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006c54:	897a      	ldrh	r2, [r7, #10]
 8006c56:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2201      	movs	r2, #1
 8006c62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8006c66:	2300      	movs	r3, #0
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	3720      	adds	r7, #32
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}
 8006c70:	08006d7b 	.word	0x08006d7b
 8006c74:	cccccccd 	.word	0xcccccccd
 8006c78:	08006e91 	.word	0x08006e91
 8006c7c:	40003800 	.word	0x40003800
 8006c80:	40003400 	.word	0x40003400

08006c84 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b083      	sub	sp, #12
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8006c8c:	bf00      	nop
 8006c8e:	370c      	adds	r7, #12
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b083      	sub	sp, #12
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8006ca0:	bf00      	nop
 8006ca2:	370c      	adds	r7, #12
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr

08006cac <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b083      	sub	sp, #12
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8006cb4:	bf00      	nop
 8006cb6:	370c      	adds	r7, #12
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr

08006cc0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b082      	sub	sp, #8
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ccc:	881a      	ldrh	r2, [r3, #0]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cd8:	1c9a      	adds	r2, r3, #2
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	3b01      	subs	r3, #1
 8006ce6:	b29a      	uxth	r2, r3
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d10e      	bne.n	8006d14 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	685a      	ldr	r2, [r3, #4]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006d04:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2201      	movs	r2, #1
 8006d0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f7ff ffb8 	bl	8006c84 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006d14:	bf00      	nop
 8006d16:	3708      	adds	r7, #8
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}

08006d1c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b082      	sub	sp, #8
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	68da      	ldr	r2, [r3, #12]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d2e:	b292      	uxth	r2, r2
 8006d30:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d36:	1c9a      	adds	r2, r3, #2
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	3b01      	subs	r3, #1
 8006d44:	b29a      	uxth	r2, r3
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d10e      	bne.n	8006d72 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	685a      	ldr	r2, [r3, #4]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006d62:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8006d6c:	6878      	ldr	r0, [r7, #4]
 8006d6e:	f7ff ff93 	bl	8006c98 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006d72:	bf00      	nop
 8006d74:	3708      	adds	r7, #8
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}

08006d7a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006d7a:	b580      	push	{r7, lr}
 8006d7c:	b086      	sub	sp, #24
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	2b04      	cmp	r3, #4
 8006d94:	d13a      	bne.n	8006e0c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	f003 0301 	and.w	r3, r3, #1
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d109      	bne.n	8006db4 <I2S_IRQHandler+0x3a>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006daa:	2b40      	cmp	r3, #64	@ 0x40
 8006dac:	d102      	bne.n	8006db4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f7ff ffb4 	bl	8006d1c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dba:	2b40      	cmp	r3, #64	@ 0x40
 8006dbc:	d126      	bne.n	8006e0c <I2S_IRQHandler+0x92>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	f003 0320 	and.w	r3, r3, #32
 8006dc8:	2b20      	cmp	r3, #32
 8006dca:	d11f      	bne.n	8006e0c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	685a      	ldr	r2, [r3, #4]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006dda:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006ddc:	2300      	movs	r3, #0
 8006dde:	613b      	str	r3, [r7, #16]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	68db      	ldr	r3, [r3, #12]
 8006de6:	613b      	str	r3, [r7, #16]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	613b      	str	r3, [r7, #16]
 8006df0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2201      	movs	r2, #1
 8006df6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dfe:	f043 0202 	orr.w	r2, r3, #2
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f7ff ff50 	bl	8006cac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	2b03      	cmp	r3, #3
 8006e16:	d136      	bne.n	8006e86 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	f003 0302 	and.w	r3, r3, #2
 8006e1e:	2b02      	cmp	r3, #2
 8006e20:	d109      	bne.n	8006e36 <I2S_IRQHandler+0xbc>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e2c:	2b80      	cmp	r3, #128	@ 0x80
 8006e2e:	d102      	bne.n	8006e36 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f7ff ff45 	bl	8006cc0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	f003 0308 	and.w	r3, r3, #8
 8006e3c:	2b08      	cmp	r3, #8
 8006e3e:	d122      	bne.n	8006e86 <I2S_IRQHandler+0x10c>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	f003 0320 	and.w	r3, r3, #32
 8006e4a:	2b20      	cmp	r3, #32
 8006e4c:	d11b      	bne.n	8006e86 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	685a      	ldr	r2, [r3, #4]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006e5c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006e5e:	2300      	movs	r3, #0
 8006e60:	60fb      	str	r3, [r7, #12]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	689b      	ldr	r3, [r3, #8]
 8006e68:	60fb      	str	r3, [r7, #12]
 8006e6a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e78:	f043 0204 	orr.w	r2, r3, #4
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	f7ff ff13 	bl	8006cac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006e86:	bf00      	nop
 8006e88:	3718      	adds	r7, #24
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
	...

08006e90 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b088      	sub	sp, #32
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a92      	ldr	r2, [pc, #584]	@ (80070f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d101      	bne.n	8006eae <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006eaa:	4b92      	ldr	r3, [pc, #584]	@ (80070f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006eac:	e001      	b.n	8006eb2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8006eae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a8b      	ldr	r2, [pc, #556]	@ (80070f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d101      	bne.n	8006ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006ec8:	4b8a      	ldr	r3, [pc, #552]	@ (80070f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006eca:	e001      	b.n	8006ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006ecc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006edc:	d004      	beq.n	8006ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	f040 8099 	bne.w	800701a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006ee8:	69fb      	ldr	r3, [r7, #28]
 8006eea:	f003 0302 	and.w	r3, r3, #2
 8006eee:	2b02      	cmp	r3, #2
 8006ef0:	d107      	bne.n	8006f02 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d002      	beq.n	8006f02 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f000 f925 	bl	800714c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8006f02:	69bb      	ldr	r3, [r7, #24]
 8006f04:	f003 0301 	and.w	r3, r3, #1
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d107      	bne.n	8006f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006f0c:	693b      	ldr	r3, [r7, #16]
 8006f0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d002      	beq.n	8006f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f000 f9c8 	bl	80072ac <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006f1c:	69bb      	ldr	r3, [r7, #24]
 8006f1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f22:	2b40      	cmp	r3, #64	@ 0x40
 8006f24:	d13a      	bne.n	8006f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	f003 0320 	and.w	r3, r3, #32
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d035      	beq.n	8006f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a6e      	ldr	r2, [pc, #440]	@ (80070f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d101      	bne.n	8006f3e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8006f3a:	4b6e      	ldr	r3, [pc, #440]	@ (80070f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006f3c:	e001      	b.n	8006f42 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8006f3e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006f42:	685a      	ldr	r2, [r3, #4]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4969      	ldr	r1, [pc, #420]	@ (80070f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006f4a:	428b      	cmp	r3, r1
 8006f4c:	d101      	bne.n	8006f52 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8006f4e:	4b69      	ldr	r3, [pc, #420]	@ (80070f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006f50:	e001      	b.n	8006f56 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006f52:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006f56:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006f5a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	685a      	ldr	r2, [r3, #4]
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006f6a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	60fb      	str	r3, [r7, #12]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	60fb      	str	r3, [r7, #12]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	689b      	ldr	r3, [r3, #8]
 8006f7e:	60fb      	str	r3, [r7, #12]
 8006f80:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2201      	movs	r2, #1
 8006f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f8e:	f043 0202 	orr.w	r2, r3, #2
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f7ff fe88 	bl	8006cac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006f9c:	69fb      	ldr	r3, [r7, #28]
 8006f9e:	f003 0308 	and.w	r3, r3, #8
 8006fa2:	2b08      	cmp	r3, #8
 8006fa4:	f040 80c3 	bne.w	800712e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	f003 0320 	and.w	r3, r3, #32
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	f000 80bd 	beq.w	800712e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	685a      	ldr	r2, [r3, #4]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006fc2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a49      	ldr	r2, [pc, #292]	@ (80070f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d101      	bne.n	8006fd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8006fce:	4b49      	ldr	r3, [pc, #292]	@ (80070f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006fd0:	e001      	b.n	8006fd6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8006fd2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006fd6:	685a      	ldr	r2, [r3, #4]
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4944      	ldr	r1, [pc, #272]	@ (80070f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006fde:	428b      	cmp	r3, r1
 8006fe0:	d101      	bne.n	8006fe6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006fe2:	4b44      	ldr	r3, [pc, #272]	@ (80070f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006fe4:	e001      	b.n	8006fea <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006fe6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006fea:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006fee:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	60bb      	str	r3, [r7, #8]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	689b      	ldr	r3, [r3, #8]
 8006ffa:	60bb      	str	r3, [r7, #8]
 8006ffc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2201      	movs	r2, #1
 8007002:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800700a:	f043 0204 	orr.w	r2, r3, #4
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f7ff fe4a 	bl	8006cac <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007018:	e089      	b.n	800712e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	f003 0302 	and.w	r3, r3, #2
 8007020:	2b02      	cmp	r3, #2
 8007022:	d107      	bne.n	8007034 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800702a:	2b00      	cmp	r3, #0
 800702c:	d002      	beq.n	8007034 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f000 f8be 	bl	80071b0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8007034:	69fb      	ldr	r3, [r7, #28]
 8007036:	f003 0301 	and.w	r3, r3, #1
 800703a:	2b01      	cmp	r3, #1
 800703c:	d107      	bne.n	800704e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007044:	2b00      	cmp	r3, #0
 8007046:	d002      	beq.n	800704e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f000 f8fd 	bl	8007248 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800704e:	69fb      	ldr	r3, [r7, #28]
 8007050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007054:	2b40      	cmp	r3, #64	@ 0x40
 8007056:	d12f      	bne.n	80070b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	f003 0320 	and.w	r3, r3, #32
 800705e:	2b00      	cmp	r3, #0
 8007060:	d02a      	beq.n	80070b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	685a      	ldr	r2, [r3, #4]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007070:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a1e      	ldr	r2, [pc, #120]	@ (80070f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d101      	bne.n	8007080 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800707c:	4b1d      	ldr	r3, [pc, #116]	@ (80070f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800707e:	e001      	b.n	8007084 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8007080:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007084:	685a      	ldr	r2, [r3, #4]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4919      	ldr	r1, [pc, #100]	@ (80070f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800708c:	428b      	cmp	r3, r1
 800708e:	d101      	bne.n	8007094 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8007090:	4b18      	ldr	r3, [pc, #96]	@ (80070f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007092:	e001      	b.n	8007098 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8007094:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007098:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800709c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2201      	movs	r2, #1
 80070a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070aa:	f043 0202 	orr.w	r2, r3, #2
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f7ff fdfa 	bl	8006cac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80070b8:	69bb      	ldr	r3, [r7, #24]
 80070ba:	f003 0308 	and.w	r3, r3, #8
 80070be:	2b08      	cmp	r3, #8
 80070c0:	d136      	bne.n	8007130 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	f003 0320 	and.w	r3, r3, #32
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d031      	beq.n	8007130 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a07      	ldr	r2, [pc, #28]	@ (80070f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d101      	bne.n	80070da <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80070d6:	4b07      	ldr	r3, [pc, #28]	@ (80070f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80070d8:	e001      	b.n	80070de <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80070da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80070de:	685a      	ldr	r2, [r3, #4]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4902      	ldr	r1, [pc, #8]	@ (80070f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80070e6:	428b      	cmp	r3, r1
 80070e8:	d106      	bne.n	80070f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80070ea:	4b02      	ldr	r3, [pc, #8]	@ (80070f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80070ec:	e006      	b.n	80070fc <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80070ee:	bf00      	nop
 80070f0:	40003800 	.word	0x40003800
 80070f4:	40003400 	.word	0x40003400
 80070f8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80070fc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007100:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	685a      	ldr	r2, [r3, #4]
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007110:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2201      	movs	r2, #1
 8007116:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800711e:	f043 0204 	orr.w	r2, r3, #4
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f7ff fdc0 	bl	8006cac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800712c:	e000      	b.n	8007130 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800712e:	bf00      	nop
}
 8007130:	bf00      	nop
 8007132:	3720      	adds	r7, #32
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}

08007138 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007138:	b480      	push	{r7}
 800713a:	b083      	sub	sp, #12
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8007140:	bf00      	nop
 8007142:	370c      	adds	r7, #12
 8007144:	46bd      	mov	sp, r7
 8007146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714a:	4770      	bx	lr

0800714c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b082      	sub	sp, #8
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007158:	1c99      	adds	r1, r3, #2
 800715a:	687a      	ldr	r2, [r7, #4]
 800715c:	6251      	str	r1, [r2, #36]	@ 0x24
 800715e:	881a      	ldrh	r2, [r3, #0]
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800716a:	b29b      	uxth	r3, r3
 800716c:	3b01      	subs	r3, #1
 800716e:	b29a      	uxth	r2, r3
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007178:	b29b      	uxth	r3, r3
 800717a:	2b00      	cmp	r3, #0
 800717c:	d113      	bne.n	80071a6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	685a      	ldr	r2, [r3, #4]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800718c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007192:	b29b      	uxth	r3, r3
 8007194:	2b00      	cmp	r3, #0
 8007196:	d106      	bne.n	80071a6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2201      	movs	r2, #1
 800719c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f7ff ffc9 	bl	8007138 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80071a6:	bf00      	nop
 80071a8:	3708      	adds	r7, #8
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}
	...

080071b0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b082      	sub	sp, #8
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071bc:	1c99      	adds	r1, r3, #2
 80071be:	687a      	ldr	r2, [r7, #4]
 80071c0:	6251      	str	r1, [r2, #36]	@ 0x24
 80071c2:	8819      	ldrh	r1, [r3, #0]
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a1d      	ldr	r2, [pc, #116]	@ (8007240 <I2SEx_TxISR_I2SExt+0x90>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d101      	bne.n	80071d2 <I2SEx_TxISR_I2SExt+0x22>
 80071ce:	4b1d      	ldr	r3, [pc, #116]	@ (8007244 <I2SEx_TxISR_I2SExt+0x94>)
 80071d0:	e001      	b.n	80071d6 <I2SEx_TxISR_I2SExt+0x26>
 80071d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80071d6:	460a      	mov	r2, r1
 80071d8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071de:	b29b      	uxth	r3, r3
 80071e0:	3b01      	subs	r3, #1
 80071e2:	b29a      	uxth	r2, r3
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071ec:	b29b      	uxth	r3, r3
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d121      	bne.n	8007236 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a12      	ldr	r2, [pc, #72]	@ (8007240 <I2SEx_TxISR_I2SExt+0x90>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d101      	bne.n	8007200 <I2SEx_TxISR_I2SExt+0x50>
 80071fc:	4b11      	ldr	r3, [pc, #68]	@ (8007244 <I2SEx_TxISR_I2SExt+0x94>)
 80071fe:	e001      	b.n	8007204 <I2SEx_TxISR_I2SExt+0x54>
 8007200:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007204:	685a      	ldr	r2, [r3, #4]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	490d      	ldr	r1, [pc, #52]	@ (8007240 <I2SEx_TxISR_I2SExt+0x90>)
 800720c:	428b      	cmp	r3, r1
 800720e:	d101      	bne.n	8007214 <I2SEx_TxISR_I2SExt+0x64>
 8007210:	4b0c      	ldr	r3, [pc, #48]	@ (8007244 <I2SEx_TxISR_I2SExt+0x94>)
 8007212:	e001      	b.n	8007218 <I2SEx_TxISR_I2SExt+0x68>
 8007214:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007218:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800721c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007222:	b29b      	uxth	r3, r3
 8007224:	2b00      	cmp	r3, #0
 8007226:	d106      	bne.n	8007236 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2201      	movs	r2, #1
 800722c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f7ff ff81 	bl	8007138 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007236:	bf00      	nop
 8007238:	3708      	adds	r7, #8
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}
 800723e:	bf00      	nop
 8007240:	40003800 	.word	0x40003800
 8007244:	40003400 	.word	0x40003400

08007248 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b082      	sub	sp, #8
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	68d8      	ldr	r0, [r3, #12]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800725a:	1c99      	adds	r1, r3, #2
 800725c:	687a      	ldr	r2, [r7, #4]
 800725e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8007260:	b282      	uxth	r2, r0
 8007262:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007268:	b29b      	uxth	r3, r3
 800726a:	3b01      	subs	r3, #1
 800726c:	b29a      	uxth	r2, r3
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007276:	b29b      	uxth	r3, r3
 8007278:	2b00      	cmp	r3, #0
 800727a:	d113      	bne.n	80072a4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	685a      	ldr	r2, [r3, #4]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800728a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007290:	b29b      	uxth	r3, r3
 8007292:	2b00      	cmp	r3, #0
 8007294:	d106      	bne.n	80072a4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2201      	movs	r2, #1
 800729a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f7ff ff4a 	bl	8007138 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80072a4:	bf00      	nop
 80072a6:	3708      	adds	r7, #8
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b082      	sub	sp, #8
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a20      	ldr	r2, [pc, #128]	@ (800733c <I2SEx_RxISR_I2SExt+0x90>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d101      	bne.n	80072c2 <I2SEx_RxISR_I2SExt+0x16>
 80072be:	4b20      	ldr	r3, [pc, #128]	@ (8007340 <I2SEx_RxISR_I2SExt+0x94>)
 80072c0:	e001      	b.n	80072c6 <I2SEx_RxISR_I2SExt+0x1a>
 80072c2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80072c6:	68d8      	ldr	r0, [r3, #12]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072cc:	1c99      	adds	r1, r3, #2
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80072d2:	b282      	uxth	r2, r0
 80072d4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80072da:	b29b      	uxth	r3, r3
 80072dc:	3b01      	subs	r3, #1
 80072de:	b29a      	uxth	r2, r3
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80072e8:	b29b      	uxth	r3, r3
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d121      	bne.n	8007332 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	4a12      	ldr	r2, [pc, #72]	@ (800733c <I2SEx_RxISR_I2SExt+0x90>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d101      	bne.n	80072fc <I2SEx_RxISR_I2SExt+0x50>
 80072f8:	4b11      	ldr	r3, [pc, #68]	@ (8007340 <I2SEx_RxISR_I2SExt+0x94>)
 80072fa:	e001      	b.n	8007300 <I2SEx_RxISR_I2SExt+0x54>
 80072fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007300:	685a      	ldr	r2, [r3, #4]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	490d      	ldr	r1, [pc, #52]	@ (800733c <I2SEx_RxISR_I2SExt+0x90>)
 8007308:	428b      	cmp	r3, r1
 800730a:	d101      	bne.n	8007310 <I2SEx_RxISR_I2SExt+0x64>
 800730c:	4b0c      	ldr	r3, [pc, #48]	@ (8007340 <I2SEx_RxISR_I2SExt+0x94>)
 800730e:	e001      	b.n	8007314 <I2SEx_RxISR_I2SExt+0x68>
 8007310:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007314:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007318:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800731e:	b29b      	uxth	r3, r3
 8007320:	2b00      	cmp	r3, #0
 8007322:	d106      	bne.n	8007332 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f7ff ff03 	bl	8007138 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007332:	bf00      	nop
 8007334:	3708      	adds	r7, #8
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}
 800733a:	bf00      	nop
 800733c:	40003800 	.word	0x40003800
 8007340:	40003400 	.word	0x40003400

08007344 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b086      	sub	sp, #24
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d101      	bne.n	8007356 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	e267      	b.n	8007826 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f003 0301 	and.w	r3, r3, #1
 800735e:	2b00      	cmp	r3, #0
 8007360:	d075      	beq.n	800744e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007362:	4b88      	ldr	r3, [pc, #544]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	f003 030c 	and.w	r3, r3, #12
 800736a:	2b04      	cmp	r3, #4
 800736c:	d00c      	beq.n	8007388 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800736e:	4b85      	ldr	r3, [pc, #532]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007376:	2b08      	cmp	r3, #8
 8007378:	d112      	bne.n	80073a0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800737a:	4b82      	ldr	r3, [pc, #520]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007382:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007386:	d10b      	bne.n	80073a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007388:	4b7e      	ldr	r3, [pc, #504]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007390:	2b00      	cmp	r3, #0
 8007392:	d05b      	beq.n	800744c <HAL_RCC_OscConfig+0x108>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d157      	bne.n	800744c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	e242      	b.n	8007826 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073a8:	d106      	bne.n	80073b8 <HAL_RCC_OscConfig+0x74>
 80073aa:	4b76      	ldr	r3, [pc, #472]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a75      	ldr	r2, [pc, #468]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 80073b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073b4:	6013      	str	r3, [r2, #0]
 80073b6:	e01d      	b.n	80073f4 <HAL_RCC_OscConfig+0xb0>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80073c0:	d10c      	bne.n	80073dc <HAL_RCC_OscConfig+0x98>
 80073c2:	4b70      	ldr	r3, [pc, #448]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a6f      	ldr	r2, [pc, #444]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 80073c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80073cc:	6013      	str	r3, [r2, #0]
 80073ce:	4b6d      	ldr	r3, [pc, #436]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a6c      	ldr	r2, [pc, #432]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 80073d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073d8:	6013      	str	r3, [r2, #0]
 80073da:	e00b      	b.n	80073f4 <HAL_RCC_OscConfig+0xb0>
 80073dc:	4b69      	ldr	r3, [pc, #420]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a68      	ldr	r2, [pc, #416]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 80073e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80073e6:	6013      	str	r3, [r2, #0]
 80073e8:	4b66      	ldr	r3, [pc, #408]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a65      	ldr	r2, [pc, #404]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 80073ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80073f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d013      	beq.n	8007424 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073fc:	f7fb fbf4 	bl	8002be8 <HAL_GetTick>
 8007400:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007402:	e008      	b.n	8007416 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007404:	f7fb fbf0 	bl	8002be8 <HAL_GetTick>
 8007408:	4602      	mov	r2, r0
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	1ad3      	subs	r3, r2, r3
 800740e:	2b64      	cmp	r3, #100	@ 0x64
 8007410:	d901      	bls.n	8007416 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007412:	2303      	movs	r3, #3
 8007414:	e207      	b.n	8007826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007416:	4b5b      	ldr	r3, [pc, #364]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800741e:	2b00      	cmp	r3, #0
 8007420:	d0f0      	beq.n	8007404 <HAL_RCC_OscConfig+0xc0>
 8007422:	e014      	b.n	800744e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007424:	f7fb fbe0 	bl	8002be8 <HAL_GetTick>
 8007428:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800742a:	e008      	b.n	800743e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800742c:	f7fb fbdc 	bl	8002be8 <HAL_GetTick>
 8007430:	4602      	mov	r2, r0
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	1ad3      	subs	r3, r2, r3
 8007436:	2b64      	cmp	r3, #100	@ 0x64
 8007438:	d901      	bls.n	800743e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800743a:	2303      	movs	r3, #3
 800743c:	e1f3      	b.n	8007826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800743e:	4b51      	ldr	r3, [pc, #324]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007446:	2b00      	cmp	r3, #0
 8007448:	d1f0      	bne.n	800742c <HAL_RCC_OscConfig+0xe8>
 800744a:	e000      	b.n	800744e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800744c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f003 0302 	and.w	r3, r3, #2
 8007456:	2b00      	cmp	r3, #0
 8007458:	d063      	beq.n	8007522 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800745a:	4b4a      	ldr	r3, [pc, #296]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 800745c:	689b      	ldr	r3, [r3, #8]
 800745e:	f003 030c 	and.w	r3, r3, #12
 8007462:	2b00      	cmp	r3, #0
 8007464:	d00b      	beq.n	800747e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007466:	4b47      	ldr	r3, [pc, #284]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 8007468:	689b      	ldr	r3, [r3, #8]
 800746a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800746e:	2b08      	cmp	r3, #8
 8007470:	d11c      	bne.n	80074ac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007472:	4b44      	ldr	r3, [pc, #272]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800747a:	2b00      	cmp	r3, #0
 800747c:	d116      	bne.n	80074ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800747e:	4b41      	ldr	r3, [pc, #260]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f003 0302 	and.w	r3, r3, #2
 8007486:	2b00      	cmp	r3, #0
 8007488:	d005      	beq.n	8007496 <HAL_RCC_OscConfig+0x152>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	68db      	ldr	r3, [r3, #12]
 800748e:	2b01      	cmp	r3, #1
 8007490:	d001      	beq.n	8007496 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	e1c7      	b.n	8007826 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007496:	4b3b      	ldr	r3, [pc, #236]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	691b      	ldr	r3, [r3, #16]
 80074a2:	00db      	lsls	r3, r3, #3
 80074a4:	4937      	ldr	r1, [pc, #220]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 80074a6:	4313      	orrs	r3, r2
 80074a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80074aa:	e03a      	b.n	8007522 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	68db      	ldr	r3, [r3, #12]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d020      	beq.n	80074f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80074b4:	4b34      	ldr	r3, [pc, #208]	@ (8007588 <HAL_RCC_OscConfig+0x244>)
 80074b6:	2201      	movs	r2, #1
 80074b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074ba:	f7fb fb95 	bl	8002be8 <HAL_GetTick>
 80074be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074c0:	e008      	b.n	80074d4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074c2:	f7fb fb91 	bl	8002be8 <HAL_GetTick>
 80074c6:	4602      	mov	r2, r0
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	1ad3      	subs	r3, r2, r3
 80074cc:	2b02      	cmp	r3, #2
 80074ce:	d901      	bls.n	80074d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80074d0:	2303      	movs	r3, #3
 80074d2:	e1a8      	b.n	8007826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074d4:	4b2b      	ldr	r3, [pc, #172]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f003 0302 	and.w	r3, r3, #2
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d0f0      	beq.n	80074c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074e0:	4b28      	ldr	r3, [pc, #160]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	691b      	ldr	r3, [r3, #16]
 80074ec:	00db      	lsls	r3, r3, #3
 80074ee:	4925      	ldr	r1, [pc, #148]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 80074f0:	4313      	orrs	r3, r2
 80074f2:	600b      	str	r3, [r1, #0]
 80074f4:	e015      	b.n	8007522 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80074f6:	4b24      	ldr	r3, [pc, #144]	@ (8007588 <HAL_RCC_OscConfig+0x244>)
 80074f8:	2200      	movs	r2, #0
 80074fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074fc:	f7fb fb74 	bl	8002be8 <HAL_GetTick>
 8007500:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007502:	e008      	b.n	8007516 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007504:	f7fb fb70 	bl	8002be8 <HAL_GetTick>
 8007508:	4602      	mov	r2, r0
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	1ad3      	subs	r3, r2, r3
 800750e:	2b02      	cmp	r3, #2
 8007510:	d901      	bls.n	8007516 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007512:	2303      	movs	r3, #3
 8007514:	e187      	b.n	8007826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007516:	4b1b      	ldr	r3, [pc, #108]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f003 0302 	and.w	r3, r3, #2
 800751e:	2b00      	cmp	r3, #0
 8007520:	d1f0      	bne.n	8007504 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f003 0308 	and.w	r3, r3, #8
 800752a:	2b00      	cmp	r3, #0
 800752c:	d036      	beq.n	800759c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	695b      	ldr	r3, [r3, #20]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d016      	beq.n	8007564 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007536:	4b15      	ldr	r3, [pc, #84]	@ (800758c <HAL_RCC_OscConfig+0x248>)
 8007538:	2201      	movs	r2, #1
 800753a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800753c:	f7fb fb54 	bl	8002be8 <HAL_GetTick>
 8007540:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007542:	e008      	b.n	8007556 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007544:	f7fb fb50 	bl	8002be8 <HAL_GetTick>
 8007548:	4602      	mov	r2, r0
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	1ad3      	subs	r3, r2, r3
 800754e:	2b02      	cmp	r3, #2
 8007550:	d901      	bls.n	8007556 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007552:	2303      	movs	r3, #3
 8007554:	e167      	b.n	8007826 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007556:	4b0b      	ldr	r3, [pc, #44]	@ (8007584 <HAL_RCC_OscConfig+0x240>)
 8007558:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800755a:	f003 0302 	and.w	r3, r3, #2
 800755e:	2b00      	cmp	r3, #0
 8007560:	d0f0      	beq.n	8007544 <HAL_RCC_OscConfig+0x200>
 8007562:	e01b      	b.n	800759c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007564:	4b09      	ldr	r3, [pc, #36]	@ (800758c <HAL_RCC_OscConfig+0x248>)
 8007566:	2200      	movs	r2, #0
 8007568:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800756a:	f7fb fb3d 	bl	8002be8 <HAL_GetTick>
 800756e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007570:	e00e      	b.n	8007590 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007572:	f7fb fb39 	bl	8002be8 <HAL_GetTick>
 8007576:	4602      	mov	r2, r0
 8007578:	693b      	ldr	r3, [r7, #16]
 800757a:	1ad3      	subs	r3, r2, r3
 800757c:	2b02      	cmp	r3, #2
 800757e:	d907      	bls.n	8007590 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007580:	2303      	movs	r3, #3
 8007582:	e150      	b.n	8007826 <HAL_RCC_OscConfig+0x4e2>
 8007584:	40023800 	.word	0x40023800
 8007588:	42470000 	.word	0x42470000
 800758c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007590:	4b88      	ldr	r3, [pc, #544]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 8007592:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007594:	f003 0302 	and.w	r3, r3, #2
 8007598:	2b00      	cmp	r3, #0
 800759a:	d1ea      	bne.n	8007572 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f003 0304 	and.w	r3, r3, #4
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	f000 8097 	beq.w	80076d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80075aa:	2300      	movs	r3, #0
 80075ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80075ae:	4b81      	ldr	r3, [pc, #516]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 80075b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d10f      	bne.n	80075da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075ba:	2300      	movs	r3, #0
 80075bc:	60bb      	str	r3, [r7, #8]
 80075be:	4b7d      	ldr	r3, [pc, #500]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 80075c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075c2:	4a7c      	ldr	r2, [pc, #496]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 80075c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80075ca:	4b7a      	ldr	r3, [pc, #488]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 80075cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075d2:	60bb      	str	r3, [r7, #8]
 80075d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80075d6:	2301      	movs	r3, #1
 80075d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075da:	4b77      	ldr	r3, [pc, #476]	@ (80077b8 <HAL_RCC_OscConfig+0x474>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d118      	bne.n	8007618 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80075e6:	4b74      	ldr	r3, [pc, #464]	@ (80077b8 <HAL_RCC_OscConfig+0x474>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a73      	ldr	r2, [pc, #460]	@ (80077b8 <HAL_RCC_OscConfig+0x474>)
 80075ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80075f2:	f7fb faf9 	bl	8002be8 <HAL_GetTick>
 80075f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075f8:	e008      	b.n	800760c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075fa:	f7fb faf5 	bl	8002be8 <HAL_GetTick>
 80075fe:	4602      	mov	r2, r0
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	1ad3      	subs	r3, r2, r3
 8007604:	2b02      	cmp	r3, #2
 8007606:	d901      	bls.n	800760c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007608:	2303      	movs	r3, #3
 800760a:	e10c      	b.n	8007826 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800760c:	4b6a      	ldr	r3, [pc, #424]	@ (80077b8 <HAL_RCC_OscConfig+0x474>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007614:	2b00      	cmp	r3, #0
 8007616:	d0f0      	beq.n	80075fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	2b01      	cmp	r3, #1
 800761e:	d106      	bne.n	800762e <HAL_RCC_OscConfig+0x2ea>
 8007620:	4b64      	ldr	r3, [pc, #400]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 8007622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007624:	4a63      	ldr	r2, [pc, #396]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 8007626:	f043 0301 	orr.w	r3, r3, #1
 800762a:	6713      	str	r3, [r2, #112]	@ 0x70
 800762c:	e01c      	b.n	8007668 <HAL_RCC_OscConfig+0x324>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	689b      	ldr	r3, [r3, #8]
 8007632:	2b05      	cmp	r3, #5
 8007634:	d10c      	bne.n	8007650 <HAL_RCC_OscConfig+0x30c>
 8007636:	4b5f      	ldr	r3, [pc, #380]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 8007638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800763a:	4a5e      	ldr	r2, [pc, #376]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 800763c:	f043 0304 	orr.w	r3, r3, #4
 8007640:	6713      	str	r3, [r2, #112]	@ 0x70
 8007642:	4b5c      	ldr	r3, [pc, #368]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 8007644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007646:	4a5b      	ldr	r2, [pc, #364]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 8007648:	f043 0301 	orr.w	r3, r3, #1
 800764c:	6713      	str	r3, [r2, #112]	@ 0x70
 800764e:	e00b      	b.n	8007668 <HAL_RCC_OscConfig+0x324>
 8007650:	4b58      	ldr	r3, [pc, #352]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 8007652:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007654:	4a57      	ldr	r2, [pc, #348]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 8007656:	f023 0301 	bic.w	r3, r3, #1
 800765a:	6713      	str	r3, [r2, #112]	@ 0x70
 800765c:	4b55      	ldr	r3, [pc, #340]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 800765e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007660:	4a54      	ldr	r2, [pc, #336]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 8007662:	f023 0304 	bic.w	r3, r3, #4
 8007666:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	689b      	ldr	r3, [r3, #8]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d015      	beq.n	800769c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007670:	f7fb faba 	bl	8002be8 <HAL_GetTick>
 8007674:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007676:	e00a      	b.n	800768e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007678:	f7fb fab6 	bl	8002be8 <HAL_GetTick>
 800767c:	4602      	mov	r2, r0
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	1ad3      	subs	r3, r2, r3
 8007682:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007686:	4293      	cmp	r3, r2
 8007688:	d901      	bls.n	800768e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800768a:	2303      	movs	r3, #3
 800768c:	e0cb      	b.n	8007826 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800768e:	4b49      	ldr	r3, [pc, #292]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 8007690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007692:	f003 0302 	and.w	r3, r3, #2
 8007696:	2b00      	cmp	r3, #0
 8007698:	d0ee      	beq.n	8007678 <HAL_RCC_OscConfig+0x334>
 800769a:	e014      	b.n	80076c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800769c:	f7fb faa4 	bl	8002be8 <HAL_GetTick>
 80076a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076a2:	e00a      	b.n	80076ba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076a4:	f7fb faa0 	bl	8002be8 <HAL_GetTick>
 80076a8:	4602      	mov	r2, r0
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	1ad3      	subs	r3, r2, r3
 80076ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d901      	bls.n	80076ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80076b6:	2303      	movs	r3, #3
 80076b8:	e0b5      	b.n	8007826 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076ba:	4b3e      	ldr	r3, [pc, #248]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 80076bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076be:	f003 0302 	and.w	r3, r3, #2
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1ee      	bne.n	80076a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80076c6:	7dfb      	ldrb	r3, [r7, #23]
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d105      	bne.n	80076d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076cc:	4b39      	ldr	r3, [pc, #228]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 80076ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076d0:	4a38      	ldr	r2, [pc, #224]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 80076d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80076d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	699b      	ldr	r3, [r3, #24]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	f000 80a1 	beq.w	8007824 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80076e2:	4b34      	ldr	r3, [pc, #208]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 80076e4:	689b      	ldr	r3, [r3, #8]
 80076e6:	f003 030c 	and.w	r3, r3, #12
 80076ea:	2b08      	cmp	r3, #8
 80076ec:	d05c      	beq.n	80077a8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	699b      	ldr	r3, [r3, #24]
 80076f2:	2b02      	cmp	r3, #2
 80076f4:	d141      	bne.n	800777a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076f6:	4b31      	ldr	r3, [pc, #196]	@ (80077bc <HAL_RCC_OscConfig+0x478>)
 80076f8:	2200      	movs	r2, #0
 80076fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076fc:	f7fb fa74 	bl	8002be8 <HAL_GetTick>
 8007700:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007702:	e008      	b.n	8007716 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007704:	f7fb fa70 	bl	8002be8 <HAL_GetTick>
 8007708:	4602      	mov	r2, r0
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	1ad3      	subs	r3, r2, r3
 800770e:	2b02      	cmp	r3, #2
 8007710:	d901      	bls.n	8007716 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007712:	2303      	movs	r3, #3
 8007714:	e087      	b.n	8007826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007716:	4b27      	ldr	r3, [pc, #156]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800771e:	2b00      	cmp	r3, #0
 8007720:	d1f0      	bne.n	8007704 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	69da      	ldr	r2, [r3, #28]
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6a1b      	ldr	r3, [r3, #32]
 800772a:	431a      	orrs	r2, r3
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007730:	019b      	lsls	r3, r3, #6
 8007732:	431a      	orrs	r2, r3
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007738:	085b      	lsrs	r3, r3, #1
 800773a:	3b01      	subs	r3, #1
 800773c:	041b      	lsls	r3, r3, #16
 800773e:	431a      	orrs	r2, r3
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007744:	061b      	lsls	r3, r3, #24
 8007746:	491b      	ldr	r1, [pc, #108]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 8007748:	4313      	orrs	r3, r2
 800774a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800774c:	4b1b      	ldr	r3, [pc, #108]	@ (80077bc <HAL_RCC_OscConfig+0x478>)
 800774e:	2201      	movs	r2, #1
 8007750:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007752:	f7fb fa49 	bl	8002be8 <HAL_GetTick>
 8007756:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007758:	e008      	b.n	800776c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800775a:	f7fb fa45 	bl	8002be8 <HAL_GetTick>
 800775e:	4602      	mov	r2, r0
 8007760:	693b      	ldr	r3, [r7, #16]
 8007762:	1ad3      	subs	r3, r2, r3
 8007764:	2b02      	cmp	r3, #2
 8007766:	d901      	bls.n	800776c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007768:	2303      	movs	r3, #3
 800776a:	e05c      	b.n	8007826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800776c:	4b11      	ldr	r3, [pc, #68]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007774:	2b00      	cmp	r3, #0
 8007776:	d0f0      	beq.n	800775a <HAL_RCC_OscConfig+0x416>
 8007778:	e054      	b.n	8007824 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800777a:	4b10      	ldr	r3, [pc, #64]	@ (80077bc <HAL_RCC_OscConfig+0x478>)
 800777c:	2200      	movs	r2, #0
 800777e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007780:	f7fb fa32 	bl	8002be8 <HAL_GetTick>
 8007784:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007786:	e008      	b.n	800779a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007788:	f7fb fa2e 	bl	8002be8 <HAL_GetTick>
 800778c:	4602      	mov	r2, r0
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	1ad3      	subs	r3, r2, r3
 8007792:	2b02      	cmp	r3, #2
 8007794:	d901      	bls.n	800779a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007796:	2303      	movs	r3, #3
 8007798:	e045      	b.n	8007826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800779a:	4b06      	ldr	r3, [pc, #24]	@ (80077b4 <HAL_RCC_OscConfig+0x470>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d1f0      	bne.n	8007788 <HAL_RCC_OscConfig+0x444>
 80077a6:	e03d      	b.n	8007824 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	699b      	ldr	r3, [r3, #24]
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d107      	bne.n	80077c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80077b0:	2301      	movs	r3, #1
 80077b2:	e038      	b.n	8007826 <HAL_RCC_OscConfig+0x4e2>
 80077b4:	40023800 	.word	0x40023800
 80077b8:	40007000 	.word	0x40007000
 80077bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80077c0:	4b1b      	ldr	r3, [pc, #108]	@ (8007830 <HAL_RCC_OscConfig+0x4ec>)
 80077c2:	685b      	ldr	r3, [r3, #4]
 80077c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	699b      	ldr	r3, [r3, #24]
 80077ca:	2b01      	cmp	r3, #1
 80077cc:	d028      	beq.n	8007820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80077d8:	429a      	cmp	r2, r3
 80077da:	d121      	bne.n	8007820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077e6:	429a      	cmp	r2, r3
 80077e8:	d11a      	bne.n	8007820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80077ea:	68fa      	ldr	r2, [r7, #12]
 80077ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80077f0:	4013      	ands	r3, r2
 80077f2:	687a      	ldr	r2, [r7, #4]
 80077f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80077f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d111      	bne.n	8007820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007806:	085b      	lsrs	r3, r3, #1
 8007808:	3b01      	subs	r3, #1
 800780a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800780c:	429a      	cmp	r2, r3
 800780e:	d107      	bne.n	8007820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800781a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800781c:	429a      	cmp	r2, r3
 800781e:	d001      	beq.n	8007824 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007820:	2301      	movs	r3, #1
 8007822:	e000      	b.n	8007826 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007824:	2300      	movs	r3, #0
}
 8007826:	4618      	mov	r0, r3
 8007828:	3718      	adds	r7, #24
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
 800782e:	bf00      	nop
 8007830:	40023800 	.word	0x40023800

08007834 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b084      	sub	sp, #16
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
 800783c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d101      	bne.n	8007848 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007844:	2301      	movs	r3, #1
 8007846:	e0cc      	b.n	80079e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007848:	4b68      	ldr	r3, [pc, #416]	@ (80079ec <HAL_RCC_ClockConfig+0x1b8>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f003 0307 	and.w	r3, r3, #7
 8007850:	683a      	ldr	r2, [r7, #0]
 8007852:	429a      	cmp	r2, r3
 8007854:	d90c      	bls.n	8007870 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007856:	4b65      	ldr	r3, [pc, #404]	@ (80079ec <HAL_RCC_ClockConfig+0x1b8>)
 8007858:	683a      	ldr	r2, [r7, #0]
 800785a:	b2d2      	uxtb	r2, r2
 800785c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800785e:	4b63      	ldr	r3, [pc, #396]	@ (80079ec <HAL_RCC_ClockConfig+0x1b8>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f003 0307 	and.w	r3, r3, #7
 8007866:	683a      	ldr	r2, [r7, #0]
 8007868:	429a      	cmp	r2, r3
 800786a:	d001      	beq.n	8007870 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800786c:	2301      	movs	r3, #1
 800786e:	e0b8      	b.n	80079e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f003 0302 	and.w	r3, r3, #2
 8007878:	2b00      	cmp	r3, #0
 800787a:	d020      	beq.n	80078be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f003 0304 	and.w	r3, r3, #4
 8007884:	2b00      	cmp	r3, #0
 8007886:	d005      	beq.n	8007894 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007888:	4b59      	ldr	r3, [pc, #356]	@ (80079f0 <HAL_RCC_ClockConfig+0x1bc>)
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	4a58      	ldr	r2, [pc, #352]	@ (80079f0 <HAL_RCC_ClockConfig+0x1bc>)
 800788e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007892:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f003 0308 	and.w	r3, r3, #8
 800789c:	2b00      	cmp	r3, #0
 800789e:	d005      	beq.n	80078ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80078a0:	4b53      	ldr	r3, [pc, #332]	@ (80079f0 <HAL_RCC_ClockConfig+0x1bc>)
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	4a52      	ldr	r2, [pc, #328]	@ (80079f0 <HAL_RCC_ClockConfig+0x1bc>)
 80078a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80078aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80078ac:	4b50      	ldr	r3, [pc, #320]	@ (80079f0 <HAL_RCC_ClockConfig+0x1bc>)
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	494d      	ldr	r1, [pc, #308]	@ (80079f0 <HAL_RCC_ClockConfig+0x1bc>)
 80078ba:	4313      	orrs	r3, r2
 80078bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f003 0301 	and.w	r3, r3, #1
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d044      	beq.n	8007954 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	2b01      	cmp	r3, #1
 80078d0:	d107      	bne.n	80078e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80078d2:	4b47      	ldr	r3, [pc, #284]	@ (80079f0 <HAL_RCC_ClockConfig+0x1bc>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d119      	bne.n	8007912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80078de:	2301      	movs	r3, #1
 80078e0:	e07f      	b.n	80079e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	2b02      	cmp	r3, #2
 80078e8:	d003      	beq.n	80078f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80078ee:	2b03      	cmp	r3, #3
 80078f0:	d107      	bne.n	8007902 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078f2:	4b3f      	ldr	r3, [pc, #252]	@ (80079f0 <HAL_RCC_ClockConfig+0x1bc>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d109      	bne.n	8007912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80078fe:	2301      	movs	r3, #1
 8007900:	e06f      	b.n	80079e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007902:	4b3b      	ldr	r3, [pc, #236]	@ (80079f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f003 0302 	and.w	r3, r3, #2
 800790a:	2b00      	cmp	r3, #0
 800790c:	d101      	bne.n	8007912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800790e:	2301      	movs	r3, #1
 8007910:	e067      	b.n	80079e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007912:	4b37      	ldr	r3, [pc, #220]	@ (80079f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	f023 0203 	bic.w	r2, r3, #3
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	685b      	ldr	r3, [r3, #4]
 800791e:	4934      	ldr	r1, [pc, #208]	@ (80079f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007920:	4313      	orrs	r3, r2
 8007922:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007924:	f7fb f960 	bl	8002be8 <HAL_GetTick>
 8007928:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800792a:	e00a      	b.n	8007942 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800792c:	f7fb f95c 	bl	8002be8 <HAL_GetTick>
 8007930:	4602      	mov	r2, r0
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	1ad3      	subs	r3, r2, r3
 8007936:	f241 3288 	movw	r2, #5000	@ 0x1388
 800793a:	4293      	cmp	r3, r2
 800793c:	d901      	bls.n	8007942 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800793e:	2303      	movs	r3, #3
 8007940:	e04f      	b.n	80079e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007942:	4b2b      	ldr	r3, [pc, #172]	@ (80079f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007944:	689b      	ldr	r3, [r3, #8]
 8007946:	f003 020c 	and.w	r2, r3, #12
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	685b      	ldr	r3, [r3, #4]
 800794e:	009b      	lsls	r3, r3, #2
 8007950:	429a      	cmp	r2, r3
 8007952:	d1eb      	bne.n	800792c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007954:	4b25      	ldr	r3, [pc, #148]	@ (80079ec <HAL_RCC_ClockConfig+0x1b8>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f003 0307 	and.w	r3, r3, #7
 800795c:	683a      	ldr	r2, [r7, #0]
 800795e:	429a      	cmp	r2, r3
 8007960:	d20c      	bcs.n	800797c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007962:	4b22      	ldr	r3, [pc, #136]	@ (80079ec <HAL_RCC_ClockConfig+0x1b8>)
 8007964:	683a      	ldr	r2, [r7, #0]
 8007966:	b2d2      	uxtb	r2, r2
 8007968:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800796a:	4b20      	ldr	r3, [pc, #128]	@ (80079ec <HAL_RCC_ClockConfig+0x1b8>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f003 0307 	and.w	r3, r3, #7
 8007972:	683a      	ldr	r2, [r7, #0]
 8007974:	429a      	cmp	r2, r3
 8007976:	d001      	beq.n	800797c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007978:	2301      	movs	r3, #1
 800797a:	e032      	b.n	80079e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f003 0304 	and.w	r3, r3, #4
 8007984:	2b00      	cmp	r3, #0
 8007986:	d008      	beq.n	800799a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007988:	4b19      	ldr	r3, [pc, #100]	@ (80079f0 <HAL_RCC_ClockConfig+0x1bc>)
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	4916      	ldr	r1, [pc, #88]	@ (80079f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007996:	4313      	orrs	r3, r2
 8007998:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f003 0308 	and.w	r3, r3, #8
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d009      	beq.n	80079ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80079a6:	4b12      	ldr	r3, [pc, #72]	@ (80079f0 <HAL_RCC_ClockConfig+0x1bc>)
 80079a8:	689b      	ldr	r3, [r3, #8]
 80079aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	691b      	ldr	r3, [r3, #16]
 80079b2:	00db      	lsls	r3, r3, #3
 80079b4:	490e      	ldr	r1, [pc, #56]	@ (80079f0 <HAL_RCC_ClockConfig+0x1bc>)
 80079b6:	4313      	orrs	r3, r2
 80079b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80079ba:	f000 f821 	bl	8007a00 <HAL_RCC_GetSysClockFreq>
 80079be:	4602      	mov	r2, r0
 80079c0:	4b0b      	ldr	r3, [pc, #44]	@ (80079f0 <HAL_RCC_ClockConfig+0x1bc>)
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	091b      	lsrs	r3, r3, #4
 80079c6:	f003 030f 	and.w	r3, r3, #15
 80079ca:	490a      	ldr	r1, [pc, #40]	@ (80079f4 <HAL_RCC_ClockConfig+0x1c0>)
 80079cc:	5ccb      	ldrb	r3, [r1, r3]
 80079ce:	fa22 f303 	lsr.w	r3, r2, r3
 80079d2:	4a09      	ldr	r2, [pc, #36]	@ (80079f8 <HAL_RCC_ClockConfig+0x1c4>)
 80079d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80079d6:	4b09      	ldr	r3, [pc, #36]	@ (80079fc <HAL_RCC_ClockConfig+0x1c8>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4618      	mov	r0, r3
 80079dc:	f7fb f8c0 	bl	8002b60 <HAL_InitTick>

  return HAL_OK;
 80079e0:	2300      	movs	r3, #0
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3710      	adds	r7, #16
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
 80079ea:	bf00      	nop
 80079ec:	40023c00 	.word	0x40023c00
 80079f0:	40023800 	.word	0x40023800
 80079f4:	080131d4 	.word	0x080131d4
 80079f8:	20000008 	.word	0x20000008
 80079fc:	2000000c 	.word	0x2000000c

08007a00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007a00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a04:	b094      	sub	sp, #80	@ 0x50
 8007a06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007a08:	2300      	movs	r3, #0
 8007a0a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8007a10:	2300      	movs	r3, #0
 8007a12:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007a14:	2300      	movs	r3, #0
 8007a16:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007a18:	4b79      	ldr	r3, [pc, #484]	@ (8007c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a1a:	689b      	ldr	r3, [r3, #8]
 8007a1c:	f003 030c 	and.w	r3, r3, #12
 8007a20:	2b08      	cmp	r3, #8
 8007a22:	d00d      	beq.n	8007a40 <HAL_RCC_GetSysClockFreq+0x40>
 8007a24:	2b08      	cmp	r3, #8
 8007a26:	f200 80e1 	bhi.w	8007bec <HAL_RCC_GetSysClockFreq+0x1ec>
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d002      	beq.n	8007a34 <HAL_RCC_GetSysClockFreq+0x34>
 8007a2e:	2b04      	cmp	r3, #4
 8007a30:	d003      	beq.n	8007a3a <HAL_RCC_GetSysClockFreq+0x3a>
 8007a32:	e0db      	b.n	8007bec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007a34:	4b73      	ldr	r3, [pc, #460]	@ (8007c04 <HAL_RCC_GetSysClockFreq+0x204>)
 8007a36:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007a38:	e0db      	b.n	8007bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007a3a:	4b73      	ldr	r3, [pc, #460]	@ (8007c08 <HAL_RCC_GetSysClockFreq+0x208>)
 8007a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007a3e:	e0d8      	b.n	8007bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007a40:	4b6f      	ldr	r3, [pc, #444]	@ (8007c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a48:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007a4a:	4b6d      	ldr	r3, [pc, #436]	@ (8007c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d063      	beq.n	8007b1e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a56:	4b6a      	ldr	r3, [pc, #424]	@ (8007c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	099b      	lsrs	r3, r3, #6
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007a60:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a68:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a6e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007a72:	4622      	mov	r2, r4
 8007a74:	462b      	mov	r3, r5
 8007a76:	f04f 0000 	mov.w	r0, #0
 8007a7a:	f04f 0100 	mov.w	r1, #0
 8007a7e:	0159      	lsls	r1, r3, #5
 8007a80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a84:	0150      	lsls	r0, r2, #5
 8007a86:	4602      	mov	r2, r0
 8007a88:	460b      	mov	r3, r1
 8007a8a:	4621      	mov	r1, r4
 8007a8c:	1a51      	subs	r1, r2, r1
 8007a8e:	6139      	str	r1, [r7, #16]
 8007a90:	4629      	mov	r1, r5
 8007a92:	eb63 0301 	sbc.w	r3, r3, r1
 8007a96:	617b      	str	r3, [r7, #20]
 8007a98:	f04f 0200 	mov.w	r2, #0
 8007a9c:	f04f 0300 	mov.w	r3, #0
 8007aa0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007aa4:	4659      	mov	r1, fp
 8007aa6:	018b      	lsls	r3, r1, #6
 8007aa8:	4651      	mov	r1, sl
 8007aaa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007aae:	4651      	mov	r1, sl
 8007ab0:	018a      	lsls	r2, r1, #6
 8007ab2:	4651      	mov	r1, sl
 8007ab4:	ebb2 0801 	subs.w	r8, r2, r1
 8007ab8:	4659      	mov	r1, fp
 8007aba:	eb63 0901 	sbc.w	r9, r3, r1
 8007abe:	f04f 0200 	mov.w	r2, #0
 8007ac2:	f04f 0300 	mov.w	r3, #0
 8007ac6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007aca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007ace:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007ad2:	4690      	mov	r8, r2
 8007ad4:	4699      	mov	r9, r3
 8007ad6:	4623      	mov	r3, r4
 8007ad8:	eb18 0303 	adds.w	r3, r8, r3
 8007adc:	60bb      	str	r3, [r7, #8]
 8007ade:	462b      	mov	r3, r5
 8007ae0:	eb49 0303 	adc.w	r3, r9, r3
 8007ae4:	60fb      	str	r3, [r7, #12]
 8007ae6:	f04f 0200 	mov.w	r2, #0
 8007aea:	f04f 0300 	mov.w	r3, #0
 8007aee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007af2:	4629      	mov	r1, r5
 8007af4:	024b      	lsls	r3, r1, #9
 8007af6:	4621      	mov	r1, r4
 8007af8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007afc:	4621      	mov	r1, r4
 8007afe:	024a      	lsls	r2, r1, #9
 8007b00:	4610      	mov	r0, r2
 8007b02:	4619      	mov	r1, r3
 8007b04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b06:	2200      	movs	r2, #0
 8007b08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007b0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007b0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007b10:	f7f8 fef0 	bl	80008f4 <__aeabi_uldivmod>
 8007b14:	4602      	mov	r2, r0
 8007b16:	460b      	mov	r3, r1
 8007b18:	4613      	mov	r3, r2
 8007b1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b1c:	e058      	b.n	8007bd0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b1e:	4b38      	ldr	r3, [pc, #224]	@ (8007c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b20:	685b      	ldr	r3, [r3, #4]
 8007b22:	099b      	lsrs	r3, r3, #6
 8007b24:	2200      	movs	r2, #0
 8007b26:	4618      	mov	r0, r3
 8007b28:	4611      	mov	r1, r2
 8007b2a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007b2e:	623b      	str	r3, [r7, #32]
 8007b30:	2300      	movs	r3, #0
 8007b32:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b34:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007b38:	4642      	mov	r2, r8
 8007b3a:	464b      	mov	r3, r9
 8007b3c:	f04f 0000 	mov.w	r0, #0
 8007b40:	f04f 0100 	mov.w	r1, #0
 8007b44:	0159      	lsls	r1, r3, #5
 8007b46:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007b4a:	0150      	lsls	r0, r2, #5
 8007b4c:	4602      	mov	r2, r0
 8007b4e:	460b      	mov	r3, r1
 8007b50:	4641      	mov	r1, r8
 8007b52:	ebb2 0a01 	subs.w	sl, r2, r1
 8007b56:	4649      	mov	r1, r9
 8007b58:	eb63 0b01 	sbc.w	fp, r3, r1
 8007b5c:	f04f 0200 	mov.w	r2, #0
 8007b60:	f04f 0300 	mov.w	r3, #0
 8007b64:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007b68:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007b6c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007b70:	ebb2 040a 	subs.w	r4, r2, sl
 8007b74:	eb63 050b 	sbc.w	r5, r3, fp
 8007b78:	f04f 0200 	mov.w	r2, #0
 8007b7c:	f04f 0300 	mov.w	r3, #0
 8007b80:	00eb      	lsls	r3, r5, #3
 8007b82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b86:	00e2      	lsls	r2, r4, #3
 8007b88:	4614      	mov	r4, r2
 8007b8a:	461d      	mov	r5, r3
 8007b8c:	4643      	mov	r3, r8
 8007b8e:	18e3      	adds	r3, r4, r3
 8007b90:	603b      	str	r3, [r7, #0]
 8007b92:	464b      	mov	r3, r9
 8007b94:	eb45 0303 	adc.w	r3, r5, r3
 8007b98:	607b      	str	r3, [r7, #4]
 8007b9a:	f04f 0200 	mov.w	r2, #0
 8007b9e:	f04f 0300 	mov.w	r3, #0
 8007ba2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007ba6:	4629      	mov	r1, r5
 8007ba8:	028b      	lsls	r3, r1, #10
 8007baa:	4621      	mov	r1, r4
 8007bac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007bb0:	4621      	mov	r1, r4
 8007bb2:	028a      	lsls	r2, r1, #10
 8007bb4:	4610      	mov	r0, r2
 8007bb6:	4619      	mov	r1, r3
 8007bb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bba:	2200      	movs	r2, #0
 8007bbc:	61bb      	str	r3, [r7, #24]
 8007bbe:	61fa      	str	r2, [r7, #28]
 8007bc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007bc4:	f7f8 fe96 	bl	80008f4 <__aeabi_uldivmod>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	460b      	mov	r3, r1
 8007bcc:	4613      	mov	r3, r2
 8007bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8007c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	0c1b      	lsrs	r3, r3, #16
 8007bd6:	f003 0303 	and.w	r3, r3, #3
 8007bda:	3301      	adds	r3, #1
 8007bdc:	005b      	lsls	r3, r3, #1
 8007bde:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007be0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007be2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007be8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007bea:	e002      	b.n	8007bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007bec:	4b05      	ldr	r3, [pc, #20]	@ (8007c04 <HAL_RCC_GetSysClockFreq+0x204>)
 8007bee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007bf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007bf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	3750      	adds	r7, #80	@ 0x50
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007bfe:	bf00      	nop
 8007c00:	40023800 	.word	0x40023800
 8007c04:	00f42400 	.word	0x00f42400
 8007c08:	007a1200 	.word	0x007a1200

08007c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c10:	4b03      	ldr	r3, [pc, #12]	@ (8007c20 <HAL_RCC_GetHCLKFreq+0x14>)
 8007c12:	681b      	ldr	r3, [r3, #0]
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	46bd      	mov	sp, r7
 8007c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1c:	4770      	bx	lr
 8007c1e:	bf00      	nop
 8007c20:	20000008 	.word	0x20000008

08007c24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007c28:	f7ff fff0 	bl	8007c0c <HAL_RCC_GetHCLKFreq>
 8007c2c:	4602      	mov	r2, r0
 8007c2e:	4b05      	ldr	r3, [pc, #20]	@ (8007c44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007c30:	689b      	ldr	r3, [r3, #8]
 8007c32:	0a9b      	lsrs	r3, r3, #10
 8007c34:	f003 0307 	and.w	r3, r3, #7
 8007c38:	4903      	ldr	r1, [pc, #12]	@ (8007c48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c3a:	5ccb      	ldrb	r3, [r1, r3]
 8007c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c40:	4618      	mov	r0, r3
 8007c42:	bd80      	pop	{r7, pc}
 8007c44:	40023800 	.word	0x40023800
 8007c48:	080131e4 	.word	0x080131e4

08007c4c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b086      	sub	sp, #24
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007c54:	2300      	movs	r3, #0
 8007c56:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f003 0301 	and.w	r3, r3, #1
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d105      	bne.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d035      	beq.n	8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007c74:	4b62      	ldr	r3, [pc, #392]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007c76:	2200      	movs	r2, #0
 8007c78:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007c7a:	f7fa ffb5 	bl	8002be8 <HAL_GetTick>
 8007c7e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007c80:	e008      	b.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007c82:	f7fa ffb1 	bl	8002be8 <HAL_GetTick>
 8007c86:	4602      	mov	r2, r0
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	1ad3      	subs	r3, r2, r3
 8007c8c:	2b02      	cmp	r3, #2
 8007c8e:	d901      	bls.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007c90:	2303      	movs	r3, #3
 8007c92:	e0b0      	b.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007c94:	4b5b      	ldr	r3, [pc, #364]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d1f0      	bne.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	019a      	lsls	r2, r3, #6
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	071b      	lsls	r3, r3, #28
 8007cac:	4955      	ldr	r1, [pc, #340]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007cb4:	4b52      	ldr	r3, [pc, #328]	@ (8007e00 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007cba:	f7fa ff95 	bl	8002be8 <HAL_GetTick>
 8007cbe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007cc0:	e008      	b.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007cc2:	f7fa ff91 	bl	8002be8 <HAL_GetTick>
 8007cc6:	4602      	mov	r2, r0
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	1ad3      	subs	r3, r2, r3
 8007ccc:	2b02      	cmp	r3, #2
 8007cce:	d901      	bls.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007cd0:	2303      	movs	r3, #3
 8007cd2:	e090      	b.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007cd4:	4b4b      	ldr	r3, [pc, #300]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d0f0      	beq.n	8007cc2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f003 0302 	and.w	r3, r3, #2
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f000 8083 	beq.w	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007cee:	2300      	movs	r3, #0
 8007cf0:	60fb      	str	r3, [r7, #12]
 8007cf2:	4b44      	ldr	r3, [pc, #272]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cf6:	4a43      	ldr	r2, [pc, #268]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007cf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007cfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8007cfe:	4b41      	ldr	r3, [pc, #260]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007d06:	60fb      	str	r3, [r7, #12]
 8007d08:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007d0a:	4b3f      	ldr	r3, [pc, #252]	@ (8007e08 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4a3e      	ldr	r2, [pc, #248]	@ (8007e08 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007d10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d14:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007d16:	f7fa ff67 	bl	8002be8 <HAL_GetTick>
 8007d1a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007d1c:	e008      	b.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d1e:	f7fa ff63 	bl	8002be8 <HAL_GetTick>
 8007d22:	4602      	mov	r2, r0
 8007d24:	697b      	ldr	r3, [r7, #20]
 8007d26:	1ad3      	subs	r3, r2, r3
 8007d28:	2b02      	cmp	r3, #2
 8007d2a:	d901      	bls.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007d2c:	2303      	movs	r3, #3
 8007d2e:	e062      	b.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007d30:	4b35      	ldr	r3, [pc, #212]	@ (8007e08 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d0f0      	beq.n	8007d1e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007d3c:	4b31      	ldr	r3, [pc, #196]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d44:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007d46:	693b      	ldr	r3, [r7, #16]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d02f      	beq.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d54:	693a      	ldr	r2, [r7, #16]
 8007d56:	429a      	cmp	r2, r3
 8007d58:	d028      	beq.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007d5a:	4b2a      	ldr	r3, [pc, #168]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d62:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007d64:	4b29      	ldr	r3, [pc, #164]	@ (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007d66:	2201      	movs	r2, #1
 8007d68:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007d6a:	4b28      	ldr	r3, [pc, #160]	@ (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007d70:	4a24      	ldr	r2, [pc, #144]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d72:	693b      	ldr	r3, [r7, #16]
 8007d74:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007d76:	4b23      	ldr	r3, [pc, #140]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d7a:	f003 0301 	and.w	r3, r3, #1
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	d114      	bne.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007d82:	f7fa ff31 	bl	8002be8 <HAL_GetTick>
 8007d86:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d88:	e00a      	b.n	8007da0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d8a:	f7fa ff2d 	bl	8002be8 <HAL_GetTick>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	1ad3      	subs	r3, r2, r3
 8007d94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d901      	bls.n	8007da0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007d9c:	2303      	movs	r3, #3
 8007d9e:	e02a      	b.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007da0:	4b18      	ldr	r3, [pc, #96]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007da2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007da4:	f003 0302 	and.w	r3, r3, #2
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d0ee      	beq.n	8007d8a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	68db      	ldr	r3, [r3, #12]
 8007db0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007db4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007db8:	d10d      	bne.n	8007dd6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007dba:	4b12      	ldr	r3, [pc, #72]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007dbc:	689b      	ldr	r3, [r3, #8]
 8007dbe:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	68db      	ldr	r3, [r3, #12]
 8007dc6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007dca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007dce:	490d      	ldr	r1, [pc, #52]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007dd0:	4313      	orrs	r3, r2
 8007dd2:	608b      	str	r3, [r1, #8]
 8007dd4:	e005      	b.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007dd8:	689b      	ldr	r3, [r3, #8]
 8007dda:	4a0a      	ldr	r2, [pc, #40]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007ddc:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007de0:	6093      	str	r3, [r2, #8]
 8007de2:	4b08      	ldr	r3, [pc, #32]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007de4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	68db      	ldr	r3, [r3, #12]
 8007dea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007dee:	4905      	ldr	r1, [pc, #20]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007df0:	4313      	orrs	r3, r2
 8007df2:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007df4:	2300      	movs	r3, #0
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3718      	adds	r7, #24
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}
 8007dfe:	bf00      	nop
 8007e00:	42470068 	.word	0x42470068
 8007e04:	40023800 	.word	0x40023800
 8007e08:	40007000 	.word	0x40007000
 8007e0c:	42470e40 	.word	0x42470e40

08007e10 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b087      	sub	sp, #28
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007e18:	2300      	movs	r3, #0
 8007e1a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007e20:	2300      	movs	r3, #0
 8007e22:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007e24:	2300      	movs	r3, #0
 8007e26:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2b01      	cmp	r3, #1
 8007e2c:	d13f      	bne.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007e2e:	4b24      	ldr	r3, [pc, #144]	@ (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007e30:	689b      	ldr	r3, [r3, #8]
 8007e32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e36:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d006      	beq.n	8007e4c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007e44:	d12f      	bne.n	8007ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007e46:	4b1f      	ldr	r3, [pc, #124]	@ (8007ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007e48:	617b      	str	r3, [r7, #20]
          break;
 8007e4a:	e02f      	b.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007e4c:	4b1c      	ldr	r3, [pc, #112]	@ (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007e58:	d108      	bne.n	8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007e5a:	4b19      	ldr	r3, [pc, #100]	@ (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e62:	4a19      	ldr	r2, [pc, #100]	@ (8007ec8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e68:	613b      	str	r3, [r7, #16]
 8007e6a:	e007      	b.n	8007e7c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007e6c:	4b14      	ldr	r3, [pc, #80]	@ (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007e6e:	685b      	ldr	r3, [r3, #4]
 8007e70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e74:	4a15      	ldr	r2, [pc, #84]	@ (8007ecc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8007e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e7a:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007e7c:	4b10      	ldr	r3, [pc, #64]	@ (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007e7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e82:	099b      	lsrs	r3, r3, #6
 8007e84:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	fb02 f303 	mul.w	r3, r2, r3
 8007e8e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007e90:	4b0b      	ldr	r3, [pc, #44]	@ (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007e92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e96:	0f1b      	lsrs	r3, r3, #28
 8007e98:	f003 0307 	and.w	r3, r3, #7
 8007e9c:	68ba      	ldr	r2, [r7, #8]
 8007e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ea2:	617b      	str	r3, [r7, #20]
          break;
 8007ea4:	e002      	b.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	617b      	str	r3, [r7, #20]
          break;
 8007eaa:	bf00      	nop
        }
      }
      break;
 8007eac:	e000      	b.n	8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8007eae:	bf00      	nop
    }
  }
  return frequency;
 8007eb0:	697b      	ldr	r3, [r7, #20]
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	371c      	adds	r7, #28
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebc:	4770      	bx	lr
 8007ebe:	bf00      	nop
 8007ec0:	40023800 	.word	0x40023800
 8007ec4:	00bb8000 	.word	0x00bb8000
 8007ec8:	007a1200 	.word	0x007a1200
 8007ecc:	00f42400 	.word	0x00f42400

08007ed0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b082      	sub	sp, #8
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d101      	bne.n	8007ee2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007ede:	2301      	movs	r3, #1
 8007ee0:	e07b      	b.n	8007fda <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d108      	bne.n	8007efc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	685b      	ldr	r3, [r3, #4]
 8007eee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ef2:	d009      	beq.n	8007f08 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	61da      	str	r2, [r3, #28]
 8007efa:	e005      	b.n	8007f08 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2200      	movs	r2, #0
 8007f00:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2200      	movs	r2, #0
 8007f06:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007f14:	b2db      	uxtb	r3, r3
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d106      	bne.n	8007f28 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007f22:	6878      	ldr	r0, [r7, #4]
 8007f24:	f7fa fc1e 	bl	8002764 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2202      	movs	r2, #2
 8007f2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	681a      	ldr	r2, [r3, #0]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f3e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	689b      	ldr	r3, [r3, #8]
 8007f4c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007f50:	431a      	orrs	r2, r3
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	68db      	ldr	r3, [r3, #12]
 8007f56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f5a:	431a      	orrs	r2, r3
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	691b      	ldr	r3, [r3, #16]
 8007f60:	f003 0302 	and.w	r3, r3, #2
 8007f64:	431a      	orrs	r2, r3
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	695b      	ldr	r3, [r3, #20]
 8007f6a:	f003 0301 	and.w	r3, r3, #1
 8007f6e:	431a      	orrs	r2, r3
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	699b      	ldr	r3, [r3, #24]
 8007f74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f78:	431a      	orrs	r2, r3
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	69db      	ldr	r3, [r3, #28]
 8007f7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f82:	431a      	orrs	r2, r3
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6a1b      	ldr	r3, [r3, #32]
 8007f88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f8c:	ea42 0103 	orr.w	r1, r2, r3
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f94:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	430a      	orrs	r2, r1
 8007f9e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	699b      	ldr	r3, [r3, #24]
 8007fa4:	0c1b      	lsrs	r3, r3, #16
 8007fa6:	f003 0104 	and.w	r1, r3, #4
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fae:	f003 0210 	and.w	r2, r3, #16
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	430a      	orrs	r2, r1
 8007fb8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	69da      	ldr	r2, [r3, #28]
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007fc8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007fd8:	2300      	movs	r3, #0
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	3708      	adds	r7, #8
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bd80      	pop	{r7, pc}

08007fe2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007fe2:	b580      	push	{r7, lr}
 8007fe4:	b088      	sub	sp, #32
 8007fe6:	af00      	add	r7, sp, #0
 8007fe8:	60f8      	str	r0, [r7, #12]
 8007fea:	60b9      	str	r1, [r7, #8]
 8007fec:	603b      	str	r3, [r7, #0]
 8007fee:	4613      	mov	r3, r2
 8007ff0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007ff2:	f7fa fdf9 	bl	8002be8 <HAL_GetTick>
 8007ff6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007ff8:	88fb      	ldrh	r3, [r7, #6]
 8007ffa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008002:	b2db      	uxtb	r3, r3
 8008004:	2b01      	cmp	r3, #1
 8008006:	d001      	beq.n	800800c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008008:	2302      	movs	r3, #2
 800800a:	e12a      	b.n	8008262 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d002      	beq.n	8008018 <HAL_SPI_Transmit+0x36>
 8008012:	88fb      	ldrh	r3, [r7, #6]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d101      	bne.n	800801c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008018:	2301      	movs	r3, #1
 800801a:	e122      	b.n	8008262 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008022:	2b01      	cmp	r3, #1
 8008024:	d101      	bne.n	800802a <HAL_SPI_Transmit+0x48>
 8008026:	2302      	movs	r3, #2
 8008028:	e11b      	b.n	8008262 <HAL_SPI_Transmit+0x280>
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	2201      	movs	r2, #1
 800802e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2203      	movs	r2, #3
 8008036:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2200      	movs	r2, #0
 800803e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	68ba      	ldr	r2, [r7, #8]
 8008044:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	88fa      	ldrh	r2, [r7, #6]
 800804a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	88fa      	ldrh	r2, [r7, #6]
 8008050:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	2200      	movs	r2, #0
 8008056:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2200      	movs	r2, #0
 800805c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	2200      	movs	r2, #0
 8008062:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2200      	movs	r2, #0
 8008068:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2200      	movs	r2, #0
 800806e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	689b      	ldr	r3, [r3, #8]
 8008074:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008078:	d10f      	bne.n	800809a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	681a      	ldr	r2, [r3, #0]
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008088:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	681a      	ldr	r2, [r3, #0]
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008098:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080a4:	2b40      	cmp	r3, #64	@ 0x40
 80080a6:	d007      	beq.n	80080b8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	681a      	ldr	r2, [r3, #0]
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80080b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	68db      	ldr	r3, [r3, #12]
 80080bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80080c0:	d152      	bne.n	8008168 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	685b      	ldr	r3, [r3, #4]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d002      	beq.n	80080d0 <HAL_SPI_Transmit+0xee>
 80080ca:	8b7b      	ldrh	r3, [r7, #26]
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	d145      	bne.n	800815c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080d4:	881a      	ldrh	r2, [r3, #0]
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080e0:	1c9a      	adds	r2, r3, #2
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80080ea:	b29b      	uxth	r3, r3
 80080ec:	3b01      	subs	r3, #1
 80080ee:	b29a      	uxth	r2, r3
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80080f4:	e032      	b.n	800815c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	689b      	ldr	r3, [r3, #8]
 80080fc:	f003 0302 	and.w	r3, r3, #2
 8008100:	2b02      	cmp	r3, #2
 8008102:	d112      	bne.n	800812a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008108:	881a      	ldrh	r2, [r3, #0]
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008114:	1c9a      	adds	r2, r3, #2
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800811e:	b29b      	uxth	r3, r3
 8008120:	3b01      	subs	r3, #1
 8008122:	b29a      	uxth	r2, r3
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008128:	e018      	b.n	800815c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800812a:	f7fa fd5d 	bl	8002be8 <HAL_GetTick>
 800812e:	4602      	mov	r2, r0
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	1ad3      	subs	r3, r2, r3
 8008134:	683a      	ldr	r2, [r7, #0]
 8008136:	429a      	cmp	r2, r3
 8008138:	d803      	bhi.n	8008142 <HAL_SPI_Transmit+0x160>
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008140:	d102      	bne.n	8008148 <HAL_SPI_Transmit+0x166>
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d109      	bne.n	800815c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2201      	movs	r2, #1
 800814c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2200      	movs	r2, #0
 8008154:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008158:	2303      	movs	r3, #3
 800815a:	e082      	b.n	8008262 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008160:	b29b      	uxth	r3, r3
 8008162:	2b00      	cmp	r3, #0
 8008164:	d1c7      	bne.n	80080f6 <HAL_SPI_Transmit+0x114>
 8008166:	e053      	b.n	8008210 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d002      	beq.n	8008176 <HAL_SPI_Transmit+0x194>
 8008170:	8b7b      	ldrh	r3, [r7, #26]
 8008172:	2b01      	cmp	r3, #1
 8008174:	d147      	bne.n	8008206 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	330c      	adds	r3, #12
 8008180:	7812      	ldrb	r2, [r2, #0]
 8008182:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008188:	1c5a      	adds	r2, r3, #1
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008192:	b29b      	uxth	r3, r3
 8008194:	3b01      	subs	r3, #1
 8008196:	b29a      	uxth	r2, r3
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800819c:	e033      	b.n	8008206 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	689b      	ldr	r3, [r3, #8]
 80081a4:	f003 0302 	and.w	r3, r3, #2
 80081a8:	2b02      	cmp	r3, #2
 80081aa:	d113      	bne.n	80081d4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	330c      	adds	r3, #12
 80081b6:	7812      	ldrb	r2, [r2, #0]
 80081b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081be:	1c5a      	adds	r2, r3, #1
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	3b01      	subs	r3, #1
 80081cc:	b29a      	uxth	r2, r3
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80081d2:	e018      	b.n	8008206 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80081d4:	f7fa fd08 	bl	8002be8 <HAL_GetTick>
 80081d8:	4602      	mov	r2, r0
 80081da:	69fb      	ldr	r3, [r7, #28]
 80081dc:	1ad3      	subs	r3, r2, r3
 80081de:	683a      	ldr	r2, [r7, #0]
 80081e0:	429a      	cmp	r2, r3
 80081e2:	d803      	bhi.n	80081ec <HAL_SPI_Transmit+0x20a>
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081ea:	d102      	bne.n	80081f2 <HAL_SPI_Transmit+0x210>
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d109      	bne.n	8008206 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	2201      	movs	r2, #1
 80081f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2200      	movs	r2, #0
 80081fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008202:	2303      	movs	r3, #3
 8008204:	e02d      	b.n	8008262 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800820a:	b29b      	uxth	r3, r3
 800820c:	2b00      	cmp	r3, #0
 800820e:	d1c6      	bne.n	800819e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008210:	69fa      	ldr	r2, [r7, #28]
 8008212:	6839      	ldr	r1, [r7, #0]
 8008214:	68f8      	ldr	r0, [r7, #12]
 8008216:	f000 f9cf 	bl	80085b8 <SPI_EndRxTxTransaction>
 800821a:	4603      	mov	r3, r0
 800821c:	2b00      	cmp	r3, #0
 800821e:	d002      	beq.n	8008226 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	2220      	movs	r2, #32
 8008224:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	689b      	ldr	r3, [r3, #8]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d10a      	bne.n	8008244 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800822e:	2300      	movs	r3, #0
 8008230:	617b      	str	r3, [r7, #20]
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	68db      	ldr	r3, [r3, #12]
 8008238:	617b      	str	r3, [r7, #20]
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	617b      	str	r3, [r7, #20]
 8008242:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2201      	movs	r2, #1
 8008248:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	2200      	movs	r2, #0
 8008250:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008258:	2b00      	cmp	r3, #0
 800825a:	d001      	beq.n	8008260 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800825c:	2301      	movs	r3, #1
 800825e:	e000      	b.n	8008262 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8008260:	2300      	movs	r3, #0
  }
}
 8008262:	4618      	mov	r0, r3
 8008264:	3720      	adds	r7, #32
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}
	...

0800826c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b088      	sub	sp, #32
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	685b      	ldr	r3, [r3, #4]
 800827a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	689b      	ldr	r3, [r3, #8]
 8008282:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008284:	69bb      	ldr	r3, [r7, #24]
 8008286:	099b      	lsrs	r3, r3, #6
 8008288:	f003 0301 	and.w	r3, r3, #1
 800828c:	2b00      	cmp	r3, #0
 800828e:	d10f      	bne.n	80082b0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008290:	69bb      	ldr	r3, [r7, #24]
 8008292:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008296:	2b00      	cmp	r3, #0
 8008298:	d00a      	beq.n	80082b0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800829a:	69fb      	ldr	r3, [r7, #28]
 800829c:	099b      	lsrs	r3, r3, #6
 800829e:	f003 0301 	and.w	r3, r3, #1
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d004      	beq.n	80082b0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	4798      	blx	r3
    return;
 80082ae:	e0d7      	b.n	8008460 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80082b0:	69bb      	ldr	r3, [r7, #24]
 80082b2:	085b      	lsrs	r3, r3, #1
 80082b4:	f003 0301 	and.w	r3, r3, #1
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d00a      	beq.n	80082d2 <HAL_SPI_IRQHandler+0x66>
 80082bc:	69fb      	ldr	r3, [r7, #28]
 80082be:	09db      	lsrs	r3, r3, #7
 80082c0:	f003 0301 	and.w	r3, r3, #1
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d004      	beq.n	80082d2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	4798      	blx	r3
    return;
 80082d0:	e0c6      	b.n	8008460 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80082d2:	69bb      	ldr	r3, [r7, #24]
 80082d4:	095b      	lsrs	r3, r3, #5
 80082d6:	f003 0301 	and.w	r3, r3, #1
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d10c      	bne.n	80082f8 <HAL_SPI_IRQHandler+0x8c>
 80082de:	69bb      	ldr	r3, [r7, #24]
 80082e0:	099b      	lsrs	r3, r3, #6
 80082e2:	f003 0301 	and.w	r3, r3, #1
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d106      	bne.n	80082f8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80082ea:	69bb      	ldr	r3, [r7, #24]
 80082ec:	0a1b      	lsrs	r3, r3, #8
 80082ee:	f003 0301 	and.w	r3, r3, #1
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	f000 80b4 	beq.w	8008460 <HAL_SPI_IRQHandler+0x1f4>
 80082f8:	69fb      	ldr	r3, [r7, #28]
 80082fa:	095b      	lsrs	r3, r3, #5
 80082fc:	f003 0301 	and.w	r3, r3, #1
 8008300:	2b00      	cmp	r3, #0
 8008302:	f000 80ad 	beq.w	8008460 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008306:	69bb      	ldr	r3, [r7, #24]
 8008308:	099b      	lsrs	r3, r3, #6
 800830a:	f003 0301 	and.w	r3, r3, #1
 800830e:	2b00      	cmp	r3, #0
 8008310:	d023      	beq.n	800835a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008318:	b2db      	uxtb	r3, r3
 800831a:	2b03      	cmp	r3, #3
 800831c:	d011      	beq.n	8008342 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008322:	f043 0204 	orr.w	r2, r3, #4
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800832a:	2300      	movs	r3, #0
 800832c:	617b      	str	r3, [r7, #20]
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	68db      	ldr	r3, [r3, #12]
 8008334:	617b      	str	r3, [r7, #20]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	689b      	ldr	r3, [r3, #8]
 800833c:	617b      	str	r3, [r7, #20]
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	e00b      	b.n	800835a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008342:	2300      	movs	r3, #0
 8008344:	613b      	str	r3, [r7, #16]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	68db      	ldr	r3, [r3, #12]
 800834c:	613b      	str	r3, [r7, #16]
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	689b      	ldr	r3, [r3, #8]
 8008354:	613b      	str	r3, [r7, #16]
 8008356:	693b      	ldr	r3, [r7, #16]
        return;
 8008358:	e082      	b.n	8008460 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800835a:	69bb      	ldr	r3, [r7, #24]
 800835c:	095b      	lsrs	r3, r3, #5
 800835e:	f003 0301 	and.w	r3, r3, #1
 8008362:	2b00      	cmp	r3, #0
 8008364:	d014      	beq.n	8008390 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800836a:	f043 0201 	orr.w	r2, r3, #1
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008372:	2300      	movs	r3, #0
 8008374:	60fb      	str	r3, [r7, #12]
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	689b      	ldr	r3, [r3, #8]
 800837c:	60fb      	str	r3, [r7, #12]
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	681a      	ldr	r2, [r3, #0]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800838c:	601a      	str	r2, [r3, #0]
 800838e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008390:	69bb      	ldr	r3, [r7, #24]
 8008392:	0a1b      	lsrs	r3, r3, #8
 8008394:	f003 0301 	and.w	r3, r3, #1
 8008398:	2b00      	cmp	r3, #0
 800839a:	d00c      	beq.n	80083b6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083a0:	f043 0208 	orr.w	r2, r3, #8
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80083a8:	2300      	movs	r3, #0
 80083aa:	60bb      	str	r3, [r7, #8]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	689b      	ldr	r3, [r3, #8]
 80083b2:	60bb      	str	r3, [r7, #8]
 80083b4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d04f      	beq.n	800845e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	685a      	ldr	r2, [r3, #4]
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80083cc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2201      	movs	r2, #1
 80083d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80083d6:	69fb      	ldr	r3, [r7, #28]
 80083d8:	f003 0302 	and.w	r3, r3, #2
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d104      	bne.n	80083ea <HAL_SPI_IRQHandler+0x17e>
 80083e0:	69fb      	ldr	r3, [r7, #28]
 80083e2:	f003 0301 	and.w	r3, r3, #1
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d034      	beq.n	8008454 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	685a      	ldr	r2, [r3, #4]
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f022 0203 	bic.w	r2, r2, #3
 80083f8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d011      	beq.n	8008426 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008406:	4a18      	ldr	r2, [pc, #96]	@ (8008468 <HAL_SPI_IRQHandler+0x1fc>)
 8008408:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800840e:	4618      	mov	r0, r3
 8008410:	f7fa fdda 	bl	8002fc8 <HAL_DMA_Abort_IT>
 8008414:	4603      	mov	r3, r0
 8008416:	2b00      	cmp	r3, #0
 8008418:	d005      	beq.n	8008426 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800841e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800842a:	2b00      	cmp	r3, #0
 800842c:	d016      	beq.n	800845c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008432:	4a0d      	ldr	r2, [pc, #52]	@ (8008468 <HAL_SPI_IRQHandler+0x1fc>)
 8008434:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800843a:	4618      	mov	r0, r3
 800843c:	f7fa fdc4 	bl	8002fc8 <HAL_DMA_Abort_IT>
 8008440:	4603      	mov	r3, r0
 8008442:	2b00      	cmp	r3, #0
 8008444:	d00a      	beq.n	800845c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800844a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8008452:	e003      	b.n	800845c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f000 f809 	bl	800846c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800845a:	e000      	b.n	800845e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800845c:	bf00      	nop
    return;
 800845e:	bf00      	nop
  }
}
 8008460:	3720      	adds	r7, #32
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}
 8008466:	bf00      	nop
 8008468:	08008481 	.word	0x08008481

0800846c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800846c:	b480      	push	{r7}
 800846e:	b083      	sub	sp, #12
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008474:	bf00      	nop
 8008476:	370c      	adds	r7, #12
 8008478:	46bd      	mov	sp, r7
 800847a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847e:	4770      	bx	lr

08008480 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b084      	sub	sp, #16
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800848c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	2200      	movs	r2, #0
 8008492:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2200      	movs	r2, #0
 8008498:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800849a:	68f8      	ldr	r0, [r7, #12]
 800849c:	f7ff ffe6 	bl	800846c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80084a0:	bf00      	nop
 80084a2:	3710      	adds	r7, #16
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bd80      	pop	{r7, pc}

080084a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b088      	sub	sp, #32
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	60f8      	str	r0, [r7, #12]
 80084b0:	60b9      	str	r1, [r7, #8]
 80084b2:	603b      	str	r3, [r7, #0]
 80084b4:	4613      	mov	r3, r2
 80084b6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80084b8:	f7fa fb96 	bl	8002be8 <HAL_GetTick>
 80084bc:	4602      	mov	r2, r0
 80084be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084c0:	1a9b      	subs	r3, r3, r2
 80084c2:	683a      	ldr	r2, [r7, #0]
 80084c4:	4413      	add	r3, r2
 80084c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80084c8:	f7fa fb8e 	bl	8002be8 <HAL_GetTick>
 80084cc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80084ce:	4b39      	ldr	r3, [pc, #228]	@ (80085b4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	015b      	lsls	r3, r3, #5
 80084d4:	0d1b      	lsrs	r3, r3, #20
 80084d6:	69fa      	ldr	r2, [r7, #28]
 80084d8:	fb02 f303 	mul.w	r3, r2, r3
 80084dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80084de:	e055      	b.n	800858c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084e6:	d051      	beq.n	800858c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80084e8:	f7fa fb7e 	bl	8002be8 <HAL_GetTick>
 80084ec:	4602      	mov	r2, r0
 80084ee:	69bb      	ldr	r3, [r7, #24]
 80084f0:	1ad3      	subs	r3, r2, r3
 80084f2:	69fa      	ldr	r2, [r7, #28]
 80084f4:	429a      	cmp	r2, r3
 80084f6:	d902      	bls.n	80084fe <SPI_WaitFlagStateUntilTimeout+0x56>
 80084f8:	69fb      	ldr	r3, [r7, #28]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d13d      	bne.n	800857a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	685a      	ldr	r2, [r3, #4]
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800850c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008516:	d111      	bne.n	800853c <SPI_WaitFlagStateUntilTimeout+0x94>
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	689b      	ldr	r3, [r3, #8]
 800851c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008520:	d004      	beq.n	800852c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	689b      	ldr	r3, [r3, #8]
 8008526:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800852a:	d107      	bne.n	800853c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	681a      	ldr	r2, [r3, #0]
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800853a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008540:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008544:	d10f      	bne.n	8008566 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	681a      	ldr	r2, [r3, #0]
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008554:	601a      	str	r2, [r3, #0]
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	681a      	ldr	r2, [r3, #0]
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008564:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	2201      	movs	r2, #1
 800856a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	2200      	movs	r2, #0
 8008572:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8008576:	2303      	movs	r3, #3
 8008578:	e018      	b.n	80085ac <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d102      	bne.n	8008586 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008580:	2300      	movs	r3, #0
 8008582:	61fb      	str	r3, [r7, #28]
 8008584:	e002      	b.n	800858c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	3b01      	subs	r3, #1
 800858a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	689a      	ldr	r2, [r3, #8]
 8008592:	68bb      	ldr	r3, [r7, #8]
 8008594:	4013      	ands	r3, r2
 8008596:	68ba      	ldr	r2, [r7, #8]
 8008598:	429a      	cmp	r2, r3
 800859a:	bf0c      	ite	eq
 800859c:	2301      	moveq	r3, #1
 800859e:	2300      	movne	r3, #0
 80085a0:	b2db      	uxtb	r3, r3
 80085a2:	461a      	mov	r2, r3
 80085a4:	79fb      	ldrb	r3, [r7, #7]
 80085a6:	429a      	cmp	r2, r3
 80085a8:	d19a      	bne.n	80084e0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80085aa:	2300      	movs	r3, #0
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3720      	adds	r7, #32
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}
 80085b4:	20000008 	.word	0x20000008

080085b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b088      	sub	sp, #32
 80085bc:	af02      	add	r7, sp, #8
 80085be:	60f8      	str	r0, [r7, #12]
 80085c0:	60b9      	str	r1, [r7, #8]
 80085c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	9300      	str	r3, [sp, #0]
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	2201      	movs	r2, #1
 80085cc:	2102      	movs	r1, #2
 80085ce:	68f8      	ldr	r0, [r7, #12]
 80085d0:	f7ff ff6a 	bl	80084a8 <SPI_WaitFlagStateUntilTimeout>
 80085d4:	4603      	mov	r3, r0
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d007      	beq.n	80085ea <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085de:	f043 0220 	orr.w	r2, r3, #32
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80085e6:	2303      	movs	r3, #3
 80085e8:	e032      	b.n	8008650 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80085ea:	4b1b      	ldr	r3, [pc, #108]	@ (8008658 <SPI_EndRxTxTransaction+0xa0>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4a1b      	ldr	r2, [pc, #108]	@ (800865c <SPI_EndRxTxTransaction+0xa4>)
 80085f0:	fba2 2303 	umull	r2, r3, r2, r3
 80085f4:	0d5b      	lsrs	r3, r3, #21
 80085f6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80085fa:	fb02 f303 	mul.w	r3, r2, r3
 80085fe:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	685b      	ldr	r3, [r3, #4]
 8008604:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008608:	d112      	bne.n	8008630 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	9300      	str	r3, [sp, #0]
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	2200      	movs	r2, #0
 8008612:	2180      	movs	r1, #128	@ 0x80
 8008614:	68f8      	ldr	r0, [r7, #12]
 8008616:	f7ff ff47 	bl	80084a8 <SPI_WaitFlagStateUntilTimeout>
 800861a:	4603      	mov	r3, r0
 800861c:	2b00      	cmp	r3, #0
 800861e:	d016      	beq.n	800864e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008624:	f043 0220 	orr.w	r2, r3, #32
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800862c:	2303      	movs	r3, #3
 800862e:	e00f      	b.n	8008650 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008630:	697b      	ldr	r3, [r7, #20]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d00a      	beq.n	800864c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	3b01      	subs	r3, #1
 800863a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	689b      	ldr	r3, [r3, #8]
 8008642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008646:	2b80      	cmp	r3, #128	@ 0x80
 8008648:	d0f2      	beq.n	8008630 <SPI_EndRxTxTransaction+0x78>
 800864a:	e000      	b.n	800864e <SPI_EndRxTxTransaction+0x96>
        break;
 800864c:	bf00      	nop
  }

  return HAL_OK;
 800864e:	2300      	movs	r3, #0
}
 8008650:	4618      	mov	r0, r3
 8008652:	3718      	adds	r7, #24
 8008654:	46bd      	mov	sp, r7
 8008656:	bd80      	pop	{r7, pc}
 8008658:	20000008 	.word	0x20000008
 800865c:	165e9f81 	.word	0x165e9f81

08008660 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b082      	sub	sp, #8
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d101      	bne.n	8008672 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800866e:	2301      	movs	r3, #1
 8008670:	e041      	b.n	80086f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008678:	b2db      	uxtb	r3, r3
 800867a:	2b00      	cmp	r3, #0
 800867c:	d106      	bne.n	800868c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2200      	movs	r2, #0
 8008682:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f7fa f92c 	bl	80028e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2202      	movs	r2, #2
 8008690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681a      	ldr	r2, [r3, #0]
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	3304      	adds	r3, #4
 800869c:	4619      	mov	r1, r3
 800869e:	4610      	mov	r0, r2
 80086a0:	f000 fad8 	bl	8008c54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2201      	movs	r2, #1
 80086a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2201      	movs	r2, #1
 80086b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2201      	movs	r2, #1
 80086b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2201      	movs	r2, #1
 80086c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2201      	movs	r2, #1
 80086c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2201      	movs	r2, #1
 80086d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2201      	movs	r2, #1
 80086d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2201      	movs	r2, #1
 80086e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2201      	movs	r2, #1
 80086e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2201      	movs	r2, #1
 80086f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80086f4:	2300      	movs	r3, #0
}
 80086f6:	4618      	mov	r0, r3
 80086f8:	3708      	adds	r7, #8
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}

080086fe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80086fe:	b580      	push	{r7, lr}
 8008700:	b082      	sub	sp, #8
 8008702:	af00      	add	r7, sp, #0
 8008704:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d101      	bne.n	8008710 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800870c:	2301      	movs	r3, #1
 800870e:	e041      	b.n	8008794 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008716:	b2db      	uxtb	r3, r3
 8008718:	2b00      	cmp	r3, #0
 800871a:	d106      	bne.n	800872a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2200      	movs	r2, #0
 8008720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	f000 f839 	bl	800879c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2202      	movs	r2, #2
 800872e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681a      	ldr	r2, [r3, #0]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	3304      	adds	r3, #4
 800873a:	4619      	mov	r1, r3
 800873c:	4610      	mov	r0, r2
 800873e:	f000 fa89 	bl	8008c54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2201      	movs	r2, #1
 8008746:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2201      	movs	r2, #1
 800874e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2201      	movs	r2, #1
 8008756:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2201      	movs	r2, #1
 800875e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2201      	movs	r2, #1
 8008766:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2201      	movs	r2, #1
 800876e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2201      	movs	r2, #1
 8008776:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2201      	movs	r2, #1
 800877e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	2201      	movs	r2, #1
 8008786:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2201      	movs	r2, #1
 800878e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008792:	2300      	movs	r3, #0
}
 8008794:	4618      	mov	r0, r3
 8008796:	3708      	adds	r7, #8
 8008798:	46bd      	mov	sp, r7
 800879a:	bd80      	pop	{r7, pc}

0800879c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800879c:	b480      	push	{r7}
 800879e:	b083      	sub	sp, #12
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80087a4:	bf00      	nop
 80087a6:	370c      	adds	r7, #12
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b084      	sub	sp, #16
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
 80087b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d109      	bne.n	80087d4 <HAL_TIM_PWM_Start+0x24>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80087c6:	b2db      	uxtb	r3, r3
 80087c8:	2b01      	cmp	r3, #1
 80087ca:	bf14      	ite	ne
 80087cc:	2301      	movne	r3, #1
 80087ce:	2300      	moveq	r3, #0
 80087d0:	b2db      	uxtb	r3, r3
 80087d2:	e022      	b.n	800881a <HAL_TIM_PWM_Start+0x6a>
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	2b04      	cmp	r3, #4
 80087d8:	d109      	bne.n	80087ee <HAL_TIM_PWM_Start+0x3e>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80087e0:	b2db      	uxtb	r3, r3
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	bf14      	ite	ne
 80087e6:	2301      	movne	r3, #1
 80087e8:	2300      	moveq	r3, #0
 80087ea:	b2db      	uxtb	r3, r3
 80087ec:	e015      	b.n	800881a <HAL_TIM_PWM_Start+0x6a>
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	2b08      	cmp	r3, #8
 80087f2:	d109      	bne.n	8008808 <HAL_TIM_PWM_Start+0x58>
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80087fa:	b2db      	uxtb	r3, r3
 80087fc:	2b01      	cmp	r3, #1
 80087fe:	bf14      	ite	ne
 8008800:	2301      	movne	r3, #1
 8008802:	2300      	moveq	r3, #0
 8008804:	b2db      	uxtb	r3, r3
 8008806:	e008      	b.n	800881a <HAL_TIM_PWM_Start+0x6a>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800880e:	b2db      	uxtb	r3, r3
 8008810:	2b01      	cmp	r3, #1
 8008812:	bf14      	ite	ne
 8008814:	2301      	movne	r3, #1
 8008816:	2300      	moveq	r3, #0
 8008818:	b2db      	uxtb	r3, r3
 800881a:	2b00      	cmp	r3, #0
 800881c:	d001      	beq.n	8008822 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800881e:	2301      	movs	r3, #1
 8008820:	e07c      	b.n	800891c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d104      	bne.n	8008832 <HAL_TIM_PWM_Start+0x82>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2202      	movs	r2, #2
 800882c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008830:	e013      	b.n	800885a <HAL_TIM_PWM_Start+0xaa>
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	2b04      	cmp	r3, #4
 8008836:	d104      	bne.n	8008842 <HAL_TIM_PWM_Start+0x92>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2202      	movs	r2, #2
 800883c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008840:	e00b      	b.n	800885a <HAL_TIM_PWM_Start+0xaa>
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	2b08      	cmp	r3, #8
 8008846:	d104      	bne.n	8008852 <HAL_TIM_PWM_Start+0xa2>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2202      	movs	r2, #2
 800884c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008850:	e003      	b.n	800885a <HAL_TIM_PWM_Start+0xaa>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2202      	movs	r2, #2
 8008856:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	2201      	movs	r2, #1
 8008860:	6839      	ldr	r1, [r7, #0]
 8008862:	4618      	mov	r0, r3
 8008864:	f000 fce6 	bl	8009234 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	4a2d      	ldr	r2, [pc, #180]	@ (8008924 <HAL_TIM_PWM_Start+0x174>)
 800886e:	4293      	cmp	r3, r2
 8008870:	d004      	beq.n	800887c <HAL_TIM_PWM_Start+0xcc>
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	4a2c      	ldr	r2, [pc, #176]	@ (8008928 <HAL_TIM_PWM_Start+0x178>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d101      	bne.n	8008880 <HAL_TIM_PWM_Start+0xd0>
 800887c:	2301      	movs	r3, #1
 800887e:	e000      	b.n	8008882 <HAL_TIM_PWM_Start+0xd2>
 8008880:	2300      	movs	r3, #0
 8008882:	2b00      	cmp	r3, #0
 8008884:	d007      	beq.n	8008896 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008894:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a22      	ldr	r2, [pc, #136]	@ (8008924 <HAL_TIM_PWM_Start+0x174>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d022      	beq.n	80088e6 <HAL_TIM_PWM_Start+0x136>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088a8:	d01d      	beq.n	80088e6 <HAL_TIM_PWM_Start+0x136>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a1f      	ldr	r2, [pc, #124]	@ (800892c <HAL_TIM_PWM_Start+0x17c>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d018      	beq.n	80088e6 <HAL_TIM_PWM_Start+0x136>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4a1d      	ldr	r2, [pc, #116]	@ (8008930 <HAL_TIM_PWM_Start+0x180>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d013      	beq.n	80088e6 <HAL_TIM_PWM_Start+0x136>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	4a1c      	ldr	r2, [pc, #112]	@ (8008934 <HAL_TIM_PWM_Start+0x184>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d00e      	beq.n	80088e6 <HAL_TIM_PWM_Start+0x136>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4a16      	ldr	r2, [pc, #88]	@ (8008928 <HAL_TIM_PWM_Start+0x178>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d009      	beq.n	80088e6 <HAL_TIM_PWM_Start+0x136>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a18      	ldr	r2, [pc, #96]	@ (8008938 <HAL_TIM_PWM_Start+0x188>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d004      	beq.n	80088e6 <HAL_TIM_PWM_Start+0x136>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4a16      	ldr	r2, [pc, #88]	@ (800893c <HAL_TIM_PWM_Start+0x18c>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d111      	bne.n	800890a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	689b      	ldr	r3, [r3, #8]
 80088ec:	f003 0307 	and.w	r3, r3, #7
 80088f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	2b06      	cmp	r3, #6
 80088f6:	d010      	beq.n	800891a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	681a      	ldr	r2, [r3, #0]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f042 0201 	orr.w	r2, r2, #1
 8008906:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008908:	e007      	b.n	800891a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	681a      	ldr	r2, [r3, #0]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f042 0201 	orr.w	r2, r2, #1
 8008918:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800891a:	2300      	movs	r3, #0
}
 800891c:	4618      	mov	r0, r3
 800891e:	3710      	adds	r7, #16
 8008920:	46bd      	mov	sp, r7
 8008922:	bd80      	pop	{r7, pc}
 8008924:	40010000 	.word	0x40010000
 8008928:	40010400 	.word	0x40010400
 800892c:	40000400 	.word	0x40000400
 8008930:	40000800 	.word	0x40000800
 8008934:	40000c00 	.word	0x40000c00
 8008938:	40014000 	.word	0x40014000
 800893c:	40001800 	.word	0x40001800

08008940 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008940:	b580      	push	{r7, lr}
 8008942:	b086      	sub	sp, #24
 8008944:	af00      	add	r7, sp, #0
 8008946:	60f8      	str	r0, [r7, #12]
 8008948:	60b9      	str	r1, [r7, #8]
 800894a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800894c:	2300      	movs	r3, #0
 800894e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008956:	2b01      	cmp	r3, #1
 8008958:	d101      	bne.n	800895e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800895a:	2302      	movs	r3, #2
 800895c:	e0ae      	b.n	8008abc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2201      	movs	r2, #1
 8008962:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2b0c      	cmp	r3, #12
 800896a:	f200 809f 	bhi.w	8008aac <HAL_TIM_PWM_ConfigChannel+0x16c>
 800896e:	a201      	add	r2, pc, #4	@ (adr r2, 8008974 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008974:	080089a9 	.word	0x080089a9
 8008978:	08008aad 	.word	0x08008aad
 800897c:	08008aad 	.word	0x08008aad
 8008980:	08008aad 	.word	0x08008aad
 8008984:	080089e9 	.word	0x080089e9
 8008988:	08008aad 	.word	0x08008aad
 800898c:	08008aad 	.word	0x08008aad
 8008990:	08008aad 	.word	0x08008aad
 8008994:	08008a2b 	.word	0x08008a2b
 8008998:	08008aad 	.word	0x08008aad
 800899c:	08008aad 	.word	0x08008aad
 80089a0:	08008aad 	.word	0x08008aad
 80089a4:	08008a6b 	.word	0x08008a6b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	68b9      	ldr	r1, [r7, #8]
 80089ae:	4618      	mov	r0, r3
 80089b0:	f000 f9f6 	bl	8008da0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	699a      	ldr	r2, [r3, #24]
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f042 0208 	orr.w	r2, r2, #8
 80089c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	699a      	ldr	r2, [r3, #24]
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f022 0204 	bic.w	r2, r2, #4
 80089d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	6999      	ldr	r1, [r3, #24]
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	691a      	ldr	r2, [r3, #16]
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	430a      	orrs	r2, r1
 80089e4:	619a      	str	r2, [r3, #24]
      break;
 80089e6:	e064      	b.n	8008ab2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	68b9      	ldr	r1, [r7, #8]
 80089ee:	4618      	mov	r0, r3
 80089f0:	f000 fa46 	bl	8008e80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	699a      	ldr	r2, [r3, #24]
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	699a      	ldr	r2, [r3, #24]
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	6999      	ldr	r1, [r3, #24]
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	691b      	ldr	r3, [r3, #16]
 8008a1e:	021a      	lsls	r2, r3, #8
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	430a      	orrs	r2, r1
 8008a26:	619a      	str	r2, [r3, #24]
      break;
 8008a28:	e043      	b.n	8008ab2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	68b9      	ldr	r1, [r7, #8]
 8008a30:	4618      	mov	r0, r3
 8008a32:	f000 fa9b 	bl	8008f6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	69da      	ldr	r2, [r3, #28]
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f042 0208 	orr.w	r2, r2, #8
 8008a44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	69da      	ldr	r2, [r3, #28]
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f022 0204 	bic.w	r2, r2, #4
 8008a54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	69d9      	ldr	r1, [r3, #28]
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	691a      	ldr	r2, [r3, #16]
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	430a      	orrs	r2, r1
 8008a66:	61da      	str	r2, [r3, #28]
      break;
 8008a68:	e023      	b.n	8008ab2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	68b9      	ldr	r1, [r7, #8]
 8008a70:	4618      	mov	r0, r3
 8008a72:	f000 faef 	bl	8009054 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	69da      	ldr	r2, [r3, #28]
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	69da      	ldr	r2, [r3, #28]
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	69d9      	ldr	r1, [r3, #28]
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	691b      	ldr	r3, [r3, #16]
 8008aa0:	021a      	lsls	r2, r3, #8
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	430a      	orrs	r2, r1
 8008aa8:	61da      	str	r2, [r3, #28]
      break;
 8008aaa:	e002      	b.n	8008ab2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008aac:	2301      	movs	r3, #1
 8008aae:	75fb      	strb	r3, [r7, #23]
      break;
 8008ab0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008aba:	7dfb      	ldrb	r3, [r7, #23]
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	3718      	adds	r7, #24
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}

08008ac4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b084      	sub	sp, #16
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
 8008acc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008ace:	2300      	movs	r3, #0
 8008ad0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ad8:	2b01      	cmp	r3, #1
 8008ada:	d101      	bne.n	8008ae0 <HAL_TIM_ConfigClockSource+0x1c>
 8008adc:	2302      	movs	r3, #2
 8008ade:	e0b4      	b.n	8008c4a <HAL_TIM_ConfigClockSource+0x186>
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2202      	movs	r2, #2
 8008aec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	689b      	ldr	r3, [r3, #8]
 8008af6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008afe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008b06:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	68ba      	ldr	r2, [r7, #8]
 8008b0e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b18:	d03e      	beq.n	8008b98 <HAL_TIM_ConfigClockSource+0xd4>
 8008b1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b1e:	f200 8087 	bhi.w	8008c30 <HAL_TIM_ConfigClockSource+0x16c>
 8008b22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b26:	f000 8086 	beq.w	8008c36 <HAL_TIM_ConfigClockSource+0x172>
 8008b2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b2e:	d87f      	bhi.n	8008c30 <HAL_TIM_ConfigClockSource+0x16c>
 8008b30:	2b70      	cmp	r3, #112	@ 0x70
 8008b32:	d01a      	beq.n	8008b6a <HAL_TIM_ConfigClockSource+0xa6>
 8008b34:	2b70      	cmp	r3, #112	@ 0x70
 8008b36:	d87b      	bhi.n	8008c30 <HAL_TIM_ConfigClockSource+0x16c>
 8008b38:	2b60      	cmp	r3, #96	@ 0x60
 8008b3a:	d050      	beq.n	8008bde <HAL_TIM_ConfigClockSource+0x11a>
 8008b3c:	2b60      	cmp	r3, #96	@ 0x60
 8008b3e:	d877      	bhi.n	8008c30 <HAL_TIM_ConfigClockSource+0x16c>
 8008b40:	2b50      	cmp	r3, #80	@ 0x50
 8008b42:	d03c      	beq.n	8008bbe <HAL_TIM_ConfigClockSource+0xfa>
 8008b44:	2b50      	cmp	r3, #80	@ 0x50
 8008b46:	d873      	bhi.n	8008c30 <HAL_TIM_ConfigClockSource+0x16c>
 8008b48:	2b40      	cmp	r3, #64	@ 0x40
 8008b4a:	d058      	beq.n	8008bfe <HAL_TIM_ConfigClockSource+0x13a>
 8008b4c:	2b40      	cmp	r3, #64	@ 0x40
 8008b4e:	d86f      	bhi.n	8008c30 <HAL_TIM_ConfigClockSource+0x16c>
 8008b50:	2b30      	cmp	r3, #48	@ 0x30
 8008b52:	d064      	beq.n	8008c1e <HAL_TIM_ConfigClockSource+0x15a>
 8008b54:	2b30      	cmp	r3, #48	@ 0x30
 8008b56:	d86b      	bhi.n	8008c30 <HAL_TIM_ConfigClockSource+0x16c>
 8008b58:	2b20      	cmp	r3, #32
 8008b5a:	d060      	beq.n	8008c1e <HAL_TIM_ConfigClockSource+0x15a>
 8008b5c:	2b20      	cmp	r3, #32
 8008b5e:	d867      	bhi.n	8008c30 <HAL_TIM_ConfigClockSource+0x16c>
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d05c      	beq.n	8008c1e <HAL_TIM_ConfigClockSource+0x15a>
 8008b64:	2b10      	cmp	r3, #16
 8008b66:	d05a      	beq.n	8008c1e <HAL_TIM_ConfigClockSource+0x15a>
 8008b68:	e062      	b.n	8008c30 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008b7a:	f000 fb3b 	bl	80091f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	689b      	ldr	r3, [r3, #8]
 8008b84:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008b86:	68bb      	ldr	r3, [r7, #8]
 8008b88:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008b8c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	68ba      	ldr	r2, [r7, #8]
 8008b94:	609a      	str	r2, [r3, #8]
      break;
 8008b96:	e04f      	b.n	8008c38 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008ba8:	f000 fb24 	bl	80091f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	689a      	ldr	r2, [r3, #8]
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008bba:	609a      	str	r2, [r3, #8]
      break;
 8008bbc:	e03c      	b.n	8008c38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008bca:	461a      	mov	r2, r3
 8008bcc:	f000 fa98 	bl	8009100 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	2150      	movs	r1, #80	@ 0x50
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f000 faf1 	bl	80091be <TIM_ITRx_SetConfig>
      break;
 8008bdc:	e02c      	b.n	8008c38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008bea:	461a      	mov	r2, r3
 8008bec:	f000 fab7 	bl	800915e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	2160      	movs	r1, #96	@ 0x60
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f000 fae1 	bl	80091be <TIM_ITRx_SetConfig>
      break;
 8008bfc:	e01c      	b.n	8008c38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c0a:	461a      	mov	r2, r3
 8008c0c:	f000 fa78 	bl	8009100 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	2140      	movs	r1, #64	@ 0x40
 8008c16:	4618      	mov	r0, r3
 8008c18:	f000 fad1 	bl	80091be <TIM_ITRx_SetConfig>
      break;
 8008c1c:	e00c      	b.n	8008c38 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681a      	ldr	r2, [r3, #0]
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4619      	mov	r1, r3
 8008c28:	4610      	mov	r0, r2
 8008c2a:	f000 fac8 	bl	80091be <TIM_ITRx_SetConfig>
      break;
 8008c2e:	e003      	b.n	8008c38 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008c30:	2301      	movs	r3, #1
 8008c32:	73fb      	strb	r3, [r7, #15]
      break;
 8008c34:	e000      	b.n	8008c38 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008c36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2200      	movs	r2, #0
 8008c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	3710      	adds	r7, #16
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	bd80      	pop	{r7, pc}
	...

08008c54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008c54:	b480      	push	{r7}
 8008c56:	b085      	sub	sp, #20
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
 8008c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	4a43      	ldr	r2, [pc, #268]	@ (8008d74 <TIM_Base_SetConfig+0x120>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d013      	beq.n	8008c94 <TIM_Base_SetConfig+0x40>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c72:	d00f      	beq.n	8008c94 <TIM_Base_SetConfig+0x40>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	4a40      	ldr	r2, [pc, #256]	@ (8008d78 <TIM_Base_SetConfig+0x124>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d00b      	beq.n	8008c94 <TIM_Base_SetConfig+0x40>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	4a3f      	ldr	r2, [pc, #252]	@ (8008d7c <TIM_Base_SetConfig+0x128>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d007      	beq.n	8008c94 <TIM_Base_SetConfig+0x40>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	4a3e      	ldr	r2, [pc, #248]	@ (8008d80 <TIM_Base_SetConfig+0x12c>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d003      	beq.n	8008c94 <TIM_Base_SetConfig+0x40>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	4a3d      	ldr	r2, [pc, #244]	@ (8008d84 <TIM_Base_SetConfig+0x130>)
 8008c90:	4293      	cmp	r3, r2
 8008c92:	d108      	bne.n	8008ca6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	685b      	ldr	r3, [r3, #4]
 8008ca0:	68fa      	ldr	r2, [r7, #12]
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	4a32      	ldr	r2, [pc, #200]	@ (8008d74 <TIM_Base_SetConfig+0x120>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d02b      	beq.n	8008d06 <TIM_Base_SetConfig+0xb2>
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cb4:	d027      	beq.n	8008d06 <TIM_Base_SetConfig+0xb2>
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	4a2f      	ldr	r2, [pc, #188]	@ (8008d78 <TIM_Base_SetConfig+0x124>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d023      	beq.n	8008d06 <TIM_Base_SetConfig+0xb2>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	4a2e      	ldr	r2, [pc, #184]	@ (8008d7c <TIM_Base_SetConfig+0x128>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d01f      	beq.n	8008d06 <TIM_Base_SetConfig+0xb2>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	4a2d      	ldr	r2, [pc, #180]	@ (8008d80 <TIM_Base_SetConfig+0x12c>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d01b      	beq.n	8008d06 <TIM_Base_SetConfig+0xb2>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	4a2c      	ldr	r2, [pc, #176]	@ (8008d84 <TIM_Base_SetConfig+0x130>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d017      	beq.n	8008d06 <TIM_Base_SetConfig+0xb2>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	4a2b      	ldr	r2, [pc, #172]	@ (8008d88 <TIM_Base_SetConfig+0x134>)
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d013      	beq.n	8008d06 <TIM_Base_SetConfig+0xb2>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	4a2a      	ldr	r2, [pc, #168]	@ (8008d8c <TIM_Base_SetConfig+0x138>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d00f      	beq.n	8008d06 <TIM_Base_SetConfig+0xb2>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	4a29      	ldr	r2, [pc, #164]	@ (8008d90 <TIM_Base_SetConfig+0x13c>)
 8008cea:	4293      	cmp	r3, r2
 8008cec:	d00b      	beq.n	8008d06 <TIM_Base_SetConfig+0xb2>
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	4a28      	ldr	r2, [pc, #160]	@ (8008d94 <TIM_Base_SetConfig+0x140>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d007      	beq.n	8008d06 <TIM_Base_SetConfig+0xb2>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	4a27      	ldr	r2, [pc, #156]	@ (8008d98 <TIM_Base_SetConfig+0x144>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d003      	beq.n	8008d06 <TIM_Base_SetConfig+0xb2>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	4a26      	ldr	r2, [pc, #152]	@ (8008d9c <TIM_Base_SetConfig+0x148>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d108      	bne.n	8008d18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	68db      	ldr	r3, [r3, #12]
 8008d12:	68fa      	ldr	r2, [r7, #12]
 8008d14:	4313      	orrs	r3, r2
 8008d16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	695b      	ldr	r3, [r3, #20]
 8008d22:	4313      	orrs	r3, r2
 8008d24:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	689a      	ldr	r2, [r3, #8]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	681a      	ldr	r2, [r3, #0]
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	4a0e      	ldr	r2, [pc, #56]	@ (8008d74 <TIM_Base_SetConfig+0x120>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d003      	beq.n	8008d46 <TIM_Base_SetConfig+0xf2>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	4a10      	ldr	r2, [pc, #64]	@ (8008d84 <TIM_Base_SetConfig+0x130>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d103      	bne.n	8008d4e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	691a      	ldr	r2, [r3, #16]
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f043 0204 	orr.w	r2, r3, #4
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2201      	movs	r2, #1
 8008d5e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	68fa      	ldr	r2, [r7, #12]
 8008d64:	601a      	str	r2, [r3, #0]
}
 8008d66:	bf00      	nop
 8008d68:	3714      	adds	r7, #20
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d70:	4770      	bx	lr
 8008d72:	bf00      	nop
 8008d74:	40010000 	.word	0x40010000
 8008d78:	40000400 	.word	0x40000400
 8008d7c:	40000800 	.word	0x40000800
 8008d80:	40000c00 	.word	0x40000c00
 8008d84:	40010400 	.word	0x40010400
 8008d88:	40014000 	.word	0x40014000
 8008d8c:	40014400 	.word	0x40014400
 8008d90:	40014800 	.word	0x40014800
 8008d94:	40001800 	.word	0x40001800
 8008d98:	40001c00 	.word	0x40001c00
 8008d9c:	40002000 	.word	0x40002000

08008da0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b087      	sub	sp, #28
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
 8008da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6a1b      	ldr	r3, [r3, #32]
 8008dae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6a1b      	ldr	r3, [r3, #32]
 8008db4:	f023 0201 	bic.w	r2, r3, #1
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	685b      	ldr	r3, [r3, #4]
 8008dc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	699b      	ldr	r3, [r3, #24]
 8008dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008dce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	f023 0303 	bic.w	r3, r3, #3
 8008dd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	68fa      	ldr	r2, [r7, #12]
 8008dde:	4313      	orrs	r3, r2
 8008de0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	f023 0302 	bic.w	r3, r3, #2
 8008de8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	689b      	ldr	r3, [r3, #8]
 8008dee:	697a      	ldr	r2, [r7, #20]
 8008df0:	4313      	orrs	r3, r2
 8008df2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	4a20      	ldr	r2, [pc, #128]	@ (8008e78 <TIM_OC1_SetConfig+0xd8>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d003      	beq.n	8008e04 <TIM_OC1_SetConfig+0x64>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	4a1f      	ldr	r2, [pc, #124]	@ (8008e7c <TIM_OC1_SetConfig+0xdc>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d10c      	bne.n	8008e1e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008e04:	697b      	ldr	r3, [r7, #20]
 8008e06:	f023 0308 	bic.w	r3, r3, #8
 8008e0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	68db      	ldr	r3, [r3, #12]
 8008e10:	697a      	ldr	r2, [r7, #20]
 8008e12:	4313      	orrs	r3, r2
 8008e14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	f023 0304 	bic.w	r3, r3, #4
 8008e1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	4a15      	ldr	r2, [pc, #84]	@ (8008e78 <TIM_OC1_SetConfig+0xd8>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d003      	beq.n	8008e2e <TIM_OC1_SetConfig+0x8e>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	4a14      	ldr	r2, [pc, #80]	@ (8008e7c <TIM_OC1_SetConfig+0xdc>)
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d111      	bne.n	8008e52 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008e2e:	693b      	ldr	r3, [r7, #16]
 8008e30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008e3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	695b      	ldr	r3, [r3, #20]
 8008e42:	693a      	ldr	r2, [r7, #16]
 8008e44:	4313      	orrs	r3, r2
 8008e46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	699b      	ldr	r3, [r3, #24]
 8008e4c:	693a      	ldr	r2, [r7, #16]
 8008e4e:	4313      	orrs	r3, r2
 8008e50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	693a      	ldr	r2, [r7, #16]
 8008e56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	68fa      	ldr	r2, [r7, #12]
 8008e5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	685a      	ldr	r2, [r3, #4]
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	697a      	ldr	r2, [r7, #20]
 8008e6a:	621a      	str	r2, [r3, #32]
}
 8008e6c:	bf00      	nop
 8008e6e:	371c      	adds	r7, #28
 8008e70:	46bd      	mov	sp, r7
 8008e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e76:	4770      	bx	lr
 8008e78:	40010000 	.word	0x40010000
 8008e7c:	40010400 	.word	0x40010400

08008e80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b087      	sub	sp, #28
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
 8008e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	6a1b      	ldr	r3, [r3, #32]
 8008e8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6a1b      	ldr	r3, [r3, #32]
 8008e94:	f023 0210 	bic.w	r2, r3, #16
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	699b      	ldr	r3, [r3, #24]
 8008ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008eae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008eb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	021b      	lsls	r3, r3, #8
 8008ebe:	68fa      	ldr	r2, [r7, #12]
 8008ec0:	4313      	orrs	r3, r2
 8008ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008ec4:	697b      	ldr	r3, [r7, #20]
 8008ec6:	f023 0320 	bic.w	r3, r3, #32
 8008eca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	689b      	ldr	r3, [r3, #8]
 8008ed0:	011b      	lsls	r3, r3, #4
 8008ed2:	697a      	ldr	r2, [r7, #20]
 8008ed4:	4313      	orrs	r3, r2
 8008ed6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	4a22      	ldr	r2, [pc, #136]	@ (8008f64 <TIM_OC2_SetConfig+0xe4>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d003      	beq.n	8008ee8 <TIM_OC2_SetConfig+0x68>
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	4a21      	ldr	r2, [pc, #132]	@ (8008f68 <TIM_OC2_SetConfig+0xe8>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d10d      	bne.n	8008f04 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008eee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	68db      	ldr	r3, [r3, #12]
 8008ef4:	011b      	lsls	r3, r3, #4
 8008ef6:	697a      	ldr	r2, [r7, #20]
 8008ef8:	4313      	orrs	r3, r2
 8008efa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f02:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	4a17      	ldr	r2, [pc, #92]	@ (8008f64 <TIM_OC2_SetConfig+0xe4>)
 8008f08:	4293      	cmp	r3, r2
 8008f0a:	d003      	beq.n	8008f14 <TIM_OC2_SetConfig+0x94>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	4a16      	ldr	r2, [pc, #88]	@ (8008f68 <TIM_OC2_SetConfig+0xe8>)
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d113      	bne.n	8008f3c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008f14:	693b      	ldr	r3, [r7, #16]
 8008f16:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008f1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008f1c:	693b      	ldr	r3, [r7, #16]
 8008f1e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008f22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	695b      	ldr	r3, [r3, #20]
 8008f28:	009b      	lsls	r3, r3, #2
 8008f2a:	693a      	ldr	r2, [r7, #16]
 8008f2c:	4313      	orrs	r3, r2
 8008f2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	699b      	ldr	r3, [r3, #24]
 8008f34:	009b      	lsls	r3, r3, #2
 8008f36:	693a      	ldr	r2, [r7, #16]
 8008f38:	4313      	orrs	r3, r2
 8008f3a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	693a      	ldr	r2, [r7, #16]
 8008f40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	68fa      	ldr	r2, [r7, #12]
 8008f46:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	685a      	ldr	r2, [r3, #4]
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	697a      	ldr	r2, [r7, #20]
 8008f54:	621a      	str	r2, [r3, #32]
}
 8008f56:	bf00      	nop
 8008f58:	371c      	adds	r7, #28
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f60:	4770      	bx	lr
 8008f62:	bf00      	nop
 8008f64:	40010000 	.word	0x40010000
 8008f68:	40010400 	.word	0x40010400

08008f6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f6c:	b480      	push	{r7}
 8008f6e:	b087      	sub	sp, #28
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
 8008f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6a1b      	ldr	r3, [r3, #32]
 8008f7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6a1b      	ldr	r3, [r3, #32]
 8008f80:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	69db      	ldr	r3, [r3, #28]
 8008f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f023 0303 	bic.w	r3, r3, #3
 8008fa2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	68fa      	ldr	r2, [r7, #12]
 8008faa:	4313      	orrs	r3, r2
 8008fac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008fb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	689b      	ldr	r3, [r3, #8]
 8008fba:	021b      	lsls	r3, r3, #8
 8008fbc:	697a      	ldr	r2, [r7, #20]
 8008fbe:	4313      	orrs	r3, r2
 8008fc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	4a21      	ldr	r2, [pc, #132]	@ (800904c <TIM_OC3_SetConfig+0xe0>)
 8008fc6:	4293      	cmp	r3, r2
 8008fc8:	d003      	beq.n	8008fd2 <TIM_OC3_SetConfig+0x66>
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	4a20      	ldr	r2, [pc, #128]	@ (8009050 <TIM_OC3_SetConfig+0xe4>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d10d      	bne.n	8008fee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008fd2:	697b      	ldr	r3, [r7, #20]
 8008fd4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008fd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	68db      	ldr	r3, [r3, #12]
 8008fde:	021b      	lsls	r3, r3, #8
 8008fe0:	697a      	ldr	r2, [r7, #20]
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008fec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	4a16      	ldr	r2, [pc, #88]	@ (800904c <TIM_OC3_SetConfig+0xe0>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d003      	beq.n	8008ffe <TIM_OC3_SetConfig+0x92>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	4a15      	ldr	r2, [pc, #84]	@ (8009050 <TIM_OC3_SetConfig+0xe4>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d113      	bne.n	8009026 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009004:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800900c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	695b      	ldr	r3, [r3, #20]
 8009012:	011b      	lsls	r3, r3, #4
 8009014:	693a      	ldr	r2, [r7, #16]
 8009016:	4313      	orrs	r3, r2
 8009018:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	699b      	ldr	r3, [r3, #24]
 800901e:	011b      	lsls	r3, r3, #4
 8009020:	693a      	ldr	r2, [r7, #16]
 8009022:	4313      	orrs	r3, r2
 8009024:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	693a      	ldr	r2, [r7, #16]
 800902a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	68fa      	ldr	r2, [r7, #12]
 8009030:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	685a      	ldr	r2, [r3, #4]
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	697a      	ldr	r2, [r7, #20]
 800903e:	621a      	str	r2, [r3, #32]
}
 8009040:	bf00      	nop
 8009042:	371c      	adds	r7, #28
 8009044:	46bd      	mov	sp, r7
 8009046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904a:	4770      	bx	lr
 800904c:	40010000 	.word	0x40010000
 8009050:	40010400 	.word	0x40010400

08009054 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009054:	b480      	push	{r7}
 8009056:	b087      	sub	sp, #28
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
 800905c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6a1b      	ldr	r3, [r3, #32]
 8009062:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	6a1b      	ldr	r3, [r3, #32]
 8009068:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	685b      	ldr	r3, [r3, #4]
 8009074:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	69db      	ldr	r3, [r3, #28]
 800907a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009082:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800908a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	021b      	lsls	r3, r3, #8
 8009092:	68fa      	ldr	r2, [r7, #12]
 8009094:	4313      	orrs	r3, r2
 8009096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800909e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	689b      	ldr	r3, [r3, #8]
 80090a4:	031b      	lsls	r3, r3, #12
 80090a6:	693a      	ldr	r2, [r7, #16]
 80090a8:	4313      	orrs	r3, r2
 80090aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	4a12      	ldr	r2, [pc, #72]	@ (80090f8 <TIM_OC4_SetConfig+0xa4>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d003      	beq.n	80090bc <TIM_OC4_SetConfig+0x68>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	4a11      	ldr	r2, [pc, #68]	@ (80090fc <TIM_OC4_SetConfig+0xa8>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d109      	bne.n	80090d0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80090bc:	697b      	ldr	r3, [r7, #20]
 80090be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80090c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	695b      	ldr	r3, [r3, #20]
 80090c8:	019b      	lsls	r3, r3, #6
 80090ca:	697a      	ldr	r2, [r7, #20]
 80090cc:	4313      	orrs	r3, r2
 80090ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	697a      	ldr	r2, [r7, #20]
 80090d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	68fa      	ldr	r2, [r7, #12]
 80090da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	685a      	ldr	r2, [r3, #4]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	693a      	ldr	r2, [r7, #16]
 80090e8:	621a      	str	r2, [r3, #32]
}
 80090ea:	bf00      	nop
 80090ec:	371c      	adds	r7, #28
 80090ee:	46bd      	mov	sp, r7
 80090f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f4:	4770      	bx	lr
 80090f6:	bf00      	nop
 80090f8:	40010000 	.word	0x40010000
 80090fc:	40010400 	.word	0x40010400

08009100 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009100:	b480      	push	{r7}
 8009102:	b087      	sub	sp, #28
 8009104:	af00      	add	r7, sp, #0
 8009106:	60f8      	str	r0, [r7, #12]
 8009108:	60b9      	str	r1, [r7, #8]
 800910a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	6a1b      	ldr	r3, [r3, #32]
 8009110:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	6a1b      	ldr	r3, [r3, #32]
 8009116:	f023 0201 	bic.w	r2, r3, #1
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	699b      	ldr	r3, [r3, #24]
 8009122:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800912a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	011b      	lsls	r3, r3, #4
 8009130:	693a      	ldr	r2, [r7, #16]
 8009132:	4313      	orrs	r3, r2
 8009134:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009136:	697b      	ldr	r3, [r7, #20]
 8009138:	f023 030a 	bic.w	r3, r3, #10
 800913c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800913e:	697a      	ldr	r2, [r7, #20]
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	4313      	orrs	r3, r2
 8009144:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	693a      	ldr	r2, [r7, #16]
 800914a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	697a      	ldr	r2, [r7, #20]
 8009150:	621a      	str	r2, [r3, #32]
}
 8009152:	bf00      	nop
 8009154:	371c      	adds	r7, #28
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr

0800915e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800915e:	b480      	push	{r7}
 8009160:	b087      	sub	sp, #28
 8009162:	af00      	add	r7, sp, #0
 8009164:	60f8      	str	r0, [r7, #12]
 8009166:	60b9      	str	r1, [r7, #8]
 8009168:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	6a1b      	ldr	r3, [r3, #32]
 800916e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	6a1b      	ldr	r3, [r3, #32]
 8009174:	f023 0210 	bic.w	r2, r3, #16
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	699b      	ldr	r3, [r3, #24]
 8009180:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009188:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	031b      	lsls	r3, r3, #12
 800918e:	693a      	ldr	r2, [r7, #16]
 8009190:	4313      	orrs	r3, r2
 8009192:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009194:	697b      	ldr	r3, [r7, #20]
 8009196:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800919a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	011b      	lsls	r3, r3, #4
 80091a0:	697a      	ldr	r2, [r7, #20]
 80091a2:	4313      	orrs	r3, r2
 80091a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	693a      	ldr	r2, [r7, #16]
 80091aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	697a      	ldr	r2, [r7, #20]
 80091b0:	621a      	str	r2, [r3, #32]
}
 80091b2:	bf00      	nop
 80091b4:	371c      	adds	r7, #28
 80091b6:	46bd      	mov	sp, r7
 80091b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091bc:	4770      	bx	lr

080091be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80091be:	b480      	push	{r7}
 80091c0:	b085      	sub	sp, #20
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	6078      	str	r0, [r7, #4]
 80091c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	689b      	ldr	r3, [r3, #8]
 80091cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80091d6:	683a      	ldr	r2, [r7, #0]
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	4313      	orrs	r3, r2
 80091dc:	f043 0307 	orr.w	r3, r3, #7
 80091e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	68fa      	ldr	r2, [r7, #12]
 80091e6:	609a      	str	r2, [r3, #8]
}
 80091e8:	bf00      	nop
 80091ea:	3714      	adds	r7, #20
 80091ec:	46bd      	mov	sp, r7
 80091ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f2:	4770      	bx	lr

080091f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80091f4:	b480      	push	{r7}
 80091f6:	b087      	sub	sp, #28
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	60f8      	str	r0, [r7, #12]
 80091fc:	60b9      	str	r1, [r7, #8]
 80091fe:	607a      	str	r2, [r7, #4]
 8009200:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	689b      	ldr	r3, [r3, #8]
 8009206:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009208:	697b      	ldr	r3, [r7, #20]
 800920a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800920e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	021a      	lsls	r2, r3, #8
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	431a      	orrs	r2, r3
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	4313      	orrs	r3, r2
 800921c:	697a      	ldr	r2, [r7, #20]
 800921e:	4313      	orrs	r3, r2
 8009220:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	697a      	ldr	r2, [r7, #20]
 8009226:	609a      	str	r2, [r3, #8]
}
 8009228:	bf00      	nop
 800922a:	371c      	adds	r7, #28
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr

08009234 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009234:	b480      	push	{r7}
 8009236:	b087      	sub	sp, #28
 8009238:	af00      	add	r7, sp, #0
 800923a:	60f8      	str	r0, [r7, #12]
 800923c:	60b9      	str	r1, [r7, #8]
 800923e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	f003 031f 	and.w	r3, r3, #31
 8009246:	2201      	movs	r2, #1
 8009248:	fa02 f303 	lsl.w	r3, r2, r3
 800924c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	6a1a      	ldr	r2, [r3, #32]
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	43db      	mvns	r3, r3
 8009256:	401a      	ands	r2, r3
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	6a1a      	ldr	r2, [r3, #32]
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	f003 031f 	and.w	r3, r3, #31
 8009266:	6879      	ldr	r1, [r7, #4]
 8009268:	fa01 f303 	lsl.w	r3, r1, r3
 800926c:	431a      	orrs	r2, r3
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	621a      	str	r2, [r3, #32]
}
 8009272:	bf00      	nop
 8009274:	371c      	adds	r7, #28
 8009276:	46bd      	mov	sp, r7
 8009278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927c:	4770      	bx	lr
	...

08009280 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009280:	b480      	push	{r7}
 8009282:	b085      	sub	sp, #20
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
 8009288:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009290:	2b01      	cmp	r3, #1
 8009292:	d101      	bne.n	8009298 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009294:	2302      	movs	r3, #2
 8009296:	e05a      	b.n	800934e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2201      	movs	r2, #1
 800929c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2202      	movs	r2, #2
 80092a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	685b      	ldr	r3, [r3, #4]
 80092ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	689b      	ldr	r3, [r3, #8]
 80092b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	68fa      	ldr	r2, [r7, #12]
 80092c6:	4313      	orrs	r3, r2
 80092c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	68fa      	ldr	r2, [r7, #12]
 80092d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	4a21      	ldr	r2, [pc, #132]	@ (800935c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80092d8:	4293      	cmp	r3, r2
 80092da:	d022      	beq.n	8009322 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092e4:	d01d      	beq.n	8009322 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	4a1d      	ldr	r2, [pc, #116]	@ (8009360 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d018      	beq.n	8009322 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	4a1b      	ldr	r2, [pc, #108]	@ (8009364 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d013      	beq.n	8009322 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a1a      	ldr	r2, [pc, #104]	@ (8009368 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d00e      	beq.n	8009322 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	4a18      	ldr	r2, [pc, #96]	@ (800936c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d009      	beq.n	8009322 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	4a17      	ldr	r2, [pc, #92]	@ (8009370 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d004      	beq.n	8009322 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	4a15      	ldr	r2, [pc, #84]	@ (8009374 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d10c      	bne.n	800933c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009328:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	685b      	ldr	r3, [r3, #4]
 800932e:	68ba      	ldr	r2, [r7, #8]
 8009330:	4313      	orrs	r3, r2
 8009332:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	68ba      	ldr	r2, [r7, #8]
 800933a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2201      	movs	r2, #1
 8009340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2200      	movs	r2, #0
 8009348:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800934c:	2300      	movs	r3, #0
}
 800934e:	4618      	mov	r0, r3
 8009350:	3714      	adds	r7, #20
 8009352:	46bd      	mov	sp, r7
 8009354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009358:	4770      	bx	lr
 800935a:	bf00      	nop
 800935c:	40010000 	.word	0x40010000
 8009360:	40000400 	.word	0x40000400
 8009364:	40000800 	.word	0x40000800
 8009368:	40000c00 	.word	0x40000c00
 800936c:	40010400 	.word	0x40010400
 8009370:	40014000 	.word	0x40014000
 8009374:	40001800 	.word	0x40001800

08009378 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009378:	b480      	push	{r7}
 800937a:	b085      	sub	sp, #20
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
 8009380:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009382:	2300      	movs	r3, #0
 8009384:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800938c:	2b01      	cmp	r3, #1
 800938e:	d101      	bne.n	8009394 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009390:	2302      	movs	r3, #2
 8009392:	e03d      	b.n	8009410 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2201      	movs	r2, #1
 8009398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	68db      	ldr	r3, [r3, #12]
 80093a6:	4313      	orrs	r3, r2
 80093a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	689b      	ldr	r3, [r3, #8]
 80093b4:	4313      	orrs	r3, r2
 80093b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	685b      	ldr	r3, [r3, #4]
 80093c2:	4313      	orrs	r3, r2
 80093c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4313      	orrs	r3, r2
 80093d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	691b      	ldr	r3, [r3, #16]
 80093de:	4313      	orrs	r3, r2
 80093e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	695b      	ldr	r3, [r3, #20]
 80093ec:	4313      	orrs	r3, r2
 80093ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	69db      	ldr	r3, [r3, #28]
 80093fa:	4313      	orrs	r3, r2
 80093fc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	68fa      	ldr	r2, [r7, #12]
 8009404:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2200      	movs	r2, #0
 800940a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800940e:	2300      	movs	r3, #0
}
 8009410:	4618      	mov	r0, r3
 8009412:	3714      	adds	r7, #20
 8009414:	46bd      	mov	sp, r7
 8009416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941a:	4770      	bx	lr

0800941c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800941c:	b084      	sub	sp, #16
 800941e:	b580      	push	{r7, lr}
 8009420:	b084      	sub	sp, #16
 8009422:	af00      	add	r7, sp, #0
 8009424:	6078      	str	r0, [r7, #4]
 8009426:	f107 001c 	add.w	r0, r7, #28
 800942a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800942e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009432:	2b01      	cmp	r3, #1
 8009434:	d123      	bne.n	800947e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800943a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	68db      	ldr	r3, [r3, #12]
 8009446:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800944a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800944e:	687a      	ldr	r2, [r7, #4]
 8009450:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	68db      	ldr	r3, [r3, #12]
 8009456:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800945e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009462:	2b01      	cmp	r3, #1
 8009464:	d105      	bne.n	8009472 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	68db      	ldr	r3, [r3, #12]
 800946a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009472:	6878      	ldr	r0, [r7, #4]
 8009474:	f000 f9dc 	bl	8009830 <USB_CoreReset>
 8009478:	4603      	mov	r3, r0
 800947a:	73fb      	strb	r3, [r7, #15]
 800947c:	e01b      	b.n	80094b6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	68db      	ldr	r3, [r3, #12]
 8009482:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f000 f9d0 	bl	8009830 <USB_CoreReset>
 8009490:	4603      	mov	r3, r0
 8009492:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009494:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009498:	2b00      	cmp	r3, #0
 800949a:	d106      	bne.n	80094aa <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094a0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	639a      	str	r2, [r3, #56]	@ 0x38
 80094a8:	e005      	b.n	80094b6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094ae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80094b6:	7fbb      	ldrb	r3, [r7, #30]
 80094b8:	2b01      	cmp	r3, #1
 80094ba:	d10b      	bne.n	80094d4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	689b      	ldr	r3, [r3, #8]
 80094c0:	f043 0206 	orr.w	r2, r3, #6
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	689b      	ldr	r3, [r3, #8]
 80094cc:	f043 0220 	orr.w	r2, r3, #32
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80094d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80094d6:	4618      	mov	r0, r3
 80094d8:	3710      	adds	r7, #16
 80094da:	46bd      	mov	sp, r7
 80094dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80094e0:	b004      	add	sp, #16
 80094e2:	4770      	bx	lr

080094e4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80094e4:	b480      	push	{r7}
 80094e6:	b083      	sub	sp, #12
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	689b      	ldr	r3, [r3, #8]
 80094f0:	f043 0201 	orr.w	r2, r3, #1
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80094f8:	2300      	movs	r3, #0
}
 80094fa:	4618      	mov	r0, r3
 80094fc:	370c      	adds	r7, #12
 80094fe:	46bd      	mov	sp, r7
 8009500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009504:	4770      	bx	lr

08009506 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009506:	b480      	push	{r7}
 8009508:	b083      	sub	sp, #12
 800950a:	af00      	add	r7, sp, #0
 800950c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	689b      	ldr	r3, [r3, #8]
 8009512:	f023 0201 	bic.w	r2, r3, #1
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800951a:	2300      	movs	r3, #0
}
 800951c:	4618      	mov	r0, r3
 800951e:	370c      	adds	r7, #12
 8009520:	46bd      	mov	sp, r7
 8009522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009526:	4770      	bx	lr

08009528 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b084      	sub	sp, #16
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]
 8009530:	460b      	mov	r3, r1
 8009532:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009534:	2300      	movs	r3, #0
 8009536:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	68db      	ldr	r3, [r3, #12]
 800953c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009544:	78fb      	ldrb	r3, [r7, #3]
 8009546:	2b01      	cmp	r3, #1
 8009548:	d115      	bne.n	8009576 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	68db      	ldr	r3, [r3, #12]
 800954e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009556:	200a      	movs	r0, #10
 8009558:	f7f9 fb52 	bl	8002c00 <HAL_Delay>
      ms += 10U;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	330a      	adds	r3, #10
 8009560:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	f000 f956 	bl	8009814 <USB_GetMode>
 8009568:	4603      	mov	r3, r0
 800956a:	2b01      	cmp	r3, #1
 800956c:	d01e      	beq.n	80095ac <USB_SetCurrentMode+0x84>
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2bc7      	cmp	r3, #199	@ 0xc7
 8009572:	d9f0      	bls.n	8009556 <USB_SetCurrentMode+0x2e>
 8009574:	e01a      	b.n	80095ac <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009576:	78fb      	ldrb	r3, [r7, #3]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d115      	bne.n	80095a8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	68db      	ldr	r3, [r3, #12]
 8009580:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009588:	200a      	movs	r0, #10
 800958a:	f7f9 fb39 	bl	8002c00 <HAL_Delay>
      ms += 10U;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	330a      	adds	r3, #10
 8009592:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f000 f93d 	bl	8009814 <USB_GetMode>
 800959a:	4603      	mov	r3, r0
 800959c:	2b00      	cmp	r3, #0
 800959e:	d005      	beq.n	80095ac <USB_SetCurrentMode+0x84>
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2bc7      	cmp	r3, #199	@ 0xc7
 80095a4:	d9f0      	bls.n	8009588 <USB_SetCurrentMode+0x60>
 80095a6:	e001      	b.n	80095ac <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80095a8:	2301      	movs	r3, #1
 80095aa:	e005      	b.n	80095b8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2bc8      	cmp	r3, #200	@ 0xc8
 80095b0:	d101      	bne.n	80095b6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80095b2:	2301      	movs	r3, #1
 80095b4:	e000      	b.n	80095b8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80095b6:	2300      	movs	r3, #0
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	3710      	adds	r7, #16
 80095bc:	46bd      	mov	sp, r7
 80095be:	bd80      	pop	{r7, pc}

080095c0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80095c0:	b480      	push	{r7}
 80095c2:	b085      	sub	sp, #20
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
 80095c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80095ca:	2300      	movs	r3, #0
 80095cc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	3301      	adds	r3, #1
 80095d2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80095da:	d901      	bls.n	80095e0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80095dc:	2303      	movs	r3, #3
 80095de:	e01b      	b.n	8009618 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	691b      	ldr	r3, [r3, #16]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	daf2      	bge.n	80095ce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80095e8:	2300      	movs	r3, #0
 80095ea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	019b      	lsls	r3, r3, #6
 80095f0:	f043 0220 	orr.w	r2, r3, #32
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	3301      	adds	r3, #1
 80095fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009604:	d901      	bls.n	800960a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009606:	2303      	movs	r3, #3
 8009608:	e006      	b.n	8009618 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	691b      	ldr	r3, [r3, #16]
 800960e:	f003 0320 	and.w	r3, r3, #32
 8009612:	2b20      	cmp	r3, #32
 8009614:	d0f0      	beq.n	80095f8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009616:	2300      	movs	r3, #0
}
 8009618:	4618      	mov	r0, r3
 800961a:	3714      	adds	r7, #20
 800961c:	46bd      	mov	sp, r7
 800961e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009622:	4770      	bx	lr

08009624 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009624:	b480      	push	{r7}
 8009626:	b085      	sub	sp, #20
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800962c:	2300      	movs	r3, #0
 800962e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	3301      	adds	r3, #1
 8009634:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800963c:	d901      	bls.n	8009642 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800963e:	2303      	movs	r3, #3
 8009640:	e018      	b.n	8009674 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	691b      	ldr	r3, [r3, #16]
 8009646:	2b00      	cmp	r3, #0
 8009648:	daf2      	bge.n	8009630 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800964a:	2300      	movs	r3, #0
 800964c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2210      	movs	r2, #16
 8009652:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	3301      	adds	r3, #1
 8009658:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009660:	d901      	bls.n	8009666 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009662:	2303      	movs	r3, #3
 8009664:	e006      	b.n	8009674 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	691b      	ldr	r3, [r3, #16]
 800966a:	f003 0310 	and.w	r3, r3, #16
 800966e:	2b10      	cmp	r3, #16
 8009670:	d0f0      	beq.n	8009654 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	4618      	mov	r0, r3
 8009676:	3714      	adds	r7, #20
 8009678:	46bd      	mov	sp, r7
 800967a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967e:	4770      	bx	lr

08009680 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009680:	b480      	push	{r7}
 8009682:	b089      	sub	sp, #36	@ 0x24
 8009684:	af00      	add	r7, sp, #0
 8009686:	60f8      	str	r0, [r7, #12]
 8009688:	60b9      	str	r1, [r7, #8]
 800968a:	4611      	mov	r1, r2
 800968c:	461a      	mov	r2, r3
 800968e:	460b      	mov	r3, r1
 8009690:	71fb      	strb	r3, [r7, #7]
 8009692:	4613      	mov	r3, r2
 8009694:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800969e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d123      	bne.n	80096ee <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80096a6:	88bb      	ldrh	r3, [r7, #4]
 80096a8:	3303      	adds	r3, #3
 80096aa:	089b      	lsrs	r3, r3, #2
 80096ac:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80096ae:	2300      	movs	r3, #0
 80096b0:	61bb      	str	r3, [r7, #24]
 80096b2:	e018      	b.n	80096e6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80096b4:	79fb      	ldrb	r3, [r7, #7]
 80096b6:	031a      	lsls	r2, r3, #12
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	4413      	add	r3, r2
 80096bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096c0:	461a      	mov	r2, r3
 80096c2:	69fb      	ldr	r3, [r7, #28]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80096c8:	69fb      	ldr	r3, [r7, #28]
 80096ca:	3301      	adds	r3, #1
 80096cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80096ce:	69fb      	ldr	r3, [r7, #28]
 80096d0:	3301      	adds	r3, #1
 80096d2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80096d4:	69fb      	ldr	r3, [r7, #28]
 80096d6:	3301      	adds	r3, #1
 80096d8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80096da:	69fb      	ldr	r3, [r7, #28]
 80096dc:	3301      	adds	r3, #1
 80096de:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80096e0:	69bb      	ldr	r3, [r7, #24]
 80096e2:	3301      	adds	r3, #1
 80096e4:	61bb      	str	r3, [r7, #24]
 80096e6:	69ba      	ldr	r2, [r7, #24]
 80096e8:	693b      	ldr	r3, [r7, #16]
 80096ea:	429a      	cmp	r2, r3
 80096ec:	d3e2      	bcc.n	80096b4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80096ee:	2300      	movs	r3, #0
}
 80096f0:	4618      	mov	r0, r3
 80096f2:	3724      	adds	r7, #36	@ 0x24
 80096f4:	46bd      	mov	sp, r7
 80096f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fa:	4770      	bx	lr

080096fc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80096fc:	b480      	push	{r7}
 80096fe:	b08b      	sub	sp, #44	@ 0x2c
 8009700:	af00      	add	r7, sp, #0
 8009702:	60f8      	str	r0, [r7, #12]
 8009704:	60b9      	str	r1, [r7, #8]
 8009706:	4613      	mov	r3, r2
 8009708:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800970e:	68bb      	ldr	r3, [r7, #8]
 8009710:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009712:	88fb      	ldrh	r3, [r7, #6]
 8009714:	089b      	lsrs	r3, r3, #2
 8009716:	b29b      	uxth	r3, r3
 8009718:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800971a:	88fb      	ldrh	r3, [r7, #6]
 800971c:	f003 0303 	and.w	r3, r3, #3
 8009720:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009722:	2300      	movs	r3, #0
 8009724:	623b      	str	r3, [r7, #32]
 8009726:	e014      	b.n	8009752 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009728:	69bb      	ldr	r3, [r7, #24]
 800972a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800972e:	681a      	ldr	r2, [r3, #0]
 8009730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009732:	601a      	str	r2, [r3, #0]
    pDest++;
 8009734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009736:	3301      	adds	r3, #1
 8009738:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800973a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800973c:	3301      	adds	r3, #1
 800973e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009742:	3301      	adds	r3, #1
 8009744:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009748:	3301      	adds	r3, #1
 800974a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800974c:	6a3b      	ldr	r3, [r7, #32]
 800974e:	3301      	adds	r3, #1
 8009750:	623b      	str	r3, [r7, #32]
 8009752:	6a3a      	ldr	r2, [r7, #32]
 8009754:	697b      	ldr	r3, [r7, #20]
 8009756:	429a      	cmp	r2, r3
 8009758:	d3e6      	bcc.n	8009728 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800975a:	8bfb      	ldrh	r3, [r7, #30]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d01e      	beq.n	800979e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009760:	2300      	movs	r3, #0
 8009762:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009764:	69bb      	ldr	r3, [r7, #24]
 8009766:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800976a:	461a      	mov	r2, r3
 800976c:	f107 0310 	add.w	r3, r7, #16
 8009770:	6812      	ldr	r2, [r2, #0]
 8009772:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009774:	693a      	ldr	r2, [r7, #16]
 8009776:	6a3b      	ldr	r3, [r7, #32]
 8009778:	b2db      	uxtb	r3, r3
 800977a:	00db      	lsls	r3, r3, #3
 800977c:	fa22 f303 	lsr.w	r3, r2, r3
 8009780:	b2da      	uxtb	r2, r3
 8009782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009784:	701a      	strb	r2, [r3, #0]
      i++;
 8009786:	6a3b      	ldr	r3, [r7, #32]
 8009788:	3301      	adds	r3, #1
 800978a:	623b      	str	r3, [r7, #32]
      pDest++;
 800978c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800978e:	3301      	adds	r3, #1
 8009790:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009792:	8bfb      	ldrh	r3, [r7, #30]
 8009794:	3b01      	subs	r3, #1
 8009796:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009798:	8bfb      	ldrh	r3, [r7, #30]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d1ea      	bne.n	8009774 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800979e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80097a0:	4618      	mov	r0, r3
 80097a2:	372c      	adds	r7, #44	@ 0x2c
 80097a4:	46bd      	mov	sp, r7
 80097a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097aa:	4770      	bx	lr

080097ac <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80097ac:	b480      	push	{r7}
 80097ae:	b085      	sub	sp, #20
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	695b      	ldr	r3, [r3, #20]
 80097b8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	699b      	ldr	r3, [r3, #24]
 80097be:	68fa      	ldr	r2, [r7, #12]
 80097c0:	4013      	ands	r3, r2
 80097c2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80097c4:	68fb      	ldr	r3, [r7, #12]
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	3714      	adds	r7, #20
 80097ca:	46bd      	mov	sp, r7
 80097cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d0:	4770      	bx	lr

080097d2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80097d2:	b480      	push	{r7}
 80097d4:	b085      	sub	sp, #20
 80097d6:	af00      	add	r7, sp, #0
 80097d8:	6078      	str	r0, [r7, #4]
 80097da:	460b      	mov	r3, r1
 80097dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80097e2:	78fb      	ldrb	r3, [r7, #3]
 80097e4:	015a      	lsls	r2, r3, #5
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	4413      	add	r3, r2
 80097ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097ee:	689b      	ldr	r3, [r3, #8]
 80097f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80097f2:	78fb      	ldrb	r3, [r7, #3]
 80097f4:	015a      	lsls	r2, r3, #5
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	4413      	add	r3, r2
 80097fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097fe:	68db      	ldr	r3, [r3, #12]
 8009800:	68ba      	ldr	r2, [r7, #8]
 8009802:	4013      	ands	r3, r2
 8009804:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009806:	68bb      	ldr	r3, [r7, #8]
}
 8009808:	4618      	mov	r0, r3
 800980a:	3714      	adds	r7, #20
 800980c:	46bd      	mov	sp, r7
 800980e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009812:	4770      	bx	lr

08009814 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009814:	b480      	push	{r7}
 8009816:	b083      	sub	sp, #12
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	695b      	ldr	r3, [r3, #20]
 8009820:	f003 0301 	and.w	r3, r3, #1
}
 8009824:	4618      	mov	r0, r3
 8009826:	370c      	adds	r7, #12
 8009828:	46bd      	mov	sp, r7
 800982a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982e:	4770      	bx	lr

08009830 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009830:	b480      	push	{r7}
 8009832:	b085      	sub	sp, #20
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009838:	2300      	movs	r3, #0
 800983a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	3301      	adds	r3, #1
 8009840:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009848:	d901      	bls.n	800984e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800984a:	2303      	movs	r3, #3
 800984c:	e022      	b.n	8009894 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	691b      	ldr	r3, [r3, #16]
 8009852:	2b00      	cmp	r3, #0
 8009854:	daf2      	bge.n	800983c <USB_CoreReset+0xc>

  count = 10U;
 8009856:	230a      	movs	r3, #10
 8009858:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800985a:	e002      	b.n	8009862 <USB_CoreReset+0x32>
  {
    count--;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	3b01      	subs	r3, #1
 8009860:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d1f9      	bne.n	800985c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	691b      	ldr	r3, [r3, #16]
 800986c:	f043 0201 	orr.w	r2, r3, #1
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	3301      	adds	r3, #1
 8009878:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009880:	d901      	bls.n	8009886 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009882:	2303      	movs	r3, #3
 8009884:	e006      	b.n	8009894 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	691b      	ldr	r3, [r3, #16]
 800988a:	f003 0301 	and.w	r3, r3, #1
 800988e:	2b01      	cmp	r3, #1
 8009890:	d0f0      	beq.n	8009874 <USB_CoreReset+0x44>

  return HAL_OK;
 8009892:	2300      	movs	r3, #0
}
 8009894:	4618      	mov	r0, r3
 8009896:	3714      	adds	r7, #20
 8009898:	46bd      	mov	sp, r7
 800989a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989e:	4770      	bx	lr

080098a0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80098a0:	b084      	sub	sp, #16
 80098a2:	b580      	push	{r7, lr}
 80098a4:	b086      	sub	sp, #24
 80098a6:	af00      	add	r7, sp, #0
 80098a8:	6078      	str	r0, [r7, #4]
 80098aa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80098ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80098b2:	2300      	movs	r3, #0
 80098b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80098c0:	461a      	mov	r2, r3
 80098c2:	2300      	movs	r3, #0
 80098c4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098ca:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098d6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098e2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	68db      	ldr	r3, [r3, #12]
 80098ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d119      	bne.n	800992a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80098f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80098fa:	2b01      	cmp	r3, #1
 80098fc:	d10a      	bne.n	8009914 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	68fa      	ldr	r2, [r7, #12]
 8009908:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800990c:	f043 0304 	orr.w	r3, r3, #4
 8009910:	6013      	str	r3, [r2, #0]
 8009912:	e014      	b.n	800993e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	68fa      	ldr	r2, [r7, #12]
 800991e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009922:	f023 0304 	bic.w	r3, r3, #4
 8009926:	6013      	str	r3, [r2, #0]
 8009928:	e009      	b.n	800993e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	68fa      	ldr	r2, [r7, #12]
 8009934:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009938:	f023 0304 	bic.w	r3, r3, #4
 800993c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800993e:	2110      	movs	r1, #16
 8009940:	6878      	ldr	r0, [r7, #4]
 8009942:	f7ff fe3d 	bl	80095c0 <USB_FlushTxFifo>
 8009946:	4603      	mov	r3, r0
 8009948:	2b00      	cmp	r3, #0
 800994a:	d001      	beq.n	8009950 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800994c:	2301      	movs	r3, #1
 800994e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f7ff fe67 	bl	8009624 <USB_FlushRxFifo>
 8009956:	4603      	mov	r3, r0
 8009958:	2b00      	cmp	r3, #0
 800995a:	d001      	beq.n	8009960 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800995c:	2301      	movs	r3, #1
 800995e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8009960:	2300      	movs	r3, #0
 8009962:	613b      	str	r3, [r7, #16]
 8009964:	e015      	b.n	8009992 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8009966:	693b      	ldr	r3, [r7, #16]
 8009968:	015a      	lsls	r2, r3, #5
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	4413      	add	r3, r2
 800996e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009972:	461a      	mov	r2, r3
 8009974:	f04f 33ff 	mov.w	r3, #4294967295
 8009978:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800997a:	693b      	ldr	r3, [r7, #16]
 800997c:	015a      	lsls	r2, r3, #5
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	4413      	add	r3, r2
 8009982:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009986:	461a      	mov	r2, r3
 8009988:	2300      	movs	r3, #0
 800998a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	3301      	adds	r3, #1
 8009990:	613b      	str	r3, [r7, #16]
 8009992:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009996:	461a      	mov	r2, r3
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	4293      	cmp	r3, r2
 800999c:	d3e3      	bcc.n	8009966 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	2200      	movs	r2, #0
 80099a2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	f04f 32ff 	mov.w	r2, #4294967295
 80099aa:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	4a18      	ldr	r2, [pc, #96]	@ (8009a10 <USB_HostInit+0x170>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d10b      	bne.n	80099cc <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80099ba:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	4a15      	ldr	r2, [pc, #84]	@ (8009a14 <USB_HostInit+0x174>)
 80099c0:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	4a14      	ldr	r2, [pc, #80]	@ (8009a18 <USB_HostInit+0x178>)
 80099c6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80099ca:	e009      	b.n	80099e0 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2280      	movs	r2, #128	@ 0x80
 80099d0:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	4a11      	ldr	r2, [pc, #68]	@ (8009a1c <USB_HostInit+0x17c>)
 80099d6:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	4a11      	ldr	r2, [pc, #68]	@ (8009a20 <USB_HostInit+0x180>)
 80099dc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80099e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d105      	bne.n	80099f4 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	699b      	ldr	r3, [r3, #24]
 80099ec:	f043 0210 	orr.w	r2, r3, #16
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	699a      	ldr	r2, [r3, #24]
 80099f8:	4b0a      	ldr	r3, [pc, #40]	@ (8009a24 <USB_HostInit+0x184>)
 80099fa:	4313      	orrs	r3, r2
 80099fc:	687a      	ldr	r2, [r7, #4]
 80099fe:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8009a00:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	3718      	adds	r7, #24
 8009a06:	46bd      	mov	sp, r7
 8009a08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009a0c:	b004      	add	sp, #16
 8009a0e:	4770      	bx	lr
 8009a10:	40040000 	.word	0x40040000
 8009a14:	01000200 	.word	0x01000200
 8009a18:	00e00300 	.word	0x00e00300
 8009a1c:	00600080 	.word	0x00600080
 8009a20:	004000e0 	.word	0x004000e0
 8009a24:	a3200008 	.word	0xa3200008

08009a28 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009a28:	b480      	push	{r7}
 8009a2a:	b085      	sub	sp, #20
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
 8009a30:	460b      	mov	r3, r1
 8009a32:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	68fa      	ldr	r2, [r7, #12]
 8009a42:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009a46:	f023 0303 	bic.w	r3, r3, #3
 8009a4a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009a52:	681a      	ldr	r2, [r3, #0]
 8009a54:	78fb      	ldrb	r3, [r7, #3]
 8009a56:	f003 0303 	and.w	r3, r3, #3
 8009a5a:	68f9      	ldr	r1, [r7, #12]
 8009a5c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009a60:	4313      	orrs	r3, r2
 8009a62:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009a64:	78fb      	ldrb	r3, [r7, #3]
 8009a66:	2b01      	cmp	r3, #1
 8009a68:	d107      	bne.n	8009a7a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009a70:	461a      	mov	r2, r3
 8009a72:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8009a76:	6053      	str	r3, [r2, #4]
 8009a78:	e00c      	b.n	8009a94 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8009a7a:	78fb      	ldrb	r3, [r7, #3]
 8009a7c:	2b02      	cmp	r3, #2
 8009a7e:	d107      	bne.n	8009a90 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009a86:	461a      	mov	r2, r3
 8009a88:	f241 7370 	movw	r3, #6000	@ 0x1770
 8009a8c:	6053      	str	r3, [r2, #4]
 8009a8e:	e001      	b.n	8009a94 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8009a90:	2301      	movs	r3, #1
 8009a92:	e000      	b.n	8009a96 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8009a94:	2300      	movs	r3, #0
}
 8009a96:	4618      	mov	r0, r3
 8009a98:	3714      	adds	r7, #20
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa0:	4770      	bx	lr

08009aa2 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8009aa2:	b580      	push	{r7, lr}
 8009aa4:	b084      	sub	sp, #16
 8009aa6:	af00      	add	r7, sp, #0
 8009aa8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009ac2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	68fa      	ldr	r2, [r7, #12]
 8009ac8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009acc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009ad0:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8009ad2:	2064      	movs	r0, #100	@ 0x64
 8009ad4:	f7f9 f894 	bl	8002c00 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8009ad8:	68bb      	ldr	r3, [r7, #8]
 8009ada:	68fa      	ldr	r2, [r7, #12]
 8009adc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009ae0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ae4:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8009ae6:	200a      	movs	r0, #10
 8009ae8:	f7f9 f88a 	bl	8002c00 <HAL_Delay>

  return HAL_OK;
 8009aec:	2300      	movs	r3, #0
}
 8009aee:	4618      	mov	r0, r3
 8009af0:	3710      	adds	r7, #16
 8009af2:	46bd      	mov	sp, r7
 8009af4:	bd80      	pop	{r7, pc}

08009af6 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8009af6:	b480      	push	{r7}
 8009af8:	b085      	sub	sp, #20
 8009afa:	af00      	add	r7, sp, #0
 8009afc:	6078      	str	r0, [r7, #4]
 8009afe:	460b      	mov	r3, r1
 8009b00:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009b06:	2300      	movs	r3, #0
 8009b08:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009b1a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d109      	bne.n	8009b3a <USB_DriveVbus+0x44>
 8009b26:	78fb      	ldrb	r3, [r7, #3]
 8009b28:	2b01      	cmp	r3, #1
 8009b2a:	d106      	bne.n	8009b3a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009b2c:	68bb      	ldr	r3, [r7, #8]
 8009b2e:	68fa      	ldr	r2, [r7, #12]
 8009b30:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009b34:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009b38:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009b40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b44:	d109      	bne.n	8009b5a <USB_DriveVbus+0x64>
 8009b46:	78fb      	ldrb	r3, [r7, #3]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d106      	bne.n	8009b5a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009b4c:	68bb      	ldr	r3, [r7, #8]
 8009b4e:	68fa      	ldr	r2, [r7, #12]
 8009b50:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009b54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009b58:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8009b5a:	2300      	movs	r3, #0
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	3714      	adds	r7, #20
 8009b60:	46bd      	mov	sp, r7
 8009b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b66:	4770      	bx	lr

08009b68 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b085      	sub	sp, #20
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009b74:	2300      	movs	r3, #0
 8009b76:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8009b82:	68bb      	ldr	r3, [r7, #8]
 8009b84:	0c5b      	lsrs	r3, r3, #17
 8009b86:	f003 0303 	and.w	r3, r3, #3
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3714      	adds	r7, #20
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b94:	4770      	bx	lr

08009b96 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8009b96:	b480      	push	{r7}
 8009b98:	b085      	sub	sp, #20
 8009b9a:	af00      	add	r7, sp, #0
 8009b9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009ba8:	689b      	ldr	r3, [r3, #8]
 8009baa:	b29b      	uxth	r3, r3
}
 8009bac:	4618      	mov	r0, r3
 8009bae:	3714      	adds	r7, #20
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb6:	4770      	bx	lr

08009bb8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b088      	sub	sp, #32
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
 8009bc0:	4608      	mov	r0, r1
 8009bc2:	4611      	mov	r1, r2
 8009bc4:	461a      	mov	r2, r3
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	70fb      	strb	r3, [r7, #3]
 8009bca:	460b      	mov	r3, r1
 8009bcc:	70bb      	strb	r3, [r7, #2]
 8009bce:	4613      	mov	r3, r2
 8009bd0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8009bda:	78fb      	ldrb	r3, [r7, #3]
 8009bdc:	015a      	lsls	r2, r3, #5
 8009bde:	693b      	ldr	r3, [r7, #16]
 8009be0:	4413      	add	r3, r2
 8009be2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009be6:	461a      	mov	r2, r3
 8009be8:	f04f 33ff 	mov.w	r3, #4294967295
 8009bec:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8009bee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009bf2:	2b03      	cmp	r3, #3
 8009bf4:	d87c      	bhi.n	8009cf0 <USB_HC_Init+0x138>
 8009bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8009bfc <USB_HC_Init+0x44>)
 8009bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bfc:	08009c0d 	.word	0x08009c0d
 8009c00:	08009cb3 	.word	0x08009cb3
 8009c04:	08009c0d 	.word	0x08009c0d
 8009c08:	08009c75 	.word	0x08009c75
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009c0c:	78fb      	ldrb	r3, [r7, #3]
 8009c0e:	015a      	lsls	r2, r3, #5
 8009c10:	693b      	ldr	r3, [r7, #16]
 8009c12:	4413      	add	r3, r2
 8009c14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c18:	461a      	mov	r2, r3
 8009c1a:	f240 439d 	movw	r3, #1181	@ 0x49d
 8009c1e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8009c20:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	da10      	bge.n	8009c4a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009c28:	78fb      	ldrb	r3, [r7, #3]
 8009c2a:	015a      	lsls	r2, r3, #5
 8009c2c:	693b      	ldr	r3, [r7, #16]
 8009c2e:	4413      	add	r3, r2
 8009c30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c34:	68db      	ldr	r3, [r3, #12]
 8009c36:	78fa      	ldrb	r2, [r7, #3]
 8009c38:	0151      	lsls	r1, r2, #5
 8009c3a:	693a      	ldr	r2, [r7, #16]
 8009c3c:	440a      	add	r2, r1
 8009c3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009c42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c46:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8009c48:	e055      	b.n	8009cf6 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	4a6f      	ldr	r2, [pc, #444]	@ (8009e0c <USB_HC_Init+0x254>)
 8009c4e:	4293      	cmp	r3, r2
 8009c50:	d151      	bne.n	8009cf6 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8009c52:	78fb      	ldrb	r3, [r7, #3]
 8009c54:	015a      	lsls	r2, r3, #5
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	4413      	add	r3, r2
 8009c5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c5e:	68db      	ldr	r3, [r3, #12]
 8009c60:	78fa      	ldrb	r2, [r7, #3]
 8009c62:	0151      	lsls	r1, r2, #5
 8009c64:	693a      	ldr	r2, [r7, #16]
 8009c66:	440a      	add	r2, r1
 8009c68:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009c6c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009c70:	60d3      	str	r3, [r2, #12]
      break;
 8009c72:	e040      	b.n	8009cf6 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009c74:	78fb      	ldrb	r3, [r7, #3]
 8009c76:	015a      	lsls	r2, r3, #5
 8009c78:	693b      	ldr	r3, [r7, #16]
 8009c7a:	4413      	add	r3, r2
 8009c7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c80:	461a      	mov	r2, r3
 8009c82:	f240 639d 	movw	r3, #1693	@ 0x69d
 8009c86:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009c88:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	da34      	bge.n	8009cfa <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009c90:	78fb      	ldrb	r3, [r7, #3]
 8009c92:	015a      	lsls	r2, r3, #5
 8009c94:	693b      	ldr	r3, [r7, #16]
 8009c96:	4413      	add	r3, r2
 8009c98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c9c:	68db      	ldr	r3, [r3, #12]
 8009c9e:	78fa      	ldrb	r2, [r7, #3]
 8009ca0:	0151      	lsls	r1, r2, #5
 8009ca2:	693a      	ldr	r2, [r7, #16]
 8009ca4:	440a      	add	r2, r1
 8009ca6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009caa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009cae:	60d3      	str	r3, [r2, #12]
      }

      break;
 8009cb0:	e023      	b.n	8009cfa <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009cb2:	78fb      	ldrb	r3, [r7, #3]
 8009cb4:	015a      	lsls	r2, r3, #5
 8009cb6:	693b      	ldr	r3, [r7, #16]
 8009cb8:	4413      	add	r3, r2
 8009cba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cbe:	461a      	mov	r2, r3
 8009cc0:	f240 2325 	movw	r3, #549	@ 0x225
 8009cc4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009cc6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	da17      	bge.n	8009cfe <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8009cce:	78fb      	ldrb	r3, [r7, #3]
 8009cd0:	015a      	lsls	r2, r3, #5
 8009cd2:	693b      	ldr	r3, [r7, #16]
 8009cd4:	4413      	add	r3, r2
 8009cd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cda:	68db      	ldr	r3, [r3, #12]
 8009cdc:	78fa      	ldrb	r2, [r7, #3]
 8009cde:	0151      	lsls	r1, r2, #5
 8009ce0:	693a      	ldr	r2, [r7, #16]
 8009ce2:	440a      	add	r2, r1
 8009ce4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009ce8:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8009cec:	60d3      	str	r3, [r2, #12]
      }
      break;
 8009cee:	e006      	b.n	8009cfe <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	77fb      	strb	r3, [r7, #31]
      break;
 8009cf4:	e004      	b.n	8009d00 <USB_HC_Init+0x148>
      break;
 8009cf6:	bf00      	nop
 8009cf8:	e002      	b.n	8009d00 <USB_HC_Init+0x148>
      break;
 8009cfa:	bf00      	nop
 8009cfc:	e000      	b.n	8009d00 <USB_HC_Init+0x148>
      break;
 8009cfe:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8009d00:	78fb      	ldrb	r3, [r7, #3]
 8009d02:	015a      	lsls	r2, r3, #5
 8009d04:	693b      	ldr	r3, [r7, #16]
 8009d06:	4413      	add	r3, r2
 8009d08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d0c:	461a      	mov	r2, r3
 8009d0e:	2300      	movs	r3, #0
 8009d10:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8009d12:	78fb      	ldrb	r3, [r7, #3]
 8009d14:	015a      	lsls	r2, r3, #5
 8009d16:	693b      	ldr	r3, [r7, #16]
 8009d18:	4413      	add	r3, r2
 8009d1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d1e:	68db      	ldr	r3, [r3, #12]
 8009d20:	78fa      	ldrb	r2, [r7, #3]
 8009d22:	0151      	lsls	r1, r2, #5
 8009d24:	693a      	ldr	r2, [r7, #16]
 8009d26:	440a      	add	r2, r1
 8009d28:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009d2c:	f043 0302 	orr.w	r3, r3, #2
 8009d30:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009d38:	699a      	ldr	r2, [r3, #24]
 8009d3a:	78fb      	ldrb	r3, [r7, #3]
 8009d3c:	f003 030f 	and.w	r3, r3, #15
 8009d40:	2101      	movs	r1, #1
 8009d42:	fa01 f303 	lsl.w	r3, r1, r3
 8009d46:	6939      	ldr	r1, [r7, #16]
 8009d48:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009d4c:	4313      	orrs	r3, r2
 8009d4e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	699b      	ldr	r3, [r3, #24]
 8009d54:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8009d5c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	da03      	bge.n	8009d6c <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8009d64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d68:	61bb      	str	r3, [r7, #24]
 8009d6a:	e001      	b.n	8009d70 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	f7ff fef9 	bl	8009b68 <USB_GetHostSpeed>
 8009d76:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8009d78:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009d7c:	2b02      	cmp	r3, #2
 8009d7e:	d106      	bne.n	8009d8e <USB_HC_Init+0x1d6>
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	2b02      	cmp	r3, #2
 8009d84:	d003      	beq.n	8009d8e <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8009d86:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009d8a:	617b      	str	r3, [r7, #20]
 8009d8c:	e001      	b.n	8009d92 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8009d8e:	2300      	movs	r3, #0
 8009d90:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009d92:	787b      	ldrb	r3, [r7, #1]
 8009d94:	059b      	lsls	r3, r3, #22
 8009d96:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009d9a:	78bb      	ldrb	r3, [r7, #2]
 8009d9c:	02db      	lsls	r3, r3, #11
 8009d9e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009da2:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009da4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009da8:	049b      	lsls	r3, r3, #18
 8009daa:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009dae:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8009db0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8009db2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009db6:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8009db8:	69bb      	ldr	r3, [r7, #24]
 8009dba:	431a      	orrs	r2, r3
 8009dbc:	697b      	ldr	r3, [r7, #20]
 8009dbe:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009dc0:	78fa      	ldrb	r2, [r7, #3]
 8009dc2:	0151      	lsls	r1, r2, #5
 8009dc4:	693a      	ldr	r2, [r7, #16]
 8009dc6:	440a      	add	r2, r1
 8009dc8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8009dcc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009dd0:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8009dd2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009dd6:	2b03      	cmp	r3, #3
 8009dd8:	d003      	beq.n	8009de2 <USB_HC_Init+0x22a>
 8009dda:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009dde:	2b01      	cmp	r3, #1
 8009de0:	d10f      	bne.n	8009e02 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8009de2:	78fb      	ldrb	r3, [r7, #3]
 8009de4:	015a      	lsls	r2, r3, #5
 8009de6:	693b      	ldr	r3, [r7, #16]
 8009de8:	4413      	add	r3, r2
 8009dea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	78fa      	ldrb	r2, [r7, #3]
 8009df2:	0151      	lsls	r1, r2, #5
 8009df4:	693a      	ldr	r2, [r7, #16]
 8009df6:	440a      	add	r2, r1
 8009df8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009dfc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009e00:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8009e02:	7ffb      	ldrb	r3, [r7, #31]
}
 8009e04:	4618      	mov	r0, r3
 8009e06:	3720      	adds	r7, #32
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}
 8009e0c:	40040000 	.word	0x40040000

08009e10 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b08c      	sub	sp, #48	@ 0x30
 8009e14:	af02      	add	r7, sp, #8
 8009e16:	60f8      	str	r0, [r7, #12]
 8009e18:	60b9      	str	r1, [r7, #8]
 8009e1a:	4613      	mov	r3, r2
 8009e1c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8009e22:	68bb      	ldr	r3, [r7, #8]
 8009e24:	785b      	ldrb	r3, [r3, #1]
 8009e26:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8009e28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009e2c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	4a5d      	ldr	r2, [pc, #372]	@ (8009fa8 <USB_HC_StartXfer+0x198>)
 8009e32:	4293      	cmp	r3, r2
 8009e34:	d12f      	bne.n	8009e96 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8009e36:	79fb      	ldrb	r3, [r7, #7]
 8009e38:	2b01      	cmp	r3, #1
 8009e3a:	d11c      	bne.n	8009e76 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	7c9b      	ldrb	r3, [r3, #18]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d003      	beq.n	8009e4c <USB_HC_StartXfer+0x3c>
 8009e44:	68bb      	ldr	r3, [r7, #8]
 8009e46:	7c9b      	ldrb	r3, [r3, #18]
 8009e48:	2b02      	cmp	r3, #2
 8009e4a:	d124      	bne.n	8009e96 <USB_HC_StartXfer+0x86>
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	799b      	ldrb	r3, [r3, #6]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d120      	bne.n	8009e96 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8009e54:	69fb      	ldr	r3, [r7, #28]
 8009e56:	015a      	lsls	r2, r3, #5
 8009e58:	6a3b      	ldr	r3, [r7, #32]
 8009e5a:	4413      	add	r3, r2
 8009e5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e60:	68db      	ldr	r3, [r3, #12]
 8009e62:	69fa      	ldr	r2, [r7, #28]
 8009e64:	0151      	lsls	r1, r2, #5
 8009e66:	6a3a      	ldr	r2, [r7, #32]
 8009e68:	440a      	add	r2, r1
 8009e6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009e6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e72:	60d3      	str	r3, [r2, #12]
 8009e74:	e00f      	b.n	8009e96 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8009e76:	68bb      	ldr	r3, [r7, #8]
 8009e78:	791b      	ldrb	r3, [r3, #4]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d10b      	bne.n	8009e96 <USB_HC_StartXfer+0x86>
 8009e7e:	68bb      	ldr	r3, [r7, #8]
 8009e80:	795b      	ldrb	r3, [r3, #5]
 8009e82:	2b01      	cmp	r3, #1
 8009e84:	d107      	bne.n	8009e96 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8009e86:	68bb      	ldr	r3, [r7, #8]
 8009e88:	785b      	ldrb	r3, [r3, #1]
 8009e8a:	4619      	mov	r1, r3
 8009e8c:	68f8      	ldr	r0, [r7, #12]
 8009e8e:	f000 fb6b 	bl	800a568 <USB_DoPing>
        return HAL_OK;
 8009e92:	2300      	movs	r3, #0
 8009e94:	e232      	b.n	800a2fc <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	799b      	ldrb	r3, [r3, #6]
 8009e9a:	2b01      	cmp	r3, #1
 8009e9c:	d158      	bne.n	8009f50 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8009ea2:	68bb      	ldr	r3, [r7, #8]
 8009ea4:	78db      	ldrb	r3, [r3, #3]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d007      	beq.n	8009eba <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009eaa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009eac:	68ba      	ldr	r2, [r7, #8]
 8009eae:	8a92      	ldrh	r2, [r2, #20]
 8009eb0:	fb03 f202 	mul.w	r2, r3, r2
 8009eb4:	68bb      	ldr	r3, [r7, #8]
 8009eb6:	61da      	str	r2, [r3, #28]
 8009eb8:	e07c      	b.n	8009fb4 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8009eba:	68bb      	ldr	r3, [r7, #8]
 8009ebc:	7c9b      	ldrb	r3, [r3, #18]
 8009ebe:	2b01      	cmp	r3, #1
 8009ec0:	d130      	bne.n	8009f24 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8009ec2:	68bb      	ldr	r3, [r7, #8]
 8009ec4:	6a1b      	ldr	r3, [r3, #32]
 8009ec6:	2bbc      	cmp	r3, #188	@ 0xbc
 8009ec8:	d918      	bls.n	8009efc <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8009eca:	68bb      	ldr	r3, [r7, #8]
 8009ecc:	8a9b      	ldrh	r3, [r3, #20]
 8009ece:	461a      	mov	r2, r3
 8009ed0:	68bb      	ldr	r3, [r7, #8]
 8009ed2:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	69da      	ldr	r2, [r3, #28]
 8009ed8:	68bb      	ldr	r3, [r7, #8]
 8009eda:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	68db      	ldr	r3, [r3, #12]
 8009ee0:	2b01      	cmp	r3, #1
 8009ee2:	d003      	beq.n	8009eec <USB_HC_StartXfer+0xdc>
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	68db      	ldr	r3, [r3, #12]
 8009ee8:	2b02      	cmp	r3, #2
 8009eea:	d103      	bne.n	8009ef4 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8009eec:	68bb      	ldr	r3, [r7, #8]
 8009eee:	2202      	movs	r2, #2
 8009ef0:	60da      	str	r2, [r3, #12]
 8009ef2:	e05f      	b.n	8009fb4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	60da      	str	r2, [r3, #12]
 8009efa:	e05b      	b.n	8009fb4 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8009efc:	68bb      	ldr	r3, [r7, #8]
 8009efe:	6a1a      	ldr	r2, [r3, #32]
 8009f00:	68bb      	ldr	r3, [r7, #8]
 8009f02:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	68db      	ldr	r3, [r3, #12]
 8009f08:	2b01      	cmp	r3, #1
 8009f0a:	d007      	beq.n	8009f1c <USB_HC_StartXfer+0x10c>
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	68db      	ldr	r3, [r3, #12]
 8009f10:	2b02      	cmp	r3, #2
 8009f12:	d003      	beq.n	8009f1c <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8009f14:	68bb      	ldr	r3, [r7, #8]
 8009f16:	2204      	movs	r2, #4
 8009f18:	60da      	str	r2, [r3, #12]
 8009f1a:	e04b      	b.n	8009fb4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8009f1c:	68bb      	ldr	r3, [r7, #8]
 8009f1e:	2203      	movs	r2, #3
 8009f20:	60da      	str	r2, [r3, #12]
 8009f22:	e047      	b.n	8009fb4 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8009f24:	79fb      	ldrb	r3, [r7, #7]
 8009f26:	2b01      	cmp	r3, #1
 8009f28:	d10d      	bne.n	8009f46 <USB_HC_StartXfer+0x136>
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	6a1b      	ldr	r3, [r3, #32]
 8009f2e:	68ba      	ldr	r2, [r7, #8]
 8009f30:	8a92      	ldrh	r2, [r2, #20]
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d907      	bls.n	8009f46 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009f36:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009f38:	68ba      	ldr	r2, [r7, #8]
 8009f3a:	8a92      	ldrh	r2, [r2, #20]
 8009f3c:	fb03 f202 	mul.w	r2, r3, r2
 8009f40:	68bb      	ldr	r3, [r7, #8]
 8009f42:	61da      	str	r2, [r3, #28]
 8009f44:	e036      	b.n	8009fb4 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8009f46:	68bb      	ldr	r3, [r7, #8]
 8009f48:	6a1a      	ldr	r2, [r3, #32]
 8009f4a:	68bb      	ldr	r3, [r7, #8]
 8009f4c:	61da      	str	r2, [r3, #28]
 8009f4e:	e031      	b.n	8009fb4 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	6a1b      	ldr	r3, [r3, #32]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d018      	beq.n	8009f8a <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	6a1b      	ldr	r3, [r3, #32]
 8009f5c:	68ba      	ldr	r2, [r7, #8]
 8009f5e:	8a92      	ldrh	r2, [r2, #20]
 8009f60:	4413      	add	r3, r2
 8009f62:	3b01      	subs	r3, #1
 8009f64:	68ba      	ldr	r2, [r7, #8]
 8009f66:	8a92      	ldrh	r2, [r2, #20]
 8009f68:	fbb3 f3f2 	udiv	r3, r3, r2
 8009f6c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8009f6e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8009f70:	8b7b      	ldrh	r3, [r7, #26]
 8009f72:	429a      	cmp	r2, r3
 8009f74:	d90b      	bls.n	8009f8e <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8009f76:	8b7b      	ldrh	r3, [r7, #26]
 8009f78:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009f7a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009f7c:	68ba      	ldr	r2, [r7, #8]
 8009f7e:	8a92      	ldrh	r2, [r2, #20]
 8009f80:	fb03 f202 	mul.w	r2, r3, r2
 8009f84:	68bb      	ldr	r3, [r7, #8]
 8009f86:	61da      	str	r2, [r3, #28]
 8009f88:	e001      	b.n	8009f8e <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8009f8e:	68bb      	ldr	r3, [r7, #8]
 8009f90:	78db      	ldrb	r3, [r3, #3]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d00a      	beq.n	8009fac <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009f96:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009f98:	68ba      	ldr	r2, [r7, #8]
 8009f9a:	8a92      	ldrh	r2, [r2, #20]
 8009f9c:	fb03 f202 	mul.w	r2, r3, r2
 8009fa0:	68bb      	ldr	r3, [r7, #8]
 8009fa2:	61da      	str	r2, [r3, #28]
 8009fa4:	e006      	b.n	8009fb4 <USB_HC_StartXfer+0x1a4>
 8009fa6:	bf00      	nop
 8009fa8:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8009fac:	68bb      	ldr	r3, [r7, #8]
 8009fae:	6a1a      	ldr	r2, [r3, #32]
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	69db      	ldr	r3, [r3, #28]
 8009fb8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009fbc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009fbe:	04d9      	lsls	r1, r3, #19
 8009fc0:	4ba3      	ldr	r3, [pc, #652]	@ (800a250 <USB_HC_StartXfer+0x440>)
 8009fc2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009fc4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8009fc6:	68bb      	ldr	r3, [r7, #8]
 8009fc8:	7d9b      	ldrb	r3, [r3, #22]
 8009fca:	075b      	lsls	r3, r3, #29
 8009fcc:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009fd0:	69f9      	ldr	r1, [r7, #28]
 8009fd2:	0148      	lsls	r0, r1, #5
 8009fd4:	6a39      	ldr	r1, [r7, #32]
 8009fd6:	4401      	add	r1, r0
 8009fd8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009fdc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009fde:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8009fe0:	79fb      	ldrb	r3, [r7, #7]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d009      	beq.n	8009ffa <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	6999      	ldr	r1, [r3, #24]
 8009fea:	69fb      	ldr	r3, [r7, #28]
 8009fec:	015a      	lsls	r2, r3, #5
 8009fee:	6a3b      	ldr	r3, [r7, #32]
 8009ff0:	4413      	add	r3, r2
 8009ff2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ff6:	460a      	mov	r2, r1
 8009ff8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8009ffa:	6a3b      	ldr	r3, [r7, #32]
 8009ffc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a000:	689b      	ldr	r3, [r3, #8]
 800a002:	f003 0301 	and.w	r3, r3, #1
 800a006:	2b00      	cmp	r3, #0
 800a008:	bf0c      	ite	eq
 800a00a:	2301      	moveq	r3, #1
 800a00c:	2300      	movne	r3, #0
 800a00e:	b2db      	uxtb	r3, r3
 800a010:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a012:	69fb      	ldr	r3, [r7, #28]
 800a014:	015a      	lsls	r2, r3, #5
 800a016:	6a3b      	ldr	r3, [r7, #32]
 800a018:	4413      	add	r3, r2
 800a01a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	69fa      	ldr	r2, [r7, #28]
 800a022:	0151      	lsls	r1, r2, #5
 800a024:	6a3a      	ldr	r2, [r7, #32]
 800a026:	440a      	add	r2, r1
 800a028:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a02c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a030:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a032:	69fb      	ldr	r3, [r7, #28]
 800a034:	015a      	lsls	r2, r3, #5
 800a036:	6a3b      	ldr	r3, [r7, #32]
 800a038:	4413      	add	r3, r2
 800a03a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a03e:	681a      	ldr	r2, [r3, #0]
 800a040:	7e7b      	ldrb	r3, [r7, #25]
 800a042:	075b      	lsls	r3, r3, #29
 800a044:	69f9      	ldr	r1, [r7, #28]
 800a046:	0148      	lsls	r0, r1, #5
 800a048:	6a39      	ldr	r1, [r7, #32]
 800a04a:	4401      	add	r1, r0
 800a04c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800a050:	4313      	orrs	r3, r2
 800a052:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	799b      	ldrb	r3, [r3, #6]
 800a058:	2b01      	cmp	r3, #1
 800a05a:	f040 80c3 	bne.w	800a1e4 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	7c5b      	ldrb	r3, [r3, #17]
 800a062:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800a064:	68ba      	ldr	r2, [r7, #8]
 800a066:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a068:	4313      	orrs	r3, r2
 800a06a:	69fa      	ldr	r2, [r7, #28]
 800a06c:	0151      	lsls	r1, r2, #5
 800a06e:	6a3a      	ldr	r2, [r7, #32]
 800a070:	440a      	add	r2, r1
 800a072:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800a076:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a07a:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800a07c:	69fb      	ldr	r3, [r7, #28]
 800a07e:	015a      	lsls	r2, r3, #5
 800a080:	6a3b      	ldr	r3, [r7, #32]
 800a082:	4413      	add	r3, r2
 800a084:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a088:	68db      	ldr	r3, [r3, #12]
 800a08a:	69fa      	ldr	r2, [r7, #28]
 800a08c:	0151      	lsls	r1, r2, #5
 800a08e:	6a3a      	ldr	r2, [r7, #32]
 800a090:	440a      	add	r2, r1
 800a092:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a096:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a09a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	79db      	ldrb	r3, [r3, #7]
 800a0a0:	2b01      	cmp	r3, #1
 800a0a2:	d123      	bne.n	800a0ec <USB_HC_StartXfer+0x2dc>
 800a0a4:	68bb      	ldr	r3, [r7, #8]
 800a0a6:	78db      	ldrb	r3, [r3, #3]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d11f      	bne.n	800a0ec <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800a0ac:	69fb      	ldr	r3, [r7, #28]
 800a0ae:	015a      	lsls	r2, r3, #5
 800a0b0:	6a3b      	ldr	r3, [r7, #32]
 800a0b2:	4413      	add	r3, r2
 800a0b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a0b8:	685b      	ldr	r3, [r3, #4]
 800a0ba:	69fa      	ldr	r2, [r7, #28]
 800a0bc:	0151      	lsls	r1, r2, #5
 800a0be:	6a3a      	ldr	r2, [r7, #32]
 800a0c0:	440a      	add	r2, r1
 800a0c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a0c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a0ca:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800a0cc:	69fb      	ldr	r3, [r7, #28]
 800a0ce:	015a      	lsls	r2, r3, #5
 800a0d0:	6a3b      	ldr	r3, [r7, #32]
 800a0d2:	4413      	add	r3, r2
 800a0d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a0d8:	68db      	ldr	r3, [r3, #12]
 800a0da:	69fa      	ldr	r2, [r7, #28]
 800a0dc:	0151      	lsls	r1, r2, #5
 800a0de:	6a3a      	ldr	r2, [r7, #32]
 800a0e0:	440a      	add	r2, r1
 800a0e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a0e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0ea:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800a0ec:	68bb      	ldr	r3, [r7, #8]
 800a0ee:	7c9b      	ldrb	r3, [r3, #18]
 800a0f0:	2b01      	cmp	r3, #1
 800a0f2:	d003      	beq.n	800a0fc <USB_HC_StartXfer+0x2ec>
 800a0f4:	68bb      	ldr	r3, [r7, #8]
 800a0f6:	7c9b      	ldrb	r3, [r3, #18]
 800a0f8:	2b03      	cmp	r3, #3
 800a0fa:	d117      	bne.n	800a12c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800a0fc:	68bb      	ldr	r3, [r7, #8]
 800a0fe:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800a100:	2b01      	cmp	r3, #1
 800a102:	d113      	bne.n	800a12c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800a104:	68bb      	ldr	r3, [r7, #8]
 800a106:	78db      	ldrb	r3, [r3, #3]
 800a108:	2b01      	cmp	r3, #1
 800a10a:	d10f      	bne.n	800a12c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800a10c:	69fb      	ldr	r3, [r7, #28]
 800a10e:	015a      	lsls	r2, r3, #5
 800a110:	6a3b      	ldr	r3, [r7, #32]
 800a112:	4413      	add	r3, r2
 800a114:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a118:	685b      	ldr	r3, [r3, #4]
 800a11a:	69fa      	ldr	r2, [r7, #28]
 800a11c:	0151      	lsls	r1, r2, #5
 800a11e:	6a3a      	ldr	r2, [r7, #32]
 800a120:	440a      	add	r2, r1
 800a122:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a126:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a12a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	7c9b      	ldrb	r3, [r3, #18]
 800a130:	2b01      	cmp	r3, #1
 800a132:	d162      	bne.n	800a1fa <USB_HC_StartXfer+0x3ea>
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	78db      	ldrb	r3, [r3, #3]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d15e      	bne.n	800a1fa <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800a13c:	68bb      	ldr	r3, [r7, #8]
 800a13e:	68db      	ldr	r3, [r3, #12]
 800a140:	3b01      	subs	r3, #1
 800a142:	2b03      	cmp	r3, #3
 800a144:	d858      	bhi.n	800a1f8 <USB_HC_StartXfer+0x3e8>
 800a146:	a201      	add	r2, pc, #4	@ (adr r2, 800a14c <USB_HC_StartXfer+0x33c>)
 800a148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a14c:	0800a15d 	.word	0x0800a15d
 800a150:	0800a17f 	.word	0x0800a17f
 800a154:	0800a1a1 	.word	0x0800a1a1
 800a158:	0800a1c3 	.word	0x0800a1c3
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800a15c:	69fb      	ldr	r3, [r7, #28]
 800a15e:	015a      	lsls	r2, r3, #5
 800a160:	6a3b      	ldr	r3, [r7, #32]
 800a162:	4413      	add	r3, r2
 800a164:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a168:	685b      	ldr	r3, [r3, #4]
 800a16a:	69fa      	ldr	r2, [r7, #28]
 800a16c:	0151      	lsls	r1, r2, #5
 800a16e:	6a3a      	ldr	r2, [r7, #32]
 800a170:	440a      	add	r2, r1
 800a172:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a176:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a17a:	6053      	str	r3, [r2, #4]
          break;
 800a17c:	e03d      	b.n	800a1fa <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800a17e:	69fb      	ldr	r3, [r7, #28]
 800a180:	015a      	lsls	r2, r3, #5
 800a182:	6a3b      	ldr	r3, [r7, #32]
 800a184:	4413      	add	r3, r2
 800a186:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a18a:	685b      	ldr	r3, [r3, #4]
 800a18c:	69fa      	ldr	r2, [r7, #28]
 800a18e:	0151      	lsls	r1, r2, #5
 800a190:	6a3a      	ldr	r2, [r7, #32]
 800a192:	440a      	add	r2, r1
 800a194:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a198:	f043 030e 	orr.w	r3, r3, #14
 800a19c:	6053      	str	r3, [r2, #4]
          break;
 800a19e:	e02c      	b.n	800a1fa <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800a1a0:	69fb      	ldr	r3, [r7, #28]
 800a1a2:	015a      	lsls	r2, r3, #5
 800a1a4:	6a3b      	ldr	r3, [r7, #32]
 800a1a6:	4413      	add	r3, r2
 800a1a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1ac:	685b      	ldr	r3, [r3, #4]
 800a1ae:	69fa      	ldr	r2, [r7, #28]
 800a1b0:	0151      	lsls	r1, r2, #5
 800a1b2:	6a3a      	ldr	r2, [r7, #32]
 800a1b4:	440a      	add	r2, r1
 800a1b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a1ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a1be:	6053      	str	r3, [r2, #4]
          break;
 800a1c0:	e01b      	b.n	800a1fa <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800a1c2:	69fb      	ldr	r3, [r7, #28]
 800a1c4:	015a      	lsls	r2, r3, #5
 800a1c6:	6a3b      	ldr	r3, [r7, #32]
 800a1c8:	4413      	add	r3, r2
 800a1ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1ce:	685b      	ldr	r3, [r3, #4]
 800a1d0:	69fa      	ldr	r2, [r7, #28]
 800a1d2:	0151      	lsls	r1, r2, #5
 800a1d4:	6a3a      	ldr	r2, [r7, #32]
 800a1d6:	440a      	add	r2, r1
 800a1d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a1dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a1e0:	6053      	str	r3, [r2, #4]
          break;
 800a1e2:	e00a      	b.n	800a1fa <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800a1e4:	69fb      	ldr	r3, [r7, #28]
 800a1e6:	015a      	lsls	r2, r3, #5
 800a1e8:	6a3b      	ldr	r3, [r7, #32]
 800a1ea:	4413      	add	r3, r2
 800a1ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1f0:	461a      	mov	r2, r3
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	6053      	str	r3, [r2, #4]
 800a1f6:	e000      	b.n	800a1fa <USB_HC_StartXfer+0x3ea>
          break;
 800a1f8:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a1fa:	69fb      	ldr	r3, [r7, #28]
 800a1fc:	015a      	lsls	r2, r3, #5
 800a1fe:	6a3b      	ldr	r3, [r7, #32]
 800a200:	4413      	add	r3, r2
 800a202:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a20a:	693b      	ldr	r3, [r7, #16]
 800a20c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a210:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a212:	68bb      	ldr	r3, [r7, #8]
 800a214:	78db      	ldrb	r3, [r3, #3]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d004      	beq.n	800a224 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a220:	613b      	str	r3, [r7, #16]
 800a222:	e003      	b.n	800a22c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a224:	693b      	ldr	r3, [r7, #16]
 800a226:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a22a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a22c:	693b      	ldr	r3, [r7, #16]
 800a22e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a232:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a234:	69fb      	ldr	r3, [r7, #28]
 800a236:	015a      	lsls	r2, r3, #5
 800a238:	6a3b      	ldr	r3, [r7, #32]
 800a23a:	4413      	add	r3, r2
 800a23c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a240:	461a      	mov	r2, r3
 800a242:	693b      	ldr	r3, [r7, #16]
 800a244:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800a246:	79fb      	ldrb	r3, [r7, #7]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d003      	beq.n	800a254 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800a24c:	2300      	movs	r3, #0
 800a24e:	e055      	b.n	800a2fc <USB_HC_StartXfer+0x4ec>
 800a250:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	78db      	ldrb	r3, [r3, #3]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d14e      	bne.n	800a2fa <USB_HC_StartXfer+0x4ea>
 800a25c:	68bb      	ldr	r3, [r7, #8]
 800a25e:	6a1b      	ldr	r3, [r3, #32]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d04a      	beq.n	800a2fa <USB_HC_StartXfer+0x4ea>
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	79db      	ldrb	r3, [r3, #7]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d146      	bne.n	800a2fa <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	7c9b      	ldrb	r3, [r3, #18]
 800a270:	2b03      	cmp	r3, #3
 800a272:	d831      	bhi.n	800a2d8 <USB_HC_StartXfer+0x4c8>
 800a274:	a201      	add	r2, pc, #4	@ (adr r2, 800a27c <USB_HC_StartXfer+0x46c>)
 800a276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a27a:	bf00      	nop
 800a27c:	0800a28d 	.word	0x0800a28d
 800a280:	0800a2b1 	.word	0x0800a2b1
 800a284:	0800a28d 	.word	0x0800a28d
 800a288:	0800a2b1 	.word	0x0800a2b1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a28c:	68bb      	ldr	r3, [r7, #8]
 800a28e:	6a1b      	ldr	r3, [r3, #32]
 800a290:	3303      	adds	r3, #3
 800a292:	089b      	lsrs	r3, r3, #2
 800a294:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a296:	8afa      	ldrh	r2, [r7, #22]
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a29c:	b29b      	uxth	r3, r3
 800a29e:	429a      	cmp	r2, r3
 800a2a0:	d91c      	bls.n	800a2dc <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	699b      	ldr	r3, [r3, #24]
 800a2a6:	f043 0220 	orr.w	r2, r3, #32
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	619a      	str	r2, [r3, #24]
        }
        break;
 800a2ae:	e015      	b.n	800a2dc <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a2b0:	68bb      	ldr	r3, [r7, #8]
 800a2b2:	6a1b      	ldr	r3, [r3, #32]
 800a2b4:	3303      	adds	r3, #3
 800a2b6:	089b      	lsrs	r3, r3, #2
 800a2b8:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a2ba:	8afa      	ldrh	r2, [r7, #22]
 800a2bc:	6a3b      	ldr	r3, [r7, #32]
 800a2be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a2c2:	691b      	ldr	r3, [r3, #16]
 800a2c4:	b29b      	uxth	r3, r3
 800a2c6:	429a      	cmp	r2, r3
 800a2c8:	d90a      	bls.n	800a2e0 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	699b      	ldr	r3, [r3, #24]
 800a2ce:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	619a      	str	r2, [r3, #24]
        }
        break;
 800a2d6:	e003      	b.n	800a2e0 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800a2d8:	bf00      	nop
 800a2da:	e002      	b.n	800a2e2 <USB_HC_StartXfer+0x4d2>
        break;
 800a2dc:	bf00      	nop
 800a2de:	e000      	b.n	800a2e2 <USB_HC_StartXfer+0x4d2>
        break;
 800a2e0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	6999      	ldr	r1, [r3, #24]
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	785a      	ldrb	r2, [r3, #1]
 800a2ea:	68bb      	ldr	r3, [r7, #8]
 800a2ec:	6a1b      	ldr	r3, [r3, #32]
 800a2ee:	b29b      	uxth	r3, r3
 800a2f0:	2000      	movs	r0, #0
 800a2f2:	9000      	str	r0, [sp, #0]
 800a2f4:	68f8      	ldr	r0, [r7, #12]
 800a2f6:	f7ff f9c3 	bl	8009680 <USB_WritePacket>
  }

  return HAL_OK;
 800a2fa:	2300      	movs	r3, #0
}
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	3728      	adds	r7, #40	@ 0x28
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}

0800a304 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a304:	b480      	push	{r7}
 800a306:	b085      	sub	sp, #20
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a316:	695b      	ldr	r3, [r3, #20]
 800a318:	b29b      	uxth	r3, r3
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3714      	adds	r7, #20
 800a31e:	46bd      	mov	sp, r7
 800a320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a324:	4770      	bx	lr

0800a326 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a326:	b480      	push	{r7}
 800a328:	b089      	sub	sp, #36	@ 0x24
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	6078      	str	r0, [r7, #4]
 800a32e:	460b      	mov	r3, r1
 800a330:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800a336:	78fb      	ldrb	r3, [r7, #3]
 800a338:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800a33a:	2300      	movs	r3, #0
 800a33c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a33e:	69bb      	ldr	r3, [r7, #24]
 800a340:	015a      	lsls	r2, r3, #5
 800a342:	69fb      	ldr	r3, [r7, #28]
 800a344:	4413      	add	r3, r2
 800a346:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	0c9b      	lsrs	r3, r3, #18
 800a34e:	f003 0303 	and.w	r3, r3, #3
 800a352:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800a354:	69bb      	ldr	r3, [r7, #24]
 800a356:	015a      	lsls	r2, r3, #5
 800a358:	69fb      	ldr	r3, [r7, #28]
 800a35a:	4413      	add	r3, r2
 800a35c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	0fdb      	lsrs	r3, r3, #31
 800a364:	f003 0301 	and.w	r3, r3, #1
 800a368:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800a36a:	69bb      	ldr	r3, [r7, #24]
 800a36c:	015a      	lsls	r2, r3, #5
 800a36e:	69fb      	ldr	r3, [r7, #28]
 800a370:	4413      	add	r3, r2
 800a372:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a376:	685b      	ldr	r3, [r3, #4]
 800a378:	0fdb      	lsrs	r3, r3, #31
 800a37a:	f003 0301 	and.w	r3, r3, #1
 800a37e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	689b      	ldr	r3, [r3, #8]
 800a384:	f003 0320 	and.w	r3, r3, #32
 800a388:	2b20      	cmp	r3, #32
 800a38a:	d10d      	bne.n	800a3a8 <USB_HC_Halt+0x82>
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d10a      	bne.n	800a3a8 <USB_HC_Halt+0x82>
 800a392:	693b      	ldr	r3, [r7, #16]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d005      	beq.n	800a3a4 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	2b01      	cmp	r3, #1
 800a39c:	d002      	beq.n	800a3a4 <USB_HC_Halt+0x7e>
 800a39e:	697b      	ldr	r3, [r7, #20]
 800a3a0:	2b03      	cmp	r3, #3
 800a3a2:	d101      	bne.n	800a3a8 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800a3a4:	2300      	movs	r3, #0
 800a3a6:	e0d8      	b.n	800a55a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a3a8:	697b      	ldr	r3, [r7, #20]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d002      	beq.n	800a3b4 <USB_HC_Halt+0x8e>
 800a3ae:	697b      	ldr	r3, [r7, #20]
 800a3b0:	2b02      	cmp	r3, #2
 800a3b2:	d173      	bne.n	800a49c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a3b4:	69bb      	ldr	r3, [r7, #24]
 800a3b6:	015a      	lsls	r2, r3, #5
 800a3b8:	69fb      	ldr	r3, [r7, #28]
 800a3ba:	4413      	add	r3, r2
 800a3bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	69ba      	ldr	r2, [r7, #24]
 800a3c4:	0151      	lsls	r1, r2, #5
 800a3c6:	69fa      	ldr	r2, [r7, #28]
 800a3c8:	440a      	add	r2, r1
 800a3ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a3ce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a3d2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	689b      	ldr	r3, [r3, #8]
 800a3d8:	f003 0320 	and.w	r3, r3, #32
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d14a      	bne.n	800a476 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3e4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d133      	bne.n	800a454 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a3ec:	69bb      	ldr	r3, [r7, #24]
 800a3ee:	015a      	lsls	r2, r3, #5
 800a3f0:	69fb      	ldr	r3, [r7, #28]
 800a3f2:	4413      	add	r3, r2
 800a3f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	69ba      	ldr	r2, [r7, #24]
 800a3fc:	0151      	lsls	r1, r2, #5
 800a3fe:	69fa      	ldr	r2, [r7, #28]
 800a400:	440a      	add	r2, r1
 800a402:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a406:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a40a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a40c:	69bb      	ldr	r3, [r7, #24]
 800a40e:	015a      	lsls	r2, r3, #5
 800a410:	69fb      	ldr	r3, [r7, #28]
 800a412:	4413      	add	r3, r2
 800a414:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	69ba      	ldr	r2, [r7, #24]
 800a41c:	0151      	lsls	r1, r2, #5
 800a41e:	69fa      	ldr	r2, [r7, #28]
 800a420:	440a      	add	r2, r1
 800a422:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a426:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a42a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800a42c:	68bb      	ldr	r3, [r7, #8]
 800a42e:	3301      	adds	r3, #1
 800a430:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800a432:	68bb      	ldr	r3, [r7, #8]
 800a434:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a438:	d82e      	bhi.n	800a498 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a43a:	69bb      	ldr	r3, [r7, #24]
 800a43c:	015a      	lsls	r2, r3, #5
 800a43e:	69fb      	ldr	r3, [r7, #28]
 800a440:	4413      	add	r3, r2
 800a442:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a44c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a450:	d0ec      	beq.n	800a42c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a452:	e081      	b.n	800a558 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a454:	69bb      	ldr	r3, [r7, #24]
 800a456:	015a      	lsls	r2, r3, #5
 800a458:	69fb      	ldr	r3, [r7, #28]
 800a45a:	4413      	add	r3, r2
 800a45c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	69ba      	ldr	r2, [r7, #24]
 800a464:	0151      	lsls	r1, r2, #5
 800a466:	69fa      	ldr	r2, [r7, #28]
 800a468:	440a      	add	r2, r1
 800a46a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a46e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a472:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a474:	e070      	b.n	800a558 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a476:	69bb      	ldr	r3, [r7, #24]
 800a478:	015a      	lsls	r2, r3, #5
 800a47a:	69fb      	ldr	r3, [r7, #28]
 800a47c:	4413      	add	r3, r2
 800a47e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	69ba      	ldr	r2, [r7, #24]
 800a486:	0151      	lsls	r1, r2, #5
 800a488:	69fa      	ldr	r2, [r7, #28]
 800a48a:	440a      	add	r2, r1
 800a48c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a490:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a494:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a496:	e05f      	b.n	800a558 <USB_HC_Halt+0x232>
            break;
 800a498:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a49a:	e05d      	b.n	800a558 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a49c:	69bb      	ldr	r3, [r7, #24]
 800a49e:	015a      	lsls	r2, r3, #5
 800a4a0:	69fb      	ldr	r3, [r7, #28]
 800a4a2:	4413      	add	r3, r2
 800a4a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	69ba      	ldr	r2, [r7, #24]
 800a4ac:	0151      	lsls	r1, r2, #5
 800a4ae:	69fa      	ldr	r2, [r7, #28]
 800a4b0:	440a      	add	r2, r1
 800a4b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a4b6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a4ba:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a4bc:	69fb      	ldr	r3, [r7, #28]
 800a4be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a4c2:	691b      	ldr	r3, [r3, #16]
 800a4c4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d133      	bne.n	800a534 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a4cc:	69bb      	ldr	r3, [r7, #24]
 800a4ce:	015a      	lsls	r2, r3, #5
 800a4d0:	69fb      	ldr	r3, [r7, #28]
 800a4d2:	4413      	add	r3, r2
 800a4d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	69ba      	ldr	r2, [r7, #24]
 800a4dc:	0151      	lsls	r1, r2, #5
 800a4de:	69fa      	ldr	r2, [r7, #28]
 800a4e0:	440a      	add	r2, r1
 800a4e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a4e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a4ea:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a4ec:	69bb      	ldr	r3, [r7, #24]
 800a4ee:	015a      	lsls	r2, r3, #5
 800a4f0:	69fb      	ldr	r3, [r7, #28]
 800a4f2:	4413      	add	r3, r2
 800a4f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	69ba      	ldr	r2, [r7, #24]
 800a4fc:	0151      	lsls	r1, r2, #5
 800a4fe:	69fa      	ldr	r2, [r7, #28]
 800a500:	440a      	add	r2, r1
 800a502:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a506:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a50a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800a50c:	68bb      	ldr	r3, [r7, #8]
 800a50e:	3301      	adds	r3, #1
 800a510:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a518:	d81d      	bhi.n	800a556 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a51a:	69bb      	ldr	r3, [r7, #24]
 800a51c:	015a      	lsls	r2, r3, #5
 800a51e:	69fb      	ldr	r3, [r7, #28]
 800a520:	4413      	add	r3, r2
 800a522:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a52c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a530:	d0ec      	beq.n	800a50c <USB_HC_Halt+0x1e6>
 800a532:	e011      	b.n	800a558 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a534:	69bb      	ldr	r3, [r7, #24]
 800a536:	015a      	lsls	r2, r3, #5
 800a538:	69fb      	ldr	r3, [r7, #28]
 800a53a:	4413      	add	r3, r2
 800a53c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	69ba      	ldr	r2, [r7, #24]
 800a544:	0151      	lsls	r1, r2, #5
 800a546:	69fa      	ldr	r2, [r7, #28]
 800a548:	440a      	add	r2, r1
 800a54a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a54e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a552:	6013      	str	r3, [r2, #0]
 800a554:	e000      	b.n	800a558 <USB_HC_Halt+0x232>
          break;
 800a556:	bf00      	nop
    }
  }

  return HAL_OK;
 800a558:	2300      	movs	r3, #0
}
 800a55a:	4618      	mov	r0, r3
 800a55c:	3724      	adds	r7, #36	@ 0x24
 800a55e:	46bd      	mov	sp, r7
 800a560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a564:	4770      	bx	lr
	...

0800a568 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800a568:	b480      	push	{r7}
 800a56a:	b087      	sub	sp, #28
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
 800a570:	460b      	mov	r3, r1
 800a572:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800a578:	78fb      	ldrb	r3, [r7, #3]
 800a57a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800a57c:	2301      	movs	r3, #1
 800a57e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	04da      	lsls	r2, r3, #19
 800a584:	4b15      	ldr	r3, [pc, #84]	@ (800a5dc <USB_DoPing+0x74>)
 800a586:	4013      	ands	r3, r2
 800a588:	693a      	ldr	r2, [r7, #16]
 800a58a:	0151      	lsls	r1, r2, #5
 800a58c:	697a      	ldr	r2, [r7, #20]
 800a58e:	440a      	add	r2, r1
 800a590:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a594:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a598:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800a59a:	693b      	ldr	r3, [r7, #16]
 800a59c:	015a      	lsls	r2, r3, #5
 800a59e:	697b      	ldr	r3, [r7, #20]
 800a5a0:	4413      	add	r3, r2
 800a5a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a5aa:	68bb      	ldr	r3, [r7, #8]
 800a5ac:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a5b0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a5b2:	68bb      	ldr	r3, [r7, #8]
 800a5b4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a5b8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800a5ba:	693b      	ldr	r3, [r7, #16]
 800a5bc:	015a      	lsls	r2, r3, #5
 800a5be:	697b      	ldr	r3, [r7, #20]
 800a5c0:	4413      	add	r3, r2
 800a5c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a5c6:	461a      	mov	r2, r3
 800a5c8:	68bb      	ldr	r3, [r7, #8]
 800a5ca:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800a5cc:	2300      	movs	r3, #0
}
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	371c      	adds	r7, #28
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d8:	4770      	bx	lr
 800a5da:	bf00      	nop
 800a5dc:	1ff80000 	.word	0x1ff80000

0800a5e0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b088      	sub	sp, #32
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f7fe ff86 	bl	8009506 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a5fa:	2110      	movs	r1, #16
 800a5fc:	6878      	ldr	r0, [r7, #4]
 800a5fe:	f7fe ffdf 	bl	80095c0 <USB_FlushTxFifo>
 800a602:	4603      	mov	r3, r0
 800a604:	2b00      	cmp	r3, #0
 800a606:	d001      	beq.n	800a60c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800a608:	2301      	movs	r3, #1
 800a60a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a60c:	6878      	ldr	r0, [r7, #4]
 800a60e:	f7ff f809 	bl	8009624 <USB_FlushRxFifo>
 800a612:	4603      	mov	r3, r0
 800a614:	2b00      	cmp	r3, #0
 800a616:	d001      	beq.n	800a61c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800a618:	2301      	movs	r3, #1
 800a61a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800a61c:	2300      	movs	r3, #0
 800a61e:	61bb      	str	r3, [r7, #24]
 800a620:	e01f      	b.n	800a662 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800a622:	69bb      	ldr	r3, [r7, #24]
 800a624:	015a      	lsls	r2, r3, #5
 800a626:	697b      	ldr	r3, [r7, #20]
 800a628:	4413      	add	r3, r2
 800a62a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800a632:	693b      	ldr	r3, [r7, #16]
 800a634:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a638:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800a63a:	693b      	ldr	r3, [r7, #16]
 800a63c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a640:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a642:	693b      	ldr	r3, [r7, #16]
 800a644:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a648:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a64a:	69bb      	ldr	r3, [r7, #24]
 800a64c:	015a      	lsls	r2, r3, #5
 800a64e:	697b      	ldr	r3, [r7, #20]
 800a650:	4413      	add	r3, r2
 800a652:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a656:	461a      	mov	r2, r3
 800a658:	693b      	ldr	r3, [r7, #16]
 800a65a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a65c:	69bb      	ldr	r3, [r7, #24]
 800a65e:	3301      	adds	r3, #1
 800a660:	61bb      	str	r3, [r7, #24]
 800a662:	69bb      	ldr	r3, [r7, #24]
 800a664:	2b0f      	cmp	r3, #15
 800a666:	d9dc      	bls.n	800a622 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a668:	2300      	movs	r3, #0
 800a66a:	61bb      	str	r3, [r7, #24]
 800a66c:	e034      	b.n	800a6d8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800a66e:	69bb      	ldr	r3, [r7, #24]
 800a670:	015a      	lsls	r2, r3, #5
 800a672:	697b      	ldr	r3, [r7, #20]
 800a674:	4413      	add	r3, r2
 800a676:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a684:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800a686:	693b      	ldr	r3, [r7, #16]
 800a688:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a68c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a68e:	693b      	ldr	r3, [r7, #16]
 800a690:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a694:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a696:	69bb      	ldr	r3, [r7, #24]
 800a698:	015a      	lsls	r2, r3, #5
 800a69a:	697b      	ldr	r3, [r7, #20]
 800a69c:	4413      	add	r3, r2
 800a69e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a6a2:	461a      	mov	r2, r3
 800a6a4:	693b      	ldr	r3, [r7, #16]
 800a6a6:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	3301      	adds	r3, #1
 800a6ac:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a6b4:	d80c      	bhi.n	800a6d0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a6b6:	69bb      	ldr	r3, [r7, #24]
 800a6b8:	015a      	lsls	r2, r3, #5
 800a6ba:	697b      	ldr	r3, [r7, #20]
 800a6bc:	4413      	add	r3, r2
 800a6be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a6c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a6cc:	d0ec      	beq.n	800a6a8 <USB_StopHost+0xc8>
 800a6ce:	e000      	b.n	800a6d2 <USB_StopHost+0xf2>
        break;
 800a6d0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a6d2:	69bb      	ldr	r3, [r7, #24]
 800a6d4:	3301      	adds	r3, #1
 800a6d6:	61bb      	str	r3, [r7, #24]
 800a6d8:	69bb      	ldr	r3, [r7, #24]
 800a6da:	2b0f      	cmp	r3, #15
 800a6dc:	d9c7      	bls.n	800a66e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800a6de:	697b      	ldr	r3, [r7, #20]
 800a6e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a6e4:	461a      	mov	r2, r3
 800a6e6:	f04f 33ff 	mov.w	r3, #4294967295
 800a6ea:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	f04f 32ff 	mov.w	r2, #4294967295
 800a6f2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800a6f4:	6878      	ldr	r0, [r7, #4]
 800a6f6:	f7fe fef5 	bl	80094e4 <USB_EnableGlobalInt>

  return ret;
 800a6fa:	7ffb      	ldrb	r3, [r7, #31]
}
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	3720      	adds	r7, #32
 800a700:	46bd      	mov	sp, r7
 800a702:	bd80      	pop	{r7, pc}

0800a704 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b084      	sub	sp, #16
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
 800a70c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a70e:	2300      	movs	r3, #0
 800a710:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 800a712:	6839      	ldr	r1, [r7, #0]
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f001 fcba 	bl	800c08e <VL53L0X_get_offset_calibration_data_micro_meter>
 800a71a:	4603      	mov	r3, r0
 800a71c:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 800a71e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a722:	4618      	mov	r0, r3
 800a724:	3710      	adds	r7, #16
 800a726:	46bd      	mov	sp, r7
 800a728:	bd80      	pop	{r7, pc}

0800a72a <VL53L0X_SetDeviceAddress>:

/* End Group PAL General Functions */

/* Group PAL Init Functions */
VL53L0X_Error VL53L0X_SetDeviceAddress(VL53L0X_DEV Dev, uint8_t DeviceAddress)
{
 800a72a:	b580      	push	{r7, lr}
 800a72c:	b084      	sub	sp, #16
 800a72e:	af00      	add	r7, sp, #0
 800a730:	6078      	str	r0, [r7, #4]
 800a732:	460b      	mov	r3, r1
 800a734:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a736:	2300      	movs	r3, #0
 800a738:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_I2C_SLAVE_DEVICE_ADDRESS,
 800a73a:	78fb      	ldrb	r3, [r7, #3]
 800a73c:	085b      	lsrs	r3, r3, #1
 800a73e:	b2db      	uxtb	r3, r3
 800a740:	461a      	mov	r2, r3
 800a742:	218a      	movs	r1, #138	@ 0x8a
 800a744:	6878      	ldr	r0, [r7, #4]
 800a746:	f004 feaf 	bl	800f4a8 <VL53L0X_WrByte>
 800a74a:	4603      	mov	r3, r0
 800a74c:	73fb      	strb	r3, [r7, #15]
		DeviceAddress / 2);

	LOG_FUNCTION_END(Status);
	return Status;
 800a74e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a752:	4618      	mov	r0, r3
 800a754:	3710      	adds	r7, #16
 800a756:	46bd      	mov	sp, r7
 800a758:	bd80      	pop	{r7, pc}
	...

0800a75c <VL53L0X_DataInit>:

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 800a75c:	b5b0      	push	{r4, r5, r7, lr}
 800a75e:	b096      	sub	sp, #88	@ 0x58
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a764:	2300      	movs	r3, #0
 800a766:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 800a76a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d107      	bne.n	800a782 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800a772:	2200      	movs	r2, #0
 800a774:	2188      	movs	r1, #136	@ 0x88
 800a776:	6878      	ldr	r0, [r7, #4]
 800a778:	f004 fe96 	bl	800f4a8 <VL53L0X_WrByte>
 800a77c:	4603      	mov	r3, r0
 800a77e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2200      	movs	r2, #0
 800a786:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a790:	f8a3 2152 	strh.w	r2, [r3, #338]	@ 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800a79a:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	4a9e      	ldr	r2, [pc, #632]	@ (800aa1c <VL53L0X_DataInit+0x2c0>)
 800a7a2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	4a9d      	ldr	r2, [pc, #628]	@ (800aa20 <VL53L0X_DataInit+0x2c4>)
 800a7aa:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800a7b4:	f107 0310 	add.w	r3, r7, #16
 800a7b8:	4619      	mov	r1, r3
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f000 fac0 	bl	800ad40 <VL53L0X_GetDeviceParameters>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 800a7c6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d112      	bne.n	800a7f4 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	f103 0410 	add.w	r4, r3, #16
 800a7dc:	f107 0510 	add.w	r5, r7, #16
 800a7e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a7e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a7e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a7e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a7e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a7ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a7ec:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800a7f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2264      	movs	r2, #100	@ 0x64
 800a7f8:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800a802:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800a80c:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 800a816:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2201      	movs	r2, #1
 800a81e:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a822:	2201      	movs	r2, #1
 800a824:	2180      	movs	r1, #128	@ 0x80
 800a826:	6878      	ldr	r0, [r7, #4]
 800a828:	f004 fe3e 	bl	800f4a8 <VL53L0X_WrByte>
 800a82c:	4603      	mov	r3, r0
 800a82e:	461a      	mov	r2, r3
 800a830:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a834:	4313      	orrs	r3, r2
 800a836:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a83a:	2201      	movs	r2, #1
 800a83c:	21ff      	movs	r1, #255	@ 0xff
 800a83e:	6878      	ldr	r0, [r7, #4]
 800a840:	f004 fe32 	bl	800f4a8 <VL53L0X_WrByte>
 800a844:	4603      	mov	r3, r0
 800a846:	461a      	mov	r2, r3
 800a848:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a84c:	4313      	orrs	r3, r2
 800a84e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a852:	2200      	movs	r2, #0
 800a854:	2100      	movs	r1, #0
 800a856:	6878      	ldr	r0, [r7, #4]
 800a858:	f004 fe26 	bl	800f4a8 <VL53L0X_WrByte>
 800a85c:	4603      	mov	r3, r0
 800a85e:	461a      	mov	r2, r3
 800a860:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a864:	4313      	orrs	r3, r2
 800a866:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 800a86a:	f107 030f 	add.w	r3, r7, #15
 800a86e:	461a      	mov	r2, r3
 800a870:	2191      	movs	r1, #145	@ 0x91
 800a872:	6878      	ldr	r0, [r7, #4]
 800a874:	f004 fe9a 	bl	800f5ac <VL53L0X_RdByte>
 800a878:	4603      	mov	r3, r0
 800a87a:	461a      	mov	r2, r3
 800a87c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a880:	4313      	orrs	r3, r2
 800a882:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 800a886:	7bfa      	ldrb	r2, [r7, #15]
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800a88e:	2201      	movs	r2, #1
 800a890:	2100      	movs	r1, #0
 800a892:	6878      	ldr	r0, [r7, #4]
 800a894:	f004 fe08 	bl	800f4a8 <VL53L0X_WrByte>
 800a898:	4603      	mov	r3, r0
 800a89a:	461a      	mov	r2, r3
 800a89c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a8a0:	4313      	orrs	r3, r2
 800a8a2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	21ff      	movs	r1, #255	@ 0xff
 800a8aa:	6878      	ldr	r0, [r7, #4]
 800a8ac:	f004 fdfc 	bl	800f4a8 <VL53L0X_WrByte>
 800a8b0:	4603      	mov	r3, r0
 800a8b2:	461a      	mov	r2, r3
 800a8b4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a8b8:	4313      	orrs	r3, r2
 800a8ba:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800a8be:	2200      	movs	r2, #0
 800a8c0:	2180      	movs	r1, #128	@ 0x80
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f004 fdf0 	bl	800f4a8 <VL53L0X_WrByte>
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	461a      	mov	r2, r3
 800a8cc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a8d0:	4313      	orrs	r3, r2
 800a8d2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	653b      	str	r3, [r7, #80]	@ 0x50
 800a8da:	e014      	b.n	800a906 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 800a8dc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d114      	bne.n	800a90e <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 800a8e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a8e6:	b29b      	uxth	r3, r3
 800a8e8:	2201      	movs	r2, #1
 800a8ea:	4619      	mov	r1, r3
 800a8ec:	6878      	ldr	r0, [r7, #4]
 800a8ee:	f000 fd31 	bl	800b354 <VL53L0X_SetLimitCheckEnable>
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	461a      	mov	r2, r3
 800a8f6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a8fa:	4313      	orrs	r3, r2
 800a8fc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800a900:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a902:	3301      	adds	r3, #1
 800a904:	653b      	str	r3, [r7, #80]	@ 0x50
 800a906:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a908:	2b05      	cmp	r3, #5
 800a90a:	dde7      	ble.n	800a8dc <VL53L0X_DataInit+0x180>
 800a90c:	e000      	b.n	800a910 <VL53L0X_DataInit+0x1b4>
		else
			break;
 800a90e:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 800a910:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a914:	2b00      	cmp	r3, #0
 800a916:	d107      	bne.n	800a928 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800a918:	2200      	movs	r2, #0
 800a91a:	2102      	movs	r1, #2
 800a91c:	6878      	ldr	r0, [r7, #4]
 800a91e:	f000 fd19 	bl	800b354 <VL53L0X_SetLimitCheckEnable>
 800a922:	4603      	mov	r3, r0
 800a924:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800a928:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d107      	bne.n	800a940 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800a930:	2200      	movs	r2, #0
 800a932:	2103      	movs	r1, #3
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f000 fd0d 	bl	800b354 <VL53L0X_SetLimitCheckEnable>
 800a93a:	4603      	mov	r3, r0
 800a93c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800a940:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a944:	2b00      	cmp	r3, #0
 800a946:	d107      	bne.n	800a958 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800a948:	2200      	movs	r2, #0
 800a94a:	2104      	movs	r1, #4
 800a94c:	6878      	ldr	r0, [r7, #4]
 800a94e:	f000 fd01 	bl	800b354 <VL53L0X_SetLimitCheckEnable>
 800a952:	4603      	mov	r3, r0
 800a954:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800a958:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d107      	bne.n	800a970 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800a960:	2200      	movs	r2, #0
 800a962:	2105      	movs	r1, #5
 800a964:	6878      	ldr	r0, [r7, #4]
 800a966:	f000 fcf5 	bl	800b354 <VL53L0X_SetLimitCheckEnable>
 800a96a:	4603      	mov	r3, r0
 800a96c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 800a970:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a974:	2b00      	cmp	r3, #0
 800a976:	d108      	bne.n	800a98a <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800a978:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 800a97c:	2100      	movs	r1, #0
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	f000 fd98 	bl	800b4b4 <VL53L0X_SetLimitCheckValue>
 800a984:	4603      	mov	r3, r0
 800a986:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800a98a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d108      	bne.n	800a9a4 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800a992:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800a996:	2101      	movs	r1, #1
 800a998:	6878      	ldr	r0, [r7, #4]
 800a99a:	f000 fd8b 	bl	800b4b4 <VL53L0X_SetLimitCheckValue>
 800a99e:	4603      	mov	r3, r0
 800a9a0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a9a4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d108      	bne.n	800a9be <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800a9ac:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 800a9b0:	2102      	movs	r1, #2
 800a9b2:	6878      	ldr	r0, [r7, #4]
 800a9b4:	f000 fd7e 	bl	800b4b4 <VL53L0X_SetLimitCheckValue>
 800a9b8:	4603      	mov	r3, r0
 800a9ba:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a9be:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d107      	bne.n	800a9d6 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	2103      	movs	r1, #3
 800a9ca:	6878      	ldr	r0, [r7, #4]
 800a9cc:	f000 fd72 	bl	800b4b4 <VL53L0X_SetLimitCheckValue>
 800a9d0:	4603      	mov	r3, r0
 800a9d2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a9d6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d10f      	bne.n	800a9fe <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	22ff      	movs	r2, #255	@ 0xff
 800a9e2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a9e6:	22ff      	movs	r2, #255	@ 0xff
 800a9e8:	2101      	movs	r1, #1
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	f004 fd5c 	bl	800f4a8 <VL53L0X_WrByte>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	2201      	movs	r2, #1
 800a9fa:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 800a9fe:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d103      	bne.n	800aa0e <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 800aa0e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 800aa12:	4618      	mov	r0, r3
 800aa14:	3758      	adds	r7, #88	@ 0x58
 800aa16:	46bd      	mov	sp, r7
 800aa18:	bdb0      	pop	{r4, r5, r7, pc}
 800aa1a:	bf00      	nop
 800aa1c:	00016b85 	.word	0x00016b85
 800aa20:	000970a4 	.word	0x000970a4

0800aa24 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 800aa24:	b5b0      	push	{r4, r5, r7, lr}
 800aa26:	b09e      	sub	sp, #120	@ 0x78
 800aa28:	af02      	add	r7, sp, #8
 800aa2a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800aa32:	f107 031c 	add.w	r3, r7, #28
 800aa36:	2240      	movs	r2, #64	@ 0x40
 800aa38:	2100      	movs	r1, #0
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	f007 fa9e 	bl	8011f7c <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 800aa40:	2300      	movs	r3, #0
 800aa42:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 800aa44:	2300      	movs	r3, #0
 800aa46:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 800aa48:	2300      	movs	r3, #0
 800aa4a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint32_t count = 0;
 800aa4e:	2300      	movs	r3, #0
 800aa50:	663b      	str	r3, [r7, #96]	@ 0x60
	uint8_t isApertureSpads = 0;
 800aa52:	2300      	movs	r3, #0
 800aa54:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 800aa56:	2300      	movs	r3, #0
 800aa58:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 800aa60:	2101      	movs	r1, #1
 800aa62:	6878      	ldr	r0, [r7, #4]
 800aa64:	f002 fa69 	bl	800cf3a <VL53L0X_get_info_from_device>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 800aa74:	663b      	str	r3, [r7, #96]	@ 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 800aa7c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 800aa80:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800aa84:	2b01      	cmp	r3, #1
 800aa86:	d80d      	bhi.n	800aaa4 <VL53L0X_StaticInit+0x80>
 800aa88:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800aa8c:	2b01      	cmp	r3, #1
 800aa8e:	d102      	bne.n	800aa96 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 800aa90:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aa92:	2b20      	cmp	r3, #32
 800aa94:	d806      	bhi.n	800aaa4 <VL53L0X_StaticInit+0x80>
 800aa96:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d10e      	bne.n	800aabc <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 800aa9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aaa0:	2b0c      	cmp	r3, #12
 800aaa2:	d90b      	bls.n	800aabc <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 800aaa4:	f107 0218 	add.w	r2, r7, #24
 800aaa8:	f107 0314 	add.w	r3, r7, #20
 800aaac:	4619      	mov	r1, r3
 800aaae:	6878      	ldr	r0, [r7, #4]
 800aab0:	f001 fce8 	bl	800c484 <VL53L0X_perform_ref_spad_management>
 800aab4:	4603      	mov	r3, r0
 800aab6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800aaba:	e009      	b.n	800aad0 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800aabc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800aac0:	461a      	mov	r2, r3
 800aac2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800aac4:	6878      	ldr	r0, [r7, #4]
 800aac6:	f001 fee9 	bl	800c89c <VL53L0X_set_reference_spads>
 800aaca:	4603      	mov	r3, r0
 800aacc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 800aad0:	4b93      	ldr	r3, [pc, #588]	@ (800ad20 <VL53L0X_StaticInit+0x2fc>)
 800aad2:	66bb      	str	r3, [r7, #104]	@ 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 800aad4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d10f      	bne.n	800aafc <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 800aae2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 800aae6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d104      	bne.n	800aaf8 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 800aaf4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800aaf6:	e001      	b.n	800aafc <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 800aaf8:	4b89      	ldr	r3, [pc, #548]	@ (800ad20 <VL53L0X_StaticInit+0x2fc>)
 800aafa:	66bb      	str	r3, [r7, #104]	@ 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 800aafc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d106      	bne.n	800ab12 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 800ab04:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	f003 fdb8 	bl	800e67c <VL53L0X_load_tuning_settings>
 800ab0c:	4603      	mov	r3, r0
 800ab0e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 800ab12:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d10a      	bne.n	800ab30 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	9300      	str	r3, [sp, #0]
 800ab1e:	2304      	movs	r3, #4
 800ab20:	2200      	movs	r2, #0
 800ab22:	2100      	movs	r1, #0
 800ab24:	6878      	ldr	r0, [r7, #4]
 800ab26:	f001 f8e5 	bl	800bcf4 <VL53L0X_SetGpioConfig>
 800ab2a:	4603      	mov	r3, r0
 800ab2c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ab30:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d121      	bne.n	800ab7c <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800ab38:	2201      	movs	r2, #1
 800ab3a:	21ff      	movs	r1, #255	@ 0xff
 800ab3c:	6878      	ldr	r0, [r7, #4]
 800ab3e:	f004 fcb3 	bl	800f4a8 <VL53L0X_WrByte>
 800ab42:	4603      	mov	r3, r0
 800ab44:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 800ab48:	f107 031a 	add.w	r3, r7, #26
 800ab4c:	461a      	mov	r2, r3
 800ab4e:	2184      	movs	r1, #132	@ 0x84
 800ab50:	6878      	ldr	r0, [r7, #4]
 800ab52:	f004 fd55 	bl	800f600 <VL53L0X_RdWord>
 800ab56:	4603      	mov	r3, r0
 800ab58:	461a      	mov	r2, r3
 800ab5a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800ab5e:	4313      	orrs	r3, r2
 800ab60:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800ab64:	2200      	movs	r2, #0
 800ab66:	21ff      	movs	r1, #255	@ 0xff
 800ab68:	6878      	ldr	r0, [r7, #4]
 800ab6a:	f004 fc9d 	bl	800f4a8 <VL53L0X_WrByte>
 800ab6e:	4603      	mov	r3, r0
 800ab70:	461a      	mov	r2, r3
 800ab72:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800ab76:	4313      	orrs	r3, r2
 800ab78:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ab7c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d104      	bne.n	800ab8e <VL53L0X_StaticInit+0x16a>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 800ab84:	8b7b      	ldrh	r3, [r7, #26]
 800ab86:	011a      	lsls	r2, r3, #4
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 800ab8e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d108      	bne.n	800aba8 <VL53L0X_StaticInit+0x184>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800ab96:	f107 031c 	add.w	r3, r7, #28
 800ab9a:	4619      	mov	r1, r3
 800ab9c:	6878      	ldr	r0, [r7, #4]
 800ab9e:	f000 f8cf 	bl	800ad40 <VL53L0X_GetDeviceParameters>
 800aba2:	4603      	mov	r3, r0
 800aba4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 800aba8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800abac:	2b00      	cmp	r3, #0
 800abae:	d110      	bne.n	800abd2 <VL53L0X_StaticInit+0x1ae>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 800abb0:	f107 0319 	add.w	r3, r7, #25
 800abb4:	4619      	mov	r1, r3
 800abb6:	6878      	ldr	r0, [r7, #4]
 800abb8:	f000 f991 	bl	800aede <VL53L0X_GetFractionEnable>
 800abbc:	4603      	mov	r3, r0
 800abbe:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 800abc2:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d103      	bne.n	800abd2 <VL53L0X_StaticInit+0x1ae>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800abca:	7e7a      	ldrb	r2, [r7, #25]
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 800abd2:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d10e      	bne.n	800abf8 <VL53L0X_StaticInit+0x1d4>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	f103 0410 	add.w	r4, r3, #16
 800abe0:	f107 051c 	add.w	r5, r7, #28
 800abe4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800abe6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800abe8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800abea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800abec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800abee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800abf0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800abf4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 800abf8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d111      	bne.n	800ac24 <VL53L0X_StaticInit+0x200>
		Status = VL53L0X_RdByte(Dev,
 800ac00:	f107 0319 	add.w	r3, r7, #25
 800ac04:	461a      	mov	r2, r3
 800ac06:	2101      	movs	r1, #1
 800ac08:	6878      	ldr	r0, [r7, #4]
 800ac0a:	f004 fccf 	bl	800f5ac <VL53L0X_RdByte>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 800ac14:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d103      	bne.n	800ac24 <VL53L0X_StaticInit+0x200>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800ac1c:	7e7a      	ldrb	r2, [r7, #25]
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 800ac24:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d107      	bne.n	800ac3c <VL53L0X_StaticInit+0x218>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	2100      	movs	r1, #0
 800ac30:	6878      	ldr	r0, [r7, #4]
 800ac32:	f000 f9c9 	bl	800afc8 <VL53L0X_SetSequenceStepEnable>
 800ac36:	4603      	mov	r3, r0
 800ac38:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800ac3c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d107      	bne.n	800ac54 <VL53L0X_StaticInit+0x230>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800ac44:	2200      	movs	r2, #0
 800ac46:	2102      	movs	r1, #2
 800ac48:	6878      	ldr	r0, [r7, #4]
 800ac4a:	f000 f9bd 	bl	800afc8 <VL53L0X_SetSequenceStepEnable>
 800ac4e:	4603      	mov	r3, r0
 800ac50:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 800ac54:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d103      	bne.n	800ac64 <VL53L0X_StaticInit+0x240>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	2203      	movs	r2, #3
 800ac60:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800ac64:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d109      	bne.n	800ac80 <VL53L0X_StaticInit+0x25c>
		Status = VL53L0X_GetVcselPulsePeriod(
 800ac6c:	f107 0313 	add.w	r3, r7, #19
 800ac70:	461a      	mov	r2, r3
 800ac72:	2100      	movs	r1, #0
 800ac74:	6878      	ldr	r0, [r7, #4]
 800ac76:	f000 f98f 	bl	800af98 <VL53L0X_GetVcselPulsePeriod>
 800ac7a:	4603      	mov	r3, r0
 800ac7c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ac80:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d103      	bne.n	800ac90 <VL53L0X_StaticInit+0x26c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800ac88:	7cfa      	ldrb	r2, [r7, #19]
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800ac90:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d109      	bne.n	800acac <VL53L0X_StaticInit+0x288>
		Status = VL53L0X_GetVcselPulsePeriod(
 800ac98:	f107 0313 	add.w	r3, r7, #19
 800ac9c:	461a      	mov	r2, r3
 800ac9e:	2101      	movs	r1, #1
 800aca0:	6878      	ldr	r0, [r7, #4]
 800aca2:	f000 f979 	bl	800af98 <VL53L0X_GetVcselPulsePeriod>
 800aca6:	4603      	mov	r3, r0
 800aca8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800acac:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d103      	bne.n	800acbc <VL53L0X_StaticInit+0x298>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800acb4:	7cfa      	ldrb	r2, [r7, #19]
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800acbc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d109      	bne.n	800acd8 <VL53L0X_StaticInit+0x2b4>
		Status = get_sequence_step_timeout(
 800acc4:	f107 030c 	add.w	r3, r7, #12
 800acc8:	461a      	mov	r2, r3
 800acca:	2103      	movs	r1, #3
 800accc:	6878      	ldr	r0, [r7, #4]
 800acce:	f002 feb3 	bl	800da38 <get_sequence_step_timeout>
 800acd2:	4603      	mov	r3, r0
 800acd4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800acd8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d103      	bne.n	800ace8 <VL53L0X_StaticInit+0x2c4>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800ace0:	68fa      	ldr	r2, [r7, #12]
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800ace8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800acec:	2b00      	cmp	r3, #0
 800acee:	d109      	bne.n	800ad04 <VL53L0X_StaticInit+0x2e0>
		Status = get_sequence_step_timeout(
 800acf0:	f107 030c 	add.w	r3, r7, #12
 800acf4:	461a      	mov	r2, r3
 800acf6:	2104      	movs	r1, #4
 800acf8:	6878      	ldr	r0, [r7, #4]
 800acfa:	f002 fe9d 	bl	800da38 <get_sequence_step_timeout>
 800acfe:	4603      	mov	r3, r0
 800ad00:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ad04:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d103      	bne.n	800ad14 <VL53L0X_StaticInit+0x2f0>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800ad0c:	68fa      	ldr	r2, [r7, #12]
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ad14:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 800ad18:	4618      	mov	r0, r3
 800ad1a:	3770      	adds	r7, #112	@ 0x70
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	bdb0      	pop	{r4, r5, r7, pc}
 800ad20:	20000014 	.word	0x20000014

0800ad24 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 800ad24:	b480      	push	{r7}
 800ad26:	b085      	sub	sp, #20
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 800ad2c:	239d      	movs	r3, #157	@ 0x9d
 800ad2e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 800ad30:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	3714      	adds	r7, #20
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3e:	4770      	bx	lr

0800ad40 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b084      	sub	sp, #16
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
 800ad48:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	4619      	mov	r1, r3
 800ad52:	6878      	ldr	r0, [r7, #4]
 800ad54:	f000 f8b0 	bl	800aeb8 <VL53L0X_GetDeviceMode>
 800ad58:	4603      	mov	r3, r0
 800ad5a:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800ad5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d107      	bne.n	800ad74 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	3308      	adds	r3, #8
 800ad68:	4619      	mov	r1, r3
 800ad6a:	6878      	ldr	r0, [r7, #4]
 800ad6c:	f000 fa76 	bl	800b25c <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 800ad70:	4603      	mov	r3, r0
 800ad72:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 800ad74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d102      	bne.n	800ad82 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 800ad7c:	683b      	ldr	r3, [r7, #0]
 800ad7e:	2200      	movs	r2, #0
 800ad80:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 800ad82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d107      	bne.n	800ad9a <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	3310      	adds	r3, #16
 800ad8e:	4619      	mov	r1, r3
 800ad90:	6878      	ldr	r0, [r7, #4]
 800ad92:	f000 faac 	bl	800b2ee <VL53L0X_GetXTalkCompensationRateMegaCps>
 800ad96:	4603      	mov	r3, r0
 800ad98:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800ad9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d107      	bne.n	800adb2 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	3314      	adds	r3, #20
 800ada6:	4619      	mov	r1, r3
 800ada8:	6878      	ldr	r0, [r7, #4]
 800adaa:	f7ff fcab 	bl	800a704 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 800adae:	4603      	mov	r3, r0
 800adb0:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 800adb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d134      	bne.n	800ae24 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800adba:	2300      	movs	r3, #0
 800adbc:	60bb      	str	r3, [r7, #8]
 800adbe:	e02a      	b.n	800ae16 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800adc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d12a      	bne.n	800ae1e <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 800adc8:	68bb      	ldr	r3, [r7, #8]
 800adca:	b299      	uxth	r1, r3
 800adcc:	68bb      	ldr	r3, [r7, #8]
 800adce:	3308      	adds	r3, #8
 800add0:	009b      	lsls	r3, r3, #2
 800add2:	683a      	ldr	r2, [r7, #0]
 800add4:	4413      	add	r3, r2
 800add6:	3304      	adds	r3, #4
 800add8:	461a      	mov	r2, r3
 800adda:	6878      	ldr	r0, [r7, #4]
 800addc:	f000 fbcc 	bl	800b578 <VL53L0X_GetLimitCheckValue>
 800ade0:	4603      	mov	r3, r0
 800ade2:	461a      	mov	r2, r3
 800ade4:	7bfb      	ldrb	r3, [r7, #15]
 800ade6:	4313      	orrs	r3, r2
 800ade8:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800adea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d117      	bne.n	800ae22 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 800adf2:	68bb      	ldr	r3, [r7, #8]
 800adf4:	b299      	uxth	r1, r3
 800adf6:	68bb      	ldr	r3, [r7, #8]
 800adf8:	3318      	adds	r3, #24
 800adfa:	683a      	ldr	r2, [r7, #0]
 800adfc:	4413      	add	r3, r2
 800adfe:	461a      	mov	r2, r3
 800ae00:	6878      	ldr	r0, [r7, #4]
 800ae02:	f000 fb33 	bl	800b46c <VL53L0X_GetLimitCheckEnable>
 800ae06:	4603      	mov	r3, r0
 800ae08:	461a      	mov	r2, r3
 800ae0a:	7bfb      	ldrb	r3, [r7, #15]
 800ae0c:	4313      	orrs	r3, r2
 800ae0e:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800ae10:	68bb      	ldr	r3, [r7, #8]
 800ae12:	3301      	adds	r3, #1
 800ae14:	60bb      	str	r3, [r7, #8]
 800ae16:	68bb      	ldr	r3, [r7, #8]
 800ae18:	2b05      	cmp	r3, #5
 800ae1a:	ddd1      	ble.n	800adc0 <VL53L0X_GetDeviceParameters+0x80>
 800ae1c:	e002      	b.n	800ae24 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 800ae1e:	bf00      	nop
 800ae20:	e000      	b.n	800ae24 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 800ae22:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ae24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d107      	bne.n	800ae3c <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	333c      	adds	r3, #60	@ 0x3c
 800ae30:	4619      	mov	r1, r3
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f000 fc2e 	bl	800b694 <VL53L0X_GetWrapAroundCheckEnable>
 800ae38:	4603      	mov	r3, r0
 800ae3a:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 800ae3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d107      	bne.n	800ae54 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	3304      	adds	r3, #4
 800ae48:	4619      	mov	r1, r3
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	f000 f879 	bl	800af42 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 800ae50:	4603      	mov	r3, r0
 800ae52:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ae54:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ae58:	4618      	mov	r0, r3
 800ae5a:	3710      	adds	r7, #16
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	bd80      	pop	{r7, pc}

0800ae60 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 800ae60:	b480      	push	{r7}
 800ae62:	b085      	sub	sp, #20
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
 800ae68:	460b      	mov	r3, r1
 800ae6a:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 800ae70:	78fb      	ldrb	r3, [r7, #3]
 800ae72:	2b15      	cmp	r3, #21
 800ae74:	bf8c      	ite	hi
 800ae76:	2201      	movhi	r2, #1
 800ae78:	2200      	movls	r2, #0
 800ae7a:	b2d2      	uxtb	r2, r2
 800ae7c:	2a00      	cmp	r2, #0
 800ae7e:	d10f      	bne.n	800aea0 <VL53L0X_SetDeviceMode+0x40>
 800ae80:	4a0c      	ldr	r2, [pc, #48]	@ (800aeb4 <VL53L0X_SetDeviceMode+0x54>)
 800ae82:	fa22 f303 	lsr.w	r3, r2, r3
 800ae86:	f003 0301 	and.w	r3, r3, #1
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	bf14      	ite	ne
 800ae8e:	2301      	movne	r3, #1
 800ae90:	2300      	moveq	r3, #0
 800ae92:	b2db      	uxtb	r3, r3
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d003      	beq.n	800aea0 <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	78fa      	ldrb	r2, [r7, #3]
 800ae9c:	741a      	strb	r2, [r3, #16]
		break;
 800ae9e:	e001      	b.n	800aea4 <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800aea0:	23f8      	movs	r3, #248	@ 0xf8
 800aea2:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800aea4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	3714      	adds	r7, #20
 800aeac:	46bd      	mov	sp, r7
 800aeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb2:	4770      	bx	lr
 800aeb4:	0030000b 	.word	0x0030000b

0800aeb8 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 800aeb8:	b480      	push	{r7}
 800aeba:	b085      	sub	sp, #20
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
 800aec0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aec2:	2300      	movs	r3, #0
 800aec4:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	7c1a      	ldrb	r2, [r3, #16]
 800aeca:	683b      	ldr	r3, [r7, #0]
 800aecc:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800aece:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800aed2:	4618      	mov	r0, r3
 800aed4:	3714      	adds	r7, #20
 800aed6:	46bd      	mov	sp, r7
 800aed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aedc:	4770      	bx	lr

0800aede <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 800aede:	b580      	push	{r7, lr}
 800aee0:	b084      	sub	sp, #16
 800aee2:	af00      	add	r7, sp, #0
 800aee4:	6078      	str	r0, [r7, #4]
 800aee6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aee8:	2300      	movs	r3, #0
 800aeea:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 800aeec:	683a      	ldr	r2, [r7, #0]
 800aeee:	2109      	movs	r1, #9
 800aef0:	6878      	ldr	r0, [r7, #4]
 800aef2:	f004 fb5b 	bl	800f5ac <VL53L0X_RdByte>
 800aef6:	4603      	mov	r3, r0
 800aef8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800aefa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d106      	bne.n	800af10 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	781b      	ldrb	r3, [r3, #0]
 800af06:	f003 0301 	and.w	r3, r3, #1
 800af0a:	b2da      	uxtb	r2, r3
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800af10:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800af14:	4618      	mov	r0, r3
 800af16:	3710      	adds	r7, #16
 800af18:	46bd      	mov	sp, r7
 800af1a:	bd80      	pop	{r7, pc}

0800af1c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b084      	sub	sp, #16
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
 800af24:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800af26:	2300      	movs	r3, #0
 800af28:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800af2a:	6839      	ldr	r1, [r7, #0]
 800af2c:	6878      	ldr	r0, [r7, #4]
 800af2e:	f003 fa13 	bl	800e358 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 800af32:	4603      	mov	r3, r0
 800af34:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 800af36:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800af3a:	4618      	mov	r0, r3
 800af3c:	3710      	adds	r7, #16
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}

0800af42 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800af42:	b580      	push	{r7, lr}
 800af44:	b084      	sub	sp, #16
 800af46:	af00      	add	r7, sp, #0
 800af48:	6078      	str	r0, [r7, #4]
 800af4a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800af4c:	2300      	movs	r3, #0
 800af4e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 800af50:	6839      	ldr	r1, [r7, #0]
 800af52:	6878      	ldr	r0, [r7, #4]
 800af54:	f003 fae0 	bl	800e518 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 800af58:	4603      	mov	r3, r0
 800af5a:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 800af5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800af60:	4618      	mov	r0, r3
 800af62:	3710      	adds	r7, #16
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}

0800af68 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b084      	sub	sp, #16
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
 800af70:	460b      	mov	r3, r1
 800af72:	70fb      	strb	r3, [r7, #3]
 800af74:	4613      	mov	r3, r2
 800af76:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800af78:	2300      	movs	r3, #0
 800af7a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 800af7c:	78ba      	ldrb	r2, [r7, #2]
 800af7e:	78fb      	ldrb	r3, [r7, #3]
 800af80:	4619      	mov	r1, r3
 800af82:	6878      	ldr	r0, [r7, #4]
 800af84:	f002 ff2a 	bl	800dddc <VL53L0X_set_vcsel_pulse_period>
 800af88:	4603      	mov	r3, r0
 800af8a:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800af8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800af90:	4618      	mov	r0, r3
 800af92:	3710      	adds	r7, #16
 800af94:	46bd      	mov	sp, r7
 800af96:	bd80      	pop	{r7, pc}

0800af98 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b086      	sub	sp, #24
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	60f8      	str	r0, [r7, #12]
 800afa0:	460b      	mov	r3, r1
 800afa2:	607a      	str	r2, [r7, #4]
 800afa4:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800afa6:	2300      	movs	r3, #0
 800afa8:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800afaa:	7afb      	ldrb	r3, [r7, #11]
 800afac:	687a      	ldr	r2, [r7, #4]
 800afae:	4619      	mov	r1, r3
 800afb0:	68f8      	ldr	r0, [r7, #12]
 800afb2:	f003 f99a 	bl	800e2ea <VL53L0X_get_vcsel_pulse_period>
 800afb6:	4603      	mov	r3, r0
 800afb8:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800afba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800afbe:	4618      	mov	r0, r3
 800afc0:	3718      	adds	r7, #24
 800afc2:	46bd      	mov	sp, r7
 800afc4:	bd80      	pop	{r7, pc}
	...

0800afc8 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b086      	sub	sp, #24
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
 800afd0:	460b      	mov	r3, r1
 800afd2:	70fb      	strb	r3, [r7, #3]
 800afd4:	4613      	mov	r3, r2
 800afd6:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800afd8:	2300      	movs	r3, #0
 800afda:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800afdc:	2300      	movs	r3, #0
 800afde:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 800afe0:	2300      	movs	r3, #0
 800afe2:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800afe4:	f107 030f 	add.w	r3, r7, #15
 800afe8:	461a      	mov	r2, r3
 800afea:	2101      	movs	r1, #1
 800afec:	6878      	ldr	r0, [r7, #4]
 800afee:	f004 fadd 	bl	800f5ac <VL53L0X_RdByte>
 800aff2:	4603      	mov	r3, r0
 800aff4:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 800aff6:	7bfb      	ldrb	r3, [r7, #15]
 800aff8:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800affa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d159      	bne.n	800b0b6 <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 800b002:	78bb      	ldrb	r3, [r7, #2]
 800b004:	2b01      	cmp	r3, #1
 800b006:	d12b      	bne.n	800b060 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 800b008:	78fb      	ldrb	r3, [r7, #3]
 800b00a:	2b04      	cmp	r3, #4
 800b00c:	d825      	bhi.n	800b05a <VL53L0X_SetSequenceStepEnable+0x92>
 800b00e:	a201      	add	r2, pc, #4	@ (adr r2, 800b014 <VL53L0X_SetSequenceStepEnable+0x4c>)
 800b010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b014:	0800b029 	.word	0x0800b029
 800b018:	0800b033 	.word	0x0800b033
 800b01c:	0800b03d 	.word	0x0800b03d
 800b020:	0800b047 	.word	0x0800b047
 800b024:	0800b051 	.word	0x0800b051
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 800b028:	7dbb      	ldrb	r3, [r7, #22]
 800b02a:	f043 0310 	orr.w	r3, r3, #16
 800b02e:	75bb      	strb	r3, [r7, #22]
				break;
 800b030:	e041      	b.n	800b0b6 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 800b032:	7dbb      	ldrb	r3, [r7, #22]
 800b034:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 800b038:	75bb      	strb	r3, [r7, #22]
				break;
 800b03a:	e03c      	b.n	800b0b6 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 800b03c:	7dbb      	ldrb	r3, [r7, #22]
 800b03e:	f043 0304 	orr.w	r3, r3, #4
 800b042:	75bb      	strb	r3, [r7, #22]
				break;
 800b044:	e037      	b.n	800b0b6 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800b046:	7dbb      	ldrb	r3, [r7, #22]
 800b048:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b04c:	75bb      	strb	r3, [r7, #22]
				break;
 800b04e:	e032      	b.n	800b0b6 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 800b050:	7dbb      	ldrb	r3, [r7, #22]
 800b052:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b056:	75bb      	strb	r3, [r7, #22]
				break;
 800b058:	e02d      	b.n	800b0b6 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b05a:	23fc      	movs	r3, #252	@ 0xfc
 800b05c:	75fb      	strb	r3, [r7, #23]
 800b05e:	e02a      	b.n	800b0b6 <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 800b060:	78fb      	ldrb	r3, [r7, #3]
 800b062:	2b04      	cmp	r3, #4
 800b064:	d825      	bhi.n	800b0b2 <VL53L0X_SetSequenceStepEnable+0xea>
 800b066:	a201      	add	r2, pc, #4	@ (adr r2, 800b06c <VL53L0X_SetSequenceStepEnable+0xa4>)
 800b068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b06c:	0800b081 	.word	0x0800b081
 800b070:	0800b08b 	.word	0x0800b08b
 800b074:	0800b095 	.word	0x0800b095
 800b078:	0800b09f 	.word	0x0800b09f
 800b07c:	0800b0a9 	.word	0x0800b0a9
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 800b080:	7dbb      	ldrb	r3, [r7, #22]
 800b082:	f023 0310 	bic.w	r3, r3, #16
 800b086:	75bb      	strb	r3, [r7, #22]
				break;
 800b088:	e015      	b.n	800b0b6 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800b08a:	7dbb      	ldrb	r3, [r7, #22]
 800b08c:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 800b090:	75bb      	strb	r3, [r7, #22]
				break;
 800b092:	e010      	b.n	800b0b6 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 800b094:	7dbb      	ldrb	r3, [r7, #22]
 800b096:	f023 0304 	bic.w	r3, r3, #4
 800b09a:	75bb      	strb	r3, [r7, #22]
				break;
 800b09c:	e00b      	b.n	800b0b6 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800b09e:	7dbb      	ldrb	r3, [r7, #22]
 800b0a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b0a4:	75bb      	strb	r3, [r7, #22]
				break;
 800b0a6:	e006      	b.n	800b0b6 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 800b0a8:	7dbb      	ldrb	r3, [r7, #22]
 800b0aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0ae:	75bb      	strb	r3, [r7, #22]
				break;
 800b0b0:	e001      	b.n	800b0b6 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b0b2:	23fc      	movs	r3, #252	@ 0xfc
 800b0b4:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 800b0b6:	7bfb      	ldrb	r3, [r7, #15]
 800b0b8:	7dba      	ldrb	r2, [r7, #22]
 800b0ba:	429a      	cmp	r2, r3
 800b0bc:	d01e      	beq.n	800b0fc <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800b0be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d107      	bne.n	800b0d6 <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 800b0c6:	7dbb      	ldrb	r3, [r7, #22]
 800b0c8:	461a      	mov	r2, r3
 800b0ca:	2101      	movs	r1, #1
 800b0cc:	6878      	ldr	r0, [r7, #4]
 800b0ce:	f004 f9eb 	bl	800f4a8 <VL53L0X_WrByte>
 800b0d2:	4603      	mov	r3, r0
 800b0d4:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 800b0d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d103      	bne.n	800b0e6 <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	7dba      	ldrb	r2, [r7, #22]
 800b0e2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 800b0e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d106      	bne.n	800b0fc <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	695b      	ldr	r3, [r3, #20]
 800b0f2:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800b0f4:	6939      	ldr	r1, [r7, #16]
 800b0f6:	6878      	ldr	r0, [r7, #4]
 800b0f8:	f7ff ff10 	bl	800af1c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800b0fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b100:	4618      	mov	r0, r3
 800b102:	3718      	adds	r7, #24
 800b104:	46bd      	mov	sp, r7
 800b106:	bd80      	pop	{r7, pc}

0800b108 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 800b108:	b480      	push	{r7}
 800b10a:	b087      	sub	sp, #28
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	60f8      	str	r0, [r7, #12]
 800b110:	607b      	str	r3, [r7, #4]
 800b112:	460b      	mov	r3, r1
 800b114:	72fb      	strb	r3, [r7, #11]
 800b116:	4613      	mov	r3, r2
 800b118:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b11a:	2300      	movs	r3, #0
 800b11c:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	2200      	movs	r2, #0
 800b122:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 800b124:	7afb      	ldrb	r3, [r7, #11]
 800b126:	2b04      	cmp	r3, #4
 800b128:	d836      	bhi.n	800b198 <sequence_step_enabled+0x90>
 800b12a:	a201      	add	r2, pc, #4	@ (adr r2, 800b130 <sequence_step_enabled+0x28>)
 800b12c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b130:	0800b145 	.word	0x0800b145
 800b134:	0800b157 	.word	0x0800b157
 800b138:	0800b169 	.word	0x0800b169
 800b13c:	0800b17b 	.word	0x0800b17b
 800b140:	0800b18d 	.word	0x0800b18d
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 800b144:	7abb      	ldrb	r3, [r7, #10]
 800b146:	111b      	asrs	r3, r3, #4
 800b148:	b2db      	uxtb	r3, r3
 800b14a:	f003 0301 	and.w	r3, r3, #1
 800b14e:	b2da      	uxtb	r2, r3
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	701a      	strb	r2, [r3, #0]
		break;
 800b154:	e022      	b.n	800b19c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800b156:	7abb      	ldrb	r3, [r7, #10]
 800b158:	10db      	asrs	r3, r3, #3
 800b15a:	b2db      	uxtb	r3, r3
 800b15c:	f003 0301 	and.w	r3, r3, #1
 800b160:	b2da      	uxtb	r2, r3
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	701a      	strb	r2, [r3, #0]
		break;
 800b166:	e019      	b.n	800b19c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800b168:	7abb      	ldrb	r3, [r7, #10]
 800b16a:	109b      	asrs	r3, r3, #2
 800b16c:	b2db      	uxtb	r3, r3
 800b16e:	f003 0301 	and.w	r3, r3, #1
 800b172:	b2da      	uxtb	r2, r3
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	701a      	strb	r2, [r3, #0]
		break;
 800b178:	e010      	b.n	800b19c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800b17a:	7abb      	ldrb	r3, [r7, #10]
 800b17c:	119b      	asrs	r3, r3, #6
 800b17e:	b2db      	uxtb	r3, r3
 800b180:	f003 0301 	and.w	r3, r3, #1
 800b184:	b2da      	uxtb	r2, r3
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	701a      	strb	r2, [r3, #0]
		break;
 800b18a:	e007      	b.n	800b19c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 800b18c:	7abb      	ldrb	r3, [r7, #10]
 800b18e:	09db      	lsrs	r3, r3, #7
 800b190:	b2da      	uxtb	r2, r3
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	701a      	strb	r2, [r3, #0]
		break;
 800b196:	e001      	b.n	800b19c <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b198:	23fc      	movs	r3, #252	@ 0xfc
 800b19a:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b19c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	371c      	adds	r7, #28
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1aa:	4770      	bx	lr

0800b1ac <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b084      	sub	sp, #16
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
 800b1b4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b1be:	f107 030e 	add.w	r3, r7, #14
 800b1c2:	461a      	mov	r2, r3
 800b1c4:	2101      	movs	r1, #1
 800b1c6:	6878      	ldr	r0, [r7, #4]
 800b1c8:	f004 f9f0 	bl	800f5ac <VL53L0X_RdByte>
 800b1cc:	4603      	mov	r3, r0
 800b1ce:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 800b1d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d107      	bne.n	800b1e8 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 800b1d8:	7bba      	ldrb	r2, [r7, #14]
 800b1da:	683b      	ldr	r3, [r7, #0]
 800b1dc:	2100      	movs	r1, #0
 800b1de:	6878      	ldr	r0, [r7, #4]
 800b1e0:	f7ff ff92 	bl	800b108 <sequence_step_enabled>
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800b1e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d108      	bne.n	800b202 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 800b1f0:	7bba      	ldrb	r2, [r7, #14]
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	3302      	adds	r3, #2
 800b1f6:	2101      	movs	r1, #1
 800b1f8:	6878      	ldr	r0, [r7, #4]
 800b1fa:	f7ff ff85 	bl	800b108 <sequence_step_enabled>
 800b1fe:	4603      	mov	r3, r0
 800b200:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800b202:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d108      	bne.n	800b21c <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 800b20a:	7bba      	ldrb	r2, [r7, #14]
 800b20c:	683b      	ldr	r3, [r7, #0]
 800b20e:	3301      	adds	r3, #1
 800b210:	2102      	movs	r1, #2
 800b212:	6878      	ldr	r0, [r7, #4]
 800b214:	f7ff ff78 	bl	800b108 <sequence_step_enabled>
 800b218:	4603      	mov	r3, r0
 800b21a:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800b21c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d108      	bne.n	800b236 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 800b224:	7bba      	ldrb	r2, [r7, #14]
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	3303      	adds	r3, #3
 800b22a:	2103      	movs	r1, #3
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	f7ff ff6b 	bl	800b108 <sequence_step_enabled>
 800b232:	4603      	mov	r3, r0
 800b234:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800b236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d108      	bne.n	800b250 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 800b23e:	7bba      	ldrb	r2, [r7, #14]
 800b240:	683b      	ldr	r3, [r7, #0]
 800b242:	3304      	adds	r3, #4
 800b244:	2104      	movs	r1, #4
 800b246:	6878      	ldr	r0, [r7, #4]
 800b248:	f7ff ff5e 	bl	800b108 <sequence_step_enabled>
 800b24c:	4603      	mov	r3, r0
 800b24e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b250:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b254:	4618      	mov	r0, r3
 800b256:	3710      	adds	r7, #16
 800b258:	46bd      	mov	sp, r7
 800b25a:	bd80      	pop	{r7, pc}

0800b25c <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 800b25c:	b580      	push	{r7, lr}
 800b25e:	b084      	sub	sp, #16
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
 800b264:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b266:	2300      	movs	r3, #0
 800b268:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800b26a:	f107 030c 	add.w	r3, r7, #12
 800b26e:	461a      	mov	r2, r3
 800b270:	21f8      	movs	r1, #248	@ 0xf8
 800b272:	6878      	ldr	r0, [r7, #4]
 800b274:	f004 f9c4 	bl	800f600 <VL53L0X_RdWord>
 800b278:	4603      	mov	r3, r0
 800b27a:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 800b27c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d108      	bne.n	800b296 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 800b284:	f107 0308 	add.w	r3, r7, #8
 800b288:	461a      	mov	r2, r3
 800b28a:	2104      	movs	r1, #4
 800b28c:	6878      	ldr	r0, [r7, #4]
 800b28e:	f004 f9ed 	bl	800f66c <VL53L0X_RdDWord>
 800b292:	4603      	mov	r3, r0
 800b294:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d10c      	bne.n	800b2b8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 800b29e:	89bb      	ldrh	r3, [r7, #12]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d005      	beq.n	800b2b0 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 800b2a4:	68bb      	ldr	r3, [r7, #8]
 800b2a6:	89ba      	ldrh	r2, [r7, #12]
 800b2a8:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 800b2ac:	683b      	ldr	r3, [r7, #0]
 800b2ae:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	681a      	ldr	r2, [r3, #0]
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b2b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b2bc:	4618      	mov	r0, r3
 800b2be:	3710      	adds	r7, #16
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	bd80      	pop	{r7, pc}

0800b2c4 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 800b2c4:	b480      	push	{r7}
 800b2c6:	b085      	sub	sp, #20
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
 800b2cc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	7f1b      	ldrb	r3, [r3, #28]
 800b2d6:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	7bba      	ldrb	r2, [r7, #14]
 800b2dc:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800b2de:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	3714      	adds	r7, #20
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ec:	4770      	bx	lr

0800b2ee <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 800b2ee:	b580      	push	{r7, lr}
 800b2f0:	b086      	sub	sp, #24
 800b2f2:	af00      	add	r7, sp, #0
 800b2f4:	6078      	str	r0, [r7, #4]
 800b2f6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 800b2fc:	f107 030e 	add.w	r3, r7, #14
 800b300:	461a      	mov	r2, r3
 800b302:	2120      	movs	r1, #32
 800b304:	6878      	ldr	r0, [r7, #4]
 800b306:	f004 f97b 	bl	800f600 <VL53L0X_RdWord>
 800b30a:	4603      	mov	r3, r0
 800b30c:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 800b30e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d118      	bne.n	800b348 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 800b316:	89fb      	ldrh	r3, [r7, #14]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d109      	bne.n	800b330 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	6a1b      	ldr	r3, [r3, #32]
 800b320:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	693a      	ldr	r2, [r7, #16]
 800b326:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	2200      	movs	r2, #0
 800b32c:	771a      	strb	r2, [r3, #28]
 800b32e:	e00b      	b.n	800b348 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 800b330:	89fb      	ldrh	r3, [r7, #14]
 800b332:	00db      	lsls	r3, r3, #3
 800b334:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800b336:	683b      	ldr	r3, [r7, #0]
 800b338:	693a      	ldr	r2, [r7, #16]
 800b33a:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	693a      	ldr	r2, [r7, #16]
 800b340:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2201      	movs	r2, #1
 800b346:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b348:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b34c:	4618      	mov	r0, r3
 800b34e:	3718      	adds	r7, #24
 800b350:	46bd      	mov	sp, r7
 800b352:	bd80      	pop	{r7, pc}

0800b354 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b086      	sub	sp, #24
 800b358:	af00      	add	r7, sp, #0
 800b35a:	6078      	str	r0, [r7, #4]
 800b35c:	460b      	mov	r3, r1
 800b35e:	807b      	strh	r3, [r7, #2]
 800b360:	4613      	mov	r3, r2
 800b362:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b364:	2300      	movs	r3, #0
 800b366:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 800b368:	2300      	movs	r3, #0
 800b36a:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 800b36c:	2300      	movs	r3, #0
 800b36e:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 800b370:	2300      	movs	r3, #0
 800b372:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800b374:	887b      	ldrh	r3, [r7, #2]
 800b376:	2b05      	cmp	r3, #5
 800b378:	d902      	bls.n	800b380 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b37a:	23fc      	movs	r3, #252	@ 0xfc
 800b37c:	75fb      	strb	r3, [r7, #23]
 800b37e:	e05b      	b.n	800b438 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 800b380:	787b      	ldrb	r3, [r7, #1]
 800b382:	2b00      	cmp	r3, #0
 800b384:	d106      	bne.n	800b394 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800b386:	2300      	movs	r3, #0
 800b388:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 800b38a:	2300      	movs	r3, #0
 800b38c:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 800b38e:	2301      	movs	r3, #1
 800b390:	73bb      	strb	r3, [r7, #14]
 800b392:	e00a      	b.n	800b3aa <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800b394:	887b      	ldrh	r3, [r7, #2]
 800b396:	687a      	ldr	r2, [r7, #4]
 800b398:	330c      	adds	r3, #12
 800b39a:	009b      	lsls	r3, r3, #2
 800b39c:	4413      	add	r3, r2
 800b39e:	685b      	ldr	r3, [r3, #4]
 800b3a0:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 800b3a6:	2301      	movs	r3, #1
 800b3a8:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 800b3aa:	887b      	ldrh	r3, [r7, #2]
 800b3ac:	2b05      	cmp	r3, #5
 800b3ae:	d841      	bhi.n	800b434 <VL53L0X_SetLimitCheckEnable+0xe0>
 800b3b0:	a201      	add	r2, pc, #4	@ (adr r2, 800b3b8 <VL53L0X_SetLimitCheckEnable+0x64>)
 800b3b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3b6:	bf00      	nop
 800b3b8:	0800b3d1 	.word	0x0800b3d1
 800b3bc:	0800b3db 	.word	0x0800b3db
 800b3c0:	0800b3f1 	.word	0x0800b3f1
 800b3c4:	0800b3fb 	.word	0x0800b3fb
 800b3c8:	0800b405 	.word	0x0800b405
 800b3cc:	0800b41d 	.word	0x0800b41d

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	7bfa      	ldrb	r2, [r7, #15]
 800b3d4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 800b3d8:	e02e      	b.n	800b438 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 800b3da:	693b      	ldr	r3, [r7, #16]
 800b3dc:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800b3de:	b29b      	uxth	r3, r3
 800b3e0:	461a      	mov	r2, r3
 800b3e2:	2144      	movs	r1, #68	@ 0x44
 800b3e4:	6878      	ldr	r0, [r7, #4]
 800b3e6:	f004 f883 	bl	800f4f0 <VL53L0X_WrWord>
 800b3ea:	4603      	mov	r3, r0
 800b3ec:	75fb      	strb	r3, [r7, #23]

			break;
 800b3ee:	e023      	b.n	800b438 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	7bfa      	ldrb	r2, [r7, #15]
 800b3f4:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 800b3f8:	e01e      	b.n	800b438 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	7bfa      	ldrb	r2, [r7, #15]
 800b3fe:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 800b402:	e019      	b.n	800b438 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 800b404:	7bbb      	ldrb	r3, [r7, #14]
 800b406:	005b      	lsls	r3, r3, #1
 800b408:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800b40a:	7b7b      	ldrb	r3, [r7, #13]
 800b40c:	22fe      	movs	r2, #254	@ 0xfe
 800b40e:	2160      	movs	r1, #96	@ 0x60
 800b410:	6878      	ldr	r0, [r7, #4]
 800b412:	f004 f897 	bl	800f544 <VL53L0X_UpdateByte>
 800b416:	4603      	mov	r3, r0
 800b418:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 800b41a:	e00d      	b.n	800b438 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 800b41c:	7bbb      	ldrb	r3, [r7, #14]
 800b41e:	011b      	lsls	r3, r3, #4
 800b420:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800b422:	7b7b      	ldrb	r3, [r7, #13]
 800b424:	22ef      	movs	r2, #239	@ 0xef
 800b426:	2160      	movs	r1, #96	@ 0x60
 800b428:	6878      	ldr	r0, [r7, #4]
 800b42a:	f004 f88b 	bl	800f544 <VL53L0X_UpdateByte>
 800b42e:	4603      	mov	r3, r0
 800b430:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 800b432:	e001      	b.n	800b438 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b434:	23fc      	movs	r3, #252	@ 0xfc
 800b436:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b438:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d10f      	bne.n	800b460 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 800b440:	787b      	ldrb	r3, [r7, #1]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d106      	bne.n	800b454 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800b446:	887b      	ldrh	r3, [r7, #2]
 800b448:	687a      	ldr	r2, [r7, #4]
 800b44a:	4413      	add	r3, r2
 800b44c:	2200      	movs	r2, #0
 800b44e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800b452:	e005      	b.n	800b460 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800b454:	887b      	ldrh	r3, [r7, #2]
 800b456:	687a      	ldr	r2, [r7, #4]
 800b458:	4413      	add	r3, r2
 800b45a:	2201      	movs	r2, #1
 800b45c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b460:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b464:	4618      	mov	r0, r3
 800b466:	3718      	adds	r7, #24
 800b468:	46bd      	mov	sp, r7
 800b46a:	bd80      	pop	{r7, pc}

0800b46c <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 800b46c:	b480      	push	{r7}
 800b46e:	b087      	sub	sp, #28
 800b470:	af00      	add	r7, sp, #0
 800b472:	60f8      	str	r0, [r7, #12]
 800b474:	460b      	mov	r3, r1
 800b476:	607a      	str	r2, [r7, #4]
 800b478:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b47a:	2300      	movs	r3, #0
 800b47c:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800b47e:	897b      	ldrh	r3, [r7, #10]
 800b480:	2b05      	cmp	r3, #5
 800b482:	d905      	bls.n	800b490 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b484:	23fc      	movs	r3, #252	@ 0xfc
 800b486:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	2200      	movs	r2, #0
 800b48c:	701a      	strb	r2, [r3, #0]
 800b48e:	e008      	b.n	800b4a2 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800b490:	897b      	ldrh	r3, [r7, #10]
 800b492:	68fa      	ldr	r2, [r7, #12]
 800b494:	4413      	add	r3, r2
 800b496:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b49a:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	7dba      	ldrb	r2, [r7, #22]
 800b4a0:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b4a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	371c      	adds	r7, #28
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b0:	4770      	bx	lr
	...

0800b4b4 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b086      	sub	sp, #24
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	60f8      	str	r0, [r7, #12]
 800b4bc:	460b      	mov	r3, r1
 800b4be:	607a      	str	r2, [r7, #4]
 800b4c0:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 800b4c6:	897b      	ldrh	r3, [r7, #10]
 800b4c8:	68fa      	ldr	r2, [r7, #12]
 800b4ca:	4413      	add	r3, r2
 800b4cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b4d0:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 800b4d2:	7dbb      	ldrb	r3, [r7, #22]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d107      	bne.n	800b4e8 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800b4d8:	897b      	ldrh	r3, [r7, #10]
 800b4da:	68fa      	ldr	r2, [r7, #12]
 800b4dc:	330c      	adds	r3, #12
 800b4de:	009b      	lsls	r3, r3, #2
 800b4e0:	4413      	add	r3, r2
 800b4e2:	687a      	ldr	r2, [r7, #4]
 800b4e4:	605a      	str	r2, [r3, #4]
 800b4e6:	e040      	b.n	800b56a <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 800b4e8:	897b      	ldrh	r3, [r7, #10]
 800b4ea:	2b05      	cmp	r3, #5
 800b4ec:	d830      	bhi.n	800b550 <VL53L0X_SetLimitCheckValue+0x9c>
 800b4ee:	a201      	add	r2, pc, #4	@ (adr r2, 800b4f4 <VL53L0X_SetLimitCheckValue+0x40>)
 800b4f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4f4:	0800b50d 	.word	0x0800b50d
 800b4f8:	0800b515 	.word	0x0800b515
 800b4fc:	0800b52b 	.word	0x0800b52b
 800b500:	0800b533 	.word	0x0800b533
 800b504:	0800b53b 	.word	0x0800b53b
 800b508:	0800b53b 	.word	0x0800b53b

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	687a      	ldr	r2, [r7, #4]
 800b510:	635a      	str	r2, [r3, #52]	@ 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 800b512:	e01f      	b.n	800b554 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800b518:	b29b      	uxth	r3, r3
 800b51a:	461a      	mov	r2, r3
 800b51c:	2144      	movs	r1, #68	@ 0x44
 800b51e:	68f8      	ldr	r0, [r7, #12]
 800b520:	f003 ffe6 	bl	800f4f0 <VL53L0X_WrWord>
 800b524:	4603      	mov	r3, r0
 800b526:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800b528:	e014      	b.n	800b554 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	687a      	ldr	r2, [r7, #4]
 800b52e:	63da      	str	r2, [r3, #60]	@ 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 800b530:	e010      	b.n	800b554 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	687a      	ldr	r2, [r7, #4]
 800b536:	641a      	str	r2, [r3, #64]	@ 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 800b538:	e00c      	b.n	800b554 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800b53e:	b29b      	uxth	r3, r3
 800b540:	461a      	mov	r2, r3
 800b542:	2164      	movs	r1, #100	@ 0x64
 800b544:	68f8      	ldr	r0, [r7, #12]
 800b546:	f003 ffd3 	bl	800f4f0 <VL53L0X_WrWord>
 800b54a:	4603      	mov	r3, r0
 800b54c:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800b54e:	e001      	b.n	800b554 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b550:	23fc      	movs	r3, #252	@ 0xfc
 800b552:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 800b554:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d106      	bne.n	800b56a <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800b55c:	897b      	ldrh	r3, [r7, #10]
 800b55e:	68fa      	ldr	r2, [r7, #12]
 800b560:	330c      	adds	r3, #12
 800b562:	009b      	lsls	r3, r3, #2
 800b564:	4413      	add	r3, r2
 800b566:	687a      	ldr	r2, [r7, #4]
 800b568:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b56a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b56e:	4618      	mov	r0, r3
 800b570:	3718      	adds	r7, #24
 800b572:	46bd      	mov	sp, r7
 800b574:	bd80      	pop	{r7, pc}
 800b576:	bf00      	nop

0800b578 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800b578:	b580      	push	{r7, lr}
 800b57a:	b088      	sub	sp, #32
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	60f8      	str	r0, [r7, #12]
 800b580:	460b      	mov	r3, r1
 800b582:	607a      	str	r2, [r7, #4]
 800b584:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b586:	2300      	movs	r3, #0
 800b588:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 800b58a:	2300      	movs	r3, #0
 800b58c:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800b58e:	897b      	ldrh	r3, [r7, #10]
 800b590:	2b05      	cmp	r3, #5
 800b592:	d847      	bhi.n	800b624 <VL53L0X_GetLimitCheckValue+0xac>
 800b594:	a201      	add	r2, pc, #4	@ (adr r2, 800b59c <VL53L0X_GetLimitCheckValue+0x24>)
 800b596:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b59a:	bf00      	nop
 800b59c:	0800b5b5 	.word	0x0800b5b5
 800b5a0:	0800b5c1 	.word	0x0800b5c1
 800b5a4:	0800b5e7 	.word	0x0800b5e7
 800b5a8:	0800b5f3 	.word	0x0800b5f3
 800b5ac:	0800b5ff 	.word	0x0800b5ff
 800b5b0:	0800b5ff 	.word	0x0800b5ff

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5b8:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	77bb      	strb	r3, [r7, #30]
		break;
 800b5be:	e033      	b.n	800b628 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800b5c0:	f107 0316 	add.w	r3, r7, #22
 800b5c4:	461a      	mov	r2, r3
 800b5c6:	2144      	movs	r1, #68	@ 0x44
 800b5c8:	68f8      	ldr	r0, [r7, #12]
 800b5ca:	f004 f819 	bl	800f600 <VL53L0X_RdWord>
 800b5ce:	4603      	mov	r3, r0
 800b5d0:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800b5d2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d102      	bne.n	800b5e0 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800b5da:	8afb      	ldrh	r3, [r7, #22]
 800b5dc:	025b      	lsls	r3, r3, #9
 800b5de:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	77bb      	strb	r3, [r7, #30]
		break;
 800b5e4:	e020      	b.n	800b628 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5ea:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	77bb      	strb	r3, [r7, #30]
		break;
 800b5f0:	e01a      	b.n	800b628 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5f6:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	77bb      	strb	r3, [r7, #30]
		break;
 800b5fc:	e014      	b.n	800b628 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800b5fe:	f107 0316 	add.w	r3, r7, #22
 800b602:	461a      	mov	r2, r3
 800b604:	2164      	movs	r1, #100	@ 0x64
 800b606:	68f8      	ldr	r0, [r7, #12]
 800b608:	f003 fffa 	bl	800f600 <VL53L0X_RdWord>
 800b60c:	4603      	mov	r3, r0
 800b60e:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800b610:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d102      	bne.n	800b61e <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800b618:	8afb      	ldrh	r3, [r7, #22]
 800b61a:	025b      	lsls	r3, r3, #9
 800b61c:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 800b61e:	2300      	movs	r3, #0
 800b620:	77bb      	strb	r3, [r7, #30]
		break;
 800b622:	e001      	b.n	800b628 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b624:	23fc      	movs	r3, #252	@ 0xfc
 800b626:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b628:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d12a      	bne.n	800b686 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 800b630:	7fbb      	ldrb	r3, [r7, #30]
 800b632:	2b01      	cmp	r3, #1
 800b634:	d124      	bne.n	800b680 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 800b636:	69bb      	ldr	r3, [r7, #24]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d110      	bne.n	800b65e <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 800b63c:	897b      	ldrh	r3, [r7, #10]
 800b63e:	68fa      	ldr	r2, [r7, #12]
 800b640:	330c      	adds	r3, #12
 800b642:	009b      	lsls	r3, r3, #2
 800b644:	4413      	add	r3, r2
 800b646:	685b      	ldr	r3, [r3, #4]
 800b648:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	69ba      	ldr	r2, [r7, #24]
 800b64e:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800b650:	897b      	ldrh	r3, [r7, #10]
 800b652:	68fa      	ldr	r2, [r7, #12]
 800b654:	4413      	add	r3, r2
 800b656:	2200      	movs	r2, #0
 800b658:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800b65c:	e013      	b.n	800b686 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	69ba      	ldr	r2, [r7, #24]
 800b662:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800b664:	897b      	ldrh	r3, [r7, #10]
 800b666:	68fa      	ldr	r2, [r7, #12]
 800b668:	330c      	adds	r3, #12
 800b66a:	009b      	lsls	r3, r3, #2
 800b66c:	4413      	add	r3, r2
 800b66e:	69ba      	ldr	r2, [r7, #24]
 800b670:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800b672:	897b      	ldrh	r3, [r7, #10]
 800b674:	68fa      	ldr	r2, [r7, #12]
 800b676:	4413      	add	r3, r2
 800b678:	2201      	movs	r2, #1
 800b67a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800b67e:	e002      	b.n	800b686 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	69ba      	ldr	r2, [r7, #24]
 800b684:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b686:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800b68a:	4618      	mov	r0, r3
 800b68c:	3720      	adds	r7, #32
 800b68e:	46bd      	mov	sp, r7
 800b690:	bd80      	pop	{r7, pc}
 800b692:	bf00      	nop

0800b694 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 800b694:	b580      	push	{r7, lr}
 800b696:	b084      	sub	sp, #16
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
 800b69c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b69e:	2300      	movs	r3, #0
 800b6a0:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 800b6a2:	f107 030e 	add.w	r3, r7, #14
 800b6a6:	461a      	mov	r2, r3
 800b6a8:	2101      	movs	r1, #1
 800b6aa:	6878      	ldr	r0, [r7, #4]
 800b6ac:	f003 ff7e 	bl	800f5ac <VL53L0X_RdByte>
 800b6b0:	4603      	mov	r3, r0
 800b6b2:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 800b6b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d10e      	bne.n	800b6da <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 800b6bc:	7bba      	ldrb	r2, [r7, #14]
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		if (data & (0x01 << 7))
 800b6c4:	7bbb      	ldrb	r3, [r7, #14]
 800b6c6:	b25b      	sxtb	r3, r3
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	da03      	bge.n	800b6d4 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 800b6cc:	683b      	ldr	r3, [r7, #0]
 800b6ce:	2201      	movs	r2, #1
 800b6d0:	701a      	strb	r2, [r3, #0]
 800b6d2:	e002      	b.n	800b6da <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800b6da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d104      	bne.n	800b6ec <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	781a      	ldrb	r2, [r3, #0]
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b6ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	3710      	adds	r7, #16
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bd80      	pop	{r7, pc}

0800b6f8 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b084      	sub	sp, #16
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b700:	2300      	movs	r3, #0
 800b702:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800b704:	f107 030e 	add.w	r3, r7, #14
 800b708:	4619      	mov	r1, r3
 800b70a:	6878      	ldr	r0, [r7, #4]
 800b70c:	f7ff fbd4 	bl	800aeb8 <VL53L0X_GetDeviceMode>
 800b710:	4603      	mov	r3, r0
 800b712:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800b714:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d107      	bne.n	800b72c <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800b71c:	7bbb      	ldrb	r3, [r7, #14]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d104      	bne.n	800b72c <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	f000 f898 	bl	800b858 <VL53L0X_StartMeasurement>
 800b728:	4603      	mov	r3, r0
 800b72a:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800b72c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d104      	bne.n	800b73e <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800b734:	6878      	ldr	r0, [r7, #4]
 800b736:	f001 fb33 	bl	800cda0 <VL53L0X_measurement_poll_for_completion>
 800b73a:	4603      	mov	r3, r0
 800b73c:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800b73e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d106      	bne.n	800b754 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800b746:	7bbb      	ldrb	r3, [r7, #14]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d103      	bne.n	800b754 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	2203      	movs	r2, #3
 800b750:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 800b754:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b758:	4618      	mov	r0, r3
 800b75a:	3710      	adds	r7, #16
 800b75c:	46bd      	mov	sp, r7
 800b75e:	bd80      	pop	{r7, pc}

0800b760 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 800b760:	b580      	push	{r7, lr}
 800b762:	b086      	sub	sp, #24
 800b764:	af00      	add	r7, sp, #0
 800b766:	60f8      	str	r0, [r7, #12]
 800b768:	60b9      	str	r1, [r7, #8]
 800b76a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b76c:	2300      	movs	r3, #0
 800b76e:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 800b770:	2301      	movs	r3, #1
 800b772:	687a      	ldr	r2, [r7, #4]
 800b774:	68b9      	ldr	r1, [r7, #8]
 800b776:	68f8      	ldr	r0, [r7, #12]
 800b778:	f001 fad5 	bl	800cd26 <VL53L0X_perform_ref_calibration>
 800b77c:	4603      	mov	r3, r0
 800b77e:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 800b780:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b784:	4618      	mov	r0, r3
 800b786:	3718      	adds	r7, #24
 800b788:	46bd      	mov	sp, r7
 800b78a:	bd80      	pop	{r7, pc}

0800b78c <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b086      	sub	sp, #24
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
 800b794:	460b      	mov	r3, r1
 800b796:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b798:	2300      	movs	r3, #0
 800b79a:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800b7a2:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 800b7a4:	7dbb      	ldrb	r3, [r7, #22]
 800b7a6:	2b01      	cmp	r3, #1
 800b7a8:	d005      	beq.n	800b7b6 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 800b7aa:	7dbb      	ldrb	r3, [r7, #22]
 800b7ac:	2b02      	cmp	r3, #2
 800b7ae:	d002      	beq.n	800b7b6 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 800b7b0:	7dbb      	ldrb	r3, [r7, #22]
 800b7b2:	2b03      	cmp	r3, #3
 800b7b4:	d147      	bne.n	800b846 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 800b7b6:	f107 030c 	add.w	r3, r7, #12
 800b7ba:	f107 0210 	add.w	r2, r7, #16
 800b7be:	2101      	movs	r1, #1
 800b7c0:	6878      	ldr	r0, [r7, #4]
 800b7c2:	f000 fbb9 	bl	800bf38 <VL53L0X_GetInterruptThresholds>
 800b7c6:	4603      	mov	r3, r0
 800b7c8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 800b7ca:	693b      	ldr	r3, [r7, #16]
 800b7cc:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 800b7d0:	d803      	bhi.n	800b7da <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 800b7d2:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 800b7d4:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 800b7d8:	d935      	bls.n	800b846 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 800b7da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d131      	bne.n	800b846 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 800b7e2:	78fb      	ldrb	r3, [r7, #3]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d006      	beq.n	800b7f6 <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 800b7e8:	491a      	ldr	r1, [pc, #104]	@ (800b854 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 800b7ea:	6878      	ldr	r0, [r7, #4]
 800b7ec:	f002 ff46 	bl	800e67c <VL53L0X_load_tuning_settings>
 800b7f0:	4603      	mov	r3, r0
 800b7f2:	75fb      	strb	r3, [r7, #23]
 800b7f4:	e027      	b.n	800b846 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800b7f6:	2204      	movs	r2, #4
 800b7f8:	21ff      	movs	r1, #255	@ 0xff
 800b7fa:	6878      	ldr	r0, [r7, #4]
 800b7fc:	f003 fe54 	bl	800f4a8 <VL53L0X_WrByte>
 800b800:	4603      	mov	r3, r0
 800b802:	461a      	mov	r2, r3
 800b804:	7dfb      	ldrb	r3, [r7, #23]
 800b806:	4313      	orrs	r3, r2
 800b808:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800b80a:	2200      	movs	r2, #0
 800b80c:	2170      	movs	r1, #112	@ 0x70
 800b80e:	6878      	ldr	r0, [r7, #4]
 800b810:	f003 fe4a 	bl	800f4a8 <VL53L0X_WrByte>
 800b814:	4603      	mov	r3, r0
 800b816:	461a      	mov	r2, r3
 800b818:	7dfb      	ldrb	r3, [r7, #23]
 800b81a:	4313      	orrs	r3, r2
 800b81c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b81e:	2200      	movs	r2, #0
 800b820:	21ff      	movs	r1, #255	@ 0xff
 800b822:	6878      	ldr	r0, [r7, #4]
 800b824:	f003 fe40 	bl	800f4a8 <VL53L0X_WrByte>
 800b828:	4603      	mov	r3, r0
 800b82a:	461a      	mov	r2, r3
 800b82c:	7dfb      	ldrb	r3, [r7, #23]
 800b82e:	4313      	orrs	r3, r2
 800b830:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800b832:	2200      	movs	r2, #0
 800b834:	2180      	movs	r1, #128	@ 0x80
 800b836:	6878      	ldr	r0, [r7, #4]
 800b838:	f003 fe36 	bl	800f4a8 <VL53L0X_WrByte>
 800b83c:	4603      	mov	r3, r0
 800b83e:	461a      	mov	r2, r3
 800b840:	7dfb      	ldrb	r3, [r7, #23]
 800b842:	4313      	orrs	r3, r2
 800b844:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 800b846:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800b84a:	4618      	mov	r0, r3
 800b84c:	3718      	adds	r7, #24
 800b84e:	46bd      	mov	sp, r7
 800b850:	bd80      	pop	{r7, pc}
 800b852:	bf00      	nop
 800b854:	20000108 	.word	0x20000108

0800b858 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 800b858:	b580      	push	{r7, lr}
 800b85a:	b086      	sub	sp, #24
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b860:	2300      	movs	r3, #0
 800b862:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 800b864:	2301      	movs	r3, #1
 800b866:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800b868:	f107 030e 	add.w	r3, r7, #14
 800b86c:	4619      	mov	r1, r3
 800b86e:	6878      	ldr	r0, [r7, #4]
 800b870:	f7ff fb22 	bl	800aeb8 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 800b874:	2201      	movs	r2, #1
 800b876:	2180      	movs	r1, #128	@ 0x80
 800b878:	6878      	ldr	r0, [r7, #4]
 800b87a:	f003 fe15 	bl	800f4a8 <VL53L0X_WrByte>
 800b87e:	4603      	mov	r3, r0
 800b880:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b882:	2201      	movs	r2, #1
 800b884:	21ff      	movs	r1, #255	@ 0xff
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	f003 fe0e 	bl	800f4a8 <VL53L0X_WrByte>
 800b88c:	4603      	mov	r3, r0
 800b88e:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b890:	2200      	movs	r2, #0
 800b892:	2100      	movs	r1, #0
 800b894:	6878      	ldr	r0, [r7, #4]
 800b896:	f003 fe07 	bl	800f4a8 <VL53L0X_WrByte>
 800b89a:	4603      	mov	r3, r0
 800b89c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 800b8a4:	461a      	mov	r2, r3
 800b8a6:	2191      	movs	r1, #145	@ 0x91
 800b8a8:	6878      	ldr	r0, [r7, #4]
 800b8aa:	f003 fdfd 	bl	800f4a8 <VL53L0X_WrByte>
 800b8ae:	4603      	mov	r3, r0
 800b8b0:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 800b8b2:	2201      	movs	r2, #1
 800b8b4:	2100      	movs	r1, #0
 800b8b6:	6878      	ldr	r0, [r7, #4]
 800b8b8:	f003 fdf6 	bl	800f4a8 <VL53L0X_WrByte>
 800b8bc:	4603      	mov	r3, r0
 800b8be:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	21ff      	movs	r1, #255	@ 0xff
 800b8c4:	6878      	ldr	r0, [r7, #4]
 800b8c6:	f003 fdef 	bl	800f4a8 <VL53L0X_WrByte>
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	2180      	movs	r1, #128	@ 0x80
 800b8d2:	6878      	ldr	r0, [r7, #4]
 800b8d4:	f003 fde8 	bl	800f4a8 <VL53L0X_WrByte>
 800b8d8:	4603      	mov	r3, r0
 800b8da:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 800b8dc:	7bbb      	ldrb	r3, [r7, #14]
 800b8de:	2b03      	cmp	r3, #3
 800b8e0:	d054      	beq.n	800b98c <VL53L0X_StartMeasurement+0x134>
 800b8e2:	2b03      	cmp	r3, #3
 800b8e4:	dc6c      	bgt.n	800b9c0 <VL53L0X_StartMeasurement+0x168>
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d002      	beq.n	800b8f0 <VL53L0X_StartMeasurement+0x98>
 800b8ea:	2b01      	cmp	r3, #1
 800b8ec:	d034      	beq.n	800b958 <VL53L0X_StartMeasurement+0x100>
 800b8ee:	e067      	b.n	800b9c0 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 800b8f0:	2201      	movs	r2, #1
 800b8f2:	2100      	movs	r1, #0
 800b8f4:	6878      	ldr	r0, [r7, #4]
 800b8f6:	f003 fdd7 	bl	800f4a8 <VL53L0X_WrByte>
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 800b8fe:	7bfb      	ldrb	r3, [r7, #15]
 800b900:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 800b902:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d15d      	bne.n	800b9c6 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 800b90a:	2300      	movs	r3, #0
 800b90c:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 800b90e:	693b      	ldr	r3, [r7, #16]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d008      	beq.n	800b926 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 800b914:	f107 030d 	add.w	r3, r7, #13
 800b918:	461a      	mov	r2, r3
 800b91a:	2100      	movs	r1, #0
 800b91c:	6878      	ldr	r0, [r7, #4]
 800b91e:	f003 fe45 	bl	800f5ac <VL53L0X_RdByte>
 800b922:	4603      	mov	r3, r0
 800b924:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 800b926:	693b      	ldr	r3, [r7, #16]
 800b928:	3301      	adds	r3, #1
 800b92a:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 800b92c:	7b7a      	ldrb	r2, [r7, #13]
 800b92e:	7bfb      	ldrb	r3, [r7, #15]
 800b930:	4013      	ands	r3, r2
 800b932:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800b934:	7bfa      	ldrb	r2, [r7, #15]
 800b936:	429a      	cmp	r2, r3
 800b938:	d107      	bne.n	800b94a <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 800b93a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d103      	bne.n	800b94a <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800b942:	693b      	ldr	r3, [r7, #16]
 800b944:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800b948:	d3e1      	bcc.n	800b90e <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800b94a:	693b      	ldr	r3, [r7, #16]
 800b94c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800b950:	d339      	bcc.n	800b9c6 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 800b952:	23f9      	movs	r3, #249	@ 0xf9
 800b954:	75fb      	strb	r3, [r7, #23]

		}

		break;
 800b956:	e036      	b.n	800b9c6 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800b958:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d105      	bne.n	800b96c <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800b960:	2101      	movs	r1, #1
 800b962:	6878      	ldr	r0, [r7, #4]
 800b964:	f7ff ff12 	bl	800b78c <VL53L0X_CheckAndLoadInterruptSettings>
 800b968:	4603      	mov	r3, r0
 800b96a:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800b96c:	2202      	movs	r2, #2
 800b96e:	2100      	movs	r1, #0
 800b970:	6878      	ldr	r0, [r7, #4]
 800b972:	f003 fd99 	bl	800f4a8 <VL53L0X_WrByte>
 800b976:	4603      	mov	r3, r0
 800b978:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 800b97a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d123      	bne.n	800b9ca <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	2204      	movs	r2, #4
 800b986:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 800b98a:	e01e      	b.n	800b9ca <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800b98c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d105      	bne.n	800b9a0 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800b994:	2101      	movs	r1, #1
 800b996:	6878      	ldr	r0, [r7, #4]
 800b998:	f7ff fef8 	bl	800b78c <VL53L0X_CheckAndLoadInterruptSettings>
 800b99c:	4603      	mov	r3, r0
 800b99e:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800b9a0:	2204      	movs	r2, #4
 800b9a2:	2100      	movs	r1, #0
 800b9a4:	6878      	ldr	r0, [r7, #4]
 800b9a6:	f003 fd7f 	bl	800f4a8 <VL53L0X_WrByte>
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 800b9ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d10b      	bne.n	800b9ce <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	2204      	movs	r2, #4
 800b9ba:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 800b9be:	e006      	b.n	800b9ce <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800b9c0:	23f8      	movs	r3, #248	@ 0xf8
 800b9c2:	75fb      	strb	r3, [r7, #23]
 800b9c4:	e004      	b.n	800b9d0 <VL53L0X_StartMeasurement+0x178>
		break;
 800b9c6:	bf00      	nop
 800b9c8:	e002      	b.n	800b9d0 <VL53L0X_StartMeasurement+0x178>
		break;
 800b9ca:	bf00      	nop
 800b9cc:	e000      	b.n	800b9d0 <VL53L0X_StartMeasurement+0x178>
		break;
 800b9ce:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800b9d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	3718      	adds	r7, #24
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	bd80      	pop	{r7, pc}

0800b9dc <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b084      	sub	sp, #16
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
 800b9e4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800b9f0:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 800b9f2:	7bbb      	ldrb	r3, [r7, #14]
 800b9f4:	2b04      	cmp	r3, #4
 800b9f6:	d112      	bne.n	800ba1e <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 800b9f8:	f107 0308 	add.w	r3, r7, #8
 800b9fc:	4619      	mov	r1, r3
 800b9fe:	6878      	ldr	r0, [r7, #4]
 800ba00:	f000 fb0e 	bl	800c020 <VL53L0X_GetInterruptMaskStatus>
 800ba04:	4603      	mov	r3, r0
 800ba06:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 800ba08:	68bb      	ldr	r3, [r7, #8]
 800ba0a:	2b04      	cmp	r3, #4
 800ba0c:	d103      	bne.n	800ba16 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 800ba0e:	683b      	ldr	r3, [r7, #0]
 800ba10:	2201      	movs	r2, #1
 800ba12:	701a      	strb	r2, [r3, #0]
 800ba14:	e01c      	b.n	800ba50 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 800ba16:	683b      	ldr	r3, [r7, #0]
 800ba18:	2200      	movs	r2, #0
 800ba1a:	701a      	strb	r2, [r3, #0]
 800ba1c:	e018      	b.n	800ba50 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 800ba1e:	f107 030d 	add.w	r3, r7, #13
 800ba22:	461a      	mov	r2, r3
 800ba24:	2114      	movs	r1, #20
 800ba26:	6878      	ldr	r0, [r7, #4]
 800ba28:	f003 fdc0 	bl	800f5ac <VL53L0X_RdByte>
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 800ba30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d10b      	bne.n	800ba50 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 800ba38:	7b7b      	ldrb	r3, [r7, #13]
 800ba3a:	f003 0301 	and.w	r3, r3, #1
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d003      	beq.n	800ba4a <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 800ba42:	683b      	ldr	r3, [r7, #0]
 800ba44:	2201      	movs	r2, #1
 800ba46:	701a      	strb	r2, [r3, #0]
 800ba48:	e002      	b.n	800ba50 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 800ba4a:	683b      	ldr	r3, [r7, #0]
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ba50:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ba54:	4618      	mov	r0, r3
 800ba56:	3710      	adds	r7, #16
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	bd80      	pop	{r7, pc}

0800ba5c <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800ba5c:	b5b0      	push	{r4, r5, r7, lr}
 800ba5e:	b096      	sub	sp, #88	@ 0x58
 800ba60:	af02      	add	r7, sp, #8
 800ba62:	6078      	str	r0, [r7, #4]
 800ba64:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ba66:	2300      	movs	r3, #0
 800ba68:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 800ba6c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800ba70:	230c      	movs	r3, #12
 800ba72:	2114      	movs	r1, #20
 800ba74:	6878      	ldr	r0, [r7, #4]
 800ba76:	f003 fceb 	bl	800f450 <VL53L0X_ReadMulti>
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 800ba80:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	f040 80c8 	bne.w	800bc1a <VL53L0X_GetRangingMeasurementData+0x1be>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 800ba8a:	683b      	ldr	r3, [r7, #0]
 800ba8c:	2200      	movs	r2, #0
 800ba8e:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 800ba90:	683b      	ldr	r3, [r7, #0]
 800ba92:	2200      	movs	r2, #0
 800ba94:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 800ba96:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800ba9a:	021b      	lsls	r3, r3, #8
 800ba9c:	b29b      	uxth	r3, r3
 800ba9e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800baa2:	4413      	add	r3, r2
 800baa4:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 800baa8:	683b      	ldr	r3, [r7, #0]
 800baaa:	2200      	movs	r2, #0
 800baac:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800baae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800bab2:	021b      	lsls	r3, r3, #8
 800bab4:	b29b      	uxth	r3, r3
 800bab6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800baba:	4413      	add	r3, r2
 800babc:	b29b      	uxth	r3, r3
 800babe:	025b      	lsls	r3, r3, #9
 800bac0:	647b      	str	r3, [r7, #68]	@ 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bac6:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 800bac8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bacc:	021b      	lsls	r3, r3, #8
 800bace:	b29b      	uxth	r3, r3
 800bad0:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800bad4:	4413      	add	r3, r2
 800bad6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 800bada:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800bade:	025a      	lsls	r2, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 800bae0:	683b      	ldr	r3, [r7, #0]
 800bae2:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 800bae4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800bae8:	021b      	lsls	r3, r3, #8
 800baea:	b29b      	uxth	r3, r3
 800baec:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800baf0:	4413      	add	r3, r2
 800baf2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 800baf6:	683b      	ldr	r3, [r7, #0]
 800baf8:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800bafc:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 800bafe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800bb02:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f8b3 3152 	ldrh.w	r3, [r3, #338]	@ 0x152
 800bb0c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800bb14:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 800bb18:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800bb1a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bb1e:	d046      	beq.n	800bbae <VL53L0X_GetRangingMeasurementData+0x152>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800bb20:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800bb22:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800bb26:	fb02 f303 	mul.w	r3, r2, r3
 800bb2a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800bb2e:	4a58      	ldr	r2, [pc, #352]	@ (800bc90 <VL53L0X_GetRangingMeasurementData+0x234>)
 800bb30:	fb82 1203 	smull	r1, r2, r2, r3
 800bb34:	1192      	asrs	r2, r2, #6
 800bb36:	17db      	asrs	r3, r3, #31
 800bb38:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 800bb3a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6a1b      	ldr	r3, [r3, #32]
 800bb42:	873b      	strh	r3, [r7, #56]	@ 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	7f1b      	ldrb	r3, [r3, #28]
 800bb48:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800bb4c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d02c      	beq.n	800bbae <VL53L0X_GetRangingMeasurementData+0x152>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 800bb54:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800bb56:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800bb5a:	fb02 f303 	mul.w	r3, r2, r3
 800bb5e:	121a      	asrs	r2, r3, #8
					<= 0) {
 800bb60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
				if ((SignalRate
 800bb62:	429a      	cmp	r2, r3
 800bb64:	d10d      	bne.n	800bb82 <VL53L0X_GetRangingMeasurementData+0x126>
					if (RangeFractionalEnable)
 800bb66:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d004      	beq.n	800bb78 <VL53L0X_GetRangingMeasurementData+0x11c>
						XtalkRangeMilliMeter = 8888;
 800bb6e:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 800bb72:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800bb76:	e016      	b.n	800bba6 <VL53L0X_GetRangingMeasurementData+0x14a>
					else
						XtalkRangeMilliMeter = 8888
 800bb78:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 800bb7c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800bb80:	e011      	b.n	800bba6 <VL53L0X_GetRangingMeasurementData+0x14a>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 800bb82:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800bb86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bb88:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 800bb8c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800bb8e:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 800bb92:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 800bb96:	121b      	asrs	r3, r3, #8
 800bb98:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 800bb9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bb9c:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 800bb9e:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 800bba2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 800bba6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800bbaa:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			}

		}

		if (RangeFractionalEnable) {
 800bbae:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d00d      	beq.n	800bbd2 <VL53L0X_GetRangingMeasurementData+0x176>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 800bbb6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800bbba:	089b      	lsrs	r3, r3, #2
 800bbbc:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 800bbbe:	683b      	ldr	r3, [r7, #0]
 800bbc0:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 800bbc2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800bbc6:	b2db      	uxtb	r3, r3
 800bbc8:	019b      	lsls	r3, r3, #6
 800bbca:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 800bbcc:	683b      	ldr	r3, [r7, #0]
 800bbce:	75da      	strb	r2, [r3, #23]
 800bbd0:	e006      	b.n	800bbe0 <VL53L0X_GetRangingMeasurementData+0x184>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800bbd8:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	2200      	movs	r2, #0
 800bbde:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 800bbe0:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800bbe4:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800bbe8:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 800bbec:	9301      	str	r3, [sp, #4]
 800bbee:	683b      	ldr	r3, [r7, #0]
 800bbf0:	9300      	str	r3, [sp, #0]
 800bbf2:	4613      	mov	r3, r2
 800bbf4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bbf6:	6878      	ldr	r0, [r7, #4]
 800bbf8:	f003 f9de 	bl	800efb8 <VL53L0X_get_pal_range_status>
 800bbfc:	4603      	mov	r3, r0
 800bbfe:	461a      	mov	r2, r3
 800bc00:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800bc04:	4313      	orrs	r3, r2
 800bc06:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 800bc0a:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d103      	bne.n	800bc1a <VL53L0X_GetRangingMeasurementData+0x1be>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800bc12:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800bc1a:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d12f      	bne.n	800bc82 <VL53L0X_GetRangingMeasurementData+0x226>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	f107 040c 	add.w	r4, r7, #12
 800bc28:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 800bc2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bc2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bc30:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800bc34:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 800bc38:	683b      	ldr	r3, [r7, #0]
 800bc3a:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 800bc3c:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 800bc3e:	683b      	ldr	r3, [r7, #0]
 800bc40:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 800bc42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800bc46:	683b      	ldr	r3, [r7, #0]
 800bc48:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 800bc4a:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 800bc4c:	683b      	ldr	r3, [r7, #0]
 800bc4e:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 800bc50:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 800bc52:	683b      	ldr	r3, [r7, #0]
 800bc54:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 800bc56:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 800bc5c:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 800bc62:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 800bc68:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 800bc72:	f107 050c 	add.w	r5, r7, #12
 800bc76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bc78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bc7a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800bc7e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bc82:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 800bc86:	4618      	mov	r0, r3
 800bc88:	3750      	adds	r7, #80	@ 0x50
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	bdb0      	pop	{r4, r5, r7, pc}
 800bc8e:	bf00      	nop
 800bc90:	10624dd3 	.word	0x10624dd3

0800bc94 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b084      	sub	sp, #16
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]
 800bc9c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bc9e:	2300      	movs	r3, #0
 800bca0:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 800bca2:	2100      	movs	r1, #0
 800bca4:	6878      	ldr	r0, [r7, #4]
 800bca6:	f7ff f8db 	bl	800ae60 <VL53L0X_SetDeviceMode>
 800bcaa:	4603      	mov	r3, r0
 800bcac:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800bcae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d104      	bne.n	800bcc0 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 800bcb6:	6878      	ldr	r0, [r7, #4]
 800bcb8:	f7ff fd1e 	bl	800b6f8 <VL53L0X_PerformSingleMeasurement>
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800bcc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d105      	bne.n	800bcd4 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 800bcc8:	6839      	ldr	r1, [r7, #0]
 800bcca:	6878      	ldr	r0, [r7, #4]
 800bccc:	f7ff fec6 	bl	800ba5c <VL53L0X_GetRangingMeasurementData>
 800bcd0:	4603      	mov	r3, r0
 800bcd2:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 800bcd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d105      	bne.n	800bce8 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800bcdc:	2100      	movs	r1, #0
 800bcde:	6878      	ldr	r0, [r7, #4]
 800bce0:	f000 f95e 	bl	800bfa0 <VL53L0X_ClearInterruptMask>
 800bce4:	4603      	mov	r3, r0
 800bce6:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 800bce8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bcec:	4618      	mov	r0, r3
 800bcee:	3710      	adds	r7, #16
 800bcf0:	46bd      	mov	sp, r7
 800bcf2:	bd80      	pop	{r7, pc}

0800bcf4 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 800bcf4:	b580      	push	{r7, lr}
 800bcf6:	b084      	sub	sp, #16
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	6078      	str	r0, [r7, #4]
 800bcfc:	4608      	mov	r0, r1
 800bcfe:	4611      	mov	r1, r2
 800bd00:	461a      	mov	r2, r3
 800bd02:	4603      	mov	r3, r0
 800bd04:	70fb      	strb	r3, [r7, #3]
 800bd06:	460b      	mov	r3, r1
 800bd08:	70bb      	strb	r3, [r7, #2]
 800bd0a:	4613      	mov	r3, r2
 800bd0c:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bd0e:	2300      	movs	r3, #0
 800bd10:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800bd12:	78fb      	ldrb	r3, [r7, #3]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d002      	beq.n	800bd1e <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 800bd18:	23f6      	movs	r3, #246	@ 0xf6
 800bd1a:	73fb      	strb	r3, [r7, #15]
 800bd1c:	e105      	b.n	800bf2a <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800bd1e:	78bb      	ldrb	r3, [r7, #2]
 800bd20:	2b14      	cmp	r3, #20
 800bd22:	d110      	bne.n	800bd46 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800bd24:	7e3b      	ldrb	r3, [r7, #24]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d102      	bne.n	800bd30 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 800bd2a:	2310      	movs	r3, #16
 800bd2c:	73bb      	strb	r3, [r7, #14]
 800bd2e:	e001      	b.n	800bd34 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 800bd30:	2301      	movs	r3, #1
 800bd32:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 800bd34:	7bbb      	ldrb	r3, [r7, #14]
 800bd36:	461a      	mov	r2, r3
 800bd38:	2184      	movs	r1, #132	@ 0x84
 800bd3a:	6878      	ldr	r0, [r7, #4]
 800bd3c:	f003 fbb4 	bl	800f4a8 <VL53L0X_WrByte>
 800bd40:	4603      	mov	r3, r0
 800bd42:	73fb      	strb	r3, [r7, #15]
 800bd44:	e0f1      	b.n	800bf2a <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800bd46:	78bb      	ldrb	r3, [r7, #2]
 800bd48:	2b15      	cmp	r3, #21
 800bd4a:	f040 8097 	bne.w	800be7c <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800bd4e:	2201      	movs	r2, #1
 800bd50:	21ff      	movs	r1, #255	@ 0xff
 800bd52:	6878      	ldr	r0, [r7, #4]
 800bd54:	f003 fba8 	bl	800f4a8 <VL53L0X_WrByte>
 800bd58:	4603      	mov	r3, r0
 800bd5a:	461a      	mov	r2, r3
 800bd5c:	7bfb      	ldrb	r3, [r7, #15]
 800bd5e:	4313      	orrs	r3, r2
 800bd60:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800bd62:	2200      	movs	r2, #0
 800bd64:	2100      	movs	r1, #0
 800bd66:	6878      	ldr	r0, [r7, #4]
 800bd68:	f003 fb9e 	bl	800f4a8 <VL53L0X_WrByte>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	461a      	mov	r2, r3
 800bd70:	7bfb      	ldrb	r3, [r7, #15]
 800bd72:	4313      	orrs	r3, r2
 800bd74:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800bd76:	2200      	movs	r2, #0
 800bd78:	21ff      	movs	r1, #255	@ 0xff
 800bd7a:	6878      	ldr	r0, [r7, #4]
 800bd7c:	f003 fb94 	bl	800f4a8 <VL53L0X_WrByte>
 800bd80:	4603      	mov	r3, r0
 800bd82:	461a      	mov	r2, r3
 800bd84:	7bfb      	ldrb	r3, [r7, #15]
 800bd86:	4313      	orrs	r3, r2
 800bd88:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800bd8a:	2201      	movs	r2, #1
 800bd8c:	2180      	movs	r1, #128	@ 0x80
 800bd8e:	6878      	ldr	r0, [r7, #4]
 800bd90:	f003 fb8a 	bl	800f4a8 <VL53L0X_WrByte>
 800bd94:	4603      	mov	r3, r0
 800bd96:	461a      	mov	r2, r3
 800bd98:	7bfb      	ldrb	r3, [r7, #15]
 800bd9a:	4313      	orrs	r3, r2
 800bd9c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 800bd9e:	2202      	movs	r2, #2
 800bda0:	2185      	movs	r1, #133	@ 0x85
 800bda2:	6878      	ldr	r0, [r7, #4]
 800bda4:	f003 fb80 	bl	800f4a8 <VL53L0X_WrByte>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	461a      	mov	r2, r3
 800bdac:	7bfb      	ldrb	r3, [r7, #15]
 800bdae:	4313      	orrs	r3, r2
 800bdb0:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800bdb2:	2204      	movs	r2, #4
 800bdb4:	21ff      	movs	r1, #255	@ 0xff
 800bdb6:	6878      	ldr	r0, [r7, #4]
 800bdb8:	f003 fb76 	bl	800f4a8 <VL53L0X_WrByte>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	461a      	mov	r2, r3
 800bdc0:	7bfb      	ldrb	r3, [r7, #15]
 800bdc2:	4313      	orrs	r3, r2
 800bdc4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	21cd      	movs	r1, #205	@ 0xcd
 800bdca:	6878      	ldr	r0, [r7, #4]
 800bdcc:	f003 fb6c 	bl	800f4a8 <VL53L0X_WrByte>
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	461a      	mov	r2, r3
 800bdd4:	7bfb      	ldrb	r3, [r7, #15]
 800bdd6:	4313      	orrs	r3, r2
 800bdd8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 800bdda:	2211      	movs	r2, #17
 800bddc:	21cc      	movs	r1, #204	@ 0xcc
 800bdde:	6878      	ldr	r0, [r7, #4]
 800bde0:	f003 fb62 	bl	800f4a8 <VL53L0X_WrByte>
 800bde4:	4603      	mov	r3, r0
 800bde6:	461a      	mov	r2, r3
 800bde8:	7bfb      	ldrb	r3, [r7, #15]
 800bdea:	4313      	orrs	r3, r2
 800bdec:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 800bdee:	2207      	movs	r2, #7
 800bdf0:	21ff      	movs	r1, #255	@ 0xff
 800bdf2:	6878      	ldr	r0, [r7, #4]
 800bdf4:	f003 fb58 	bl	800f4a8 <VL53L0X_WrByte>
 800bdf8:	4603      	mov	r3, r0
 800bdfa:	461a      	mov	r2, r3
 800bdfc:	7bfb      	ldrb	r3, [r7, #15]
 800bdfe:	4313      	orrs	r3, r2
 800be00:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800be02:	2200      	movs	r2, #0
 800be04:	21be      	movs	r1, #190	@ 0xbe
 800be06:	6878      	ldr	r0, [r7, #4]
 800be08:	f003 fb4e 	bl	800f4a8 <VL53L0X_WrByte>
 800be0c:	4603      	mov	r3, r0
 800be0e:	461a      	mov	r2, r3
 800be10:	7bfb      	ldrb	r3, [r7, #15]
 800be12:	4313      	orrs	r3, r2
 800be14:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800be16:	2206      	movs	r2, #6
 800be18:	21ff      	movs	r1, #255	@ 0xff
 800be1a:	6878      	ldr	r0, [r7, #4]
 800be1c:	f003 fb44 	bl	800f4a8 <VL53L0X_WrByte>
 800be20:	4603      	mov	r3, r0
 800be22:	461a      	mov	r2, r3
 800be24:	7bfb      	ldrb	r3, [r7, #15]
 800be26:	4313      	orrs	r3, r2
 800be28:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 800be2a:	2209      	movs	r2, #9
 800be2c:	21cc      	movs	r1, #204	@ 0xcc
 800be2e:	6878      	ldr	r0, [r7, #4]
 800be30:	f003 fb3a 	bl	800f4a8 <VL53L0X_WrByte>
 800be34:	4603      	mov	r3, r0
 800be36:	461a      	mov	r2, r3
 800be38:	7bfb      	ldrb	r3, [r7, #15]
 800be3a:	4313      	orrs	r3, r2
 800be3c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800be3e:	2200      	movs	r2, #0
 800be40:	21ff      	movs	r1, #255	@ 0xff
 800be42:	6878      	ldr	r0, [r7, #4]
 800be44:	f003 fb30 	bl	800f4a8 <VL53L0X_WrByte>
 800be48:	4603      	mov	r3, r0
 800be4a:	461a      	mov	r2, r3
 800be4c:	7bfb      	ldrb	r3, [r7, #15]
 800be4e:	4313      	orrs	r3, r2
 800be50:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800be52:	2201      	movs	r2, #1
 800be54:	21ff      	movs	r1, #255	@ 0xff
 800be56:	6878      	ldr	r0, [r7, #4]
 800be58:	f003 fb26 	bl	800f4a8 <VL53L0X_WrByte>
 800be5c:	4603      	mov	r3, r0
 800be5e:	461a      	mov	r2, r3
 800be60:	7bfb      	ldrb	r3, [r7, #15]
 800be62:	4313      	orrs	r3, r2
 800be64:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800be66:	2200      	movs	r2, #0
 800be68:	2100      	movs	r1, #0
 800be6a:	6878      	ldr	r0, [r7, #4]
 800be6c:	f003 fb1c 	bl	800f4a8 <VL53L0X_WrByte>
 800be70:	4603      	mov	r3, r0
 800be72:	461a      	mov	r2, r3
 800be74:	7bfb      	ldrb	r3, [r7, #15]
 800be76:	4313      	orrs	r3, r2
 800be78:	73fb      	strb	r3, [r7, #15]
 800be7a:	e056      	b.n	800bf2a <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 800be7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d120      	bne.n	800bec6 <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 800be84:	787b      	ldrb	r3, [r7, #1]
 800be86:	2b04      	cmp	r3, #4
 800be88:	d81b      	bhi.n	800bec2 <VL53L0X_SetGpioConfig+0x1ce>
 800be8a:	a201      	add	r2, pc, #4	@ (adr r2, 800be90 <VL53L0X_SetGpioConfig+0x19c>)
 800be8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be90:	0800bea5 	.word	0x0800bea5
 800be94:	0800beab 	.word	0x0800beab
 800be98:	0800beb1 	.word	0x0800beb1
 800be9c:	0800beb7 	.word	0x0800beb7
 800bea0:	0800bebd 	.word	0x0800bebd
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 800bea4:	2300      	movs	r3, #0
 800bea6:	73bb      	strb	r3, [r7, #14]
				break;
 800bea8:	e00d      	b.n	800bec6 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 800beaa:	2301      	movs	r3, #1
 800beac:	73bb      	strb	r3, [r7, #14]
				break;
 800beae:	e00a      	b.n	800bec6 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 800beb0:	2302      	movs	r3, #2
 800beb2:	73bb      	strb	r3, [r7, #14]
				break;
 800beb4:	e007      	b.n	800bec6 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800beb6:	2303      	movs	r3, #3
 800beb8:	73bb      	strb	r3, [r7, #14]
				break;
 800beba:	e004      	b.n	800bec6 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 800bebc:	2304      	movs	r3, #4
 800bebe:	73bb      	strb	r3, [r7, #14]
				break;
 800bec0:	e001      	b.n	800bec6 <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 800bec2:	23f5      	movs	r3, #245	@ 0xf5
 800bec4:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 800bec6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800beca:	2b00      	cmp	r3, #0
 800becc:	d107      	bne.n	800bede <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 800bece:	7bbb      	ldrb	r3, [r7, #14]
 800bed0:	461a      	mov	r2, r3
 800bed2:	210a      	movs	r1, #10
 800bed4:	6878      	ldr	r0, [r7, #4]
 800bed6:	f003 fae7 	bl	800f4a8 <VL53L0X_WrByte>
 800beda:	4603      	mov	r3, r0
 800bedc:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800bede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d10f      	bne.n	800bf06 <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800bee6:	7e3b      	ldrb	r3, [r7, #24]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d102      	bne.n	800bef2 <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 800beec:	2300      	movs	r3, #0
 800beee:	73bb      	strb	r3, [r7, #14]
 800bef0:	e001      	b.n	800bef6 <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 800bef2:	2310      	movs	r3, #16
 800bef4:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 800bef6:	7bbb      	ldrb	r3, [r7, #14]
 800bef8:	22ef      	movs	r2, #239	@ 0xef
 800befa:	2184      	movs	r1, #132	@ 0x84
 800befc:	6878      	ldr	r0, [r7, #4]
 800befe:	f003 fb21 	bl	800f544 <VL53L0X_UpdateByte>
 800bf02:	4603      	mov	r3, r0
 800bf04:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 800bf06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d103      	bne.n	800bf16 <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	787a      	ldrb	r2, [r7, #1]
 800bf12:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 800bf16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d105      	bne.n	800bf2a <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800bf1e:	2100      	movs	r1, #0
 800bf20:	6878      	ldr	r0, [r7, #4]
 800bf22:	f000 f83d 	bl	800bfa0 <VL53L0X_ClearInterruptMask>
 800bf26:	4603      	mov	r3, r0
 800bf28:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bf2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bf2e:	4618      	mov	r0, r3
 800bf30:	3710      	adds	r7, #16
 800bf32:	46bd      	mov	sp, r7
 800bf34:	bd80      	pop	{r7, pc}
 800bf36:	bf00      	nop

0800bf38 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 800bf38:	b580      	push	{r7, lr}
 800bf3a:	b086      	sub	sp, #24
 800bf3c:	af00      	add	r7, sp, #0
 800bf3e:	60f8      	str	r0, [r7, #12]
 800bf40:	607a      	str	r2, [r7, #4]
 800bf42:	603b      	str	r3, [r7, #0]
 800bf44:	460b      	mov	r3, r1
 800bf46:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bf48:	2300      	movs	r3, #0
 800bf4a:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 800bf4c:	f107 0314 	add.w	r3, r7, #20
 800bf50:	461a      	mov	r2, r3
 800bf52:	210e      	movs	r1, #14
 800bf54:	68f8      	ldr	r0, [r7, #12]
 800bf56:	f003 fb53 	bl	800f600 <VL53L0X_RdWord>
 800bf5a:	4603      	mov	r3, r0
 800bf5c:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800bf5e:	8abb      	ldrh	r3, [r7, #20]
 800bf60:	045a      	lsls	r2, r3, #17
 800bf62:	4b0e      	ldr	r3, [pc, #56]	@ (800bf9c <VL53L0X_GetInterruptThresholds+0x64>)
 800bf64:	4013      	ands	r3, r2
 800bf66:	687a      	ldr	r2, [r7, #4]
 800bf68:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800bf6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d10e      	bne.n	800bf90 <VL53L0X_GetInterruptThresholds+0x58>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 800bf72:	f107 0314 	add.w	r3, r7, #20
 800bf76:	461a      	mov	r2, r3
 800bf78:	210c      	movs	r1, #12
 800bf7a:	68f8      	ldr	r0, [r7, #12]
 800bf7c:	f003 fb40 	bl	800f600 <VL53L0X_RdWord>
 800bf80:	4603      	mov	r3, r0
 800bf82:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800bf84:	8abb      	ldrh	r3, [r7, #20]
 800bf86:	045a      	lsls	r2, r3, #17
 800bf88:	4b04      	ldr	r3, [pc, #16]	@ (800bf9c <VL53L0X_GetInterruptThresholds+0x64>)
 800bf8a:	4013      	ands	r3, r2
		*pThresholdHigh =
 800bf8c:	683a      	ldr	r2, [r7, #0]
 800bf8e:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bf90:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bf94:	4618      	mov	r0, r3
 800bf96:	3718      	adds	r7, #24
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	bd80      	pop	{r7, pc}
 800bf9c:	1ffe0000 	.word	0x1ffe0000

0800bfa0 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 800bfa0:	b580      	push	{r7, lr}
 800bfa2:	b084      	sub	sp, #16
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	6078      	str	r0, [r7, #4]
 800bfa8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bfaa:	2300      	movs	r3, #0
 800bfac:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800bfae:	2300      	movs	r3, #0
 800bfb0:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 800bfb2:	2201      	movs	r2, #1
 800bfb4:	210b      	movs	r1, #11
 800bfb6:	6878      	ldr	r0, [r7, #4]
 800bfb8:	f003 fa76 	bl	800f4a8 <VL53L0X_WrByte>
 800bfbc:	4603      	mov	r3, r0
 800bfbe:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 800bfc0:	2200      	movs	r2, #0
 800bfc2:	210b      	movs	r1, #11
 800bfc4:	6878      	ldr	r0, [r7, #4]
 800bfc6:	f003 fa6f 	bl	800f4a8 <VL53L0X_WrByte>
 800bfca:	4603      	mov	r3, r0
 800bfcc:	461a      	mov	r2, r3
 800bfce:	7bfb      	ldrb	r3, [r7, #15]
 800bfd0:	4313      	orrs	r3, r2
 800bfd2:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 800bfd4:	f107 030d 	add.w	r3, r7, #13
 800bfd8:	461a      	mov	r2, r3
 800bfda:	2113      	movs	r1, #19
 800bfdc:	6878      	ldr	r0, [r7, #4]
 800bfde:	f003 fae5 	bl	800f5ac <VL53L0X_RdByte>
 800bfe2:	4603      	mov	r3, r0
 800bfe4:	461a      	mov	r2, r3
 800bfe6:	7bfb      	ldrb	r3, [r7, #15]
 800bfe8:	4313      	orrs	r3, r2
 800bfea:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800bfec:	7bbb      	ldrb	r3, [r7, #14]
 800bfee:	3301      	adds	r3, #1
 800bff0:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 800bff2:	7b7b      	ldrb	r3, [r7, #13]
 800bff4:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d006      	beq.n	800c00a <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800bffc:	7bbb      	ldrb	r3, [r7, #14]
 800bffe:	2b02      	cmp	r3, #2
 800c000:	d803      	bhi.n	800c00a <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 800c002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c006:	2b00      	cmp	r3, #0
 800c008:	d0d3      	beq.n	800bfb2 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800c00a:	7bbb      	ldrb	r3, [r7, #14]
 800c00c:	2b02      	cmp	r3, #2
 800c00e:	d901      	bls.n	800c014 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 800c010:	23f4      	movs	r3, #244	@ 0xf4
 800c012:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800c014:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c018:	4618      	mov	r0, r3
 800c01a:	3710      	adds	r7, #16
 800c01c:	46bd      	mov	sp, r7
 800c01e:	bd80      	pop	{r7, pc}

0800c020 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 800c020:	b580      	push	{r7, lr}
 800c022:	b084      	sub	sp, #16
 800c024:	af00      	add	r7, sp, #0
 800c026:	6078      	str	r0, [r7, #4]
 800c028:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c02a:	2300      	movs	r3, #0
 800c02c:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800c02e:	f107 030e 	add.w	r3, r7, #14
 800c032:	461a      	mov	r2, r3
 800c034:	2113      	movs	r1, #19
 800c036:	6878      	ldr	r0, [r7, #4]
 800c038:	f003 fab8 	bl	800f5ac <VL53L0X_RdByte>
 800c03c:	4603      	mov	r3, r0
 800c03e:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 800c040:	7bbb      	ldrb	r3, [r7, #14]
 800c042:	f003 0207 	and.w	r2, r3, #7
 800c046:	683b      	ldr	r3, [r7, #0]
 800c048:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800c04a:	7bbb      	ldrb	r3, [r7, #14]
 800c04c:	f003 0318 	and.w	r3, r3, #24
 800c050:	2b00      	cmp	r3, #0
 800c052:	d001      	beq.n	800c058 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 800c054:	23fa      	movs	r3, #250	@ 0xfa
 800c056:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800c058:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c05c:	4618      	mov	r0, r3
 800c05e:	3710      	adds	r7, #16
 800c060:	46bd      	mov	sp, r7
 800c062:	bd80      	pop	{r7, pc}

0800c064 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 800c064:	b580      	push	{r7, lr}
 800c066:	b086      	sub	sp, #24
 800c068:	af00      	add	r7, sp, #0
 800c06a:	60f8      	str	r0, [r7, #12]
 800c06c:	60b9      	str	r1, [r7, #8]
 800c06e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c070:	2300      	movs	r3, #0
 800c072:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 800c074:	687a      	ldr	r2, [r7, #4]
 800c076:	68b9      	ldr	r1, [r7, #8]
 800c078:	68f8      	ldr	r0, [r7, #12]
 800c07a:	f000 fa03 	bl	800c484 <VL53L0X_perform_ref_spad_management>
 800c07e:	4603      	mov	r3, r0
 800c080:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 800c082:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c086:	4618      	mov	r0, r3
 800c088:	3718      	adds	r7, #24
 800c08a:	46bd      	mov	sp, r7
 800c08c:	bd80      	pop	{r7, pc}

0800c08e <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800c08e:	b580      	push	{r7, lr}
 800c090:	b084      	sub	sp, #16
 800c092:	af00      	add	r7, sp, #0
 800c094:	6078      	str	r0, [r7, #4]
 800c096:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c098:	2300      	movs	r3, #0
 800c09a:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800c09c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800c0a0:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 800c0a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c0a6:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 800c0a8:	f107 0308 	add.w	r3, r7, #8
 800c0ac:	461a      	mov	r2, r3
 800c0ae:	2128      	movs	r1, #40	@ 0x28
 800c0b0:	6878      	ldr	r0, [r7, #4]
 800c0b2:	f003 faa5 	bl	800f600 <VL53L0X_RdWord>
 800c0b6:	4603      	mov	r3, r0
 800c0b8:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800c0ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d11e      	bne.n	800c100 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 800c0c2:	893b      	ldrh	r3, [r7, #8]
 800c0c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c0c8:	b29b      	uxth	r3, r3
 800c0ca:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800c0cc:	893b      	ldrh	r3, [r7, #8]
 800c0ce:	461a      	mov	r2, r3
 800c0d0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c0d4:	429a      	cmp	r2, r3
 800c0d6:	dd0b      	ble.n	800c0f0 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 800c0d8:	893a      	ldrh	r2, [r7, #8]
 800c0da:	897b      	ldrh	r3, [r7, #10]
 800c0dc:	1ad3      	subs	r3, r2, r3
 800c0de:	b29b      	uxth	r3, r3
 800c0e0:	b21b      	sxth	r3, r3
 800c0e2:	461a      	mov	r2, r3
					* 250;
 800c0e4:	23fa      	movs	r3, #250	@ 0xfa
 800c0e6:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800c0ea:	683b      	ldr	r3, [r7, #0]
 800c0ec:	601a      	str	r2, [r3, #0]
 800c0ee:	e007      	b.n	800c100 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 800c0f0:	893b      	ldrh	r3, [r7, #8]
 800c0f2:	b21b      	sxth	r3, r3
 800c0f4:	461a      	mov	r2, r3
 800c0f6:	23fa      	movs	r3, #250	@ 0xfa
 800c0f8:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800c0fc:	683b      	ldr	r3, [r7, #0]
 800c0fe:	601a      	str	r2, [r3, #0]

	}

	return Status;
 800c100:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c104:	4618      	mov	r0, r3
 800c106:	3710      	adds	r7, #16
 800c108:	46bd      	mov	sp, r7
 800c10a:	bd80      	pop	{r7, pc}

0800c10c <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800c10c:	b480      	push	{r7}
 800c10e:	b08b      	sub	sp, #44	@ 0x2c
 800c110:	af00      	add	r7, sp, #0
 800c112:	60f8      	str	r0, [r7, #12]
 800c114:	60b9      	str	r1, [r7, #8]
 800c116:	607a      	str	r2, [r7, #4]
 800c118:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800c11a:	2308      	movs	r3, #8
 800c11c:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800c11e:	2300      	movs	r3, #0
 800c120:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 800c122:	683b      	ldr	r3, [r7, #0]
 800c124:	f04f 32ff 	mov.w	r2, #4294967295
 800c128:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800c12a:	687a      	ldr	r2, [r7, #4]
 800c12c:	69bb      	ldr	r3, [r7, #24]
 800c12e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c132:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	69ba      	ldr	r2, [r7, #24]
 800c138:	fbb3 f2f2 	udiv	r2, r3, r2
 800c13c:	69b9      	ldr	r1, [r7, #24]
 800c13e:	fb01 f202 	mul.w	r2, r1, r2
 800c142:	1a9b      	subs	r3, r3, r2
 800c144:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800c146:	697b      	ldr	r3, [r7, #20]
 800c148:	627b      	str	r3, [r7, #36]	@ 0x24
 800c14a:	e030      	b.n	800c1ae <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800c14c:	2300      	movs	r3, #0
 800c14e:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 800c150:	68fa      	ldr	r2, [r7, #12]
 800c152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c154:	4413      	add	r3, r2
 800c156:	781b      	ldrb	r3, [r3, #0]
 800c158:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800c15a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c15c:	697b      	ldr	r3, [r7, #20]
 800c15e:	429a      	cmp	r2, r3
 800c160:	d11e      	bne.n	800c1a0 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 800c162:	7ffa      	ldrb	r2, [r7, #31]
 800c164:	693b      	ldr	r3, [r7, #16]
 800c166:	fa42 f303 	asr.w	r3, r2, r3
 800c16a:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800c16c:	693b      	ldr	r3, [r7, #16]
 800c16e:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 800c170:	e016      	b.n	800c1a0 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 800c172:	7ffb      	ldrb	r3, [r7, #31]
 800c174:	f003 0301 	and.w	r3, r3, #1
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d00b      	beq.n	800c194 <get_next_good_spad+0x88>
				success = 1;
 800c17c:	2301      	movs	r3, #1
 800c17e:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 800c180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c182:	69ba      	ldr	r2, [r7, #24]
 800c184:	fb03 f202 	mul.w	r2, r3, r2
 800c188:	6a3b      	ldr	r3, [r7, #32]
 800c18a:	4413      	add	r3, r2
 800c18c:	461a      	mov	r2, r3
 800c18e:	683b      	ldr	r3, [r7, #0]
 800c190:	601a      	str	r2, [r3, #0]
				break;
 800c192:	e009      	b.n	800c1a8 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 800c194:	7ffb      	ldrb	r3, [r7, #31]
 800c196:	085b      	lsrs	r3, r3, #1
 800c198:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800c19a:	6a3b      	ldr	r3, [r7, #32]
 800c19c:	3301      	adds	r3, #1
 800c19e:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 800c1a0:	6a3a      	ldr	r2, [r7, #32]
 800c1a2:	69bb      	ldr	r3, [r7, #24]
 800c1a4:	429a      	cmp	r2, r3
 800c1a6:	d3e4      	bcc.n	800c172 <get_next_good_spad+0x66>
				coarseIndex++) {
 800c1a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1aa:	3301      	adds	r3, #1
 800c1ac:	627b      	str	r3, [r7, #36]	@ 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800c1ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1b0:	68bb      	ldr	r3, [r7, #8]
 800c1b2:	429a      	cmp	r2, r3
 800c1b4:	d202      	bcs.n	800c1bc <get_next_good_spad+0xb0>
 800c1b6:	7fbb      	ldrb	r3, [r7, #30]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d0c7      	beq.n	800c14c <get_next_good_spad+0x40>
		}
	}
}
 800c1bc:	bf00      	nop
 800c1be:	372c      	adds	r7, #44	@ 0x2c
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c6:	4770      	bx	lr

0800c1c8 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 800c1c8:	b480      	push	{r7}
 800c1ca:	b085      	sub	sp, #20
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 800c1d0:	2301      	movs	r3, #1
 800c1d2:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	099b      	lsrs	r3, r3, #6
 800c1d8:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800c1da:	4a07      	ldr	r2, [pc, #28]	@ (800c1f8 <is_aperture+0x30>)
 800c1dc:	68bb      	ldr	r3, [r7, #8]
 800c1de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d101      	bne.n	800c1ea <is_aperture+0x22>
		isAperture = 0;
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800c1ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	3714      	adds	r7, #20
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f6:	4770      	bx	lr
 800c1f8:	200002c0 	.word	0x200002c0

0800c1fc <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800c1fc:	b480      	push	{r7}
 800c1fe:	b089      	sub	sp, #36	@ 0x24
 800c200:	af00      	add	r7, sp, #0
 800c202:	60f8      	str	r0, [r7, #12]
 800c204:	60b9      	str	r1, [r7, #8]
 800c206:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800c208:	2300      	movs	r3, #0
 800c20a:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800c20c:	2308      	movs	r3, #8
 800c20e:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 800c210:	687a      	ldr	r2, [r7, #4]
 800c212:	69bb      	ldr	r3, [r7, #24]
 800c214:	fbb2 f3f3 	udiv	r3, r2, r3
 800c218:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	69ba      	ldr	r2, [r7, #24]
 800c21e:	fbb3 f2f2 	udiv	r2, r3, r2
 800c222:	69b9      	ldr	r1, [r7, #24]
 800c224:	fb01 f202 	mul.w	r2, r1, r2
 800c228:	1a9b      	subs	r3, r3, r2
 800c22a:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 800c22c:	697a      	ldr	r2, [r7, #20]
 800c22e:	68bb      	ldr	r3, [r7, #8]
 800c230:	429a      	cmp	r2, r3
 800c232:	d302      	bcc.n	800c23a <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 800c234:	23ce      	movs	r3, #206	@ 0xce
 800c236:	77fb      	strb	r3, [r7, #31]
 800c238:	e010      	b.n	800c25c <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800c23a:	68fa      	ldr	r2, [r7, #12]
 800c23c:	697b      	ldr	r3, [r7, #20]
 800c23e:	4413      	add	r3, r2
 800c240:	781b      	ldrb	r3, [r3, #0]
 800c242:	b25a      	sxtb	r2, r3
 800c244:	2101      	movs	r1, #1
 800c246:	693b      	ldr	r3, [r7, #16]
 800c248:	fa01 f303 	lsl.w	r3, r1, r3
 800c24c:	b25b      	sxtb	r3, r3
 800c24e:	4313      	orrs	r3, r2
 800c250:	b259      	sxtb	r1, r3
 800c252:	68fa      	ldr	r2, [r7, #12]
 800c254:	697b      	ldr	r3, [r7, #20]
 800c256:	4413      	add	r3, r2
 800c258:	b2ca      	uxtb	r2, r1
 800c25a:	701a      	strb	r2, [r3, #0]

	return status;
 800c25c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800c260:	4618      	mov	r0, r3
 800c262:	3724      	adds	r7, #36	@ 0x24
 800c264:	46bd      	mov	sp, r7
 800c266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26a:	4770      	bx	lr

0800c26c <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800c26c:	b580      	push	{r7, lr}
 800c26e:	b084      	sub	sp, #16
 800c270:	af00      	add	r7, sp, #0
 800c272:	6078      	str	r0, [r7, #4]
 800c274:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 800c276:	2306      	movs	r3, #6
 800c278:	683a      	ldr	r2, [r7, #0]
 800c27a:	21b0      	movs	r1, #176	@ 0xb0
 800c27c:	6878      	ldr	r0, [r7, #4]
 800c27e:	f003 f8b7 	bl	800f3f0 <VL53L0X_WriteMulti>
 800c282:	4603      	mov	r3, r0
 800c284:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 800c286:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c28a:	4618      	mov	r0, r3
 800c28c:	3710      	adds	r7, #16
 800c28e:	46bd      	mov	sp, r7
 800c290:	bd80      	pop	{r7, pc}

0800c292 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800c292:	b580      	push	{r7, lr}
 800c294:	b084      	sub	sp, #16
 800c296:	af00      	add	r7, sp, #0
 800c298:	6078      	str	r0, [r7, #4]
 800c29a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800c29c:	2306      	movs	r3, #6
 800c29e:	683a      	ldr	r2, [r7, #0]
 800c2a0:	21b0      	movs	r1, #176	@ 0xb0
 800c2a2:	6878      	ldr	r0, [r7, #4]
 800c2a4:	f003 f8d4 	bl	800f450 <VL53L0X_ReadMulti>
 800c2a8:	4603      	mov	r3, r0
 800c2aa:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800c2ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	3710      	adds	r7, #16
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	bd80      	pop	{r7, pc}

0800c2b8 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b08c      	sub	sp, #48	@ 0x30
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	60f8      	str	r0, [r7, #12]
 800c2c0:	607a      	str	r2, [r7, #4]
 800c2c2:	603b      	str	r3, [r7, #0]
 800c2c4:	460b      	mov	r3, r1
 800c2c6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800c2ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2d0:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 800c2d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2d4:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c2da:	e02b      	b.n	800c334 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800c2dc:	f107 031c 	add.w	r3, r7, #28
 800c2e0:	6a3a      	ldr	r2, [r7, #32]
 800c2e2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c2e4:	6878      	ldr	r0, [r7, #4]
 800c2e6:	f7ff ff11 	bl	800c10c <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 800c2ea:	69fb      	ldr	r3, [r7, #28]
 800c2ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2f0:	d103      	bne.n	800c2fa <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800c2f2:	23ce      	movs	r3, #206	@ 0xce
 800c2f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 800c2f8:	e020      	b.n	800c33c <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 800c2fa:	69fb      	ldr	r3, [r7, #28]
 800c2fc:	461a      	mov	r2, r3
 800c2fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c300:	4413      	add	r3, r2
 800c302:	4618      	mov	r0, r3
 800c304:	f7ff ff60 	bl	800c1c8 <is_aperture>
 800c308:	4603      	mov	r3, r0
 800c30a:	461a      	mov	r2, r3
 800c30c:	7afb      	ldrb	r3, [r7, #11]
 800c30e:	4293      	cmp	r3, r2
 800c310:	d003      	beq.n	800c31a <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800c312:	23ce      	movs	r3, #206	@ 0xce
 800c314:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 800c318:	e010      	b.n	800c33c <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 800c31a:	69fb      	ldr	r3, [r7, #28]
 800c31c:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800c31e:	6a3a      	ldr	r2, [r7, #32]
 800c320:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c322:	6838      	ldr	r0, [r7, #0]
 800c324:	f7ff ff6a 	bl	800c1fc <enable_spad_bit>
		currentSpad++;
 800c328:	6a3b      	ldr	r3, [r7, #32]
 800c32a:	3301      	adds	r3, #1
 800c32c:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800c32e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c330:	3301      	adds	r3, #1
 800c332:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c334:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c336:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c338:	429a      	cmp	r2, r3
 800c33a:	d3cf      	bcc.n	800c2dc <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800c33c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c33e:	6a3a      	ldr	r2, [r7, #32]
 800c340:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800c342:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c346:	2b00      	cmp	r3, #0
 800c348:	d106      	bne.n	800c358 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800c34a:	6839      	ldr	r1, [r7, #0]
 800c34c:	68f8      	ldr	r0, [r7, #12]
 800c34e:	f7ff ff8d 	bl	800c26c <set_ref_spad_map>
 800c352:	4603      	mov	r3, r0
 800c354:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 800c358:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d121      	bne.n	800c3a4 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 800c360:	f107 0314 	add.w	r3, r7, #20
 800c364:	4619      	mov	r1, r3
 800c366:	68f8      	ldr	r0, [r7, #12]
 800c368:	f7ff ff93 	bl	800c292 <get_ref_spad_map>
 800c36c:	4603      	mov	r3, r0
 800c36e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		i = 0;
 800c372:	2300      	movs	r3, #0
 800c374:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 800c376:	e011      	b.n	800c39c <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 800c378:	683a      	ldr	r2, [r7, #0]
 800c37a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c37c:	4413      	add	r3, r2
 800c37e:	781a      	ldrb	r2, [r3, #0]
 800c380:	f107 0114 	add.w	r1, r7, #20
 800c384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c386:	440b      	add	r3, r1
 800c388:	781b      	ldrb	r3, [r3, #0]
 800c38a:	429a      	cmp	r2, r3
 800c38c:	d003      	beq.n	800c396 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800c38e:	23ce      	movs	r3, #206	@ 0xce
 800c390:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 800c394:	e006      	b.n	800c3a4 <enable_ref_spads+0xec>
			}
			i++;
 800c396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c398:	3301      	adds	r3, #1
 800c39a:	627b      	str	r3, [r7, #36]	@ 0x24
		while (i < size) {
 800c39c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c39e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3a0:	429a      	cmp	r2, r3
 800c3a2:	d3e9      	bcc.n	800c378 <enable_ref_spads+0xc0>
		}
	}
	return status;
 800c3a4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	3730      	adds	r7, #48	@ 0x30
 800c3ac:	46bd      	mov	sp, r7
 800c3ae:	bd80      	pop	{r7, pc}

0800c3b0 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 800c3b0:	b580      	push	{r7, lr}
 800c3b2:	b08a      	sub	sp, #40	@ 0x28
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	6078      	str	r0, [r7, #4]
 800c3b8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800c3cc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 800c3d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d107      	bne.n	800c3e8 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 800c3d8:	22c0      	movs	r2, #192	@ 0xc0
 800c3da:	2101      	movs	r1, #1
 800c3dc:	6878      	ldr	r0, [r7, #4]
 800c3de:	f003 f863 	bl	800f4a8 <VL53L0X_WrByte>
 800c3e2:	4603      	mov	r3, r0
 800c3e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 800c3e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d108      	bne.n	800c402 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 800c3f0:	f107 0308 	add.w	r3, r7, #8
 800c3f4:	4619      	mov	r1, r3
 800c3f6:	6878      	ldr	r0, [r7, #4]
 800c3f8:	f7ff fc4c 	bl	800bc94 <VL53L0X_PerformSingleRangingMeasurement>
 800c3fc:	4603      	mov	r3, r0
 800c3fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 800c402:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c406:	2b00      	cmp	r3, #0
 800c408:	d107      	bne.n	800c41a <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c40a:	2201      	movs	r2, #1
 800c40c:	21ff      	movs	r1, #255	@ 0xff
 800c40e:	6878      	ldr	r0, [r7, #4]
 800c410:	f003 f84a 	bl	800f4a8 <VL53L0X_WrByte>
 800c414:	4603      	mov	r3, r0
 800c416:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE)
 800c41a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d107      	bne.n	800c432 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 800c422:	683a      	ldr	r2, [r7, #0]
 800c424:	21b6      	movs	r1, #182	@ 0xb6
 800c426:	6878      	ldr	r0, [r7, #4]
 800c428:	f003 f8ea 	bl	800f600 <VL53L0X_RdWord>
 800c42c:	4603      	mov	r3, r0
 800c42e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 800c432:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c436:	2b00      	cmp	r3, #0
 800c438:	d107      	bne.n	800c44a <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c43a:	2200      	movs	r2, #0
 800c43c:	21ff      	movs	r1, #255	@ 0xff
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f003 f832 	bl	800f4a8 <VL53L0X_WrByte>
 800c444:	4603      	mov	r3, r0
 800c446:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE) {
 800c44a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d112      	bne.n	800c478 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800c452:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c456:	461a      	mov	r2, r3
 800c458:	2101      	movs	r1, #1
 800c45a:	6878      	ldr	r0, [r7, #4]
 800c45c:	f003 f824 	bl	800f4a8 <VL53L0X_WrByte>
 800c460:	4603      	mov	r3, r0
 800c462:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 800c466:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d104      	bne.n	800c478 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800c474:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
	}

	return status;
 800c478:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800c47c:	4618      	mov	r0, r3
 800c47e:	3728      	adds	r7, #40	@ 0x28
 800c480:	46bd      	mov	sp, r7
 800c482:	bd80      	pop	{r7, pc}

0800c484 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 800c484:	b590      	push	{r4, r7, lr}
 800c486:	b09d      	sub	sp, #116	@ 0x74
 800c488:	af06      	add	r7, sp, #24
 800c48a:	60f8      	str	r0, [r7, #12]
 800c48c:	60b9      	str	r1, [r7, #8]
 800c48e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c490:	2300      	movs	r3, #0
 800c492:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 800c496:	23b4      	movs	r3, #180	@ 0xb4
 800c498:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint32_t minimumSpadCount = 3;
 800c49c:	2303      	movs	r3, #3
 800c49e:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t maxSpadCount = 44;
 800c4a0:	232c      	movs	r3, #44	@ 0x2c
 800c4a2:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t currentSpadIndex = 0;
 800c4a4:	2300      	movs	r3, #0
 800c4a6:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t lastSpadIndex = 0;
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 800c4b0:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800c4b4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t index = 0;
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t spadArraySize = 6;
 800c4be:	2306      	movs	r3, #6
 800c4c0:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t signalRateDiff = 0;
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t lastSignalRateDiff = 0;
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	647b      	str	r3, [r7, #68]	@ 0x44
	uint8_t complete = 0;
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	uint8_t VhvSettings = 0;
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 800c4d8:	2300      	movs	r3, #0
 800c4da:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint8_t	 isApertureSpads_int = 0;
 800c4dc:	2300      	movs	r3, #0
 800c4de:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	f8b3 313c 	ldrh.w	r3, [r3, #316]	@ 0x13c
 800c4e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c4ee:	e009      	b.n	800c504 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800c4f0:	68fa      	ldr	r2, [r7, #12]
 800c4f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c4f4:	4413      	add	r3, r2
 800c4f6:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800c4fa:	2200      	movs	r2, #0
 800c4fc:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800c4fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c500:	3301      	adds	r3, #1
 800c502:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c504:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c508:	429a      	cmp	r2, r3
 800c50a:	d3f1      	bcc.n	800c4f0 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c50c:	2201      	movs	r2, #1
 800c50e:	21ff      	movs	r1, #255	@ 0xff
 800c510:	68f8      	ldr	r0, [r7, #12]
 800c512:	f002 ffc9 	bl	800f4a8 <VL53L0X_WrByte>
 800c516:	4603      	mov	r3, r0
 800c518:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800c51c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c520:	2b00      	cmp	r3, #0
 800c522:	d107      	bne.n	800c534 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 800c524:	2200      	movs	r2, #0
 800c526:	214f      	movs	r1, #79	@ 0x4f
 800c528:	68f8      	ldr	r0, [r7, #12]
 800c52a:	f002 ffbd 	bl	800f4a8 <VL53L0X_WrByte>
 800c52e:	4603      	mov	r3, r0
 800c530:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800c534:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d107      	bne.n	800c54c <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 800c53c:	222c      	movs	r2, #44	@ 0x2c
 800c53e:	214e      	movs	r1, #78	@ 0x4e
 800c540:	68f8      	ldr	r0, [r7, #12]
 800c542:	f002 ffb1 	bl	800f4a8 <VL53L0X_WrByte>
 800c546:	4603      	mov	r3, r0
 800c548:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800c54c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c550:	2b00      	cmp	r3, #0
 800c552:	d107      	bne.n	800c564 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c554:	2200      	movs	r2, #0
 800c556:	21ff      	movs	r1, #255	@ 0xff
 800c558:	68f8      	ldr	r0, [r7, #12]
 800c55a:	f002 ffa5 	bl	800f4a8 <VL53L0X_WrByte>
 800c55e:	4603      	mov	r3, r0
 800c560:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800c564:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d109      	bne.n	800c580 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 800c56c:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800c570:	461a      	mov	r2, r3
 800c572:	21b6      	movs	r1, #182	@ 0xb6
 800c574:	68f8      	ldr	r0, [r7, #12]
 800c576:	f002 ff97 	bl	800f4a8 <VL53L0X_WrByte>
 800c57a:	4603      	mov	r3, r0
 800c57c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 800c580:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c584:	2b00      	cmp	r3, #0
 800c586:	d107      	bne.n	800c598 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 800c588:	2200      	movs	r2, #0
 800c58a:	2180      	movs	r1, #128	@ 0x80
 800c58c:	68f8      	ldr	r0, [r7, #12]
 800c58e:	f002 ff8b 	bl	800f4a8 <VL53L0X_WrByte>
 800c592:	4603      	mov	r3, r0
 800c594:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 800c598:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d10a      	bne.n	800c5b6 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 800c5a0:	f107 0210 	add.w	r2, r7, #16
 800c5a4:	f107 0111 	add.w	r1, r7, #17
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	68f8      	ldr	r0, [r7, #12]
 800c5ac:	f000 fbbb 	bl	800cd26 <VL53L0X_perform_ref_calibration>
 800c5b0:	4603      	mov	r3, r0
 800c5b2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 800c5b6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d121      	bne.n	800c602 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800c5be:	2300      	movs	r3, #0
 800c5c0:	653b      	str	r3, [r7, #80]	@ 0x50
		lastSpadIndex = currentSpadIndex;
 800c5c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5c4:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
		Status = enable_ref_spads(Dev,
 800c5ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c5cc:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	f503 7492 	add.w	r4, r3, #292	@ 0x124
		Status = enable_ref_spads(Dev,
 800c5da:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800c5de:	f107 0218 	add.w	r2, r7, #24
 800c5e2:	9204      	str	r2, [sp, #16]
 800c5e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c5e6:	9203      	str	r2, [sp, #12]
 800c5e8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c5ea:	9202      	str	r2, [sp, #8]
 800c5ec:	9301      	str	r3, [sp, #4]
 800c5ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5f0:	9300      	str	r3, [sp, #0]
 800c5f2:	4623      	mov	r3, r4
 800c5f4:	4602      	mov	r2, r0
 800c5f6:	68f8      	ldr	r0, [r7, #12]
 800c5f8:	f7ff fe5e 	bl	800c2b8 <enable_ref_spads>
 800c5fc:	4603      	mov	r3, r0
 800c5fe:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c602:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c606:	2b00      	cmp	r3, #0
 800c608:	d174      	bne.n	800c6f4 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 800c60a:	69bb      	ldr	r3, [r7, #24]
 800c60c:	653b      	str	r3, [r7, #80]	@ 0x50

		Status = perform_ref_signal_measurement(Dev,
 800c60e:	f107 0312 	add.w	r3, r7, #18
 800c612:	4619      	mov	r1, r3
 800c614:	68f8      	ldr	r0, [r7, #12]
 800c616:	f7ff fecb 	bl	800c3b0 <perform_ref_signal_measurement>
 800c61a:	4603      	mov	r3, r0
 800c61c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 800c620:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c624:	2b00      	cmp	r3, #0
 800c626:	d161      	bne.n	800c6ec <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 800c628:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 800c62a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c62c:	429a      	cmp	r2, r3
 800c62e:	d25d      	bcs.n	800c6ec <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 800c630:	2300      	movs	r3, #0
 800c632:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c634:	e009      	b.n	800c64a <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800c636:	68fa      	ldr	r2, [r7, #12]
 800c638:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c63a:	4413      	add	r3, r2
 800c63c:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800c640:	2200      	movs	r2, #0
 800c642:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 800c644:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c646:	3301      	adds	r3, #1
 800c648:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c64a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c64c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c64e:	429a      	cmp	r2, r3
 800c650:	d3f1      	bcc.n	800c636 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 800c652:	e002      	b.n	800c65a <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 800c654:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c656:	3301      	adds	r3, #1
 800c658:	653b      	str	r3, [r7, #80]	@ 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800c65a:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800c65e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c660:	4413      	add	r3, r2
 800c662:	4618      	mov	r0, r3
 800c664:	f7ff fdb0 	bl	800c1c8 <is_aperture>
 800c668:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d103      	bne.n	800c676 <VL53L0X_perform_ref_spad_management+0x1f2>
 800c66e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c672:	429a      	cmp	r2, r3
 800c674:	d3ee      	bcc.n	800c654 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 800c676:	2301      	movs	r3, #1
 800c678:	64fb      	str	r3, [r7, #76]	@ 0x4c

			Status = enable_ref_spads(Dev,
 800c67a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c67c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	f503 7492 	add.w	r4, r3, #292	@ 0x124
			Status = enable_ref_spads(Dev,
 800c68a:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800c68e:	f107 0218 	add.w	r2, r7, #24
 800c692:	9204      	str	r2, [sp, #16]
 800c694:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c696:	9203      	str	r2, [sp, #12]
 800c698:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c69a:	9202      	str	r2, [sp, #8]
 800c69c:	9301      	str	r3, [sp, #4]
 800c69e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6a0:	9300      	str	r3, [sp, #0]
 800c6a2:	4623      	mov	r3, r4
 800c6a4:	4602      	mov	r2, r0
 800c6a6:	68f8      	ldr	r0, [r7, #12]
 800c6a8:	f7ff fe06 	bl	800c2b8 <enable_ref_spads>
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800c6b2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d11b      	bne.n	800c6f2 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800c6ba:	69bb      	ldr	r3, [r7, #24]
 800c6bc:	653b      	str	r3, [r7, #80]	@ 0x50
				Status = perform_ref_signal_measurement(Dev,
 800c6be:	f107 0312 	add.w	r3, r7, #18
 800c6c2:	4619      	mov	r1, r3
 800c6c4:	68f8      	ldr	r0, [r7, #12]
 800c6c6:	f7ff fe73 	bl	800c3b0 <perform_ref_signal_measurement>
 800c6ca:	4603      	mov	r3, r0
 800c6cc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 800c6d0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d10c      	bne.n	800c6f2 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 800c6d8:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 800c6da:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c6dc:	429a      	cmp	r2, r3
 800c6de:	d208      	bcs.n	800c6f2 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 800c6e0:	2301      	movs	r3, #1
 800c6e2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
					refSpadCount_int = minimumSpadCount;
 800c6e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 800c6ea:	e002      	b.n	800c6f2 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c6f0:	e000      	b.n	800c6f4 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 800c6f2:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800c6f4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	f040 80af 	bne.w	800c85c <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 800c6fe:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 800c700:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c702:	429a      	cmp	r2, r3
 800c704:	f240 80aa 	bls.w	800c85c <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 800c708:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c70a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		refSpadCount_int	= minimumSpadCount;
 800c70e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c710:	63fb      	str	r3, [r7, #60]	@ 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 800c718:	f107 031c 	add.w	r3, r7, #28
 800c71c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c71e:	4618      	mov	r0, r3
 800c720:	f005 fc78 	bl	8012014 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 800c724:	8a7b      	ldrh	r3, [r7, #18]
 800c726:	461a      	mov	r2, r3
 800c728:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c72a:	1ad3      	subs	r3, r2, r3
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	bfb8      	it	lt
 800c730:	425b      	neglt	r3, r3
 800c732:	647b      	str	r3, [r7, #68]	@ 0x44
			targetRefRate);
		complete = 0;
 800c734:	2300      	movs	r3, #0
 800c736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

		while (!complete) {
 800c73a:	e086      	b.n	800c84a <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
			get_next_good_spad(
 800c742:	f107 0314 	add.w	r3, r7, #20
 800c746:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c748:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c74a:	f7ff fcdf 	bl	800c10c <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 800c74e:	697b      	ldr	r3, [r7, #20]
 800c750:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c754:	d103      	bne.n	800c75e <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800c756:	23ce      	movs	r3, #206	@ 0xce
 800c758:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				break;
 800c75c:	e07e      	b.n	800c85c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 800c75e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800c762:	697a      	ldr	r2, [r7, #20]
 800c764:	4413      	add	r3, r2
 800c766:	4618      	mov	r0, r3
 800c768:	f7ff fd2e 	bl	800c1c8 <is_aperture>
 800c76c:	4603      	mov	r3, r0
 800c76e:	461a      	mov	r2, r3
 800c770:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c772:	4293      	cmp	r3, r2
 800c774:	d003      	beq.n	800c77e <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 800c776:	2301      	movs	r3, #1
 800c778:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
				break;
 800c77c:	e06e      	b.n	800c85c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 800c77e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c780:	3301      	adds	r3, #1
 800c782:	63fb      	str	r3, [r7, #60]	@ 0x3c

			currentSpadIndex = nextGoodSpad;
 800c784:	697b      	ldr	r3, [r7, #20]
 800c786:	653b      	str	r3, [r7, #80]	@ 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
			Status = enable_spad_bit(
 800c78e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c790:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c792:	4618      	mov	r0, r3
 800c794:	f7ff fd32 	bl	800c1fc <enable_spad_bit>
 800c798:	4603      	mov	r3, r0
 800c79a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800c79e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d10c      	bne.n	800c7c0 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 800c7a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7a8:	3301      	adds	r3, #1
 800c7aa:	653b      	str	r3, [r7, #80]	@ 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	f503 7392 	add.w	r3, r3, #292	@ 0x124
				Status = set_ref_spad_map(Dev,
 800c7b2:	4619      	mov	r1, r3
 800c7b4:	68f8      	ldr	r0, [r7, #12]
 800c7b6:	f7ff fd59 	bl	800c26c <set_ref_spad_map>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 800c7c0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d146      	bne.n	800c856 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 800c7c8:	f107 0312 	add.w	r3, r7, #18
 800c7cc:	4619      	mov	r1, r3
 800c7ce:	68f8      	ldr	r0, [r7, #12]
 800c7d0:	f7ff fdee 	bl	800c3b0 <perform_ref_signal_measurement>
 800c7d4:	4603      	mov	r3, r0
 800c7d6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 800c7da:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d13b      	bne.n	800c85a <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 800c7e2:	8a7b      	ldrh	r3, [r7, #18]
 800c7e4:	461a      	mov	r2, r3
 800c7e6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c7e8:	1ad3      	subs	r3, r2, r3
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	bfb8      	it	lt
 800c7ee:	425b      	neglt	r3, r3
 800c7f0:	627b      	str	r3, [r7, #36]	@ 0x24

			if (peakSignalRateRef > targetRefRate) {
 800c7f2:	8a7b      	ldrh	r3, [r7, #18]
 800c7f4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c7f6:	429a      	cmp	r2, r3
 800c7f8:	d21c      	bcs.n	800c834 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 800c7fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c7fe:	429a      	cmp	r2, r3
 800c800:	d914      	bls.n	800c82c <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 800c802:	f107 031c 	add.w	r3, r7, #28
 800c806:	4619      	mov	r1, r3
 800c808:	68f8      	ldr	r0, [r7, #12]
 800c80a:	f7ff fd2f 	bl	800c26c <set_ref_spad_map>
 800c80e:	4603      	mov	r3, r0
 800c810:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	f503 7392 	add.w	r3, r3, #292	@ 0x124
					memcpy(
 800c81a:	f107 011c 	add.w	r1, r7, #28
 800c81e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c820:	4618      	mov	r0, r3
 800c822:	f005 fbf7 	bl	8012014 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 800c826:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c828:	3b01      	subs	r3, #1
 800c82a:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				complete = 1;
 800c82c:	2301      	movs	r3, #1
 800c82e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c832:	e00a      	b.n	800c84a <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 800c834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c836:	647b      	str	r3, [r7, #68]	@ 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	f503 7192 	add.w	r1, r3, #292	@ 0x124
				memcpy(lastSpadArray,
 800c83e:	f107 031c 	add.w	r3, r7, #28
 800c842:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c844:	4618      	mov	r0, r3
 800c846:	f005 fbe5 	bl	8012014 <memcpy>
		while (!complete) {
 800c84a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c84e:	2b00      	cmp	r3, #0
 800c850:	f43f af74 	beq.w	800c73c <VL53L0X_perform_ref_spad_management+0x2b8>
 800c854:	e002      	b.n	800c85c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800c856:	bf00      	nop
 800c858:	e000      	b.n	800c85c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800c85a:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c85c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c860:	2b00      	cmp	r3, #0
 800c862:	d115      	bne.n	800c890 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 800c864:	68bb      	ldr	r3, [r7, #8]
 800c866:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c868:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800c870:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	2201      	movs	r2, #1
 800c876:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c87a:	68bb      	ldr	r3, [r7, #8]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	b2da      	uxtb	r2, r3
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	781a      	ldrb	r2, [r3, #0]
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 800c890:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 800c894:	4618      	mov	r0, r3
 800c896:	375c      	adds	r7, #92	@ 0x5c
 800c898:	46bd      	mov	sp, r7
 800c89a:	bd90      	pop	{r4, r7, pc}

0800c89c <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 800c89c:	b590      	push	{r4, r7, lr}
 800c89e:	b093      	sub	sp, #76	@ 0x4c
 800c8a0:	af06      	add	r7, sp, #24
 800c8a2:	60f8      	str	r0, [r7, #12]
 800c8a4:	60b9      	str	r1, [r7, #8]
 800c8a6:	4613      	mov	r3, r2
 800c8a8:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t currentSpadIndex = 0;
 800c8b0:	2300      	movs	r3, #0
 800c8b2:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t startSelect = 0xB4;
 800c8b4:	23b4      	movs	r3, #180	@ 0xb4
 800c8b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t spadArraySize = 6;
 800c8ba:	2306      	movs	r3, #6
 800c8bc:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 800c8be:	232c      	movs	r3, #44	@ 0x2c
 800c8c0:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c8c2:	2201      	movs	r2, #1
 800c8c4:	21ff      	movs	r1, #255	@ 0xff
 800c8c6:	68f8      	ldr	r0, [r7, #12]
 800c8c8:	f002 fdee 	bl	800f4a8 <VL53L0X_WrByte>
 800c8cc:	4603      	mov	r3, r0
 800c8ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800c8d2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d107      	bne.n	800c8ea <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 800c8da:	2200      	movs	r2, #0
 800c8dc:	214f      	movs	r1, #79	@ 0x4f
 800c8de:	68f8      	ldr	r0, [r7, #12]
 800c8e0:	f002 fde2 	bl	800f4a8 <VL53L0X_WrByte>
 800c8e4:	4603      	mov	r3, r0
 800c8e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800c8ea:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d107      	bne.n	800c902 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 800c8f2:	222c      	movs	r2, #44	@ 0x2c
 800c8f4:	214e      	movs	r1, #78	@ 0x4e
 800c8f6:	68f8      	ldr	r0, [r7, #12]
 800c8f8:	f002 fdd6 	bl	800f4a8 <VL53L0X_WrByte>
 800c8fc:	4603      	mov	r3, r0
 800c8fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800c902:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c906:	2b00      	cmp	r3, #0
 800c908:	d107      	bne.n	800c91a <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c90a:	2200      	movs	r2, #0
 800c90c:	21ff      	movs	r1, #255	@ 0xff
 800c90e:	68f8      	ldr	r0, [r7, #12]
 800c910:	f002 fdca 	bl	800f4a8 <VL53L0X_WrByte>
 800c914:	4603      	mov	r3, r0
 800c916:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800c91a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d109      	bne.n	800c936 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 800c922:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c926:	461a      	mov	r2, r3
 800c928:	21b6      	movs	r1, #182	@ 0xb6
 800c92a:	68f8      	ldr	r0, [r7, #12]
 800c92c:	f002 fdbc 	bl	800f4a8 <VL53L0X_WrByte>
 800c930:	4603      	mov	r3, r0
 800c932:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800c936:	2300      	movs	r3, #0
 800c938:	627b      	str	r3, [r7, #36]	@ 0x24
 800c93a:	e009      	b.n	800c950 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800c93c:	68fa      	ldr	r2, [r7, #12]
 800c93e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c940:	4413      	add	r3, r2
 800c942:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800c946:	2200      	movs	r2, #0
 800c948:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800c94a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c94c:	3301      	adds	r3, #1
 800c94e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c950:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c952:	69fb      	ldr	r3, [r7, #28]
 800c954:	429a      	cmp	r2, r3
 800c956:	d3f1      	bcc.n	800c93c <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800c958:	79fb      	ldrb	r3, [r7, #7]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d011      	beq.n	800c982 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800c95e:	e002      	b.n	800c966 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 800c960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c962:	3301      	adds	r3, #1
 800c964:	62bb      	str	r3, [r7, #40]	@ 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800c966:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800c96a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c96c:	4413      	add	r3, r2
 800c96e:	4618      	mov	r0, r3
 800c970:	f7ff fc2a 	bl	800c1c8 <is_aperture>
 800c974:	4603      	mov	r3, r0
 800c976:	2b00      	cmp	r3, #0
 800c978:	d103      	bne.n	800c982 <VL53L0X_set_reference_spads+0xe6>
 800c97a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c97c:	69bb      	ldr	r3, [r7, #24]
 800c97e:	429a      	cmp	r2, r3
 800c980:	d3ee      	bcc.n	800c960 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	f503 7492 	add.w	r4, r3, #292	@ 0x124
	Status = enable_ref_spads(Dev,
 800c98e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c992:	79f9      	ldrb	r1, [r7, #7]
 800c994:	f107 0214 	add.w	r2, r7, #20
 800c998:	9204      	str	r2, [sp, #16]
 800c99a:	68ba      	ldr	r2, [r7, #8]
 800c99c:	9203      	str	r2, [sp, #12]
 800c99e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c9a0:	9202      	str	r2, [sp, #8]
 800c9a2:	9301      	str	r3, [sp, #4]
 800c9a4:	69fb      	ldr	r3, [r7, #28]
 800c9a6:	9300      	str	r3, [sp, #0]
 800c9a8:	4623      	mov	r3, r4
 800c9aa:	4602      	mov	r2, r0
 800c9ac:	68f8      	ldr	r0, [r7, #12]
 800c9ae:	f7ff fc83 	bl	800c2b8 <enable_ref_spads>
 800c9b2:	4603      	mov	r3, r0
 800c9b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 800c9b8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d10c      	bne.n	800c9da <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	2201      	movs	r2, #1
 800c9c4:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c9c8:	68bb      	ldr	r3, [r7, #8]
 800c9ca:	b2da      	uxtb	r2, r3
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	79fa      	ldrb	r2, [r7, #7]
 800c9d6:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 800c9da:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800c9de:	4618      	mov	r0, r3
 800c9e0:	3734      	adds	r7, #52	@ 0x34
 800c9e2:	46bd      	mov	sp, r7
 800c9e4:	bd90      	pop	{r4, r7, pc}

0800c9e6 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 800c9e6:	b580      	push	{r7, lr}
 800c9e8:	b084      	sub	sp, #16
 800c9ea:	af00      	add	r7, sp, #0
 800c9ec:	6078      	str	r0, [r7, #4]
 800c9ee:	460b      	mov	r3, r1
 800c9f0:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800c9f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d10a      	bne.n	800ca14 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 800c9fe:	78fb      	ldrb	r3, [r7, #3]
 800ca00:	f043 0301 	orr.w	r3, r3, #1
 800ca04:	b2db      	uxtb	r3, r3
 800ca06:	461a      	mov	r2, r3
 800ca08:	2100      	movs	r1, #0
 800ca0a:	6878      	ldr	r0, [r7, #4]
 800ca0c:	f002 fd4c 	bl	800f4a8 <VL53L0X_WrByte>
 800ca10:	4603      	mov	r3, r0
 800ca12:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 800ca14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d104      	bne.n	800ca26 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800ca1c:	6878      	ldr	r0, [r7, #4]
 800ca1e:	f000 f9bf 	bl	800cda0 <VL53L0X_measurement_poll_for_completion>
 800ca22:	4603      	mov	r3, r0
 800ca24:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800ca26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d105      	bne.n	800ca3a <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800ca2e:	2100      	movs	r1, #0
 800ca30:	6878      	ldr	r0, [r7, #4]
 800ca32:	f7ff fab5 	bl	800bfa0 <VL53L0X_ClearInterruptMask>
 800ca36:	4603      	mov	r3, r0
 800ca38:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800ca3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d106      	bne.n	800ca50 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 800ca42:	2200      	movs	r2, #0
 800ca44:	2100      	movs	r1, #0
 800ca46:	6878      	ldr	r0, [r7, #4]
 800ca48:	f002 fd2e 	bl	800f4a8 <VL53L0X_WrByte>
 800ca4c:	4603      	mov	r3, r0
 800ca4e:	73fb      	strb	r3, [r7, #15]

	return Status;
 800ca50:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ca54:	4618      	mov	r0, r3
 800ca56:	3710      	adds	r7, #16
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	bd80      	pop	{r7, pc}

0800ca5c <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800ca5c:	b580      	push	{r7, lr}
 800ca5e:	b084      	sub	sp, #16
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	6078      	str	r0, [r7, #4]
 800ca64:	4608      	mov	r0, r1
 800ca66:	4611      	mov	r1, r2
 800ca68:	461a      	mov	r2, r3
 800ca6a:	4603      	mov	r3, r0
 800ca6c:	70fb      	strb	r3, [r7, #3]
 800ca6e:	460b      	mov	r3, r1
 800ca70:	70bb      	strb	r3, [r7, #2]
 800ca72:	4613      	mov	r3, r2
 800ca74:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ca76:	2300      	movs	r3, #0
 800ca78:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800ca7a:	2300      	movs	r3, #0
 800ca7c:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800ca7e:	2201      	movs	r2, #1
 800ca80:	21ff      	movs	r1, #255	@ 0xff
 800ca82:	6878      	ldr	r0, [r7, #4]
 800ca84:	f002 fd10 	bl	800f4a8 <VL53L0X_WrByte>
 800ca88:	4603      	mov	r3, r0
 800ca8a:	461a      	mov	r2, r3
 800ca8c:	7bfb      	ldrb	r3, [r7, #15]
 800ca8e:	4313      	orrs	r3, r2
 800ca90:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800ca92:	2200      	movs	r2, #0
 800ca94:	2100      	movs	r1, #0
 800ca96:	6878      	ldr	r0, [r7, #4]
 800ca98:	f002 fd06 	bl	800f4a8 <VL53L0X_WrByte>
 800ca9c:	4603      	mov	r3, r0
 800ca9e:	461a      	mov	r2, r3
 800caa0:	7bfb      	ldrb	r3, [r7, #15]
 800caa2:	4313      	orrs	r3, r2
 800caa4:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800caa6:	2200      	movs	r2, #0
 800caa8:	21ff      	movs	r1, #255	@ 0xff
 800caaa:	6878      	ldr	r0, [r7, #4]
 800caac:	f002 fcfc 	bl	800f4a8 <VL53L0X_WrByte>
 800cab0:	4603      	mov	r3, r0
 800cab2:	461a      	mov	r2, r3
 800cab4:	7bfb      	ldrb	r3, [r7, #15]
 800cab6:	4313      	orrs	r3, r2
 800cab8:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800caba:	78fb      	ldrb	r3, [r7, #3]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d01e      	beq.n	800cafe <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 800cac0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d009      	beq.n	800cadc <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800cac8:	69ba      	ldr	r2, [r7, #24]
 800caca:	21cb      	movs	r1, #203	@ 0xcb
 800cacc:	6878      	ldr	r0, [r7, #4]
 800cace:	f002 fd6d 	bl	800f5ac <VL53L0X_RdByte>
 800cad2:	4603      	mov	r3, r0
 800cad4:	461a      	mov	r2, r3
 800cad6:	7bfb      	ldrb	r3, [r7, #15]
 800cad8:	4313      	orrs	r3, r2
 800cada:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800cadc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d02a      	beq.n	800cb3a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 800cae4:	f107 030e 	add.w	r3, r7, #14
 800cae8:	461a      	mov	r2, r3
 800caea:	21ee      	movs	r1, #238	@ 0xee
 800caec:	6878      	ldr	r0, [r7, #4]
 800caee:	f002 fd5d 	bl	800f5ac <VL53L0X_RdByte>
 800caf2:	4603      	mov	r3, r0
 800caf4:	461a      	mov	r2, r3
 800caf6:	7bfb      	ldrb	r3, [r7, #15]
 800caf8:	4313      	orrs	r3, r2
 800cafa:	73fb      	strb	r3, [r7, #15]
 800cafc:	e01d      	b.n	800cb3a <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 800cafe:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d00a      	beq.n	800cb1c <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800cb06:	78bb      	ldrb	r3, [r7, #2]
 800cb08:	461a      	mov	r2, r3
 800cb0a:	21cb      	movs	r1, #203	@ 0xcb
 800cb0c:	6878      	ldr	r0, [r7, #4]
 800cb0e:	f002 fccb 	bl	800f4a8 <VL53L0X_WrByte>
 800cb12:	4603      	mov	r3, r0
 800cb14:	461a      	mov	r2, r3
 800cb16:	7bfb      	ldrb	r3, [r7, #15]
 800cb18:	4313      	orrs	r3, r2
 800cb1a:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800cb1c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d00a      	beq.n	800cb3a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 800cb24:	787b      	ldrb	r3, [r7, #1]
 800cb26:	2280      	movs	r2, #128	@ 0x80
 800cb28:	21ee      	movs	r1, #238	@ 0xee
 800cb2a:	6878      	ldr	r0, [r7, #4]
 800cb2c:	f002 fd0a 	bl	800f544 <VL53L0X_UpdateByte>
 800cb30:	4603      	mov	r3, r0
 800cb32:	461a      	mov	r2, r3
 800cb34:	7bfb      	ldrb	r3, [r7, #15]
 800cb36:	4313      	orrs	r3, r2
 800cb38:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800cb3a:	2201      	movs	r2, #1
 800cb3c:	21ff      	movs	r1, #255	@ 0xff
 800cb3e:	6878      	ldr	r0, [r7, #4]
 800cb40:	f002 fcb2 	bl	800f4a8 <VL53L0X_WrByte>
 800cb44:	4603      	mov	r3, r0
 800cb46:	461a      	mov	r2, r3
 800cb48:	7bfb      	ldrb	r3, [r7, #15]
 800cb4a:	4313      	orrs	r3, r2
 800cb4c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800cb4e:	2201      	movs	r2, #1
 800cb50:	2100      	movs	r1, #0
 800cb52:	6878      	ldr	r0, [r7, #4]
 800cb54:	f002 fca8 	bl	800f4a8 <VL53L0X_WrByte>
 800cb58:	4603      	mov	r3, r0
 800cb5a:	461a      	mov	r2, r3
 800cb5c:	7bfb      	ldrb	r3, [r7, #15]
 800cb5e:	4313      	orrs	r3, r2
 800cb60:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800cb62:	2200      	movs	r2, #0
 800cb64:	21ff      	movs	r1, #255	@ 0xff
 800cb66:	6878      	ldr	r0, [r7, #4]
 800cb68:	f002 fc9e 	bl	800f4a8 <VL53L0X_WrByte>
 800cb6c:	4603      	mov	r3, r0
 800cb6e:	461a      	mov	r2, r3
 800cb70:	7bfb      	ldrb	r3, [r7, #15]
 800cb72:	4313      	orrs	r3, r2
 800cb74:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800cb76:	7bbb      	ldrb	r3, [r7, #14]
 800cb78:	f023 0310 	bic.w	r3, r3, #16
 800cb7c:	b2da      	uxtb	r2, r3
 800cb7e:	69fb      	ldr	r3, [r7, #28]
 800cb80:	701a      	strb	r2, [r3, #0]

	return Status;
 800cb82:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cb86:	4618      	mov	r0, r3
 800cb88:	3710      	adds	r7, #16
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	bd80      	pop	{r7, pc}

0800cb8e <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800cb8e:	b580      	push	{r7, lr}
 800cb90:	b08a      	sub	sp, #40	@ 0x28
 800cb92:	af04      	add	r7, sp, #16
 800cb94:	60f8      	str	r0, [r7, #12]
 800cb96:	60b9      	str	r1, [r7, #8]
 800cb98:	4611      	mov	r1, r2
 800cb9a:	461a      	mov	r2, r3
 800cb9c:	460b      	mov	r3, r1
 800cb9e:	71fb      	strb	r3, [r7, #7]
 800cba0:	4613      	mov	r3, r2
 800cba2:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cba4:	2300      	movs	r3, #0
 800cba6:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800cba8:	2300      	movs	r3, #0
 800cbaa:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800cbac:	2300      	movs	r3, #0
 800cbae:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800cbb8:	79bb      	ldrb	r3, [r7, #6]
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d003      	beq.n	800cbc6 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800cbc4:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800cbc6:	2201      	movs	r2, #1
 800cbc8:	2101      	movs	r1, #1
 800cbca:	68f8      	ldr	r0, [r7, #12]
 800cbcc:	f002 fc6c 	bl	800f4a8 <VL53L0X_WrByte>
 800cbd0:	4603      	mov	r3, r0
 800cbd2:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800cbd4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d105      	bne.n	800cbe8 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 800cbdc:	2140      	movs	r1, #64	@ 0x40
 800cbde:	68f8      	ldr	r0, [r7, #12]
 800cbe0:	f7ff ff01 	bl	800c9e6 <VL53L0X_perform_single_ref_calibration>
 800cbe4:	4603      	mov	r3, r0
 800cbe6:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800cbe8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d115      	bne.n	800cc1c <VL53L0X_perform_vhv_calibration+0x8e>
 800cbf0:	79fb      	ldrb	r3, [r7, #7]
 800cbf2:	2b01      	cmp	r3, #1
 800cbf4:	d112      	bne.n	800cc1c <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800cbf6:	7d39      	ldrb	r1, [r7, #20]
 800cbf8:	7d7a      	ldrb	r2, [r7, #21]
 800cbfa:	2300      	movs	r3, #0
 800cbfc:	9303      	str	r3, [sp, #12]
 800cbfe:	2301      	movs	r3, #1
 800cc00:	9302      	str	r3, [sp, #8]
 800cc02:	f107 0313 	add.w	r3, r7, #19
 800cc06:	9301      	str	r3, [sp, #4]
 800cc08:	68bb      	ldr	r3, [r7, #8]
 800cc0a:	9300      	str	r3, [sp, #0]
 800cc0c:	460b      	mov	r3, r1
 800cc0e:	2101      	movs	r1, #1
 800cc10:	68f8      	ldr	r0, [r7, #12]
 800cc12:	f7ff ff23 	bl	800ca5c <VL53L0X_ref_calibration_io>
 800cc16:	4603      	mov	r3, r0
 800cc18:	75fb      	strb	r3, [r7, #23]
 800cc1a:	e002      	b.n	800cc22 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 800cc1c:	68bb      	ldr	r3, [r7, #8]
 800cc1e:	2200      	movs	r2, #0
 800cc20:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800cc22:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d112      	bne.n	800cc50 <VL53L0X_perform_vhv_calibration+0xc2>
 800cc2a:	79bb      	ldrb	r3, [r7, #6]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d00f      	beq.n	800cc50 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800cc30:	7dbb      	ldrb	r3, [r7, #22]
 800cc32:	461a      	mov	r2, r3
 800cc34:	2101      	movs	r1, #1
 800cc36:	68f8      	ldr	r0, [r7, #12]
 800cc38:	f002 fc36 	bl	800f4a8 <VL53L0X_WrByte>
 800cc3c:	4603      	mov	r3, r0
 800cc3e:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800cc40:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d103      	bne.n	800cc50 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	7dba      	ldrb	r2, [r7, #22]
 800cc4c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 800cc50:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cc54:	4618      	mov	r0, r3
 800cc56:	3718      	adds	r7, #24
 800cc58:	46bd      	mov	sp, r7
 800cc5a:	bd80      	pop	{r7, pc}

0800cc5c <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800cc5c:	b580      	push	{r7, lr}
 800cc5e:	b08a      	sub	sp, #40	@ 0x28
 800cc60:	af04      	add	r7, sp, #16
 800cc62:	60f8      	str	r0, [r7, #12]
 800cc64:	60b9      	str	r1, [r7, #8]
 800cc66:	4611      	mov	r1, r2
 800cc68:	461a      	mov	r2, r3
 800cc6a:	460b      	mov	r3, r1
 800cc6c:	71fb      	strb	r3, [r7, #7]
 800cc6e:	4613      	mov	r3, r2
 800cc70:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cc72:	2300      	movs	r3, #0
 800cc74:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800cc76:	2300      	movs	r3, #0
 800cc78:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800cc7e:	2300      	movs	r3, #0
 800cc80:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800cc82:	79bb      	ldrb	r3, [r7, #6]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d003      	beq.n	800cc90 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800cc8e:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 800cc90:	2202      	movs	r2, #2
 800cc92:	2101      	movs	r1, #1
 800cc94:	68f8      	ldr	r0, [r7, #12]
 800cc96:	f002 fc07 	bl	800f4a8 <VL53L0X_WrByte>
 800cc9a:	4603      	mov	r3, r0
 800cc9c:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800cc9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d105      	bne.n	800ccb2 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800cca6:	2100      	movs	r1, #0
 800cca8:	68f8      	ldr	r0, [r7, #12]
 800ccaa:	f7ff fe9c 	bl	800c9e6 <VL53L0X_perform_single_ref_calibration>
 800ccae:	4603      	mov	r3, r0
 800ccb0:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800ccb2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d115      	bne.n	800cce6 <VL53L0X_perform_phase_calibration+0x8a>
 800ccba:	79fb      	ldrb	r3, [r7, #7]
 800ccbc:	2b01      	cmp	r3, #1
 800ccbe:	d112      	bne.n	800cce6 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800ccc0:	7d39      	ldrb	r1, [r7, #20]
 800ccc2:	7d7a      	ldrb	r2, [r7, #21]
 800ccc4:	2301      	movs	r3, #1
 800ccc6:	9303      	str	r3, [sp, #12]
 800ccc8:	2300      	movs	r3, #0
 800ccca:	9302      	str	r3, [sp, #8]
 800cccc:	68bb      	ldr	r3, [r7, #8]
 800ccce:	9301      	str	r3, [sp, #4]
 800ccd0:	f107 0313 	add.w	r3, r7, #19
 800ccd4:	9300      	str	r3, [sp, #0]
 800ccd6:	460b      	mov	r3, r1
 800ccd8:	2101      	movs	r1, #1
 800ccda:	68f8      	ldr	r0, [r7, #12]
 800ccdc:	f7ff febe 	bl	800ca5c <VL53L0X_ref_calibration_io>
 800cce0:	4603      	mov	r3, r0
 800cce2:	75fb      	strb	r3, [r7, #23]
 800cce4:	e002      	b.n	800ccec <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 800cce6:	68bb      	ldr	r3, [r7, #8]
 800cce8:	2200      	movs	r2, #0
 800ccea:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800ccec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d112      	bne.n	800cd1a <VL53L0X_perform_phase_calibration+0xbe>
 800ccf4:	79bb      	ldrb	r3, [r7, #6]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d00f      	beq.n	800cd1a <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800ccfa:	7dbb      	ldrb	r3, [r7, #22]
 800ccfc:	461a      	mov	r2, r3
 800ccfe:	2101      	movs	r1, #1
 800cd00:	68f8      	ldr	r0, [r7, #12]
 800cd02:	f002 fbd1 	bl	800f4a8 <VL53L0X_WrByte>
 800cd06:	4603      	mov	r3, r0
 800cd08:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800cd0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d103      	bne.n	800cd1a <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	7dba      	ldrb	r2, [r7, #22]
 800cd16:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 800cd1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cd1e:	4618      	mov	r0, r3
 800cd20:	3718      	adds	r7, #24
 800cd22:	46bd      	mov	sp, r7
 800cd24:	bd80      	pop	{r7, pc}

0800cd26 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800cd26:	b580      	push	{r7, lr}
 800cd28:	b086      	sub	sp, #24
 800cd2a:	af00      	add	r7, sp, #0
 800cd2c:	60f8      	str	r0, [r7, #12]
 800cd2e:	60b9      	str	r1, [r7, #8]
 800cd30:	607a      	str	r2, [r7, #4]
 800cd32:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cd34:	2300      	movs	r3, #0
 800cd36:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800cd38:	2300      	movs	r3, #0
 800cd3a:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800cd42:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 800cd44:	78fa      	ldrb	r2, [r7, #3]
 800cd46:	2300      	movs	r3, #0
 800cd48:	68b9      	ldr	r1, [r7, #8]
 800cd4a:	68f8      	ldr	r0, [r7, #12]
 800cd4c:	f7ff ff1f 	bl	800cb8e <VL53L0X_perform_vhv_calibration>
 800cd50:	4603      	mov	r3, r0
 800cd52:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800cd54:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d107      	bne.n	800cd6c <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800cd5c:	78fa      	ldrb	r2, [r7, #3]
 800cd5e:	2300      	movs	r3, #0
 800cd60:	6879      	ldr	r1, [r7, #4]
 800cd62:	68f8      	ldr	r0, [r7, #12]
 800cd64:	f7ff ff7a 	bl	800cc5c <VL53L0X_perform_phase_calibration>
 800cd68:	4603      	mov	r3, r0
 800cd6a:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800cd6c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d10f      	bne.n	800cd94 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800cd74:	7dbb      	ldrb	r3, [r7, #22]
 800cd76:	461a      	mov	r2, r3
 800cd78:	2101      	movs	r1, #1
 800cd7a:	68f8      	ldr	r0, [r7, #12]
 800cd7c:	f002 fb94 	bl	800f4a8 <VL53L0X_WrByte>
 800cd80:	4603      	mov	r3, r0
 800cd82:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800cd84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d103      	bne.n	800cd94 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	7dba      	ldrb	r2, [r7, #22]
 800cd90:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 800cd94:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cd98:	4618      	mov	r0, r3
 800cd9a:	3718      	adds	r7, #24
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	bd80      	pop	{r7, pc}

0800cda0 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b086      	sub	sp, #24
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cda8:	2300      	movs	r3, #0
 800cdaa:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800cdac:	2300      	movs	r3, #0
 800cdae:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 800cdb0:	2300      	movs	r3, #0
 800cdb2:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800cdb4:	f107 030f 	add.w	r3, r7, #15
 800cdb8:	4619      	mov	r1, r3
 800cdba:	6878      	ldr	r0, [r7, #4]
 800cdbc:	f7fe fe0e 	bl	800b9dc <VL53L0X_GetMeasurementDataReady>
 800cdc0:	4603      	mov	r3, r0
 800cdc2:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 800cdc4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d110      	bne.n	800cdee <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 800cdcc:	7bfb      	ldrb	r3, [r7, #15]
 800cdce:	2b01      	cmp	r3, #1
 800cdd0:	d00f      	beq.n	800cdf2 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 800cdd2:	693b      	ldr	r3, [r7, #16]
 800cdd4:	3301      	adds	r3, #1
 800cdd6:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800cdd8:	693b      	ldr	r3, [r7, #16]
 800cdda:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800cdde:	d302      	bcc.n	800cde6 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 800cde0:	23f9      	movs	r3, #249	@ 0xf9
 800cde2:	75fb      	strb	r3, [r7, #23]
			break;
 800cde4:	e006      	b.n	800cdf4 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 800cde6:	6878      	ldr	r0, [r7, #4]
 800cde8:	f002 fc7c 	bl	800f6e4 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800cdec:	e7e2      	b.n	800cdb4 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800cdee:	bf00      	nop
 800cdf0:	e000      	b.n	800cdf4 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 800cdf2:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 800cdf4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cdf8:	4618      	mov	r0, r3
 800cdfa:	3718      	adds	r7, #24
 800cdfc:	46bd      	mov	sp, r7
 800cdfe:	bd80      	pop	{r7, pc}

0800ce00 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800ce00:	b480      	push	{r7}
 800ce02:	b085      	sub	sp, #20
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	4603      	mov	r3, r0
 800ce08:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800ce0a:	2300      	movs	r3, #0
 800ce0c:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800ce0e:	79fb      	ldrb	r3, [r7, #7]
 800ce10:	3301      	adds	r3, #1
 800ce12:	b2db      	uxtb	r3, r3
 800ce14:	005b      	lsls	r3, r3, #1
 800ce16:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800ce18:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	3714      	adds	r7, #20
 800ce1e:	46bd      	mov	sp, r7
 800ce20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce24:	4770      	bx	lr

0800ce26 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 800ce26:	b480      	push	{r7}
 800ce28:	b085      	sub	sp, #20
 800ce2a:	af00      	add	r7, sp, #0
 800ce2c:	4603      	mov	r3, r0
 800ce2e:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 800ce30:	2300      	movs	r3, #0
 800ce32:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 800ce34:	79fb      	ldrb	r3, [r7, #7]
 800ce36:	085b      	lsrs	r3, r3, #1
 800ce38:	b2db      	uxtb	r3, r3
 800ce3a:	3b01      	subs	r3, #1
 800ce3c:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 800ce3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce40:	4618      	mov	r0, r3
 800ce42:	3714      	adds	r7, #20
 800ce44:	46bd      	mov	sp, r7
 800ce46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce4a:	4770      	bx	lr

0800ce4c <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800ce4c:	b480      	push	{r7}
 800ce4e:	b085      	sub	sp, #20
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 800ce54:	2300      	movs	r3, #0
 800ce56:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800ce58:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ce5c:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800ce5e:	e002      	b.n	800ce66 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800ce60:	68bb      	ldr	r3, [r7, #8]
 800ce62:	089b      	lsrs	r3, r3, #2
 800ce64:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800ce66:	68ba      	ldr	r2, [r7, #8]
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	429a      	cmp	r2, r3
 800ce6c:	d8f8      	bhi.n	800ce60 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800ce6e:	e017      	b.n	800cea0 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800ce70:	68fa      	ldr	r2, [r7, #12]
 800ce72:	68bb      	ldr	r3, [r7, #8]
 800ce74:	4413      	add	r3, r2
 800ce76:	687a      	ldr	r2, [r7, #4]
 800ce78:	429a      	cmp	r2, r3
 800ce7a:	d30b      	bcc.n	800ce94 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800ce7c:	68fa      	ldr	r2, [r7, #12]
 800ce7e:	68bb      	ldr	r3, [r7, #8]
 800ce80:	4413      	add	r3, r2
 800ce82:	687a      	ldr	r2, [r7, #4]
 800ce84:	1ad3      	subs	r3, r2, r3
 800ce86:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	085b      	lsrs	r3, r3, #1
 800ce8c:	68ba      	ldr	r2, [r7, #8]
 800ce8e:	4413      	add	r3, r2
 800ce90:	60fb      	str	r3, [r7, #12]
 800ce92:	e002      	b.n	800ce9a <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	085b      	lsrs	r3, r3, #1
 800ce98:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800ce9a:	68bb      	ldr	r3, [r7, #8]
 800ce9c:	089b      	lsrs	r3, r3, #2
 800ce9e:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800cea0:	68bb      	ldr	r3, [r7, #8]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d1e4      	bne.n	800ce70 <VL53L0X_isqrt+0x24>
	}

	return res;
 800cea6:	68fb      	ldr	r3, [r7, #12]
}
 800cea8:	4618      	mov	r0, r3
 800ceaa:	3714      	adds	r7, #20
 800ceac:	46bd      	mov	sp, r7
 800ceae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb2:	4770      	bx	lr

0800ceb4 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b086      	sub	sp, #24
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cebc:	2300      	movs	r3, #0
 800cebe:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800cec0:	2200      	movs	r2, #0
 800cec2:	2183      	movs	r1, #131	@ 0x83
 800cec4:	6878      	ldr	r0, [r7, #4]
 800cec6:	f002 faef 	bl	800f4a8 <VL53L0X_WrByte>
 800ceca:	4603      	mov	r3, r0
 800cecc:	461a      	mov	r2, r3
 800cece:	7dfb      	ldrb	r3, [r7, #23]
 800ced0:	4313      	orrs	r3, r2
 800ced2:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 800ced4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d11e      	bne.n	800cf1a <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 800cedc:	2300      	movs	r3, #0
 800cede:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800cee0:	f107 030f 	add.w	r3, r7, #15
 800cee4:	461a      	mov	r2, r3
 800cee6:	2183      	movs	r1, #131	@ 0x83
 800cee8:	6878      	ldr	r0, [r7, #4]
 800ceea:	f002 fb5f 	bl	800f5ac <VL53L0X_RdByte>
 800ceee:	4603      	mov	r3, r0
 800cef0:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800cef2:	7bfb      	ldrb	r3, [r7, #15]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d10a      	bne.n	800cf0e <VL53L0X_device_read_strobe+0x5a>
 800cef8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d106      	bne.n	800cf0e <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 800cf00:	693b      	ldr	r3, [r7, #16]
 800cf02:	3301      	adds	r3, #1
 800cf04:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800cf06:	693b      	ldr	r3, [r7, #16]
 800cf08:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800cf0c:	d3e8      	bcc.n	800cee0 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800cf0e:	693b      	ldr	r3, [r7, #16]
 800cf10:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800cf14:	d301      	bcc.n	800cf1a <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 800cf16:	23f9      	movs	r3, #249	@ 0xf9
 800cf18:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800cf1a:	2201      	movs	r2, #1
 800cf1c:	2183      	movs	r1, #131	@ 0x83
 800cf1e:	6878      	ldr	r0, [r7, #4]
 800cf20:	f002 fac2 	bl	800f4a8 <VL53L0X_WrByte>
 800cf24:	4603      	mov	r3, r0
 800cf26:	461a      	mov	r2, r3
 800cf28:	7dfb      	ldrb	r3, [r7, #23]
 800cf2a:	4313      	orrs	r3, r2
 800cf2c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800cf2e:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800cf32:	4618      	mov	r0, r3
 800cf34:	3718      	adds	r7, #24
 800cf36:	46bd      	mov	sp, r7
 800cf38:	bd80      	pop	{r7, pc}

0800cf3a <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800cf3a:	b580      	push	{r7, lr}
 800cf3c:	b098      	sub	sp, #96	@ 0x60
 800cf3e:	af00      	add	r7, sp, #0
 800cf40:	6078      	str	r0, [r7, #4]
 800cf42:	460b      	mov	r3, r1
 800cf44:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cf46:	2300      	movs	r3, #0
 800cf48:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	uint8_t ReferenceSpadType = 0;
 800cf52:	2300      	movs	r3, #0
 800cf54:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
	uint32_t PartUIDUpper = 0;
 800cf58:	2300      	movs	r3, #0
 800cf5a:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PartUIDLower = 0;
 800cf5c:	2300      	movs	r3, #0
 800cf5e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800cf60:	2300      	movs	r3, #0
 800cf62:	64bb      	str	r3, [r7, #72]	@ 0x48
	int16_t OffsetMicroMeters = 0;
 800cf64:	2300      	movs	r3, #0
 800cf66:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800cf6a:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800cf6e:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800cf70:	2300      	movs	r3, #0
 800cf72:	657b      	str	r3, [r7, #84]	@ 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800cf74:	2300      	movs	r3, #0
 800cf76:	653b      	str	r3, [r7, #80]	@ 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 800cf78:	2300      	movs	r3, #0
 800cf7a:	643b      	str	r3, [r7, #64]	@ 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800cf82:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 800cf86:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cf8a:	2b07      	cmp	r3, #7
 800cf8c:	f000 8408 	beq.w	800d7a0 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800cf90:	2201      	movs	r2, #1
 800cf92:	2180      	movs	r1, #128	@ 0x80
 800cf94:	6878      	ldr	r0, [r7, #4]
 800cf96:	f002 fa87 	bl	800f4a8 <VL53L0X_WrByte>
 800cf9a:	4603      	mov	r3, r0
 800cf9c:	461a      	mov	r2, r3
 800cf9e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cfa2:	4313      	orrs	r3, r2
 800cfa4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800cfa8:	2201      	movs	r2, #1
 800cfaa:	21ff      	movs	r1, #255	@ 0xff
 800cfac:	6878      	ldr	r0, [r7, #4]
 800cfae:	f002 fa7b 	bl	800f4a8 <VL53L0X_WrByte>
 800cfb2:	4603      	mov	r3, r0
 800cfb4:	461a      	mov	r2, r3
 800cfb6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cfba:	4313      	orrs	r3, r2
 800cfbc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800cfc0:	2200      	movs	r2, #0
 800cfc2:	2100      	movs	r1, #0
 800cfc4:	6878      	ldr	r0, [r7, #4]
 800cfc6:	f002 fa6f 	bl	800f4a8 <VL53L0X_WrByte>
 800cfca:	4603      	mov	r3, r0
 800cfcc:	461a      	mov	r2, r3
 800cfce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cfd2:	4313      	orrs	r3, r2
 800cfd4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800cfd8:	2206      	movs	r2, #6
 800cfda:	21ff      	movs	r1, #255	@ 0xff
 800cfdc:	6878      	ldr	r0, [r7, #4]
 800cfde:	f002 fa63 	bl	800f4a8 <VL53L0X_WrByte>
 800cfe2:	4603      	mov	r3, r0
 800cfe4:	461a      	mov	r2, r3
 800cfe6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cfea:	4313      	orrs	r3, r2
 800cfec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800cff0:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 800cff4:	461a      	mov	r2, r3
 800cff6:	2183      	movs	r1, #131	@ 0x83
 800cff8:	6878      	ldr	r0, [r7, #4]
 800cffa:	f002 fad7 	bl	800f5ac <VL53L0X_RdByte>
 800cffe:	4603      	mov	r3, r0
 800d000:	461a      	mov	r2, r3
 800d002:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d006:	4313      	orrs	r3, r2
 800d008:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800d00c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d010:	f043 0304 	orr.w	r3, r3, #4
 800d014:	b2db      	uxtb	r3, r3
 800d016:	461a      	mov	r2, r3
 800d018:	2183      	movs	r1, #131	@ 0x83
 800d01a:	6878      	ldr	r0, [r7, #4]
 800d01c:	f002 fa44 	bl	800f4a8 <VL53L0X_WrByte>
 800d020:	4603      	mov	r3, r0
 800d022:	461a      	mov	r2, r3
 800d024:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d028:	4313      	orrs	r3, r2
 800d02a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800d02e:	2207      	movs	r2, #7
 800d030:	21ff      	movs	r1, #255	@ 0xff
 800d032:	6878      	ldr	r0, [r7, #4]
 800d034:	f002 fa38 	bl	800f4a8 <VL53L0X_WrByte>
 800d038:	4603      	mov	r3, r0
 800d03a:	461a      	mov	r2, r3
 800d03c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d040:	4313      	orrs	r3, r2
 800d042:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800d046:	2201      	movs	r2, #1
 800d048:	2181      	movs	r1, #129	@ 0x81
 800d04a:	6878      	ldr	r0, [r7, #4]
 800d04c:	f002 fa2c 	bl	800f4a8 <VL53L0X_WrByte>
 800d050:	4603      	mov	r3, r0
 800d052:	461a      	mov	r2, r3
 800d054:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d058:	4313      	orrs	r3, r2
 800d05a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800d05e:	6878      	ldr	r0, [r7, #4]
 800d060:	f002 fb40 	bl	800f6e4 <VL53L0X_PollingDelay>
 800d064:	4603      	mov	r3, r0
 800d066:	461a      	mov	r2, r3
 800d068:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d06c:	4313      	orrs	r3, r2
 800d06e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800d072:	2201      	movs	r2, #1
 800d074:	2180      	movs	r1, #128	@ 0x80
 800d076:	6878      	ldr	r0, [r7, #4]
 800d078:	f002 fa16 	bl	800f4a8 <VL53L0X_WrByte>
 800d07c:	4603      	mov	r3, r0
 800d07e:	461a      	mov	r2, r3
 800d080:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d084:	4313      	orrs	r3, r2
 800d086:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		if (((option & 1) == 1) &&
 800d08a:	78fb      	ldrb	r3, [r7, #3]
 800d08c:	f003 0301 	and.w	r3, r3, #1
 800d090:	2b00      	cmp	r3, #0
 800d092:	f000 8098 	beq.w	800d1c6 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800d096:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d09a:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	f040 8091 	bne.w	800d1c6 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800d0a4:	226b      	movs	r2, #107	@ 0x6b
 800d0a6:	2194      	movs	r1, #148	@ 0x94
 800d0a8:	6878      	ldr	r0, [r7, #4]
 800d0aa:	f002 f9fd 	bl	800f4a8 <VL53L0X_WrByte>
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	461a      	mov	r2, r3
 800d0b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d0b6:	4313      	orrs	r3, r2
 800d0b8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d0bc:	6878      	ldr	r0, [r7, #4]
 800d0be:	f7ff fef9 	bl	800ceb4 <VL53L0X_device_read_strobe>
 800d0c2:	4603      	mov	r3, r0
 800d0c4:	461a      	mov	r2, r3
 800d0c6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d0ca:	4313      	orrs	r3, r2
 800d0cc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800d0d0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d0d4:	461a      	mov	r2, r3
 800d0d6:	2190      	movs	r1, #144	@ 0x90
 800d0d8:	6878      	ldr	r0, [r7, #4]
 800d0da:	f002 fac7 	bl	800f66c <VL53L0X_RdDWord>
 800d0de:	4603      	mov	r3, r0
 800d0e0:	461a      	mov	r2, r3
 800d0e2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d0e6:	4313      	orrs	r3, r2
 800d0e8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800d0ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0ee:	0a1b      	lsrs	r3, r3, #8
 800d0f0:	b2db      	uxtb	r3, r3
 800d0f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d0f6:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800d0fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0fc:	0bdb      	lsrs	r3, r3, #15
 800d0fe:	b2db      	uxtb	r3, r3
 800d100:	f003 0301 	and.w	r3, r3, #1
 800d104:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800d108:	2224      	movs	r2, #36	@ 0x24
 800d10a:	2194      	movs	r1, #148	@ 0x94
 800d10c:	6878      	ldr	r0, [r7, #4]
 800d10e:	f002 f9cb 	bl	800f4a8 <VL53L0X_WrByte>
 800d112:	4603      	mov	r3, r0
 800d114:	461a      	mov	r2, r3
 800d116:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d11a:	4313      	orrs	r3, r2
 800d11c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d120:	6878      	ldr	r0, [r7, #4]
 800d122:	f7ff fec7 	bl	800ceb4 <VL53L0X_device_read_strobe>
 800d126:	4603      	mov	r3, r0
 800d128:	461a      	mov	r2, r3
 800d12a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d12e:	4313      	orrs	r3, r2
 800d130:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800d134:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d138:	461a      	mov	r2, r3
 800d13a:	2190      	movs	r1, #144	@ 0x90
 800d13c:	6878      	ldr	r0, [r7, #4]
 800d13e:	f002 fa95 	bl	800f66c <VL53L0X_RdDWord>
 800d142:	4603      	mov	r3, r0
 800d144:	461a      	mov	r2, r3
 800d146:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d14a:	4313      	orrs	r3, r2
 800d14c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800d150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d152:	0e1b      	lsrs	r3, r3, #24
 800d154:	b2db      	uxtb	r3, r3
 800d156:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 800d158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d15a:	0c1b      	lsrs	r3, r3, #16
 800d15c:	b2db      	uxtb	r3, r3
 800d15e:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800d160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d162:	0a1b      	lsrs	r3, r3, #8
 800d164:	b2db      	uxtb	r3, r3
 800d166:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 800d168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d16a:	b2db      	uxtb	r3, r3
 800d16c:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800d16e:	2225      	movs	r2, #37	@ 0x25
 800d170:	2194      	movs	r1, #148	@ 0x94
 800d172:	6878      	ldr	r0, [r7, #4]
 800d174:	f002 f998 	bl	800f4a8 <VL53L0X_WrByte>
 800d178:	4603      	mov	r3, r0
 800d17a:	461a      	mov	r2, r3
 800d17c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d180:	4313      	orrs	r3, r2
 800d182:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d186:	6878      	ldr	r0, [r7, #4]
 800d188:	f7ff fe94 	bl	800ceb4 <VL53L0X_device_read_strobe>
 800d18c:	4603      	mov	r3, r0
 800d18e:	461a      	mov	r2, r3
 800d190:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d194:	4313      	orrs	r3, r2
 800d196:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800d19a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d19e:	461a      	mov	r2, r3
 800d1a0:	2190      	movs	r1, #144	@ 0x90
 800d1a2:	6878      	ldr	r0, [r7, #4]
 800d1a4:	f002 fa62 	bl	800f66c <VL53L0X_RdDWord>
 800d1a8:	4603      	mov	r3, r0
 800d1aa:	461a      	mov	r2, r3
 800d1ac:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d1b0:	4313      	orrs	r3, r2
 800d1b2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800d1b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1b8:	0e1b      	lsrs	r3, r3, #24
 800d1ba:	b2db      	uxtb	r3, r3
 800d1bc:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800d1be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1c0:	0c1b      	lsrs	r3, r3, #16
 800d1c2:	b2db      	uxtb	r3, r3
 800d1c4:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 800d1c6:	78fb      	ldrb	r3, [r7, #3]
 800d1c8:	f003 0302 	and.w	r3, r3, #2
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	f000 8189 	beq.w	800d4e4 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800d1d2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d1d6:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	f040 8182 	bne.w	800d4e4 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800d1e0:	2202      	movs	r2, #2
 800d1e2:	2194      	movs	r1, #148	@ 0x94
 800d1e4:	6878      	ldr	r0, [r7, #4]
 800d1e6:	f002 f95f 	bl	800f4a8 <VL53L0X_WrByte>
 800d1ea:	4603      	mov	r3, r0
 800d1ec:	461a      	mov	r2, r3
 800d1ee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d1f2:	4313      	orrs	r3, r2
 800d1f4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d1f8:	6878      	ldr	r0, [r7, #4]
 800d1fa:	f7ff fe5b 	bl	800ceb4 <VL53L0X_device_read_strobe>
 800d1fe:	4603      	mov	r3, r0
 800d200:	461a      	mov	r2, r3
 800d202:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d206:	4313      	orrs	r3, r2
 800d208:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800d20c:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 800d210:	461a      	mov	r2, r3
 800d212:	2190      	movs	r1, #144	@ 0x90
 800d214:	6878      	ldr	r0, [r7, #4]
 800d216:	f002 f9c9 	bl	800f5ac <VL53L0X_RdByte>
 800d21a:	4603      	mov	r3, r0
 800d21c:	461a      	mov	r2, r3
 800d21e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d222:	4313      	orrs	r3, r2
 800d224:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800d228:	227b      	movs	r2, #123	@ 0x7b
 800d22a:	2194      	movs	r1, #148	@ 0x94
 800d22c:	6878      	ldr	r0, [r7, #4]
 800d22e:	f002 f93b 	bl	800f4a8 <VL53L0X_WrByte>
 800d232:	4603      	mov	r3, r0
 800d234:	461a      	mov	r2, r3
 800d236:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d23a:	4313      	orrs	r3, r2
 800d23c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d240:	6878      	ldr	r0, [r7, #4]
 800d242:	f7ff fe37 	bl	800ceb4 <VL53L0X_device_read_strobe>
 800d246:	4603      	mov	r3, r0
 800d248:	461a      	mov	r2, r3
 800d24a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d24e:	4313      	orrs	r3, r2
 800d250:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800d254:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 800d258:	461a      	mov	r2, r3
 800d25a:	2190      	movs	r1, #144	@ 0x90
 800d25c:	6878      	ldr	r0, [r7, #4]
 800d25e:	f002 f9a5 	bl	800f5ac <VL53L0X_RdByte>
 800d262:	4603      	mov	r3, r0
 800d264:	461a      	mov	r2, r3
 800d266:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d26a:	4313      	orrs	r3, r2
 800d26c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800d270:	2277      	movs	r2, #119	@ 0x77
 800d272:	2194      	movs	r1, #148	@ 0x94
 800d274:	6878      	ldr	r0, [r7, #4]
 800d276:	f002 f917 	bl	800f4a8 <VL53L0X_WrByte>
 800d27a:	4603      	mov	r3, r0
 800d27c:	461a      	mov	r2, r3
 800d27e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d282:	4313      	orrs	r3, r2
 800d284:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d288:	6878      	ldr	r0, [r7, #4]
 800d28a:	f7ff fe13 	bl	800ceb4 <VL53L0X_device_read_strobe>
 800d28e:	4603      	mov	r3, r0
 800d290:	461a      	mov	r2, r3
 800d292:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d296:	4313      	orrs	r3, r2
 800d298:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800d29c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d2a0:	461a      	mov	r2, r3
 800d2a2:	2190      	movs	r1, #144	@ 0x90
 800d2a4:	6878      	ldr	r0, [r7, #4]
 800d2a6:	f002 f9e1 	bl	800f66c <VL53L0X_RdDWord>
 800d2aa:	4603      	mov	r3, r0
 800d2ac:	461a      	mov	r2, r3
 800d2ae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d2b2:	4313      	orrs	r3, r2
 800d2b4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800d2b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2ba:	0e5b      	lsrs	r3, r3, #25
 800d2bc:	b2db      	uxtb	r3, r3
 800d2be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d2c2:	b2db      	uxtb	r3, r3
 800d2c4:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800d2c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2c8:	0c9b      	lsrs	r3, r3, #18
 800d2ca:	b2db      	uxtb	r3, r3
 800d2cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d2d0:	b2db      	uxtb	r3, r3
 800d2d2:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800d2d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2d6:	0adb      	lsrs	r3, r3, #11
 800d2d8:	b2db      	uxtb	r3, r3
 800d2da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d2de:	b2db      	uxtb	r3, r3
 800d2e0:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800d2e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2e4:	091b      	lsrs	r3, r3, #4
 800d2e6:	b2db      	uxtb	r3, r3
 800d2e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d2ec:	b2db      	uxtb	r3, r3
 800d2ee:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800d2f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2f2:	b2db      	uxtb	r3, r3
 800d2f4:	00db      	lsls	r3, r3, #3
 800d2f6:	b2db      	uxtb	r3, r3
 800d2f8:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 800d2fc:	b2db      	uxtb	r3, r3
 800d2fe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800d302:	2278      	movs	r2, #120	@ 0x78
 800d304:	2194      	movs	r1, #148	@ 0x94
 800d306:	6878      	ldr	r0, [r7, #4]
 800d308:	f002 f8ce 	bl	800f4a8 <VL53L0X_WrByte>
 800d30c:	4603      	mov	r3, r0
 800d30e:	461a      	mov	r2, r3
 800d310:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d314:	4313      	orrs	r3, r2
 800d316:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d31a:	6878      	ldr	r0, [r7, #4]
 800d31c:	f7ff fdca 	bl	800ceb4 <VL53L0X_device_read_strobe>
 800d320:	4603      	mov	r3, r0
 800d322:	461a      	mov	r2, r3
 800d324:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d328:	4313      	orrs	r3, r2
 800d32a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800d32e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d332:	461a      	mov	r2, r3
 800d334:	2190      	movs	r1, #144	@ 0x90
 800d336:	6878      	ldr	r0, [r7, #4]
 800d338:	f002 f998 	bl	800f66c <VL53L0X_RdDWord>
 800d33c:	4603      	mov	r3, r0
 800d33e:	461a      	mov	r2, r3
 800d340:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d344:	4313      	orrs	r3, r2
 800d346:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800d34a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d34c:	0f5b      	lsrs	r3, r3, #29
 800d34e:	b2db      	uxtb	r3, r3
 800d350:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d354:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800d356:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d35a:	4413      	add	r3, r2
 800d35c:	b2db      	uxtb	r3, r3
 800d35e:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800d360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d362:	0d9b      	lsrs	r3, r3, #22
 800d364:	b2db      	uxtb	r3, r3
 800d366:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d36a:	b2db      	uxtb	r3, r3
 800d36c:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800d36e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d370:	0bdb      	lsrs	r3, r3, #15
 800d372:	b2db      	uxtb	r3, r3
 800d374:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d378:	b2db      	uxtb	r3, r3
 800d37a:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800d37c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d37e:	0a1b      	lsrs	r3, r3, #8
 800d380:	b2db      	uxtb	r3, r3
 800d382:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d386:	b2db      	uxtb	r3, r3
 800d388:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800d38a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d38c:	085b      	lsrs	r3, r3, #1
 800d38e:	b2db      	uxtb	r3, r3
 800d390:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d394:	b2db      	uxtb	r3, r3
 800d396:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800d398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d39a:	b2db      	uxtb	r3, r3
 800d39c:	019b      	lsls	r3, r3, #6
 800d39e:	b2db      	uxtb	r3, r3
 800d3a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d3a4:	b2db      	uxtb	r3, r3
 800d3a6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800d3aa:	2279      	movs	r2, #121	@ 0x79
 800d3ac:	2194      	movs	r1, #148	@ 0x94
 800d3ae:	6878      	ldr	r0, [r7, #4]
 800d3b0:	f002 f87a 	bl	800f4a8 <VL53L0X_WrByte>
 800d3b4:	4603      	mov	r3, r0
 800d3b6:	461a      	mov	r2, r3
 800d3b8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d3bc:	4313      	orrs	r3, r2
 800d3be:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800d3c2:	6878      	ldr	r0, [r7, #4]
 800d3c4:	f7ff fd76 	bl	800ceb4 <VL53L0X_device_read_strobe>
 800d3c8:	4603      	mov	r3, r0
 800d3ca:	461a      	mov	r2, r3
 800d3cc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d3d0:	4313      	orrs	r3, r2
 800d3d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800d3d6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d3da:	461a      	mov	r2, r3
 800d3dc:	2190      	movs	r1, #144	@ 0x90
 800d3de:	6878      	ldr	r0, [r7, #4]
 800d3e0:	f002 f944 	bl	800f66c <VL53L0X_RdDWord>
 800d3e4:	4603      	mov	r3, r0
 800d3e6:	461a      	mov	r2, r3
 800d3e8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d3ec:	4313      	orrs	r3, r2
 800d3ee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800d3f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3f4:	0e9b      	lsrs	r3, r3, #26
 800d3f6:	b2db      	uxtb	r3, r3
 800d3f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d3fc:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800d3fe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d402:	4413      	add	r3, r2
 800d404:	b2db      	uxtb	r3, r3
 800d406:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800d408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d40a:	0cdb      	lsrs	r3, r3, #19
 800d40c:	b2db      	uxtb	r3, r3
 800d40e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d412:	b2db      	uxtb	r3, r3
 800d414:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800d416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d418:	0b1b      	lsrs	r3, r3, #12
 800d41a:	b2db      	uxtb	r3, r3
 800d41c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d420:	b2db      	uxtb	r3, r3
 800d422:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800d424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d426:	095b      	lsrs	r3, r3, #5
 800d428:	b2db      	uxtb	r3, r3
 800d42a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d42e:	b2db      	uxtb	r3, r3
 800d430:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800d432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d434:	b2db      	uxtb	r3, r3
 800d436:	009b      	lsls	r3, r3, #2
 800d438:	b2db      	uxtb	r3, r3
 800d43a:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800d43e:	b2db      	uxtb	r3, r3
 800d440:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800d444:	227a      	movs	r2, #122	@ 0x7a
 800d446:	2194      	movs	r1, #148	@ 0x94
 800d448:	6878      	ldr	r0, [r7, #4]
 800d44a:	f002 f82d 	bl	800f4a8 <VL53L0X_WrByte>
 800d44e:	4603      	mov	r3, r0
 800d450:	461a      	mov	r2, r3
 800d452:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d456:	4313      	orrs	r3, r2
 800d458:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800d45c:	6878      	ldr	r0, [r7, #4]
 800d45e:	f7ff fd29 	bl	800ceb4 <VL53L0X_device_read_strobe>
 800d462:	4603      	mov	r3, r0
 800d464:	461a      	mov	r2, r3
 800d466:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d46a:	4313      	orrs	r3, r2
 800d46c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800d470:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d474:	461a      	mov	r2, r3
 800d476:	2190      	movs	r1, #144	@ 0x90
 800d478:	6878      	ldr	r0, [r7, #4]
 800d47a:	f002 f8f7 	bl	800f66c <VL53L0X_RdDWord>
 800d47e:	4603      	mov	r3, r0
 800d480:	461a      	mov	r2, r3
 800d482:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d486:	4313      	orrs	r3, r2
 800d488:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800d48c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d48e:	0f9b      	lsrs	r3, r3, #30
 800d490:	b2db      	uxtb	r3, r3
 800d492:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d496:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800d498:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d49c:	4413      	add	r3, r2
 800d49e:	b2db      	uxtb	r3, r3
 800d4a0:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800d4a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4a4:	0ddb      	lsrs	r3, r3, #23
 800d4a6:	b2db      	uxtb	r3, r3
 800d4a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d4ac:	b2db      	uxtb	r3, r3
 800d4ae:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800d4b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4b2:	0c1b      	lsrs	r3, r3, #16
 800d4b4:	b2db      	uxtb	r3, r3
 800d4b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d4ba:	b2db      	uxtb	r3, r3
 800d4bc:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800d4be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4c0:	0a5b      	lsrs	r3, r3, #9
 800d4c2:	b2db      	uxtb	r3, r3
 800d4c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d4c8:	b2db      	uxtb	r3, r3
 800d4ca:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800d4ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4d0:	089b      	lsrs	r3, r3, #2
 800d4d2:	b2db      	uxtb	r3, r3
 800d4d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d4d8:	b2db      	uxtb	r3, r3
 800d4da:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			ProductId[18] = '\0';
 800d4de:	2300      	movs	r3, #0
 800d4e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		}

		if (((option & 4) == 4) &&
 800d4e4:	78fb      	ldrb	r3, [r7, #3]
 800d4e6:	f003 0304 	and.w	r3, r3, #4
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	f000 80f1 	beq.w	800d6d2 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800d4f0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d4f4:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	f040 80ea 	bne.w	800d6d2 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800d4fe:	227b      	movs	r2, #123	@ 0x7b
 800d500:	2194      	movs	r1, #148	@ 0x94
 800d502:	6878      	ldr	r0, [r7, #4]
 800d504:	f001 ffd0 	bl	800f4a8 <VL53L0X_WrByte>
 800d508:	4603      	mov	r3, r0
 800d50a:	461a      	mov	r2, r3
 800d50c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d510:	4313      	orrs	r3, r2
 800d512:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d516:	6878      	ldr	r0, [r7, #4]
 800d518:	f7ff fccc 	bl	800ceb4 <VL53L0X_device_read_strobe>
 800d51c:	4603      	mov	r3, r0
 800d51e:	461a      	mov	r2, r3
 800d520:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d524:	4313      	orrs	r3, r2
 800d526:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800d52a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800d52e:	461a      	mov	r2, r3
 800d530:	2190      	movs	r1, #144	@ 0x90
 800d532:	6878      	ldr	r0, [r7, #4]
 800d534:	f002 f89a 	bl	800f66c <VL53L0X_RdDWord>
 800d538:	4603      	mov	r3, r0
 800d53a:	461a      	mov	r2, r3
 800d53c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d540:	4313      	orrs	r3, r2
 800d542:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800d546:	227c      	movs	r2, #124	@ 0x7c
 800d548:	2194      	movs	r1, #148	@ 0x94
 800d54a:	6878      	ldr	r0, [r7, #4]
 800d54c:	f001 ffac 	bl	800f4a8 <VL53L0X_WrByte>
 800d550:	4603      	mov	r3, r0
 800d552:	461a      	mov	r2, r3
 800d554:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d558:	4313      	orrs	r3, r2
 800d55a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d55e:	6878      	ldr	r0, [r7, #4]
 800d560:	f7ff fca8 	bl	800ceb4 <VL53L0X_device_read_strobe>
 800d564:	4603      	mov	r3, r0
 800d566:	461a      	mov	r2, r3
 800d568:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d56c:	4313      	orrs	r3, r2
 800d56e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800d572:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d576:	461a      	mov	r2, r3
 800d578:	2190      	movs	r1, #144	@ 0x90
 800d57a:	6878      	ldr	r0, [r7, #4]
 800d57c:	f002 f876 	bl	800f66c <VL53L0X_RdDWord>
 800d580:	4603      	mov	r3, r0
 800d582:	461a      	mov	r2, r3
 800d584:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d588:	4313      	orrs	r3, r2
 800d58a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800d58e:	2273      	movs	r2, #115	@ 0x73
 800d590:	2194      	movs	r1, #148	@ 0x94
 800d592:	6878      	ldr	r0, [r7, #4]
 800d594:	f001 ff88 	bl	800f4a8 <VL53L0X_WrByte>
 800d598:	4603      	mov	r3, r0
 800d59a:	461a      	mov	r2, r3
 800d59c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d5a0:	4313      	orrs	r3, r2
 800d5a2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d5a6:	6878      	ldr	r0, [r7, #4]
 800d5a8:	f7ff fc84 	bl	800ceb4 <VL53L0X_device_read_strobe>
 800d5ac:	4603      	mov	r3, r0
 800d5ae:	461a      	mov	r2, r3
 800d5b0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d5b4:	4313      	orrs	r3, r2
 800d5b6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800d5ba:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d5be:	461a      	mov	r2, r3
 800d5c0:	2190      	movs	r1, #144	@ 0x90
 800d5c2:	6878      	ldr	r0, [r7, #4]
 800d5c4:	f002 f852 	bl	800f66c <VL53L0X_RdDWord>
 800d5c8:	4603      	mov	r3, r0
 800d5ca:	461a      	mov	r2, r3
 800d5cc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d5d0:	4313      	orrs	r3, r2
 800d5d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800d5d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5d8:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800d5da:	b29b      	uxth	r3, r3
 800d5dc:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800d5de:	2274      	movs	r2, #116	@ 0x74
 800d5e0:	2194      	movs	r1, #148	@ 0x94
 800d5e2:	6878      	ldr	r0, [r7, #4]
 800d5e4:	f001 ff60 	bl	800f4a8 <VL53L0X_WrByte>
 800d5e8:	4603      	mov	r3, r0
 800d5ea:	461a      	mov	r2, r3
 800d5ec:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d5f0:	4313      	orrs	r3, r2
 800d5f2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d5f6:	6878      	ldr	r0, [r7, #4]
 800d5f8:	f7ff fc5c 	bl	800ceb4 <VL53L0X_device_read_strobe>
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	461a      	mov	r2, r3
 800d600:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d604:	4313      	orrs	r3, r2
 800d606:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800d60a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d60e:	461a      	mov	r2, r3
 800d610:	2190      	movs	r1, #144	@ 0x90
 800d612:	6878      	ldr	r0, [r7, #4]
 800d614:	f002 f82a 	bl	800f66c <VL53L0X_RdDWord>
 800d618:	4603      	mov	r3, r0
 800d61a:	461a      	mov	r2, r3
 800d61c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d620:	4313      	orrs	r3, r2
 800d622:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800d626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d628:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800d62a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d62c:	4313      	orrs	r3, r2
 800d62e:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800d630:	2275      	movs	r2, #117	@ 0x75
 800d632:	2194      	movs	r1, #148	@ 0x94
 800d634:	6878      	ldr	r0, [r7, #4]
 800d636:	f001 ff37 	bl	800f4a8 <VL53L0X_WrByte>
 800d63a:	4603      	mov	r3, r0
 800d63c:	461a      	mov	r2, r3
 800d63e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d642:	4313      	orrs	r3, r2
 800d644:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d648:	6878      	ldr	r0, [r7, #4]
 800d64a:	f7ff fc33 	bl	800ceb4 <VL53L0X_device_read_strobe>
 800d64e:	4603      	mov	r3, r0
 800d650:	461a      	mov	r2, r3
 800d652:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d656:	4313      	orrs	r3, r2
 800d658:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800d65c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d660:	461a      	mov	r2, r3
 800d662:	2190      	movs	r1, #144	@ 0x90
 800d664:	6878      	ldr	r0, [r7, #4]
 800d666:	f002 f801 	bl	800f66c <VL53L0X_RdDWord>
 800d66a:	4603      	mov	r3, r0
 800d66c:	461a      	mov	r2, r3
 800d66e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d672:	4313      	orrs	r3, r2
 800d674:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 800d678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d67a:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800d67c:	b29b      	uxth	r3, r3
 800d67e:	657b      	str	r3, [r7, #84]	@ 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800d680:	2276      	movs	r2, #118	@ 0x76
 800d682:	2194      	movs	r1, #148	@ 0x94
 800d684:	6878      	ldr	r0, [r7, #4]
 800d686:	f001 ff0f 	bl	800f4a8 <VL53L0X_WrByte>
 800d68a:	4603      	mov	r3, r0
 800d68c:	461a      	mov	r2, r3
 800d68e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d692:	4313      	orrs	r3, r2
 800d694:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d698:	6878      	ldr	r0, [r7, #4]
 800d69a:	f7ff fc0b 	bl	800ceb4 <VL53L0X_device_read_strobe>
 800d69e:	4603      	mov	r3, r0
 800d6a0:	461a      	mov	r2, r3
 800d6a2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d6a6:	4313      	orrs	r3, r2
 800d6a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800d6ac:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d6b0:	461a      	mov	r2, r3
 800d6b2:	2190      	movs	r1, #144	@ 0x90
 800d6b4:	6878      	ldr	r0, [r7, #4]
 800d6b6:	f001 ffd9 	bl	800f66c <VL53L0X_RdDWord>
 800d6ba:	4603      	mov	r3, r0
 800d6bc:	461a      	mov	r2, r3
 800d6be:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d6c2:	4313      	orrs	r3, r2
 800d6c4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 800d6c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6ca:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800d6cc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d6ce:	4313      	orrs	r3, r2
 800d6d0:	657b      	str	r3, [r7, #84]	@ 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800d6d2:	2200      	movs	r2, #0
 800d6d4:	2181      	movs	r1, #129	@ 0x81
 800d6d6:	6878      	ldr	r0, [r7, #4]
 800d6d8:	f001 fee6 	bl	800f4a8 <VL53L0X_WrByte>
 800d6dc:	4603      	mov	r3, r0
 800d6de:	461a      	mov	r2, r3
 800d6e0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d6e4:	4313      	orrs	r3, r2
 800d6e6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800d6ea:	2206      	movs	r2, #6
 800d6ec:	21ff      	movs	r1, #255	@ 0xff
 800d6ee:	6878      	ldr	r0, [r7, #4]
 800d6f0:	f001 feda 	bl	800f4a8 <VL53L0X_WrByte>
 800d6f4:	4603      	mov	r3, r0
 800d6f6:	461a      	mov	r2, r3
 800d6f8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d6fc:	4313      	orrs	r3, r2
 800d6fe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800d702:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 800d706:	461a      	mov	r2, r3
 800d708:	2183      	movs	r1, #131	@ 0x83
 800d70a:	6878      	ldr	r0, [r7, #4]
 800d70c:	f001 ff4e 	bl	800f5ac <VL53L0X_RdByte>
 800d710:	4603      	mov	r3, r0
 800d712:	461a      	mov	r2, r3
 800d714:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d718:	4313      	orrs	r3, r2
 800d71a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800d71e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d722:	f023 0304 	bic.w	r3, r3, #4
 800d726:	b2db      	uxtb	r3, r3
 800d728:	461a      	mov	r2, r3
 800d72a:	2183      	movs	r1, #131	@ 0x83
 800d72c:	6878      	ldr	r0, [r7, #4]
 800d72e:	f001 febb 	bl	800f4a8 <VL53L0X_WrByte>
 800d732:	4603      	mov	r3, r0
 800d734:	461a      	mov	r2, r3
 800d736:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d73a:	4313      	orrs	r3, r2
 800d73c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800d740:	2201      	movs	r2, #1
 800d742:	21ff      	movs	r1, #255	@ 0xff
 800d744:	6878      	ldr	r0, [r7, #4]
 800d746:	f001 feaf 	bl	800f4a8 <VL53L0X_WrByte>
 800d74a:	4603      	mov	r3, r0
 800d74c:	461a      	mov	r2, r3
 800d74e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d752:	4313      	orrs	r3, r2
 800d754:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800d758:	2201      	movs	r2, #1
 800d75a:	2100      	movs	r1, #0
 800d75c:	6878      	ldr	r0, [r7, #4]
 800d75e:	f001 fea3 	bl	800f4a8 <VL53L0X_WrByte>
 800d762:	4603      	mov	r3, r0
 800d764:	461a      	mov	r2, r3
 800d766:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d76a:	4313      	orrs	r3, r2
 800d76c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800d770:	2200      	movs	r2, #0
 800d772:	21ff      	movs	r1, #255	@ 0xff
 800d774:	6878      	ldr	r0, [r7, #4]
 800d776:	f001 fe97 	bl	800f4a8 <VL53L0X_WrByte>
 800d77a:	4603      	mov	r3, r0
 800d77c:	461a      	mov	r2, r3
 800d77e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d782:	4313      	orrs	r3, r2
 800d784:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800d788:	2200      	movs	r2, #0
 800d78a:	2180      	movs	r1, #128	@ 0x80
 800d78c:	6878      	ldr	r0, [r7, #4]
 800d78e:	f001 fe8b 	bl	800f4a8 <VL53L0X_WrByte>
 800d792:	4603      	mov	r3, r0
 800d794:	461a      	mov	r2, r3
 800d796:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d79a:	4313      	orrs	r3, r2
 800d79c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800d7a0:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	f040 808f 	bne.w	800d8c8 <VL53L0X_get_info_from_device+0x98e>
 800d7aa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d7ae:	2b07      	cmp	r3, #7
 800d7b0:	f000 808a 	beq.w	800d8c8 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800d7b4:	78fb      	ldrb	r3, [r7, #3]
 800d7b6:	f003 0301 	and.w	r3, r3, #1
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d024      	beq.n	800d808 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800d7be:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d7c2:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d11e      	bne.n	800d808 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 800d7d0:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 800d7da:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800d7de:	2300      	movs	r3, #0
 800d7e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d7e2:	e00e      	b.n	800d802 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 800d7e4:	f107 0208 	add.w	r2, r7, #8
 800d7e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d7ea:	4413      	add	r3, r2
 800d7ec:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800d7ee:	687a      	ldr	r2, [r7, #4]
 800d7f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d7f2:	4413      	add	r3, r2
 800d7f4:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 800d7f8:	460a      	mov	r2, r1
 800d7fa:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800d7fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d7fe:	3301      	adds	r3, #1
 800d800:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d802:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d804:	2b05      	cmp	r3, #5
 800d806:	dded      	ble.n	800d7e4 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800d808:	78fb      	ldrb	r3, [r7, #3]
 800d80a:	f003 0302 	and.w	r3, r3, #2
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d018      	beq.n	800d844 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800d812:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d816:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d112      	bne.n	800d844 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d81e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d828:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	33f3      	adds	r3, #243	@ 0xf3
 800d836:	63bb      	str	r3, [r7, #56]	@ 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800d838:	f107 0310 	add.w	r3, r7, #16
 800d83c:	4619      	mov	r1, r3
 800d83e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d840:	f004 fbe0 	bl	8012004 <strcpy>

		}

		if (((option & 4) == 4) &&
 800d844:	78fb      	ldrb	r3, [r7, #3]
 800d846:	f003 0304 	and.w	r3, r3, #4
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d030      	beq.n	800d8b0 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800d84e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d852:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800d856:	2b00      	cmp	r3, #0
 800d858:	d12a      	bne.n	800d8b0 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d85a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d862:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 800d86a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d86c:	025b      	lsls	r3, r3, #9
 800d86e:	643b      	str	r3, [r7, #64]	@ 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d874:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 800d878:	2300      	movs	r3, #0
 800d87a:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800d87e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d880:	2b00      	cmp	r3, #0
 800d882:	d011      	beq.n	800d8a8 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 800d884:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d886:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d888:	1ad3      	subs	r3, r2, r3
 800d88a:	64bb      	str	r3, [r7, #72]	@ 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800d88c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d88e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d892:	fb02 f303 	mul.w	r3, r2, r3
 800d896:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 800d898:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
					OffsetMicroMeters *= -1;
 800d89c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800d8a0:	425b      	negs	r3, r3
 800d8a2:	b29b      	uxth	r3, r3
 800d8a4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			}

			PALDevDataSet(Dev,
 800d8a8:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800d8b0:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800d8b4:	78fb      	ldrb	r3, [r7, #3]
 800d8b6:	4313      	orrs	r3, r2
 800d8b8:	b2db      	uxtb	r3, r3
 800d8ba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800d8be:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800d8c8:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 800d8cc:	4618      	mov	r0, r3
 800d8ce:	3760      	adds	r7, #96	@ 0x60
 800d8d0:	46bd      	mov	sp, r7
 800d8d2:	bd80      	pop	{r7, pc}

0800d8d4 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 800d8d4:	b480      	push	{r7}
 800d8d6:	b087      	sub	sp, #28
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	6078      	str	r0, [r7, #4]
 800d8dc:	460b      	mov	r3, r1
 800d8de:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800d8e0:	f240 6277 	movw	r2, #1655	@ 0x677
 800d8e4:	f04f 0300 	mov.w	r3, #0
 800d8e8:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 800d8ec:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 800d8f0:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800d8f2:	78fb      	ldrb	r3, [r7, #3]
 800d8f4:	68fa      	ldr	r2, [r7, #12]
 800d8f6:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 800d8fa:	693a      	ldr	r2, [r7, #16]
 800d8fc:	fb02 f303 	mul.w	r3, r2, r3
 800d900:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800d902:	68bb      	ldr	r3, [r7, #8]
}
 800d904:	4618      	mov	r0, r3
 800d906:	371c      	adds	r7, #28
 800d908:	46bd      	mov	sp, r7
 800d90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d90e:	4770      	bx	lr

0800d910 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800d910:	b480      	push	{r7}
 800d912:	b087      	sub	sp, #28
 800d914:	af00      	add	r7, sp, #0
 800d916:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800d918:	2300      	movs	r3, #0
 800d91a:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800d91c:	2300      	movs	r3, #0
 800d91e:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800d920:	2300      	movs	r3, #0
 800d922:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	2b00      	cmp	r3, #0
 800d928:	d015      	beq.n	800d956 <VL53L0X_encode_timeout+0x46>
		ls_byte = timeout_macro_clks - 1;
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	3b01      	subs	r3, #1
 800d92e:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800d930:	e005      	b.n	800d93e <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800d932:	693b      	ldr	r3, [r7, #16]
 800d934:	085b      	lsrs	r3, r3, #1
 800d936:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800d938:	89fb      	ldrh	r3, [r7, #14]
 800d93a:	3301      	adds	r3, #1
 800d93c:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800d93e:	693b      	ldr	r3, [r7, #16]
 800d940:	2bff      	cmp	r3, #255	@ 0xff
 800d942:	d8f6      	bhi.n	800d932 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800d944:	89fb      	ldrh	r3, [r7, #14]
 800d946:	021b      	lsls	r3, r3, #8
 800d948:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800d94a:	693b      	ldr	r3, [r7, #16]
 800d94c:	b29b      	uxth	r3, r3
 800d94e:	b2db      	uxtb	r3, r3
 800d950:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800d952:	4413      	add	r3, r2
 800d954:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800d956:	8afb      	ldrh	r3, [r7, #22]

}
 800d958:	4618      	mov	r0, r3
 800d95a:	371c      	adds	r7, #28
 800d95c:	46bd      	mov	sp, r7
 800d95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d962:	4770      	bx	lr

0800d964 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800d964:	b480      	push	{r7}
 800d966:	b085      	sub	sp, #20
 800d968:	af00      	add	r7, sp, #0
 800d96a:	4603      	mov	r3, r0
 800d96c:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800d96e:	2300      	movs	r3, #0
 800d970:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800d972:	88fb      	ldrh	r3, [r7, #6]
 800d974:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800d976:	88fa      	ldrh	r2, [r7, #6]
 800d978:	0a12      	lsrs	r2, r2, #8
 800d97a:	b292      	uxth	r2, r2
 800d97c:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800d97e:	3301      	adds	r3, #1
 800d980:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800d982:	68fb      	ldr	r3, [r7, #12]
}
 800d984:	4618      	mov	r0, r3
 800d986:	3714      	adds	r7, #20
 800d988:	46bd      	mov	sp, r7
 800d98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d98e:	4770      	bx	lr

0800d990 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800d990:	b580      	push	{r7, lr}
 800d992:	b088      	sub	sp, #32
 800d994:	af00      	add	r7, sp, #0
 800d996:	60f8      	str	r0, [r7, #12]
 800d998:	60b9      	str	r1, [r7, #8]
 800d99a:	4613      	mov	r3, r2
 800d99c:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800d99e:	2300      	movs	r3, #0
 800d9a0:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800d9a2:	79fb      	ldrb	r3, [r7, #7]
 800d9a4:	4619      	mov	r1, r3
 800d9a6:	68f8      	ldr	r0, [r7, #12]
 800d9a8:	f7ff ff94 	bl	800d8d4 <VL53L0X_calc_macro_period_ps>
 800d9ac:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800d9ae:	69bb      	ldr	r3, [r7, #24]
 800d9b0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800d9b4:	4a0a      	ldr	r2, [pc, #40]	@ (800d9e0 <VL53L0X_calc_timeout_mclks+0x50>)
 800d9b6:	fba2 2303 	umull	r2, r3, r2, r3
 800d9ba:	099b      	lsrs	r3, r3, #6
 800d9bc:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800d9be:	68bb      	ldr	r3, [r7, #8]
 800d9c0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d9c4:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 800d9c8:	697b      	ldr	r3, [r7, #20]
 800d9ca:	085b      	lsrs	r3, r3, #1
 800d9cc:	441a      	add	r2, r3
	timeout_period_mclks =
 800d9ce:	697b      	ldr	r3, [r7, #20]
 800d9d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9d4:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 800d9d6:	69fb      	ldr	r3, [r7, #28]
}
 800d9d8:	4618      	mov	r0, r3
 800d9da:	3720      	adds	r7, #32
 800d9dc:	46bd      	mov	sp, r7
 800d9de:	bd80      	pop	{r7, pc}
 800d9e0:	10624dd3 	.word	0x10624dd3

0800d9e4 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800d9e4:	b580      	push	{r7, lr}
 800d9e6:	b086      	sub	sp, #24
 800d9e8:	af00      	add	r7, sp, #0
 800d9ea:	6078      	str	r0, [r7, #4]
 800d9ec:	460b      	mov	r3, r1
 800d9ee:	807b      	strh	r3, [r7, #2]
 800d9f0:	4613      	mov	r3, r2
 800d9f2:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800d9f4:	2300      	movs	r3, #0
 800d9f6:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800d9f8:	787b      	ldrb	r3, [r7, #1]
 800d9fa:	4619      	mov	r1, r3
 800d9fc:	6878      	ldr	r0, [r7, #4]
 800d9fe:	f7ff ff69 	bl	800d8d4 <VL53L0X_calc_macro_period_ps>
 800da02:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800da04:	693b      	ldr	r3, [r7, #16]
 800da06:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800da0a:	4a0a      	ldr	r2, [pc, #40]	@ (800da34 <VL53L0X_calc_timeout_us+0x50>)
 800da0c:	fba2 2303 	umull	r2, r3, r2, r3
 800da10:	099b      	lsrs	r3, r3, #6
 800da12:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 800da14:	887b      	ldrh	r3, [r7, #2]
 800da16:	68fa      	ldr	r2, [r7, #12]
 800da18:	fb02 f303 	mul.w	r3, r2, r3
 800da1c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
	actual_timeout_period_us =
 800da20:	4a04      	ldr	r2, [pc, #16]	@ (800da34 <VL53L0X_calc_timeout_us+0x50>)
 800da22:	fba2 2303 	umull	r2, r3, r2, r3
 800da26:	099b      	lsrs	r3, r3, #6
 800da28:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800da2a:	697b      	ldr	r3, [r7, #20]
}
 800da2c:	4618      	mov	r0, r3
 800da2e:	3718      	adds	r7, #24
 800da30:	46bd      	mov	sp, r7
 800da32:	bd80      	pop	{r7, pc}
 800da34:	10624dd3 	.word	0x10624dd3

0800da38 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800da38:	b580      	push	{r7, lr}
 800da3a:	b08c      	sub	sp, #48	@ 0x30
 800da3c:	af00      	add	r7, sp, #0
 800da3e:	60f8      	str	r0, [r7, #12]
 800da40:	460b      	mov	r3, r1
 800da42:	607a      	str	r2, [r7, #4]
 800da44:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800da46:	2300      	movs	r3, #0
 800da48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800da4c:	2300      	movs	r3, #0
 800da4e:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800da52:	2300      	movs	r3, #0
 800da54:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800da56:	2300      	movs	r3, #0
 800da58:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800da5a:	2300      	movs	r3, #0
 800da5c:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800da5e:	7afb      	ldrb	r3, [r7, #11]
 800da60:	2b00      	cmp	r3, #0
 800da62:	d005      	beq.n	800da70 <get_sequence_step_timeout+0x38>
 800da64:	7afb      	ldrb	r3, [r7, #11]
 800da66:	2b01      	cmp	r3, #1
 800da68:	d002      	beq.n	800da70 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800da6a:	7afb      	ldrb	r3, [r7, #11]
 800da6c:	2b02      	cmp	r3, #2
 800da6e:	d127      	bne.n	800dac0 <get_sequence_step_timeout+0x88>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800da70:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800da74:	461a      	mov	r2, r3
 800da76:	2100      	movs	r1, #0
 800da78:	68f8      	ldr	r0, [r7, #12]
 800da7a:	f7fd fa8d 	bl	800af98 <VL53L0X_GetVcselPulsePeriod>
 800da7e:	4603      	mov	r3, r0
 800da80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800da84:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d109      	bne.n	800daa0 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800da8c:	f107 0320 	add.w	r3, r7, #32
 800da90:	461a      	mov	r2, r3
 800da92:	2146      	movs	r1, #70	@ 0x46
 800da94:	68f8      	ldr	r0, [r7, #12]
 800da96:	f001 fd89 	bl	800f5ac <VL53L0X_RdByte>
 800da9a:	4603      	mov	r3, r0
 800da9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800daa0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800daa4:	4618      	mov	r0, r3
 800daa6:	f7ff ff5d 	bl	800d964 <VL53L0X_decode_timeout>
 800daaa:	4603      	mov	r3, r0
 800daac:	847b      	strh	r3, [r7, #34]	@ 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800daae:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800dab2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800dab4:	4619      	mov	r1, r3
 800dab6:	68f8      	ldr	r0, [r7, #12]
 800dab8:	f7ff ff94 	bl	800d9e4 <VL53L0X_calc_timeout_us>
 800dabc:	62b8      	str	r0, [r7, #40]	@ 0x28
 800dabe:	e092      	b.n	800dbe6 <get_sequence_step_timeout+0x1ae>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800dac0:	7afb      	ldrb	r3, [r7, #11]
 800dac2:	2b03      	cmp	r3, #3
 800dac4:	d135      	bne.n	800db32 <get_sequence_step_timeout+0xfa>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800dac6:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800daca:	461a      	mov	r2, r3
 800dacc:	2100      	movs	r1, #0
 800dace:	68f8      	ldr	r0, [r7, #12]
 800dad0:	f7fd fa62 	bl	800af98 <VL53L0X_GetVcselPulsePeriod>
 800dad4:	4603      	mov	r3, r0
 800dad6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800dada:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800dade:	2b00      	cmp	r3, #0
 800dae0:	f040 8081 	bne.w	800dbe6 <get_sequence_step_timeout+0x1ae>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800dae4:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800dae8:	461a      	mov	r2, r3
 800daea:	2100      	movs	r1, #0
 800daec:	68f8      	ldr	r0, [r7, #12]
 800daee:	f7fd fa53 	bl	800af98 <VL53L0X_GetVcselPulsePeriod>
 800daf2:	4603      	mov	r3, r0
 800daf4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800daf8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d109      	bne.n	800db14 <get_sequence_step_timeout+0xdc>
				Status = VL53L0X_RdWord(Dev,
 800db00:	f107 031e 	add.w	r3, r7, #30
 800db04:	461a      	mov	r2, r3
 800db06:	2151      	movs	r1, #81	@ 0x51
 800db08:	68f8      	ldr	r0, [r7, #12]
 800db0a:	f001 fd79 	bl	800f600 <VL53L0X_RdWord>
 800db0e:	4603      	mov	r3, r0
 800db10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800db14:	8bfb      	ldrh	r3, [r7, #30]
 800db16:	4618      	mov	r0, r3
 800db18:	f7ff ff24 	bl	800d964 <VL53L0X_decode_timeout>
 800db1c:	4603      	mov	r3, r0
 800db1e:	84fb      	strh	r3, [r7, #38]	@ 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800db20:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800db24:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800db26:	4619      	mov	r1, r3
 800db28:	68f8      	ldr	r0, [r7, #12]
 800db2a:	f7ff ff5b 	bl	800d9e4 <VL53L0X_calc_timeout_us>
 800db2e:	62b8      	str	r0, [r7, #40]	@ 0x28
 800db30:	e059      	b.n	800dbe6 <get_sequence_step_timeout+0x1ae>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800db32:	7afb      	ldrb	r3, [r7, #11]
 800db34:	2b04      	cmp	r3, #4
 800db36:	d156      	bne.n	800dbe6 <get_sequence_step_timeout+0x1ae>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800db38:	f107 0314 	add.w	r3, r7, #20
 800db3c:	4619      	mov	r1, r3
 800db3e:	68f8      	ldr	r0, [r7, #12]
 800db40:	f7fd fb34 	bl	800b1ac <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800db44:	2300      	movs	r3, #0
 800db46:	84fb      	strh	r3, [r7, #38]	@ 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800db48:	7dfb      	ldrb	r3, [r7, #23]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d01d      	beq.n	800db8a <get_sequence_step_timeout+0x152>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800db4e:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800db52:	461a      	mov	r2, r3
 800db54:	2100      	movs	r1, #0
 800db56:	68f8      	ldr	r0, [r7, #12]
 800db58:	f7fd fa1e 	bl	800af98 <VL53L0X_GetVcselPulsePeriod>
 800db5c:	4603      	mov	r3, r0
 800db5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800db62:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800db66:	2b00      	cmp	r3, #0
 800db68:	d10f      	bne.n	800db8a <get_sequence_step_timeout+0x152>
				Status = VL53L0X_RdWord(Dev,
 800db6a:	f107 031e 	add.w	r3, r7, #30
 800db6e:	461a      	mov	r2, r3
 800db70:	2151      	movs	r1, #81	@ 0x51
 800db72:	68f8      	ldr	r0, [r7, #12]
 800db74:	f001 fd44 	bl	800f600 <VL53L0X_RdWord>
 800db78:	4603      	mov	r3, r0
 800db7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800db7e:	8bfb      	ldrh	r3, [r7, #30]
 800db80:	4618      	mov	r0, r3
 800db82:	f7ff feef 	bl	800d964 <VL53L0X_decode_timeout>
 800db86:	4603      	mov	r3, r0
 800db88:	84fb      	strh	r3, [r7, #38]	@ 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800db8a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d109      	bne.n	800dba6 <get_sequence_step_timeout+0x16e>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800db92:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800db96:	461a      	mov	r2, r3
 800db98:	2101      	movs	r1, #1
 800db9a:	68f8      	ldr	r0, [r7, #12]
 800db9c:	f7fd f9fc 	bl	800af98 <VL53L0X_GetVcselPulsePeriod>
 800dba0:	4603      	mov	r3, r0
 800dba2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800dba6:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d10f      	bne.n	800dbce <get_sequence_step_timeout+0x196>
			Status = VL53L0X_RdWord(Dev,
 800dbae:	f107 031c 	add.w	r3, r7, #28
 800dbb2:	461a      	mov	r2, r3
 800dbb4:	2171      	movs	r1, #113	@ 0x71
 800dbb6:	68f8      	ldr	r0, [r7, #12]
 800dbb8:	f001 fd22 	bl	800f600 <VL53L0X_RdWord>
 800dbbc:	4603      	mov	r3, r0
 800dbbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800dbc2:	8bbb      	ldrh	r3, [r7, #28]
 800dbc4:	4618      	mov	r0, r3
 800dbc6:	f7ff fecd 	bl	800d964 <VL53L0X_decode_timeout>
 800dbca:	4603      	mov	r3, r0
 800dbcc:	84bb      	strh	r3, [r7, #36]	@ 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800dbce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800dbd0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800dbd2:	1ad3      	subs	r3, r2, r3
 800dbd4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800dbd6:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800dbda:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dbdc:	4619      	mov	r1, r3
 800dbde:	68f8      	ldr	r0, [r7, #12]
 800dbe0:	f7ff ff00 	bl	800d9e4 <VL53L0X_calc_timeout_us>
 800dbe4:	62b8      	str	r0, [r7, #40]	@ 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dbea:	601a      	str	r2, [r3, #0]

	return Status;
 800dbec:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	3730      	adds	r7, #48	@ 0x30
 800dbf4:	46bd      	mov	sp, r7
 800dbf6:	bd80      	pop	{r7, pc}

0800dbf8 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800dbf8:	b580      	push	{r7, lr}
 800dbfa:	b08a      	sub	sp, #40	@ 0x28
 800dbfc:	af00      	add	r7, sp, #0
 800dbfe:	60f8      	str	r0, [r7, #12]
 800dc00:	460b      	mov	r3, r1
 800dc02:	607a      	str	r2, [r7, #4]
 800dc04:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dc06:	2300      	movs	r3, #0
 800dc08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800dc0c:	7afb      	ldrb	r3, [r7, #11]
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d005      	beq.n	800dc1e <set_sequence_step_timeout+0x26>
 800dc12:	7afb      	ldrb	r3, [r7, #11]
 800dc14:	2b01      	cmp	r3, #1
 800dc16:	d002      	beq.n	800dc1e <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800dc18:	7afb      	ldrb	r3, [r7, #11]
 800dc1a:	2b02      	cmp	r3, #2
 800dc1c:	d138      	bne.n	800dc90 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800dc1e:	f107 031b 	add.w	r3, r7, #27
 800dc22:	461a      	mov	r2, r3
 800dc24:	2100      	movs	r1, #0
 800dc26:	68f8      	ldr	r0, [r7, #12]
 800dc28:	f7fd f9b6 	bl	800af98 <VL53L0X_GetVcselPulsePeriod>
 800dc2c:	4603      	mov	r3, r0
 800dc2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800dc32:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d11a      	bne.n	800dc70 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800dc3a:	7efb      	ldrb	r3, [r7, #27]
 800dc3c:	461a      	mov	r2, r3
 800dc3e:	6879      	ldr	r1, [r7, #4]
 800dc40:	68f8      	ldr	r0, [r7, #12]
 800dc42:	f7ff fea5 	bl	800d990 <VL53L0X_calc_timeout_mclks>
 800dc46:	4603      	mov	r3, r0
 800dc48:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800dc4a:	8bbb      	ldrh	r3, [r7, #28]
 800dc4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dc50:	d903      	bls.n	800dc5a <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800dc52:	23ff      	movs	r3, #255	@ 0xff
 800dc54:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800dc58:	e004      	b.n	800dc64 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800dc5a:	8bbb      	ldrh	r3, [r7, #28]
 800dc5c:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800dc5e:	3b01      	subs	r3, #1
 800dc60:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800dc64:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800dc68:	b29a      	uxth	r2, r3
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800dc70:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	f040 80ab 	bne.w	800ddd0 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800dc7a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800dc7e:	461a      	mov	r2, r3
 800dc80:	2146      	movs	r1, #70	@ 0x46
 800dc82:	68f8      	ldr	r0, [r7, #12]
 800dc84:	f001 fc10 	bl	800f4a8 <VL53L0X_WrByte>
 800dc88:	4603      	mov	r3, r0
 800dc8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800dc8e:	e09f      	b.n	800ddd0 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800dc90:	7afb      	ldrb	r3, [r7, #11]
 800dc92:	2b03      	cmp	r3, #3
 800dc94:	d135      	bne.n	800dd02 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800dc96:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d11b      	bne.n	800dcd6 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800dc9e:	f107 031b 	add.w	r3, r7, #27
 800dca2:	461a      	mov	r2, r3
 800dca4:	2100      	movs	r1, #0
 800dca6:	68f8      	ldr	r0, [r7, #12]
 800dca8:	f7fd f976 	bl	800af98 <VL53L0X_GetVcselPulsePeriod>
 800dcac:	4603      	mov	r3, r0
 800dcae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800dcb2:	7efb      	ldrb	r3, [r7, #27]
 800dcb4:	461a      	mov	r2, r3
 800dcb6:	6879      	ldr	r1, [r7, #4]
 800dcb8:	68f8      	ldr	r0, [r7, #12]
 800dcba:	f7ff fe69 	bl	800d990 <VL53L0X_calc_timeout_mclks>
 800dcbe:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800dcc0:	84bb      	strh	r3, [r7, #36]	@ 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800dcc2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	f7ff fe23 	bl	800d910 <VL53L0X_encode_timeout>
 800dcca:	4603      	mov	r3, r0
 800dccc:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800dcce:	8b3a      	ldrh	r2, [r7, #24]
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800dcd6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d108      	bne.n	800dcf0 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800dcde:	8b3b      	ldrh	r3, [r7, #24]
 800dce0:	461a      	mov	r2, r3
 800dce2:	2151      	movs	r1, #81	@ 0x51
 800dce4:	68f8      	ldr	r0, [r7, #12]
 800dce6:	f001 fc03 	bl	800f4f0 <VL53L0X_WrWord>
 800dcea:	4603      	mov	r3, r0
 800dcec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800dcf0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d16b      	bne.n	800ddd0 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	687a      	ldr	r2, [r7, #4]
 800dcfc:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 800dd00:	e066      	b.n	800ddd0 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800dd02:	7afb      	ldrb	r3, [r7, #11]
 800dd04:	2b04      	cmp	r3, #4
 800dd06:	d160      	bne.n	800ddca <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800dd08:	f107 0310 	add.w	r3, r7, #16
 800dd0c:	4619      	mov	r1, r3
 800dd0e:	68f8      	ldr	r0, [r7, #12]
 800dd10:	f7fd fa4c 	bl	800b1ac <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800dd14:	2300      	movs	r3, #0
 800dd16:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800dd18:	7cfb      	ldrb	r3, [r7, #19]
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d01d      	beq.n	800dd5a <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800dd1e:	f107 031b 	add.w	r3, r7, #27
 800dd22:	461a      	mov	r2, r3
 800dd24:	2100      	movs	r1, #0
 800dd26:	68f8      	ldr	r0, [r7, #12]
 800dd28:	f7fd f936 	bl	800af98 <VL53L0X_GetVcselPulsePeriod>
 800dd2c:	4603      	mov	r3, r0
 800dd2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800dd32:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d10f      	bne.n	800dd5a <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800dd3a:	f107 0318 	add.w	r3, r7, #24
 800dd3e:	461a      	mov	r2, r3
 800dd40:	2151      	movs	r1, #81	@ 0x51
 800dd42:	68f8      	ldr	r0, [r7, #12]
 800dd44:	f001 fc5c 	bl	800f600 <VL53L0X_RdWord>
 800dd48:	4603      	mov	r3, r0
 800dd4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800dd4e:	8b3b      	ldrh	r3, [r7, #24]
 800dd50:	4618      	mov	r0, r3
 800dd52:	f7ff fe07 	bl	800d964 <VL53L0X_decode_timeout>
 800dd56:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800dd58:	84bb      	strh	r3, [r7, #36]	@ 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800dd5a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d109      	bne.n	800dd76 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800dd62:	f107 031b 	add.w	r3, r7, #27
 800dd66:	461a      	mov	r2, r3
 800dd68:	2101      	movs	r1, #1
 800dd6a:	68f8      	ldr	r0, [r7, #12]
 800dd6c:	f7fd f914 	bl	800af98 <VL53L0X_GetVcselPulsePeriod>
 800dd70:	4603      	mov	r3, r0
 800dd72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800dd76:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d128      	bne.n	800ddd0 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800dd7e:	7efb      	ldrb	r3, [r7, #27]
 800dd80:	461a      	mov	r2, r3
 800dd82:	6879      	ldr	r1, [r7, #4]
 800dd84:	68f8      	ldr	r0, [r7, #12]
 800dd86:	f7ff fe03 	bl	800d990 <VL53L0X_calc_timeout_mclks>
 800dd8a:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800dd8c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dd8e:	6a3a      	ldr	r2, [r7, #32]
 800dd90:	4413      	add	r3, r2
 800dd92:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800dd94:	6a38      	ldr	r0, [r7, #32]
 800dd96:	f7ff fdbb 	bl	800d910 <VL53L0X_encode_timeout>
 800dd9a:	4603      	mov	r3, r0
 800dd9c:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800dd9e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d108      	bne.n	800ddb8 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800dda6:	8bfb      	ldrh	r3, [r7, #30]
 800dda8:	461a      	mov	r2, r3
 800ddaa:	2171      	movs	r1, #113	@ 0x71
 800ddac:	68f8      	ldr	r0, [r7, #12]
 800ddae:	f001 fb9f 	bl	800f4f0 <VL53L0X_WrWord>
 800ddb2:	4603      	mov	r3, r0
 800ddb4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800ddb8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d107      	bne.n	800ddd0 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	687a      	ldr	r2, [r7, #4]
 800ddc4:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 800ddc8:	e002      	b.n	800ddd0 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ddca:	23fc      	movs	r3, #252	@ 0xfc
 800ddcc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	}
	return Status;
 800ddd0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800ddd4:	4618      	mov	r0, r3
 800ddd6:	3728      	adds	r7, #40	@ 0x28
 800ddd8:	46bd      	mov	sp, r7
 800ddda:	bd80      	pop	{r7, pc}

0800dddc <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b08a      	sub	sp, #40	@ 0x28
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
 800dde4:	460b      	mov	r3, r1
 800dde6:	70fb      	strb	r3, [r7, #3]
 800dde8:	4613      	mov	r3, r2
 800ddea:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ddec:	2300      	movs	r3, #0
 800ddee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800ddf2:	230c      	movs	r3, #12
 800ddf4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800ddf8:	2312      	movs	r3, #18
 800ddfa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800ddfe:	2308      	movs	r3, #8
 800de00:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800de04:	230e      	movs	r3, #14
 800de06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800de0a:	2300      	movs	r3, #0
 800de0c:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800de0e:	78bb      	ldrb	r3, [r7, #2]
 800de10:	f003 0301 	and.w	r3, r3, #1
 800de14:	b2db      	uxtb	r3, r3
 800de16:	2b00      	cmp	r3, #0
 800de18:	d003      	beq.n	800de22 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800de1a:	23fc      	movs	r3, #252	@ 0xfc
 800de1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800de20:	e020      	b.n	800de64 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800de22:	78fb      	ldrb	r3, [r7, #3]
 800de24:	2b00      	cmp	r3, #0
 800de26:	d10d      	bne.n	800de44 <VL53L0X_set_vcsel_pulse_period+0x68>
 800de28:	78ba      	ldrb	r2, [r7, #2]
 800de2a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800de2e:	429a      	cmp	r2, r3
 800de30:	d304      	bcc.n	800de3c <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800de32:	78ba      	ldrb	r2, [r7, #2]
 800de34:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800de38:	429a      	cmp	r2, r3
 800de3a:	d903      	bls.n	800de44 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800de3c:	23fc      	movs	r3, #252	@ 0xfc
 800de3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800de42:	e00f      	b.n	800de64 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800de44:	78fb      	ldrb	r3, [r7, #3]
 800de46:	2b01      	cmp	r3, #1
 800de48:	d10c      	bne.n	800de64 <VL53L0X_set_vcsel_pulse_period+0x88>
 800de4a:	78ba      	ldrb	r2, [r7, #2]
 800de4c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800de50:	429a      	cmp	r2, r3
 800de52:	d304      	bcc.n	800de5e <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800de54:	78ba      	ldrb	r2, [r7, #2]
 800de56:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800de5a:	429a      	cmp	r2, r3
 800de5c:	d902      	bls.n	800de64 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800de5e:	23fc      	movs	r3, #252	@ 0xfc
 800de60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800de64:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d002      	beq.n	800de72 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800de6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800de70:	e237      	b.n	800e2e2 <VL53L0X_set_vcsel_pulse_period+0x506>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800de72:	78fb      	ldrb	r3, [r7, #3]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d150      	bne.n	800df1a <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800de78:	78bb      	ldrb	r3, [r7, #2]
 800de7a:	2b0c      	cmp	r3, #12
 800de7c:	d110      	bne.n	800dea0 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800de7e:	2218      	movs	r2, #24
 800de80:	2157      	movs	r1, #87	@ 0x57
 800de82:	6878      	ldr	r0, [r7, #4]
 800de84:	f001 fb10 	bl	800f4a8 <VL53L0X_WrByte>
 800de88:	4603      	mov	r3, r0
 800de8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800de8e:	2208      	movs	r2, #8
 800de90:	2156      	movs	r1, #86	@ 0x56
 800de92:	6878      	ldr	r0, [r7, #4]
 800de94:	f001 fb08 	bl	800f4a8 <VL53L0X_WrByte>
 800de98:	4603      	mov	r3, r0
 800de9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800de9e:	e17f      	b.n	800e1a0 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800dea0:	78bb      	ldrb	r3, [r7, #2]
 800dea2:	2b0e      	cmp	r3, #14
 800dea4:	d110      	bne.n	800dec8 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800dea6:	2230      	movs	r2, #48	@ 0x30
 800dea8:	2157      	movs	r1, #87	@ 0x57
 800deaa:	6878      	ldr	r0, [r7, #4]
 800deac:	f001 fafc 	bl	800f4a8 <VL53L0X_WrByte>
 800deb0:	4603      	mov	r3, r0
 800deb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800deb6:	2208      	movs	r2, #8
 800deb8:	2156      	movs	r1, #86	@ 0x56
 800deba:	6878      	ldr	r0, [r7, #4]
 800debc:	f001 faf4 	bl	800f4a8 <VL53L0X_WrByte>
 800dec0:	4603      	mov	r3, r0
 800dec2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800dec6:	e16b      	b.n	800e1a0 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800dec8:	78bb      	ldrb	r3, [r7, #2]
 800deca:	2b10      	cmp	r3, #16
 800decc:	d110      	bne.n	800def0 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800dece:	2240      	movs	r2, #64	@ 0x40
 800ded0:	2157      	movs	r1, #87	@ 0x57
 800ded2:	6878      	ldr	r0, [r7, #4]
 800ded4:	f001 fae8 	bl	800f4a8 <VL53L0X_WrByte>
 800ded8:	4603      	mov	r3, r0
 800deda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800dede:	2208      	movs	r2, #8
 800dee0:	2156      	movs	r1, #86	@ 0x56
 800dee2:	6878      	ldr	r0, [r7, #4]
 800dee4:	f001 fae0 	bl	800f4a8 <VL53L0X_WrByte>
 800dee8:	4603      	mov	r3, r0
 800deea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800deee:	e157      	b.n	800e1a0 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800def0:	78bb      	ldrb	r3, [r7, #2]
 800def2:	2b12      	cmp	r3, #18
 800def4:	f040 8154 	bne.w	800e1a0 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800def8:	2250      	movs	r2, #80	@ 0x50
 800defa:	2157      	movs	r1, #87	@ 0x57
 800defc:	6878      	ldr	r0, [r7, #4]
 800defe:	f001 fad3 	bl	800f4a8 <VL53L0X_WrByte>
 800df02:	4603      	mov	r3, r0
 800df04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800df08:	2208      	movs	r2, #8
 800df0a:	2156      	movs	r1, #86	@ 0x56
 800df0c:	6878      	ldr	r0, [r7, #4]
 800df0e:	f001 facb 	bl	800f4a8 <VL53L0X_WrByte>
 800df12:	4603      	mov	r3, r0
 800df14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800df18:	e142      	b.n	800e1a0 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800df1a:	78fb      	ldrb	r3, [r7, #3]
 800df1c:	2b01      	cmp	r3, #1
 800df1e:	f040 813f 	bne.w	800e1a0 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800df22:	78bb      	ldrb	r3, [r7, #2]
 800df24:	2b08      	cmp	r3, #8
 800df26:	d14c      	bne.n	800dfc2 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800df28:	2210      	movs	r2, #16
 800df2a:	2148      	movs	r1, #72	@ 0x48
 800df2c:	6878      	ldr	r0, [r7, #4]
 800df2e:	f001 fabb 	bl	800f4a8 <VL53L0X_WrByte>
 800df32:	4603      	mov	r3, r0
 800df34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800df38:	2208      	movs	r2, #8
 800df3a:	2147      	movs	r1, #71	@ 0x47
 800df3c:	6878      	ldr	r0, [r7, #4]
 800df3e:	f001 fab3 	bl	800f4a8 <VL53L0X_WrByte>
 800df42:	4603      	mov	r3, r0
 800df44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800df48:	2202      	movs	r2, #2
 800df4a:	2132      	movs	r1, #50	@ 0x32
 800df4c:	6878      	ldr	r0, [r7, #4]
 800df4e:	f001 faab 	bl	800f4a8 <VL53L0X_WrByte>
 800df52:	4603      	mov	r3, r0
 800df54:	461a      	mov	r2, r3
 800df56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800df5a:	4313      	orrs	r3, r2
 800df5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800df60:	220c      	movs	r2, #12
 800df62:	2130      	movs	r1, #48	@ 0x30
 800df64:	6878      	ldr	r0, [r7, #4]
 800df66:	f001 fa9f 	bl	800f4a8 <VL53L0X_WrByte>
 800df6a:	4603      	mov	r3, r0
 800df6c:	461a      	mov	r2, r3
 800df6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800df72:	4313      	orrs	r3, r2
 800df74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800df78:	2201      	movs	r2, #1
 800df7a:	21ff      	movs	r1, #255	@ 0xff
 800df7c:	6878      	ldr	r0, [r7, #4]
 800df7e:	f001 fa93 	bl	800f4a8 <VL53L0X_WrByte>
 800df82:	4603      	mov	r3, r0
 800df84:	461a      	mov	r2, r3
 800df86:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800df8a:	4313      	orrs	r3, r2
 800df8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800df90:	2230      	movs	r2, #48	@ 0x30
 800df92:	2130      	movs	r1, #48	@ 0x30
 800df94:	6878      	ldr	r0, [r7, #4]
 800df96:	f001 fa87 	bl	800f4a8 <VL53L0X_WrByte>
 800df9a:	4603      	mov	r3, r0
 800df9c:	461a      	mov	r2, r3
 800df9e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dfa2:	4313      	orrs	r3, r2
 800dfa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	21ff      	movs	r1, #255	@ 0xff
 800dfac:	6878      	ldr	r0, [r7, #4]
 800dfae:	f001 fa7b 	bl	800f4a8 <VL53L0X_WrByte>
 800dfb2:	4603      	mov	r3, r0
 800dfb4:	461a      	mov	r2, r3
 800dfb6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dfba:	4313      	orrs	r3, r2
 800dfbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800dfc0:	e0ee      	b.n	800e1a0 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800dfc2:	78bb      	ldrb	r3, [r7, #2]
 800dfc4:	2b0a      	cmp	r3, #10
 800dfc6:	d14c      	bne.n	800e062 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800dfc8:	2228      	movs	r2, #40	@ 0x28
 800dfca:	2148      	movs	r1, #72	@ 0x48
 800dfcc:	6878      	ldr	r0, [r7, #4]
 800dfce:	f001 fa6b 	bl	800f4a8 <VL53L0X_WrByte>
 800dfd2:	4603      	mov	r3, r0
 800dfd4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800dfd8:	2208      	movs	r2, #8
 800dfda:	2147      	movs	r1, #71	@ 0x47
 800dfdc:	6878      	ldr	r0, [r7, #4]
 800dfde:	f001 fa63 	bl	800f4a8 <VL53L0X_WrByte>
 800dfe2:	4603      	mov	r3, r0
 800dfe4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800dfe8:	2203      	movs	r2, #3
 800dfea:	2132      	movs	r1, #50	@ 0x32
 800dfec:	6878      	ldr	r0, [r7, #4]
 800dfee:	f001 fa5b 	bl	800f4a8 <VL53L0X_WrByte>
 800dff2:	4603      	mov	r3, r0
 800dff4:	461a      	mov	r2, r3
 800dff6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dffa:	4313      	orrs	r3, r2
 800dffc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800e000:	2209      	movs	r2, #9
 800e002:	2130      	movs	r1, #48	@ 0x30
 800e004:	6878      	ldr	r0, [r7, #4]
 800e006:	f001 fa4f 	bl	800f4a8 <VL53L0X_WrByte>
 800e00a:	4603      	mov	r3, r0
 800e00c:	461a      	mov	r2, r3
 800e00e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e012:	4313      	orrs	r3, r2
 800e014:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800e018:	2201      	movs	r2, #1
 800e01a:	21ff      	movs	r1, #255	@ 0xff
 800e01c:	6878      	ldr	r0, [r7, #4]
 800e01e:	f001 fa43 	bl	800f4a8 <VL53L0X_WrByte>
 800e022:	4603      	mov	r3, r0
 800e024:	461a      	mov	r2, r3
 800e026:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e02a:	4313      	orrs	r3, r2
 800e02c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800e030:	2220      	movs	r2, #32
 800e032:	2130      	movs	r1, #48	@ 0x30
 800e034:	6878      	ldr	r0, [r7, #4]
 800e036:	f001 fa37 	bl	800f4a8 <VL53L0X_WrByte>
 800e03a:	4603      	mov	r3, r0
 800e03c:	461a      	mov	r2, r3
 800e03e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e042:	4313      	orrs	r3, r2
 800e044:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800e048:	2200      	movs	r2, #0
 800e04a:	21ff      	movs	r1, #255	@ 0xff
 800e04c:	6878      	ldr	r0, [r7, #4]
 800e04e:	f001 fa2b 	bl	800f4a8 <VL53L0X_WrByte>
 800e052:	4603      	mov	r3, r0
 800e054:	461a      	mov	r2, r3
 800e056:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e05a:	4313      	orrs	r3, r2
 800e05c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e060:	e09e      	b.n	800e1a0 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800e062:	78bb      	ldrb	r3, [r7, #2]
 800e064:	2b0c      	cmp	r3, #12
 800e066:	d14c      	bne.n	800e102 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800e068:	2238      	movs	r2, #56	@ 0x38
 800e06a:	2148      	movs	r1, #72	@ 0x48
 800e06c:	6878      	ldr	r0, [r7, #4]
 800e06e:	f001 fa1b 	bl	800f4a8 <VL53L0X_WrByte>
 800e072:	4603      	mov	r3, r0
 800e074:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800e078:	2208      	movs	r2, #8
 800e07a:	2147      	movs	r1, #71	@ 0x47
 800e07c:	6878      	ldr	r0, [r7, #4]
 800e07e:	f001 fa13 	bl	800f4a8 <VL53L0X_WrByte>
 800e082:	4603      	mov	r3, r0
 800e084:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800e088:	2203      	movs	r2, #3
 800e08a:	2132      	movs	r1, #50	@ 0x32
 800e08c:	6878      	ldr	r0, [r7, #4]
 800e08e:	f001 fa0b 	bl	800f4a8 <VL53L0X_WrByte>
 800e092:	4603      	mov	r3, r0
 800e094:	461a      	mov	r2, r3
 800e096:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e09a:	4313      	orrs	r3, r2
 800e09c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800e0a0:	2208      	movs	r2, #8
 800e0a2:	2130      	movs	r1, #48	@ 0x30
 800e0a4:	6878      	ldr	r0, [r7, #4]
 800e0a6:	f001 f9ff 	bl	800f4a8 <VL53L0X_WrByte>
 800e0aa:	4603      	mov	r3, r0
 800e0ac:	461a      	mov	r2, r3
 800e0ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e0b2:	4313      	orrs	r3, r2
 800e0b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800e0b8:	2201      	movs	r2, #1
 800e0ba:	21ff      	movs	r1, #255	@ 0xff
 800e0bc:	6878      	ldr	r0, [r7, #4]
 800e0be:	f001 f9f3 	bl	800f4a8 <VL53L0X_WrByte>
 800e0c2:	4603      	mov	r3, r0
 800e0c4:	461a      	mov	r2, r3
 800e0c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e0ca:	4313      	orrs	r3, r2
 800e0cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800e0d0:	2220      	movs	r2, #32
 800e0d2:	2130      	movs	r1, #48	@ 0x30
 800e0d4:	6878      	ldr	r0, [r7, #4]
 800e0d6:	f001 f9e7 	bl	800f4a8 <VL53L0X_WrByte>
 800e0da:	4603      	mov	r3, r0
 800e0dc:	461a      	mov	r2, r3
 800e0de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e0e2:	4313      	orrs	r3, r2
 800e0e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800e0e8:	2200      	movs	r2, #0
 800e0ea:	21ff      	movs	r1, #255	@ 0xff
 800e0ec:	6878      	ldr	r0, [r7, #4]
 800e0ee:	f001 f9db 	bl	800f4a8 <VL53L0X_WrByte>
 800e0f2:	4603      	mov	r3, r0
 800e0f4:	461a      	mov	r2, r3
 800e0f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e0fa:	4313      	orrs	r3, r2
 800e0fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e100:	e04e      	b.n	800e1a0 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800e102:	78bb      	ldrb	r3, [r7, #2]
 800e104:	2b0e      	cmp	r3, #14
 800e106:	d14b      	bne.n	800e1a0 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800e108:	2248      	movs	r2, #72	@ 0x48
 800e10a:	2148      	movs	r1, #72	@ 0x48
 800e10c:	6878      	ldr	r0, [r7, #4]
 800e10e:	f001 f9cb 	bl	800f4a8 <VL53L0X_WrByte>
 800e112:	4603      	mov	r3, r0
 800e114:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800e118:	2208      	movs	r2, #8
 800e11a:	2147      	movs	r1, #71	@ 0x47
 800e11c:	6878      	ldr	r0, [r7, #4]
 800e11e:	f001 f9c3 	bl	800f4a8 <VL53L0X_WrByte>
 800e122:	4603      	mov	r3, r0
 800e124:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800e128:	2203      	movs	r2, #3
 800e12a:	2132      	movs	r1, #50	@ 0x32
 800e12c:	6878      	ldr	r0, [r7, #4]
 800e12e:	f001 f9bb 	bl	800f4a8 <VL53L0X_WrByte>
 800e132:	4603      	mov	r3, r0
 800e134:	461a      	mov	r2, r3
 800e136:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e13a:	4313      	orrs	r3, r2
 800e13c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800e140:	2207      	movs	r2, #7
 800e142:	2130      	movs	r1, #48	@ 0x30
 800e144:	6878      	ldr	r0, [r7, #4]
 800e146:	f001 f9af 	bl	800f4a8 <VL53L0X_WrByte>
 800e14a:	4603      	mov	r3, r0
 800e14c:	461a      	mov	r2, r3
 800e14e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e152:	4313      	orrs	r3, r2
 800e154:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800e158:	2201      	movs	r2, #1
 800e15a:	21ff      	movs	r1, #255	@ 0xff
 800e15c:	6878      	ldr	r0, [r7, #4]
 800e15e:	f001 f9a3 	bl	800f4a8 <VL53L0X_WrByte>
 800e162:	4603      	mov	r3, r0
 800e164:	461a      	mov	r2, r3
 800e166:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e16a:	4313      	orrs	r3, r2
 800e16c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800e170:	2220      	movs	r2, #32
 800e172:	2130      	movs	r1, #48	@ 0x30
 800e174:	6878      	ldr	r0, [r7, #4]
 800e176:	f001 f997 	bl	800f4a8 <VL53L0X_WrByte>
 800e17a:	4603      	mov	r3, r0
 800e17c:	461a      	mov	r2, r3
 800e17e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e182:	4313      	orrs	r3, r2
 800e184:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800e188:	2200      	movs	r2, #0
 800e18a:	21ff      	movs	r1, #255	@ 0xff
 800e18c:	6878      	ldr	r0, [r7, #4]
 800e18e:	f001 f98b 	bl	800f4a8 <VL53L0X_WrByte>
 800e192:	4603      	mov	r3, r0
 800e194:	461a      	mov	r2, r3
 800e196:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e19a:	4313      	orrs	r3, r2
 800e19c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800e1a0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d17e      	bne.n	800e2a6 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800e1a8:	78bb      	ldrb	r3, [r7, #2]
 800e1aa:	4618      	mov	r0, r3
 800e1ac:	f7fe fe3b 	bl	800ce26 <VL53L0X_encode_vcsel_period>
 800e1b0:	4603      	mov	r3, r0
 800e1b2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800e1b6:	78fb      	ldrb	r3, [r7, #3]
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d002      	beq.n	800e1c2 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800e1bc:	2b01      	cmp	r3, #1
 800e1be:	d045      	beq.n	800e24c <VL53L0X_set_vcsel_pulse_period+0x470>
 800e1c0:	e06e      	b.n	800e2a0 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800e1c2:	f107 0314 	add.w	r3, r7, #20
 800e1c6:	461a      	mov	r2, r3
 800e1c8:	2103      	movs	r1, #3
 800e1ca:	6878      	ldr	r0, [r7, #4]
 800e1cc:	f7ff fc34 	bl	800da38 <get_sequence_step_timeout>
 800e1d0:	4603      	mov	r3, r0
 800e1d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800e1d6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d109      	bne.n	800e1f2 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800e1de:	f107 0310 	add.w	r3, r7, #16
 800e1e2:	461a      	mov	r2, r3
 800e1e4:	2102      	movs	r1, #2
 800e1e6:	6878      	ldr	r0, [r7, #4]
 800e1e8:	f7ff fc26 	bl	800da38 <get_sequence_step_timeout>
 800e1ec:	4603      	mov	r3, r0
 800e1ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800e1f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d109      	bne.n	800e20e <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800e1fa:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e1fe:	461a      	mov	r2, r3
 800e200:	2150      	movs	r1, #80	@ 0x50
 800e202:	6878      	ldr	r0, [r7, #4]
 800e204:	f001 f950 	bl	800f4a8 <VL53L0X_WrByte>
 800e208:	4603      	mov	r3, r0
 800e20a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800e20e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e212:	2b00      	cmp	r3, #0
 800e214:	d108      	bne.n	800e228 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800e216:	697b      	ldr	r3, [r7, #20]
 800e218:	461a      	mov	r2, r3
 800e21a:	2103      	movs	r1, #3
 800e21c:	6878      	ldr	r0, [r7, #4]
 800e21e:	f7ff fceb 	bl	800dbf8 <set_sequence_step_timeout>
 800e222:	4603      	mov	r3, r0
 800e224:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800e228:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d108      	bne.n	800e242 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800e230:	693b      	ldr	r3, [r7, #16]
 800e232:	461a      	mov	r2, r3
 800e234:	2102      	movs	r1, #2
 800e236:	6878      	ldr	r0, [r7, #4]
 800e238:	f7ff fcde 	bl	800dbf8 <set_sequence_step_timeout>
 800e23c:	4603      	mov	r3, r0
 800e23e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	78ba      	ldrb	r2, [r7, #2]
 800e246:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800e24a:	e02c      	b.n	800e2a6 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800e24c:	f107 0318 	add.w	r3, r7, #24
 800e250:	461a      	mov	r2, r3
 800e252:	2104      	movs	r1, #4
 800e254:	6878      	ldr	r0, [r7, #4]
 800e256:	f7ff fbef 	bl	800da38 <get_sequence_step_timeout>
 800e25a:	4603      	mov	r3, r0
 800e25c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800e260:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e264:	2b00      	cmp	r3, #0
 800e266:	d109      	bne.n	800e27c <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800e268:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e26c:	461a      	mov	r2, r3
 800e26e:	2170      	movs	r1, #112	@ 0x70
 800e270:	6878      	ldr	r0, [r7, #4]
 800e272:	f001 f919 	bl	800f4a8 <VL53L0X_WrByte>
 800e276:	4603      	mov	r3, r0
 800e278:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800e27c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e280:	2b00      	cmp	r3, #0
 800e282:	d108      	bne.n	800e296 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800e284:	69bb      	ldr	r3, [r7, #24]
 800e286:	461a      	mov	r2, r3
 800e288:	2104      	movs	r1, #4
 800e28a:	6878      	ldr	r0, [r7, #4]
 800e28c:	f7ff fcb4 	bl	800dbf8 <set_sequence_step_timeout>
 800e290:	4603      	mov	r3, r0
 800e292:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	78ba      	ldrb	r2, [r7, #2]
 800e29a:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800e29e:	e002      	b.n	800e2a6 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800e2a0:	23fc      	movs	r3, #252	@ 0xfc
 800e2a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
	}

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800e2a6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d109      	bne.n	800e2c2 <VL53L0X_set_vcsel_pulse_period+0x4e6>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	695b      	ldr	r3, [r3, #20]
 800e2b2:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800e2b4:	69f9      	ldr	r1, [r7, #28]
 800e2b6:	6878      	ldr	r0, [r7, #4]
 800e2b8:	f7fc fe30 	bl	800af1c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800e2bc:	4603      	mov	r3, r0
 800e2be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800e2c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d109      	bne.n	800e2de <VL53L0X_set_vcsel_pulse_period+0x502>
		Status = VL53L0X_perform_phase_calibration(
 800e2ca:	f107 010f 	add.w	r1, r7, #15
 800e2ce:	2301      	movs	r3, #1
 800e2d0:	2200      	movs	r2, #0
 800e2d2:	6878      	ldr	r0, [r7, #4]
 800e2d4:	f7fe fcc2 	bl	800cc5c <VL53L0X_perform_phase_calibration>
 800e2d8:	4603      	mov	r3, r0
 800e2da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800e2de:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800e2e2:	4618      	mov	r0, r3
 800e2e4:	3728      	adds	r7, #40	@ 0x28
 800e2e6:	46bd      	mov	sp, r7
 800e2e8:	bd80      	pop	{r7, pc}

0800e2ea <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800e2ea:	b580      	push	{r7, lr}
 800e2ec:	b086      	sub	sp, #24
 800e2ee:	af00      	add	r7, sp, #0
 800e2f0:	60f8      	str	r0, [r7, #12]
 800e2f2:	460b      	mov	r3, r1
 800e2f4:	607a      	str	r2, [r7, #4]
 800e2f6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e2f8:	2300      	movs	r3, #0
 800e2fa:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800e2fc:	7afb      	ldrb	r3, [r7, #11]
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d002      	beq.n	800e308 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800e302:	2b01      	cmp	r3, #1
 800e304:	d00a      	beq.n	800e31c <VL53L0X_get_vcsel_pulse_period+0x32>
 800e306:	e013      	b.n	800e330 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800e308:	f107 0316 	add.w	r3, r7, #22
 800e30c:	461a      	mov	r2, r3
 800e30e:	2150      	movs	r1, #80	@ 0x50
 800e310:	68f8      	ldr	r0, [r7, #12]
 800e312:	f001 f94b 	bl	800f5ac <VL53L0X_RdByte>
 800e316:	4603      	mov	r3, r0
 800e318:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800e31a:	e00b      	b.n	800e334 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800e31c:	f107 0316 	add.w	r3, r7, #22
 800e320:	461a      	mov	r2, r3
 800e322:	2170      	movs	r1, #112	@ 0x70
 800e324:	68f8      	ldr	r0, [r7, #12]
 800e326:	f001 f941 	bl	800f5ac <VL53L0X_RdByte>
 800e32a:	4603      	mov	r3, r0
 800e32c:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800e32e:	e001      	b.n	800e334 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800e330:	23fc      	movs	r3, #252	@ 0xfc
 800e332:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800e334:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d107      	bne.n	800e34c <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800e33c:	7dbb      	ldrb	r3, [r7, #22]
 800e33e:	4618      	mov	r0, r3
 800e340:	f7fe fd5e 	bl	800ce00 <VL53L0X_decode_vcsel_period>
 800e344:	4603      	mov	r3, r0
 800e346:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	701a      	strb	r2, [r3, #0]

	return Status;
 800e34c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e350:	4618      	mov	r0, r3
 800e352:	3718      	adds	r7, #24
 800e354:	46bd      	mov	sp, r7
 800e356:	bd80      	pop	{r7, pc}

0800e358 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800e358:	b580      	push	{r7, lr}
 800e35a:	b092      	sub	sp, #72	@ 0x48
 800e35c:	af00      	add	r7, sp, #0
 800e35e:	6078      	str	r0, [r7, #4]
 800e360:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e362:	2300      	movs	r3, #0
 800e364:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800e368:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800e36c:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800e36e:	f240 7376 	movw	r3, #1910	@ 0x776
 800e372:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800e374:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800e378:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800e37a:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800e37e:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800e380:	f240 234e 	movw	r3, #590	@ 0x24e
 800e384:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800e386:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800e38a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800e38c:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800e390:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800e392:	f240 2326 	movw	r3, #550	@ 0x226
 800e396:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800e398:	2300      	movs	r3, #0
 800e39a:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800e39c:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800e3a0:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800e3a2:	2300      	movs	r3, #0
 800e3a4:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800e3a6:	683a      	ldr	r2, [r7, #0]
 800e3a8:	6a3b      	ldr	r3, [r7, #32]
 800e3aa:	429a      	cmp	r2, r3
 800e3ac:	d205      	bcs.n	800e3ba <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800e3ae:	23fc      	movs	r3, #252	@ 0xfc
 800e3b0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		return Status;
 800e3b4:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800e3b8:	e0aa      	b.n	800e510 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800e3ba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e3bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3be:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800e3c0:	683a      	ldr	r2, [r7, #0]
 800e3c2:	1ad3      	subs	r3, r2, r3
 800e3c4:	643b      	str	r3, [r7, #64]	@ 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800e3c6:	f107 0314 	add.w	r3, r7, #20
 800e3ca:	4619      	mov	r1, r3
 800e3cc:	6878      	ldr	r0, [r7, #4]
 800e3ce:	f7fc feed 	bl	800b1ac <VL53L0X_GetSequenceStepEnables>
 800e3d2:	4603      	mov	r3, r0
 800e3d4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800e3d8:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d15b      	bne.n	800e498 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800e3e0:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d105      	bne.n	800e3f2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800e3e6:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d102      	bne.n	800e3f2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800e3ec:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d052      	beq.n	800e498 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800e3f2:	f107 0310 	add.w	r3, r7, #16
 800e3f6:	461a      	mov	r2, r3
 800e3f8:	2102      	movs	r1, #2
 800e3fa:	6878      	ldr	r0, [r7, #4]
 800e3fc:	f7ff fb1c 	bl	800da38 <get_sequence_step_timeout>
 800e400:	4603      	mov	r3, r0
 800e402:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800e406:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d002      	beq.n	800e414 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800e40e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800e412:	e07d      	b.n	800e510 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800e414:	7d3b      	ldrb	r3, [r7, #20]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d00f      	beq.n	800e43a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800e41a:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800e41c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e41e:	4413      	add	r3, r2
 800e420:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800e422:	69fa      	ldr	r2, [r7, #28]
 800e424:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e426:	429a      	cmp	r2, r3
 800e428:	d204      	bcs.n	800e434 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800e42a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e42c:	69fb      	ldr	r3, [r7, #28]
 800e42e:	1ad3      	subs	r3, r2, r3
 800e430:	643b      	str	r3, [r7, #64]	@ 0x40
 800e432:	e002      	b.n	800e43a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800e434:	23fc      	movs	r3, #252	@ 0xfc
 800e436:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800e43a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d002      	beq.n	800e448 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800e442:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800e446:	e063      	b.n	800e510 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800e448:	7dbb      	ldrb	r3, [r7, #22]
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d011      	beq.n	800e472 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800e44e:	693a      	ldr	r2, [r7, #16]
 800e450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e452:	4413      	add	r3, r2
 800e454:	005b      	lsls	r3, r3, #1
 800e456:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800e458:	69fa      	ldr	r2, [r7, #28]
 800e45a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e45c:	429a      	cmp	r2, r3
 800e45e:	d204      	bcs.n	800e46a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800e460:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e462:	69fb      	ldr	r3, [r7, #28]
 800e464:	1ad3      	subs	r3, r2, r3
 800e466:	643b      	str	r3, [r7, #64]	@ 0x40
 800e468:	e016      	b.n	800e498 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800e46a:	23fc      	movs	r3, #252	@ 0xfc
 800e46c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800e470:	e012      	b.n	800e498 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800e472:	7d7b      	ldrb	r3, [r7, #21]
 800e474:	2b00      	cmp	r3, #0
 800e476:	d00f      	beq.n	800e498 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800e478:	693b      	ldr	r3, [r7, #16]
 800e47a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e47c:	4413      	add	r3, r2
 800e47e:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800e480:	69fa      	ldr	r2, [r7, #28]
 800e482:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e484:	429a      	cmp	r2, r3
 800e486:	d204      	bcs.n	800e492 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800e488:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e48a:	69fb      	ldr	r3, [r7, #28]
 800e48c:	1ad3      	subs	r3, r2, r3
 800e48e:	643b      	str	r3, [r7, #64]	@ 0x40
 800e490:	e002      	b.n	800e498 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800e492:	23fc      	movs	r3, #252	@ 0xfc
 800e494:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800e498:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d002      	beq.n	800e4a6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800e4a0:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800e4a4:	e034      	b.n	800e510 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800e4a6:	7dfb      	ldrb	r3, [r7, #23]
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d019      	beq.n	800e4e0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800e4ac:	f107 030c 	add.w	r3, r7, #12
 800e4b0:	461a      	mov	r2, r3
 800e4b2:	2103      	movs	r1, #3
 800e4b4:	6878      	ldr	r0, [r7, #4]
 800e4b6:	f7ff fabf 	bl	800da38 <get_sequence_step_timeout>
 800e4ba:	4603      	mov	r3, r0
 800e4bc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e4c4:	4413      	add	r3, r2
 800e4c6:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800e4c8:	69fa      	ldr	r2, [r7, #28]
 800e4ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e4cc:	429a      	cmp	r2, r3
 800e4ce:	d204      	bcs.n	800e4da <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800e4d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e4d2:	69fb      	ldr	r3, [r7, #28]
 800e4d4:	1ad3      	subs	r3, r2, r3
 800e4d6:	643b      	str	r3, [r7, #64]	@ 0x40
 800e4d8:	e002      	b.n	800e4e0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800e4da:	23fc      	movs	r3, #252	@ 0xfc
 800e4dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800e4e0:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d111      	bne.n	800e50c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800e4e8:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d00e      	beq.n	800e50c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800e4ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e4f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4f2:	1ad3      	subs	r3, r2, r3
 800e4f4:	643b      	str	r3, [r7, #64]	@ 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800e4f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e4f8:	2104      	movs	r1, #4
 800e4fa:	6878      	ldr	r0, [r7, #4]
 800e4fc:	f7ff fb7c 	bl	800dbf8 <set_sequence_step_timeout>
 800e500:	4603      	mov	r3, r0
 800e502:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	683a      	ldr	r2, [r7, #0]
 800e50a:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800e50c:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 800e510:	4618      	mov	r0, r3
 800e512:	3748      	adds	r7, #72	@ 0x48
 800e514:	46bd      	mov	sp, r7
 800e516:	bd80      	pop	{r7, pc}

0800e518 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800e518:	b580      	push	{r7, lr}
 800e51a:	b090      	sub	sp, #64	@ 0x40
 800e51c:	af00      	add	r7, sp, #0
 800e51e:	6078      	str	r0, [r7, #4]
 800e520:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e522:	2300      	movs	r3, #0
 800e524:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800e528:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800e52c:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800e52e:	f240 7376 	movw	r3, #1910	@ 0x776
 800e532:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800e534:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800e538:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800e53a:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800e53e:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800e540:	f240 234e 	movw	r3, #590	@ 0x24e
 800e544:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800e546:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800e54a:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800e54c:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800e550:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800e552:	f240 2326 	movw	r3, #550	@ 0x226
 800e556:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800e558:	2300      	movs	r3, #0
 800e55a:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800e55c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e55e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e560:	441a      	add	r2, r3
 800e562:	683b      	ldr	r3, [r7, #0]
 800e564:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800e566:	f107 0318 	add.w	r3, r7, #24
 800e56a:	4619      	mov	r1, r3
 800e56c:	6878      	ldr	r0, [r7, #4]
 800e56e:	f7fc fe1d 	bl	800b1ac <VL53L0X_GetSequenceStepEnables>
 800e572:	4603      	mov	r3, r0
 800e574:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800e578:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d002      	beq.n	800e586 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800e580:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e584:	e075      	b.n	800e672 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800e586:	7e3b      	ldrb	r3, [r7, #24]
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d105      	bne.n	800e598 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800e58c:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d102      	bne.n	800e598 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800e592:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800e594:	2b00      	cmp	r3, #0
 800e596:	d030      	beq.n	800e5fa <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800e598:	f107 0310 	add.w	r3, r7, #16
 800e59c:	461a      	mov	r2, r3
 800e59e:	2102      	movs	r1, #2
 800e5a0:	6878      	ldr	r0, [r7, #4]
 800e5a2:	f7ff fa49 	bl	800da38 <get_sequence_step_timeout>
 800e5a6:	4603      	mov	r3, r0
 800e5a8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800e5ac:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d122      	bne.n	800e5fa <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800e5b4:	7e3b      	ldrb	r3, [r7, #24]
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d007      	beq.n	800e5ca <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800e5ba:	683b      	ldr	r3, [r7, #0]
 800e5bc:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800e5be:	6939      	ldr	r1, [r7, #16]
 800e5c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5c2:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800e5c4:	441a      	add	r2, r3
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800e5ca:	7ebb      	ldrb	r3, [r7, #26]
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d009      	beq.n	800e5e4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800e5d0:	683b      	ldr	r3, [r7, #0]
 800e5d2:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800e5d4:	6939      	ldr	r1, [r7, #16]
 800e5d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5d8:	440b      	add	r3, r1
 800e5da:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800e5dc:	441a      	add	r2, r3
 800e5de:	683b      	ldr	r3, [r7, #0]
 800e5e0:	601a      	str	r2, [r3, #0]
 800e5e2:	e00a      	b.n	800e5fa <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800e5e4:	7e7b      	ldrb	r3, [r7, #25]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d007      	beq.n	800e5fa <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800e5ea:	683b      	ldr	r3, [r7, #0]
 800e5ec:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800e5ee:	6939      	ldr	r1, [r7, #16]
 800e5f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5f2:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800e5f4:	441a      	add	r2, r3
 800e5f6:	683b      	ldr	r3, [r7, #0]
 800e5f8:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800e5fa:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d114      	bne.n	800e62c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800e602:	7efb      	ldrb	r3, [r7, #27]
 800e604:	2b00      	cmp	r3, #0
 800e606:	d011      	beq.n	800e62c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800e608:	f107 030c 	add.w	r3, r7, #12
 800e60c:	461a      	mov	r2, r3
 800e60e:	2103      	movs	r1, #3
 800e610:	6878      	ldr	r0, [r7, #4]
 800e612:	f7ff fa11 	bl	800da38 <get_sequence_step_timeout>
 800e616:	4603      	mov	r3, r0
 800e618:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800e61c:	683b      	ldr	r3, [r7, #0]
 800e61e:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800e620:	68f9      	ldr	r1, [r7, #12]
 800e622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e624:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800e626:	441a      	add	r2, r3
 800e628:	683b      	ldr	r3, [r7, #0]
 800e62a:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800e62c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e630:	2b00      	cmp	r3, #0
 800e632:	d114      	bne.n	800e65e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800e634:	7f3b      	ldrb	r3, [r7, #28]
 800e636:	2b00      	cmp	r3, #0
 800e638:	d011      	beq.n	800e65e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800e63a:	f107 0314 	add.w	r3, r7, #20
 800e63e:	461a      	mov	r2, r3
 800e640:	2104      	movs	r1, #4
 800e642:	6878      	ldr	r0, [r7, #4]
 800e644:	f7ff f9f8 	bl	800da38 <get_sequence_step_timeout>
 800e648:	4603      	mov	r3, r0
 800e64a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800e64e:	683b      	ldr	r3, [r7, #0]
 800e650:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800e652:	6979      	ldr	r1, [r7, #20]
 800e654:	6a3b      	ldr	r3, [r7, #32]
 800e656:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800e658:	441a      	add	r2, r3
 800e65a:	683b      	ldr	r3, [r7, #0]
 800e65c:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800e65e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e662:	2b00      	cmp	r3, #0
 800e664:	d103      	bne.n	800e66e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800e666:	683b      	ldr	r3, [r7, #0]
 800e668:	681a      	ldr	r2, [r3, #0]
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800e66e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800e672:	4618      	mov	r0, r3
 800e674:	3740      	adds	r7, #64	@ 0x40
 800e676:	46bd      	mov	sp, r7
 800e678:	bd80      	pop	{r7, pc}
	...

0800e67c <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800e67c:	b580      	push	{r7, lr}
 800e67e:	b088      	sub	sp, #32
 800e680:	af00      	add	r7, sp, #0
 800e682:	6078      	str	r0, [r7, #4]
 800e684:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e686:	2300      	movs	r3, #0
 800e688:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800e68a:	2300      	movs	r3, #0
 800e68c:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800e68e:	e0c6      	b.n	800e81e <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800e690:	697b      	ldr	r3, [r7, #20]
 800e692:	683a      	ldr	r2, [r7, #0]
 800e694:	4413      	add	r3, r2
 800e696:	781b      	ldrb	r3, [r3, #0]
 800e698:	74fb      	strb	r3, [r7, #19]
		Index++;
 800e69a:	697b      	ldr	r3, [r7, #20]
 800e69c:	3301      	adds	r3, #1
 800e69e:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800e6a0:	7cfb      	ldrb	r3, [r7, #19]
 800e6a2:	2bff      	cmp	r3, #255	@ 0xff
 800e6a4:	f040 808d 	bne.w	800e7c2 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800e6a8:	697b      	ldr	r3, [r7, #20]
 800e6aa:	683a      	ldr	r2, [r7, #0]
 800e6ac:	4413      	add	r3, r2
 800e6ae:	781b      	ldrb	r3, [r3, #0]
 800e6b0:	747b      	strb	r3, [r7, #17]
			Index++;
 800e6b2:	697b      	ldr	r3, [r7, #20]
 800e6b4:	3301      	adds	r3, #1
 800e6b6:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800e6b8:	7c7b      	ldrb	r3, [r7, #17]
 800e6ba:	2b03      	cmp	r3, #3
 800e6bc:	d87e      	bhi.n	800e7bc <VL53L0X_load_tuning_settings+0x140>
 800e6be:	a201      	add	r2, pc, #4	@ (adr r2, 800e6c4 <VL53L0X_load_tuning_settings+0x48>)
 800e6c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6c4:	0800e6d5 	.word	0x0800e6d5
 800e6c8:	0800e70f 	.word	0x0800e70f
 800e6cc:	0800e749 	.word	0x0800e749
 800e6d0:	0800e783 	.word	0x0800e783
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800e6d4:	697b      	ldr	r3, [r7, #20]
 800e6d6:	683a      	ldr	r2, [r7, #0]
 800e6d8:	4413      	add	r3, r2
 800e6da:	781b      	ldrb	r3, [r3, #0]
 800e6dc:	743b      	strb	r3, [r7, #16]
				Index++;
 800e6de:	697b      	ldr	r3, [r7, #20]
 800e6e0:	3301      	adds	r3, #1
 800e6e2:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800e6e4:	697b      	ldr	r3, [r7, #20]
 800e6e6:	683a      	ldr	r2, [r7, #0]
 800e6e8:	4413      	add	r3, r2
 800e6ea:	781b      	ldrb	r3, [r3, #0]
 800e6ec:	73fb      	strb	r3, [r7, #15]
				Index++;
 800e6ee:	697b      	ldr	r3, [r7, #20]
 800e6f0:	3301      	adds	r3, #1
 800e6f2:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800e6f4:	7c3b      	ldrb	r3, [r7, #16]
 800e6f6:	b29b      	uxth	r3, r3
 800e6f8:	021b      	lsls	r3, r3, #8
 800e6fa:	b29a      	uxth	r2, r3
 800e6fc:	7bfb      	ldrb	r3, [r7, #15]
 800e6fe:	b29b      	uxth	r3, r3
 800e700:	4413      	add	r3, r2
 800e702:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	89ba      	ldrh	r2, [r7, #12]
 800e708:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
				break;
 800e70c:	e087      	b.n	800e81e <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800e70e:	697b      	ldr	r3, [r7, #20]
 800e710:	683a      	ldr	r2, [r7, #0]
 800e712:	4413      	add	r3, r2
 800e714:	781b      	ldrb	r3, [r3, #0]
 800e716:	743b      	strb	r3, [r7, #16]
				Index++;
 800e718:	697b      	ldr	r3, [r7, #20]
 800e71a:	3301      	adds	r3, #1
 800e71c:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800e71e:	697b      	ldr	r3, [r7, #20]
 800e720:	683a      	ldr	r2, [r7, #0]
 800e722:	4413      	add	r3, r2
 800e724:	781b      	ldrb	r3, [r3, #0]
 800e726:	73fb      	strb	r3, [r7, #15]
				Index++;
 800e728:	697b      	ldr	r3, [r7, #20]
 800e72a:	3301      	adds	r3, #1
 800e72c:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800e72e:	7c3b      	ldrb	r3, [r7, #16]
 800e730:	b29b      	uxth	r3, r3
 800e732:	021b      	lsls	r3, r3, #8
 800e734:	b29a      	uxth	r2, r3
 800e736:	7bfb      	ldrb	r3, [r7, #15]
 800e738:	b29b      	uxth	r3, r3
 800e73a:	4413      	add	r3, r2
 800e73c:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	89ba      	ldrh	r2, [r7, #12]
 800e742:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
					Temp16);
				break;
 800e746:	e06a      	b.n	800e81e <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800e748:	697b      	ldr	r3, [r7, #20]
 800e74a:	683a      	ldr	r2, [r7, #0]
 800e74c:	4413      	add	r3, r2
 800e74e:	781b      	ldrb	r3, [r3, #0]
 800e750:	743b      	strb	r3, [r7, #16]
				Index++;
 800e752:	697b      	ldr	r3, [r7, #20]
 800e754:	3301      	adds	r3, #1
 800e756:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800e758:	697b      	ldr	r3, [r7, #20]
 800e75a:	683a      	ldr	r2, [r7, #0]
 800e75c:	4413      	add	r3, r2
 800e75e:	781b      	ldrb	r3, [r3, #0]
 800e760:	73fb      	strb	r3, [r7, #15]
				Index++;
 800e762:	697b      	ldr	r3, [r7, #20]
 800e764:	3301      	adds	r3, #1
 800e766:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800e768:	7c3b      	ldrb	r3, [r7, #16]
 800e76a:	b29b      	uxth	r3, r3
 800e76c:	021b      	lsls	r3, r3, #8
 800e76e:	b29a      	uxth	r2, r3
 800e770:	7bfb      	ldrb	r3, [r7, #15]
 800e772:	b29b      	uxth	r3, r3
 800e774:	4413      	add	r3, r2
 800e776:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	89ba      	ldrh	r2, [r7, #12]
 800e77c:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
				break;
 800e780:	e04d      	b.n	800e81e <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800e782:	697b      	ldr	r3, [r7, #20]
 800e784:	683a      	ldr	r2, [r7, #0]
 800e786:	4413      	add	r3, r2
 800e788:	781b      	ldrb	r3, [r3, #0]
 800e78a:	743b      	strb	r3, [r7, #16]
				Index++;
 800e78c:	697b      	ldr	r3, [r7, #20]
 800e78e:	3301      	adds	r3, #1
 800e790:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800e792:	697b      	ldr	r3, [r7, #20]
 800e794:	683a      	ldr	r2, [r7, #0]
 800e796:	4413      	add	r3, r2
 800e798:	781b      	ldrb	r3, [r3, #0]
 800e79a:	73fb      	strb	r3, [r7, #15]
				Index++;
 800e79c:	697b      	ldr	r3, [r7, #20]
 800e79e:	3301      	adds	r3, #1
 800e7a0:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800e7a2:	7c3b      	ldrb	r3, [r7, #16]
 800e7a4:	b29b      	uxth	r3, r3
 800e7a6:	021b      	lsls	r3, r3, #8
 800e7a8:	b29a      	uxth	r2, r3
 800e7aa:	7bfb      	ldrb	r3, [r7, #15]
 800e7ac:	b29b      	uxth	r3, r3
 800e7ae:	4413      	add	r3, r2
 800e7b0:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	89ba      	ldrh	r2, [r7, #12]
 800e7b6:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c
				break;
 800e7ba:	e030      	b.n	800e81e <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800e7bc:	23fc      	movs	r3, #252	@ 0xfc
 800e7be:	77fb      	strb	r3, [r7, #31]
 800e7c0:	e02d      	b.n	800e81e <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800e7c2:	7cfb      	ldrb	r3, [r7, #19]
 800e7c4:	2b04      	cmp	r3, #4
 800e7c6:	d828      	bhi.n	800e81a <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800e7c8:	697b      	ldr	r3, [r7, #20]
 800e7ca:	683a      	ldr	r2, [r7, #0]
 800e7cc:	4413      	add	r3, r2
 800e7ce:	781b      	ldrb	r3, [r3, #0]
 800e7d0:	74bb      	strb	r3, [r7, #18]
			Index++;
 800e7d2:	697b      	ldr	r3, [r7, #20]
 800e7d4:	3301      	adds	r3, #1
 800e7d6:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800e7d8:	2300      	movs	r3, #0
 800e7da:	61bb      	str	r3, [r7, #24]
 800e7dc:	e00f      	b.n	800e7fe <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800e7de:	697b      	ldr	r3, [r7, #20]
 800e7e0:	683a      	ldr	r2, [r7, #0]
 800e7e2:	4413      	add	r3, r2
 800e7e4:	7819      	ldrb	r1, [r3, #0]
 800e7e6:	f107 0208 	add.w	r2, r7, #8
 800e7ea:	69bb      	ldr	r3, [r7, #24]
 800e7ec:	4413      	add	r3, r2
 800e7ee:	460a      	mov	r2, r1
 800e7f0:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800e7f2:	697b      	ldr	r3, [r7, #20]
 800e7f4:	3301      	adds	r3, #1
 800e7f6:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800e7f8:	69bb      	ldr	r3, [r7, #24]
 800e7fa:	3301      	adds	r3, #1
 800e7fc:	61bb      	str	r3, [r7, #24]
 800e7fe:	7cfb      	ldrb	r3, [r7, #19]
 800e800:	69ba      	ldr	r2, [r7, #24]
 800e802:	429a      	cmp	r2, r3
 800e804:	dbeb      	blt.n	800e7de <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800e806:	7cfb      	ldrb	r3, [r7, #19]
 800e808:	f107 0208 	add.w	r2, r7, #8
 800e80c:	7cb9      	ldrb	r1, [r7, #18]
 800e80e:	6878      	ldr	r0, [r7, #4]
 800e810:	f000 fdee 	bl	800f3f0 <VL53L0X_WriteMulti>
 800e814:	4603      	mov	r3, r0
 800e816:	77fb      	strb	r3, [r7, #31]
 800e818:	e001      	b.n	800e81e <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800e81a:	23fc      	movs	r3, #252	@ 0xfc
 800e81c:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800e81e:	697b      	ldr	r3, [r7, #20]
 800e820:	683a      	ldr	r2, [r7, #0]
 800e822:	4413      	add	r3, r2
 800e824:	781b      	ldrb	r3, [r3, #0]
 800e826:	2b00      	cmp	r3, #0
 800e828:	d004      	beq.n	800e834 <VL53L0X_load_tuning_settings+0x1b8>
 800e82a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e82e:	2b00      	cmp	r3, #0
 800e830:	f43f af2e 	beq.w	800e690 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800e834:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800e838:	4618      	mov	r0, r3
 800e83a:	3720      	adds	r7, #32
 800e83c:	46bd      	mov	sp, r7
 800e83e:	bd80      	pop	{r7, pc}

0800e840 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800e840:	b580      	push	{r7, lr}
 800e842:	b088      	sub	sp, #32
 800e844:	af00      	add	r7, sp, #0
 800e846:	60f8      	str	r0, [r7, #12]
 800e848:	60b9      	str	r1, [r7, #8]
 800e84a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e84c:	2300      	movs	r3, #0
 800e84e:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	2200      	movs	r2, #0
 800e854:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800e856:	f107 0313 	add.w	r3, r7, #19
 800e85a:	4619      	mov	r1, r3
 800e85c:	68f8      	ldr	r0, [r7, #12]
 800e85e:	f7fc fd31 	bl	800b2c4 <VL53L0X_GetXTalkCompensationEnable>
 800e862:	4603      	mov	r3, r0
 800e864:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800e866:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d111      	bne.n	800e892 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800e86e:	7cfb      	ldrb	r3, [r7, #19]
 800e870:	2b00      	cmp	r3, #0
 800e872:	d00e      	beq.n	800e892 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	6a1b      	ldr	r3, [r3, #32]
 800e878:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800e87a:	68bb      	ldr	r3, [r7, #8]
 800e87c:	8a9b      	ldrh	r3, [r3, #20]
 800e87e:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800e880:	69bb      	ldr	r3, [r7, #24]
 800e882:	fb02 f303 	mul.w	r3, r2, r3
 800e886:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800e888:	697b      	ldr	r3, [r7, #20]
 800e88a:	3380      	adds	r3, #128	@ 0x80
 800e88c:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800e892:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800e896:	4618      	mov	r0, r3
 800e898:	3720      	adds	r7, #32
 800e89a:	46bd      	mov	sp, r7
 800e89c:	bd80      	pop	{r7, pc}

0800e89e <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800e89e:	b580      	push	{r7, lr}
 800e8a0:	b086      	sub	sp, #24
 800e8a2:	af00      	add	r7, sp, #0
 800e8a4:	60f8      	str	r0, [r7, #12]
 800e8a6:	60b9      	str	r1, [r7, #8]
 800e8a8:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e8aa:	2300      	movs	r3, #0
 800e8ac:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800e8ae:	68bb      	ldr	r3, [r7, #8]
 800e8b0:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800e8b6:	f107 0310 	add.w	r3, r7, #16
 800e8ba:	461a      	mov	r2, r3
 800e8bc:	68b9      	ldr	r1, [r7, #8]
 800e8be:	68f8      	ldr	r0, [r7, #12]
 800e8c0:	f7ff ffbe 	bl	800e840 <VL53L0X_get_total_xtalk_rate>
 800e8c4:	4603      	mov	r3, r0
 800e8c6:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800e8c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d105      	bne.n	800e8dc <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	681a      	ldr	r2, [r3, #0]
 800e8d4:	693b      	ldr	r3, [r7, #16]
 800e8d6:	441a      	add	r2, r3
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	601a      	str	r2, [r3, #0]

	return Status;
 800e8dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	3718      	adds	r7, #24
 800e8e4:	46bd      	mov	sp, r7
 800e8e6:	bd80      	pop	{r7, pc}

0800e8e8 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800e8e8:	b580      	push	{r7, lr}
 800e8ea:	b09a      	sub	sp, #104	@ 0x68
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	60f8      	str	r0, [r7, #12]
 800e8f0:	60b9      	str	r1, [r7, #8]
 800e8f2:	607a      	str	r2, [r7, #4]
 800e8f4:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800e8f6:	2312      	movs	r3, #18
 800e8f8:	657b      	str	r3, [r7, #84]	@ 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800e8fa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e8fe:	653b      	str	r3, [r7, #80]	@ 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800e900:	2342      	movs	r3, #66	@ 0x42
 800e902:	64fb      	str	r3, [r7, #76]	@ 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800e904:	2306      	movs	r3, #6
 800e906:	64bb      	str	r3, [r7, #72]	@ 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800e908:	2307      	movs	r3, #7
 800e90a:	647b      	str	r3, [r7, #68]	@ 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e90c:	2300      	movs	r3, #0
 800e90e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
	dmaxCalRange_mm =
 800e918:	63fb      	str	r3, [r7, #60]	@ 0x3c

	dmaxCalSignalRateRtn_mcps =
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 800e920:	63bb      	str	r3, [r7, #56]	@ 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800e922:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e924:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e926:	fb02 f303 	mul.w	r3, r2, r3
 800e92a:	637b      	str	r3, [r7, #52]	@ 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800e92c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e92e:	3380      	adds	r3, #128	@ 0x80
 800e930:	0a1b      	lsrs	r3, r3, #8
 800e932:	637b      	str	r3, [r7, #52]	@ 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800e934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e936:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e938:	fb02 f303 	mul.w	r3, r2, r3
 800e93c:	637b      	str	r3, [r7, #52]	@ 0x34

	minSignalNeeded_p1 = 0;
 800e93e:	2300      	movs	r3, #0
 800e940:	667b      	str	r3, [r7, #100]	@ 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	2b00      	cmp	r3, #0
 800e946:	d01a      	beq.n	800e97e <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800e948:	68bb      	ldr	r3, [r7, #8]
 800e94a:	029b      	lsls	r3, r3, #10
 800e94c:	633b      	str	r3, [r7, #48]	@ 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800e952:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e954:	4413      	add	r3, r2
 800e956:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800e958:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e960:	667b      	str	r3, [r7, #100]	@ 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800e962:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e964:	4613      	mov	r3, r2
 800e966:	005b      	lsls	r3, r3, #1
 800e968:	4413      	add	r3, r2
 800e96a:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800e96c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e96e:	fb03 f303 	mul.w	r3, r3, r3
 800e972:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800e974:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e976:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e97a:	0c1b      	lsrs	r3, r3, #16
 800e97c:	667b      	str	r3, [r7, #100]	@ 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800e97e:	683b      	ldr	r3, [r7, #0]
 800e980:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800e982:	fb02 f303 	mul.w	r3, r2, r3
 800e986:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800e988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e98a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e98e:	0c1b      	lsrs	r3, r3, #16
 800e990:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800e992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e994:	fb03 f303 	mul.w	r3, r3, r3
 800e998:	62fb      	str	r3, [r7, #44]	@ 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800e99a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e99c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e9a0:	0c1b      	lsrs	r3, r3, #16
 800e9a2:	62bb      	str	r3, [r7, #40]	@ 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800e9a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e9a6:	085a      	lsrs	r2, r3, #1
 800e9a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9aa:	441a      	add	r2, r3
 800e9ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e9ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800e9b2:	62bb      	str	r3, [r7, #40]	@ 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800e9b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e9b8:	fb02 f303 	mul.w	r3, r2, r3
 800e9bc:	62bb      	str	r3, [r7, #40]	@ 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800e9be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e9c4:	d302      	bcc.n	800e9cc <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800e9c6:	4b54      	ldr	r3, [pc, #336]	@ (800eb18 <VL53L0X_calc_dmax+0x230>)
 800e9c8:	663b      	str	r3, [r7, #96]	@ 0x60
 800e9ca:	e015      	b.n	800e9f8 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800e9cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e9ce:	085a      	lsrs	r2, r3, #1
 800e9d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e9d2:	441a      	add	r2, r3
 800e9d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e9d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e9da:	677b      	str	r3, [r7, #116]	@ 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800e9dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e9de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e9e0:	fb02 f303 	mul.w	r3, r2, r3
 800e9e4:	677b      	str	r3, [r7, #116]	@ 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800e9e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e9e8:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e9ec:	0c1b      	lsrs	r3, r3, #16
 800e9ee:	663b      	str	r3, [r7, #96]	@ 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800e9f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e9f2:	fb03 f303 	mul.w	r3, r3, r3
 800e9f6:	663b      	str	r3, [r7, #96]	@ 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800e9f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e9fa:	039b      	lsls	r3, r3, #14
 800e9fc:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800ea00:	4a46      	ldr	r2, [pc, #280]	@ (800eb1c <VL53L0X_calc_dmax+0x234>)
 800ea02:	fba2 2303 	umull	r2, r3, r2, r3
 800ea06:	099b      	lsrs	r3, r3, #6
 800ea08:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800ea0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea0c:	fb03 f303 	mul.w	r3, r3, r3
 800ea10:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800ea12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ea14:	fb03 f303 	mul.w	r3, r3, r3
 800ea18:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800ea1a:	6a3b      	ldr	r3, [r7, #32]
 800ea1c:	3308      	adds	r3, #8
 800ea1e:	091b      	lsrs	r3, r3, #4
 800ea20:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800ea22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ea24:	6a3b      	ldr	r3, [r7, #32]
 800ea26:	1ad3      	subs	r3, r2, r3
 800ea28:	627b      	str	r3, [r7, #36]	@ 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800ea2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ea2c:	4613      	mov	r3, r2
 800ea2e:	005b      	lsls	r3, r3, #1
 800ea30:	4413      	add	r3, r2
 800ea32:	011b      	lsls	r3, r3, #4
 800ea34:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800ea36:	69fb      	ldr	r3, [r7, #28]
 800ea38:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800ea3c:	0b9b      	lsrs	r3, r3, #14
 800ea3e:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800ea40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ea42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ea44:	4413      	add	r3, r2
 800ea46:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800ea48:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ea4a:	085b      	lsrs	r3, r3, #1
 800ea4c:	69ba      	ldr	r2, [r7, #24]
 800ea4e:	4413      	add	r3, r2
 800ea50:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800ea52:	69ba      	ldr	r2, [r7, #24]
 800ea54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ea56:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea5a:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800ea5c:	69bb      	ldr	r3, [r7, #24]
 800ea5e:	039b      	lsls	r3, r3, #14
 800ea60:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800ea62:	69fb      	ldr	r3, [r7, #28]
 800ea64:	085b      	lsrs	r3, r3, #1
 800ea66:	69ba      	ldr	r2, [r7, #24]
 800ea68:	4413      	add	r3, r2
 800ea6a:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800ea6c:	69ba      	ldr	r2, [r7, #24]
 800ea6e:	69fb      	ldr	r3, [r7, #28]
 800ea70:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea74:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800ea76:	69bb      	ldr	r3, [r7, #24]
 800ea78:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ea7a:	fb02 f303 	mul.w	r3, r2, r3
 800ea7e:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800ea80:	69bb      	ldr	r3, [r7, #24]
 800ea82:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800ea86:	4a25      	ldr	r2, [pc, #148]	@ (800eb1c <VL53L0X_calc_dmax+0x234>)
 800ea88:	fba2 2303 	umull	r2, r3, r2, r3
 800ea8c:	099b      	lsrs	r3, r3, #6
 800ea8e:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800ea90:	69bb      	ldr	r3, [r7, #24]
 800ea92:	011b      	lsls	r3, r3, #4
 800ea94:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800ea96:	69bb      	ldr	r3, [r7, #24]
 800ea98:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800ea9c:	4a1f      	ldr	r2, [pc, #124]	@ (800eb1c <VL53L0X_calc_dmax+0x234>)
 800ea9e:	fba2 2303 	umull	r2, r3, r2, r3
 800eaa2:	099b      	lsrs	r3, r3, #6
 800eaa4:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800eaa6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800eaa8:	3380      	adds	r3, #128	@ 0x80
 800eaaa:	0a1b      	lsrs	r3, r3, #8
 800eaac:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800eaae:	697b      	ldr	r3, [r7, #20]
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d008      	beq.n	800eac6 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800eab4:	697b      	ldr	r3, [r7, #20]
 800eab6:	085a      	lsrs	r2, r3, #1
 800eab8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eaba:	441a      	add	r2, r3
 800eabc:	697b      	ldr	r3, [r7, #20]
 800eabe:	fbb2 f3f3 	udiv	r3, r2, r3
 800eac2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800eac4:	e001      	b.n	800eaca <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800eac6:	2300      	movs	r3, #0
 800eac8:	65bb      	str	r3, [r7, #88]	@ 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800eaca:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800eacc:	f7fe f9be 	bl	800ce4c <VL53L0X_isqrt>
 800ead0:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800ead2:	69bb      	ldr	r3, [r7, #24]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d008      	beq.n	800eaea <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800ead8:	69bb      	ldr	r3, [r7, #24]
 800eada:	085a      	lsrs	r2, r3, #1
 800eadc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eade:	441a      	add	r2, r3
 800eae0:	69bb      	ldr	r3, [r7, #24]
 800eae2:	fbb2 f3f3 	udiv	r3, r2, r3
 800eae6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800eae8:	e001      	b.n	800eaee <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800eaea:	2300      	movs	r3, #0
 800eaec:	65fb      	str	r3, [r7, #92]	@ 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800eaee:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800eaf0:	f7fe f9ac 	bl	800ce4c <VL53L0X_isqrt>
 800eaf4:	65f8      	str	r0, [r7, #92]	@ 0x5c

	*pdmax_mm = dmaxDark;
 800eaf6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800eaf8:	693a      	ldr	r2, [r7, #16]
 800eafa:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800eafc:	693a      	ldr	r2, [r7, #16]
 800eafe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eb00:	429a      	cmp	r2, r3
 800eb02:	d902      	bls.n	800eb0a <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800eb04:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800eb06:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800eb08:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800eb0a:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
}
 800eb0e:	4618      	mov	r0, r3
 800eb10:	3768      	adds	r7, #104	@ 0x68
 800eb12:	46bd      	mov	sp, r7
 800eb14:	bd80      	pop	{r7, pc}
 800eb16:	bf00      	nop
 800eb18:	fff00000 	.word	0xfff00000
 800eb1c:	10624dd3 	.word	0x10624dd3

0800eb20 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800eb20:	b580      	push	{r7, lr}
 800eb22:	b0b4      	sub	sp, #208	@ 0xd0
 800eb24:	af04      	add	r7, sp, #16
 800eb26:	60f8      	str	r0, [r7, #12]
 800eb28:	60b9      	str	r1, [r7, #8]
 800eb2a:	607a      	str	r2, [r7, #4]
 800eb2c:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800eb2e:	f44f 7348 	mov.w	r3, #800	@ 0x320
 800eb32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800eb36:	f44f 7316 	mov.w	r3, #600	@ 0x258
 800eb3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800eb3e:	f44f 13c8 	mov.w	r3, #1638400	@ 0x190000
 800eb42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800eb46:	f241 235c 	movw	r3, #4700	@ 0x125c
 800eb4a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800eb4e:	4b9e      	ldr	r3, [pc, #632]	@ (800edc8 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800eb50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800eb54:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800eb58:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800eb5a:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 800eb5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800eb62:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb66:	67bb      	str	r3, [r7, #120]	@ 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800eb68:	4b98      	ldr	r3, [pc, #608]	@ (800edcc <VL53L0X_calc_sigma_estimate+0x2ac>)
 800eb6a:	677b      	str	r3, [r7, #116]	@ 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800eb6c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800eb70:	673b      	str	r3, [r7, #112]	@ 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800eb72:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 800eb76:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800eb78:	f240 6377 	movw	r3, #1655	@ 0x677
 800eb7c:	66bb      	str	r3, [r7, #104]	@ 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800eb7e:	2300      	movs	r3, #0
 800eb80:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	6a1b      	ldr	r3, [r3, #32]
 800eb88:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800eb8a:	68bb      	ldr	r3, [r7, #8]
 800eb8c:	691b      	ldr	r3, [r3, #16]
 800eb8e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800eb92:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800eb96:	0c1b      	lsrs	r3, r3, #16
 800eb98:	667b      	str	r3, [r7, #100]	@ 0x64

	correctedSignalRate_mcps =
 800eb9a:	68bb      	ldr	r3, [r7, #8]
 800eb9c:	68db      	ldr	r3, [r3, #12]
 800eb9e:	663b      	str	r3, [r7, #96]	@ 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800eba0:	f107 0310 	add.w	r3, r7, #16
 800eba4:	461a      	mov	r2, r3
 800eba6:	68b9      	ldr	r1, [r7, #8]
 800eba8:	68f8      	ldr	r0, [r7, #12]
 800ebaa:	f7ff fe78 	bl	800e89e <VL53L0X_get_total_signal_rate>
 800ebae:	4603      	mov	r3, r0
 800ebb0:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800ebb4:	f107 0314 	add.w	r3, r7, #20
 800ebb8:	461a      	mov	r2, r3
 800ebba:	68b9      	ldr	r1, [r7, #8]
 800ebbc:	68f8      	ldr	r0, [r7, #12]
 800ebbe:	f7ff fe3f 	bl	800e840 <VL53L0X_get_total_xtalk_rate>
 800ebc2:	4603      	mov	r3, r0
 800ebc4:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800ebc8:	693b      	ldr	r3, [r7, #16]
 800ebca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ebce:	fb02 f303 	mul.w	r3, r2, r3
 800ebd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800ebd4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ebd6:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800ebda:	0c1b      	lsrs	r3, r3, #16
 800ebdc:	65fb      	str	r3, [r7, #92]	@ 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800ebde:	697b      	ldr	r3, [r7, #20]
 800ebe0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ebe4:	fb02 f303 	mul.w	r3, r2, r3
 800ebe8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800ebec:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800ebf0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ebf2:	429a      	cmp	r2, r3
 800ebf4:	d902      	bls.n	800ebfc <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800ebf6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ebf8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800ebfc:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d168      	bne.n	800ecd6 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800ec0a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800ec14:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800ec18:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800ec1c:	461a      	mov	r2, r3
 800ec1e:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800ec22:	68f8      	ldr	r0, [r7, #12]
 800ec24:	f7fe feb4 	bl	800d990 <VL53L0X_calc_timeout_mclks>
 800ec28:	6578      	str	r0, [r7, #84]	@ 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ec30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 800ec3a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800ec3e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800ec42:	461a      	mov	r2, r3
 800ec44:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 800ec48:	68f8      	ldr	r0, [r7, #12]
 800ec4a:	f7fe fea1 	bl	800d990 <VL53L0X_calc_timeout_mclks>
 800ec4e:	64f8      	str	r0, [r7, #76]	@ 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800ec50:	2303      	movs	r3, #3
 800ec52:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		if (finalRangeVcselPCLKS == 8)
 800ec56:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800ec5a:	2b08      	cmp	r3, #8
 800ec5c:	d102      	bne.n	800ec64 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800ec5e:	2302      	movs	r3, #2
 800ec60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800ec64:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ec66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ec68:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800ec6a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800ec6e:	fb02 f303 	mul.w	r3, r2, r3
 800ec72:	02db      	lsls	r3, r3, #11
 800ec74:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800ec78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ec7c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800ec80:	4a53      	ldr	r2, [pc, #332]	@ (800edd0 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800ec82:	fba2 2303 	umull	r2, r3, r2, r3
 800ec86:	099b      	lsrs	r3, r3, #6
 800ec88:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800ec8c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ec90:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ec92:	fb02 f303 	mul.w	r3, r2, r3
 800ec96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800ec9a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ec9e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800eca2:	4a4b      	ldr	r2, [pc, #300]	@ (800edd0 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800eca4:	fba2 2303 	umull	r2, r3, r2, r3
 800eca8:	099b      	lsrs	r3, r3, #6
 800ecaa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800ecae:	693b      	ldr	r3, [r7, #16]
 800ecb0:	3380      	adds	r3, #128	@ 0x80
 800ecb2:	0a1b      	lsrs	r3, r3, #8
 800ecb4:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800ecb6:	693a      	ldr	r2, [r7, #16]
 800ecb8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ecbc:	fb02 f303 	mul.w	r3, r2, r3
 800ecc0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800ecc4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ecc8:	3380      	adds	r3, #128	@ 0x80
 800ecca:	0a1b      	lsrs	r3, r3, #8
 800eccc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800ecd0:	693b      	ldr	r3, [r7, #16]
 800ecd2:	021b      	lsls	r3, r3, #8
 800ecd4:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800ecd6:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d002      	beq.n	800ece4 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800ecde:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800ece2:	e15e      	b.n	800efa2 <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800ece4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d10c      	bne.n	800ed04 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ecf0:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ecf8:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		*pDmax_mm = 0;
 800ecfc:	683b      	ldr	r3, [r7, #0]
 800ecfe:	2200      	movs	r2, #0
 800ed00:	601a      	str	r2, [r3, #0]
 800ed02:	e14c      	b.n	800ef9e <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800ed04:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d102      	bne.n	800ed12 <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800ed0c:	2301      	movs	r3, #1
 800ed0e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800ed12:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ed16:	64bb      	str	r3, [r7, #72]	@ 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800ed18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ed1a:	041a      	lsls	r2, r3, #16
 800ed1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ed1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ed22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800ed26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ed2a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ed2c:	429a      	cmp	r2, r3
 800ed2e:	d902      	bls.n	800ed36 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800ed30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ed32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800ed36:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ed3a:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800ed3e:	fb02 f303 	mul.w	r3, r2, r3
 800ed42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800ed46:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800ed4a:	4613      	mov	r3, r2
 800ed4c:	005b      	lsls	r3, r3, #1
 800ed4e:	4413      	add	r3, r2
 800ed50:	009b      	lsls	r3, r3, #2
 800ed52:	4618      	mov	r0, r3
 800ed54:	f7fe f87a 	bl	800ce4c <VL53L0X_isqrt>
 800ed58:	4603      	mov	r3, r0
 800ed5a:	005b      	lsls	r3, r3, #1
 800ed5c:	647b      	str	r3, [r7, #68]	@ 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800ed5e:	68bb      	ldr	r3, [r7, #8]
 800ed60:	891b      	ldrh	r3, [r3, #8]
 800ed62:	461a      	mov	r2, r3
 800ed64:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ed66:	fb02 f303 	mul.w	r3, r2, r3
 800ed6a:	643b      	str	r3, [r7, #64]	@ 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800ed6c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ed6e:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800ed70:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ed74:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800ed76:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800ed78:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800ed7c:	4a14      	ldr	r2, [pc, #80]	@ (800edd0 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800ed7e:	fba2 2303 	umull	r2, r3, r2, r3
 800ed82:	099b      	lsrs	r3, r3, #6
 800ed84:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800ed86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ed88:	041b      	lsls	r3, r3, #16
 800ed8a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800ed8e:	4a10      	ldr	r2, [pc, #64]	@ (800edd0 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800ed90:	fba2 2303 	umull	r2, r3, r2, r3
 800ed94:	099b      	lsrs	r3, r3, #6
 800ed96:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800ed98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed9a:	021b      	lsls	r3, r3, #8
 800ed9c:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800ed9e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800eda0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eda2:	fbb2 f3f3 	udiv	r3, r2, r3
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	bfb8      	it	lt
 800edaa:	425b      	neglt	r3, r3
 800edac:	637b      	str	r3, [r7, #52]	@ 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800edae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800edb0:	021b      	lsls	r3, r3, #8
 800edb2:	637b      	str	r3, [r7, #52]	@ 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800edb4:	68bb      	ldr	r3, [r7, #8]
 800edb6:	7e1b      	ldrb	r3, [r3, #24]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d00b      	beq.n	800edd4 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800edbc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800edc0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800edc4:	e033      	b.n	800ee2e <VL53L0X_calc_sigma_estimate+0x30e>
 800edc6:	bf00      	nop
 800edc8:	028f87ae 	.word	0x028f87ae
 800edcc:	0006999a 	.word	0x0006999a
 800edd0:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800edd4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800edd6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800edda:	fbb2 f3f3 	udiv	r3, r2, r3
 800edde:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800ede2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ede4:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 800ede8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800edec:	fb02 f303 	mul.w	r3, r2, r3
 800edf0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800edf4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800edf8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800edfa:	4413      	add	r3, r2
 800edfc:	0c1b      	lsrs	r3, r3, #16
 800edfe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800ee02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee06:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800ee0a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800ee0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee12:	085b      	lsrs	r3, r3, #1
 800ee14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800ee18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee1c:	fb03 f303 	mul.w	r3, r3, r3
 800ee20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800ee24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee28:	0b9b      	lsrs	r3, r3, #14
 800ee2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800ee2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ee34:	fb02 f303 	mul.w	r3, r2, r3
 800ee38:	633b      	str	r3, [r7, #48]	@ 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800ee3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee3c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800ee40:	0c1b      	lsrs	r3, r3, #16
 800ee42:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800ee44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee46:	fb03 f303 	mul.w	r3, r3, r3
 800ee4a:	633b      	str	r3, [r7, #48]	@ 0x30

		sqr2 = sigmaEstimateP2;
 800ee4c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ee50:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800ee52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee54:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800ee58:	0c1b      	lsrs	r3, r3, #16
 800ee5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800ee5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee5e:	fb03 f303 	mul.w	r3, r3, r3
 800ee62:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800ee64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ee66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee68:	4413      	add	r3, r2
 800ee6a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800ee6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ee6e:	f7fd ffed 	bl	800ce4c <VL53L0X_isqrt>
 800ee72:	6278      	str	r0, [r7, #36]	@ 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800ee74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee76:	041b      	lsls	r3, r3, #16
 800ee78:	627b      	str	r3, [r7, #36]	@ 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800ee7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee7c:	3332      	adds	r3, #50	@ 0x32
 800ee7e:	4a4b      	ldr	r2, [pc, #300]	@ (800efac <VL53L0X_calc_sigma_estimate+0x48c>)
 800ee80:	fba2 2303 	umull	r2, r3, r2, r3
 800ee84:	095a      	lsrs	r2, r3, #5
 800ee86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ee88:	fbb2 f3f3 	udiv	r3, r2, r3
 800ee8c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800ee90:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ee94:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 800ee98:	fb02 f303 	mul.w	r3, r2, r3
 800ee9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800eea0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800eea4:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 800eea8:	3308      	adds	r3, #8
 800eeaa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		sigmaEstRtn		 /= 10000;
 800eeae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800eeb2:	4a3f      	ldr	r2, [pc, #252]	@ (800efb0 <VL53L0X_calc_sigma_estimate+0x490>)
 800eeb4:	fba2 2303 	umull	r2, r3, r2, r3
 800eeb8:	0b5b      	lsrs	r3, r3, #13
 800eeba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800eebe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800eec2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800eec4:	429a      	cmp	r2, r3
 800eec6:	d902      	bls.n	800eece <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800eec8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800eeca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800eece:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800eed2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eed6:	4413      	add	r3, r2
 800eed8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800eedc:	4a35      	ldr	r2, [pc, #212]	@ (800efb4 <VL53L0X_calc_sigma_estimate+0x494>)
 800eede:	fba2 2303 	umull	r2, r3, r2, r3
 800eee2:	099b      	lsrs	r3, r3, #6
 800eee4:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800eee6:	6a3b      	ldr	r3, [r7, #32]
 800eee8:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800eeea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800eeee:	441a      	add	r2, r3
 800eef0:	6a3b      	ldr	r3, [r7, #32]
 800eef2:	fbb2 f3f3 	udiv	r3, r2, r3
 800eef6:	4618      	mov	r0, r3
 800eef8:	f7fd ffa8 	bl	800ce4c <VL53L0X_isqrt>
 800eefc:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800eefe:	69fb      	ldr	r3, [r7, #28]
 800ef00:	021b      	lsls	r3, r3, #8
 800ef02:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800ef04:	69fb      	ldr	r3, [r7, #28]
 800ef06:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800ef0a:	4a2a      	ldr	r2, [pc, #168]	@ (800efb4 <VL53L0X_calc_sigma_estimate+0x494>)
 800ef0c:	fba2 2303 	umull	r2, r3, r2, r3
 800ef10:	099b      	lsrs	r3, r3, #6
 800ef12:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800ef14:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ef18:	fb03 f303 	mul.w	r3, r3, r3
 800ef1c:	633b      	str	r3, [r7, #48]	@ 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800ef1e:	69fb      	ldr	r3, [r7, #28]
 800ef20:	fb03 f303 	mul.w	r3, r3, r3
 800ef24:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800ef26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef2a:	4413      	add	r3, r2
 800ef2c:	4618      	mov	r0, r3
 800ef2e:	f7fd ff8d 	bl	800ce4c <VL53L0X_isqrt>
 800ef32:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800ef34:	69bb      	ldr	r3, [r7, #24]
 800ef36:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ef3a:	fb02 f303 	mul.w	r3, r2, r3
 800ef3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800ef42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d009      	beq.n	800ef5c <VL53L0X_calc_sigma_estimate+0x43c>
 800ef48:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d005      	beq.n	800ef5c <VL53L0X_calc_sigma_estimate+0x43c>
 800ef50:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800ef54:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ef58:	429a      	cmp	r2, r3
 800ef5a:	d903      	bls.n	800ef64 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800ef5c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ef60:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800ef6a:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	681a      	ldr	r2, [r3, #0]
 800ef70:	68fb      	ldr	r3, [r7, #12]
 800ef72:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		Status = VL53L0X_calc_dmax(
 800ef76:	6939      	ldr	r1, [r7, #16]
 800ef78:	683b      	ldr	r3, [r7, #0]
 800ef7a:	9303      	str	r3, [sp, #12]
 800ef7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ef80:	9302      	str	r3, [sp, #8]
 800ef82:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ef86:	9301      	str	r3, [sp, #4]
 800ef88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ef8a:	9300      	str	r3, [sp, #0]
 800ef8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef90:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ef92:	68f8      	ldr	r0, [r7, #12]
 800ef94:	f7ff fca8 	bl	800e8e8 <VL53L0X_calc_dmax>
 800ef98:	4603      	mov	r3, r0
 800ef9a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ef9e:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
}
 800efa2:	4618      	mov	r0, r3
 800efa4:	37c0      	adds	r7, #192	@ 0xc0
 800efa6:	46bd      	mov	sp, r7
 800efa8:	bd80      	pop	{r7, pc}
 800efaa:	bf00      	nop
 800efac:	51eb851f 	.word	0x51eb851f
 800efb0:	d1b71759 	.word	0xd1b71759
 800efb4:	10624dd3 	.word	0x10624dd3

0800efb8 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800efb8:	b580      	push	{r7, lr}
 800efba:	b090      	sub	sp, #64	@ 0x40
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	60f8      	str	r0, [r7, #12]
 800efc0:	607a      	str	r2, [r7, #4]
 800efc2:	461a      	mov	r2, r3
 800efc4:	460b      	mov	r3, r1
 800efc6:	72fb      	strb	r3, [r7, #11]
 800efc8:	4613      	mov	r3, r2
 800efca:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800efcc:	2300      	movs	r3, #0
 800efce:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800efd2:	2300      	movs	r3, #0
 800efd4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t SignalRefClipflag = 0;
 800efd8:	2300      	movs	r3, #0
 800efda:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800efde:	2300      	movs	r3, #0
 800efe0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800efe4:	2300      	movs	r3, #0
 800efe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800efea:	2300      	movs	r3, #0
 800efec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800eff0:	2300      	movs	r3, #0
 800eff2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800eff6:	2300      	movs	r3, #0
 800eff8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800effc:	2300      	movs	r3, #0
 800effe:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint16_t tmpWord = 0;
 800f002:	2300      	movs	r3, #0
 800f004:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800f006:	2300      	movs	r3, #0
 800f008:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800f00a:	7afb      	ldrb	r3, [r7, #11]
 800f00c:	10db      	asrs	r3, r3, #3
 800f00e:	b2db      	uxtb	r3, r3
 800f010:	f003 030f 	and.w	r3, r3, #15
 800f014:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800f018:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d017      	beq.n	800f050 <VL53L0X_get_pal_range_status+0x98>
 800f020:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f024:	2b05      	cmp	r3, #5
 800f026:	d013      	beq.n	800f050 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800f028:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f02c:	2b07      	cmp	r3, #7
 800f02e:	d00f      	beq.n	800f050 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800f030:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f034:	2b0c      	cmp	r3, #12
 800f036:	d00b      	beq.n	800f050 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800f038:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f03c:	2b0d      	cmp	r3, #13
 800f03e:	d007      	beq.n	800f050 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800f040:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f044:	2b0e      	cmp	r3, #14
 800f046:	d003      	beq.n	800f050 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800f048:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f04c:	2b0f      	cmp	r3, #15
 800f04e:	d103      	bne.n	800f058 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800f050:	2301      	movs	r3, #1
 800f052:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800f056:	e002      	b.n	800f05e <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800f058:	2300      	movs	r3, #0
 800f05a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800f05e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800f062:	2b00      	cmp	r3, #0
 800f064:	d109      	bne.n	800f07a <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800f066:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800f06a:	461a      	mov	r2, r3
 800f06c:	2100      	movs	r1, #0
 800f06e:	68f8      	ldr	r0, [r7, #12]
 800f070:	f7fc f9fc 	bl	800b46c <VL53L0X_GetLimitCheckEnable>
 800f074:	4603      	mov	r3, r0
 800f076:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800f07a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d02e      	beq.n	800f0e0 <VL53L0X_get_pal_range_status+0x128>
 800f082:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800f086:	2b00      	cmp	r3, #0
 800f088:	d12a      	bne.n	800f0e0 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800f08a:	f107 0310 	add.w	r3, r7, #16
 800f08e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800f092:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800f094:	68f8      	ldr	r0, [r7, #12]
 800f096:	f7ff fd43 	bl	800eb20 <VL53L0X_calc_sigma_estimate>
 800f09a:	4603      	mov	r3, r0
 800f09c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800f0a0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d103      	bne.n	800f0b0 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800f0a8:	693b      	ldr	r3, [r7, #16]
 800f0aa:	b29a      	uxth	r2, r3
 800f0ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f0ae:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800f0b0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d113      	bne.n	800f0e0 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800f0b8:	f107 0320 	add.w	r3, r7, #32
 800f0bc:	461a      	mov	r2, r3
 800f0be:	2100      	movs	r1, #0
 800f0c0:	68f8      	ldr	r0, [r7, #12]
 800f0c2:	f7fc fa59 	bl	800b578 <VL53L0X_GetLimitCheckValue>
 800f0c6:	4603      	mov	r3, r0
 800f0c8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800f0cc:	6a3b      	ldr	r3, [r7, #32]
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d006      	beq.n	800f0e0 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800f0d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f0d4:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800f0d6:	429a      	cmp	r2, r3
 800f0d8:	d902      	bls.n	800f0e0 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800f0da:	2301      	movs	r3, #1
 800f0dc:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800f0e0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d109      	bne.n	800f0fc <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800f0e8:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 800f0ec:	461a      	mov	r2, r3
 800f0ee:	2102      	movs	r1, #2
 800f0f0:	68f8      	ldr	r0, [r7, #12]
 800f0f2:	f7fc f9bb 	bl	800b46c <VL53L0X_GetLimitCheckEnable>
 800f0f6:	4603      	mov	r3, r0
 800f0f8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800f0fc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800f100:	2b00      	cmp	r3, #0
 800f102:	d044      	beq.n	800f18e <VL53L0X_get_pal_range_status+0x1d6>
 800f104:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d140      	bne.n	800f18e <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800f10c:	f107 031c 	add.w	r3, r7, #28
 800f110:	461a      	mov	r2, r3
 800f112:	2102      	movs	r1, #2
 800f114:	68f8      	ldr	r0, [r7, #12]
 800f116:	f7fc fa2f 	bl	800b578 <VL53L0X_GetLimitCheckValue>
 800f11a:	4603      	mov	r3, r0
 800f11c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800f120:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800f124:	2b00      	cmp	r3, #0
 800f126:	d107      	bne.n	800f138 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800f128:	2201      	movs	r2, #1
 800f12a:	21ff      	movs	r1, #255	@ 0xff
 800f12c:	68f8      	ldr	r0, [r7, #12]
 800f12e:	f000 f9bb 	bl	800f4a8 <VL53L0X_WrByte>
 800f132:	4603      	mov	r3, r0
 800f134:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800f138:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d109      	bne.n	800f154 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800f140:	f107 0316 	add.w	r3, r7, #22
 800f144:	461a      	mov	r2, r3
 800f146:	21b6      	movs	r1, #182	@ 0xb6
 800f148:	68f8      	ldr	r0, [r7, #12]
 800f14a:	f000 fa59 	bl	800f600 <VL53L0X_RdWord>
 800f14e:	4603      	mov	r3, r0
 800f150:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800f154:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d107      	bne.n	800f16c <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800f15c:	2200      	movs	r2, #0
 800f15e:	21ff      	movs	r1, #255	@ 0xff
 800f160:	68f8      	ldr	r0, [r7, #12]
 800f162:	f000 f9a1 	bl	800f4a8 <VL53L0X_WrByte>
 800f166:	4603      	mov	r3, r0
 800f168:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800f16c:	8afb      	ldrh	r3, [r7, #22]
 800f16e:	025b      	lsls	r3, r3, #9
 800f170:	62fb      	str	r3, [r7, #44]	@ 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800f172:	68fb      	ldr	r3, [r7, #12]
 800f174:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f176:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

		if ((SignalRefClipValue > 0) &&
 800f17a:	69fb      	ldr	r3, [r7, #28]
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d006      	beq.n	800f18e <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800f180:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800f182:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f184:	429a      	cmp	r2, r3
 800f186:	d902      	bls.n	800f18e <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800f188:	2301      	movs	r3, #1
 800f18a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800f18e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800f192:	2b00      	cmp	r3, #0
 800f194:	d109      	bne.n	800f1aa <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800f196:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800f19a:	461a      	mov	r2, r3
 800f19c:	2103      	movs	r1, #3
 800f19e:	68f8      	ldr	r0, [r7, #12]
 800f1a0:	f7fc f964 	bl	800b46c <VL53L0X_GetLimitCheckEnable>
 800f1a4:	4603      	mov	r3, r0
 800f1a6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800f1aa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d023      	beq.n	800f1fa <VL53L0X_get_pal_range_status+0x242>
 800f1b2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d11f      	bne.n	800f1fa <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800f1ba:	893b      	ldrh	r3, [r7, #8]
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d102      	bne.n	800f1c6 <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800f1c0:	2300      	movs	r3, #0
 800f1c2:	637b      	str	r3, [r7, #52]	@ 0x34
 800f1c4:	e005      	b.n	800f1d2 <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	021a      	lsls	r2, r3, #8
 800f1ca:	893b      	ldrh	r3, [r7, #8]
 800f1cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800f1d0:	637b      	str	r3, [r7, #52]	@ 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800f1d2:	f107 0318 	add.w	r3, r7, #24
 800f1d6:	461a      	mov	r2, r3
 800f1d8:	2103      	movs	r1, #3
 800f1da:	68f8      	ldr	r0, [r7, #12]
 800f1dc:	f7fc f9cc 	bl	800b578 <VL53L0X_GetLimitCheckValue>
 800f1e0:	4603      	mov	r3, r0
 800f1e2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800f1e6:	69bb      	ldr	r3, [r7, #24]
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d006      	beq.n	800f1fa <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800f1ec:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800f1ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f1f0:	429a      	cmp	r2, r3
 800f1f2:	d202      	bcs.n	800f1fa <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800f1f4:	2301      	movs	r3, #1
 800f1f6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800f1fa:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d14a      	bne.n	800f298 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800f202:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800f206:	2b01      	cmp	r3, #1
 800f208:	d103      	bne.n	800f212 <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800f20a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f20c:	22ff      	movs	r2, #255	@ 0xff
 800f20e:	701a      	strb	r2, [r3, #0]
 800f210:	e042      	b.n	800f298 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800f212:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f216:	2b01      	cmp	r3, #1
 800f218:	d007      	beq.n	800f22a <VL53L0X_get_pal_range_status+0x272>
 800f21a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f21e:	2b02      	cmp	r3, #2
 800f220:	d003      	beq.n	800f22a <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800f222:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f226:	2b03      	cmp	r3, #3
 800f228:	d103      	bne.n	800f232 <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800f22a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f22c:	2205      	movs	r2, #5
 800f22e:	701a      	strb	r2, [r3, #0]
 800f230:	e032      	b.n	800f298 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800f232:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f236:	2b06      	cmp	r3, #6
 800f238:	d003      	beq.n	800f242 <VL53L0X_get_pal_range_status+0x28a>
 800f23a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f23e:	2b09      	cmp	r3, #9
 800f240:	d103      	bne.n	800f24a <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800f242:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f244:	2204      	movs	r2, #4
 800f246:	701a      	strb	r2, [r3, #0]
 800f248:	e026      	b.n	800f298 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800f24a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f24e:	2b08      	cmp	r3, #8
 800f250:	d007      	beq.n	800f262 <VL53L0X_get_pal_range_status+0x2aa>
 800f252:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f256:	2b0a      	cmp	r3, #10
 800f258:	d003      	beq.n	800f262 <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800f25a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800f25e:	2b01      	cmp	r3, #1
 800f260:	d103      	bne.n	800f26a <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800f262:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f264:	2203      	movs	r2, #3
 800f266:	701a      	strb	r2, [r3, #0]
 800f268:	e016      	b.n	800f298 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800f26a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f26e:	2b04      	cmp	r3, #4
 800f270:	d003      	beq.n	800f27a <VL53L0X_get_pal_range_status+0x2c2>
 800f272:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800f276:	2b01      	cmp	r3, #1
 800f278:	d103      	bne.n	800f282 <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800f27a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f27c:	2202      	movs	r2, #2
 800f27e:	701a      	strb	r2, [r3, #0]
 800f280:	e00a      	b.n	800f298 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800f282:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800f286:	2b01      	cmp	r3, #1
 800f288:	d103      	bne.n	800f292 <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800f28a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f28c:	2201      	movs	r2, #1
 800f28e:	701a      	strb	r2, [r3, #0]
 800f290:	e002      	b.n	800f298 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800f292:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f294:	2200      	movs	r2, #0
 800f296:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800f298:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f29a:	781b      	ldrb	r3, [r3, #0]
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d102      	bne.n	800f2a6 <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800f2a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f2a2:	2200      	movs	r2, #0
 800f2a4:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800f2a6:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 800f2aa:	461a      	mov	r2, r3
 800f2ac:	2101      	movs	r1, #1
 800f2ae:	68f8      	ldr	r0, [r7, #12]
 800f2b0:	f7fc f8dc 	bl	800b46c <VL53L0X_GetLimitCheckEnable>
 800f2b4:	4603      	mov	r3, r0
 800f2b6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800f2ba:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d14f      	bne.n	800f362 <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800f2c2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d003      	beq.n	800f2d2 <VL53L0X_get_pal_range_status+0x31a>
 800f2ca:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800f2ce:	2b01      	cmp	r3, #1
 800f2d0:	d103      	bne.n	800f2da <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800f2d2:	2301      	movs	r3, #1
 800f2d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800f2d8:	e002      	b.n	800f2e0 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800f2da:	2300      	movs	r3, #0
 800f2dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800f2e6:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800f2ea:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f2ee:	2b04      	cmp	r3, #4
 800f2f0:	d003      	beq.n	800f2fa <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800f2f2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d103      	bne.n	800f302 <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800f2fa:	2301      	movs	r3, #1
 800f2fc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800f300:	e002      	b.n	800f308 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800f302:	2300      	movs	r3, #0
 800f304:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800f30e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800f312:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800f316:	2b00      	cmp	r3, #0
 800f318:	d003      	beq.n	800f322 <VL53L0X_get_pal_range_status+0x36a>
 800f31a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800f31e:	2b01      	cmp	r3, #1
 800f320:	d103      	bne.n	800f32a <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800f322:	2301      	movs	r3, #1
 800f324:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800f328:	e002      	b.n	800f330 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800f32a:	2300      	movs	r3, #0
 800f32c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800f336:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800f33a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d003      	beq.n	800f34a <VL53L0X_get_pal_range_status+0x392>
 800f342:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800f346:	2b01      	cmp	r3, #1
 800f348:	d103      	bne.n	800f352 <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800f34a:	2301      	movs	r3, #1
 800f34c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800f350:	e002      	b.n	800f358 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800f352:	2300      	movs	r3, #0
 800f354:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800f35e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800f362:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f

}
 800f366:	4618      	mov	r0, r3
 800f368:	3740      	adds	r7, #64	@ 0x40
 800f36a:	46bd      	mov	sp, r7
 800f36c:	bd80      	pop	{r7, pc}

0800f36e <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800f36e:	b580      	push	{r7, lr}
 800f370:	b088      	sub	sp, #32
 800f372:	af02      	add	r7, sp, #8
 800f374:	60f8      	str	r0, [r7, #12]
 800f376:	60b9      	str	r1, [r7, #8]
 800f378:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	330a      	adds	r3, #10
 800f37e:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800f380:	68fb      	ldr	r3, [r7, #12]
 800f382:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 800f386:	68fb      	ldr	r3, [r7, #12]
 800f388:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800f38c:	4619      	mov	r1, r3
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	b29a      	uxth	r2, r3
 800f392:	697b      	ldr	r3, [r7, #20]
 800f394:	9300      	str	r3, [sp, #0]
 800f396:	4613      	mov	r3, r2
 800f398:	68ba      	ldr	r2, [r7, #8]
 800f39a:	f7f6 fc7d 	bl	8005c98 <HAL_I2C_Master_Transmit>
 800f39e:	4603      	mov	r3, r0
 800f3a0:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800f3a2:	693b      	ldr	r3, [r7, #16]
}
 800f3a4:	4618      	mov	r0, r3
 800f3a6:	3718      	adds	r7, #24
 800f3a8:	46bd      	mov	sp, r7
 800f3aa:	bd80      	pop	{r7, pc}

0800f3ac <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800f3ac:	b580      	push	{r7, lr}
 800f3ae:	b088      	sub	sp, #32
 800f3b0:	af02      	add	r7, sp, #8
 800f3b2:	60f8      	str	r0, [r7, #12]
 800f3b4:	60b9      	str	r1, [r7, #8]
 800f3b6:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	330a      	adds	r3, #10
 800f3bc:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800f3ca:	f043 0301 	orr.w	r3, r3, #1
 800f3ce:	b2db      	uxtb	r3, r3
 800f3d0:	4619      	mov	r1, r3
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	b29a      	uxth	r2, r3
 800f3d6:	697b      	ldr	r3, [r7, #20]
 800f3d8:	9300      	str	r3, [sp, #0]
 800f3da:	4613      	mov	r3, r2
 800f3dc:	68ba      	ldr	r2, [r7, #8]
 800f3de:	f7f6 fd59 	bl	8005e94 <HAL_I2C_Master_Receive>
 800f3e2:	4603      	mov	r3, r0
 800f3e4:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800f3e6:	693b      	ldr	r3, [r7, #16]
}
 800f3e8:	4618      	mov	r0, r3
 800f3ea:	3718      	adds	r7, #24
 800f3ec:	46bd      	mov	sp, r7
 800f3ee:	bd80      	pop	{r7, pc}

0800f3f0 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	b086      	sub	sp, #24
 800f3f4:	af00      	add	r7, sp, #0
 800f3f6:	60f8      	str	r0, [r7, #12]
 800f3f8:	607a      	str	r2, [r7, #4]
 800f3fa:	603b      	str	r3, [r7, #0]
 800f3fc:	460b      	mov	r3, r1
 800f3fe:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f400:	2300      	movs	r3, #0
 800f402:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800f404:	683b      	ldr	r3, [r7, #0]
 800f406:	2b3f      	cmp	r3, #63	@ 0x3f
 800f408:	d902      	bls.n	800f410 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800f40a:	f06f 0303 	mvn.w	r3, #3
 800f40e:	e016      	b.n	800f43e <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800f410:	4a0d      	ldr	r2, [pc, #52]	@ (800f448 <VL53L0X_WriteMulti+0x58>)
 800f412:	7afb      	ldrb	r3, [r7, #11]
 800f414:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800f416:	683a      	ldr	r2, [r7, #0]
 800f418:	6879      	ldr	r1, [r7, #4]
 800f41a:	480c      	ldr	r0, [pc, #48]	@ (800f44c <VL53L0X_WriteMulti+0x5c>)
 800f41c:	f002 fdfa 	bl	8012014 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800f420:	683b      	ldr	r3, [r7, #0]
 800f422:	3301      	adds	r3, #1
 800f424:	461a      	mov	r2, r3
 800f426:	4908      	ldr	r1, [pc, #32]	@ (800f448 <VL53L0X_WriteMulti+0x58>)
 800f428:	68f8      	ldr	r0, [r7, #12]
 800f42a:	f7ff ffa0 	bl	800f36e <_I2CWrite>
 800f42e:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800f430:	693b      	ldr	r3, [r7, #16]
 800f432:	2b00      	cmp	r3, #0
 800f434:	d001      	beq.n	800f43a <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800f436:	23ec      	movs	r3, #236	@ 0xec
 800f438:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800f43a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f43e:	4618      	mov	r0, r3
 800f440:	3718      	adds	r7, #24
 800f442:	46bd      	mov	sp, r7
 800f444:	bd80      	pop	{r7, pc}
 800f446:	bf00      	nop
 800f448:	20000828 	.word	0x20000828
 800f44c:	20000829 	.word	0x20000829

0800f450 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800f450:	b580      	push	{r7, lr}
 800f452:	b086      	sub	sp, #24
 800f454:	af00      	add	r7, sp, #0
 800f456:	60f8      	str	r0, [r7, #12]
 800f458:	607a      	str	r2, [r7, #4]
 800f45a:	603b      	str	r3, [r7, #0]
 800f45c:	460b      	mov	r3, r1
 800f45e:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f460:	2300      	movs	r3, #0
 800f462:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800f464:	f107 030b 	add.w	r3, r7, #11
 800f468:	2201      	movs	r2, #1
 800f46a:	4619      	mov	r1, r3
 800f46c:	68f8      	ldr	r0, [r7, #12]
 800f46e:	f7ff ff7e 	bl	800f36e <_I2CWrite>
 800f472:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800f474:	693b      	ldr	r3, [r7, #16]
 800f476:	2b00      	cmp	r3, #0
 800f478:	d002      	beq.n	800f480 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800f47a:	23ec      	movs	r3, #236	@ 0xec
 800f47c:	75fb      	strb	r3, [r7, #23]
        goto done;
 800f47e:	e00c      	b.n	800f49a <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800f480:	683a      	ldr	r2, [r7, #0]
 800f482:	6879      	ldr	r1, [r7, #4]
 800f484:	68f8      	ldr	r0, [r7, #12]
 800f486:	f7ff ff91 	bl	800f3ac <_I2CRead>
 800f48a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800f48c:	693b      	ldr	r3, [r7, #16]
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d002      	beq.n	800f498 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800f492:	23ec      	movs	r3, #236	@ 0xec
 800f494:	75fb      	strb	r3, [r7, #23]
 800f496:	e000      	b.n	800f49a <VL53L0X_ReadMulti+0x4a>
    }
done:
 800f498:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800f49a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f49e:	4618      	mov	r0, r3
 800f4a0:	3718      	adds	r7, #24
 800f4a2:	46bd      	mov	sp, r7
 800f4a4:	bd80      	pop	{r7, pc}
	...

0800f4a8 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800f4a8:	b580      	push	{r7, lr}
 800f4aa:	b084      	sub	sp, #16
 800f4ac:	af00      	add	r7, sp, #0
 800f4ae:	6078      	str	r0, [r7, #4]
 800f4b0:	460b      	mov	r3, r1
 800f4b2:	70fb      	strb	r3, [r7, #3]
 800f4b4:	4613      	mov	r3, r2
 800f4b6:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800f4bc:	4a0b      	ldr	r2, [pc, #44]	@ (800f4ec <VL53L0X_WrByte+0x44>)
 800f4be:	78fb      	ldrb	r3, [r7, #3]
 800f4c0:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800f4c2:	4a0a      	ldr	r2, [pc, #40]	@ (800f4ec <VL53L0X_WrByte+0x44>)
 800f4c4:	78bb      	ldrb	r3, [r7, #2]
 800f4c6:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800f4c8:	2202      	movs	r2, #2
 800f4ca:	4908      	ldr	r1, [pc, #32]	@ (800f4ec <VL53L0X_WrByte+0x44>)
 800f4cc:	6878      	ldr	r0, [r7, #4]
 800f4ce:	f7ff ff4e 	bl	800f36e <_I2CWrite>
 800f4d2:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800f4d4:	68bb      	ldr	r3, [r7, #8]
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d001      	beq.n	800f4de <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800f4da:	23ec      	movs	r3, #236	@ 0xec
 800f4dc:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800f4de:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f4e2:	4618      	mov	r0, r3
 800f4e4:	3710      	adds	r7, #16
 800f4e6:	46bd      	mov	sp, r7
 800f4e8:	bd80      	pop	{r7, pc}
 800f4ea:	bf00      	nop
 800f4ec:	20000828 	.word	0x20000828

0800f4f0 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800f4f0:	b580      	push	{r7, lr}
 800f4f2:	b084      	sub	sp, #16
 800f4f4:	af00      	add	r7, sp, #0
 800f4f6:	6078      	str	r0, [r7, #4]
 800f4f8:	460b      	mov	r3, r1
 800f4fa:	70fb      	strb	r3, [r7, #3]
 800f4fc:	4613      	mov	r3, r2
 800f4fe:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f500:	2300      	movs	r3, #0
 800f502:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800f504:	4a0e      	ldr	r2, [pc, #56]	@ (800f540 <VL53L0X_WrWord+0x50>)
 800f506:	78fb      	ldrb	r3, [r7, #3]
 800f508:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800f50a:	883b      	ldrh	r3, [r7, #0]
 800f50c:	0a1b      	lsrs	r3, r3, #8
 800f50e:	b29b      	uxth	r3, r3
 800f510:	b2da      	uxtb	r2, r3
 800f512:	4b0b      	ldr	r3, [pc, #44]	@ (800f540 <VL53L0X_WrWord+0x50>)
 800f514:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800f516:	883b      	ldrh	r3, [r7, #0]
 800f518:	b2da      	uxtb	r2, r3
 800f51a:	4b09      	ldr	r3, [pc, #36]	@ (800f540 <VL53L0X_WrWord+0x50>)
 800f51c:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800f51e:	2203      	movs	r2, #3
 800f520:	4907      	ldr	r1, [pc, #28]	@ (800f540 <VL53L0X_WrWord+0x50>)
 800f522:	6878      	ldr	r0, [r7, #4]
 800f524:	f7ff ff23 	bl	800f36e <_I2CWrite>
 800f528:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800f52a:	68bb      	ldr	r3, [r7, #8]
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	d001      	beq.n	800f534 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800f530:	23ec      	movs	r3, #236	@ 0xec
 800f532:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800f534:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f538:	4618      	mov	r0, r3
 800f53a:	3710      	adds	r7, #16
 800f53c:	46bd      	mov	sp, r7
 800f53e:	bd80      	pop	{r7, pc}
 800f540:	20000828 	.word	0x20000828

0800f544 <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800f544:	b580      	push	{r7, lr}
 800f546:	b084      	sub	sp, #16
 800f548:	af00      	add	r7, sp, #0
 800f54a:	6078      	str	r0, [r7, #4]
 800f54c:	4608      	mov	r0, r1
 800f54e:	4611      	mov	r1, r2
 800f550:	461a      	mov	r2, r3
 800f552:	4603      	mov	r3, r0
 800f554:	70fb      	strb	r3, [r7, #3]
 800f556:	460b      	mov	r3, r1
 800f558:	70bb      	strb	r3, [r7, #2]
 800f55a:	4613      	mov	r3, r2
 800f55c:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f55e:	2300      	movs	r3, #0
 800f560:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800f562:	f107 020e 	add.w	r2, r7, #14
 800f566:	78fb      	ldrb	r3, [r7, #3]
 800f568:	4619      	mov	r1, r3
 800f56a:	6878      	ldr	r0, [r7, #4]
 800f56c:	f000 f81e 	bl	800f5ac <VL53L0X_RdByte>
 800f570:	4603      	mov	r3, r0
 800f572:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800f574:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d110      	bne.n	800f59e <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800f57c:	7bba      	ldrb	r2, [r7, #14]
 800f57e:	78bb      	ldrb	r3, [r7, #2]
 800f580:	4013      	ands	r3, r2
 800f582:	b2da      	uxtb	r2, r3
 800f584:	787b      	ldrb	r3, [r7, #1]
 800f586:	4313      	orrs	r3, r2
 800f588:	b2db      	uxtb	r3, r3
 800f58a:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800f58c:	7bba      	ldrb	r2, [r7, #14]
 800f58e:	78fb      	ldrb	r3, [r7, #3]
 800f590:	4619      	mov	r1, r3
 800f592:	6878      	ldr	r0, [r7, #4]
 800f594:	f7ff ff88 	bl	800f4a8 <VL53L0X_WrByte>
 800f598:	4603      	mov	r3, r0
 800f59a:	73fb      	strb	r3, [r7, #15]
 800f59c:	e000      	b.n	800f5a0 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800f59e:	bf00      	nop
done:
    return Status;
 800f5a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f5a4:	4618      	mov	r0, r3
 800f5a6:	3710      	adds	r7, #16
 800f5a8:	46bd      	mov	sp, r7
 800f5aa:	bd80      	pop	{r7, pc}

0800f5ac <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800f5ac:	b580      	push	{r7, lr}
 800f5ae:	b086      	sub	sp, #24
 800f5b0:	af00      	add	r7, sp, #0
 800f5b2:	60f8      	str	r0, [r7, #12]
 800f5b4:	460b      	mov	r3, r1
 800f5b6:	607a      	str	r2, [r7, #4]
 800f5b8:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f5ba:	2300      	movs	r3, #0
 800f5bc:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800f5be:	f107 030b 	add.w	r3, r7, #11
 800f5c2:	2201      	movs	r2, #1
 800f5c4:	4619      	mov	r1, r3
 800f5c6:	68f8      	ldr	r0, [r7, #12]
 800f5c8:	f7ff fed1 	bl	800f36e <_I2CWrite>
 800f5cc:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800f5ce:	693b      	ldr	r3, [r7, #16]
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d002      	beq.n	800f5da <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800f5d4:	23ec      	movs	r3, #236	@ 0xec
 800f5d6:	75fb      	strb	r3, [r7, #23]
        goto done;
 800f5d8:	e00c      	b.n	800f5f4 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800f5da:	2201      	movs	r2, #1
 800f5dc:	6879      	ldr	r1, [r7, #4]
 800f5de:	68f8      	ldr	r0, [r7, #12]
 800f5e0:	f7ff fee4 	bl	800f3ac <_I2CRead>
 800f5e4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800f5e6:	693b      	ldr	r3, [r7, #16]
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d002      	beq.n	800f5f2 <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800f5ec:	23ec      	movs	r3, #236	@ 0xec
 800f5ee:	75fb      	strb	r3, [r7, #23]
 800f5f0:	e000      	b.n	800f5f4 <VL53L0X_RdByte+0x48>
    }
done:
 800f5f2:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800f5f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	3718      	adds	r7, #24
 800f5fc:	46bd      	mov	sp, r7
 800f5fe:	bd80      	pop	{r7, pc}

0800f600 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800f600:	b580      	push	{r7, lr}
 800f602:	b086      	sub	sp, #24
 800f604:	af00      	add	r7, sp, #0
 800f606:	60f8      	str	r0, [r7, #12]
 800f608:	460b      	mov	r3, r1
 800f60a:	607a      	str	r2, [r7, #4]
 800f60c:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f60e:	2300      	movs	r3, #0
 800f610:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800f612:	f107 030b 	add.w	r3, r7, #11
 800f616:	2201      	movs	r2, #1
 800f618:	4619      	mov	r1, r3
 800f61a:	68f8      	ldr	r0, [r7, #12]
 800f61c:	f7ff fea7 	bl	800f36e <_I2CWrite>
 800f620:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800f622:	693b      	ldr	r3, [r7, #16]
 800f624:	2b00      	cmp	r3, #0
 800f626:	d002      	beq.n	800f62e <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800f628:	23ec      	movs	r3, #236	@ 0xec
 800f62a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800f62c:	e015      	b.n	800f65a <VL53L0X_RdWord+0x5a>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800f62e:	2202      	movs	r2, #2
 800f630:	490d      	ldr	r1, [pc, #52]	@ (800f668 <VL53L0X_RdWord+0x68>)
 800f632:	68f8      	ldr	r0, [r7, #12]
 800f634:	f7ff feba 	bl	800f3ac <_I2CRead>
 800f638:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800f63a:	693b      	ldr	r3, [r7, #16]
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d002      	beq.n	800f646 <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800f640:	23ec      	movs	r3, #236	@ 0xec
 800f642:	75fb      	strb	r3, [r7, #23]
        goto done;
 800f644:	e009      	b.n	800f65a <VL53L0X_RdWord+0x5a>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800f646:	4b08      	ldr	r3, [pc, #32]	@ (800f668 <VL53L0X_RdWord+0x68>)
 800f648:	781b      	ldrb	r3, [r3, #0]
 800f64a:	021b      	lsls	r3, r3, #8
 800f64c:	b29b      	uxth	r3, r3
 800f64e:	4a06      	ldr	r2, [pc, #24]	@ (800f668 <VL53L0X_RdWord+0x68>)
 800f650:	7852      	ldrb	r2, [r2, #1]
 800f652:	4413      	add	r3, r2
 800f654:	b29a      	uxth	r2, r3
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800f65a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f65e:	4618      	mov	r0, r3
 800f660:	3718      	adds	r7, #24
 800f662:	46bd      	mov	sp, r7
 800f664:	bd80      	pop	{r7, pc}
 800f666:	bf00      	nop
 800f668:	20000828 	.word	0x20000828

0800f66c <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800f66c:	b580      	push	{r7, lr}
 800f66e:	b086      	sub	sp, #24
 800f670:	af00      	add	r7, sp, #0
 800f672:	60f8      	str	r0, [r7, #12]
 800f674:	460b      	mov	r3, r1
 800f676:	607a      	str	r2, [r7, #4]
 800f678:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f67a:	2300      	movs	r3, #0
 800f67c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800f67e:	f107 030b 	add.w	r3, r7, #11
 800f682:	2201      	movs	r2, #1
 800f684:	4619      	mov	r1, r3
 800f686:	68f8      	ldr	r0, [r7, #12]
 800f688:	f7ff fe71 	bl	800f36e <_I2CWrite>
 800f68c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800f68e:	693b      	ldr	r3, [r7, #16]
 800f690:	2b00      	cmp	r3, #0
 800f692:	d002      	beq.n	800f69a <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800f694:	23ec      	movs	r3, #236	@ 0xec
 800f696:	75fb      	strb	r3, [r7, #23]
        goto done;
 800f698:	e01b      	b.n	800f6d2 <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800f69a:	2204      	movs	r2, #4
 800f69c:	4910      	ldr	r1, [pc, #64]	@ (800f6e0 <VL53L0X_RdDWord+0x74>)
 800f69e:	68f8      	ldr	r0, [r7, #12]
 800f6a0:	f7ff fe84 	bl	800f3ac <_I2CRead>
 800f6a4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800f6a6:	693b      	ldr	r3, [r7, #16]
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d002      	beq.n	800f6b2 <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800f6ac:	23ec      	movs	r3, #236	@ 0xec
 800f6ae:	75fb      	strb	r3, [r7, #23]
        goto done;
 800f6b0:	e00f      	b.n	800f6d2 <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800f6b2:	4b0b      	ldr	r3, [pc, #44]	@ (800f6e0 <VL53L0X_RdDWord+0x74>)
 800f6b4:	781b      	ldrb	r3, [r3, #0]
 800f6b6:	061a      	lsls	r2, r3, #24
 800f6b8:	4b09      	ldr	r3, [pc, #36]	@ (800f6e0 <VL53L0X_RdDWord+0x74>)
 800f6ba:	785b      	ldrb	r3, [r3, #1]
 800f6bc:	041b      	lsls	r3, r3, #16
 800f6be:	441a      	add	r2, r3
 800f6c0:	4b07      	ldr	r3, [pc, #28]	@ (800f6e0 <VL53L0X_RdDWord+0x74>)
 800f6c2:	789b      	ldrb	r3, [r3, #2]
 800f6c4:	021b      	lsls	r3, r3, #8
 800f6c6:	4413      	add	r3, r2
 800f6c8:	4a05      	ldr	r2, [pc, #20]	@ (800f6e0 <VL53L0X_RdDWord+0x74>)
 800f6ca:	78d2      	ldrb	r2, [r2, #3]
 800f6cc:	441a      	add	r2, r3
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800f6d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	3718      	adds	r7, #24
 800f6da:	46bd      	mov	sp, r7
 800f6dc:	bd80      	pop	{r7, pc}
 800f6de:	bf00      	nop
 800f6e0:	20000828 	.word	0x20000828

0800f6e4 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800f6e4:	b580      	push	{r7, lr}
 800f6e6:	b084      	sub	sp, #16
 800f6e8:	af00      	add	r7, sp, #0
 800f6ea:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800f6ec:	2300      	movs	r3, #0
 800f6ee:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800f6f0:	2002      	movs	r0, #2
 800f6f2:	f7f3 fa85 	bl	8002c00 <HAL_Delay>
    return status;
 800f6f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f6fa:	4618      	mov	r0, r3
 800f6fc:	3710      	adds	r7, #16
 800f6fe:	46bd      	mov	sp, r7
 800f700:	bd80      	pop	{r7, pc}

0800f702 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800f702:	b590      	push	{r4, r7, lr}
 800f704:	b089      	sub	sp, #36	@ 0x24
 800f706:	af04      	add	r7, sp, #16
 800f708:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800f70a:	2301      	movs	r3, #1
 800f70c:	2202      	movs	r2, #2
 800f70e:	2102      	movs	r1, #2
 800f710:	6878      	ldr	r0, [r7, #4]
 800f712:	f000 fc84 	bl	801001e <USBH_FindInterface>
 800f716:	4603      	mov	r3, r0
 800f718:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800f71a:	7bfb      	ldrb	r3, [r7, #15]
 800f71c:	2bff      	cmp	r3, #255	@ 0xff
 800f71e:	d002      	beq.n	800f726 <USBH_CDC_InterfaceInit+0x24>
 800f720:	7bfb      	ldrb	r3, [r7, #15]
 800f722:	2b01      	cmp	r3, #1
 800f724:	d901      	bls.n	800f72a <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800f726:	2302      	movs	r3, #2
 800f728:	e13d      	b.n	800f9a6 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800f72a:	7bfb      	ldrb	r3, [r7, #15]
 800f72c:	4619      	mov	r1, r3
 800f72e:	6878      	ldr	r0, [r7, #4]
 800f730:	f000 fc59 	bl	800ffe6 <USBH_SelectInterface>
 800f734:	4603      	mov	r3, r0
 800f736:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800f738:	7bbb      	ldrb	r3, [r7, #14]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d001      	beq.n	800f742 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800f73e:	2302      	movs	r3, #2
 800f740:	e131      	b.n	800f9a6 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800f748:	2050      	movs	r0, #80	@ 0x50
 800f74a:	f002 fb59 	bl	8011e00 <malloc>
 800f74e:	4603      	mov	r3, r0
 800f750:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f758:	69db      	ldr	r3, [r3, #28]
 800f75a:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800f75c:	68bb      	ldr	r3, [r7, #8]
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d101      	bne.n	800f766 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800f762:	2302      	movs	r3, #2
 800f764:	e11f      	b.n	800f9a6 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800f766:	2250      	movs	r2, #80	@ 0x50
 800f768:	2100      	movs	r1, #0
 800f76a:	68b8      	ldr	r0, [r7, #8]
 800f76c:	f002 fc06 	bl	8011f7c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800f770:	7bfb      	ldrb	r3, [r7, #15]
 800f772:	687a      	ldr	r2, [r7, #4]
 800f774:	211a      	movs	r1, #26
 800f776:	fb01 f303 	mul.w	r3, r1, r3
 800f77a:	4413      	add	r3, r2
 800f77c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f780:	781b      	ldrb	r3, [r3, #0]
 800f782:	b25b      	sxtb	r3, r3
 800f784:	2b00      	cmp	r3, #0
 800f786:	da15      	bge.n	800f7b4 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800f788:	7bfb      	ldrb	r3, [r7, #15]
 800f78a:	687a      	ldr	r2, [r7, #4]
 800f78c:	211a      	movs	r1, #26
 800f78e:	fb01 f303 	mul.w	r3, r1, r3
 800f792:	4413      	add	r3, r2
 800f794:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f798:	781a      	ldrb	r2, [r3, #0]
 800f79a:	68bb      	ldr	r3, [r7, #8]
 800f79c:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800f79e:	7bfb      	ldrb	r3, [r7, #15]
 800f7a0:	687a      	ldr	r2, [r7, #4]
 800f7a2:	211a      	movs	r1, #26
 800f7a4:	fb01 f303 	mul.w	r3, r1, r3
 800f7a8:	4413      	add	r3, r2
 800f7aa:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800f7ae:	881a      	ldrh	r2, [r3, #0]
 800f7b0:	68bb      	ldr	r3, [r7, #8]
 800f7b2:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800f7b4:	68bb      	ldr	r3, [r7, #8]
 800f7b6:	785b      	ldrb	r3, [r3, #1]
 800f7b8:	4619      	mov	r1, r3
 800f7ba:	6878      	ldr	r0, [r7, #4]
 800f7bc:	f001 ffc5 	bl	801174a <USBH_AllocPipe>
 800f7c0:	4603      	mov	r3, r0
 800f7c2:	461a      	mov	r2, r3
 800f7c4:	68bb      	ldr	r3, [r7, #8]
 800f7c6:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800f7c8:	68bb      	ldr	r3, [r7, #8]
 800f7ca:	7819      	ldrb	r1, [r3, #0]
 800f7cc:	68bb      	ldr	r3, [r7, #8]
 800f7ce:	7858      	ldrb	r0, [r3, #1]
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f7dc:	68ba      	ldr	r2, [r7, #8]
 800f7de:	8952      	ldrh	r2, [r2, #10]
 800f7e0:	9202      	str	r2, [sp, #8]
 800f7e2:	2203      	movs	r2, #3
 800f7e4:	9201      	str	r2, [sp, #4]
 800f7e6:	9300      	str	r3, [sp, #0]
 800f7e8:	4623      	mov	r3, r4
 800f7ea:	4602      	mov	r2, r0
 800f7ec:	6878      	ldr	r0, [r7, #4]
 800f7ee:	f001 ff7d 	bl	80116ec <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800f7f2:	68bb      	ldr	r3, [r7, #8]
 800f7f4:	781b      	ldrb	r3, [r3, #0]
 800f7f6:	2200      	movs	r2, #0
 800f7f8:	4619      	mov	r1, r3
 800f7fa:	6878      	ldr	r0, [r7, #4]
 800f7fc:	f002 fa7a 	bl	8011cf4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800f800:	2300      	movs	r3, #0
 800f802:	2200      	movs	r2, #0
 800f804:	210a      	movs	r1, #10
 800f806:	6878      	ldr	r0, [r7, #4]
 800f808:	f000 fc09 	bl	801001e <USBH_FindInterface>
 800f80c:	4603      	mov	r3, r0
 800f80e:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800f810:	7bfb      	ldrb	r3, [r7, #15]
 800f812:	2bff      	cmp	r3, #255	@ 0xff
 800f814:	d002      	beq.n	800f81c <USBH_CDC_InterfaceInit+0x11a>
 800f816:	7bfb      	ldrb	r3, [r7, #15]
 800f818:	2b01      	cmp	r3, #1
 800f81a:	d901      	bls.n	800f820 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800f81c:	2302      	movs	r3, #2
 800f81e:	e0c2      	b.n	800f9a6 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800f820:	7bfb      	ldrb	r3, [r7, #15]
 800f822:	687a      	ldr	r2, [r7, #4]
 800f824:	211a      	movs	r1, #26
 800f826:	fb01 f303 	mul.w	r3, r1, r3
 800f82a:	4413      	add	r3, r2
 800f82c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f830:	781b      	ldrb	r3, [r3, #0]
 800f832:	b25b      	sxtb	r3, r3
 800f834:	2b00      	cmp	r3, #0
 800f836:	da16      	bge.n	800f866 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800f838:	7bfb      	ldrb	r3, [r7, #15]
 800f83a:	687a      	ldr	r2, [r7, #4]
 800f83c:	211a      	movs	r1, #26
 800f83e:	fb01 f303 	mul.w	r3, r1, r3
 800f842:	4413      	add	r3, r2
 800f844:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f848:	781a      	ldrb	r2, [r3, #0]
 800f84a:	68bb      	ldr	r3, [r7, #8]
 800f84c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800f84e:	7bfb      	ldrb	r3, [r7, #15]
 800f850:	687a      	ldr	r2, [r7, #4]
 800f852:	211a      	movs	r1, #26
 800f854:	fb01 f303 	mul.w	r3, r1, r3
 800f858:	4413      	add	r3, r2
 800f85a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800f85e:	881a      	ldrh	r2, [r3, #0]
 800f860:	68bb      	ldr	r3, [r7, #8]
 800f862:	835a      	strh	r2, [r3, #26]
 800f864:	e015      	b.n	800f892 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800f866:	7bfb      	ldrb	r3, [r7, #15]
 800f868:	687a      	ldr	r2, [r7, #4]
 800f86a:	211a      	movs	r1, #26
 800f86c:	fb01 f303 	mul.w	r3, r1, r3
 800f870:	4413      	add	r3, r2
 800f872:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f876:	781a      	ldrb	r2, [r3, #0]
 800f878:	68bb      	ldr	r3, [r7, #8]
 800f87a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800f87c:	7bfb      	ldrb	r3, [r7, #15]
 800f87e:	687a      	ldr	r2, [r7, #4]
 800f880:	211a      	movs	r1, #26
 800f882:	fb01 f303 	mul.w	r3, r1, r3
 800f886:	4413      	add	r3, r2
 800f888:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800f88c:	881a      	ldrh	r2, [r3, #0]
 800f88e:	68bb      	ldr	r3, [r7, #8]
 800f890:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800f892:	7bfb      	ldrb	r3, [r7, #15]
 800f894:	687a      	ldr	r2, [r7, #4]
 800f896:	211a      	movs	r1, #26
 800f898:	fb01 f303 	mul.w	r3, r1, r3
 800f89c:	4413      	add	r3, r2
 800f89e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800f8a2:	781b      	ldrb	r3, [r3, #0]
 800f8a4:	b25b      	sxtb	r3, r3
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	da16      	bge.n	800f8d8 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800f8aa:	7bfb      	ldrb	r3, [r7, #15]
 800f8ac:	687a      	ldr	r2, [r7, #4]
 800f8ae:	211a      	movs	r1, #26
 800f8b0:	fb01 f303 	mul.w	r3, r1, r3
 800f8b4:	4413      	add	r3, r2
 800f8b6:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800f8ba:	781a      	ldrb	r2, [r3, #0]
 800f8bc:	68bb      	ldr	r3, [r7, #8]
 800f8be:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800f8c0:	7bfb      	ldrb	r3, [r7, #15]
 800f8c2:	687a      	ldr	r2, [r7, #4]
 800f8c4:	211a      	movs	r1, #26
 800f8c6:	fb01 f303 	mul.w	r3, r1, r3
 800f8ca:	4413      	add	r3, r2
 800f8cc:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800f8d0:	881a      	ldrh	r2, [r3, #0]
 800f8d2:	68bb      	ldr	r3, [r7, #8]
 800f8d4:	835a      	strh	r2, [r3, #26]
 800f8d6:	e015      	b.n	800f904 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800f8d8:	7bfb      	ldrb	r3, [r7, #15]
 800f8da:	687a      	ldr	r2, [r7, #4]
 800f8dc:	211a      	movs	r1, #26
 800f8de:	fb01 f303 	mul.w	r3, r1, r3
 800f8e2:	4413      	add	r3, r2
 800f8e4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800f8e8:	781a      	ldrb	r2, [r3, #0]
 800f8ea:	68bb      	ldr	r3, [r7, #8]
 800f8ec:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800f8ee:	7bfb      	ldrb	r3, [r7, #15]
 800f8f0:	687a      	ldr	r2, [r7, #4]
 800f8f2:	211a      	movs	r1, #26
 800f8f4:	fb01 f303 	mul.w	r3, r1, r3
 800f8f8:	4413      	add	r3, r2
 800f8fa:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800f8fe:	881a      	ldrh	r2, [r3, #0]
 800f900:	68bb      	ldr	r3, [r7, #8]
 800f902:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800f904:	68bb      	ldr	r3, [r7, #8]
 800f906:	7b9b      	ldrb	r3, [r3, #14]
 800f908:	4619      	mov	r1, r3
 800f90a:	6878      	ldr	r0, [r7, #4]
 800f90c:	f001 ff1d 	bl	801174a <USBH_AllocPipe>
 800f910:	4603      	mov	r3, r0
 800f912:	461a      	mov	r2, r3
 800f914:	68bb      	ldr	r3, [r7, #8]
 800f916:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800f918:	68bb      	ldr	r3, [r7, #8]
 800f91a:	7bdb      	ldrb	r3, [r3, #15]
 800f91c:	4619      	mov	r1, r3
 800f91e:	6878      	ldr	r0, [r7, #4]
 800f920:	f001 ff13 	bl	801174a <USBH_AllocPipe>
 800f924:	4603      	mov	r3, r0
 800f926:	461a      	mov	r2, r3
 800f928:	68bb      	ldr	r3, [r7, #8]
 800f92a:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800f92c:	68bb      	ldr	r3, [r7, #8]
 800f92e:	7b59      	ldrb	r1, [r3, #13]
 800f930:	68bb      	ldr	r3, [r7, #8]
 800f932:	7b98      	ldrb	r0, [r3, #14]
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f940:	68ba      	ldr	r2, [r7, #8]
 800f942:	8b12      	ldrh	r2, [r2, #24]
 800f944:	9202      	str	r2, [sp, #8]
 800f946:	2202      	movs	r2, #2
 800f948:	9201      	str	r2, [sp, #4]
 800f94a:	9300      	str	r3, [sp, #0]
 800f94c:	4623      	mov	r3, r4
 800f94e:	4602      	mov	r2, r0
 800f950:	6878      	ldr	r0, [r7, #4]
 800f952:	f001 fecb 	bl	80116ec <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800f956:	68bb      	ldr	r3, [r7, #8]
 800f958:	7b19      	ldrb	r1, [r3, #12]
 800f95a:	68bb      	ldr	r3, [r7, #8]
 800f95c:	7bd8      	ldrb	r0, [r3, #15]
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f96a:	68ba      	ldr	r2, [r7, #8]
 800f96c:	8b52      	ldrh	r2, [r2, #26]
 800f96e:	9202      	str	r2, [sp, #8]
 800f970:	2202      	movs	r2, #2
 800f972:	9201      	str	r2, [sp, #4]
 800f974:	9300      	str	r3, [sp, #0]
 800f976:	4623      	mov	r3, r4
 800f978:	4602      	mov	r2, r0
 800f97a:	6878      	ldr	r0, [r7, #4]
 800f97c:	f001 feb6 	bl	80116ec <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800f980:	68bb      	ldr	r3, [r7, #8]
 800f982:	2200      	movs	r2, #0
 800f984:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800f988:	68bb      	ldr	r3, [r7, #8]
 800f98a:	7b5b      	ldrb	r3, [r3, #13]
 800f98c:	2200      	movs	r2, #0
 800f98e:	4619      	mov	r1, r3
 800f990:	6878      	ldr	r0, [r7, #4]
 800f992:	f002 f9af 	bl	8011cf4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800f996:	68bb      	ldr	r3, [r7, #8]
 800f998:	7b1b      	ldrb	r3, [r3, #12]
 800f99a:	2200      	movs	r2, #0
 800f99c:	4619      	mov	r1, r3
 800f99e:	6878      	ldr	r0, [r7, #4]
 800f9a0:	f002 f9a8 	bl	8011cf4 <USBH_LL_SetToggle>

  return USBH_OK;
 800f9a4:	2300      	movs	r3, #0
}
 800f9a6:	4618      	mov	r0, r3
 800f9a8:	3714      	adds	r7, #20
 800f9aa:	46bd      	mov	sp, r7
 800f9ac:	bd90      	pop	{r4, r7, pc}

0800f9ae <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800f9ae:	b580      	push	{r7, lr}
 800f9b0:	b084      	sub	sp, #16
 800f9b2:	af00      	add	r7, sp, #0
 800f9b4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f9bc:	69db      	ldr	r3, [r3, #28]
 800f9be:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	781b      	ldrb	r3, [r3, #0]
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	d00e      	beq.n	800f9e6 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	781b      	ldrb	r3, [r3, #0]
 800f9cc:	4619      	mov	r1, r3
 800f9ce:	6878      	ldr	r0, [r7, #4]
 800f9d0:	f001 feab 	bl	801172a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	781b      	ldrb	r3, [r3, #0]
 800f9d8:	4619      	mov	r1, r3
 800f9da:	6878      	ldr	r0, [r7, #4]
 800f9dc:	f001 fed6 	bl	801178c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800f9e0:	68fb      	ldr	r3, [r7, #12]
 800f9e2:	2200      	movs	r2, #0
 800f9e4:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	7b1b      	ldrb	r3, [r3, #12]
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d00e      	beq.n	800fa0c <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800f9ee:	68fb      	ldr	r3, [r7, #12]
 800f9f0:	7b1b      	ldrb	r3, [r3, #12]
 800f9f2:	4619      	mov	r1, r3
 800f9f4:	6878      	ldr	r0, [r7, #4]
 800f9f6:	f001 fe98 	bl	801172a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	7b1b      	ldrb	r3, [r3, #12]
 800f9fe:	4619      	mov	r1, r3
 800fa00:	6878      	ldr	r0, [r7, #4]
 800fa02:	f001 fec3 	bl	801178c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	2200      	movs	r2, #0
 800fa0a:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800fa0c:	68fb      	ldr	r3, [r7, #12]
 800fa0e:	7b5b      	ldrb	r3, [r3, #13]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d00e      	beq.n	800fa32 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	7b5b      	ldrb	r3, [r3, #13]
 800fa18:	4619      	mov	r1, r3
 800fa1a:	6878      	ldr	r0, [r7, #4]
 800fa1c:	f001 fe85 	bl	801172a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800fa20:	68fb      	ldr	r3, [r7, #12]
 800fa22:	7b5b      	ldrb	r3, [r3, #13]
 800fa24:	4619      	mov	r1, r3
 800fa26:	6878      	ldr	r0, [r7, #4]
 800fa28:	f001 feb0 	bl	801178c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	2200      	movs	r2, #0
 800fa30:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fa38:	69db      	ldr	r3, [r3, #28]
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d00b      	beq.n	800fa56 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fa44:	69db      	ldr	r3, [r3, #28]
 800fa46:	4618      	mov	r0, r3
 800fa48:	f002 f9e2 	bl	8011e10 <free>
    phost->pActiveClass->pData = 0U;
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fa52:	2200      	movs	r2, #0
 800fa54:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800fa56:	2300      	movs	r3, #0
}
 800fa58:	4618      	mov	r0, r3
 800fa5a:	3710      	adds	r7, #16
 800fa5c:	46bd      	mov	sp, r7
 800fa5e:	bd80      	pop	{r7, pc}

0800fa60 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800fa60:	b580      	push	{r7, lr}
 800fa62:	b084      	sub	sp, #16
 800fa64:	af00      	add	r7, sp, #0
 800fa66:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fa6e:	69db      	ldr	r3, [r3, #28]
 800fa70:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	3340      	adds	r3, #64	@ 0x40
 800fa76:	4619      	mov	r1, r3
 800fa78:	6878      	ldr	r0, [r7, #4]
 800fa7a:	f000 f8b2 	bl	800fbe2 <GetLineCoding>
 800fa7e:	4603      	mov	r3, r0
 800fa80:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800fa82:	7afb      	ldrb	r3, [r7, #11]
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d105      	bne.n	800fa94 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800fa8e:	2102      	movs	r1, #2
 800fa90:	6878      	ldr	r0, [r7, #4]
 800fa92:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800fa94:	7afb      	ldrb	r3, [r7, #11]
}
 800fa96:	4618      	mov	r0, r3
 800fa98:	3710      	adds	r7, #16
 800fa9a:	46bd      	mov	sp, r7
 800fa9c:	bd80      	pop	{r7, pc}
	...

0800faa0 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800faa0:	b580      	push	{r7, lr}
 800faa2:	b084      	sub	sp, #16
 800faa4:	af00      	add	r7, sp, #0
 800faa6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800faa8:	2301      	movs	r3, #1
 800faaa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800faac:	2300      	movs	r3, #0
 800faae:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fab6:	69db      	ldr	r3, [r3, #28]
 800fab8:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800faba:	68bb      	ldr	r3, [r7, #8]
 800fabc:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800fac0:	2b04      	cmp	r3, #4
 800fac2:	d877      	bhi.n	800fbb4 <USBH_CDC_Process+0x114>
 800fac4:	a201      	add	r2, pc, #4	@ (adr r2, 800facc <USBH_CDC_Process+0x2c>)
 800fac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800faca:	bf00      	nop
 800facc:	0800fae1 	.word	0x0800fae1
 800fad0:	0800fae7 	.word	0x0800fae7
 800fad4:	0800fb17 	.word	0x0800fb17
 800fad8:	0800fb8b 	.word	0x0800fb8b
 800fadc:	0800fb99 	.word	0x0800fb99
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800fae0:	2300      	movs	r3, #0
 800fae2:	73fb      	strb	r3, [r7, #15]
      break;
 800fae4:	e06d      	b.n	800fbc2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800fae6:	68bb      	ldr	r3, [r7, #8]
 800fae8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800faea:	4619      	mov	r1, r3
 800faec:	6878      	ldr	r0, [r7, #4]
 800faee:	f000 f897 	bl	800fc20 <SetLineCoding>
 800faf2:	4603      	mov	r3, r0
 800faf4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800faf6:	7bbb      	ldrb	r3, [r7, #14]
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	d104      	bne.n	800fb06 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800fafc:	68bb      	ldr	r3, [r7, #8]
 800fafe:	2202      	movs	r2, #2
 800fb00:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800fb04:	e058      	b.n	800fbb8 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800fb06:	7bbb      	ldrb	r3, [r7, #14]
 800fb08:	2b01      	cmp	r3, #1
 800fb0a:	d055      	beq.n	800fbb8 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800fb0c:	68bb      	ldr	r3, [r7, #8]
 800fb0e:	2204      	movs	r2, #4
 800fb10:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800fb14:	e050      	b.n	800fbb8 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800fb16:	68bb      	ldr	r3, [r7, #8]
 800fb18:	3340      	adds	r3, #64	@ 0x40
 800fb1a:	4619      	mov	r1, r3
 800fb1c:	6878      	ldr	r0, [r7, #4]
 800fb1e:	f000 f860 	bl	800fbe2 <GetLineCoding>
 800fb22:	4603      	mov	r3, r0
 800fb24:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800fb26:	7bbb      	ldrb	r3, [r7, #14]
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d126      	bne.n	800fb7a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800fb2c:	68bb      	ldr	r3, [r7, #8]
 800fb2e:	2200      	movs	r2, #0
 800fb30:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800fb34:	68bb      	ldr	r3, [r7, #8]
 800fb36:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800fb3a:	68bb      	ldr	r3, [r7, #8]
 800fb3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fb3e:	791b      	ldrb	r3, [r3, #4]
 800fb40:	429a      	cmp	r2, r3
 800fb42:	d13b      	bne.n	800fbbc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800fb44:	68bb      	ldr	r3, [r7, #8]
 800fb46:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800fb4a:	68bb      	ldr	r3, [r7, #8]
 800fb4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fb4e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800fb50:	429a      	cmp	r2, r3
 800fb52:	d133      	bne.n	800fbbc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800fb54:	68bb      	ldr	r3, [r7, #8]
 800fb56:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800fb5a:	68bb      	ldr	r3, [r7, #8]
 800fb5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fb5e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800fb60:	429a      	cmp	r2, r3
 800fb62:	d12b      	bne.n	800fbbc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800fb64:	68bb      	ldr	r3, [r7, #8]
 800fb66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fb68:	68bb      	ldr	r3, [r7, #8]
 800fb6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fb6c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800fb6e:	429a      	cmp	r2, r3
 800fb70:	d124      	bne.n	800fbbc <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800fb72:	6878      	ldr	r0, [r7, #4]
 800fb74:	f000 f958 	bl	800fe28 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800fb78:	e020      	b.n	800fbbc <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800fb7a:	7bbb      	ldrb	r3, [r7, #14]
 800fb7c:	2b01      	cmp	r3, #1
 800fb7e:	d01d      	beq.n	800fbbc <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800fb80:	68bb      	ldr	r3, [r7, #8]
 800fb82:	2204      	movs	r2, #4
 800fb84:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800fb88:	e018      	b.n	800fbbc <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800fb8a:	6878      	ldr	r0, [r7, #4]
 800fb8c:	f000 f867 	bl	800fc5e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800fb90:	6878      	ldr	r0, [r7, #4]
 800fb92:	f000 f8da 	bl	800fd4a <CDC_ProcessReception>
      break;
 800fb96:	e014      	b.n	800fbc2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800fb98:	2100      	movs	r1, #0
 800fb9a:	6878      	ldr	r0, [r7, #4]
 800fb9c:	f001 f81e 	bl	8010bdc <USBH_ClrFeature>
 800fba0:	4603      	mov	r3, r0
 800fba2:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800fba4:	7bbb      	ldrb	r3, [r7, #14]
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d10a      	bne.n	800fbc0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800fbaa:	68bb      	ldr	r3, [r7, #8]
 800fbac:	2200      	movs	r2, #0
 800fbae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800fbb2:	e005      	b.n	800fbc0 <USBH_CDC_Process+0x120>

    default:
      break;
 800fbb4:	bf00      	nop
 800fbb6:	e004      	b.n	800fbc2 <USBH_CDC_Process+0x122>
      break;
 800fbb8:	bf00      	nop
 800fbba:	e002      	b.n	800fbc2 <USBH_CDC_Process+0x122>
      break;
 800fbbc:	bf00      	nop
 800fbbe:	e000      	b.n	800fbc2 <USBH_CDC_Process+0x122>
      break;
 800fbc0:	bf00      	nop

  }

  return status;
 800fbc2:	7bfb      	ldrb	r3, [r7, #15]
}
 800fbc4:	4618      	mov	r0, r3
 800fbc6:	3710      	adds	r7, #16
 800fbc8:	46bd      	mov	sp, r7
 800fbca:	bd80      	pop	{r7, pc}

0800fbcc <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800fbcc:	b480      	push	{r7}
 800fbce:	b083      	sub	sp, #12
 800fbd0:	af00      	add	r7, sp, #0
 800fbd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800fbd4:	2300      	movs	r3, #0
}
 800fbd6:	4618      	mov	r0, r3
 800fbd8:	370c      	adds	r7, #12
 800fbda:	46bd      	mov	sp, r7
 800fbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbe0:	4770      	bx	lr

0800fbe2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800fbe2:	b580      	push	{r7, lr}
 800fbe4:	b082      	sub	sp, #8
 800fbe6:	af00      	add	r7, sp, #0
 800fbe8:	6078      	str	r0, [r7, #4]
 800fbea:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	22a1      	movs	r2, #161	@ 0xa1
 800fbf0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	2221      	movs	r2, #33	@ 0x21
 800fbf6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	2200      	movs	r2, #0
 800fbfc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	2200      	movs	r2, #0
 800fc02:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	2207      	movs	r2, #7
 800fc08:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800fc0a:	683b      	ldr	r3, [r7, #0]
 800fc0c:	2207      	movs	r2, #7
 800fc0e:	4619      	mov	r1, r3
 800fc10:	6878      	ldr	r0, [r7, #4]
 800fc12:	f001 fb17 	bl	8011244 <USBH_CtlReq>
 800fc16:	4603      	mov	r3, r0
}
 800fc18:	4618      	mov	r0, r3
 800fc1a:	3708      	adds	r7, #8
 800fc1c:	46bd      	mov	sp, r7
 800fc1e:	bd80      	pop	{r7, pc}

0800fc20 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800fc20:	b580      	push	{r7, lr}
 800fc22:	b082      	sub	sp, #8
 800fc24:	af00      	add	r7, sp, #0
 800fc26:	6078      	str	r0, [r7, #4]
 800fc28:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	2221      	movs	r2, #33	@ 0x21
 800fc2e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	2220      	movs	r2, #32
 800fc34:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	2200      	movs	r2, #0
 800fc3a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	2200      	movs	r2, #0
 800fc40:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	2207      	movs	r2, #7
 800fc46:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800fc48:	683b      	ldr	r3, [r7, #0]
 800fc4a:	2207      	movs	r2, #7
 800fc4c:	4619      	mov	r1, r3
 800fc4e:	6878      	ldr	r0, [r7, #4]
 800fc50:	f001 faf8 	bl	8011244 <USBH_CtlReq>
 800fc54:	4603      	mov	r3, r0
}
 800fc56:	4618      	mov	r0, r3
 800fc58:	3708      	adds	r7, #8
 800fc5a:	46bd      	mov	sp, r7
 800fc5c:	bd80      	pop	{r7, pc}

0800fc5e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800fc5e:	b580      	push	{r7, lr}
 800fc60:	b086      	sub	sp, #24
 800fc62:	af02      	add	r7, sp, #8
 800fc64:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fc6c:	69db      	ldr	r3, [r3, #28]
 800fc6e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800fc70:	2300      	movs	r3, #0
 800fc72:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800fc7a:	2b01      	cmp	r3, #1
 800fc7c:	d002      	beq.n	800fc84 <CDC_ProcessTransmission+0x26>
 800fc7e:	2b02      	cmp	r3, #2
 800fc80:	d023      	beq.n	800fcca <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800fc82:	e05e      	b.n	800fd42 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800fc84:	68fb      	ldr	r3, [r7, #12]
 800fc86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc88:	68fa      	ldr	r2, [r7, #12]
 800fc8a:	8b12      	ldrh	r2, [r2, #24]
 800fc8c:	4293      	cmp	r3, r2
 800fc8e:	d90b      	bls.n	800fca8 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	69d9      	ldr	r1, [r3, #28]
 800fc94:	68fb      	ldr	r3, [r7, #12]
 800fc96:	8b1a      	ldrh	r2, [r3, #24]
 800fc98:	68fb      	ldr	r3, [r7, #12]
 800fc9a:	7b5b      	ldrb	r3, [r3, #13]
 800fc9c:	2001      	movs	r0, #1
 800fc9e:	9000      	str	r0, [sp, #0]
 800fca0:	6878      	ldr	r0, [r7, #4]
 800fca2:	f001 fce0 	bl	8011666 <USBH_BulkSendData>
 800fca6:	e00b      	b.n	800fcc0 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800fcb0:	b29a      	uxth	r2, r3
 800fcb2:	68fb      	ldr	r3, [r7, #12]
 800fcb4:	7b5b      	ldrb	r3, [r3, #13]
 800fcb6:	2001      	movs	r0, #1
 800fcb8:	9000      	str	r0, [sp, #0]
 800fcba:	6878      	ldr	r0, [r7, #4]
 800fcbc:	f001 fcd3 	bl	8011666 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	2202      	movs	r2, #2
 800fcc4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800fcc8:	e03b      	b.n	800fd42 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	7b5b      	ldrb	r3, [r3, #13]
 800fcce:	4619      	mov	r1, r3
 800fcd0:	6878      	ldr	r0, [r7, #4]
 800fcd2:	f001 ffe5 	bl	8011ca0 <USBH_LL_GetURBState>
 800fcd6:	4603      	mov	r3, r0
 800fcd8:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800fcda:	7afb      	ldrb	r3, [r7, #11]
 800fcdc:	2b01      	cmp	r3, #1
 800fcde:	d128      	bne.n	800fd32 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fce4:	68fa      	ldr	r2, [r7, #12]
 800fce6:	8b12      	ldrh	r2, [r2, #24]
 800fce8:	4293      	cmp	r3, r2
 800fcea:	d90e      	bls.n	800fd0a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800fcec:	68fb      	ldr	r3, [r7, #12]
 800fcee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcf0:	68fa      	ldr	r2, [r7, #12]
 800fcf2:	8b12      	ldrh	r2, [r2, #24]
 800fcf4:	1a9a      	subs	r2, r3, r2
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800fcfa:	68fb      	ldr	r3, [r7, #12]
 800fcfc:	69db      	ldr	r3, [r3, #28]
 800fcfe:	68fa      	ldr	r2, [r7, #12]
 800fd00:	8b12      	ldrh	r2, [r2, #24]
 800fd02:	441a      	add	r2, r3
 800fd04:	68fb      	ldr	r3, [r7, #12]
 800fd06:	61da      	str	r2, [r3, #28]
 800fd08:	e002      	b.n	800fd10 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	2200      	movs	r2, #0
 800fd0e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd14:	2b00      	cmp	r3, #0
 800fd16:	d004      	beq.n	800fd22 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800fd18:	68fb      	ldr	r3, [r7, #12]
 800fd1a:	2201      	movs	r2, #1
 800fd1c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800fd20:	e00e      	b.n	800fd40 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	2200      	movs	r2, #0
 800fd26:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800fd2a:	6878      	ldr	r0, [r7, #4]
 800fd2c:	f000 f868 	bl	800fe00 <USBH_CDC_TransmitCallback>
      break;
 800fd30:	e006      	b.n	800fd40 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800fd32:	7afb      	ldrb	r3, [r7, #11]
 800fd34:	2b02      	cmp	r3, #2
 800fd36:	d103      	bne.n	800fd40 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	2201      	movs	r2, #1
 800fd3c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800fd40:	bf00      	nop
  }
}
 800fd42:	bf00      	nop
 800fd44:	3710      	adds	r7, #16
 800fd46:	46bd      	mov	sp, r7
 800fd48:	bd80      	pop	{r7, pc}

0800fd4a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800fd4a:	b580      	push	{r7, lr}
 800fd4c:	b086      	sub	sp, #24
 800fd4e:	af00      	add	r7, sp, #0
 800fd50:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fd58:	69db      	ldr	r3, [r3, #28]
 800fd5a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800fd5c:	2300      	movs	r3, #0
 800fd5e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800fd60:	697b      	ldr	r3, [r7, #20]
 800fd62:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800fd66:	2b03      	cmp	r3, #3
 800fd68:	d002      	beq.n	800fd70 <CDC_ProcessReception+0x26>
 800fd6a:	2b04      	cmp	r3, #4
 800fd6c:	d00e      	beq.n	800fd8c <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800fd6e:	e043      	b.n	800fdf8 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800fd70:	697b      	ldr	r3, [r7, #20]
 800fd72:	6a19      	ldr	r1, [r3, #32]
 800fd74:	697b      	ldr	r3, [r7, #20]
 800fd76:	8b5a      	ldrh	r2, [r3, #26]
 800fd78:	697b      	ldr	r3, [r7, #20]
 800fd7a:	7b1b      	ldrb	r3, [r3, #12]
 800fd7c:	6878      	ldr	r0, [r7, #4]
 800fd7e:	f001 fc97 	bl	80116b0 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800fd82:	697b      	ldr	r3, [r7, #20]
 800fd84:	2204      	movs	r2, #4
 800fd86:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800fd8a:	e035      	b.n	800fdf8 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800fd8c:	697b      	ldr	r3, [r7, #20]
 800fd8e:	7b1b      	ldrb	r3, [r3, #12]
 800fd90:	4619      	mov	r1, r3
 800fd92:	6878      	ldr	r0, [r7, #4]
 800fd94:	f001 ff84 	bl	8011ca0 <USBH_LL_GetURBState>
 800fd98:	4603      	mov	r3, r0
 800fd9a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800fd9c:	7cfb      	ldrb	r3, [r7, #19]
 800fd9e:	2b01      	cmp	r3, #1
 800fda0:	d129      	bne.n	800fdf6 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800fda2:	697b      	ldr	r3, [r7, #20]
 800fda4:	7b1b      	ldrb	r3, [r3, #12]
 800fda6:	4619      	mov	r1, r3
 800fda8:	6878      	ldr	r0, [r7, #4]
 800fdaa:	f001 fef9 	bl	8011ba0 <USBH_LL_GetLastXferSize>
 800fdae:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800fdb0:	697b      	ldr	r3, [r7, #20]
 800fdb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fdb4:	68fa      	ldr	r2, [r7, #12]
 800fdb6:	429a      	cmp	r2, r3
 800fdb8:	d016      	beq.n	800fde8 <CDC_ProcessReception+0x9e>
 800fdba:	697b      	ldr	r3, [r7, #20]
 800fdbc:	8b5b      	ldrh	r3, [r3, #26]
 800fdbe:	461a      	mov	r2, r3
 800fdc0:	68fb      	ldr	r3, [r7, #12]
 800fdc2:	4293      	cmp	r3, r2
 800fdc4:	d110      	bne.n	800fde8 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800fdc6:	697b      	ldr	r3, [r7, #20]
 800fdc8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800fdca:	68fb      	ldr	r3, [r7, #12]
 800fdcc:	1ad2      	subs	r2, r2, r3
 800fdce:	697b      	ldr	r3, [r7, #20]
 800fdd0:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800fdd2:	697b      	ldr	r3, [r7, #20]
 800fdd4:	6a1a      	ldr	r2, [r3, #32]
 800fdd6:	68fb      	ldr	r3, [r7, #12]
 800fdd8:	441a      	add	r2, r3
 800fdda:	697b      	ldr	r3, [r7, #20]
 800fddc:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800fdde:	697b      	ldr	r3, [r7, #20]
 800fde0:	2203      	movs	r2, #3
 800fde2:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800fde6:	e006      	b.n	800fdf6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800fde8:	697b      	ldr	r3, [r7, #20]
 800fdea:	2200      	movs	r2, #0
 800fdec:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800fdf0:	6878      	ldr	r0, [r7, #4]
 800fdf2:	f000 f80f 	bl	800fe14 <USBH_CDC_ReceiveCallback>
      break;
 800fdf6:	bf00      	nop
  }
}
 800fdf8:	bf00      	nop
 800fdfa:	3718      	adds	r7, #24
 800fdfc:	46bd      	mov	sp, r7
 800fdfe:	bd80      	pop	{r7, pc}

0800fe00 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800fe00:	b480      	push	{r7}
 800fe02:	b083      	sub	sp, #12
 800fe04:	af00      	add	r7, sp, #0
 800fe06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800fe08:	bf00      	nop
 800fe0a:	370c      	adds	r7, #12
 800fe0c:	46bd      	mov	sp, r7
 800fe0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe12:	4770      	bx	lr

0800fe14 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800fe14:	b480      	push	{r7}
 800fe16:	b083      	sub	sp, #12
 800fe18:	af00      	add	r7, sp, #0
 800fe1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800fe1c:	bf00      	nop
 800fe1e:	370c      	adds	r7, #12
 800fe20:	46bd      	mov	sp, r7
 800fe22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe26:	4770      	bx	lr

0800fe28 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800fe28:	b480      	push	{r7}
 800fe2a:	b083      	sub	sp, #12
 800fe2c:	af00      	add	r7, sp, #0
 800fe2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800fe30:	bf00      	nop
 800fe32:	370c      	adds	r7, #12
 800fe34:	46bd      	mov	sp, r7
 800fe36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe3a:	4770      	bx	lr

0800fe3c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800fe3c:	b580      	push	{r7, lr}
 800fe3e:	b084      	sub	sp, #16
 800fe40:	af00      	add	r7, sp, #0
 800fe42:	60f8      	str	r0, [r7, #12]
 800fe44:	60b9      	str	r1, [r7, #8]
 800fe46:	4613      	mov	r3, r2
 800fe48:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800fe4a:	68fb      	ldr	r3, [r7, #12]
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d101      	bne.n	800fe54 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800fe50:	2302      	movs	r3, #2
 800fe52:	e029      	b.n	800fea8 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	79fa      	ldrb	r2, [r7, #7]
 800fe58:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800fe5c:	68fb      	ldr	r3, [r7, #12]
 800fe5e:	2200      	movs	r2, #0
 800fe60:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	2200      	movs	r2, #0
 800fe68:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800fe6c:	68f8      	ldr	r0, [r7, #12]
 800fe6e:	f000 f81f 	bl	800feb0 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	2200      	movs	r2, #0
 800fe76:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800fe7a:	68fb      	ldr	r3, [r7, #12]
 800fe7c:	2200      	movs	r2, #0
 800fe7e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	2200      	movs	r2, #0
 800fe86:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	2200      	movs	r2, #0
 800fe8e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800fe92:	68bb      	ldr	r3, [r7, #8]
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d003      	beq.n	800fea0 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	68ba      	ldr	r2, [r7, #8]
 800fe9c:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800fea0:	68f8      	ldr	r0, [r7, #12]
 800fea2:	f001 fdc9 	bl	8011a38 <USBH_LL_Init>

  return USBH_OK;
 800fea6:	2300      	movs	r3, #0
}
 800fea8:	4618      	mov	r0, r3
 800feaa:	3710      	adds	r7, #16
 800feac:	46bd      	mov	sp, r7
 800feae:	bd80      	pop	{r7, pc}

0800feb0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800feb0:	b580      	push	{r7, lr}
 800feb2:	b084      	sub	sp, #16
 800feb4:	af00      	add	r7, sp, #0
 800feb6:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800feb8:	2300      	movs	r3, #0
 800feba:	60fb      	str	r3, [r7, #12]
 800febc:	e009      	b.n	800fed2 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800febe:	687a      	ldr	r2, [r7, #4]
 800fec0:	68fb      	ldr	r3, [r7, #12]
 800fec2:	33e0      	adds	r3, #224	@ 0xe0
 800fec4:	009b      	lsls	r3, r3, #2
 800fec6:	4413      	add	r3, r2
 800fec8:	2200      	movs	r2, #0
 800feca:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	3301      	adds	r3, #1
 800fed0:	60fb      	str	r3, [r7, #12]
 800fed2:	68fb      	ldr	r3, [r7, #12]
 800fed4:	2b0f      	cmp	r3, #15
 800fed6:	d9f2      	bls.n	800febe <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800fed8:	2300      	movs	r3, #0
 800feda:	60fb      	str	r3, [r7, #12]
 800fedc:	e009      	b.n	800fef2 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800fede:	687a      	ldr	r2, [r7, #4]
 800fee0:	68fb      	ldr	r3, [r7, #12]
 800fee2:	4413      	add	r3, r2
 800fee4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800fee8:	2200      	movs	r2, #0
 800feea:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800feec:	68fb      	ldr	r3, [r7, #12]
 800feee:	3301      	adds	r3, #1
 800fef0:	60fb      	str	r3, [r7, #12]
 800fef2:	68fb      	ldr	r3, [r7, #12]
 800fef4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fef8:	d3f1      	bcc.n	800fede <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	2200      	movs	r2, #0
 800fefe:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	2200      	movs	r2, #0
 800ff04:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	2201      	movs	r2, #1
 800ff0a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	2200      	movs	r2, #0
 800ff10:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	2201      	movs	r2, #1
 800ff18:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	2240      	movs	r2, #64	@ 0x40
 800ff1e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	2200      	movs	r2, #0
 800ff24:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	2200      	movs	r2, #0
 800ff2a:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	2201      	movs	r2, #1
 800ff32:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	2200      	movs	r2, #0
 800ff3a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	2200      	movs	r2, #0
 800ff42:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	331c      	adds	r3, #28
 800ff4a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ff4e:	2100      	movs	r1, #0
 800ff50:	4618      	mov	r0, r3
 800ff52:	f002 f813 	bl	8011f7c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800ff5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ff60:	2100      	movs	r1, #0
 800ff62:	4618      	mov	r0, r3
 800ff64:	f002 f80a 	bl	8011f7c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800ff6e:	2212      	movs	r2, #18
 800ff70:	2100      	movs	r1, #0
 800ff72:	4618      	mov	r0, r3
 800ff74:	f002 f802 	bl	8011f7c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800ff7e:	223e      	movs	r2, #62	@ 0x3e
 800ff80:	2100      	movs	r1, #0
 800ff82:	4618      	mov	r0, r3
 800ff84:	f001 fffa 	bl	8011f7c <memset>

  return USBH_OK;
 800ff88:	2300      	movs	r3, #0
}
 800ff8a:	4618      	mov	r0, r3
 800ff8c:	3710      	adds	r7, #16
 800ff8e:	46bd      	mov	sp, r7
 800ff90:	bd80      	pop	{r7, pc}

0800ff92 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800ff92:	b480      	push	{r7}
 800ff94:	b085      	sub	sp, #20
 800ff96:	af00      	add	r7, sp, #0
 800ff98:	6078      	str	r0, [r7, #4]
 800ff9a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800ff9c:	2300      	movs	r3, #0
 800ff9e:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800ffa0:	683b      	ldr	r3, [r7, #0]
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d016      	beq.n	800ffd4 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	d10e      	bne.n	800ffce <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800ffb6:	1c59      	adds	r1, r3, #1
 800ffb8:	687a      	ldr	r2, [r7, #4]
 800ffba:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800ffbe:	687a      	ldr	r2, [r7, #4]
 800ffc0:	33de      	adds	r3, #222	@ 0xde
 800ffc2:	6839      	ldr	r1, [r7, #0]
 800ffc4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800ffc8:	2300      	movs	r3, #0
 800ffca:	73fb      	strb	r3, [r7, #15]
 800ffcc:	e004      	b.n	800ffd8 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800ffce:	2302      	movs	r3, #2
 800ffd0:	73fb      	strb	r3, [r7, #15]
 800ffd2:	e001      	b.n	800ffd8 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800ffd4:	2302      	movs	r3, #2
 800ffd6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ffd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ffda:	4618      	mov	r0, r3
 800ffdc:	3714      	adds	r7, #20
 800ffde:	46bd      	mov	sp, r7
 800ffe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffe4:	4770      	bx	lr

0800ffe6 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800ffe6:	b480      	push	{r7}
 800ffe8:	b085      	sub	sp, #20
 800ffea:	af00      	add	r7, sp, #0
 800ffec:	6078      	str	r0, [r7, #4]
 800ffee:	460b      	mov	r3, r1
 800fff0:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800fff2:	2300      	movs	r3, #0
 800fff4:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800fffc:	78fa      	ldrb	r2, [r7, #3]
 800fffe:	429a      	cmp	r2, r3
 8010000:	d204      	bcs.n	801000c <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	78fa      	ldrb	r2, [r7, #3]
 8010006:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 801000a:	e001      	b.n	8010010 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 801000c:	2302      	movs	r3, #2
 801000e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8010010:	7bfb      	ldrb	r3, [r7, #15]
}
 8010012:	4618      	mov	r0, r3
 8010014:	3714      	adds	r7, #20
 8010016:	46bd      	mov	sp, r7
 8010018:	f85d 7b04 	ldr.w	r7, [sp], #4
 801001c:	4770      	bx	lr

0801001e <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 801001e:	b480      	push	{r7}
 8010020:	b087      	sub	sp, #28
 8010022:	af00      	add	r7, sp, #0
 8010024:	6078      	str	r0, [r7, #4]
 8010026:	4608      	mov	r0, r1
 8010028:	4611      	mov	r1, r2
 801002a:	461a      	mov	r2, r3
 801002c:	4603      	mov	r3, r0
 801002e:	70fb      	strb	r3, [r7, #3]
 8010030:	460b      	mov	r3, r1
 8010032:	70bb      	strb	r3, [r7, #2]
 8010034:	4613      	mov	r3, r2
 8010036:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8010038:	2300      	movs	r3, #0
 801003a:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 801003c:	2300      	movs	r3, #0
 801003e:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8010046:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8010048:	e025      	b.n	8010096 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 801004a:	7dfb      	ldrb	r3, [r7, #23]
 801004c:	221a      	movs	r2, #26
 801004e:	fb02 f303 	mul.w	r3, r2, r3
 8010052:	3308      	adds	r3, #8
 8010054:	68fa      	ldr	r2, [r7, #12]
 8010056:	4413      	add	r3, r2
 8010058:	3302      	adds	r3, #2
 801005a:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 801005c:	693b      	ldr	r3, [r7, #16]
 801005e:	795b      	ldrb	r3, [r3, #5]
 8010060:	78fa      	ldrb	r2, [r7, #3]
 8010062:	429a      	cmp	r2, r3
 8010064:	d002      	beq.n	801006c <USBH_FindInterface+0x4e>
 8010066:	78fb      	ldrb	r3, [r7, #3]
 8010068:	2bff      	cmp	r3, #255	@ 0xff
 801006a:	d111      	bne.n	8010090 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 801006c:	693b      	ldr	r3, [r7, #16]
 801006e:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8010070:	78ba      	ldrb	r2, [r7, #2]
 8010072:	429a      	cmp	r2, r3
 8010074:	d002      	beq.n	801007c <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8010076:	78bb      	ldrb	r3, [r7, #2]
 8010078:	2bff      	cmp	r3, #255	@ 0xff
 801007a:	d109      	bne.n	8010090 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 801007c:	693b      	ldr	r3, [r7, #16]
 801007e:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8010080:	787a      	ldrb	r2, [r7, #1]
 8010082:	429a      	cmp	r2, r3
 8010084:	d002      	beq.n	801008c <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8010086:	787b      	ldrb	r3, [r7, #1]
 8010088:	2bff      	cmp	r3, #255	@ 0xff
 801008a:	d101      	bne.n	8010090 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 801008c:	7dfb      	ldrb	r3, [r7, #23]
 801008e:	e006      	b.n	801009e <USBH_FindInterface+0x80>
    }
    if_ix++;
 8010090:	7dfb      	ldrb	r3, [r7, #23]
 8010092:	3301      	adds	r3, #1
 8010094:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8010096:	7dfb      	ldrb	r3, [r7, #23]
 8010098:	2b01      	cmp	r3, #1
 801009a:	d9d6      	bls.n	801004a <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 801009c:	23ff      	movs	r3, #255	@ 0xff
}
 801009e:	4618      	mov	r0, r3
 80100a0:	371c      	adds	r7, #28
 80100a2:	46bd      	mov	sp, r7
 80100a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100a8:	4770      	bx	lr

080100aa <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80100aa:	b580      	push	{r7, lr}
 80100ac:	b082      	sub	sp, #8
 80100ae:	af00      	add	r7, sp, #0
 80100b0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80100b2:	6878      	ldr	r0, [r7, #4]
 80100b4:	f001 fcfc 	bl	8011ab0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80100b8:	2101      	movs	r1, #1
 80100ba:	6878      	ldr	r0, [r7, #4]
 80100bc:	f001 fe03 	bl	8011cc6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80100c0:	2300      	movs	r3, #0
}
 80100c2:	4618      	mov	r0, r3
 80100c4:	3708      	adds	r7, #8
 80100c6:	46bd      	mov	sp, r7
 80100c8:	bd80      	pop	{r7, pc}
	...

080100cc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 80100cc:	b580      	push	{r7, lr}
 80100ce:	b088      	sub	sp, #32
 80100d0:	af04      	add	r7, sp, #16
 80100d2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80100d4:	2302      	movs	r3, #2
 80100d6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80100d8:	2300      	movs	r3, #0
 80100da:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 80100e2:	b2db      	uxtb	r3, r3
 80100e4:	2b01      	cmp	r3, #1
 80100e6:	d102      	bne.n	80100ee <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	2203      	movs	r2, #3
 80100ec:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	781b      	ldrb	r3, [r3, #0]
 80100f2:	b2db      	uxtb	r3, r3
 80100f4:	2b0b      	cmp	r3, #11
 80100f6:	f200 81bc 	bhi.w	8010472 <USBH_Process+0x3a6>
 80100fa:	a201      	add	r2, pc, #4	@ (adr r2, 8010100 <USBH_Process+0x34>)
 80100fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010100:	08010131 	.word	0x08010131
 8010104:	08010163 	.word	0x08010163
 8010108:	080101cd 	.word	0x080101cd
 801010c:	0801040d 	.word	0x0801040d
 8010110:	08010473 	.word	0x08010473
 8010114:	0801026d 	.word	0x0801026d
 8010118:	080103b3 	.word	0x080103b3
 801011c:	080102a3 	.word	0x080102a3
 8010120:	080102c3 	.word	0x080102c3
 8010124:	080102e1 	.word	0x080102e1
 8010128:	08010325 	.word	0x08010325
 801012c:	080103f5 	.word	0x080103f5
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8010136:	b2db      	uxtb	r3, r3
 8010138:	2b00      	cmp	r3, #0
 801013a:	f000 819c 	beq.w	8010476 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	2201      	movs	r2, #1
 8010142:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8010144:	20c8      	movs	r0, #200	@ 0xc8
 8010146:	f001 fe08 	bl	8011d5a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 801014a:	6878      	ldr	r0, [r7, #4]
 801014c:	f001 fd0d 	bl	8011b6a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	2200      	movs	r2, #0
 8010154:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	2200      	movs	r2, #0
 801015c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8010160:	e189      	b.n	8010476 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8010168:	b2db      	uxtb	r3, r3
 801016a:	2b01      	cmp	r3, #1
 801016c:	d107      	bne.n	801017e <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	2200      	movs	r2, #0
 8010172:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	2202      	movs	r2, #2
 801017a:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 801017c:	e18a      	b.n	8010494 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8010184:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8010188:	d914      	bls.n	80101b4 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8010190:	3301      	adds	r3, #1
 8010192:	b2da      	uxtb	r2, r3
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80101a0:	2b03      	cmp	r3, #3
 80101a2:	d903      	bls.n	80101ac <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	220d      	movs	r2, #13
 80101a8:	701a      	strb	r2, [r3, #0]
      break;
 80101aa:	e173      	b.n	8010494 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	2200      	movs	r2, #0
 80101b0:	701a      	strb	r2, [r3, #0]
      break;
 80101b2:	e16f      	b.n	8010494 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80101ba:	f103 020a 	add.w	r2, r3, #10
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80101c4:	200a      	movs	r0, #10
 80101c6:	f001 fdc8 	bl	8011d5a <USBH_Delay>
      break;
 80101ca:	e163      	b.n	8010494 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d005      	beq.n	80101e2 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80101dc:	2104      	movs	r1, #4
 80101de:	6878      	ldr	r0, [r7, #4]
 80101e0:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80101e2:	2064      	movs	r0, #100	@ 0x64
 80101e4:	f001 fdb9 	bl	8011d5a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80101e8:	6878      	ldr	r0, [r7, #4]
 80101ea:	f001 fc97 	bl	8011b1c <USBH_LL_GetSpeed>
 80101ee:	4603      	mov	r3, r0
 80101f0:	461a      	mov	r2, r3
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	2205      	movs	r2, #5
 80101fc:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80101fe:	2100      	movs	r1, #0
 8010200:	6878      	ldr	r0, [r7, #4]
 8010202:	f001 faa2 	bl	801174a <USBH_AllocPipe>
 8010206:	4603      	mov	r3, r0
 8010208:	461a      	mov	r2, r3
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 801020e:	2180      	movs	r1, #128	@ 0x80
 8010210:	6878      	ldr	r0, [r7, #4]
 8010212:	f001 fa9a 	bl	801174a <USBH_AllocPipe>
 8010216:	4603      	mov	r3, r0
 8010218:	461a      	mov	r2, r3
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	7919      	ldrb	r1, [r3, #4]
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 801022e:	687a      	ldr	r2, [r7, #4]
 8010230:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8010232:	9202      	str	r2, [sp, #8]
 8010234:	2200      	movs	r2, #0
 8010236:	9201      	str	r2, [sp, #4]
 8010238:	9300      	str	r3, [sp, #0]
 801023a:	4603      	mov	r3, r0
 801023c:	2280      	movs	r2, #128	@ 0x80
 801023e:	6878      	ldr	r0, [r7, #4]
 8010240:	f001 fa54 	bl	80116ec <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	7959      	ldrb	r1, [r3, #5]
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8010254:	687a      	ldr	r2, [r7, #4]
 8010256:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8010258:	9202      	str	r2, [sp, #8]
 801025a:	2200      	movs	r2, #0
 801025c:	9201      	str	r2, [sp, #4]
 801025e:	9300      	str	r3, [sp, #0]
 8010260:	4603      	mov	r3, r0
 8010262:	2200      	movs	r2, #0
 8010264:	6878      	ldr	r0, [r7, #4]
 8010266:	f001 fa41 	bl	80116ec <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 801026a:	e113      	b.n	8010494 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 801026c:	6878      	ldr	r0, [r7, #4]
 801026e:	f000 f917 	bl	80104a0 <USBH_HandleEnum>
 8010272:	4603      	mov	r3, r0
 8010274:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8010276:	7bbb      	ldrb	r3, [r7, #14]
 8010278:	b2db      	uxtb	r3, r3
 801027a:	2b00      	cmp	r3, #0
 801027c:	f040 80fd 	bne.w	801047a <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	2200      	movs	r2, #0
 8010284:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 801028e:	2b01      	cmp	r3, #1
 8010290:	d103      	bne.n	801029a <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	2208      	movs	r2, #8
 8010296:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8010298:	e0ef      	b.n	801047a <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	2207      	movs	r2, #7
 801029e:	701a      	strb	r2, [r3, #0]
      break;
 80102a0:	e0eb      	b.n	801047a <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	f000 80e8 	beq.w	801047e <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80102b4:	2101      	movs	r1, #1
 80102b6:	6878      	ldr	r0, [r7, #4]
 80102b8:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	2208      	movs	r2, #8
 80102be:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 80102c0:	e0dd      	b.n	801047e <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80102c8:	4619      	mov	r1, r3
 80102ca:	6878      	ldr	r0, [r7, #4]
 80102cc:	f000 fc3f 	bl	8010b4e <USBH_SetCfg>
 80102d0:	4603      	mov	r3, r0
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	f040 80d5 	bne.w	8010482 <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	2209      	movs	r2, #9
 80102dc:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80102de:	e0d0      	b.n	8010482 <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80102e6:	f003 0320 	and.w	r3, r3, #32
 80102ea:	2b00      	cmp	r3, #0
 80102ec:	d016      	beq.n	801031c <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80102ee:	2101      	movs	r1, #1
 80102f0:	6878      	ldr	r0, [r7, #4]
 80102f2:	f000 fc4f 	bl	8010b94 <USBH_SetFeature>
 80102f6:	4603      	mov	r3, r0
 80102f8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80102fa:	7bbb      	ldrb	r3, [r7, #14]
 80102fc:	b2db      	uxtb	r3, r3
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d103      	bne.n	801030a <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	220a      	movs	r2, #10
 8010306:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8010308:	e0bd      	b.n	8010486 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 801030a:	7bbb      	ldrb	r3, [r7, #14]
 801030c:	b2db      	uxtb	r3, r3
 801030e:	2b03      	cmp	r3, #3
 8010310:	f040 80b9 	bne.w	8010486 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	220a      	movs	r2, #10
 8010318:	701a      	strb	r2, [r3, #0]
      break;
 801031a:	e0b4      	b.n	8010486 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	220a      	movs	r2, #10
 8010320:	701a      	strb	r2, [r3, #0]
      break;
 8010322:	e0b0      	b.n	8010486 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 801032a:	2b00      	cmp	r3, #0
 801032c:	f000 80ad 	beq.w	801048a <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	2200      	movs	r2, #0
 8010334:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8010338:	2300      	movs	r3, #0
 801033a:	73fb      	strb	r3, [r7, #15]
 801033c:	e016      	b.n	801036c <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 801033e:	7bfa      	ldrb	r2, [r7, #15]
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	32de      	adds	r2, #222	@ 0xde
 8010344:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010348:	791a      	ldrb	r2, [r3, #4]
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8010350:	429a      	cmp	r2, r3
 8010352:	d108      	bne.n	8010366 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 8010354:	7bfa      	ldrb	r2, [r7, #15]
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	32de      	adds	r2, #222	@ 0xde
 801035a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8010364:	e005      	b.n	8010372 <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8010366:	7bfb      	ldrb	r3, [r7, #15]
 8010368:	3301      	adds	r3, #1
 801036a:	73fb      	strb	r3, [r7, #15]
 801036c:	7bfb      	ldrb	r3, [r7, #15]
 801036e:	2b00      	cmp	r3, #0
 8010370:	d0e5      	beq.n	801033e <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010378:	2b00      	cmp	r3, #0
 801037a:	d016      	beq.n	80103aa <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010382:	689b      	ldr	r3, [r3, #8]
 8010384:	6878      	ldr	r0, [r7, #4]
 8010386:	4798      	blx	r3
 8010388:	4603      	mov	r3, r0
 801038a:	2b00      	cmp	r3, #0
 801038c:	d109      	bne.n	80103a2 <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	2206      	movs	r2, #6
 8010392:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801039a:	2103      	movs	r1, #3
 801039c:	6878      	ldr	r0, [r7, #4]
 801039e:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80103a0:	e073      	b.n	801048a <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	220d      	movs	r2, #13
 80103a6:	701a      	strb	r2, [r3, #0]
      break;
 80103a8:	e06f      	b.n	801048a <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	220d      	movs	r2, #13
 80103ae:	701a      	strb	r2, [r3, #0]
      break;
 80103b0:	e06b      	b.n	801048a <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d017      	beq.n	80103ec <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80103c2:	691b      	ldr	r3, [r3, #16]
 80103c4:	6878      	ldr	r0, [r7, #4]
 80103c6:	4798      	blx	r3
 80103c8:	4603      	mov	r3, r0
 80103ca:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80103cc:	7bbb      	ldrb	r3, [r7, #14]
 80103ce:	b2db      	uxtb	r3, r3
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d103      	bne.n	80103dc <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	220b      	movs	r2, #11
 80103d8:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80103da:	e058      	b.n	801048e <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 80103dc:	7bbb      	ldrb	r3, [r7, #14]
 80103de:	b2db      	uxtb	r3, r3
 80103e0:	2b02      	cmp	r3, #2
 80103e2:	d154      	bne.n	801048e <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	220d      	movs	r2, #13
 80103e8:	701a      	strb	r2, [r3, #0]
      break;
 80103ea:	e050      	b.n	801048e <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	220d      	movs	r2, #13
 80103f0:	701a      	strb	r2, [r3, #0]
      break;
 80103f2:	e04c      	b.n	801048e <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d049      	beq.n	8010492 <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010404:	695b      	ldr	r3, [r3, #20]
 8010406:	6878      	ldr	r0, [r7, #4]
 8010408:	4798      	blx	r3
      }
      break;
 801040a:	e042      	b.n	8010492 <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	2200      	movs	r2, #0
 8010410:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8010414:	6878      	ldr	r0, [r7, #4]
 8010416:	f7ff fd4b 	bl	800feb0 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010420:	2b00      	cmp	r3, #0
 8010422:	d009      	beq.n	8010438 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801042a:	68db      	ldr	r3, [r3, #12]
 801042c:	6878      	ldr	r0, [r7, #4]
 801042e:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	2200      	movs	r2, #0
 8010434:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801043e:	2b00      	cmp	r3, #0
 8010440:	d005      	beq.n	801044e <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8010448:	2105      	movs	r1, #5
 801044a:	6878      	ldr	r0, [r7, #4]
 801044c:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8010454:	b2db      	uxtb	r3, r3
 8010456:	2b01      	cmp	r3, #1
 8010458:	d107      	bne.n	801046a <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	2200      	movs	r2, #0
 801045e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8010462:	6878      	ldr	r0, [r7, #4]
 8010464:	f7ff fe21 	bl	80100aa <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8010468:	e014      	b.n	8010494 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 801046a:	6878      	ldr	r0, [r7, #4]
 801046c:	f001 fb20 	bl	8011ab0 <USBH_LL_Start>
      break;
 8010470:	e010      	b.n	8010494 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 8010472:	bf00      	nop
 8010474:	e00e      	b.n	8010494 <USBH_Process+0x3c8>
      break;
 8010476:	bf00      	nop
 8010478:	e00c      	b.n	8010494 <USBH_Process+0x3c8>
      break;
 801047a:	bf00      	nop
 801047c:	e00a      	b.n	8010494 <USBH_Process+0x3c8>
    break;
 801047e:	bf00      	nop
 8010480:	e008      	b.n	8010494 <USBH_Process+0x3c8>
      break;
 8010482:	bf00      	nop
 8010484:	e006      	b.n	8010494 <USBH_Process+0x3c8>
      break;
 8010486:	bf00      	nop
 8010488:	e004      	b.n	8010494 <USBH_Process+0x3c8>
      break;
 801048a:	bf00      	nop
 801048c:	e002      	b.n	8010494 <USBH_Process+0x3c8>
      break;
 801048e:	bf00      	nop
 8010490:	e000      	b.n	8010494 <USBH_Process+0x3c8>
      break;
 8010492:	bf00      	nop
  }
  return USBH_OK;
 8010494:	2300      	movs	r3, #0
}
 8010496:	4618      	mov	r0, r3
 8010498:	3710      	adds	r7, #16
 801049a:	46bd      	mov	sp, r7
 801049c:	bd80      	pop	{r7, pc}
 801049e:	bf00      	nop

080104a0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80104a0:	b580      	push	{r7, lr}
 80104a2:	b088      	sub	sp, #32
 80104a4:	af04      	add	r7, sp, #16
 80104a6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80104a8:	2301      	movs	r3, #1
 80104aa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80104ac:	2301      	movs	r3, #1
 80104ae:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	785b      	ldrb	r3, [r3, #1]
 80104b4:	2b07      	cmp	r3, #7
 80104b6:	f200 81bd 	bhi.w	8010834 <USBH_HandleEnum+0x394>
 80104ba:	a201      	add	r2, pc, #4	@ (adr r2, 80104c0 <USBH_HandleEnum+0x20>)
 80104bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104c0:	080104e1 	.word	0x080104e1
 80104c4:	0801059b 	.word	0x0801059b
 80104c8:	08010605 	.word	0x08010605
 80104cc:	0801068f 	.word	0x0801068f
 80104d0:	080106f9 	.word	0x080106f9
 80104d4:	08010769 	.word	0x08010769
 80104d8:	080107af 	.word	0x080107af
 80104dc:	080107f5 	.word	0x080107f5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80104e0:	2108      	movs	r1, #8
 80104e2:	6878      	ldr	r0, [r7, #4]
 80104e4:	f000 fa50 	bl	8010988 <USBH_Get_DevDesc>
 80104e8:	4603      	mov	r3, r0
 80104ea:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80104ec:	7bbb      	ldrb	r3, [r7, #14]
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	d12e      	bne.n	8010550 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	2201      	movs	r2, #1
 8010500:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	7919      	ldrb	r1, [r3, #4]
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8010512:	687a      	ldr	r2, [r7, #4]
 8010514:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8010516:	9202      	str	r2, [sp, #8]
 8010518:	2200      	movs	r2, #0
 801051a:	9201      	str	r2, [sp, #4]
 801051c:	9300      	str	r3, [sp, #0]
 801051e:	4603      	mov	r3, r0
 8010520:	2280      	movs	r2, #128	@ 0x80
 8010522:	6878      	ldr	r0, [r7, #4]
 8010524:	f001 f8e2 	bl	80116ec <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	7959      	ldrb	r1, [r3, #5]
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8010538:	687a      	ldr	r2, [r7, #4]
 801053a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 801053c:	9202      	str	r2, [sp, #8]
 801053e:	2200      	movs	r2, #0
 8010540:	9201      	str	r2, [sp, #4]
 8010542:	9300      	str	r3, [sp, #0]
 8010544:	4603      	mov	r3, r0
 8010546:	2200      	movs	r2, #0
 8010548:	6878      	ldr	r0, [r7, #4]
 801054a:	f001 f8cf 	bl	80116ec <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 801054e:	e173      	b.n	8010838 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010550:	7bbb      	ldrb	r3, [r7, #14]
 8010552:	2b03      	cmp	r3, #3
 8010554:	f040 8170 	bne.w	8010838 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801055e:	3301      	adds	r3, #1
 8010560:	b2da      	uxtb	r2, r3
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801056e:	2b03      	cmp	r3, #3
 8010570:	d903      	bls.n	801057a <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	220d      	movs	r2, #13
 8010576:	701a      	strb	r2, [r3, #0]
      break;
 8010578:	e15e      	b.n	8010838 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	795b      	ldrb	r3, [r3, #5]
 801057e:	4619      	mov	r1, r3
 8010580:	6878      	ldr	r0, [r7, #4]
 8010582:	f001 f903 	bl	801178c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	791b      	ldrb	r3, [r3, #4]
 801058a:	4619      	mov	r1, r3
 801058c:	6878      	ldr	r0, [r7, #4]
 801058e:	f001 f8fd 	bl	801178c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	2200      	movs	r2, #0
 8010596:	701a      	strb	r2, [r3, #0]
      break;
 8010598:	e14e      	b.n	8010838 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 801059a:	2112      	movs	r1, #18
 801059c:	6878      	ldr	r0, [r7, #4]
 801059e:	f000 f9f3 	bl	8010988 <USBH_Get_DevDesc>
 80105a2:	4603      	mov	r3, r0
 80105a4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80105a6:	7bbb      	ldrb	r3, [r7, #14]
 80105a8:	2b00      	cmp	r3, #0
 80105aa:	d103      	bne.n	80105b4 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	2202      	movs	r2, #2
 80105b0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80105b2:	e143      	b.n	801083c <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80105b4:	7bbb      	ldrb	r3, [r7, #14]
 80105b6:	2b03      	cmp	r3, #3
 80105b8:	f040 8140 	bne.w	801083c <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80105c2:	3301      	adds	r3, #1
 80105c4:	b2da      	uxtb	r2, r3
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80105d2:	2b03      	cmp	r3, #3
 80105d4:	d903      	bls.n	80105de <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	220d      	movs	r2, #13
 80105da:	701a      	strb	r2, [r3, #0]
      break;
 80105dc:	e12e      	b.n	801083c <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	795b      	ldrb	r3, [r3, #5]
 80105e2:	4619      	mov	r1, r3
 80105e4:	6878      	ldr	r0, [r7, #4]
 80105e6:	f001 f8d1 	bl	801178c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	791b      	ldrb	r3, [r3, #4]
 80105ee:	4619      	mov	r1, r3
 80105f0:	6878      	ldr	r0, [r7, #4]
 80105f2:	f001 f8cb 	bl	801178c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	2200      	movs	r2, #0
 80105fa:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	2200      	movs	r2, #0
 8010600:	701a      	strb	r2, [r3, #0]
      break;
 8010602:	e11b      	b.n	801083c <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8010604:	2101      	movs	r1, #1
 8010606:	6878      	ldr	r0, [r7, #4]
 8010608:	f000 fa7d 	bl	8010b06 <USBH_SetAddress>
 801060c:	4603      	mov	r3, r0
 801060e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8010610:	7bbb      	ldrb	r3, [r7, #14]
 8010612:	2b00      	cmp	r3, #0
 8010614:	d130      	bne.n	8010678 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8010616:	2002      	movs	r0, #2
 8010618:	f001 fb9f 	bl	8011d5a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	2201      	movs	r2, #1
 8010620:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	2203      	movs	r2, #3
 8010628:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	7919      	ldrb	r1, [r3, #4]
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 801063a:	687a      	ldr	r2, [r7, #4]
 801063c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 801063e:	9202      	str	r2, [sp, #8]
 8010640:	2200      	movs	r2, #0
 8010642:	9201      	str	r2, [sp, #4]
 8010644:	9300      	str	r3, [sp, #0]
 8010646:	4603      	mov	r3, r0
 8010648:	2280      	movs	r2, #128	@ 0x80
 801064a:	6878      	ldr	r0, [r7, #4]
 801064c:	f001 f84e 	bl	80116ec <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	7959      	ldrb	r1, [r3, #5]
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8010660:	687a      	ldr	r2, [r7, #4]
 8010662:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8010664:	9202      	str	r2, [sp, #8]
 8010666:	2200      	movs	r2, #0
 8010668:	9201      	str	r2, [sp, #4]
 801066a:	9300      	str	r3, [sp, #0]
 801066c:	4603      	mov	r3, r0
 801066e:	2200      	movs	r2, #0
 8010670:	6878      	ldr	r0, [r7, #4]
 8010672:	f001 f83b 	bl	80116ec <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8010676:	e0e3      	b.n	8010840 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010678:	7bbb      	ldrb	r3, [r7, #14]
 801067a:	2b03      	cmp	r3, #3
 801067c:	f040 80e0 	bne.w	8010840 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	220d      	movs	r2, #13
 8010684:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	2200      	movs	r2, #0
 801068a:	705a      	strb	r2, [r3, #1]
      break;
 801068c:	e0d8      	b.n	8010840 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 801068e:	2109      	movs	r1, #9
 8010690:	6878      	ldr	r0, [r7, #4]
 8010692:	f000 f9a5 	bl	80109e0 <USBH_Get_CfgDesc>
 8010696:	4603      	mov	r3, r0
 8010698:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 801069a:	7bbb      	ldrb	r3, [r7, #14]
 801069c:	2b00      	cmp	r3, #0
 801069e:	d103      	bne.n	80106a8 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	2204      	movs	r2, #4
 80106a4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80106a6:	e0cd      	b.n	8010844 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80106a8:	7bbb      	ldrb	r3, [r7, #14]
 80106aa:	2b03      	cmp	r3, #3
 80106ac:	f040 80ca 	bne.w	8010844 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80106b6:	3301      	adds	r3, #1
 80106b8:	b2da      	uxtb	r2, r3
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80106c6:	2b03      	cmp	r3, #3
 80106c8:	d903      	bls.n	80106d2 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	220d      	movs	r2, #13
 80106ce:	701a      	strb	r2, [r3, #0]
      break;
 80106d0:	e0b8      	b.n	8010844 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	795b      	ldrb	r3, [r3, #5]
 80106d6:	4619      	mov	r1, r3
 80106d8:	6878      	ldr	r0, [r7, #4]
 80106da:	f001 f857 	bl	801178c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	791b      	ldrb	r3, [r3, #4]
 80106e2:	4619      	mov	r1, r3
 80106e4:	6878      	ldr	r0, [r7, #4]
 80106e6:	f001 f851 	bl	801178c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	2200      	movs	r2, #0
 80106ee:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	2200      	movs	r2, #0
 80106f4:	701a      	strb	r2, [r3, #0]
      break;
 80106f6:	e0a5      	b.n	8010844 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80106fe:	4619      	mov	r1, r3
 8010700:	6878      	ldr	r0, [r7, #4]
 8010702:	f000 f96d 	bl	80109e0 <USBH_Get_CfgDesc>
 8010706:	4603      	mov	r3, r0
 8010708:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 801070a:	7bbb      	ldrb	r3, [r7, #14]
 801070c:	2b00      	cmp	r3, #0
 801070e:	d103      	bne.n	8010718 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	2205      	movs	r2, #5
 8010714:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8010716:	e097      	b.n	8010848 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010718:	7bbb      	ldrb	r3, [r7, #14]
 801071a:	2b03      	cmp	r3, #3
 801071c:	f040 8094 	bne.w	8010848 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010726:	3301      	adds	r3, #1
 8010728:	b2da      	uxtb	r2, r3
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010736:	2b03      	cmp	r3, #3
 8010738:	d903      	bls.n	8010742 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	220d      	movs	r2, #13
 801073e:	701a      	strb	r2, [r3, #0]
      break;
 8010740:	e082      	b.n	8010848 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	795b      	ldrb	r3, [r3, #5]
 8010746:	4619      	mov	r1, r3
 8010748:	6878      	ldr	r0, [r7, #4]
 801074a:	f001 f81f 	bl	801178c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	791b      	ldrb	r3, [r3, #4]
 8010752:	4619      	mov	r1, r3
 8010754:	6878      	ldr	r0, [r7, #4]
 8010756:	f001 f819 	bl	801178c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	2200      	movs	r2, #0
 801075e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	2200      	movs	r2, #0
 8010764:	701a      	strb	r2, [r3, #0]
      break;
 8010766:	e06f      	b.n	8010848 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 801076e:	2b00      	cmp	r3, #0
 8010770:	d019      	beq.n	80107a6 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 801077e:	23ff      	movs	r3, #255	@ 0xff
 8010780:	6878      	ldr	r0, [r7, #4]
 8010782:	f000 f957 	bl	8010a34 <USBH_Get_StringDesc>
 8010786:	4603      	mov	r3, r0
 8010788:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 801078a:	7bbb      	ldrb	r3, [r7, #14]
 801078c:	2b00      	cmp	r3, #0
 801078e:	d103      	bne.n	8010798 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	2206      	movs	r2, #6
 8010794:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8010796:	e059      	b.n	801084c <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010798:	7bbb      	ldrb	r3, [r7, #14]
 801079a:	2b03      	cmp	r3, #3
 801079c:	d156      	bne.n	801084c <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	2206      	movs	r2, #6
 80107a2:	705a      	strb	r2, [r3, #1]
      break;
 80107a4:	e052      	b.n	801084c <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	2206      	movs	r2, #6
 80107aa:	705a      	strb	r2, [r3, #1]
      break;
 80107ac:	e04e      	b.n	801084c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d019      	beq.n	80107ec <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80107c4:	23ff      	movs	r3, #255	@ 0xff
 80107c6:	6878      	ldr	r0, [r7, #4]
 80107c8:	f000 f934 	bl	8010a34 <USBH_Get_StringDesc>
 80107cc:	4603      	mov	r3, r0
 80107ce:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80107d0:	7bbb      	ldrb	r3, [r7, #14]
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	d103      	bne.n	80107de <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	2207      	movs	r2, #7
 80107da:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80107dc:	e038      	b.n	8010850 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80107de:	7bbb      	ldrb	r3, [r7, #14]
 80107e0:	2b03      	cmp	r3, #3
 80107e2:	d135      	bne.n	8010850 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	2207      	movs	r2, #7
 80107e8:	705a      	strb	r2, [r3, #1]
      break;
 80107ea:	e031      	b.n	8010850 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	2207      	movs	r2, #7
 80107f0:	705a      	strb	r2, [r3, #1]
      break;
 80107f2:	e02d      	b.n	8010850 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80107fa:	2b00      	cmp	r3, #0
 80107fc:	d017      	beq.n	801082e <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 801080a:	23ff      	movs	r3, #255	@ 0xff
 801080c:	6878      	ldr	r0, [r7, #4]
 801080e:	f000 f911 	bl	8010a34 <USBH_Get_StringDesc>
 8010812:	4603      	mov	r3, r0
 8010814:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8010816:	7bbb      	ldrb	r3, [r7, #14]
 8010818:	2b00      	cmp	r3, #0
 801081a:	d102      	bne.n	8010822 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 801081c:	2300      	movs	r3, #0
 801081e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8010820:	e018      	b.n	8010854 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010822:	7bbb      	ldrb	r3, [r7, #14]
 8010824:	2b03      	cmp	r3, #3
 8010826:	d115      	bne.n	8010854 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8010828:	2300      	movs	r3, #0
 801082a:	73fb      	strb	r3, [r7, #15]
      break;
 801082c:	e012      	b.n	8010854 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 801082e:	2300      	movs	r3, #0
 8010830:	73fb      	strb	r3, [r7, #15]
      break;
 8010832:	e00f      	b.n	8010854 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8010834:	bf00      	nop
 8010836:	e00e      	b.n	8010856 <USBH_HandleEnum+0x3b6>
      break;
 8010838:	bf00      	nop
 801083a:	e00c      	b.n	8010856 <USBH_HandleEnum+0x3b6>
      break;
 801083c:	bf00      	nop
 801083e:	e00a      	b.n	8010856 <USBH_HandleEnum+0x3b6>
      break;
 8010840:	bf00      	nop
 8010842:	e008      	b.n	8010856 <USBH_HandleEnum+0x3b6>
      break;
 8010844:	bf00      	nop
 8010846:	e006      	b.n	8010856 <USBH_HandleEnum+0x3b6>
      break;
 8010848:	bf00      	nop
 801084a:	e004      	b.n	8010856 <USBH_HandleEnum+0x3b6>
      break;
 801084c:	bf00      	nop
 801084e:	e002      	b.n	8010856 <USBH_HandleEnum+0x3b6>
      break;
 8010850:	bf00      	nop
 8010852:	e000      	b.n	8010856 <USBH_HandleEnum+0x3b6>
      break;
 8010854:	bf00      	nop
  }
  return Status;
 8010856:	7bfb      	ldrb	r3, [r7, #15]
}
 8010858:	4618      	mov	r0, r3
 801085a:	3710      	adds	r7, #16
 801085c:	46bd      	mov	sp, r7
 801085e:	bd80      	pop	{r7, pc}

08010860 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8010860:	b480      	push	{r7}
 8010862:	b083      	sub	sp, #12
 8010864:	af00      	add	r7, sp, #0
 8010866:	6078      	str	r0, [r7, #4]
 8010868:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	683a      	ldr	r2, [r7, #0]
 801086e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8010872:	bf00      	nop
 8010874:	370c      	adds	r7, #12
 8010876:	46bd      	mov	sp, r7
 8010878:	f85d 7b04 	ldr.w	r7, [sp], #4
 801087c:	4770      	bx	lr

0801087e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 801087e:	b580      	push	{r7, lr}
 8010880:	b082      	sub	sp, #8
 8010882:	af00      	add	r7, sp, #0
 8010884:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 801088c:	1c5a      	adds	r2, r3, #1
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8010894:	6878      	ldr	r0, [r7, #4]
 8010896:	f000 f804 	bl	80108a2 <USBH_HandleSof>
}
 801089a:	bf00      	nop
 801089c:	3708      	adds	r7, #8
 801089e:	46bd      	mov	sp, r7
 80108a0:	bd80      	pop	{r7, pc}

080108a2 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80108a2:	b580      	push	{r7, lr}
 80108a4:	b082      	sub	sp, #8
 80108a6:	af00      	add	r7, sp, #0
 80108a8:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	781b      	ldrb	r3, [r3, #0]
 80108ae:	b2db      	uxtb	r3, r3
 80108b0:	2b0b      	cmp	r3, #11
 80108b2:	d10a      	bne.n	80108ca <USBH_HandleSof+0x28>
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d005      	beq.n	80108ca <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80108c4:	699b      	ldr	r3, [r3, #24]
 80108c6:	6878      	ldr	r0, [r7, #4]
 80108c8:	4798      	blx	r3
  }
}
 80108ca:	bf00      	nop
 80108cc:	3708      	adds	r7, #8
 80108ce:	46bd      	mov	sp, r7
 80108d0:	bd80      	pop	{r7, pc}

080108d2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80108d2:	b480      	push	{r7}
 80108d4:	b083      	sub	sp, #12
 80108d6:	af00      	add	r7, sp, #0
 80108d8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	2201      	movs	r2, #1
 80108de:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 80108e2:	bf00      	nop
}
 80108e4:	370c      	adds	r7, #12
 80108e6:	46bd      	mov	sp, r7
 80108e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ec:	4770      	bx	lr

080108ee <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80108ee:	b480      	push	{r7}
 80108f0:	b083      	sub	sp, #12
 80108f2:	af00      	add	r7, sp, #0
 80108f4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	2200      	movs	r2, #0
 80108fa:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	2201      	movs	r2, #1
 8010902:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8010906:	bf00      	nop
}
 8010908:	370c      	adds	r7, #12
 801090a:	46bd      	mov	sp, r7
 801090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010910:	4770      	bx	lr

08010912 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8010912:	b480      	push	{r7}
 8010914:	b083      	sub	sp, #12
 8010916:	af00      	add	r7, sp, #0
 8010918:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	2201      	movs	r2, #1
 801091e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	2200      	movs	r2, #0
 8010926:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	2200      	movs	r2, #0
 801092e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8010932:	2300      	movs	r3, #0
}
 8010934:	4618      	mov	r0, r3
 8010936:	370c      	adds	r7, #12
 8010938:	46bd      	mov	sp, r7
 801093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801093e:	4770      	bx	lr

08010940 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8010940:	b580      	push	{r7, lr}
 8010942:	b082      	sub	sp, #8
 8010944:	af00      	add	r7, sp, #0
 8010946:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	2201      	movs	r2, #1
 801094c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	2200      	movs	r2, #0
 8010954:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	2200      	movs	r2, #0
 801095c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8010960:	6878      	ldr	r0, [r7, #4]
 8010962:	f001 f8c0 	bl	8011ae6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	791b      	ldrb	r3, [r3, #4]
 801096a:	4619      	mov	r1, r3
 801096c:	6878      	ldr	r0, [r7, #4]
 801096e:	f000 ff0d 	bl	801178c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	795b      	ldrb	r3, [r3, #5]
 8010976:	4619      	mov	r1, r3
 8010978:	6878      	ldr	r0, [r7, #4]
 801097a:	f000 ff07 	bl	801178c <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 801097e:	2300      	movs	r3, #0
}
 8010980:	4618      	mov	r0, r3
 8010982:	3708      	adds	r7, #8
 8010984:	46bd      	mov	sp, r7
 8010986:	bd80      	pop	{r7, pc}

08010988 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8010988:	b580      	push	{r7, lr}
 801098a:	b086      	sub	sp, #24
 801098c:	af02      	add	r7, sp, #8
 801098e:	6078      	str	r0, [r7, #4]
 8010990:	460b      	mov	r3, r1
 8010992:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8010994:	887b      	ldrh	r3, [r7, #2]
 8010996:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801099a:	d901      	bls.n	80109a0 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 801099c:	2303      	movs	r3, #3
 801099e:	e01b      	b.n	80109d8 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80109a6:	887b      	ldrh	r3, [r7, #2]
 80109a8:	9300      	str	r3, [sp, #0]
 80109aa:	4613      	mov	r3, r2
 80109ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80109b0:	2100      	movs	r1, #0
 80109b2:	6878      	ldr	r0, [r7, #4]
 80109b4:	f000 f872 	bl	8010a9c <USBH_GetDescriptor>
 80109b8:	4603      	mov	r3, r0
 80109ba:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80109bc:	7bfb      	ldrb	r3, [r7, #15]
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d109      	bne.n	80109d6 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80109c8:	887a      	ldrh	r2, [r7, #2]
 80109ca:	4619      	mov	r1, r3
 80109cc:	6878      	ldr	r0, [r7, #4]
 80109ce:	f000 f929 	bl	8010c24 <USBH_ParseDevDesc>
 80109d2:	4603      	mov	r3, r0
 80109d4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80109d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80109d8:	4618      	mov	r0, r3
 80109da:	3710      	adds	r7, #16
 80109dc:	46bd      	mov	sp, r7
 80109de:	bd80      	pop	{r7, pc}

080109e0 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80109e0:	b580      	push	{r7, lr}
 80109e2:	b086      	sub	sp, #24
 80109e4:	af02      	add	r7, sp, #8
 80109e6:	6078      	str	r0, [r7, #4]
 80109e8:	460b      	mov	r3, r1
 80109ea:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	331c      	adds	r3, #28
 80109f0:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80109f2:	887b      	ldrh	r3, [r7, #2]
 80109f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80109f8:	d901      	bls.n	80109fe <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80109fa:	2303      	movs	r3, #3
 80109fc:	e016      	b.n	8010a2c <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80109fe:	887b      	ldrh	r3, [r7, #2]
 8010a00:	9300      	str	r3, [sp, #0]
 8010a02:	68bb      	ldr	r3, [r7, #8]
 8010a04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010a08:	2100      	movs	r1, #0
 8010a0a:	6878      	ldr	r0, [r7, #4]
 8010a0c:	f000 f846 	bl	8010a9c <USBH_GetDescriptor>
 8010a10:	4603      	mov	r3, r0
 8010a12:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8010a14:	7bfb      	ldrb	r3, [r7, #15]
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d107      	bne.n	8010a2a <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8010a1a:	887b      	ldrh	r3, [r7, #2]
 8010a1c:	461a      	mov	r2, r3
 8010a1e:	68b9      	ldr	r1, [r7, #8]
 8010a20:	6878      	ldr	r0, [r7, #4]
 8010a22:	f000 f9af 	bl	8010d84 <USBH_ParseCfgDesc>
 8010a26:	4603      	mov	r3, r0
 8010a28:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8010a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a2c:	4618      	mov	r0, r3
 8010a2e:	3710      	adds	r7, #16
 8010a30:	46bd      	mov	sp, r7
 8010a32:	bd80      	pop	{r7, pc}

08010a34 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8010a34:	b580      	push	{r7, lr}
 8010a36:	b088      	sub	sp, #32
 8010a38:	af02      	add	r7, sp, #8
 8010a3a:	60f8      	str	r0, [r7, #12]
 8010a3c:	607a      	str	r2, [r7, #4]
 8010a3e:	461a      	mov	r2, r3
 8010a40:	460b      	mov	r3, r1
 8010a42:	72fb      	strb	r3, [r7, #11]
 8010a44:	4613      	mov	r3, r2
 8010a46:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8010a48:	893b      	ldrh	r3, [r7, #8]
 8010a4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010a4e:	d802      	bhi.n	8010a56 <USBH_Get_StringDesc+0x22>
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	2b00      	cmp	r3, #0
 8010a54:	d101      	bne.n	8010a5a <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8010a56:	2303      	movs	r3, #3
 8010a58:	e01c      	b.n	8010a94 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8010a5a:	7afb      	ldrb	r3, [r7, #11]
 8010a5c:	b29b      	uxth	r3, r3
 8010a5e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8010a62:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8010a6a:	893b      	ldrh	r3, [r7, #8]
 8010a6c:	9300      	str	r3, [sp, #0]
 8010a6e:	460b      	mov	r3, r1
 8010a70:	2100      	movs	r1, #0
 8010a72:	68f8      	ldr	r0, [r7, #12]
 8010a74:	f000 f812 	bl	8010a9c <USBH_GetDescriptor>
 8010a78:	4603      	mov	r3, r0
 8010a7a:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8010a7c:	7dfb      	ldrb	r3, [r7, #23]
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d107      	bne.n	8010a92 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8010a82:	68fb      	ldr	r3, [r7, #12]
 8010a84:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8010a88:	893a      	ldrh	r2, [r7, #8]
 8010a8a:	6879      	ldr	r1, [r7, #4]
 8010a8c:	4618      	mov	r0, r3
 8010a8e:	f000 fb8c 	bl	80111aa <USBH_ParseStringDesc>
  }

  return status;
 8010a92:	7dfb      	ldrb	r3, [r7, #23]
}
 8010a94:	4618      	mov	r0, r3
 8010a96:	3718      	adds	r7, #24
 8010a98:	46bd      	mov	sp, r7
 8010a9a:	bd80      	pop	{r7, pc}

08010a9c <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8010a9c:	b580      	push	{r7, lr}
 8010a9e:	b084      	sub	sp, #16
 8010aa0:	af00      	add	r7, sp, #0
 8010aa2:	60f8      	str	r0, [r7, #12]
 8010aa4:	607b      	str	r3, [r7, #4]
 8010aa6:	460b      	mov	r3, r1
 8010aa8:	72fb      	strb	r3, [r7, #11]
 8010aaa:	4613      	mov	r3, r2
 8010aac:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8010aae:	68fb      	ldr	r3, [r7, #12]
 8010ab0:	789b      	ldrb	r3, [r3, #2]
 8010ab2:	2b01      	cmp	r3, #1
 8010ab4:	d11c      	bne.n	8010af0 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8010ab6:	7afb      	ldrb	r3, [r7, #11]
 8010ab8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010abc:	b2da      	uxtb	r2, r3
 8010abe:	68fb      	ldr	r3, [r7, #12]
 8010ac0:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8010ac2:	68fb      	ldr	r3, [r7, #12]
 8010ac4:	2206      	movs	r2, #6
 8010ac6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8010ac8:	68fb      	ldr	r3, [r7, #12]
 8010aca:	893a      	ldrh	r2, [r7, #8]
 8010acc:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8010ace:	893b      	ldrh	r3, [r7, #8]
 8010ad0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010ad4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010ad8:	d104      	bne.n	8010ae4 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8010ada:	68fb      	ldr	r3, [r7, #12]
 8010adc:	f240 4209 	movw	r2, #1033	@ 0x409
 8010ae0:	829a      	strh	r2, [r3, #20]
 8010ae2:	e002      	b.n	8010aea <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	2200      	movs	r2, #0
 8010ae8:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8010aea:	68fb      	ldr	r3, [r7, #12]
 8010aec:	8b3a      	ldrh	r2, [r7, #24]
 8010aee:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8010af0:	8b3b      	ldrh	r3, [r7, #24]
 8010af2:	461a      	mov	r2, r3
 8010af4:	6879      	ldr	r1, [r7, #4]
 8010af6:	68f8      	ldr	r0, [r7, #12]
 8010af8:	f000 fba4 	bl	8011244 <USBH_CtlReq>
 8010afc:	4603      	mov	r3, r0
}
 8010afe:	4618      	mov	r0, r3
 8010b00:	3710      	adds	r7, #16
 8010b02:	46bd      	mov	sp, r7
 8010b04:	bd80      	pop	{r7, pc}

08010b06 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8010b06:	b580      	push	{r7, lr}
 8010b08:	b082      	sub	sp, #8
 8010b0a:	af00      	add	r7, sp, #0
 8010b0c:	6078      	str	r0, [r7, #4]
 8010b0e:	460b      	mov	r3, r1
 8010b10:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	789b      	ldrb	r3, [r3, #2]
 8010b16:	2b01      	cmp	r3, #1
 8010b18:	d10f      	bne.n	8010b3a <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	2200      	movs	r2, #0
 8010b1e:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	2205      	movs	r2, #5
 8010b24:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8010b26:	78fb      	ldrb	r3, [r7, #3]
 8010b28:	b29a      	uxth	r2, r3
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	2200      	movs	r2, #0
 8010b32:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	2200      	movs	r2, #0
 8010b38:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8010b3a:	2200      	movs	r2, #0
 8010b3c:	2100      	movs	r1, #0
 8010b3e:	6878      	ldr	r0, [r7, #4]
 8010b40:	f000 fb80 	bl	8011244 <USBH_CtlReq>
 8010b44:	4603      	mov	r3, r0
}
 8010b46:	4618      	mov	r0, r3
 8010b48:	3708      	adds	r7, #8
 8010b4a:	46bd      	mov	sp, r7
 8010b4c:	bd80      	pop	{r7, pc}

08010b4e <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8010b4e:	b580      	push	{r7, lr}
 8010b50:	b082      	sub	sp, #8
 8010b52:	af00      	add	r7, sp, #0
 8010b54:	6078      	str	r0, [r7, #4]
 8010b56:	460b      	mov	r3, r1
 8010b58:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	789b      	ldrb	r3, [r3, #2]
 8010b5e:	2b01      	cmp	r3, #1
 8010b60:	d10e      	bne.n	8010b80 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	2200      	movs	r2, #0
 8010b66:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	2209      	movs	r2, #9
 8010b6c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	887a      	ldrh	r2, [r7, #2]
 8010b72:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	2200      	movs	r2, #0
 8010b78:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	2200      	movs	r2, #0
 8010b7e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8010b80:	2200      	movs	r2, #0
 8010b82:	2100      	movs	r1, #0
 8010b84:	6878      	ldr	r0, [r7, #4]
 8010b86:	f000 fb5d 	bl	8011244 <USBH_CtlReq>
 8010b8a:	4603      	mov	r3, r0
}
 8010b8c:	4618      	mov	r0, r3
 8010b8e:	3708      	adds	r7, #8
 8010b90:	46bd      	mov	sp, r7
 8010b92:	bd80      	pop	{r7, pc}

08010b94 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8010b94:	b580      	push	{r7, lr}
 8010b96:	b082      	sub	sp, #8
 8010b98:	af00      	add	r7, sp, #0
 8010b9a:	6078      	str	r0, [r7, #4]
 8010b9c:	460b      	mov	r3, r1
 8010b9e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	789b      	ldrb	r3, [r3, #2]
 8010ba4:	2b01      	cmp	r3, #1
 8010ba6:	d10f      	bne.n	8010bc8 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	2200      	movs	r2, #0
 8010bac:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	2203      	movs	r2, #3
 8010bb2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8010bb4:	78fb      	ldrb	r3, [r7, #3]
 8010bb6:	b29a      	uxth	r2, r3
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8010bbc:	687b      	ldr	r3, [r7, #4]
 8010bbe:	2200      	movs	r2, #0
 8010bc0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	2200      	movs	r2, #0
 8010bc6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8010bc8:	2200      	movs	r2, #0
 8010bca:	2100      	movs	r1, #0
 8010bcc:	6878      	ldr	r0, [r7, #4]
 8010bce:	f000 fb39 	bl	8011244 <USBH_CtlReq>
 8010bd2:	4603      	mov	r3, r0
}
 8010bd4:	4618      	mov	r0, r3
 8010bd6:	3708      	adds	r7, #8
 8010bd8:	46bd      	mov	sp, r7
 8010bda:	bd80      	pop	{r7, pc}

08010bdc <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8010bdc:	b580      	push	{r7, lr}
 8010bde:	b082      	sub	sp, #8
 8010be0:	af00      	add	r7, sp, #0
 8010be2:	6078      	str	r0, [r7, #4]
 8010be4:	460b      	mov	r3, r1
 8010be6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	789b      	ldrb	r3, [r3, #2]
 8010bec:	2b01      	cmp	r3, #1
 8010bee:	d10f      	bne.n	8010c10 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	2202      	movs	r2, #2
 8010bf4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8010bf6:	687b      	ldr	r3, [r7, #4]
 8010bf8:	2201      	movs	r2, #1
 8010bfa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	2200      	movs	r2, #0
 8010c00:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8010c02:	78fb      	ldrb	r3, [r7, #3]
 8010c04:	b29a      	uxth	r2, r3
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	2200      	movs	r2, #0
 8010c0e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8010c10:	2200      	movs	r2, #0
 8010c12:	2100      	movs	r1, #0
 8010c14:	6878      	ldr	r0, [r7, #4]
 8010c16:	f000 fb15 	bl	8011244 <USBH_CtlReq>
 8010c1a:	4603      	mov	r3, r0
}
 8010c1c:	4618      	mov	r0, r3
 8010c1e:	3708      	adds	r7, #8
 8010c20:	46bd      	mov	sp, r7
 8010c22:	bd80      	pop	{r7, pc}

08010c24 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8010c24:	b480      	push	{r7}
 8010c26:	b087      	sub	sp, #28
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	60f8      	str	r0, [r7, #12]
 8010c2c:	60b9      	str	r1, [r7, #8]
 8010c2e:	4613      	mov	r3, r2
 8010c30:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8010c32:	68fb      	ldr	r3, [r7, #12]
 8010c34:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8010c38:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8010c3a:	2300      	movs	r3, #0
 8010c3c:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8010c3e:	68bb      	ldr	r3, [r7, #8]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d101      	bne.n	8010c48 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8010c44:	2302      	movs	r3, #2
 8010c46:	e094      	b.n	8010d72 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8010c48:	68bb      	ldr	r3, [r7, #8]
 8010c4a:	781a      	ldrb	r2, [r3, #0]
 8010c4c:	693b      	ldr	r3, [r7, #16]
 8010c4e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8010c50:	68bb      	ldr	r3, [r7, #8]
 8010c52:	785a      	ldrb	r2, [r3, #1]
 8010c54:	693b      	ldr	r3, [r7, #16]
 8010c56:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8010c58:	68bb      	ldr	r3, [r7, #8]
 8010c5a:	3302      	adds	r3, #2
 8010c5c:	781b      	ldrb	r3, [r3, #0]
 8010c5e:	461a      	mov	r2, r3
 8010c60:	68bb      	ldr	r3, [r7, #8]
 8010c62:	3303      	adds	r3, #3
 8010c64:	781b      	ldrb	r3, [r3, #0]
 8010c66:	021b      	lsls	r3, r3, #8
 8010c68:	b29b      	uxth	r3, r3
 8010c6a:	4313      	orrs	r3, r2
 8010c6c:	b29a      	uxth	r2, r3
 8010c6e:	693b      	ldr	r3, [r7, #16]
 8010c70:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8010c72:	68bb      	ldr	r3, [r7, #8]
 8010c74:	791a      	ldrb	r2, [r3, #4]
 8010c76:	693b      	ldr	r3, [r7, #16]
 8010c78:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8010c7a:	68bb      	ldr	r3, [r7, #8]
 8010c7c:	795a      	ldrb	r2, [r3, #5]
 8010c7e:	693b      	ldr	r3, [r7, #16]
 8010c80:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8010c82:	68bb      	ldr	r3, [r7, #8]
 8010c84:	799a      	ldrb	r2, [r3, #6]
 8010c86:	693b      	ldr	r3, [r7, #16]
 8010c88:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8010c8a:	68bb      	ldr	r3, [r7, #8]
 8010c8c:	79da      	ldrb	r2, [r3, #7]
 8010c8e:	693b      	ldr	r3, [r7, #16]
 8010c90:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8010c92:	68fb      	ldr	r3, [r7, #12]
 8010c94:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d004      	beq.n	8010ca6 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8010c9c:	68fb      	ldr	r3, [r7, #12]
 8010c9e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8010ca2:	2b01      	cmp	r3, #1
 8010ca4:	d11b      	bne.n	8010cde <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8010ca6:	693b      	ldr	r3, [r7, #16]
 8010ca8:	79db      	ldrb	r3, [r3, #7]
 8010caa:	2b20      	cmp	r3, #32
 8010cac:	dc0f      	bgt.n	8010cce <USBH_ParseDevDesc+0xaa>
 8010cae:	2b08      	cmp	r3, #8
 8010cb0:	db0f      	blt.n	8010cd2 <USBH_ParseDevDesc+0xae>
 8010cb2:	3b08      	subs	r3, #8
 8010cb4:	4a32      	ldr	r2, [pc, #200]	@ (8010d80 <USBH_ParseDevDesc+0x15c>)
 8010cb6:	fa22 f303 	lsr.w	r3, r2, r3
 8010cba:	f003 0301 	and.w	r3, r3, #1
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	bf14      	ite	ne
 8010cc2:	2301      	movne	r3, #1
 8010cc4:	2300      	moveq	r3, #0
 8010cc6:	b2db      	uxtb	r3, r3
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	d106      	bne.n	8010cda <USBH_ParseDevDesc+0xb6>
 8010ccc:	e001      	b.n	8010cd2 <USBH_ParseDevDesc+0xae>
 8010cce:	2b40      	cmp	r3, #64	@ 0x40
 8010cd0:	d003      	beq.n	8010cda <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8010cd2:	693b      	ldr	r3, [r7, #16]
 8010cd4:	2208      	movs	r2, #8
 8010cd6:	71da      	strb	r2, [r3, #7]
        break;
 8010cd8:	e000      	b.n	8010cdc <USBH_ParseDevDesc+0xb8>
        break;
 8010cda:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8010cdc:	e00e      	b.n	8010cfc <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8010cde:	68fb      	ldr	r3, [r7, #12]
 8010ce0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8010ce4:	2b02      	cmp	r3, #2
 8010ce6:	d107      	bne.n	8010cf8 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8010ce8:	693b      	ldr	r3, [r7, #16]
 8010cea:	79db      	ldrb	r3, [r3, #7]
 8010cec:	2b08      	cmp	r3, #8
 8010cee:	d005      	beq.n	8010cfc <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8010cf0:	693b      	ldr	r3, [r7, #16]
 8010cf2:	2208      	movs	r2, #8
 8010cf4:	71da      	strb	r2, [r3, #7]
 8010cf6:	e001      	b.n	8010cfc <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8010cf8:	2303      	movs	r3, #3
 8010cfa:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8010cfc:	88fb      	ldrh	r3, [r7, #6]
 8010cfe:	2b08      	cmp	r3, #8
 8010d00:	d936      	bls.n	8010d70 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8010d02:	68bb      	ldr	r3, [r7, #8]
 8010d04:	3308      	adds	r3, #8
 8010d06:	781b      	ldrb	r3, [r3, #0]
 8010d08:	461a      	mov	r2, r3
 8010d0a:	68bb      	ldr	r3, [r7, #8]
 8010d0c:	3309      	adds	r3, #9
 8010d0e:	781b      	ldrb	r3, [r3, #0]
 8010d10:	021b      	lsls	r3, r3, #8
 8010d12:	b29b      	uxth	r3, r3
 8010d14:	4313      	orrs	r3, r2
 8010d16:	b29a      	uxth	r2, r3
 8010d18:	693b      	ldr	r3, [r7, #16]
 8010d1a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8010d1c:	68bb      	ldr	r3, [r7, #8]
 8010d1e:	330a      	adds	r3, #10
 8010d20:	781b      	ldrb	r3, [r3, #0]
 8010d22:	461a      	mov	r2, r3
 8010d24:	68bb      	ldr	r3, [r7, #8]
 8010d26:	330b      	adds	r3, #11
 8010d28:	781b      	ldrb	r3, [r3, #0]
 8010d2a:	021b      	lsls	r3, r3, #8
 8010d2c:	b29b      	uxth	r3, r3
 8010d2e:	4313      	orrs	r3, r2
 8010d30:	b29a      	uxth	r2, r3
 8010d32:	693b      	ldr	r3, [r7, #16]
 8010d34:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8010d36:	68bb      	ldr	r3, [r7, #8]
 8010d38:	330c      	adds	r3, #12
 8010d3a:	781b      	ldrb	r3, [r3, #0]
 8010d3c:	461a      	mov	r2, r3
 8010d3e:	68bb      	ldr	r3, [r7, #8]
 8010d40:	330d      	adds	r3, #13
 8010d42:	781b      	ldrb	r3, [r3, #0]
 8010d44:	021b      	lsls	r3, r3, #8
 8010d46:	b29b      	uxth	r3, r3
 8010d48:	4313      	orrs	r3, r2
 8010d4a:	b29a      	uxth	r2, r3
 8010d4c:	693b      	ldr	r3, [r7, #16]
 8010d4e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8010d50:	68bb      	ldr	r3, [r7, #8]
 8010d52:	7b9a      	ldrb	r2, [r3, #14]
 8010d54:	693b      	ldr	r3, [r7, #16]
 8010d56:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8010d58:	68bb      	ldr	r3, [r7, #8]
 8010d5a:	7bda      	ldrb	r2, [r3, #15]
 8010d5c:	693b      	ldr	r3, [r7, #16]
 8010d5e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8010d60:	68bb      	ldr	r3, [r7, #8]
 8010d62:	7c1a      	ldrb	r2, [r3, #16]
 8010d64:	693b      	ldr	r3, [r7, #16]
 8010d66:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8010d68:	68bb      	ldr	r3, [r7, #8]
 8010d6a:	7c5a      	ldrb	r2, [r3, #17]
 8010d6c:	693b      	ldr	r3, [r7, #16]
 8010d6e:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8010d70:	7dfb      	ldrb	r3, [r7, #23]
}
 8010d72:	4618      	mov	r0, r3
 8010d74:	371c      	adds	r7, #28
 8010d76:	46bd      	mov	sp, r7
 8010d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d7c:	4770      	bx	lr
 8010d7e:	bf00      	nop
 8010d80:	01000101 	.word	0x01000101

08010d84 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8010d84:	b580      	push	{r7, lr}
 8010d86:	b08c      	sub	sp, #48	@ 0x30
 8010d88:	af00      	add	r7, sp, #0
 8010d8a:	60f8      	str	r0, [r7, #12]
 8010d8c:	60b9      	str	r1, [r7, #8]
 8010d8e:	4613      	mov	r3, r2
 8010d90:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8010d92:	68fb      	ldr	r3, [r7, #12]
 8010d94:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8010d98:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8010d9a:	2300      	movs	r3, #0
 8010d9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8010da0:	2300      	movs	r3, #0
 8010da2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8010da6:	2300      	movs	r3, #0
 8010da8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8010dac:	68bb      	ldr	r3, [r7, #8]
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d101      	bne.n	8010db6 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8010db2:	2302      	movs	r3, #2
 8010db4:	e0de      	b.n	8010f74 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8010db6:	68bb      	ldr	r3, [r7, #8]
 8010db8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8010dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dbc:	781b      	ldrb	r3, [r3, #0]
 8010dbe:	2b09      	cmp	r3, #9
 8010dc0:	d002      	beq.n	8010dc8 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8010dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dc4:	2209      	movs	r2, #9
 8010dc6:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8010dc8:	68bb      	ldr	r3, [r7, #8]
 8010dca:	781a      	ldrb	r2, [r3, #0]
 8010dcc:	6a3b      	ldr	r3, [r7, #32]
 8010dce:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8010dd0:	68bb      	ldr	r3, [r7, #8]
 8010dd2:	785a      	ldrb	r2, [r3, #1]
 8010dd4:	6a3b      	ldr	r3, [r7, #32]
 8010dd6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8010dd8:	68bb      	ldr	r3, [r7, #8]
 8010dda:	3302      	adds	r3, #2
 8010ddc:	781b      	ldrb	r3, [r3, #0]
 8010dde:	461a      	mov	r2, r3
 8010de0:	68bb      	ldr	r3, [r7, #8]
 8010de2:	3303      	adds	r3, #3
 8010de4:	781b      	ldrb	r3, [r3, #0]
 8010de6:	021b      	lsls	r3, r3, #8
 8010de8:	b29b      	uxth	r3, r3
 8010dea:	4313      	orrs	r3, r2
 8010dec:	b29b      	uxth	r3, r3
 8010dee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010df2:	bf28      	it	cs
 8010df4:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8010df8:	b29a      	uxth	r2, r3
 8010dfa:	6a3b      	ldr	r3, [r7, #32]
 8010dfc:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8010dfe:	68bb      	ldr	r3, [r7, #8]
 8010e00:	791a      	ldrb	r2, [r3, #4]
 8010e02:	6a3b      	ldr	r3, [r7, #32]
 8010e04:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8010e06:	68bb      	ldr	r3, [r7, #8]
 8010e08:	795a      	ldrb	r2, [r3, #5]
 8010e0a:	6a3b      	ldr	r3, [r7, #32]
 8010e0c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8010e0e:	68bb      	ldr	r3, [r7, #8]
 8010e10:	799a      	ldrb	r2, [r3, #6]
 8010e12:	6a3b      	ldr	r3, [r7, #32]
 8010e14:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8010e16:	68bb      	ldr	r3, [r7, #8]
 8010e18:	79da      	ldrb	r2, [r3, #7]
 8010e1a:	6a3b      	ldr	r3, [r7, #32]
 8010e1c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8010e1e:	68bb      	ldr	r3, [r7, #8]
 8010e20:	7a1a      	ldrb	r2, [r3, #8]
 8010e22:	6a3b      	ldr	r3, [r7, #32]
 8010e24:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8010e26:	88fb      	ldrh	r3, [r7, #6]
 8010e28:	2b09      	cmp	r3, #9
 8010e2a:	f240 80a1 	bls.w	8010f70 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8010e2e:	2309      	movs	r3, #9
 8010e30:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8010e32:	2300      	movs	r3, #0
 8010e34:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8010e36:	e085      	b.n	8010f44 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8010e38:	f107 0316 	add.w	r3, r7, #22
 8010e3c:	4619      	mov	r1, r3
 8010e3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010e40:	f000 f9e6 	bl	8011210 <USBH_GetNextDesc>
 8010e44:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8010e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e48:	785b      	ldrb	r3, [r3, #1]
 8010e4a:	2b04      	cmp	r3, #4
 8010e4c:	d17a      	bne.n	8010f44 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8010e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e50:	781b      	ldrb	r3, [r3, #0]
 8010e52:	2b09      	cmp	r3, #9
 8010e54:	d002      	beq.n	8010e5c <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8010e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e58:	2209      	movs	r2, #9
 8010e5a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8010e5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010e60:	221a      	movs	r2, #26
 8010e62:	fb02 f303 	mul.w	r3, r2, r3
 8010e66:	3308      	adds	r3, #8
 8010e68:	6a3a      	ldr	r2, [r7, #32]
 8010e6a:	4413      	add	r3, r2
 8010e6c:	3302      	adds	r3, #2
 8010e6e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8010e70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010e72:	69f8      	ldr	r0, [r7, #28]
 8010e74:	f000 f882 	bl	8010f7c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8010e78:	2300      	movs	r3, #0
 8010e7a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8010e7e:	2300      	movs	r3, #0
 8010e80:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8010e82:	e043      	b.n	8010f0c <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8010e84:	f107 0316 	add.w	r3, r7, #22
 8010e88:	4619      	mov	r1, r3
 8010e8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010e8c:	f000 f9c0 	bl	8011210 <USBH_GetNextDesc>
 8010e90:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8010e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e94:	785b      	ldrb	r3, [r3, #1]
 8010e96:	2b05      	cmp	r3, #5
 8010e98:	d138      	bne.n	8010f0c <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8010e9a:	69fb      	ldr	r3, [r7, #28]
 8010e9c:	795b      	ldrb	r3, [r3, #5]
 8010e9e:	2b01      	cmp	r3, #1
 8010ea0:	d113      	bne.n	8010eca <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8010ea2:	69fb      	ldr	r3, [r7, #28]
 8010ea4:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8010ea6:	2b02      	cmp	r3, #2
 8010ea8:	d003      	beq.n	8010eb2 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8010eaa:	69fb      	ldr	r3, [r7, #28]
 8010eac:	799b      	ldrb	r3, [r3, #6]
 8010eae:	2b03      	cmp	r3, #3
 8010eb0:	d10b      	bne.n	8010eca <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8010eb2:	69fb      	ldr	r3, [r7, #28]
 8010eb4:	79db      	ldrb	r3, [r3, #7]
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d10b      	bne.n	8010ed2 <USBH_ParseCfgDesc+0x14e>
 8010eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ebc:	781b      	ldrb	r3, [r3, #0]
 8010ebe:	2b09      	cmp	r3, #9
 8010ec0:	d007      	beq.n	8010ed2 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8010ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ec4:	2209      	movs	r2, #9
 8010ec6:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8010ec8:	e003      	b.n	8010ed2 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8010eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ecc:	2207      	movs	r2, #7
 8010ece:	701a      	strb	r2, [r3, #0]
 8010ed0:	e000      	b.n	8010ed4 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8010ed2:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8010ed4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010ed8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010edc:	3201      	adds	r2, #1
 8010ede:	00d2      	lsls	r2, r2, #3
 8010ee0:	211a      	movs	r1, #26
 8010ee2:	fb01 f303 	mul.w	r3, r1, r3
 8010ee6:	4413      	add	r3, r2
 8010ee8:	3308      	adds	r3, #8
 8010eea:	6a3a      	ldr	r2, [r7, #32]
 8010eec:	4413      	add	r3, r2
 8010eee:	3304      	adds	r3, #4
 8010ef0:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8010ef2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010ef4:	69b9      	ldr	r1, [r7, #24]
 8010ef6:	68f8      	ldr	r0, [r7, #12]
 8010ef8:	f000 f86f 	bl	8010fda <USBH_ParseEPDesc>
 8010efc:	4603      	mov	r3, r0
 8010efe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8010f02:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010f06:	3301      	adds	r3, #1
 8010f08:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8010f0c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010f10:	2b01      	cmp	r3, #1
 8010f12:	d80a      	bhi.n	8010f2a <USBH_ParseCfgDesc+0x1a6>
 8010f14:	69fb      	ldr	r3, [r7, #28]
 8010f16:	791b      	ldrb	r3, [r3, #4]
 8010f18:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010f1c:	429a      	cmp	r2, r3
 8010f1e:	d204      	bcs.n	8010f2a <USBH_ParseCfgDesc+0x1a6>
 8010f20:	6a3b      	ldr	r3, [r7, #32]
 8010f22:	885a      	ldrh	r2, [r3, #2]
 8010f24:	8afb      	ldrh	r3, [r7, #22]
 8010f26:	429a      	cmp	r2, r3
 8010f28:	d8ac      	bhi.n	8010e84 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8010f2a:	69fb      	ldr	r3, [r7, #28]
 8010f2c:	791b      	ldrb	r3, [r3, #4]
 8010f2e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010f32:	429a      	cmp	r2, r3
 8010f34:	d201      	bcs.n	8010f3a <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8010f36:	2303      	movs	r3, #3
 8010f38:	e01c      	b.n	8010f74 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8010f3a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010f3e:	3301      	adds	r3, #1
 8010f40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8010f44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010f48:	2b01      	cmp	r3, #1
 8010f4a:	d805      	bhi.n	8010f58 <USBH_ParseCfgDesc+0x1d4>
 8010f4c:	6a3b      	ldr	r3, [r7, #32]
 8010f4e:	885a      	ldrh	r2, [r3, #2]
 8010f50:	8afb      	ldrh	r3, [r7, #22]
 8010f52:	429a      	cmp	r2, r3
 8010f54:	f63f af70 	bhi.w	8010e38 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8010f58:	6a3b      	ldr	r3, [r7, #32]
 8010f5a:	791b      	ldrb	r3, [r3, #4]
 8010f5c:	2b02      	cmp	r3, #2
 8010f5e:	bf28      	it	cs
 8010f60:	2302      	movcs	r3, #2
 8010f62:	b2db      	uxtb	r3, r3
 8010f64:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8010f68:	429a      	cmp	r2, r3
 8010f6a:	d201      	bcs.n	8010f70 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8010f6c:	2303      	movs	r3, #3
 8010f6e:	e001      	b.n	8010f74 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8010f70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8010f74:	4618      	mov	r0, r3
 8010f76:	3730      	adds	r7, #48	@ 0x30
 8010f78:	46bd      	mov	sp, r7
 8010f7a:	bd80      	pop	{r7, pc}

08010f7c <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8010f7c:	b480      	push	{r7}
 8010f7e:	b083      	sub	sp, #12
 8010f80:	af00      	add	r7, sp, #0
 8010f82:	6078      	str	r0, [r7, #4]
 8010f84:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8010f86:	683b      	ldr	r3, [r7, #0]
 8010f88:	781a      	ldrb	r2, [r3, #0]
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8010f8e:	683b      	ldr	r3, [r7, #0]
 8010f90:	785a      	ldrb	r2, [r3, #1]
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8010f96:	683b      	ldr	r3, [r7, #0]
 8010f98:	789a      	ldrb	r2, [r3, #2]
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8010f9e:	683b      	ldr	r3, [r7, #0]
 8010fa0:	78da      	ldrb	r2, [r3, #3]
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8010fa6:	683b      	ldr	r3, [r7, #0]
 8010fa8:	791a      	ldrb	r2, [r3, #4]
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8010fae:	683b      	ldr	r3, [r7, #0]
 8010fb0:	795a      	ldrb	r2, [r3, #5]
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8010fb6:	683b      	ldr	r3, [r7, #0]
 8010fb8:	799a      	ldrb	r2, [r3, #6]
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8010fbe:	683b      	ldr	r3, [r7, #0]
 8010fc0:	79da      	ldrb	r2, [r3, #7]
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8010fc6:	683b      	ldr	r3, [r7, #0]
 8010fc8:	7a1a      	ldrb	r2, [r3, #8]
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	721a      	strb	r2, [r3, #8]
}
 8010fce:	bf00      	nop
 8010fd0:	370c      	adds	r7, #12
 8010fd2:	46bd      	mov	sp, r7
 8010fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fd8:	4770      	bx	lr

08010fda <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8010fda:	b480      	push	{r7}
 8010fdc:	b087      	sub	sp, #28
 8010fde:	af00      	add	r7, sp, #0
 8010fe0:	60f8      	str	r0, [r7, #12]
 8010fe2:	60b9      	str	r1, [r7, #8]
 8010fe4:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8010fe6:	2300      	movs	r3, #0
 8010fe8:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	781a      	ldrb	r2, [r3, #0]
 8010fee:	68bb      	ldr	r3, [r7, #8]
 8010ff0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	785a      	ldrb	r2, [r3, #1]
 8010ff6:	68bb      	ldr	r3, [r7, #8]
 8010ff8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	789a      	ldrb	r2, [r3, #2]
 8010ffe:	68bb      	ldr	r3, [r7, #8]
 8011000:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	78da      	ldrb	r2, [r3, #3]
 8011006:	68bb      	ldr	r3, [r7, #8]
 8011008:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	3304      	adds	r3, #4
 801100e:	781b      	ldrb	r3, [r3, #0]
 8011010:	461a      	mov	r2, r3
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	3305      	adds	r3, #5
 8011016:	781b      	ldrb	r3, [r3, #0]
 8011018:	021b      	lsls	r3, r3, #8
 801101a:	b29b      	uxth	r3, r3
 801101c:	4313      	orrs	r3, r2
 801101e:	b29a      	uxth	r2, r3
 8011020:	68bb      	ldr	r3, [r7, #8]
 8011022:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	799a      	ldrb	r2, [r3, #6]
 8011028:	68bb      	ldr	r3, [r7, #8]
 801102a:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 801102c:	68bb      	ldr	r3, [r7, #8]
 801102e:	889b      	ldrh	r3, [r3, #4]
 8011030:	2b00      	cmp	r3, #0
 8011032:	d009      	beq.n	8011048 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8011034:	68bb      	ldr	r3, [r7, #8]
 8011036:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8011038:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801103c:	d804      	bhi.n	8011048 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 801103e:	68bb      	ldr	r3, [r7, #8]
 8011040:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8011042:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011046:	d901      	bls.n	801104c <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8011048:	2303      	movs	r3, #3
 801104a:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 801104c:	68fb      	ldr	r3, [r7, #12]
 801104e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8011052:	2b00      	cmp	r3, #0
 8011054:	d136      	bne.n	80110c4 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8011056:	68bb      	ldr	r3, [r7, #8]
 8011058:	78db      	ldrb	r3, [r3, #3]
 801105a:	f003 0303 	and.w	r3, r3, #3
 801105e:	2b02      	cmp	r3, #2
 8011060:	d108      	bne.n	8011074 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8011062:	68bb      	ldr	r3, [r7, #8]
 8011064:	889b      	ldrh	r3, [r3, #4]
 8011066:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801106a:	f240 8097 	bls.w	801119c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801106e:	2303      	movs	r3, #3
 8011070:	75fb      	strb	r3, [r7, #23]
 8011072:	e093      	b.n	801119c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8011074:	68bb      	ldr	r3, [r7, #8]
 8011076:	78db      	ldrb	r3, [r3, #3]
 8011078:	f003 0303 	and.w	r3, r3, #3
 801107c:	2b00      	cmp	r3, #0
 801107e:	d107      	bne.n	8011090 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8011080:	68bb      	ldr	r3, [r7, #8]
 8011082:	889b      	ldrh	r3, [r3, #4]
 8011084:	2b40      	cmp	r3, #64	@ 0x40
 8011086:	f240 8089 	bls.w	801119c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801108a:	2303      	movs	r3, #3
 801108c:	75fb      	strb	r3, [r7, #23]
 801108e:	e085      	b.n	801119c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8011090:	68bb      	ldr	r3, [r7, #8]
 8011092:	78db      	ldrb	r3, [r3, #3]
 8011094:	f003 0303 	and.w	r3, r3, #3
 8011098:	2b01      	cmp	r3, #1
 801109a:	d005      	beq.n	80110a8 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 801109c:	68bb      	ldr	r3, [r7, #8]
 801109e:	78db      	ldrb	r3, [r3, #3]
 80110a0:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80110a4:	2b03      	cmp	r3, #3
 80110a6:	d10a      	bne.n	80110be <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80110a8:	68bb      	ldr	r3, [r7, #8]
 80110aa:	799b      	ldrb	r3, [r3, #6]
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	d003      	beq.n	80110b8 <USBH_ParseEPDesc+0xde>
 80110b0:	68bb      	ldr	r3, [r7, #8]
 80110b2:	799b      	ldrb	r3, [r3, #6]
 80110b4:	2b10      	cmp	r3, #16
 80110b6:	d970      	bls.n	801119a <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80110b8:	2303      	movs	r3, #3
 80110ba:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80110bc:	e06d      	b.n	801119a <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80110be:	2303      	movs	r3, #3
 80110c0:	75fb      	strb	r3, [r7, #23]
 80110c2:	e06b      	b.n	801119c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 80110c4:	68fb      	ldr	r3, [r7, #12]
 80110c6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80110ca:	2b01      	cmp	r3, #1
 80110cc:	d13c      	bne.n	8011148 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80110ce:	68bb      	ldr	r3, [r7, #8]
 80110d0:	78db      	ldrb	r3, [r3, #3]
 80110d2:	f003 0303 	and.w	r3, r3, #3
 80110d6:	2b02      	cmp	r3, #2
 80110d8:	d005      	beq.n	80110e6 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 80110da:	68bb      	ldr	r3, [r7, #8]
 80110dc:	78db      	ldrb	r3, [r3, #3]
 80110de:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d106      	bne.n	80110f4 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80110e6:	68bb      	ldr	r3, [r7, #8]
 80110e8:	889b      	ldrh	r3, [r3, #4]
 80110ea:	2b40      	cmp	r3, #64	@ 0x40
 80110ec:	d956      	bls.n	801119c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80110ee:	2303      	movs	r3, #3
 80110f0:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 80110f2:	e053      	b.n	801119c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80110f4:	68bb      	ldr	r3, [r7, #8]
 80110f6:	78db      	ldrb	r3, [r3, #3]
 80110f8:	f003 0303 	and.w	r3, r3, #3
 80110fc:	2b01      	cmp	r3, #1
 80110fe:	d10e      	bne.n	801111e <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8011100:	68bb      	ldr	r3, [r7, #8]
 8011102:	799b      	ldrb	r3, [r3, #6]
 8011104:	2b00      	cmp	r3, #0
 8011106:	d007      	beq.n	8011118 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8011108:	68bb      	ldr	r3, [r7, #8]
 801110a:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 801110c:	2b10      	cmp	r3, #16
 801110e:	d803      	bhi.n	8011118 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8011110:	68bb      	ldr	r3, [r7, #8]
 8011112:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8011114:	2b40      	cmp	r3, #64	@ 0x40
 8011116:	d941      	bls.n	801119c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8011118:	2303      	movs	r3, #3
 801111a:	75fb      	strb	r3, [r7, #23]
 801111c:	e03e      	b.n	801119c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 801111e:	68bb      	ldr	r3, [r7, #8]
 8011120:	78db      	ldrb	r3, [r3, #3]
 8011122:	f003 0303 	and.w	r3, r3, #3
 8011126:	2b03      	cmp	r3, #3
 8011128:	d10b      	bne.n	8011142 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 801112a:	68bb      	ldr	r3, [r7, #8]
 801112c:	799b      	ldrb	r3, [r3, #6]
 801112e:	2b00      	cmp	r3, #0
 8011130:	d004      	beq.n	801113c <USBH_ParseEPDesc+0x162>
 8011132:	68bb      	ldr	r3, [r7, #8]
 8011134:	889b      	ldrh	r3, [r3, #4]
 8011136:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801113a:	d32f      	bcc.n	801119c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801113c:	2303      	movs	r3, #3
 801113e:	75fb      	strb	r3, [r7, #23]
 8011140:	e02c      	b.n	801119c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8011142:	2303      	movs	r3, #3
 8011144:	75fb      	strb	r3, [r7, #23]
 8011146:	e029      	b.n	801119c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801114e:	2b02      	cmp	r3, #2
 8011150:	d120      	bne.n	8011194 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8011152:	68bb      	ldr	r3, [r7, #8]
 8011154:	78db      	ldrb	r3, [r3, #3]
 8011156:	f003 0303 	and.w	r3, r3, #3
 801115a:	2b00      	cmp	r3, #0
 801115c:	d106      	bne.n	801116c <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 801115e:	68bb      	ldr	r3, [r7, #8]
 8011160:	889b      	ldrh	r3, [r3, #4]
 8011162:	2b08      	cmp	r3, #8
 8011164:	d01a      	beq.n	801119c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8011166:	2303      	movs	r3, #3
 8011168:	75fb      	strb	r3, [r7, #23]
 801116a:	e017      	b.n	801119c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 801116c:	68bb      	ldr	r3, [r7, #8]
 801116e:	78db      	ldrb	r3, [r3, #3]
 8011170:	f003 0303 	and.w	r3, r3, #3
 8011174:	2b03      	cmp	r3, #3
 8011176:	d10a      	bne.n	801118e <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8011178:	68bb      	ldr	r3, [r7, #8]
 801117a:	799b      	ldrb	r3, [r3, #6]
 801117c:	2b00      	cmp	r3, #0
 801117e:	d003      	beq.n	8011188 <USBH_ParseEPDesc+0x1ae>
 8011180:	68bb      	ldr	r3, [r7, #8]
 8011182:	889b      	ldrh	r3, [r3, #4]
 8011184:	2b08      	cmp	r3, #8
 8011186:	d909      	bls.n	801119c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8011188:	2303      	movs	r3, #3
 801118a:	75fb      	strb	r3, [r7, #23]
 801118c:	e006      	b.n	801119c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 801118e:	2303      	movs	r3, #3
 8011190:	75fb      	strb	r3, [r7, #23]
 8011192:	e003      	b.n	801119c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8011194:	2303      	movs	r3, #3
 8011196:	75fb      	strb	r3, [r7, #23]
 8011198:	e000      	b.n	801119c <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 801119a:	bf00      	nop
  }

  return status;
 801119c:	7dfb      	ldrb	r3, [r7, #23]
}
 801119e:	4618      	mov	r0, r3
 80111a0:	371c      	adds	r7, #28
 80111a2:	46bd      	mov	sp, r7
 80111a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111a8:	4770      	bx	lr

080111aa <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80111aa:	b480      	push	{r7}
 80111ac:	b087      	sub	sp, #28
 80111ae:	af00      	add	r7, sp, #0
 80111b0:	60f8      	str	r0, [r7, #12]
 80111b2:	60b9      	str	r1, [r7, #8]
 80111b4:	4613      	mov	r3, r2
 80111b6:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80111b8:	68fb      	ldr	r3, [r7, #12]
 80111ba:	3301      	adds	r3, #1
 80111bc:	781b      	ldrb	r3, [r3, #0]
 80111be:	2b03      	cmp	r3, #3
 80111c0:	d120      	bne.n	8011204 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80111c2:	68fb      	ldr	r3, [r7, #12]
 80111c4:	781b      	ldrb	r3, [r3, #0]
 80111c6:	1e9a      	subs	r2, r3, #2
 80111c8:	88fb      	ldrh	r3, [r7, #6]
 80111ca:	4293      	cmp	r3, r2
 80111cc:	bf28      	it	cs
 80111ce:	4613      	movcs	r3, r2
 80111d0:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	3302      	adds	r3, #2
 80111d6:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80111d8:	2300      	movs	r3, #0
 80111da:	82fb      	strh	r3, [r7, #22]
 80111dc:	e00b      	b.n	80111f6 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80111de:	8afb      	ldrh	r3, [r7, #22]
 80111e0:	68fa      	ldr	r2, [r7, #12]
 80111e2:	4413      	add	r3, r2
 80111e4:	781a      	ldrb	r2, [r3, #0]
 80111e6:	68bb      	ldr	r3, [r7, #8]
 80111e8:	701a      	strb	r2, [r3, #0]
      pdest++;
 80111ea:	68bb      	ldr	r3, [r7, #8]
 80111ec:	3301      	adds	r3, #1
 80111ee:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80111f0:	8afb      	ldrh	r3, [r7, #22]
 80111f2:	3302      	adds	r3, #2
 80111f4:	82fb      	strh	r3, [r7, #22]
 80111f6:	8afa      	ldrh	r2, [r7, #22]
 80111f8:	8abb      	ldrh	r3, [r7, #20]
 80111fa:	429a      	cmp	r2, r3
 80111fc:	d3ef      	bcc.n	80111de <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80111fe:	68bb      	ldr	r3, [r7, #8]
 8011200:	2200      	movs	r2, #0
 8011202:	701a      	strb	r2, [r3, #0]
  }
}
 8011204:	bf00      	nop
 8011206:	371c      	adds	r7, #28
 8011208:	46bd      	mov	sp, r7
 801120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801120e:	4770      	bx	lr

08011210 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8011210:	b480      	push	{r7}
 8011212:	b085      	sub	sp, #20
 8011214:	af00      	add	r7, sp, #0
 8011216:	6078      	str	r0, [r7, #4]
 8011218:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 801121a:	683b      	ldr	r3, [r7, #0]
 801121c:	881b      	ldrh	r3, [r3, #0]
 801121e:	687a      	ldr	r2, [r7, #4]
 8011220:	7812      	ldrb	r2, [r2, #0]
 8011222:	4413      	add	r3, r2
 8011224:	b29a      	uxth	r2, r3
 8011226:	683b      	ldr	r3, [r7, #0]
 8011228:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	781b      	ldrb	r3, [r3, #0]
 801122e:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	4413      	add	r3, r2
 8011234:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8011236:	68fb      	ldr	r3, [r7, #12]
}
 8011238:	4618      	mov	r0, r3
 801123a:	3714      	adds	r7, #20
 801123c:	46bd      	mov	sp, r7
 801123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011242:	4770      	bx	lr

08011244 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8011244:	b580      	push	{r7, lr}
 8011246:	b086      	sub	sp, #24
 8011248:	af00      	add	r7, sp, #0
 801124a:	60f8      	str	r0, [r7, #12]
 801124c:	60b9      	str	r1, [r7, #8]
 801124e:	4613      	mov	r3, r2
 8011250:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8011252:	2301      	movs	r3, #1
 8011254:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8011256:	68fb      	ldr	r3, [r7, #12]
 8011258:	789b      	ldrb	r3, [r3, #2]
 801125a:	2b01      	cmp	r3, #1
 801125c:	d002      	beq.n	8011264 <USBH_CtlReq+0x20>
 801125e:	2b02      	cmp	r3, #2
 8011260:	d00f      	beq.n	8011282 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8011262:	e027      	b.n	80112b4 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	68ba      	ldr	r2, [r7, #8]
 8011268:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 801126a:	68fb      	ldr	r3, [r7, #12]
 801126c:	88fa      	ldrh	r2, [r7, #6]
 801126e:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8011270:	68fb      	ldr	r3, [r7, #12]
 8011272:	2201      	movs	r2, #1
 8011274:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8011276:	68fb      	ldr	r3, [r7, #12]
 8011278:	2202      	movs	r2, #2
 801127a:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 801127c:	2301      	movs	r3, #1
 801127e:	75fb      	strb	r3, [r7, #23]
      break;
 8011280:	e018      	b.n	80112b4 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8011282:	68f8      	ldr	r0, [r7, #12]
 8011284:	f000 f81c 	bl	80112c0 <USBH_HandleControl>
 8011288:	4603      	mov	r3, r0
 801128a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 801128c:	7dfb      	ldrb	r3, [r7, #23]
 801128e:	2b00      	cmp	r3, #0
 8011290:	d002      	beq.n	8011298 <USBH_CtlReq+0x54>
 8011292:	7dfb      	ldrb	r3, [r7, #23]
 8011294:	2b03      	cmp	r3, #3
 8011296:	d106      	bne.n	80112a6 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8011298:	68fb      	ldr	r3, [r7, #12]
 801129a:	2201      	movs	r2, #1
 801129c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 801129e:	68fb      	ldr	r3, [r7, #12]
 80112a0:	2200      	movs	r2, #0
 80112a2:	761a      	strb	r2, [r3, #24]
      break;
 80112a4:	e005      	b.n	80112b2 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80112a6:	7dfb      	ldrb	r3, [r7, #23]
 80112a8:	2b02      	cmp	r3, #2
 80112aa:	d102      	bne.n	80112b2 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80112ac:	68fb      	ldr	r3, [r7, #12]
 80112ae:	2201      	movs	r2, #1
 80112b0:	709a      	strb	r2, [r3, #2]
      break;
 80112b2:	bf00      	nop
  }
  return status;
 80112b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80112b6:	4618      	mov	r0, r3
 80112b8:	3718      	adds	r7, #24
 80112ba:	46bd      	mov	sp, r7
 80112bc:	bd80      	pop	{r7, pc}
	...

080112c0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80112c0:	b580      	push	{r7, lr}
 80112c2:	b086      	sub	sp, #24
 80112c4:	af02      	add	r7, sp, #8
 80112c6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80112c8:	2301      	movs	r3, #1
 80112ca:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80112cc:	2300      	movs	r3, #0
 80112ce:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	7e1b      	ldrb	r3, [r3, #24]
 80112d4:	3b01      	subs	r3, #1
 80112d6:	2b0a      	cmp	r3, #10
 80112d8:	f200 8157 	bhi.w	801158a <USBH_HandleControl+0x2ca>
 80112dc:	a201      	add	r2, pc, #4	@ (adr r2, 80112e4 <USBH_HandleControl+0x24>)
 80112de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112e2:	bf00      	nop
 80112e4:	08011311 	.word	0x08011311
 80112e8:	0801132b 	.word	0x0801132b
 80112ec:	08011395 	.word	0x08011395
 80112f0:	080113bb 	.word	0x080113bb
 80112f4:	080113f5 	.word	0x080113f5
 80112f8:	0801141f 	.word	0x0801141f
 80112fc:	08011471 	.word	0x08011471
 8011300:	08011493 	.word	0x08011493
 8011304:	080114cf 	.word	0x080114cf
 8011308:	080114f5 	.word	0x080114f5
 801130c:	08011533 	.word	0x08011533
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	f103 0110 	add.w	r1, r3, #16
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	795b      	ldrb	r3, [r3, #5]
 801131a:	461a      	mov	r2, r3
 801131c:	6878      	ldr	r0, [r7, #4]
 801131e:	f000 f945 	bl	80115ac <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	2202      	movs	r2, #2
 8011326:	761a      	strb	r2, [r3, #24]
      break;
 8011328:	e13a      	b.n	80115a0 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	795b      	ldrb	r3, [r3, #5]
 801132e:	4619      	mov	r1, r3
 8011330:	6878      	ldr	r0, [r7, #4]
 8011332:	f000 fcb5 	bl	8011ca0 <USBH_LL_GetURBState>
 8011336:	4603      	mov	r3, r0
 8011338:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 801133a:	7bbb      	ldrb	r3, [r7, #14]
 801133c:	2b01      	cmp	r3, #1
 801133e:	d11e      	bne.n	801137e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	7c1b      	ldrb	r3, [r3, #16]
 8011344:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8011348:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	8adb      	ldrh	r3, [r3, #22]
 801134e:	2b00      	cmp	r3, #0
 8011350:	d00a      	beq.n	8011368 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8011352:	7b7b      	ldrb	r3, [r7, #13]
 8011354:	2b80      	cmp	r3, #128	@ 0x80
 8011356:	d103      	bne.n	8011360 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	2203      	movs	r2, #3
 801135c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 801135e:	e116      	b.n	801158e <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	2205      	movs	r2, #5
 8011364:	761a      	strb	r2, [r3, #24]
      break;
 8011366:	e112      	b.n	801158e <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8011368:	7b7b      	ldrb	r3, [r7, #13]
 801136a:	2b80      	cmp	r3, #128	@ 0x80
 801136c:	d103      	bne.n	8011376 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	2209      	movs	r2, #9
 8011372:	761a      	strb	r2, [r3, #24]
      break;
 8011374:	e10b      	b.n	801158e <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8011376:	687b      	ldr	r3, [r7, #4]
 8011378:	2207      	movs	r2, #7
 801137a:	761a      	strb	r2, [r3, #24]
      break;
 801137c:	e107      	b.n	801158e <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 801137e:	7bbb      	ldrb	r3, [r7, #14]
 8011380:	2b04      	cmp	r3, #4
 8011382:	d003      	beq.n	801138c <USBH_HandleControl+0xcc>
 8011384:	7bbb      	ldrb	r3, [r7, #14]
 8011386:	2b02      	cmp	r3, #2
 8011388:	f040 8101 	bne.w	801158e <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	220b      	movs	r2, #11
 8011390:	761a      	strb	r2, [r3, #24]
      break;
 8011392:	e0fc      	b.n	801158e <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 801139a:	b29a      	uxth	r2, r3
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	6899      	ldr	r1, [r3, #8]
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	899a      	ldrh	r2, [r3, #12]
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	791b      	ldrb	r3, [r3, #4]
 80113ac:	6878      	ldr	r0, [r7, #4]
 80113ae:	f000 f93c 	bl	801162a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	2204      	movs	r2, #4
 80113b6:	761a      	strb	r2, [r3, #24]
      break;
 80113b8:	e0f2      	b.n	80115a0 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	791b      	ldrb	r3, [r3, #4]
 80113be:	4619      	mov	r1, r3
 80113c0:	6878      	ldr	r0, [r7, #4]
 80113c2:	f000 fc6d 	bl	8011ca0 <USBH_LL_GetURBState>
 80113c6:	4603      	mov	r3, r0
 80113c8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80113ca:	7bbb      	ldrb	r3, [r7, #14]
 80113cc:	2b01      	cmp	r3, #1
 80113ce:	d103      	bne.n	80113d8 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	2209      	movs	r2, #9
 80113d4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80113d6:	e0dc      	b.n	8011592 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 80113d8:	7bbb      	ldrb	r3, [r7, #14]
 80113da:	2b05      	cmp	r3, #5
 80113dc:	d102      	bne.n	80113e4 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 80113de:	2303      	movs	r3, #3
 80113e0:	73fb      	strb	r3, [r7, #15]
      break;
 80113e2:	e0d6      	b.n	8011592 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 80113e4:	7bbb      	ldrb	r3, [r7, #14]
 80113e6:	2b04      	cmp	r3, #4
 80113e8:	f040 80d3 	bne.w	8011592 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 80113ec:	687b      	ldr	r3, [r7, #4]
 80113ee:	220b      	movs	r2, #11
 80113f0:	761a      	strb	r2, [r3, #24]
      break;
 80113f2:	e0ce      	b.n	8011592 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	6899      	ldr	r1, [r3, #8]
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	899a      	ldrh	r2, [r3, #12]
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	795b      	ldrb	r3, [r3, #5]
 8011400:	2001      	movs	r0, #1
 8011402:	9000      	str	r0, [sp, #0]
 8011404:	6878      	ldr	r0, [r7, #4]
 8011406:	f000 f8eb 	bl	80115e0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8011410:	b29a      	uxth	r2, r3
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	2206      	movs	r2, #6
 801141a:	761a      	strb	r2, [r3, #24]
      break;
 801141c:	e0c0      	b.n	80115a0 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	795b      	ldrb	r3, [r3, #5]
 8011422:	4619      	mov	r1, r3
 8011424:	6878      	ldr	r0, [r7, #4]
 8011426:	f000 fc3b 	bl	8011ca0 <USBH_LL_GetURBState>
 801142a:	4603      	mov	r3, r0
 801142c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 801142e:	7bbb      	ldrb	r3, [r7, #14]
 8011430:	2b01      	cmp	r3, #1
 8011432:	d103      	bne.n	801143c <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	2207      	movs	r2, #7
 8011438:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 801143a:	e0ac      	b.n	8011596 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 801143c:	7bbb      	ldrb	r3, [r7, #14]
 801143e:	2b05      	cmp	r3, #5
 8011440:	d105      	bne.n	801144e <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	220c      	movs	r2, #12
 8011446:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8011448:	2303      	movs	r3, #3
 801144a:	73fb      	strb	r3, [r7, #15]
      break;
 801144c:	e0a3      	b.n	8011596 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 801144e:	7bbb      	ldrb	r3, [r7, #14]
 8011450:	2b02      	cmp	r3, #2
 8011452:	d103      	bne.n	801145c <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	2205      	movs	r2, #5
 8011458:	761a      	strb	r2, [r3, #24]
      break;
 801145a:	e09c      	b.n	8011596 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 801145c:	7bbb      	ldrb	r3, [r7, #14]
 801145e:	2b04      	cmp	r3, #4
 8011460:	f040 8099 	bne.w	8011596 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	220b      	movs	r2, #11
 8011468:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 801146a:	2302      	movs	r3, #2
 801146c:	73fb      	strb	r3, [r7, #15]
      break;
 801146e:	e092      	b.n	8011596 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	791b      	ldrb	r3, [r3, #4]
 8011474:	2200      	movs	r2, #0
 8011476:	2100      	movs	r1, #0
 8011478:	6878      	ldr	r0, [r7, #4]
 801147a:	f000 f8d6 	bl	801162a <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8011484:	b29a      	uxth	r2, r3
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	2208      	movs	r2, #8
 801148e:	761a      	strb	r2, [r3, #24]

      break;
 8011490:	e086      	b.n	80115a0 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	791b      	ldrb	r3, [r3, #4]
 8011496:	4619      	mov	r1, r3
 8011498:	6878      	ldr	r0, [r7, #4]
 801149a:	f000 fc01 	bl	8011ca0 <USBH_LL_GetURBState>
 801149e:	4603      	mov	r3, r0
 80114a0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80114a2:	7bbb      	ldrb	r3, [r7, #14]
 80114a4:	2b01      	cmp	r3, #1
 80114a6:	d105      	bne.n	80114b4 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	220d      	movs	r2, #13
 80114ac:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80114ae:	2300      	movs	r3, #0
 80114b0:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80114b2:	e072      	b.n	801159a <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 80114b4:	7bbb      	ldrb	r3, [r7, #14]
 80114b6:	2b04      	cmp	r3, #4
 80114b8:	d103      	bne.n	80114c2 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	220b      	movs	r2, #11
 80114be:	761a      	strb	r2, [r3, #24]
      break;
 80114c0:	e06b      	b.n	801159a <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 80114c2:	7bbb      	ldrb	r3, [r7, #14]
 80114c4:	2b05      	cmp	r3, #5
 80114c6:	d168      	bne.n	801159a <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 80114c8:	2303      	movs	r3, #3
 80114ca:	73fb      	strb	r3, [r7, #15]
      break;
 80114cc:	e065      	b.n	801159a <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	795b      	ldrb	r3, [r3, #5]
 80114d2:	2201      	movs	r2, #1
 80114d4:	9200      	str	r2, [sp, #0]
 80114d6:	2200      	movs	r2, #0
 80114d8:	2100      	movs	r1, #0
 80114da:	6878      	ldr	r0, [r7, #4]
 80114dc:	f000 f880 	bl	80115e0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80114e6:	b29a      	uxth	r2, r3
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	220a      	movs	r2, #10
 80114f0:	761a      	strb	r2, [r3, #24]
      break;
 80114f2:	e055      	b.n	80115a0 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80114f4:	687b      	ldr	r3, [r7, #4]
 80114f6:	795b      	ldrb	r3, [r3, #5]
 80114f8:	4619      	mov	r1, r3
 80114fa:	6878      	ldr	r0, [r7, #4]
 80114fc:	f000 fbd0 	bl	8011ca0 <USBH_LL_GetURBState>
 8011500:	4603      	mov	r3, r0
 8011502:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8011504:	7bbb      	ldrb	r3, [r7, #14]
 8011506:	2b01      	cmp	r3, #1
 8011508:	d105      	bne.n	8011516 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 801150a:	2300      	movs	r3, #0
 801150c:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	220d      	movs	r2, #13
 8011512:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8011514:	e043      	b.n	801159e <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8011516:	7bbb      	ldrb	r3, [r7, #14]
 8011518:	2b02      	cmp	r3, #2
 801151a:	d103      	bne.n	8011524 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	2209      	movs	r2, #9
 8011520:	761a      	strb	r2, [r3, #24]
      break;
 8011522:	e03c      	b.n	801159e <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8011524:	7bbb      	ldrb	r3, [r7, #14]
 8011526:	2b04      	cmp	r3, #4
 8011528:	d139      	bne.n	801159e <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	220b      	movs	r2, #11
 801152e:	761a      	strb	r2, [r3, #24]
      break;
 8011530:	e035      	b.n	801159e <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	7e5b      	ldrb	r3, [r3, #25]
 8011536:	3301      	adds	r3, #1
 8011538:	b2da      	uxtb	r2, r3
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	765a      	strb	r2, [r3, #25]
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	7e5b      	ldrb	r3, [r3, #25]
 8011542:	2b02      	cmp	r3, #2
 8011544:	d806      	bhi.n	8011554 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	2201      	movs	r2, #1
 801154a:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	2201      	movs	r2, #1
 8011550:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8011552:	e025      	b.n	80115a0 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801155a:	2106      	movs	r1, #6
 801155c:	6878      	ldr	r0, [r7, #4]
 801155e:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	2200      	movs	r2, #0
 8011564:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	795b      	ldrb	r3, [r3, #5]
 801156a:	4619      	mov	r1, r3
 801156c:	6878      	ldr	r0, [r7, #4]
 801156e:	f000 f90d 	bl	801178c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	791b      	ldrb	r3, [r3, #4]
 8011576:	4619      	mov	r1, r3
 8011578:	6878      	ldr	r0, [r7, #4]
 801157a:	f000 f907 	bl	801178c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	2200      	movs	r2, #0
 8011582:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8011584:	2302      	movs	r3, #2
 8011586:	73fb      	strb	r3, [r7, #15]
      break;
 8011588:	e00a      	b.n	80115a0 <USBH_HandleControl+0x2e0>

    default:
      break;
 801158a:	bf00      	nop
 801158c:	e008      	b.n	80115a0 <USBH_HandleControl+0x2e0>
      break;
 801158e:	bf00      	nop
 8011590:	e006      	b.n	80115a0 <USBH_HandleControl+0x2e0>
      break;
 8011592:	bf00      	nop
 8011594:	e004      	b.n	80115a0 <USBH_HandleControl+0x2e0>
      break;
 8011596:	bf00      	nop
 8011598:	e002      	b.n	80115a0 <USBH_HandleControl+0x2e0>
      break;
 801159a:	bf00      	nop
 801159c:	e000      	b.n	80115a0 <USBH_HandleControl+0x2e0>
      break;
 801159e:	bf00      	nop
  }

  return status;
 80115a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80115a2:	4618      	mov	r0, r3
 80115a4:	3710      	adds	r7, #16
 80115a6:	46bd      	mov	sp, r7
 80115a8:	bd80      	pop	{r7, pc}
 80115aa:	bf00      	nop

080115ac <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80115ac:	b580      	push	{r7, lr}
 80115ae:	b088      	sub	sp, #32
 80115b0:	af04      	add	r7, sp, #16
 80115b2:	60f8      	str	r0, [r7, #12]
 80115b4:	60b9      	str	r1, [r7, #8]
 80115b6:	4613      	mov	r3, r2
 80115b8:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80115ba:	79f9      	ldrb	r1, [r7, #7]
 80115bc:	2300      	movs	r3, #0
 80115be:	9303      	str	r3, [sp, #12]
 80115c0:	2308      	movs	r3, #8
 80115c2:	9302      	str	r3, [sp, #8]
 80115c4:	68bb      	ldr	r3, [r7, #8]
 80115c6:	9301      	str	r3, [sp, #4]
 80115c8:	2300      	movs	r3, #0
 80115ca:	9300      	str	r3, [sp, #0]
 80115cc:	2300      	movs	r3, #0
 80115ce:	2200      	movs	r2, #0
 80115d0:	68f8      	ldr	r0, [r7, #12]
 80115d2:	f000 fb34 	bl	8011c3e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80115d6:	2300      	movs	r3, #0
}
 80115d8:	4618      	mov	r0, r3
 80115da:	3710      	adds	r7, #16
 80115dc:	46bd      	mov	sp, r7
 80115de:	bd80      	pop	{r7, pc}

080115e0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80115e0:	b580      	push	{r7, lr}
 80115e2:	b088      	sub	sp, #32
 80115e4:	af04      	add	r7, sp, #16
 80115e6:	60f8      	str	r0, [r7, #12]
 80115e8:	60b9      	str	r1, [r7, #8]
 80115ea:	4611      	mov	r1, r2
 80115ec:	461a      	mov	r2, r3
 80115ee:	460b      	mov	r3, r1
 80115f0:	80fb      	strh	r3, [r7, #6]
 80115f2:	4613      	mov	r3, r2
 80115f4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d001      	beq.n	8011604 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8011600:	2300      	movs	r3, #0
 8011602:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8011604:	7979      	ldrb	r1, [r7, #5]
 8011606:	7e3b      	ldrb	r3, [r7, #24]
 8011608:	9303      	str	r3, [sp, #12]
 801160a:	88fb      	ldrh	r3, [r7, #6]
 801160c:	9302      	str	r3, [sp, #8]
 801160e:	68bb      	ldr	r3, [r7, #8]
 8011610:	9301      	str	r3, [sp, #4]
 8011612:	2301      	movs	r3, #1
 8011614:	9300      	str	r3, [sp, #0]
 8011616:	2300      	movs	r3, #0
 8011618:	2200      	movs	r2, #0
 801161a:	68f8      	ldr	r0, [r7, #12]
 801161c:	f000 fb0f 	bl	8011c3e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8011620:	2300      	movs	r3, #0
}
 8011622:	4618      	mov	r0, r3
 8011624:	3710      	adds	r7, #16
 8011626:	46bd      	mov	sp, r7
 8011628:	bd80      	pop	{r7, pc}

0801162a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 801162a:	b580      	push	{r7, lr}
 801162c:	b088      	sub	sp, #32
 801162e:	af04      	add	r7, sp, #16
 8011630:	60f8      	str	r0, [r7, #12]
 8011632:	60b9      	str	r1, [r7, #8]
 8011634:	4611      	mov	r1, r2
 8011636:	461a      	mov	r2, r3
 8011638:	460b      	mov	r3, r1
 801163a:	80fb      	strh	r3, [r7, #6]
 801163c:	4613      	mov	r3, r2
 801163e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8011640:	7979      	ldrb	r1, [r7, #5]
 8011642:	2300      	movs	r3, #0
 8011644:	9303      	str	r3, [sp, #12]
 8011646:	88fb      	ldrh	r3, [r7, #6]
 8011648:	9302      	str	r3, [sp, #8]
 801164a:	68bb      	ldr	r3, [r7, #8]
 801164c:	9301      	str	r3, [sp, #4]
 801164e:	2301      	movs	r3, #1
 8011650:	9300      	str	r3, [sp, #0]
 8011652:	2300      	movs	r3, #0
 8011654:	2201      	movs	r2, #1
 8011656:	68f8      	ldr	r0, [r7, #12]
 8011658:	f000 faf1 	bl	8011c3e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 801165c:	2300      	movs	r3, #0

}
 801165e:	4618      	mov	r0, r3
 8011660:	3710      	adds	r7, #16
 8011662:	46bd      	mov	sp, r7
 8011664:	bd80      	pop	{r7, pc}

08011666 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8011666:	b580      	push	{r7, lr}
 8011668:	b088      	sub	sp, #32
 801166a:	af04      	add	r7, sp, #16
 801166c:	60f8      	str	r0, [r7, #12]
 801166e:	60b9      	str	r1, [r7, #8]
 8011670:	4611      	mov	r1, r2
 8011672:	461a      	mov	r2, r3
 8011674:	460b      	mov	r3, r1
 8011676:	80fb      	strh	r3, [r7, #6]
 8011678:	4613      	mov	r3, r2
 801167a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8011682:	2b00      	cmp	r3, #0
 8011684:	d001      	beq.n	801168a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8011686:	2300      	movs	r3, #0
 8011688:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 801168a:	7979      	ldrb	r1, [r7, #5]
 801168c:	7e3b      	ldrb	r3, [r7, #24]
 801168e:	9303      	str	r3, [sp, #12]
 8011690:	88fb      	ldrh	r3, [r7, #6]
 8011692:	9302      	str	r3, [sp, #8]
 8011694:	68bb      	ldr	r3, [r7, #8]
 8011696:	9301      	str	r3, [sp, #4]
 8011698:	2301      	movs	r3, #1
 801169a:	9300      	str	r3, [sp, #0]
 801169c:	2302      	movs	r3, #2
 801169e:	2200      	movs	r2, #0
 80116a0:	68f8      	ldr	r0, [r7, #12]
 80116a2:	f000 facc 	bl	8011c3e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80116a6:	2300      	movs	r3, #0
}
 80116a8:	4618      	mov	r0, r3
 80116aa:	3710      	adds	r7, #16
 80116ac:	46bd      	mov	sp, r7
 80116ae:	bd80      	pop	{r7, pc}

080116b0 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80116b0:	b580      	push	{r7, lr}
 80116b2:	b088      	sub	sp, #32
 80116b4:	af04      	add	r7, sp, #16
 80116b6:	60f8      	str	r0, [r7, #12]
 80116b8:	60b9      	str	r1, [r7, #8]
 80116ba:	4611      	mov	r1, r2
 80116bc:	461a      	mov	r2, r3
 80116be:	460b      	mov	r3, r1
 80116c0:	80fb      	strh	r3, [r7, #6]
 80116c2:	4613      	mov	r3, r2
 80116c4:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80116c6:	7979      	ldrb	r1, [r7, #5]
 80116c8:	2300      	movs	r3, #0
 80116ca:	9303      	str	r3, [sp, #12]
 80116cc:	88fb      	ldrh	r3, [r7, #6]
 80116ce:	9302      	str	r3, [sp, #8]
 80116d0:	68bb      	ldr	r3, [r7, #8]
 80116d2:	9301      	str	r3, [sp, #4]
 80116d4:	2301      	movs	r3, #1
 80116d6:	9300      	str	r3, [sp, #0]
 80116d8:	2302      	movs	r3, #2
 80116da:	2201      	movs	r2, #1
 80116dc:	68f8      	ldr	r0, [r7, #12]
 80116de:	f000 faae 	bl	8011c3e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80116e2:	2300      	movs	r3, #0
}
 80116e4:	4618      	mov	r0, r3
 80116e6:	3710      	adds	r7, #16
 80116e8:	46bd      	mov	sp, r7
 80116ea:	bd80      	pop	{r7, pc}

080116ec <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80116ec:	b580      	push	{r7, lr}
 80116ee:	b086      	sub	sp, #24
 80116f0:	af04      	add	r7, sp, #16
 80116f2:	6078      	str	r0, [r7, #4]
 80116f4:	4608      	mov	r0, r1
 80116f6:	4611      	mov	r1, r2
 80116f8:	461a      	mov	r2, r3
 80116fa:	4603      	mov	r3, r0
 80116fc:	70fb      	strb	r3, [r7, #3]
 80116fe:	460b      	mov	r3, r1
 8011700:	70bb      	strb	r3, [r7, #2]
 8011702:	4613      	mov	r3, r2
 8011704:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8011706:	7878      	ldrb	r0, [r7, #1]
 8011708:	78ba      	ldrb	r2, [r7, #2]
 801170a:	78f9      	ldrb	r1, [r7, #3]
 801170c:	8b3b      	ldrh	r3, [r7, #24]
 801170e:	9302      	str	r3, [sp, #8]
 8011710:	7d3b      	ldrb	r3, [r7, #20]
 8011712:	9301      	str	r3, [sp, #4]
 8011714:	7c3b      	ldrb	r3, [r7, #16]
 8011716:	9300      	str	r3, [sp, #0]
 8011718:	4603      	mov	r3, r0
 801171a:	6878      	ldr	r0, [r7, #4]
 801171c:	f000 fa53 	bl	8011bc6 <USBH_LL_OpenPipe>

  return USBH_OK;
 8011720:	2300      	movs	r3, #0
}
 8011722:	4618      	mov	r0, r3
 8011724:	3708      	adds	r7, #8
 8011726:	46bd      	mov	sp, r7
 8011728:	bd80      	pop	{r7, pc}

0801172a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 801172a:	b580      	push	{r7, lr}
 801172c:	b082      	sub	sp, #8
 801172e:	af00      	add	r7, sp, #0
 8011730:	6078      	str	r0, [r7, #4]
 8011732:	460b      	mov	r3, r1
 8011734:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8011736:	78fb      	ldrb	r3, [r7, #3]
 8011738:	4619      	mov	r1, r3
 801173a:	6878      	ldr	r0, [r7, #4]
 801173c:	f000 fa72 	bl	8011c24 <USBH_LL_ClosePipe>

  return USBH_OK;
 8011740:	2300      	movs	r3, #0
}
 8011742:	4618      	mov	r0, r3
 8011744:	3708      	adds	r7, #8
 8011746:	46bd      	mov	sp, r7
 8011748:	bd80      	pop	{r7, pc}

0801174a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 801174a:	b580      	push	{r7, lr}
 801174c:	b084      	sub	sp, #16
 801174e:	af00      	add	r7, sp, #0
 8011750:	6078      	str	r0, [r7, #4]
 8011752:	460b      	mov	r3, r1
 8011754:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8011756:	6878      	ldr	r0, [r7, #4]
 8011758:	f000 f836 	bl	80117c8 <USBH_GetFreePipe>
 801175c:	4603      	mov	r3, r0
 801175e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8011760:	89fb      	ldrh	r3, [r7, #14]
 8011762:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011766:	4293      	cmp	r3, r2
 8011768:	d00a      	beq.n	8011780 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 801176a:	78fa      	ldrb	r2, [r7, #3]
 801176c:	89fb      	ldrh	r3, [r7, #14]
 801176e:	f003 030f 	and.w	r3, r3, #15
 8011772:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8011776:	6879      	ldr	r1, [r7, #4]
 8011778:	33e0      	adds	r3, #224	@ 0xe0
 801177a:	009b      	lsls	r3, r3, #2
 801177c:	440b      	add	r3, r1
 801177e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8011780:	89fb      	ldrh	r3, [r7, #14]
 8011782:	b2db      	uxtb	r3, r3
}
 8011784:	4618      	mov	r0, r3
 8011786:	3710      	adds	r7, #16
 8011788:	46bd      	mov	sp, r7
 801178a:	bd80      	pop	{r7, pc}

0801178c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 801178c:	b480      	push	{r7}
 801178e:	b083      	sub	sp, #12
 8011790:	af00      	add	r7, sp, #0
 8011792:	6078      	str	r0, [r7, #4]
 8011794:	460b      	mov	r3, r1
 8011796:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8011798:	78fb      	ldrb	r3, [r7, #3]
 801179a:	2b0f      	cmp	r3, #15
 801179c:	d80d      	bhi.n	80117ba <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 801179e:	78fb      	ldrb	r3, [r7, #3]
 80117a0:	687a      	ldr	r2, [r7, #4]
 80117a2:	33e0      	adds	r3, #224	@ 0xe0
 80117a4:	009b      	lsls	r3, r3, #2
 80117a6:	4413      	add	r3, r2
 80117a8:	685a      	ldr	r2, [r3, #4]
 80117aa:	78fb      	ldrb	r3, [r7, #3]
 80117ac:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80117b0:	6879      	ldr	r1, [r7, #4]
 80117b2:	33e0      	adds	r3, #224	@ 0xe0
 80117b4:	009b      	lsls	r3, r3, #2
 80117b6:	440b      	add	r3, r1
 80117b8:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80117ba:	2300      	movs	r3, #0
}
 80117bc:	4618      	mov	r0, r3
 80117be:	370c      	adds	r7, #12
 80117c0:	46bd      	mov	sp, r7
 80117c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117c6:	4770      	bx	lr

080117c8 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80117c8:	b480      	push	{r7}
 80117ca:	b085      	sub	sp, #20
 80117cc:	af00      	add	r7, sp, #0
 80117ce:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80117d0:	2300      	movs	r3, #0
 80117d2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80117d4:	2300      	movs	r3, #0
 80117d6:	73fb      	strb	r3, [r7, #15]
 80117d8:	e00f      	b.n	80117fa <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80117da:	7bfb      	ldrb	r3, [r7, #15]
 80117dc:	687a      	ldr	r2, [r7, #4]
 80117de:	33e0      	adds	r3, #224	@ 0xe0
 80117e0:	009b      	lsls	r3, r3, #2
 80117e2:	4413      	add	r3, r2
 80117e4:	685b      	ldr	r3, [r3, #4]
 80117e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80117ea:	2b00      	cmp	r3, #0
 80117ec:	d102      	bne.n	80117f4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80117ee:	7bfb      	ldrb	r3, [r7, #15]
 80117f0:	b29b      	uxth	r3, r3
 80117f2:	e007      	b.n	8011804 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80117f4:	7bfb      	ldrb	r3, [r7, #15]
 80117f6:	3301      	adds	r3, #1
 80117f8:	73fb      	strb	r3, [r7, #15]
 80117fa:	7bfb      	ldrb	r3, [r7, #15]
 80117fc:	2b0f      	cmp	r3, #15
 80117fe:	d9ec      	bls.n	80117da <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8011800:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8011804:	4618      	mov	r0, r3
 8011806:	3714      	adds	r7, #20
 8011808:	46bd      	mov	sp, r7
 801180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801180e:	4770      	bx	lr

08011810 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8011810:	b580      	push	{r7, lr}
 8011812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8011814:	2201      	movs	r2, #1
 8011816:	490e      	ldr	r1, [pc, #56]	@ (8011850 <MX_USB_HOST_Init+0x40>)
 8011818:	480e      	ldr	r0, [pc, #56]	@ (8011854 <MX_USB_HOST_Init+0x44>)
 801181a:	f7fe fb0f 	bl	800fe3c <USBH_Init>
 801181e:	4603      	mov	r3, r0
 8011820:	2b00      	cmp	r3, #0
 8011822:	d001      	beq.n	8011828 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8011824:	f7ef ffd4 	bl	80017d0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8011828:	490b      	ldr	r1, [pc, #44]	@ (8011858 <MX_USB_HOST_Init+0x48>)
 801182a:	480a      	ldr	r0, [pc, #40]	@ (8011854 <MX_USB_HOST_Init+0x44>)
 801182c:	f7fe fbb1 	bl	800ff92 <USBH_RegisterClass>
 8011830:	4603      	mov	r3, r0
 8011832:	2b00      	cmp	r3, #0
 8011834:	d001      	beq.n	801183a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8011836:	f7ef ffcb 	bl	80017d0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 801183a:	4806      	ldr	r0, [pc, #24]	@ (8011854 <MX_USB_HOST_Init+0x44>)
 801183c:	f7fe fc35 	bl	80100aa <USBH_Start>
 8011840:	4603      	mov	r3, r0
 8011842:	2b00      	cmp	r3, #0
 8011844:	d001      	beq.n	801184a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8011846:	f7ef ffc3 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 801184a:	bf00      	nop
 801184c:	bd80      	pop	{r7, pc}
 801184e:	bf00      	nop
 8011850:	08011871 	.word	0x08011871
 8011854:	20000868 	.word	0x20000868
 8011858:	200002d0 	.word	0x200002d0

0801185c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 801185c:	b580      	push	{r7, lr}
 801185e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8011860:	4802      	ldr	r0, [pc, #8]	@ (801186c <MX_USB_HOST_Process+0x10>)
 8011862:	f7fe fc33 	bl	80100cc <USBH_Process>
}
 8011866:	bf00      	nop
 8011868:	bd80      	pop	{r7, pc}
 801186a:	bf00      	nop
 801186c:	20000868 	.word	0x20000868

08011870 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8011870:	b480      	push	{r7}
 8011872:	b083      	sub	sp, #12
 8011874:	af00      	add	r7, sp, #0
 8011876:	6078      	str	r0, [r7, #4]
 8011878:	460b      	mov	r3, r1
 801187a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 801187c:	78fb      	ldrb	r3, [r7, #3]
 801187e:	3b01      	subs	r3, #1
 8011880:	2b04      	cmp	r3, #4
 8011882:	d819      	bhi.n	80118b8 <USBH_UserProcess+0x48>
 8011884:	a201      	add	r2, pc, #4	@ (adr r2, 801188c <USBH_UserProcess+0x1c>)
 8011886:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801188a:	bf00      	nop
 801188c:	080118b9 	.word	0x080118b9
 8011890:	080118a9 	.word	0x080118a9
 8011894:	080118b9 	.word	0x080118b9
 8011898:	080118b1 	.word	0x080118b1
 801189c:	080118a1 	.word	0x080118a1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80118a0:	4b09      	ldr	r3, [pc, #36]	@ (80118c8 <USBH_UserProcess+0x58>)
 80118a2:	2203      	movs	r2, #3
 80118a4:	701a      	strb	r2, [r3, #0]
  break;
 80118a6:	e008      	b.n	80118ba <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80118a8:	4b07      	ldr	r3, [pc, #28]	@ (80118c8 <USBH_UserProcess+0x58>)
 80118aa:	2202      	movs	r2, #2
 80118ac:	701a      	strb	r2, [r3, #0]
  break;
 80118ae:	e004      	b.n	80118ba <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80118b0:	4b05      	ldr	r3, [pc, #20]	@ (80118c8 <USBH_UserProcess+0x58>)
 80118b2:	2201      	movs	r2, #1
 80118b4:	701a      	strb	r2, [r3, #0]
  break;
 80118b6:	e000      	b.n	80118ba <USBH_UserProcess+0x4a>

  default:
  break;
 80118b8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80118ba:	bf00      	nop
 80118bc:	370c      	adds	r7, #12
 80118be:	46bd      	mov	sp, r7
 80118c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118c4:	4770      	bx	lr
 80118c6:	bf00      	nop
 80118c8:	20000c40 	.word	0x20000c40

080118cc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80118cc:	b580      	push	{r7, lr}
 80118ce:	b08a      	sub	sp, #40	@ 0x28
 80118d0:	af00      	add	r7, sp, #0
 80118d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80118d4:	f107 0314 	add.w	r3, r7, #20
 80118d8:	2200      	movs	r2, #0
 80118da:	601a      	str	r2, [r3, #0]
 80118dc:	605a      	str	r2, [r3, #4]
 80118de:	609a      	str	r2, [r3, #8]
 80118e0:	60da      	str	r2, [r3, #12]
 80118e2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	681b      	ldr	r3, [r3, #0]
 80118e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80118ec:	d147      	bne.n	801197e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80118ee:	2300      	movs	r3, #0
 80118f0:	613b      	str	r3, [r7, #16]
 80118f2:	4b25      	ldr	r3, [pc, #148]	@ (8011988 <HAL_HCD_MspInit+0xbc>)
 80118f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80118f6:	4a24      	ldr	r2, [pc, #144]	@ (8011988 <HAL_HCD_MspInit+0xbc>)
 80118f8:	f043 0301 	orr.w	r3, r3, #1
 80118fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80118fe:	4b22      	ldr	r3, [pc, #136]	@ (8011988 <HAL_HCD_MspInit+0xbc>)
 8011900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011902:	f003 0301 	and.w	r3, r3, #1
 8011906:	613b      	str	r3, [r7, #16]
 8011908:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 801190a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801190e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011910:	2300      	movs	r3, #0
 8011912:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011914:	2300      	movs	r3, #0
 8011916:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8011918:	f107 0314 	add.w	r3, r7, #20
 801191c:	4619      	mov	r1, r3
 801191e:	481b      	ldr	r0, [pc, #108]	@ (801198c <HAL_HCD_MspInit+0xc0>)
 8011920:	f7f1 fdb0 	bl	8003484 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8011924:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8011928:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801192a:	2302      	movs	r3, #2
 801192c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801192e:	2300      	movs	r3, #0
 8011930:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011932:	2300      	movs	r3, #0
 8011934:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8011936:	230a      	movs	r3, #10
 8011938:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801193a:	f107 0314 	add.w	r3, r7, #20
 801193e:	4619      	mov	r1, r3
 8011940:	4812      	ldr	r0, [pc, #72]	@ (801198c <HAL_HCD_MspInit+0xc0>)
 8011942:	f7f1 fd9f 	bl	8003484 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8011946:	4b10      	ldr	r3, [pc, #64]	@ (8011988 <HAL_HCD_MspInit+0xbc>)
 8011948:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801194a:	4a0f      	ldr	r2, [pc, #60]	@ (8011988 <HAL_HCD_MspInit+0xbc>)
 801194c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011950:	6353      	str	r3, [r2, #52]	@ 0x34
 8011952:	2300      	movs	r3, #0
 8011954:	60fb      	str	r3, [r7, #12]
 8011956:	4b0c      	ldr	r3, [pc, #48]	@ (8011988 <HAL_HCD_MspInit+0xbc>)
 8011958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801195a:	4a0b      	ldr	r2, [pc, #44]	@ (8011988 <HAL_HCD_MspInit+0xbc>)
 801195c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8011960:	6453      	str	r3, [r2, #68]	@ 0x44
 8011962:	4b09      	ldr	r3, [pc, #36]	@ (8011988 <HAL_HCD_MspInit+0xbc>)
 8011964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011966:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801196a:	60fb      	str	r3, [r7, #12]
 801196c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 801196e:	2200      	movs	r2, #0
 8011970:	2100      	movs	r1, #0
 8011972:	2043      	movs	r0, #67	@ 0x43
 8011974:	f7f1 fa43 	bl	8002dfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8011978:	2043      	movs	r0, #67	@ 0x43
 801197a:	f7f1 fa5c 	bl	8002e36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801197e:	bf00      	nop
 8011980:	3728      	adds	r7, #40	@ 0x28
 8011982:	46bd      	mov	sp, r7
 8011984:	bd80      	pop	{r7, pc}
 8011986:	bf00      	nop
 8011988:	40023800 	.word	0x40023800
 801198c:	40020000 	.word	0x40020000

08011990 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8011990:	b580      	push	{r7, lr}
 8011992:	b082      	sub	sp, #8
 8011994:	af00      	add	r7, sp, #0
 8011996:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801199e:	4618      	mov	r0, r3
 80119a0:	f7fe ff6d 	bl	801087e <USBH_LL_IncTimer>
}
 80119a4:	bf00      	nop
 80119a6:	3708      	adds	r7, #8
 80119a8:	46bd      	mov	sp, r7
 80119aa:	bd80      	pop	{r7, pc}

080119ac <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80119ac:	b580      	push	{r7, lr}
 80119ae:	b082      	sub	sp, #8
 80119b0:	af00      	add	r7, sp, #0
 80119b2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80119ba:	4618      	mov	r0, r3
 80119bc:	f7fe ffa9 	bl	8010912 <USBH_LL_Connect>
}
 80119c0:	bf00      	nop
 80119c2:	3708      	adds	r7, #8
 80119c4:	46bd      	mov	sp, r7
 80119c6:	bd80      	pop	{r7, pc}

080119c8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80119c8:	b580      	push	{r7, lr}
 80119ca:	b082      	sub	sp, #8
 80119cc:	af00      	add	r7, sp, #0
 80119ce:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80119d6:	4618      	mov	r0, r3
 80119d8:	f7fe ffb2 	bl	8010940 <USBH_LL_Disconnect>
}
 80119dc:	bf00      	nop
 80119de:	3708      	adds	r7, #8
 80119e0:	46bd      	mov	sp, r7
 80119e2:	bd80      	pop	{r7, pc}

080119e4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80119e4:	b480      	push	{r7}
 80119e6:	b083      	sub	sp, #12
 80119e8:	af00      	add	r7, sp, #0
 80119ea:	6078      	str	r0, [r7, #4]
 80119ec:	460b      	mov	r3, r1
 80119ee:	70fb      	strb	r3, [r7, #3]
 80119f0:	4613      	mov	r3, r2
 80119f2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80119f4:	bf00      	nop
 80119f6:	370c      	adds	r7, #12
 80119f8:	46bd      	mov	sp, r7
 80119fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119fe:	4770      	bx	lr

08011a00 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8011a00:	b580      	push	{r7, lr}
 8011a02:	b082      	sub	sp, #8
 8011a04:	af00      	add	r7, sp, #0
 8011a06:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8011a0e:	4618      	mov	r0, r3
 8011a10:	f7fe ff5f 	bl	80108d2 <USBH_LL_PortEnabled>
}
 8011a14:	bf00      	nop
 8011a16:	3708      	adds	r7, #8
 8011a18:	46bd      	mov	sp, r7
 8011a1a:	bd80      	pop	{r7, pc}

08011a1c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8011a1c:	b580      	push	{r7, lr}
 8011a1e:	b082      	sub	sp, #8
 8011a20:	af00      	add	r7, sp, #0
 8011a22:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8011a2a:	4618      	mov	r0, r3
 8011a2c:	f7fe ff5f 	bl	80108ee <USBH_LL_PortDisabled>
}
 8011a30:	bf00      	nop
 8011a32:	3708      	adds	r7, #8
 8011a34:	46bd      	mov	sp, r7
 8011a36:	bd80      	pop	{r7, pc}

08011a38 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8011a38:	b580      	push	{r7, lr}
 8011a3a:	b082      	sub	sp, #8
 8011a3c:	af00      	add	r7, sp, #0
 8011a3e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8011a46:	2b01      	cmp	r3, #1
 8011a48:	d12a      	bne.n	8011aa0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8011a4a:	4a18      	ldr	r2, [pc, #96]	@ (8011aac <USBH_LL_Init+0x74>)
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	4a15      	ldr	r2, [pc, #84]	@ (8011aac <USBH_LL_Init+0x74>)
 8011a56:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8011a5a:	4b14      	ldr	r3, [pc, #80]	@ (8011aac <USBH_LL_Init+0x74>)
 8011a5c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8011a60:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8011a62:	4b12      	ldr	r3, [pc, #72]	@ (8011aac <USBH_LL_Init+0x74>)
 8011a64:	2208      	movs	r2, #8
 8011a66:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8011a68:	4b10      	ldr	r3, [pc, #64]	@ (8011aac <USBH_LL_Init+0x74>)
 8011a6a:	2201      	movs	r2, #1
 8011a6c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8011aac <USBH_LL_Init+0x74>)
 8011a70:	2200      	movs	r2, #0
 8011a72:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8011a74:	4b0d      	ldr	r3, [pc, #52]	@ (8011aac <USBH_LL_Init+0x74>)
 8011a76:	2202      	movs	r2, #2
 8011a78:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8011a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8011aac <USBH_LL_Init+0x74>)
 8011a7c:	2200      	movs	r2, #0
 8011a7e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8011a80:	480a      	ldr	r0, [pc, #40]	@ (8011aac <USBH_LL_Init+0x74>)
 8011a82:	f7f1 feb4 	bl	80037ee <HAL_HCD_Init>
 8011a86:	4603      	mov	r3, r0
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d001      	beq.n	8011a90 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8011a8c:	f7ef fea0 	bl	80017d0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8011a90:	4806      	ldr	r0, [pc, #24]	@ (8011aac <USBH_LL_Init+0x74>)
 8011a92:	f7f2 faf1 	bl	8004078 <HAL_HCD_GetCurrentFrame>
 8011a96:	4603      	mov	r3, r0
 8011a98:	4619      	mov	r1, r3
 8011a9a:	6878      	ldr	r0, [r7, #4]
 8011a9c:	f7fe fee0 	bl	8010860 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8011aa0:	2300      	movs	r3, #0
}
 8011aa2:	4618      	mov	r0, r3
 8011aa4:	3708      	adds	r7, #8
 8011aa6:	46bd      	mov	sp, r7
 8011aa8:	bd80      	pop	{r7, pc}
 8011aaa:	bf00      	nop
 8011aac:	20000c44 	.word	0x20000c44

08011ab0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8011ab0:	b580      	push	{r7, lr}
 8011ab2:	b084      	sub	sp, #16
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ab8:	2300      	movs	r3, #0
 8011aba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011abc:	2300      	movs	r3, #0
 8011abe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8011ac6:	4618      	mov	r0, r3
 8011ac8:	f7f2 fa5e 	bl	8003f88 <HAL_HCD_Start>
 8011acc:	4603      	mov	r3, r0
 8011ace:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8011ad0:	7bfb      	ldrb	r3, [r7, #15]
 8011ad2:	4618      	mov	r0, r3
 8011ad4:	f000 f94c 	bl	8011d70 <USBH_Get_USB_Status>
 8011ad8:	4603      	mov	r3, r0
 8011ada:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011adc:	7bbb      	ldrb	r3, [r7, #14]
}
 8011ade:	4618      	mov	r0, r3
 8011ae0:	3710      	adds	r7, #16
 8011ae2:	46bd      	mov	sp, r7
 8011ae4:	bd80      	pop	{r7, pc}

08011ae6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8011ae6:	b580      	push	{r7, lr}
 8011ae8:	b084      	sub	sp, #16
 8011aea:	af00      	add	r7, sp, #0
 8011aec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011aee:	2300      	movs	r3, #0
 8011af0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011af2:	2300      	movs	r3, #0
 8011af4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8011afc:	4618      	mov	r0, r3
 8011afe:	f7f2 fa66 	bl	8003fce <HAL_HCD_Stop>
 8011b02:	4603      	mov	r3, r0
 8011b04:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8011b06:	7bfb      	ldrb	r3, [r7, #15]
 8011b08:	4618      	mov	r0, r3
 8011b0a:	f000 f931 	bl	8011d70 <USBH_Get_USB_Status>
 8011b0e:	4603      	mov	r3, r0
 8011b10:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011b12:	7bbb      	ldrb	r3, [r7, #14]
}
 8011b14:	4618      	mov	r0, r3
 8011b16:	3710      	adds	r7, #16
 8011b18:	46bd      	mov	sp, r7
 8011b1a:	bd80      	pop	{r7, pc}

08011b1c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8011b1c:	b580      	push	{r7, lr}
 8011b1e:	b084      	sub	sp, #16
 8011b20:	af00      	add	r7, sp, #0
 8011b22:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8011b24:	2301      	movs	r3, #1
 8011b26:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8011b2e:	4618      	mov	r0, r3
 8011b30:	f7f2 fab0 	bl	8004094 <HAL_HCD_GetCurrentSpeed>
 8011b34:	4603      	mov	r3, r0
 8011b36:	2b02      	cmp	r3, #2
 8011b38:	d00c      	beq.n	8011b54 <USBH_LL_GetSpeed+0x38>
 8011b3a:	2b02      	cmp	r3, #2
 8011b3c:	d80d      	bhi.n	8011b5a <USBH_LL_GetSpeed+0x3e>
 8011b3e:	2b00      	cmp	r3, #0
 8011b40:	d002      	beq.n	8011b48 <USBH_LL_GetSpeed+0x2c>
 8011b42:	2b01      	cmp	r3, #1
 8011b44:	d003      	beq.n	8011b4e <USBH_LL_GetSpeed+0x32>
 8011b46:	e008      	b.n	8011b5a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8011b48:	2300      	movs	r3, #0
 8011b4a:	73fb      	strb	r3, [r7, #15]
    break;
 8011b4c:	e008      	b.n	8011b60 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8011b4e:	2301      	movs	r3, #1
 8011b50:	73fb      	strb	r3, [r7, #15]
    break;
 8011b52:	e005      	b.n	8011b60 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8011b54:	2302      	movs	r3, #2
 8011b56:	73fb      	strb	r3, [r7, #15]
    break;
 8011b58:	e002      	b.n	8011b60 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8011b5a:	2301      	movs	r3, #1
 8011b5c:	73fb      	strb	r3, [r7, #15]
    break;
 8011b5e:	bf00      	nop
  }
  return  speed;
 8011b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b62:	4618      	mov	r0, r3
 8011b64:	3710      	adds	r7, #16
 8011b66:	46bd      	mov	sp, r7
 8011b68:	bd80      	pop	{r7, pc}

08011b6a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8011b6a:	b580      	push	{r7, lr}
 8011b6c:	b084      	sub	sp, #16
 8011b6e:	af00      	add	r7, sp, #0
 8011b70:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011b72:	2300      	movs	r3, #0
 8011b74:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011b76:	2300      	movs	r3, #0
 8011b78:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8011b80:	4618      	mov	r0, r3
 8011b82:	f7f2 fa41 	bl	8004008 <HAL_HCD_ResetPort>
 8011b86:	4603      	mov	r3, r0
 8011b88:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8011b8a:	7bfb      	ldrb	r3, [r7, #15]
 8011b8c:	4618      	mov	r0, r3
 8011b8e:	f000 f8ef 	bl	8011d70 <USBH_Get_USB_Status>
 8011b92:	4603      	mov	r3, r0
 8011b94:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011b96:	7bbb      	ldrb	r3, [r7, #14]
}
 8011b98:	4618      	mov	r0, r3
 8011b9a:	3710      	adds	r7, #16
 8011b9c:	46bd      	mov	sp, r7
 8011b9e:	bd80      	pop	{r7, pc}

08011ba0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8011ba0:	b580      	push	{r7, lr}
 8011ba2:	b082      	sub	sp, #8
 8011ba4:	af00      	add	r7, sp, #0
 8011ba6:	6078      	str	r0, [r7, #4]
 8011ba8:	460b      	mov	r3, r1
 8011baa:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8011bb2:	78fa      	ldrb	r2, [r7, #3]
 8011bb4:	4611      	mov	r1, r2
 8011bb6:	4618      	mov	r0, r3
 8011bb8:	f7f2 fa49 	bl	800404e <HAL_HCD_HC_GetXferCount>
 8011bbc:	4603      	mov	r3, r0
}
 8011bbe:	4618      	mov	r0, r3
 8011bc0:	3708      	adds	r7, #8
 8011bc2:	46bd      	mov	sp, r7
 8011bc4:	bd80      	pop	{r7, pc}

08011bc6 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8011bc6:	b590      	push	{r4, r7, lr}
 8011bc8:	b089      	sub	sp, #36	@ 0x24
 8011bca:	af04      	add	r7, sp, #16
 8011bcc:	6078      	str	r0, [r7, #4]
 8011bce:	4608      	mov	r0, r1
 8011bd0:	4611      	mov	r1, r2
 8011bd2:	461a      	mov	r2, r3
 8011bd4:	4603      	mov	r3, r0
 8011bd6:	70fb      	strb	r3, [r7, #3]
 8011bd8:	460b      	mov	r3, r1
 8011bda:	70bb      	strb	r3, [r7, #2]
 8011bdc:	4613      	mov	r3, r2
 8011bde:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011be0:	2300      	movs	r3, #0
 8011be2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011be4:	2300      	movs	r3, #0
 8011be6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8011bee:	787c      	ldrb	r4, [r7, #1]
 8011bf0:	78ba      	ldrb	r2, [r7, #2]
 8011bf2:	78f9      	ldrb	r1, [r7, #3]
 8011bf4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011bf6:	9302      	str	r3, [sp, #8]
 8011bf8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8011bfc:	9301      	str	r3, [sp, #4]
 8011bfe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011c02:	9300      	str	r3, [sp, #0]
 8011c04:	4623      	mov	r3, r4
 8011c06:	f7f1 fe59 	bl	80038bc <HAL_HCD_HC_Init>
 8011c0a:	4603      	mov	r3, r0
 8011c0c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8011c0e:	7bfb      	ldrb	r3, [r7, #15]
 8011c10:	4618      	mov	r0, r3
 8011c12:	f000 f8ad 	bl	8011d70 <USBH_Get_USB_Status>
 8011c16:	4603      	mov	r3, r0
 8011c18:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011c1a:	7bbb      	ldrb	r3, [r7, #14]
}
 8011c1c:	4618      	mov	r0, r3
 8011c1e:	3714      	adds	r7, #20
 8011c20:	46bd      	mov	sp, r7
 8011c22:	bd90      	pop	{r4, r7, pc}

08011c24 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8011c24:	b480      	push	{r7}
 8011c26:	b083      	sub	sp, #12
 8011c28:	af00      	add	r7, sp, #0
 8011c2a:	6078      	str	r0, [r7, #4]
 8011c2c:	460b      	mov	r3, r1
 8011c2e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 8011c30:	2300      	movs	r3, #0
}
 8011c32:	4618      	mov	r0, r3
 8011c34:	370c      	adds	r7, #12
 8011c36:	46bd      	mov	sp, r7
 8011c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c3c:	4770      	bx	lr

08011c3e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8011c3e:	b590      	push	{r4, r7, lr}
 8011c40:	b089      	sub	sp, #36	@ 0x24
 8011c42:	af04      	add	r7, sp, #16
 8011c44:	6078      	str	r0, [r7, #4]
 8011c46:	4608      	mov	r0, r1
 8011c48:	4611      	mov	r1, r2
 8011c4a:	461a      	mov	r2, r3
 8011c4c:	4603      	mov	r3, r0
 8011c4e:	70fb      	strb	r3, [r7, #3]
 8011c50:	460b      	mov	r3, r1
 8011c52:	70bb      	strb	r3, [r7, #2]
 8011c54:	4613      	mov	r3, r2
 8011c56:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011c58:	2300      	movs	r3, #0
 8011c5a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011c5c:	2300      	movs	r3, #0
 8011c5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8011c66:	787c      	ldrb	r4, [r7, #1]
 8011c68:	78ba      	ldrb	r2, [r7, #2]
 8011c6a:	78f9      	ldrb	r1, [r7, #3]
 8011c6c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011c70:	9303      	str	r3, [sp, #12]
 8011c72:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011c74:	9302      	str	r3, [sp, #8]
 8011c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c78:	9301      	str	r3, [sp, #4]
 8011c7a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011c7e:	9300      	str	r3, [sp, #0]
 8011c80:	4623      	mov	r3, r4
 8011c82:	f7f1 fed3 	bl	8003a2c <HAL_HCD_HC_SubmitRequest>
 8011c86:	4603      	mov	r3, r0
 8011c88:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8011c8a:	7bfb      	ldrb	r3, [r7, #15]
 8011c8c:	4618      	mov	r0, r3
 8011c8e:	f000 f86f 	bl	8011d70 <USBH_Get_USB_Status>
 8011c92:	4603      	mov	r3, r0
 8011c94:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011c96:	7bbb      	ldrb	r3, [r7, #14]
}
 8011c98:	4618      	mov	r0, r3
 8011c9a:	3714      	adds	r7, #20
 8011c9c:	46bd      	mov	sp, r7
 8011c9e:	bd90      	pop	{r4, r7, pc}

08011ca0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8011ca0:	b580      	push	{r7, lr}
 8011ca2:	b082      	sub	sp, #8
 8011ca4:	af00      	add	r7, sp, #0
 8011ca6:	6078      	str	r0, [r7, #4]
 8011ca8:	460b      	mov	r3, r1
 8011caa:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8011cb2:	78fa      	ldrb	r2, [r7, #3]
 8011cb4:	4611      	mov	r1, r2
 8011cb6:	4618      	mov	r0, r3
 8011cb8:	f7f2 f9b4 	bl	8004024 <HAL_HCD_HC_GetURBState>
 8011cbc:	4603      	mov	r3, r0
}
 8011cbe:	4618      	mov	r0, r3
 8011cc0:	3708      	adds	r7, #8
 8011cc2:	46bd      	mov	sp, r7
 8011cc4:	bd80      	pop	{r7, pc}

08011cc6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8011cc6:	b580      	push	{r7, lr}
 8011cc8:	b082      	sub	sp, #8
 8011cca:	af00      	add	r7, sp, #0
 8011ccc:	6078      	str	r0, [r7, #4]
 8011cce:	460b      	mov	r3, r1
 8011cd0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8011cd8:	2b01      	cmp	r3, #1
 8011cda:	d103      	bne.n	8011ce4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8011cdc:	78fb      	ldrb	r3, [r7, #3]
 8011cde:	4618      	mov	r0, r3
 8011ce0:	f000 f872 	bl	8011dc8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8011ce4:	20c8      	movs	r0, #200	@ 0xc8
 8011ce6:	f7f0 ff8b 	bl	8002c00 <HAL_Delay>
  return USBH_OK;
 8011cea:	2300      	movs	r3, #0
}
 8011cec:	4618      	mov	r0, r3
 8011cee:	3708      	adds	r7, #8
 8011cf0:	46bd      	mov	sp, r7
 8011cf2:	bd80      	pop	{r7, pc}

08011cf4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8011cf4:	b480      	push	{r7}
 8011cf6:	b085      	sub	sp, #20
 8011cf8:	af00      	add	r7, sp, #0
 8011cfa:	6078      	str	r0, [r7, #4]
 8011cfc:	460b      	mov	r3, r1
 8011cfe:	70fb      	strb	r3, [r7, #3]
 8011d00:	4613      	mov	r3, r2
 8011d02:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8011d0a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8011d0c:	78fa      	ldrb	r2, [r7, #3]
 8011d0e:	68f9      	ldr	r1, [r7, #12]
 8011d10:	4613      	mov	r3, r2
 8011d12:	011b      	lsls	r3, r3, #4
 8011d14:	1a9b      	subs	r3, r3, r2
 8011d16:	009b      	lsls	r3, r3, #2
 8011d18:	440b      	add	r3, r1
 8011d1a:	3317      	adds	r3, #23
 8011d1c:	781b      	ldrb	r3, [r3, #0]
 8011d1e:	2b00      	cmp	r3, #0
 8011d20:	d00a      	beq.n	8011d38 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8011d22:	78fa      	ldrb	r2, [r7, #3]
 8011d24:	68f9      	ldr	r1, [r7, #12]
 8011d26:	4613      	mov	r3, r2
 8011d28:	011b      	lsls	r3, r3, #4
 8011d2a:	1a9b      	subs	r3, r3, r2
 8011d2c:	009b      	lsls	r3, r3, #2
 8011d2e:	440b      	add	r3, r1
 8011d30:	333c      	adds	r3, #60	@ 0x3c
 8011d32:	78ba      	ldrb	r2, [r7, #2]
 8011d34:	701a      	strb	r2, [r3, #0]
 8011d36:	e009      	b.n	8011d4c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8011d38:	78fa      	ldrb	r2, [r7, #3]
 8011d3a:	68f9      	ldr	r1, [r7, #12]
 8011d3c:	4613      	mov	r3, r2
 8011d3e:	011b      	lsls	r3, r3, #4
 8011d40:	1a9b      	subs	r3, r3, r2
 8011d42:	009b      	lsls	r3, r3, #2
 8011d44:	440b      	add	r3, r1
 8011d46:	333d      	adds	r3, #61	@ 0x3d
 8011d48:	78ba      	ldrb	r2, [r7, #2]
 8011d4a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8011d4c:	2300      	movs	r3, #0
}
 8011d4e:	4618      	mov	r0, r3
 8011d50:	3714      	adds	r7, #20
 8011d52:	46bd      	mov	sp, r7
 8011d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d58:	4770      	bx	lr

08011d5a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8011d5a:	b580      	push	{r7, lr}
 8011d5c:	b082      	sub	sp, #8
 8011d5e:	af00      	add	r7, sp, #0
 8011d60:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8011d62:	6878      	ldr	r0, [r7, #4]
 8011d64:	f7f0 ff4c 	bl	8002c00 <HAL_Delay>
}
 8011d68:	bf00      	nop
 8011d6a:	3708      	adds	r7, #8
 8011d6c:	46bd      	mov	sp, r7
 8011d6e:	bd80      	pop	{r7, pc}

08011d70 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011d70:	b480      	push	{r7}
 8011d72:	b085      	sub	sp, #20
 8011d74:	af00      	add	r7, sp, #0
 8011d76:	4603      	mov	r3, r0
 8011d78:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011d7a:	2300      	movs	r3, #0
 8011d7c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011d7e:	79fb      	ldrb	r3, [r7, #7]
 8011d80:	2b03      	cmp	r3, #3
 8011d82:	d817      	bhi.n	8011db4 <USBH_Get_USB_Status+0x44>
 8011d84:	a201      	add	r2, pc, #4	@ (adr r2, 8011d8c <USBH_Get_USB_Status+0x1c>)
 8011d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d8a:	bf00      	nop
 8011d8c:	08011d9d 	.word	0x08011d9d
 8011d90:	08011da3 	.word	0x08011da3
 8011d94:	08011da9 	.word	0x08011da9
 8011d98:	08011daf 	.word	0x08011daf
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8011d9c:	2300      	movs	r3, #0
 8011d9e:	73fb      	strb	r3, [r7, #15]
    break;
 8011da0:	e00b      	b.n	8011dba <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8011da2:	2302      	movs	r3, #2
 8011da4:	73fb      	strb	r3, [r7, #15]
    break;
 8011da6:	e008      	b.n	8011dba <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8011da8:	2301      	movs	r3, #1
 8011daa:	73fb      	strb	r3, [r7, #15]
    break;
 8011dac:	e005      	b.n	8011dba <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8011dae:	2302      	movs	r3, #2
 8011db0:	73fb      	strb	r3, [r7, #15]
    break;
 8011db2:	e002      	b.n	8011dba <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8011db4:	2302      	movs	r3, #2
 8011db6:	73fb      	strb	r3, [r7, #15]
    break;
 8011db8:	bf00      	nop
  }
  return usb_status;
 8011dba:	7bfb      	ldrb	r3, [r7, #15]
}
 8011dbc:	4618      	mov	r0, r3
 8011dbe:	3714      	adds	r7, #20
 8011dc0:	46bd      	mov	sp, r7
 8011dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dc6:	4770      	bx	lr

08011dc8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8011dc8:	b580      	push	{r7, lr}
 8011dca:	b084      	sub	sp, #16
 8011dcc:	af00      	add	r7, sp, #0
 8011dce:	4603      	mov	r3, r0
 8011dd0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8011dd2:	79fb      	ldrb	r3, [r7, #7]
 8011dd4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8011dd6:	79fb      	ldrb	r3, [r7, #7]
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	d102      	bne.n	8011de2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8011ddc:	2300      	movs	r3, #0
 8011dde:	73fb      	strb	r3, [r7, #15]
 8011de0:	e001      	b.n	8011de6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8011de2:	2301      	movs	r3, #1
 8011de4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8011de6:	7bfb      	ldrb	r3, [r7, #15]
 8011de8:	461a      	mov	r2, r3
 8011dea:	2101      	movs	r1, #1
 8011dec:	4803      	ldr	r0, [pc, #12]	@ (8011dfc <MX_DriverVbusFS+0x34>)
 8011dee:	f7f1 fce5 	bl	80037bc <HAL_GPIO_WritePin>
}
 8011df2:	bf00      	nop
 8011df4:	3710      	adds	r7, #16
 8011df6:	46bd      	mov	sp, r7
 8011df8:	bd80      	pop	{r7, pc}
 8011dfa:	bf00      	nop
 8011dfc:	40020800 	.word	0x40020800

08011e00 <malloc>:
 8011e00:	4b02      	ldr	r3, [pc, #8]	@ (8011e0c <malloc+0xc>)
 8011e02:	4601      	mov	r1, r0
 8011e04:	6818      	ldr	r0, [r3, #0]
 8011e06:	f000 b82d 	b.w	8011e64 <_malloc_r>
 8011e0a:	bf00      	nop
 8011e0c:	200002f0 	.word	0x200002f0

08011e10 <free>:
 8011e10:	4b02      	ldr	r3, [pc, #8]	@ (8011e1c <free+0xc>)
 8011e12:	4601      	mov	r1, r0
 8011e14:	6818      	ldr	r0, [r3, #0]
 8011e16:	f000 b90b 	b.w	8012030 <_free_r>
 8011e1a:	bf00      	nop
 8011e1c:	200002f0 	.word	0x200002f0

08011e20 <sbrk_aligned>:
 8011e20:	b570      	push	{r4, r5, r6, lr}
 8011e22:	4e0f      	ldr	r6, [pc, #60]	@ (8011e60 <sbrk_aligned+0x40>)
 8011e24:	460c      	mov	r4, r1
 8011e26:	6831      	ldr	r1, [r6, #0]
 8011e28:	4605      	mov	r5, r0
 8011e2a:	b911      	cbnz	r1, 8011e32 <sbrk_aligned+0x12>
 8011e2c:	f000 f8ae 	bl	8011f8c <_sbrk_r>
 8011e30:	6030      	str	r0, [r6, #0]
 8011e32:	4621      	mov	r1, r4
 8011e34:	4628      	mov	r0, r5
 8011e36:	f000 f8a9 	bl	8011f8c <_sbrk_r>
 8011e3a:	1c43      	adds	r3, r0, #1
 8011e3c:	d103      	bne.n	8011e46 <sbrk_aligned+0x26>
 8011e3e:	f04f 34ff 	mov.w	r4, #4294967295
 8011e42:	4620      	mov	r0, r4
 8011e44:	bd70      	pop	{r4, r5, r6, pc}
 8011e46:	1cc4      	adds	r4, r0, #3
 8011e48:	f024 0403 	bic.w	r4, r4, #3
 8011e4c:	42a0      	cmp	r0, r4
 8011e4e:	d0f8      	beq.n	8011e42 <sbrk_aligned+0x22>
 8011e50:	1a21      	subs	r1, r4, r0
 8011e52:	4628      	mov	r0, r5
 8011e54:	f000 f89a 	bl	8011f8c <_sbrk_r>
 8011e58:	3001      	adds	r0, #1
 8011e5a:	d1f2      	bne.n	8011e42 <sbrk_aligned+0x22>
 8011e5c:	e7ef      	b.n	8011e3e <sbrk_aligned+0x1e>
 8011e5e:	bf00      	nop
 8011e60:	20001024 	.word	0x20001024

08011e64 <_malloc_r>:
 8011e64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e68:	1ccd      	adds	r5, r1, #3
 8011e6a:	f025 0503 	bic.w	r5, r5, #3
 8011e6e:	3508      	adds	r5, #8
 8011e70:	2d0c      	cmp	r5, #12
 8011e72:	bf38      	it	cc
 8011e74:	250c      	movcc	r5, #12
 8011e76:	2d00      	cmp	r5, #0
 8011e78:	4606      	mov	r6, r0
 8011e7a:	db01      	blt.n	8011e80 <_malloc_r+0x1c>
 8011e7c:	42a9      	cmp	r1, r5
 8011e7e:	d904      	bls.n	8011e8a <_malloc_r+0x26>
 8011e80:	230c      	movs	r3, #12
 8011e82:	6033      	str	r3, [r6, #0]
 8011e84:	2000      	movs	r0, #0
 8011e86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011f60 <_malloc_r+0xfc>
 8011e8e:	f000 f869 	bl	8011f64 <__malloc_lock>
 8011e92:	f8d8 3000 	ldr.w	r3, [r8]
 8011e96:	461c      	mov	r4, r3
 8011e98:	bb44      	cbnz	r4, 8011eec <_malloc_r+0x88>
 8011e9a:	4629      	mov	r1, r5
 8011e9c:	4630      	mov	r0, r6
 8011e9e:	f7ff ffbf 	bl	8011e20 <sbrk_aligned>
 8011ea2:	1c43      	adds	r3, r0, #1
 8011ea4:	4604      	mov	r4, r0
 8011ea6:	d158      	bne.n	8011f5a <_malloc_r+0xf6>
 8011ea8:	f8d8 4000 	ldr.w	r4, [r8]
 8011eac:	4627      	mov	r7, r4
 8011eae:	2f00      	cmp	r7, #0
 8011eb0:	d143      	bne.n	8011f3a <_malloc_r+0xd6>
 8011eb2:	2c00      	cmp	r4, #0
 8011eb4:	d04b      	beq.n	8011f4e <_malloc_r+0xea>
 8011eb6:	6823      	ldr	r3, [r4, #0]
 8011eb8:	4639      	mov	r1, r7
 8011eba:	4630      	mov	r0, r6
 8011ebc:	eb04 0903 	add.w	r9, r4, r3
 8011ec0:	f000 f864 	bl	8011f8c <_sbrk_r>
 8011ec4:	4581      	cmp	r9, r0
 8011ec6:	d142      	bne.n	8011f4e <_malloc_r+0xea>
 8011ec8:	6821      	ldr	r1, [r4, #0]
 8011eca:	1a6d      	subs	r5, r5, r1
 8011ecc:	4629      	mov	r1, r5
 8011ece:	4630      	mov	r0, r6
 8011ed0:	f7ff ffa6 	bl	8011e20 <sbrk_aligned>
 8011ed4:	3001      	adds	r0, #1
 8011ed6:	d03a      	beq.n	8011f4e <_malloc_r+0xea>
 8011ed8:	6823      	ldr	r3, [r4, #0]
 8011eda:	442b      	add	r3, r5
 8011edc:	6023      	str	r3, [r4, #0]
 8011ede:	f8d8 3000 	ldr.w	r3, [r8]
 8011ee2:	685a      	ldr	r2, [r3, #4]
 8011ee4:	bb62      	cbnz	r2, 8011f40 <_malloc_r+0xdc>
 8011ee6:	f8c8 7000 	str.w	r7, [r8]
 8011eea:	e00f      	b.n	8011f0c <_malloc_r+0xa8>
 8011eec:	6822      	ldr	r2, [r4, #0]
 8011eee:	1b52      	subs	r2, r2, r5
 8011ef0:	d420      	bmi.n	8011f34 <_malloc_r+0xd0>
 8011ef2:	2a0b      	cmp	r2, #11
 8011ef4:	d917      	bls.n	8011f26 <_malloc_r+0xc2>
 8011ef6:	1961      	adds	r1, r4, r5
 8011ef8:	42a3      	cmp	r3, r4
 8011efa:	6025      	str	r5, [r4, #0]
 8011efc:	bf18      	it	ne
 8011efe:	6059      	strne	r1, [r3, #4]
 8011f00:	6863      	ldr	r3, [r4, #4]
 8011f02:	bf08      	it	eq
 8011f04:	f8c8 1000 	streq.w	r1, [r8]
 8011f08:	5162      	str	r2, [r4, r5]
 8011f0a:	604b      	str	r3, [r1, #4]
 8011f0c:	4630      	mov	r0, r6
 8011f0e:	f000 f82f 	bl	8011f70 <__malloc_unlock>
 8011f12:	f104 000b 	add.w	r0, r4, #11
 8011f16:	1d23      	adds	r3, r4, #4
 8011f18:	f020 0007 	bic.w	r0, r0, #7
 8011f1c:	1ac2      	subs	r2, r0, r3
 8011f1e:	bf1c      	itt	ne
 8011f20:	1a1b      	subne	r3, r3, r0
 8011f22:	50a3      	strne	r3, [r4, r2]
 8011f24:	e7af      	b.n	8011e86 <_malloc_r+0x22>
 8011f26:	6862      	ldr	r2, [r4, #4]
 8011f28:	42a3      	cmp	r3, r4
 8011f2a:	bf0c      	ite	eq
 8011f2c:	f8c8 2000 	streq.w	r2, [r8]
 8011f30:	605a      	strne	r2, [r3, #4]
 8011f32:	e7eb      	b.n	8011f0c <_malloc_r+0xa8>
 8011f34:	4623      	mov	r3, r4
 8011f36:	6864      	ldr	r4, [r4, #4]
 8011f38:	e7ae      	b.n	8011e98 <_malloc_r+0x34>
 8011f3a:	463c      	mov	r4, r7
 8011f3c:	687f      	ldr	r7, [r7, #4]
 8011f3e:	e7b6      	b.n	8011eae <_malloc_r+0x4a>
 8011f40:	461a      	mov	r2, r3
 8011f42:	685b      	ldr	r3, [r3, #4]
 8011f44:	42a3      	cmp	r3, r4
 8011f46:	d1fb      	bne.n	8011f40 <_malloc_r+0xdc>
 8011f48:	2300      	movs	r3, #0
 8011f4a:	6053      	str	r3, [r2, #4]
 8011f4c:	e7de      	b.n	8011f0c <_malloc_r+0xa8>
 8011f4e:	230c      	movs	r3, #12
 8011f50:	6033      	str	r3, [r6, #0]
 8011f52:	4630      	mov	r0, r6
 8011f54:	f000 f80c 	bl	8011f70 <__malloc_unlock>
 8011f58:	e794      	b.n	8011e84 <_malloc_r+0x20>
 8011f5a:	6005      	str	r5, [r0, #0]
 8011f5c:	e7d6      	b.n	8011f0c <_malloc_r+0xa8>
 8011f5e:	bf00      	nop
 8011f60:	20001028 	.word	0x20001028

08011f64 <__malloc_lock>:
 8011f64:	4801      	ldr	r0, [pc, #4]	@ (8011f6c <__malloc_lock+0x8>)
 8011f66:	f000 b84b 	b.w	8012000 <__retarget_lock_acquire_recursive>
 8011f6a:	bf00      	nop
 8011f6c:	20001168 	.word	0x20001168

08011f70 <__malloc_unlock>:
 8011f70:	4801      	ldr	r0, [pc, #4]	@ (8011f78 <__malloc_unlock+0x8>)
 8011f72:	f000 b846 	b.w	8012002 <__retarget_lock_release_recursive>
 8011f76:	bf00      	nop
 8011f78:	20001168 	.word	0x20001168

08011f7c <memset>:
 8011f7c:	4402      	add	r2, r0
 8011f7e:	4603      	mov	r3, r0
 8011f80:	4293      	cmp	r3, r2
 8011f82:	d100      	bne.n	8011f86 <memset+0xa>
 8011f84:	4770      	bx	lr
 8011f86:	f803 1b01 	strb.w	r1, [r3], #1
 8011f8a:	e7f9      	b.n	8011f80 <memset+0x4>

08011f8c <_sbrk_r>:
 8011f8c:	b538      	push	{r3, r4, r5, lr}
 8011f8e:	4d06      	ldr	r5, [pc, #24]	@ (8011fa8 <_sbrk_r+0x1c>)
 8011f90:	2300      	movs	r3, #0
 8011f92:	4604      	mov	r4, r0
 8011f94:	4608      	mov	r0, r1
 8011f96:	602b      	str	r3, [r5, #0]
 8011f98:	f7f0 fd4e 	bl	8002a38 <_sbrk>
 8011f9c:	1c43      	adds	r3, r0, #1
 8011f9e:	d102      	bne.n	8011fa6 <_sbrk_r+0x1a>
 8011fa0:	682b      	ldr	r3, [r5, #0]
 8011fa2:	b103      	cbz	r3, 8011fa6 <_sbrk_r+0x1a>
 8011fa4:	6023      	str	r3, [r4, #0]
 8011fa6:	bd38      	pop	{r3, r4, r5, pc}
 8011fa8:	20001164 	.word	0x20001164

08011fac <__errno>:
 8011fac:	4b01      	ldr	r3, [pc, #4]	@ (8011fb4 <__errno+0x8>)
 8011fae:	6818      	ldr	r0, [r3, #0]
 8011fb0:	4770      	bx	lr
 8011fb2:	bf00      	nop
 8011fb4:	200002f0 	.word	0x200002f0

08011fb8 <__libc_init_array>:
 8011fb8:	b570      	push	{r4, r5, r6, lr}
 8011fba:	4d0d      	ldr	r5, [pc, #52]	@ (8011ff0 <__libc_init_array+0x38>)
 8011fbc:	4c0d      	ldr	r4, [pc, #52]	@ (8011ff4 <__libc_init_array+0x3c>)
 8011fbe:	1b64      	subs	r4, r4, r5
 8011fc0:	10a4      	asrs	r4, r4, #2
 8011fc2:	2600      	movs	r6, #0
 8011fc4:	42a6      	cmp	r6, r4
 8011fc6:	d109      	bne.n	8011fdc <__libc_init_array+0x24>
 8011fc8:	4d0b      	ldr	r5, [pc, #44]	@ (8011ff8 <__libc_init_array+0x40>)
 8011fca:	4c0c      	ldr	r4, [pc, #48]	@ (8011ffc <__libc_init_array+0x44>)
 8011fcc:	f001 f8f4 	bl	80131b8 <_init>
 8011fd0:	1b64      	subs	r4, r4, r5
 8011fd2:	10a4      	asrs	r4, r4, #2
 8011fd4:	2600      	movs	r6, #0
 8011fd6:	42a6      	cmp	r6, r4
 8011fd8:	d105      	bne.n	8011fe6 <__libc_init_array+0x2e>
 8011fda:	bd70      	pop	{r4, r5, r6, pc}
 8011fdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8011fe0:	4798      	blx	r3
 8011fe2:	3601      	adds	r6, #1
 8011fe4:	e7ee      	b.n	8011fc4 <__libc_init_array+0xc>
 8011fe6:	f855 3b04 	ldr.w	r3, [r5], #4
 8011fea:	4798      	blx	r3
 8011fec:	3601      	adds	r6, #1
 8011fee:	e7f2      	b.n	8011fd6 <__libc_init_array+0x1e>
 8011ff0:	080133d8 	.word	0x080133d8
 8011ff4:	080133d8 	.word	0x080133d8
 8011ff8:	080133d8 	.word	0x080133d8
 8011ffc:	080133dc 	.word	0x080133dc

08012000 <__retarget_lock_acquire_recursive>:
 8012000:	4770      	bx	lr

08012002 <__retarget_lock_release_recursive>:
 8012002:	4770      	bx	lr

08012004 <strcpy>:
 8012004:	4603      	mov	r3, r0
 8012006:	f811 2b01 	ldrb.w	r2, [r1], #1
 801200a:	f803 2b01 	strb.w	r2, [r3], #1
 801200e:	2a00      	cmp	r2, #0
 8012010:	d1f9      	bne.n	8012006 <strcpy+0x2>
 8012012:	4770      	bx	lr

08012014 <memcpy>:
 8012014:	440a      	add	r2, r1
 8012016:	4291      	cmp	r1, r2
 8012018:	f100 33ff 	add.w	r3, r0, #4294967295
 801201c:	d100      	bne.n	8012020 <memcpy+0xc>
 801201e:	4770      	bx	lr
 8012020:	b510      	push	{r4, lr}
 8012022:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012026:	f803 4f01 	strb.w	r4, [r3, #1]!
 801202a:	4291      	cmp	r1, r2
 801202c:	d1f9      	bne.n	8012022 <memcpy+0xe>
 801202e:	bd10      	pop	{r4, pc}

08012030 <_free_r>:
 8012030:	b538      	push	{r3, r4, r5, lr}
 8012032:	4605      	mov	r5, r0
 8012034:	2900      	cmp	r1, #0
 8012036:	d041      	beq.n	80120bc <_free_r+0x8c>
 8012038:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801203c:	1f0c      	subs	r4, r1, #4
 801203e:	2b00      	cmp	r3, #0
 8012040:	bfb8      	it	lt
 8012042:	18e4      	addlt	r4, r4, r3
 8012044:	f7ff ff8e 	bl	8011f64 <__malloc_lock>
 8012048:	4a1d      	ldr	r2, [pc, #116]	@ (80120c0 <_free_r+0x90>)
 801204a:	6813      	ldr	r3, [r2, #0]
 801204c:	b933      	cbnz	r3, 801205c <_free_r+0x2c>
 801204e:	6063      	str	r3, [r4, #4]
 8012050:	6014      	str	r4, [r2, #0]
 8012052:	4628      	mov	r0, r5
 8012054:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012058:	f7ff bf8a 	b.w	8011f70 <__malloc_unlock>
 801205c:	42a3      	cmp	r3, r4
 801205e:	d908      	bls.n	8012072 <_free_r+0x42>
 8012060:	6820      	ldr	r0, [r4, #0]
 8012062:	1821      	adds	r1, r4, r0
 8012064:	428b      	cmp	r3, r1
 8012066:	bf01      	itttt	eq
 8012068:	6819      	ldreq	r1, [r3, #0]
 801206a:	685b      	ldreq	r3, [r3, #4]
 801206c:	1809      	addeq	r1, r1, r0
 801206e:	6021      	streq	r1, [r4, #0]
 8012070:	e7ed      	b.n	801204e <_free_r+0x1e>
 8012072:	461a      	mov	r2, r3
 8012074:	685b      	ldr	r3, [r3, #4]
 8012076:	b10b      	cbz	r3, 801207c <_free_r+0x4c>
 8012078:	42a3      	cmp	r3, r4
 801207a:	d9fa      	bls.n	8012072 <_free_r+0x42>
 801207c:	6811      	ldr	r1, [r2, #0]
 801207e:	1850      	adds	r0, r2, r1
 8012080:	42a0      	cmp	r0, r4
 8012082:	d10b      	bne.n	801209c <_free_r+0x6c>
 8012084:	6820      	ldr	r0, [r4, #0]
 8012086:	4401      	add	r1, r0
 8012088:	1850      	adds	r0, r2, r1
 801208a:	4283      	cmp	r3, r0
 801208c:	6011      	str	r1, [r2, #0]
 801208e:	d1e0      	bne.n	8012052 <_free_r+0x22>
 8012090:	6818      	ldr	r0, [r3, #0]
 8012092:	685b      	ldr	r3, [r3, #4]
 8012094:	6053      	str	r3, [r2, #4]
 8012096:	4408      	add	r0, r1
 8012098:	6010      	str	r0, [r2, #0]
 801209a:	e7da      	b.n	8012052 <_free_r+0x22>
 801209c:	d902      	bls.n	80120a4 <_free_r+0x74>
 801209e:	230c      	movs	r3, #12
 80120a0:	602b      	str	r3, [r5, #0]
 80120a2:	e7d6      	b.n	8012052 <_free_r+0x22>
 80120a4:	6820      	ldr	r0, [r4, #0]
 80120a6:	1821      	adds	r1, r4, r0
 80120a8:	428b      	cmp	r3, r1
 80120aa:	bf04      	itt	eq
 80120ac:	6819      	ldreq	r1, [r3, #0]
 80120ae:	685b      	ldreq	r3, [r3, #4]
 80120b0:	6063      	str	r3, [r4, #4]
 80120b2:	bf04      	itt	eq
 80120b4:	1809      	addeq	r1, r1, r0
 80120b6:	6021      	streq	r1, [r4, #0]
 80120b8:	6054      	str	r4, [r2, #4]
 80120ba:	e7ca      	b.n	8012052 <_free_r+0x22>
 80120bc:	bd38      	pop	{r3, r4, r5, pc}
 80120be:	bf00      	nop
 80120c0:	20001028 	.word	0x20001028
 80120c4:	00000000 	.word	0x00000000

080120c8 <cos>:
 80120c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80120ca:	ec53 2b10 	vmov	r2, r3, d0
 80120ce:	4826      	ldr	r0, [pc, #152]	@ (8012168 <cos+0xa0>)
 80120d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80120d4:	4281      	cmp	r1, r0
 80120d6:	d806      	bhi.n	80120e6 <cos+0x1e>
 80120d8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8012160 <cos+0x98>
 80120dc:	b005      	add	sp, #20
 80120de:	f85d eb04 	ldr.w	lr, [sp], #4
 80120e2:	f000 b899 	b.w	8012218 <__kernel_cos>
 80120e6:	4821      	ldr	r0, [pc, #132]	@ (801216c <cos+0xa4>)
 80120e8:	4281      	cmp	r1, r0
 80120ea:	d908      	bls.n	80120fe <cos+0x36>
 80120ec:	4610      	mov	r0, r2
 80120ee:	4619      	mov	r1, r3
 80120f0:	f7ee f998 	bl	8000424 <__aeabi_dsub>
 80120f4:	ec41 0b10 	vmov	d0, r0, r1
 80120f8:	b005      	add	sp, #20
 80120fa:	f85d fb04 	ldr.w	pc, [sp], #4
 80120fe:	4668      	mov	r0, sp
 8012100:	f000 fa0e 	bl	8012520 <__ieee754_rem_pio2>
 8012104:	f000 0003 	and.w	r0, r0, #3
 8012108:	2801      	cmp	r0, #1
 801210a:	d00b      	beq.n	8012124 <cos+0x5c>
 801210c:	2802      	cmp	r0, #2
 801210e:	d015      	beq.n	801213c <cos+0x74>
 8012110:	b9d8      	cbnz	r0, 801214a <cos+0x82>
 8012112:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012116:	ed9d 0b00 	vldr	d0, [sp]
 801211a:	f000 f87d 	bl	8012218 <__kernel_cos>
 801211e:	ec51 0b10 	vmov	r0, r1, d0
 8012122:	e7e7      	b.n	80120f4 <cos+0x2c>
 8012124:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012128:	ed9d 0b00 	vldr	d0, [sp]
 801212c:	f000 f93c 	bl	80123a8 <__kernel_sin>
 8012130:	ec53 2b10 	vmov	r2, r3, d0
 8012134:	4610      	mov	r0, r2
 8012136:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801213a:	e7db      	b.n	80120f4 <cos+0x2c>
 801213c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012140:	ed9d 0b00 	vldr	d0, [sp]
 8012144:	f000 f868 	bl	8012218 <__kernel_cos>
 8012148:	e7f2      	b.n	8012130 <cos+0x68>
 801214a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801214e:	ed9d 0b00 	vldr	d0, [sp]
 8012152:	2001      	movs	r0, #1
 8012154:	f000 f928 	bl	80123a8 <__kernel_sin>
 8012158:	e7e1      	b.n	801211e <cos+0x56>
 801215a:	bf00      	nop
 801215c:	f3af 8000 	nop.w
	...
 8012168:	3fe921fb 	.word	0x3fe921fb
 801216c:	7fefffff 	.word	0x7fefffff

08012170 <sin>:
 8012170:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012172:	ec53 2b10 	vmov	r2, r3, d0
 8012176:	4826      	ldr	r0, [pc, #152]	@ (8012210 <sin+0xa0>)
 8012178:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801217c:	4281      	cmp	r1, r0
 801217e:	d807      	bhi.n	8012190 <sin+0x20>
 8012180:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8012208 <sin+0x98>
 8012184:	2000      	movs	r0, #0
 8012186:	b005      	add	sp, #20
 8012188:	f85d eb04 	ldr.w	lr, [sp], #4
 801218c:	f000 b90c 	b.w	80123a8 <__kernel_sin>
 8012190:	4820      	ldr	r0, [pc, #128]	@ (8012214 <sin+0xa4>)
 8012192:	4281      	cmp	r1, r0
 8012194:	d908      	bls.n	80121a8 <sin+0x38>
 8012196:	4610      	mov	r0, r2
 8012198:	4619      	mov	r1, r3
 801219a:	f7ee f943 	bl	8000424 <__aeabi_dsub>
 801219e:	ec41 0b10 	vmov	d0, r0, r1
 80121a2:	b005      	add	sp, #20
 80121a4:	f85d fb04 	ldr.w	pc, [sp], #4
 80121a8:	4668      	mov	r0, sp
 80121aa:	f000 f9b9 	bl	8012520 <__ieee754_rem_pio2>
 80121ae:	f000 0003 	and.w	r0, r0, #3
 80121b2:	2801      	cmp	r0, #1
 80121b4:	d00c      	beq.n	80121d0 <sin+0x60>
 80121b6:	2802      	cmp	r0, #2
 80121b8:	d011      	beq.n	80121de <sin+0x6e>
 80121ba:	b9e8      	cbnz	r0, 80121f8 <sin+0x88>
 80121bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80121c0:	ed9d 0b00 	vldr	d0, [sp]
 80121c4:	2001      	movs	r0, #1
 80121c6:	f000 f8ef 	bl	80123a8 <__kernel_sin>
 80121ca:	ec51 0b10 	vmov	r0, r1, d0
 80121ce:	e7e6      	b.n	801219e <sin+0x2e>
 80121d0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80121d4:	ed9d 0b00 	vldr	d0, [sp]
 80121d8:	f000 f81e 	bl	8012218 <__kernel_cos>
 80121dc:	e7f5      	b.n	80121ca <sin+0x5a>
 80121de:	ed9d 1b02 	vldr	d1, [sp, #8]
 80121e2:	ed9d 0b00 	vldr	d0, [sp]
 80121e6:	2001      	movs	r0, #1
 80121e8:	f000 f8de 	bl	80123a8 <__kernel_sin>
 80121ec:	ec53 2b10 	vmov	r2, r3, d0
 80121f0:	4610      	mov	r0, r2
 80121f2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80121f6:	e7d2      	b.n	801219e <sin+0x2e>
 80121f8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80121fc:	ed9d 0b00 	vldr	d0, [sp]
 8012200:	f000 f80a 	bl	8012218 <__kernel_cos>
 8012204:	e7f2      	b.n	80121ec <sin+0x7c>
 8012206:	bf00      	nop
	...
 8012210:	3fe921fb 	.word	0x3fe921fb
 8012214:	7fefffff 	.word	0x7fefffff

08012218 <__kernel_cos>:
 8012218:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801221c:	ec57 6b10 	vmov	r6, r7, d0
 8012220:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8012224:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8012228:	ed8d 1b00 	vstr	d1, [sp]
 801222c:	d206      	bcs.n	801223c <__kernel_cos+0x24>
 801222e:	4630      	mov	r0, r6
 8012230:	4639      	mov	r1, r7
 8012232:	f7ee fb37 	bl	80008a4 <__aeabi_d2iz>
 8012236:	2800      	cmp	r0, #0
 8012238:	f000 8088 	beq.w	801234c <__kernel_cos+0x134>
 801223c:	4632      	mov	r2, r6
 801223e:	463b      	mov	r3, r7
 8012240:	4630      	mov	r0, r6
 8012242:	4639      	mov	r1, r7
 8012244:	f7ed ffc0 	bl	80001c8 <__aeabi_dmul>
 8012248:	4b51      	ldr	r3, [pc, #324]	@ (8012390 <__kernel_cos+0x178>)
 801224a:	2200      	movs	r2, #0
 801224c:	4604      	mov	r4, r0
 801224e:	460d      	mov	r5, r1
 8012250:	f7ed ffba 	bl	80001c8 <__aeabi_dmul>
 8012254:	a340      	add	r3, pc, #256	@ (adr r3, 8012358 <__kernel_cos+0x140>)
 8012256:	e9d3 2300 	ldrd	r2, r3, [r3]
 801225a:	4682      	mov	sl, r0
 801225c:	468b      	mov	fp, r1
 801225e:	4620      	mov	r0, r4
 8012260:	4629      	mov	r1, r5
 8012262:	f7ed ffb1 	bl	80001c8 <__aeabi_dmul>
 8012266:	a33e      	add	r3, pc, #248	@ (adr r3, 8012360 <__kernel_cos+0x148>)
 8012268:	e9d3 2300 	ldrd	r2, r3, [r3]
 801226c:	f7ee f8dc 	bl	8000428 <__adddf3>
 8012270:	4622      	mov	r2, r4
 8012272:	462b      	mov	r3, r5
 8012274:	f7ed ffa8 	bl	80001c8 <__aeabi_dmul>
 8012278:	a33b      	add	r3, pc, #236	@ (adr r3, 8012368 <__kernel_cos+0x150>)
 801227a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801227e:	f7ee f8d1 	bl	8000424 <__aeabi_dsub>
 8012282:	4622      	mov	r2, r4
 8012284:	462b      	mov	r3, r5
 8012286:	f7ed ff9f 	bl	80001c8 <__aeabi_dmul>
 801228a:	a339      	add	r3, pc, #228	@ (adr r3, 8012370 <__kernel_cos+0x158>)
 801228c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012290:	f7ee f8ca 	bl	8000428 <__adddf3>
 8012294:	4622      	mov	r2, r4
 8012296:	462b      	mov	r3, r5
 8012298:	f7ed ff96 	bl	80001c8 <__aeabi_dmul>
 801229c:	a336      	add	r3, pc, #216	@ (adr r3, 8012378 <__kernel_cos+0x160>)
 801229e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122a2:	f7ee f8bf 	bl	8000424 <__aeabi_dsub>
 80122a6:	4622      	mov	r2, r4
 80122a8:	462b      	mov	r3, r5
 80122aa:	f7ed ff8d 	bl	80001c8 <__aeabi_dmul>
 80122ae:	a334      	add	r3, pc, #208	@ (adr r3, 8012380 <__kernel_cos+0x168>)
 80122b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122b4:	f7ee f8b8 	bl	8000428 <__adddf3>
 80122b8:	4622      	mov	r2, r4
 80122ba:	462b      	mov	r3, r5
 80122bc:	f7ed ff84 	bl	80001c8 <__aeabi_dmul>
 80122c0:	4622      	mov	r2, r4
 80122c2:	462b      	mov	r3, r5
 80122c4:	f7ed ff80 	bl	80001c8 <__aeabi_dmul>
 80122c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80122cc:	4604      	mov	r4, r0
 80122ce:	460d      	mov	r5, r1
 80122d0:	4630      	mov	r0, r6
 80122d2:	4639      	mov	r1, r7
 80122d4:	f7ed ff78 	bl	80001c8 <__aeabi_dmul>
 80122d8:	460b      	mov	r3, r1
 80122da:	4602      	mov	r2, r0
 80122dc:	4629      	mov	r1, r5
 80122de:	4620      	mov	r0, r4
 80122e0:	f7ee f8a0 	bl	8000424 <__aeabi_dsub>
 80122e4:	4b2b      	ldr	r3, [pc, #172]	@ (8012394 <__kernel_cos+0x17c>)
 80122e6:	4598      	cmp	r8, r3
 80122e8:	4606      	mov	r6, r0
 80122ea:	460f      	mov	r7, r1
 80122ec:	d810      	bhi.n	8012310 <__kernel_cos+0xf8>
 80122ee:	4602      	mov	r2, r0
 80122f0:	460b      	mov	r3, r1
 80122f2:	4650      	mov	r0, sl
 80122f4:	4659      	mov	r1, fp
 80122f6:	f7ee f895 	bl	8000424 <__aeabi_dsub>
 80122fa:	460b      	mov	r3, r1
 80122fc:	4926      	ldr	r1, [pc, #152]	@ (8012398 <__kernel_cos+0x180>)
 80122fe:	4602      	mov	r2, r0
 8012300:	2000      	movs	r0, #0
 8012302:	f7ee f88f 	bl	8000424 <__aeabi_dsub>
 8012306:	ec41 0b10 	vmov	d0, r0, r1
 801230a:	b003      	add	sp, #12
 801230c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012310:	4b22      	ldr	r3, [pc, #136]	@ (801239c <__kernel_cos+0x184>)
 8012312:	4921      	ldr	r1, [pc, #132]	@ (8012398 <__kernel_cos+0x180>)
 8012314:	4598      	cmp	r8, r3
 8012316:	bf8c      	ite	hi
 8012318:	4d21      	ldrhi	r5, [pc, #132]	@ (80123a0 <__kernel_cos+0x188>)
 801231a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801231e:	2400      	movs	r4, #0
 8012320:	4622      	mov	r2, r4
 8012322:	462b      	mov	r3, r5
 8012324:	2000      	movs	r0, #0
 8012326:	f7ee f87d 	bl	8000424 <__aeabi_dsub>
 801232a:	4622      	mov	r2, r4
 801232c:	4680      	mov	r8, r0
 801232e:	4689      	mov	r9, r1
 8012330:	462b      	mov	r3, r5
 8012332:	4650      	mov	r0, sl
 8012334:	4659      	mov	r1, fp
 8012336:	f7ee f875 	bl	8000424 <__aeabi_dsub>
 801233a:	4632      	mov	r2, r6
 801233c:	463b      	mov	r3, r7
 801233e:	f7ee f871 	bl	8000424 <__aeabi_dsub>
 8012342:	4602      	mov	r2, r0
 8012344:	460b      	mov	r3, r1
 8012346:	4640      	mov	r0, r8
 8012348:	4649      	mov	r1, r9
 801234a:	e7da      	b.n	8012302 <__kernel_cos+0xea>
 801234c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8012388 <__kernel_cos+0x170>
 8012350:	e7db      	b.n	801230a <__kernel_cos+0xf2>
 8012352:	bf00      	nop
 8012354:	f3af 8000 	nop.w
 8012358:	be8838d4 	.word	0xbe8838d4
 801235c:	bda8fae9 	.word	0xbda8fae9
 8012360:	bdb4b1c4 	.word	0xbdb4b1c4
 8012364:	3e21ee9e 	.word	0x3e21ee9e
 8012368:	809c52ad 	.word	0x809c52ad
 801236c:	3e927e4f 	.word	0x3e927e4f
 8012370:	19cb1590 	.word	0x19cb1590
 8012374:	3efa01a0 	.word	0x3efa01a0
 8012378:	16c15177 	.word	0x16c15177
 801237c:	3f56c16c 	.word	0x3f56c16c
 8012380:	5555554c 	.word	0x5555554c
 8012384:	3fa55555 	.word	0x3fa55555
 8012388:	00000000 	.word	0x00000000
 801238c:	3ff00000 	.word	0x3ff00000
 8012390:	3fe00000 	.word	0x3fe00000
 8012394:	3fd33332 	.word	0x3fd33332
 8012398:	3ff00000 	.word	0x3ff00000
 801239c:	3fe90000 	.word	0x3fe90000
 80123a0:	3fd20000 	.word	0x3fd20000
 80123a4:	00000000 	.word	0x00000000

080123a8 <__kernel_sin>:
 80123a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123ac:	ec55 4b10 	vmov	r4, r5, d0
 80123b0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80123b4:	b085      	sub	sp, #20
 80123b6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 80123ba:	ed8d 1b02 	vstr	d1, [sp, #8]
 80123be:	4680      	mov	r8, r0
 80123c0:	d205      	bcs.n	80123ce <__kernel_sin+0x26>
 80123c2:	4620      	mov	r0, r4
 80123c4:	4629      	mov	r1, r5
 80123c6:	f7ee fa6d 	bl	80008a4 <__aeabi_d2iz>
 80123ca:	2800      	cmp	r0, #0
 80123cc:	d052      	beq.n	8012474 <__kernel_sin+0xcc>
 80123ce:	4622      	mov	r2, r4
 80123d0:	462b      	mov	r3, r5
 80123d2:	4620      	mov	r0, r4
 80123d4:	4629      	mov	r1, r5
 80123d6:	f7ed fef7 	bl	80001c8 <__aeabi_dmul>
 80123da:	4682      	mov	sl, r0
 80123dc:	468b      	mov	fp, r1
 80123de:	4602      	mov	r2, r0
 80123e0:	460b      	mov	r3, r1
 80123e2:	4620      	mov	r0, r4
 80123e4:	4629      	mov	r1, r5
 80123e6:	f7ed feef 	bl	80001c8 <__aeabi_dmul>
 80123ea:	a342      	add	r3, pc, #264	@ (adr r3, 80124f4 <__kernel_sin+0x14c>)
 80123ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123f0:	e9cd 0100 	strd	r0, r1, [sp]
 80123f4:	4650      	mov	r0, sl
 80123f6:	4659      	mov	r1, fp
 80123f8:	f7ed fee6 	bl	80001c8 <__aeabi_dmul>
 80123fc:	a33f      	add	r3, pc, #252	@ (adr r3, 80124fc <__kernel_sin+0x154>)
 80123fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012402:	f7ee f80f 	bl	8000424 <__aeabi_dsub>
 8012406:	4652      	mov	r2, sl
 8012408:	465b      	mov	r3, fp
 801240a:	f7ed fedd 	bl	80001c8 <__aeabi_dmul>
 801240e:	a33d      	add	r3, pc, #244	@ (adr r3, 8012504 <__kernel_sin+0x15c>)
 8012410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012414:	f7ee f808 	bl	8000428 <__adddf3>
 8012418:	4652      	mov	r2, sl
 801241a:	465b      	mov	r3, fp
 801241c:	f7ed fed4 	bl	80001c8 <__aeabi_dmul>
 8012420:	a33a      	add	r3, pc, #232	@ (adr r3, 801250c <__kernel_sin+0x164>)
 8012422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012426:	f7ed fffd 	bl	8000424 <__aeabi_dsub>
 801242a:	4652      	mov	r2, sl
 801242c:	465b      	mov	r3, fp
 801242e:	f7ed fecb 	bl	80001c8 <__aeabi_dmul>
 8012432:	a338      	add	r3, pc, #224	@ (adr r3, 8012514 <__kernel_sin+0x16c>)
 8012434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012438:	f7ed fff6 	bl	8000428 <__adddf3>
 801243c:	4606      	mov	r6, r0
 801243e:	460f      	mov	r7, r1
 8012440:	f1b8 0f00 	cmp.w	r8, #0
 8012444:	d11b      	bne.n	801247e <__kernel_sin+0xd6>
 8012446:	4602      	mov	r2, r0
 8012448:	460b      	mov	r3, r1
 801244a:	4650      	mov	r0, sl
 801244c:	4659      	mov	r1, fp
 801244e:	f7ed febb 	bl	80001c8 <__aeabi_dmul>
 8012452:	a325      	add	r3, pc, #148	@ (adr r3, 80124e8 <__kernel_sin+0x140>)
 8012454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012458:	f7ed ffe4 	bl	8000424 <__aeabi_dsub>
 801245c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012460:	f7ed feb2 	bl	80001c8 <__aeabi_dmul>
 8012464:	4602      	mov	r2, r0
 8012466:	460b      	mov	r3, r1
 8012468:	4620      	mov	r0, r4
 801246a:	4629      	mov	r1, r5
 801246c:	f7ed ffdc 	bl	8000428 <__adddf3>
 8012470:	4604      	mov	r4, r0
 8012472:	460d      	mov	r5, r1
 8012474:	ec45 4b10 	vmov	d0, r4, r5
 8012478:	b005      	add	sp, #20
 801247a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801247e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012482:	4b1b      	ldr	r3, [pc, #108]	@ (80124f0 <__kernel_sin+0x148>)
 8012484:	2200      	movs	r2, #0
 8012486:	f7ed fe9f 	bl	80001c8 <__aeabi_dmul>
 801248a:	4632      	mov	r2, r6
 801248c:	4680      	mov	r8, r0
 801248e:	4689      	mov	r9, r1
 8012490:	463b      	mov	r3, r7
 8012492:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012496:	f7ed fe97 	bl	80001c8 <__aeabi_dmul>
 801249a:	4602      	mov	r2, r0
 801249c:	460b      	mov	r3, r1
 801249e:	4640      	mov	r0, r8
 80124a0:	4649      	mov	r1, r9
 80124a2:	f7ed ffbf 	bl	8000424 <__aeabi_dsub>
 80124a6:	4652      	mov	r2, sl
 80124a8:	465b      	mov	r3, fp
 80124aa:	f7ed fe8d 	bl	80001c8 <__aeabi_dmul>
 80124ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80124b2:	f7ed ffb7 	bl	8000424 <__aeabi_dsub>
 80124b6:	a30c      	add	r3, pc, #48	@ (adr r3, 80124e8 <__kernel_sin+0x140>)
 80124b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124bc:	4606      	mov	r6, r0
 80124be:	460f      	mov	r7, r1
 80124c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80124c4:	f7ed fe80 	bl	80001c8 <__aeabi_dmul>
 80124c8:	4602      	mov	r2, r0
 80124ca:	460b      	mov	r3, r1
 80124cc:	4630      	mov	r0, r6
 80124ce:	4639      	mov	r1, r7
 80124d0:	f7ed ffaa 	bl	8000428 <__adddf3>
 80124d4:	4602      	mov	r2, r0
 80124d6:	460b      	mov	r3, r1
 80124d8:	4620      	mov	r0, r4
 80124da:	4629      	mov	r1, r5
 80124dc:	f7ed ffa2 	bl	8000424 <__aeabi_dsub>
 80124e0:	e7c6      	b.n	8012470 <__kernel_sin+0xc8>
 80124e2:	bf00      	nop
 80124e4:	f3af 8000 	nop.w
 80124e8:	55555549 	.word	0x55555549
 80124ec:	3fc55555 	.word	0x3fc55555
 80124f0:	3fe00000 	.word	0x3fe00000
 80124f4:	5acfd57c 	.word	0x5acfd57c
 80124f8:	3de5d93a 	.word	0x3de5d93a
 80124fc:	8a2b9ceb 	.word	0x8a2b9ceb
 8012500:	3e5ae5e6 	.word	0x3e5ae5e6
 8012504:	57b1fe7d 	.word	0x57b1fe7d
 8012508:	3ec71de3 	.word	0x3ec71de3
 801250c:	19c161d5 	.word	0x19c161d5
 8012510:	3f2a01a0 	.word	0x3f2a01a0
 8012514:	1110f8a6 	.word	0x1110f8a6
 8012518:	3f811111 	.word	0x3f811111
 801251c:	00000000 	.word	0x00000000

08012520 <__ieee754_rem_pio2>:
 8012520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012524:	ec57 6b10 	vmov	r6, r7, d0
 8012528:	4bc5      	ldr	r3, [pc, #788]	@ (8012840 <__ieee754_rem_pio2+0x320>)
 801252a:	b08d      	sub	sp, #52	@ 0x34
 801252c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8012530:	4598      	cmp	r8, r3
 8012532:	4604      	mov	r4, r0
 8012534:	9704      	str	r7, [sp, #16]
 8012536:	d807      	bhi.n	8012548 <__ieee754_rem_pio2+0x28>
 8012538:	2200      	movs	r2, #0
 801253a:	2300      	movs	r3, #0
 801253c:	ed80 0b00 	vstr	d0, [r0]
 8012540:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8012544:	2500      	movs	r5, #0
 8012546:	e028      	b.n	801259a <__ieee754_rem_pio2+0x7a>
 8012548:	4bbe      	ldr	r3, [pc, #760]	@ (8012844 <__ieee754_rem_pio2+0x324>)
 801254a:	4598      	cmp	r8, r3
 801254c:	d878      	bhi.n	8012640 <__ieee754_rem_pio2+0x120>
 801254e:	9b04      	ldr	r3, [sp, #16]
 8012550:	4dbd      	ldr	r5, [pc, #756]	@ (8012848 <__ieee754_rem_pio2+0x328>)
 8012552:	2b00      	cmp	r3, #0
 8012554:	4630      	mov	r0, r6
 8012556:	a3ac      	add	r3, pc, #688	@ (adr r3, 8012808 <__ieee754_rem_pio2+0x2e8>)
 8012558:	e9d3 2300 	ldrd	r2, r3, [r3]
 801255c:	4639      	mov	r1, r7
 801255e:	dd38      	ble.n	80125d2 <__ieee754_rem_pio2+0xb2>
 8012560:	f7ed ff60 	bl	8000424 <__aeabi_dsub>
 8012564:	45a8      	cmp	r8, r5
 8012566:	4606      	mov	r6, r0
 8012568:	460f      	mov	r7, r1
 801256a:	d01a      	beq.n	80125a2 <__ieee754_rem_pio2+0x82>
 801256c:	a3a8      	add	r3, pc, #672	@ (adr r3, 8012810 <__ieee754_rem_pio2+0x2f0>)
 801256e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012572:	f7ed ff57 	bl	8000424 <__aeabi_dsub>
 8012576:	4602      	mov	r2, r0
 8012578:	460b      	mov	r3, r1
 801257a:	4680      	mov	r8, r0
 801257c:	4689      	mov	r9, r1
 801257e:	4630      	mov	r0, r6
 8012580:	4639      	mov	r1, r7
 8012582:	f7ed ff4f 	bl	8000424 <__aeabi_dsub>
 8012586:	a3a2      	add	r3, pc, #648	@ (adr r3, 8012810 <__ieee754_rem_pio2+0x2f0>)
 8012588:	e9d3 2300 	ldrd	r2, r3, [r3]
 801258c:	f7ed ff4a 	bl	8000424 <__aeabi_dsub>
 8012590:	e9c4 8900 	strd	r8, r9, [r4]
 8012594:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012598:	2501      	movs	r5, #1
 801259a:	4628      	mov	r0, r5
 801259c:	b00d      	add	sp, #52	@ 0x34
 801259e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125a2:	a39d      	add	r3, pc, #628	@ (adr r3, 8012818 <__ieee754_rem_pio2+0x2f8>)
 80125a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125a8:	f7ed ff3c 	bl	8000424 <__aeabi_dsub>
 80125ac:	a39c      	add	r3, pc, #624	@ (adr r3, 8012820 <__ieee754_rem_pio2+0x300>)
 80125ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125b2:	4606      	mov	r6, r0
 80125b4:	460f      	mov	r7, r1
 80125b6:	f7ed ff35 	bl	8000424 <__aeabi_dsub>
 80125ba:	4602      	mov	r2, r0
 80125bc:	460b      	mov	r3, r1
 80125be:	4680      	mov	r8, r0
 80125c0:	4689      	mov	r9, r1
 80125c2:	4630      	mov	r0, r6
 80125c4:	4639      	mov	r1, r7
 80125c6:	f7ed ff2d 	bl	8000424 <__aeabi_dsub>
 80125ca:	a395      	add	r3, pc, #596	@ (adr r3, 8012820 <__ieee754_rem_pio2+0x300>)
 80125cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125d0:	e7dc      	b.n	801258c <__ieee754_rem_pio2+0x6c>
 80125d2:	f7ed ff29 	bl	8000428 <__adddf3>
 80125d6:	45a8      	cmp	r8, r5
 80125d8:	4606      	mov	r6, r0
 80125da:	460f      	mov	r7, r1
 80125dc:	d018      	beq.n	8012610 <__ieee754_rem_pio2+0xf0>
 80125de:	a38c      	add	r3, pc, #560	@ (adr r3, 8012810 <__ieee754_rem_pio2+0x2f0>)
 80125e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125e4:	f7ed ff20 	bl	8000428 <__adddf3>
 80125e8:	4602      	mov	r2, r0
 80125ea:	460b      	mov	r3, r1
 80125ec:	4680      	mov	r8, r0
 80125ee:	4689      	mov	r9, r1
 80125f0:	4630      	mov	r0, r6
 80125f2:	4639      	mov	r1, r7
 80125f4:	f7ed ff16 	bl	8000424 <__aeabi_dsub>
 80125f8:	a385      	add	r3, pc, #532	@ (adr r3, 8012810 <__ieee754_rem_pio2+0x2f0>)
 80125fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125fe:	f7ed ff13 	bl	8000428 <__adddf3>
 8012602:	f04f 35ff 	mov.w	r5, #4294967295
 8012606:	e9c4 8900 	strd	r8, r9, [r4]
 801260a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801260e:	e7c4      	b.n	801259a <__ieee754_rem_pio2+0x7a>
 8012610:	a381      	add	r3, pc, #516	@ (adr r3, 8012818 <__ieee754_rem_pio2+0x2f8>)
 8012612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012616:	f7ed ff07 	bl	8000428 <__adddf3>
 801261a:	a381      	add	r3, pc, #516	@ (adr r3, 8012820 <__ieee754_rem_pio2+0x300>)
 801261c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012620:	4606      	mov	r6, r0
 8012622:	460f      	mov	r7, r1
 8012624:	f7ed ff00 	bl	8000428 <__adddf3>
 8012628:	4602      	mov	r2, r0
 801262a:	460b      	mov	r3, r1
 801262c:	4680      	mov	r8, r0
 801262e:	4689      	mov	r9, r1
 8012630:	4630      	mov	r0, r6
 8012632:	4639      	mov	r1, r7
 8012634:	f7ed fef6 	bl	8000424 <__aeabi_dsub>
 8012638:	a379      	add	r3, pc, #484	@ (adr r3, 8012820 <__ieee754_rem_pio2+0x300>)
 801263a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801263e:	e7de      	b.n	80125fe <__ieee754_rem_pio2+0xde>
 8012640:	4b82      	ldr	r3, [pc, #520]	@ (801284c <__ieee754_rem_pio2+0x32c>)
 8012642:	4598      	cmp	r8, r3
 8012644:	f200 80d1 	bhi.w	80127ea <__ieee754_rem_pio2+0x2ca>
 8012648:	f000 f966 	bl	8012918 <fabs>
 801264c:	ec57 6b10 	vmov	r6, r7, d0
 8012650:	a375      	add	r3, pc, #468	@ (adr r3, 8012828 <__ieee754_rem_pio2+0x308>)
 8012652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012656:	4630      	mov	r0, r6
 8012658:	4639      	mov	r1, r7
 801265a:	f7ed fdb5 	bl	80001c8 <__aeabi_dmul>
 801265e:	4b7c      	ldr	r3, [pc, #496]	@ (8012850 <__ieee754_rem_pio2+0x330>)
 8012660:	2200      	movs	r2, #0
 8012662:	f7ed fee1 	bl	8000428 <__adddf3>
 8012666:	f7ee f91d 	bl	80008a4 <__aeabi_d2iz>
 801266a:	4605      	mov	r5, r0
 801266c:	f7ee f828 	bl	80006c0 <__aeabi_i2d>
 8012670:	4602      	mov	r2, r0
 8012672:	460b      	mov	r3, r1
 8012674:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012678:	a363      	add	r3, pc, #396	@ (adr r3, 8012808 <__ieee754_rem_pio2+0x2e8>)
 801267a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801267e:	f7ed fda3 	bl	80001c8 <__aeabi_dmul>
 8012682:	4602      	mov	r2, r0
 8012684:	460b      	mov	r3, r1
 8012686:	4630      	mov	r0, r6
 8012688:	4639      	mov	r1, r7
 801268a:	f7ed fecb 	bl	8000424 <__aeabi_dsub>
 801268e:	a360      	add	r3, pc, #384	@ (adr r3, 8012810 <__ieee754_rem_pio2+0x2f0>)
 8012690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012694:	4682      	mov	sl, r0
 8012696:	468b      	mov	fp, r1
 8012698:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801269c:	f7ed fd94 	bl	80001c8 <__aeabi_dmul>
 80126a0:	2d1f      	cmp	r5, #31
 80126a2:	4606      	mov	r6, r0
 80126a4:	460f      	mov	r7, r1
 80126a6:	dc0c      	bgt.n	80126c2 <__ieee754_rem_pio2+0x1a2>
 80126a8:	4b6a      	ldr	r3, [pc, #424]	@ (8012854 <__ieee754_rem_pio2+0x334>)
 80126aa:	1e6a      	subs	r2, r5, #1
 80126ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80126b0:	4543      	cmp	r3, r8
 80126b2:	d006      	beq.n	80126c2 <__ieee754_rem_pio2+0x1a2>
 80126b4:	4632      	mov	r2, r6
 80126b6:	463b      	mov	r3, r7
 80126b8:	4650      	mov	r0, sl
 80126ba:	4659      	mov	r1, fp
 80126bc:	f7ed feb2 	bl	8000424 <__aeabi_dsub>
 80126c0:	e00e      	b.n	80126e0 <__ieee754_rem_pio2+0x1c0>
 80126c2:	463b      	mov	r3, r7
 80126c4:	4632      	mov	r2, r6
 80126c6:	4650      	mov	r0, sl
 80126c8:	4659      	mov	r1, fp
 80126ca:	f7ed feab 	bl	8000424 <__aeabi_dsub>
 80126ce:	ea4f 5328 	mov.w	r3, r8, asr #20
 80126d2:	9305      	str	r3, [sp, #20]
 80126d4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80126d8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80126dc:	2b10      	cmp	r3, #16
 80126de:	dc02      	bgt.n	80126e6 <__ieee754_rem_pio2+0x1c6>
 80126e0:	e9c4 0100 	strd	r0, r1, [r4]
 80126e4:	e039      	b.n	801275a <__ieee754_rem_pio2+0x23a>
 80126e6:	a34c      	add	r3, pc, #304	@ (adr r3, 8012818 <__ieee754_rem_pio2+0x2f8>)
 80126e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80126f0:	f7ed fd6a 	bl	80001c8 <__aeabi_dmul>
 80126f4:	4606      	mov	r6, r0
 80126f6:	460f      	mov	r7, r1
 80126f8:	4602      	mov	r2, r0
 80126fa:	460b      	mov	r3, r1
 80126fc:	4650      	mov	r0, sl
 80126fe:	4659      	mov	r1, fp
 8012700:	f7ed fe90 	bl	8000424 <__aeabi_dsub>
 8012704:	4602      	mov	r2, r0
 8012706:	460b      	mov	r3, r1
 8012708:	4680      	mov	r8, r0
 801270a:	4689      	mov	r9, r1
 801270c:	4650      	mov	r0, sl
 801270e:	4659      	mov	r1, fp
 8012710:	f7ed fe88 	bl	8000424 <__aeabi_dsub>
 8012714:	4632      	mov	r2, r6
 8012716:	463b      	mov	r3, r7
 8012718:	f7ed fe84 	bl	8000424 <__aeabi_dsub>
 801271c:	a340      	add	r3, pc, #256	@ (adr r3, 8012820 <__ieee754_rem_pio2+0x300>)
 801271e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012722:	4606      	mov	r6, r0
 8012724:	460f      	mov	r7, r1
 8012726:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801272a:	f7ed fd4d 	bl	80001c8 <__aeabi_dmul>
 801272e:	4632      	mov	r2, r6
 8012730:	463b      	mov	r3, r7
 8012732:	f7ed fe77 	bl	8000424 <__aeabi_dsub>
 8012736:	4602      	mov	r2, r0
 8012738:	460b      	mov	r3, r1
 801273a:	4606      	mov	r6, r0
 801273c:	460f      	mov	r7, r1
 801273e:	4640      	mov	r0, r8
 8012740:	4649      	mov	r1, r9
 8012742:	f7ed fe6f 	bl	8000424 <__aeabi_dsub>
 8012746:	9a05      	ldr	r2, [sp, #20]
 8012748:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801274c:	1ad3      	subs	r3, r2, r3
 801274e:	2b31      	cmp	r3, #49	@ 0x31
 8012750:	dc20      	bgt.n	8012794 <__ieee754_rem_pio2+0x274>
 8012752:	e9c4 0100 	strd	r0, r1, [r4]
 8012756:	46c2      	mov	sl, r8
 8012758:	46cb      	mov	fp, r9
 801275a:	e9d4 8900 	ldrd	r8, r9, [r4]
 801275e:	4650      	mov	r0, sl
 8012760:	4642      	mov	r2, r8
 8012762:	464b      	mov	r3, r9
 8012764:	4659      	mov	r1, fp
 8012766:	f7ed fe5d 	bl	8000424 <__aeabi_dsub>
 801276a:	463b      	mov	r3, r7
 801276c:	4632      	mov	r2, r6
 801276e:	f7ed fe59 	bl	8000424 <__aeabi_dsub>
 8012772:	9b04      	ldr	r3, [sp, #16]
 8012774:	2b00      	cmp	r3, #0
 8012776:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801277a:	f6bf af0e 	bge.w	801259a <__ieee754_rem_pio2+0x7a>
 801277e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8012782:	6063      	str	r3, [r4, #4]
 8012784:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012788:	f8c4 8000 	str.w	r8, [r4]
 801278c:	60a0      	str	r0, [r4, #8]
 801278e:	60e3      	str	r3, [r4, #12]
 8012790:	426d      	negs	r5, r5
 8012792:	e702      	b.n	801259a <__ieee754_rem_pio2+0x7a>
 8012794:	a326      	add	r3, pc, #152	@ (adr r3, 8012830 <__ieee754_rem_pio2+0x310>)
 8012796:	e9d3 2300 	ldrd	r2, r3, [r3]
 801279a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801279e:	f7ed fd13 	bl	80001c8 <__aeabi_dmul>
 80127a2:	4606      	mov	r6, r0
 80127a4:	460f      	mov	r7, r1
 80127a6:	4602      	mov	r2, r0
 80127a8:	460b      	mov	r3, r1
 80127aa:	4640      	mov	r0, r8
 80127ac:	4649      	mov	r1, r9
 80127ae:	f7ed fe39 	bl	8000424 <__aeabi_dsub>
 80127b2:	4602      	mov	r2, r0
 80127b4:	460b      	mov	r3, r1
 80127b6:	4682      	mov	sl, r0
 80127b8:	468b      	mov	fp, r1
 80127ba:	4640      	mov	r0, r8
 80127bc:	4649      	mov	r1, r9
 80127be:	f7ed fe31 	bl	8000424 <__aeabi_dsub>
 80127c2:	4632      	mov	r2, r6
 80127c4:	463b      	mov	r3, r7
 80127c6:	f7ed fe2d 	bl	8000424 <__aeabi_dsub>
 80127ca:	a31b      	add	r3, pc, #108	@ (adr r3, 8012838 <__ieee754_rem_pio2+0x318>)
 80127cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127d0:	4606      	mov	r6, r0
 80127d2:	460f      	mov	r7, r1
 80127d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80127d8:	f7ed fcf6 	bl	80001c8 <__aeabi_dmul>
 80127dc:	4632      	mov	r2, r6
 80127de:	463b      	mov	r3, r7
 80127e0:	f7ed fe20 	bl	8000424 <__aeabi_dsub>
 80127e4:	4606      	mov	r6, r0
 80127e6:	460f      	mov	r7, r1
 80127e8:	e764      	b.n	80126b4 <__ieee754_rem_pio2+0x194>
 80127ea:	4b1b      	ldr	r3, [pc, #108]	@ (8012858 <__ieee754_rem_pio2+0x338>)
 80127ec:	4598      	cmp	r8, r3
 80127ee:	d935      	bls.n	801285c <__ieee754_rem_pio2+0x33c>
 80127f0:	4632      	mov	r2, r6
 80127f2:	463b      	mov	r3, r7
 80127f4:	4630      	mov	r0, r6
 80127f6:	4639      	mov	r1, r7
 80127f8:	f7ed fe14 	bl	8000424 <__aeabi_dsub>
 80127fc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012800:	e9c4 0100 	strd	r0, r1, [r4]
 8012804:	e69e      	b.n	8012544 <__ieee754_rem_pio2+0x24>
 8012806:	bf00      	nop
 8012808:	54400000 	.word	0x54400000
 801280c:	3ff921fb 	.word	0x3ff921fb
 8012810:	1a626331 	.word	0x1a626331
 8012814:	3dd0b461 	.word	0x3dd0b461
 8012818:	1a600000 	.word	0x1a600000
 801281c:	3dd0b461 	.word	0x3dd0b461
 8012820:	2e037073 	.word	0x2e037073
 8012824:	3ba3198a 	.word	0x3ba3198a
 8012828:	6dc9c883 	.word	0x6dc9c883
 801282c:	3fe45f30 	.word	0x3fe45f30
 8012830:	2e000000 	.word	0x2e000000
 8012834:	3ba3198a 	.word	0x3ba3198a
 8012838:	252049c1 	.word	0x252049c1
 801283c:	397b839a 	.word	0x397b839a
 8012840:	3fe921fb 	.word	0x3fe921fb
 8012844:	4002d97b 	.word	0x4002d97b
 8012848:	3ff921fb 	.word	0x3ff921fb
 801284c:	413921fb 	.word	0x413921fb
 8012850:	3fe00000 	.word	0x3fe00000
 8012854:	080131f4 	.word	0x080131f4
 8012858:	7fefffff 	.word	0x7fefffff
 801285c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8012860:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8012864:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8012868:	4630      	mov	r0, r6
 801286a:	460f      	mov	r7, r1
 801286c:	f7ee f81a 	bl	80008a4 <__aeabi_d2iz>
 8012870:	f7ed ff26 	bl	80006c0 <__aeabi_i2d>
 8012874:	4602      	mov	r2, r0
 8012876:	460b      	mov	r3, r1
 8012878:	4630      	mov	r0, r6
 801287a:	4639      	mov	r1, r7
 801287c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012880:	f7ed fdd0 	bl	8000424 <__aeabi_dsub>
 8012884:	4b22      	ldr	r3, [pc, #136]	@ (8012910 <__ieee754_rem_pio2+0x3f0>)
 8012886:	2200      	movs	r2, #0
 8012888:	f7ed fc9e 	bl	80001c8 <__aeabi_dmul>
 801288c:	460f      	mov	r7, r1
 801288e:	4606      	mov	r6, r0
 8012890:	f7ee f808 	bl	80008a4 <__aeabi_d2iz>
 8012894:	f7ed ff14 	bl	80006c0 <__aeabi_i2d>
 8012898:	4602      	mov	r2, r0
 801289a:	460b      	mov	r3, r1
 801289c:	4630      	mov	r0, r6
 801289e:	4639      	mov	r1, r7
 80128a0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80128a4:	f7ed fdbe 	bl	8000424 <__aeabi_dsub>
 80128a8:	4b19      	ldr	r3, [pc, #100]	@ (8012910 <__ieee754_rem_pio2+0x3f0>)
 80128aa:	2200      	movs	r2, #0
 80128ac:	f7ed fc8c 	bl	80001c8 <__aeabi_dmul>
 80128b0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80128b4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 80128b8:	f04f 0803 	mov.w	r8, #3
 80128bc:	2600      	movs	r6, #0
 80128be:	2700      	movs	r7, #0
 80128c0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80128c4:	4632      	mov	r2, r6
 80128c6:	463b      	mov	r3, r7
 80128c8:	46c2      	mov	sl, r8
 80128ca:	f108 38ff 	add.w	r8, r8, #4294967295
 80128ce:	f7ed ffb7 	bl	8000840 <__aeabi_dcmpeq>
 80128d2:	2800      	cmp	r0, #0
 80128d4:	d1f4      	bne.n	80128c0 <__ieee754_rem_pio2+0x3a0>
 80128d6:	4b0f      	ldr	r3, [pc, #60]	@ (8012914 <__ieee754_rem_pio2+0x3f4>)
 80128d8:	9301      	str	r3, [sp, #4]
 80128da:	2302      	movs	r3, #2
 80128dc:	9300      	str	r3, [sp, #0]
 80128de:	462a      	mov	r2, r5
 80128e0:	4653      	mov	r3, sl
 80128e2:	4621      	mov	r1, r4
 80128e4:	a806      	add	r0, sp, #24
 80128e6:	f000 f81f 	bl	8012928 <__kernel_rem_pio2>
 80128ea:	9b04      	ldr	r3, [sp, #16]
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	4605      	mov	r5, r0
 80128f0:	f6bf ae53 	bge.w	801259a <__ieee754_rem_pio2+0x7a>
 80128f4:	e9d4 2100 	ldrd	r2, r1, [r4]
 80128f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80128fc:	e9c4 2300 	strd	r2, r3, [r4]
 8012900:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8012904:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012908:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801290c:	e740      	b.n	8012790 <__ieee754_rem_pio2+0x270>
 801290e:	bf00      	nop
 8012910:	41700000 	.word	0x41700000
 8012914:	08013274 	.word	0x08013274

08012918 <fabs>:
 8012918:	ec51 0b10 	vmov	r0, r1, d0
 801291c:	4602      	mov	r2, r0
 801291e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8012922:	ec43 2b10 	vmov	d0, r2, r3
 8012926:	4770      	bx	lr

08012928 <__kernel_rem_pio2>:
 8012928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801292c:	ed2d 8b02 	vpush	{d8}
 8012930:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8012934:	f112 0f14 	cmn.w	r2, #20
 8012938:	9306      	str	r3, [sp, #24]
 801293a:	9104      	str	r1, [sp, #16]
 801293c:	4bc2      	ldr	r3, [pc, #776]	@ (8012c48 <__kernel_rem_pio2+0x320>)
 801293e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8012940:	9008      	str	r0, [sp, #32]
 8012942:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012946:	9300      	str	r3, [sp, #0]
 8012948:	9b06      	ldr	r3, [sp, #24]
 801294a:	f103 33ff 	add.w	r3, r3, #4294967295
 801294e:	bfa8      	it	ge
 8012950:	1ed4      	subge	r4, r2, #3
 8012952:	9305      	str	r3, [sp, #20]
 8012954:	bfb2      	itee	lt
 8012956:	2400      	movlt	r4, #0
 8012958:	2318      	movge	r3, #24
 801295a:	fb94 f4f3 	sdivge	r4, r4, r3
 801295e:	f06f 0317 	mvn.w	r3, #23
 8012962:	fb04 3303 	mla	r3, r4, r3, r3
 8012966:	eb03 0b02 	add.w	fp, r3, r2
 801296a:	9b00      	ldr	r3, [sp, #0]
 801296c:	9a05      	ldr	r2, [sp, #20]
 801296e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8012c38 <__kernel_rem_pio2+0x310>
 8012972:	eb03 0802 	add.w	r8, r3, r2
 8012976:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8012978:	1aa7      	subs	r7, r4, r2
 801297a:	ae20      	add	r6, sp, #128	@ 0x80
 801297c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8012980:	2500      	movs	r5, #0
 8012982:	4545      	cmp	r5, r8
 8012984:	dd12      	ble.n	80129ac <__kernel_rem_pio2+0x84>
 8012986:	9b06      	ldr	r3, [sp, #24]
 8012988:	aa20      	add	r2, sp, #128	@ 0x80
 801298a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801298e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8012992:	2700      	movs	r7, #0
 8012994:	9b00      	ldr	r3, [sp, #0]
 8012996:	429f      	cmp	r7, r3
 8012998:	dc2e      	bgt.n	80129f8 <__kernel_rem_pio2+0xd0>
 801299a:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8012c38 <__kernel_rem_pio2+0x310>
 801299e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80129a2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80129a6:	46a8      	mov	r8, r5
 80129a8:	2600      	movs	r6, #0
 80129aa:	e01b      	b.n	80129e4 <__kernel_rem_pio2+0xbc>
 80129ac:	42ef      	cmn	r7, r5
 80129ae:	d407      	bmi.n	80129c0 <__kernel_rem_pio2+0x98>
 80129b0:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80129b4:	f7ed fe84 	bl	80006c0 <__aeabi_i2d>
 80129b8:	e8e6 0102 	strd	r0, r1, [r6], #8
 80129bc:	3501      	adds	r5, #1
 80129be:	e7e0      	b.n	8012982 <__kernel_rem_pio2+0x5a>
 80129c0:	ec51 0b18 	vmov	r0, r1, d8
 80129c4:	e7f8      	b.n	80129b8 <__kernel_rem_pio2+0x90>
 80129c6:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 80129ca:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80129ce:	f7ed fbfb 	bl	80001c8 <__aeabi_dmul>
 80129d2:	4602      	mov	r2, r0
 80129d4:	460b      	mov	r3, r1
 80129d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80129da:	f7ed fd25 	bl	8000428 <__adddf3>
 80129de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80129e2:	3601      	adds	r6, #1
 80129e4:	9b05      	ldr	r3, [sp, #20]
 80129e6:	429e      	cmp	r6, r3
 80129e8:	dded      	ble.n	80129c6 <__kernel_rem_pio2+0x9e>
 80129ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 80129ee:	3701      	adds	r7, #1
 80129f0:	ecaa 7b02 	vstmia	sl!, {d7}
 80129f4:	3508      	adds	r5, #8
 80129f6:	e7cd      	b.n	8012994 <__kernel_rem_pio2+0x6c>
 80129f8:	9b00      	ldr	r3, [sp, #0]
 80129fa:	f8dd 8000 	ldr.w	r8, [sp]
 80129fe:	aa0c      	add	r2, sp, #48	@ 0x30
 8012a00:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012a04:	930a      	str	r3, [sp, #40]	@ 0x28
 8012a06:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8012a08:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012a0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012a0e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8012a12:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012a14:	ab98      	add	r3, sp, #608	@ 0x260
 8012a16:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8012a1a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8012a1e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012a22:	ac0c      	add	r4, sp, #48	@ 0x30
 8012a24:	ab70      	add	r3, sp, #448	@ 0x1c0
 8012a26:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8012a2a:	46a1      	mov	r9, r4
 8012a2c:	46c2      	mov	sl, r8
 8012a2e:	f1ba 0f00 	cmp.w	sl, #0
 8012a32:	dc77      	bgt.n	8012b24 <__kernel_rem_pio2+0x1fc>
 8012a34:	4658      	mov	r0, fp
 8012a36:	ed9d 0b02 	vldr	d0, [sp, #8]
 8012a3a:	f000 fac5 	bl	8012fc8 <scalbn>
 8012a3e:	ec57 6b10 	vmov	r6, r7, d0
 8012a42:	2200      	movs	r2, #0
 8012a44:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8012a48:	4630      	mov	r0, r6
 8012a4a:	4639      	mov	r1, r7
 8012a4c:	f7ed fbbc 	bl	80001c8 <__aeabi_dmul>
 8012a50:	ec41 0b10 	vmov	d0, r0, r1
 8012a54:	f000 fb34 	bl	80130c0 <floor>
 8012a58:	4b7c      	ldr	r3, [pc, #496]	@ (8012c4c <__kernel_rem_pio2+0x324>)
 8012a5a:	ec51 0b10 	vmov	r0, r1, d0
 8012a5e:	2200      	movs	r2, #0
 8012a60:	f7ed fbb2 	bl	80001c8 <__aeabi_dmul>
 8012a64:	4602      	mov	r2, r0
 8012a66:	460b      	mov	r3, r1
 8012a68:	4630      	mov	r0, r6
 8012a6a:	4639      	mov	r1, r7
 8012a6c:	f7ed fcda 	bl	8000424 <__aeabi_dsub>
 8012a70:	460f      	mov	r7, r1
 8012a72:	4606      	mov	r6, r0
 8012a74:	f7ed ff16 	bl	80008a4 <__aeabi_d2iz>
 8012a78:	9002      	str	r0, [sp, #8]
 8012a7a:	f7ed fe21 	bl	80006c0 <__aeabi_i2d>
 8012a7e:	4602      	mov	r2, r0
 8012a80:	460b      	mov	r3, r1
 8012a82:	4630      	mov	r0, r6
 8012a84:	4639      	mov	r1, r7
 8012a86:	f7ed fccd 	bl	8000424 <__aeabi_dsub>
 8012a8a:	f1bb 0f00 	cmp.w	fp, #0
 8012a8e:	4606      	mov	r6, r0
 8012a90:	460f      	mov	r7, r1
 8012a92:	dd6c      	ble.n	8012b6e <__kernel_rem_pio2+0x246>
 8012a94:	f108 31ff 	add.w	r1, r8, #4294967295
 8012a98:	ab0c      	add	r3, sp, #48	@ 0x30
 8012a9a:	9d02      	ldr	r5, [sp, #8]
 8012a9c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012aa0:	f1cb 0018 	rsb	r0, fp, #24
 8012aa4:	fa43 f200 	asr.w	r2, r3, r0
 8012aa8:	4415      	add	r5, r2
 8012aaa:	4082      	lsls	r2, r0
 8012aac:	1a9b      	subs	r3, r3, r2
 8012aae:	aa0c      	add	r2, sp, #48	@ 0x30
 8012ab0:	9502      	str	r5, [sp, #8]
 8012ab2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8012ab6:	f1cb 0217 	rsb	r2, fp, #23
 8012aba:	fa43 f902 	asr.w	r9, r3, r2
 8012abe:	f1b9 0f00 	cmp.w	r9, #0
 8012ac2:	dd64      	ble.n	8012b8e <__kernel_rem_pio2+0x266>
 8012ac4:	9b02      	ldr	r3, [sp, #8]
 8012ac6:	2200      	movs	r2, #0
 8012ac8:	3301      	adds	r3, #1
 8012aca:	9302      	str	r3, [sp, #8]
 8012acc:	4615      	mov	r5, r2
 8012ace:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8012ad2:	4590      	cmp	r8, r2
 8012ad4:	f300 80a1 	bgt.w	8012c1a <__kernel_rem_pio2+0x2f2>
 8012ad8:	f1bb 0f00 	cmp.w	fp, #0
 8012adc:	dd07      	ble.n	8012aee <__kernel_rem_pio2+0x1c6>
 8012ade:	f1bb 0f01 	cmp.w	fp, #1
 8012ae2:	f000 80c1 	beq.w	8012c68 <__kernel_rem_pio2+0x340>
 8012ae6:	f1bb 0f02 	cmp.w	fp, #2
 8012aea:	f000 80c8 	beq.w	8012c7e <__kernel_rem_pio2+0x356>
 8012aee:	f1b9 0f02 	cmp.w	r9, #2
 8012af2:	d14c      	bne.n	8012b8e <__kernel_rem_pio2+0x266>
 8012af4:	4632      	mov	r2, r6
 8012af6:	463b      	mov	r3, r7
 8012af8:	4955      	ldr	r1, [pc, #340]	@ (8012c50 <__kernel_rem_pio2+0x328>)
 8012afa:	2000      	movs	r0, #0
 8012afc:	f7ed fc92 	bl	8000424 <__aeabi_dsub>
 8012b00:	4606      	mov	r6, r0
 8012b02:	460f      	mov	r7, r1
 8012b04:	2d00      	cmp	r5, #0
 8012b06:	d042      	beq.n	8012b8e <__kernel_rem_pio2+0x266>
 8012b08:	4658      	mov	r0, fp
 8012b0a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8012c40 <__kernel_rem_pio2+0x318>
 8012b0e:	f000 fa5b 	bl	8012fc8 <scalbn>
 8012b12:	4630      	mov	r0, r6
 8012b14:	4639      	mov	r1, r7
 8012b16:	ec53 2b10 	vmov	r2, r3, d0
 8012b1a:	f7ed fc83 	bl	8000424 <__aeabi_dsub>
 8012b1e:	4606      	mov	r6, r0
 8012b20:	460f      	mov	r7, r1
 8012b22:	e034      	b.n	8012b8e <__kernel_rem_pio2+0x266>
 8012b24:	4b4b      	ldr	r3, [pc, #300]	@ (8012c54 <__kernel_rem_pio2+0x32c>)
 8012b26:	2200      	movs	r2, #0
 8012b28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012b2c:	f7ed fb4c 	bl	80001c8 <__aeabi_dmul>
 8012b30:	f7ed feb8 	bl	80008a4 <__aeabi_d2iz>
 8012b34:	f7ed fdc4 	bl	80006c0 <__aeabi_i2d>
 8012b38:	4b47      	ldr	r3, [pc, #284]	@ (8012c58 <__kernel_rem_pio2+0x330>)
 8012b3a:	2200      	movs	r2, #0
 8012b3c:	4606      	mov	r6, r0
 8012b3e:	460f      	mov	r7, r1
 8012b40:	f7ed fb42 	bl	80001c8 <__aeabi_dmul>
 8012b44:	4602      	mov	r2, r0
 8012b46:	460b      	mov	r3, r1
 8012b48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012b4c:	f7ed fc6a 	bl	8000424 <__aeabi_dsub>
 8012b50:	f7ed fea8 	bl	80008a4 <__aeabi_d2iz>
 8012b54:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8012b58:	f849 0b04 	str.w	r0, [r9], #4
 8012b5c:	4639      	mov	r1, r7
 8012b5e:	4630      	mov	r0, r6
 8012b60:	f7ed fc62 	bl	8000428 <__adddf3>
 8012b64:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012b68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012b6c:	e75f      	b.n	8012a2e <__kernel_rem_pio2+0x106>
 8012b6e:	d107      	bne.n	8012b80 <__kernel_rem_pio2+0x258>
 8012b70:	f108 33ff 	add.w	r3, r8, #4294967295
 8012b74:	aa0c      	add	r2, sp, #48	@ 0x30
 8012b76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012b7a:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8012b7e:	e79e      	b.n	8012abe <__kernel_rem_pio2+0x196>
 8012b80:	4b36      	ldr	r3, [pc, #216]	@ (8012c5c <__kernel_rem_pio2+0x334>)
 8012b82:	2200      	movs	r2, #0
 8012b84:	f7ed fe7a 	bl	800087c <__aeabi_dcmpge>
 8012b88:	2800      	cmp	r0, #0
 8012b8a:	d143      	bne.n	8012c14 <__kernel_rem_pio2+0x2ec>
 8012b8c:	4681      	mov	r9, r0
 8012b8e:	2200      	movs	r2, #0
 8012b90:	2300      	movs	r3, #0
 8012b92:	4630      	mov	r0, r6
 8012b94:	4639      	mov	r1, r7
 8012b96:	f7ed fe53 	bl	8000840 <__aeabi_dcmpeq>
 8012b9a:	2800      	cmp	r0, #0
 8012b9c:	f000 80c1 	beq.w	8012d22 <__kernel_rem_pio2+0x3fa>
 8012ba0:	f108 33ff 	add.w	r3, r8, #4294967295
 8012ba4:	2200      	movs	r2, #0
 8012ba6:	9900      	ldr	r1, [sp, #0]
 8012ba8:	428b      	cmp	r3, r1
 8012baa:	da70      	bge.n	8012c8e <__kernel_rem_pio2+0x366>
 8012bac:	2a00      	cmp	r2, #0
 8012bae:	f000 808b 	beq.w	8012cc8 <__kernel_rem_pio2+0x3a0>
 8012bb2:	f108 38ff 	add.w	r8, r8, #4294967295
 8012bb6:	ab0c      	add	r3, sp, #48	@ 0x30
 8012bb8:	f1ab 0b18 	sub.w	fp, fp, #24
 8012bbc:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8012bc0:	2b00      	cmp	r3, #0
 8012bc2:	d0f6      	beq.n	8012bb2 <__kernel_rem_pio2+0x28a>
 8012bc4:	4658      	mov	r0, fp
 8012bc6:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8012c40 <__kernel_rem_pio2+0x318>
 8012bca:	f000 f9fd 	bl	8012fc8 <scalbn>
 8012bce:	f108 0301 	add.w	r3, r8, #1
 8012bd2:	00da      	lsls	r2, r3, #3
 8012bd4:	9205      	str	r2, [sp, #20]
 8012bd6:	ec55 4b10 	vmov	r4, r5, d0
 8012bda:	aa70      	add	r2, sp, #448	@ 0x1c0
 8012bdc:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8012c54 <__kernel_rem_pio2+0x32c>
 8012be0:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8012be4:	4646      	mov	r6, r8
 8012be6:	f04f 0a00 	mov.w	sl, #0
 8012bea:	2e00      	cmp	r6, #0
 8012bec:	f280 80d1 	bge.w	8012d92 <__kernel_rem_pio2+0x46a>
 8012bf0:	4644      	mov	r4, r8
 8012bf2:	2c00      	cmp	r4, #0
 8012bf4:	f2c0 80ff 	blt.w	8012df6 <__kernel_rem_pio2+0x4ce>
 8012bf8:	4b19      	ldr	r3, [pc, #100]	@ (8012c60 <__kernel_rem_pio2+0x338>)
 8012bfa:	461f      	mov	r7, r3
 8012bfc:	ab70      	add	r3, sp, #448	@ 0x1c0
 8012bfe:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012c02:	9306      	str	r3, [sp, #24]
 8012c04:	f04f 0a00 	mov.w	sl, #0
 8012c08:	f04f 0b00 	mov.w	fp, #0
 8012c0c:	2600      	movs	r6, #0
 8012c0e:	eba8 0504 	sub.w	r5, r8, r4
 8012c12:	e0e4      	b.n	8012dde <__kernel_rem_pio2+0x4b6>
 8012c14:	f04f 0902 	mov.w	r9, #2
 8012c18:	e754      	b.n	8012ac4 <__kernel_rem_pio2+0x19c>
 8012c1a:	f854 3b04 	ldr.w	r3, [r4], #4
 8012c1e:	bb0d      	cbnz	r5, 8012c64 <__kernel_rem_pio2+0x33c>
 8012c20:	b123      	cbz	r3, 8012c2c <__kernel_rem_pio2+0x304>
 8012c22:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8012c26:	f844 3c04 	str.w	r3, [r4, #-4]
 8012c2a:	2301      	movs	r3, #1
 8012c2c:	3201      	adds	r2, #1
 8012c2e:	461d      	mov	r5, r3
 8012c30:	e74f      	b.n	8012ad2 <__kernel_rem_pio2+0x1aa>
 8012c32:	bf00      	nop
 8012c34:	f3af 8000 	nop.w
	...
 8012c44:	3ff00000 	.word	0x3ff00000
 8012c48:	080133c0 	.word	0x080133c0
 8012c4c:	40200000 	.word	0x40200000
 8012c50:	3ff00000 	.word	0x3ff00000
 8012c54:	3e700000 	.word	0x3e700000
 8012c58:	41700000 	.word	0x41700000
 8012c5c:	3fe00000 	.word	0x3fe00000
 8012c60:	08013380 	.word	0x08013380
 8012c64:	1acb      	subs	r3, r1, r3
 8012c66:	e7de      	b.n	8012c26 <__kernel_rem_pio2+0x2fe>
 8012c68:	f108 32ff 	add.w	r2, r8, #4294967295
 8012c6c:	ab0c      	add	r3, sp, #48	@ 0x30
 8012c6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012c72:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8012c76:	a90c      	add	r1, sp, #48	@ 0x30
 8012c78:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8012c7c:	e737      	b.n	8012aee <__kernel_rem_pio2+0x1c6>
 8012c7e:	f108 32ff 	add.w	r2, r8, #4294967295
 8012c82:	ab0c      	add	r3, sp, #48	@ 0x30
 8012c84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012c88:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8012c8c:	e7f3      	b.n	8012c76 <__kernel_rem_pio2+0x34e>
 8012c8e:	a90c      	add	r1, sp, #48	@ 0x30
 8012c90:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8012c94:	3b01      	subs	r3, #1
 8012c96:	430a      	orrs	r2, r1
 8012c98:	e785      	b.n	8012ba6 <__kernel_rem_pio2+0x27e>
 8012c9a:	3401      	adds	r4, #1
 8012c9c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8012ca0:	2a00      	cmp	r2, #0
 8012ca2:	d0fa      	beq.n	8012c9a <__kernel_rem_pio2+0x372>
 8012ca4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012ca6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8012caa:	eb0d 0503 	add.w	r5, sp, r3
 8012cae:	9b06      	ldr	r3, [sp, #24]
 8012cb0:	aa20      	add	r2, sp, #128	@ 0x80
 8012cb2:	4443      	add	r3, r8
 8012cb4:	f108 0701 	add.w	r7, r8, #1
 8012cb8:	3d98      	subs	r5, #152	@ 0x98
 8012cba:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8012cbe:	4444      	add	r4, r8
 8012cc0:	42bc      	cmp	r4, r7
 8012cc2:	da04      	bge.n	8012cce <__kernel_rem_pio2+0x3a6>
 8012cc4:	46a0      	mov	r8, r4
 8012cc6:	e6a2      	b.n	8012a0e <__kernel_rem_pio2+0xe6>
 8012cc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012cca:	2401      	movs	r4, #1
 8012ccc:	e7e6      	b.n	8012c9c <__kernel_rem_pio2+0x374>
 8012cce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012cd0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8012cd4:	f7ed fcf4 	bl	80006c0 <__aeabi_i2d>
 8012cd8:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8012f98 <__kernel_rem_pio2+0x670>
 8012cdc:	e8e6 0102 	strd	r0, r1, [r6], #8
 8012ce0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012ce4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012ce8:	46b2      	mov	sl, r6
 8012cea:	f04f 0800 	mov.w	r8, #0
 8012cee:	9b05      	ldr	r3, [sp, #20]
 8012cf0:	4598      	cmp	r8, r3
 8012cf2:	dd05      	ble.n	8012d00 <__kernel_rem_pio2+0x3d8>
 8012cf4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012cf8:	3701      	adds	r7, #1
 8012cfa:	eca5 7b02 	vstmia	r5!, {d7}
 8012cfe:	e7df      	b.n	8012cc0 <__kernel_rem_pio2+0x398>
 8012d00:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8012d04:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8012d08:	f7ed fa5e 	bl	80001c8 <__aeabi_dmul>
 8012d0c:	4602      	mov	r2, r0
 8012d0e:	460b      	mov	r3, r1
 8012d10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012d14:	f7ed fb88 	bl	8000428 <__adddf3>
 8012d18:	f108 0801 	add.w	r8, r8, #1
 8012d1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012d20:	e7e5      	b.n	8012cee <__kernel_rem_pio2+0x3c6>
 8012d22:	f1cb 0000 	rsb	r0, fp, #0
 8012d26:	ec47 6b10 	vmov	d0, r6, r7
 8012d2a:	f000 f94d 	bl	8012fc8 <scalbn>
 8012d2e:	ec55 4b10 	vmov	r4, r5, d0
 8012d32:	4b9b      	ldr	r3, [pc, #620]	@ (8012fa0 <__kernel_rem_pio2+0x678>)
 8012d34:	2200      	movs	r2, #0
 8012d36:	4620      	mov	r0, r4
 8012d38:	4629      	mov	r1, r5
 8012d3a:	f7ed fd9f 	bl	800087c <__aeabi_dcmpge>
 8012d3e:	b300      	cbz	r0, 8012d82 <__kernel_rem_pio2+0x45a>
 8012d40:	4b98      	ldr	r3, [pc, #608]	@ (8012fa4 <__kernel_rem_pio2+0x67c>)
 8012d42:	2200      	movs	r2, #0
 8012d44:	4620      	mov	r0, r4
 8012d46:	4629      	mov	r1, r5
 8012d48:	f7ed fa3e 	bl	80001c8 <__aeabi_dmul>
 8012d4c:	f7ed fdaa 	bl	80008a4 <__aeabi_d2iz>
 8012d50:	4606      	mov	r6, r0
 8012d52:	f7ed fcb5 	bl	80006c0 <__aeabi_i2d>
 8012d56:	4b92      	ldr	r3, [pc, #584]	@ (8012fa0 <__kernel_rem_pio2+0x678>)
 8012d58:	2200      	movs	r2, #0
 8012d5a:	f7ed fa35 	bl	80001c8 <__aeabi_dmul>
 8012d5e:	460b      	mov	r3, r1
 8012d60:	4602      	mov	r2, r0
 8012d62:	4629      	mov	r1, r5
 8012d64:	4620      	mov	r0, r4
 8012d66:	f7ed fb5d 	bl	8000424 <__aeabi_dsub>
 8012d6a:	f7ed fd9b 	bl	80008a4 <__aeabi_d2iz>
 8012d6e:	ab0c      	add	r3, sp, #48	@ 0x30
 8012d70:	f10b 0b18 	add.w	fp, fp, #24
 8012d74:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8012d78:	f108 0801 	add.w	r8, r8, #1
 8012d7c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8012d80:	e720      	b.n	8012bc4 <__kernel_rem_pio2+0x29c>
 8012d82:	4620      	mov	r0, r4
 8012d84:	4629      	mov	r1, r5
 8012d86:	f7ed fd8d 	bl	80008a4 <__aeabi_d2iz>
 8012d8a:	ab0c      	add	r3, sp, #48	@ 0x30
 8012d8c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8012d90:	e718      	b.n	8012bc4 <__kernel_rem_pio2+0x29c>
 8012d92:	ab0c      	add	r3, sp, #48	@ 0x30
 8012d94:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8012d98:	f7ed fc92 	bl	80006c0 <__aeabi_i2d>
 8012d9c:	4622      	mov	r2, r4
 8012d9e:	462b      	mov	r3, r5
 8012da0:	f7ed fa12 	bl	80001c8 <__aeabi_dmul>
 8012da4:	4652      	mov	r2, sl
 8012da6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8012daa:	465b      	mov	r3, fp
 8012dac:	4620      	mov	r0, r4
 8012dae:	4629      	mov	r1, r5
 8012db0:	f7ed fa0a 	bl	80001c8 <__aeabi_dmul>
 8012db4:	3e01      	subs	r6, #1
 8012db6:	4604      	mov	r4, r0
 8012db8:	460d      	mov	r5, r1
 8012dba:	e716      	b.n	8012bea <__kernel_rem_pio2+0x2c2>
 8012dbc:	9906      	ldr	r1, [sp, #24]
 8012dbe:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8012dc2:	9106      	str	r1, [sp, #24]
 8012dc4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8012dc8:	f7ed f9fe 	bl	80001c8 <__aeabi_dmul>
 8012dcc:	4602      	mov	r2, r0
 8012dce:	460b      	mov	r3, r1
 8012dd0:	4650      	mov	r0, sl
 8012dd2:	4659      	mov	r1, fp
 8012dd4:	f7ed fb28 	bl	8000428 <__adddf3>
 8012dd8:	3601      	adds	r6, #1
 8012dda:	4682      	mov	sl, r0
 8012ddc:	468b      	mov	fp, r1
 8012dde:	9b00      	ldr	r3, [sp, #0]
 8012de0:	429e      	cmp	r6, r3
 8012de2:	dc01      	bgt.n	8012de8 <__kernel_rem_pio2+0x4c0>
 8012de4:	42ae      	cmp	r6, r5
 8012de6:	dde9      	ble.n	8012dbc <__kernel_rem_pio2+0x494>
 8012de8:	ab48      	add	r3, sp, #288	@ 0x120
 8012dea:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8012dee:	e9c5 ab00 	strd	sl, fp, [r5]
 8012df2:	3c01      	subs	r4, #1
 8012df4:	e6fd      	b.n	8012bf2 <__kernel_rem_pio2+0x2ca>
 8012df6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8012df8:	2b02      	cmp	r3, #2
 8012dfa:	dc0b      	bgt.n	8012e14 <__kernel_rem_pio2+0x4ec>
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	dc35      	bgt.n	8012e6c <__kernel_rem_pio2+0x544>
 8012e00:	d059      	beq.n	8012eb6 <__kernel_rem_pio2+0x58e>
 8012e02:	9b02      	ldr	r3, [sp, #8]
 8012e04:	f003 0007 	and.w	r0, r3, #7
 8012e08:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8012e0c:	ecbd 8b02 	vpop	{d8}
 8012e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e14:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8012e16:	2b03      	cmp	r3, #3
 8012e18:	d1f3      	bne.n	8012e02 <__kernel_rem_pio2+0x4da>
 8012e1a:	9b05      	ldr	r3, [sp, #20]
 8012e1c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8012e20:	eb0d 0403 	add.w	r4, sp, r3
 8012e24:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8012e28:	4625      	mov	r5, r4
 8012e2a:	46c2      	mov	sl, r8
 8012e2c:	f1ba 0f00 	cmp.w	sl, #0
 8012e30:	dc69      	bgt.n	8012f06 <__kernel_rem_pio2+0x5de>
 8012e32:	4645      	mov	r5, r8
 8012e34:	2d01      	cmp	r5, #1
 8012e36:	f300 8087 	bgt.w	8012f48 <__kernel_rem_pio2+0x620>
 8012e3a:	9c05      	ldr	r4, [sp, #20]
 8012e3c:	ab48      	add	r3, sp, #288	@ 0x120
 8012e3e:	441c      	add	r4, r3
 8012e40:	2000      	movs	r0, #0
 8012e42:	2100      	movs	r1, #0
 8012e44:	f1b8 0f01 	cmp.w	r8, #1
 8012e48:	f300 809c 	bgt.w	8012f84 <__kernel_rem_pio2+0x65c>
 8012e4c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8012e50:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8012e54:	f1b9 0f00 	cmp.w	r9, #0
 8012e58:	f040 80a6 	bne.w	8012fa8 <__kernel_rem_pio2+0x680>
 8012e5c:	9b04      	ldr	r3, [sp, #16]
 8012e5e:	e9c3 5600 	strd	r5, r6, [r3]
 8012e62:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8012e66:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8012e6a:	e7ca      	b.n	8012e02 <__kernel_rem_pio2+0x4da>
 8012e6c:	9d05      	ldr	r5, [sp, #20]
 8012e6e:	ab48      	add	r3, sp, #288	@ 0x120
 8012e70:	441d      	add	r5, r3
 8012e72:	4644      	mov	r4, r8
 8012e74:	2000      	movs	r0, #0
 8012e76:	2100      	movs	r1, #0
 8012e78:	2c00      	cmp	r4, #0
 8012e7a:	da35      	bge.n	8012ee8 <__kernel_rem_pio2+0x5c0>
 8012e7c:	f1b9 0f00 	cmp.w	r9, #0
 8012e80:	d038      	beq.n	8012ef4 <__kernel_rem_pio2+0x5cc>
 8012e82:	4602      	mov	r2, r0
 8012e84:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012e88:	9c04      	ldr	r4, [sp, #16]
 8012e8a:	e9c4 2300 	strd	r2, r3, [r4]
 8012e8e:	4602      	mov	r2, r0
 8012e90:	460b      	mov	r3, r1
 8012e92:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8012e96:	f7ed fac5 	bl	8000424 <__aeabi_dsub>
 8012e9a:	ad4a      	add	r5, sp, #296	@ 0x128
 8012e9c:	2401      	movs	r4, #1
 8012e9e:	45a0      	cmp	r8, r4
 8012ea0:	da2b      	bge.n	8012efa <__kernel_rem_pio2+0x5d2>
 8012ea2:	f1b9 0f00 	cmp.w	r9, #0
 8012ea6:	d002      	beq.n	8012eae <__kernel_rem_pio2+0x586>
 8012ea8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012eac:	4619      	mov	r1, r3
 8012eae:	9b04      	ldr	r3, [sp, #16]
 8012eb0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8012eb4:	e7a5      	b.n	8012e02 <__kernel_rem_pio2+0x4da>
 8012eb6:	9c05      	ldr	r4, [sp, #20]
 8012eb8:	ab48      	add	r3, sp, #288	@ 0x120
 8012eba:	441c      	add	r4, r3
 8012ebc:	2000      	movs	r0, #0
 8012ebe:	2100      	movs	r1, #0
 8012ec0:	f1b8 0f00 	cmp.w	r8, #0
 8012ec4:	da09      	bge.n	8012eda <__kernel_rem_pio2+0x5b2>
 8012ec6:	f1b9 0f00 	cmp.w	r9, #0
 8012eca:	d002      	beq.n	8012ed2 <__kernel_rem_pio2+0x5aa>
 8012ecc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012ed0:	4619      	mov	r1, r3
 8012ed2:	9b04      	ldr	r3, [sp, #16]
 8012ed4:	e9c3 0100 	strd	r0, r1, [r3]
 8012ed8:	e793      	b.n	8012e02 <__kernel_rem_pio2+0x4da>
 8012eda:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012ede:	f7ed faa3 	bl	8000428 <__adddf3>
 8012ee2:	f108 38ff 	add.w	r8, r8, #4294967295
 8012ee6:	e7eb      	b.n	8012ec0 <__kernel_rem_pio2+0x598>
 8012ee8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8012eec:	f7ed fa9c 	bl	8000428 <__adddf3>
 8012ef0:	3c01      	subs	r4, #1
 8012ef2:	e7c1      	b.n	8012e78 <__kernel_rem_pio2+0x550>
 8012ef4:	4602      	mov	r2, r0
 8012ef6:	460b      	mov	r3, r1
 8012ef8:	e7c6      	b.n	8012e88 <__kernel_rem_pio2+0x560>
 8012efa:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8012efe:	f7ed fa93 	bl	8000428 <__adddf3>
 8012f02:	3401      	adds	r4, #1
 8012f04:	e7cb      	b.n	8012e9e <__kernel_rem_pio2+0x576>
 8012f06:	ed35 7b02 	vldmdb	r5!, {d7}
 8012f0a:	ed8d 7b00 	vstr	d7, [sp]
 8012f0e:	ed95 7b02 	vldr	d7, [r5, #8]
 8012f12:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012f16:	ec53 2b17 	vmov	r2, r3, d7
 8012f1a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8012f1e:	f7ed fa83 	bl	8000428 <__adddf3>
 8012f22:	4602      	mov	r2, r0
 8012f24:	460b      	mov	r3, r1
 8012f26:	4606      	mov	r6, r0
 8012f28:	460f      	mov	r7, r1
 8012f2a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012f2e:	f7ed fa79 	bl	8000424 <__aeabi_dsub>
 8012f32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012f36:	f7ed fa77 	bl	8000428 <__adddf3>
 8012f3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012f3e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8012f42:	e9c5 6700 	strd	r6, r7, [r5]
 8012f46:	e771      	b.n	8012e2c <__kernel_rem_pio2+0x504>
 8012f48:	ed34 7b02 	vldmdb	r4!, {d7}
 8012f4c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8012f50:	ec51 0b17 	vmov	r0, r1, d7
 8012f54:	4652      	mov	r2, sl
 8012f56:	465b      	mov	r3, fp
 8012f58:	ed8d 7b00 	vstr	d7, [sp]
 8012f5c:	f7ed fa64 	bl	8000428 <__adddf3>
 8012f60:	4602      	mov	r2, r0
 8012f62:	460b      	mov	r3, r1
 8012f64:	4606      	mov	r6, r0
 8012f66:	460f      	mov	r7, r1
 8012f68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012f6c:	f7ed fa5a 	bl	8000424 <__aeabi_dsub>
 8012f70:	4652      	mov	r2, sl
 8012f72:	465b      	mov	r3, fp
 8012f74:	f7ed fa58 	bl	8000428 <__adddf3>
 8012f78:	3d01      	subs	r5, #1
 8012f7a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012f7e:	e9c4 6700 	strd	r6, r7, [r4]
 8012f82:	e757      	b.n	8012e34 <__kernel_rem_pio2+0x50c>
 8012f84:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012f88:	f7ed fa4e 	bl	8000428 <__adddf3>
 8012f8c:	f108 38ff 	add.w	r8, r8, #4294967295
 8012f90:	e758      	b.n	8012e44 <__kernel_rem_pio2+0x51c>
 8012f92:	bf00      	nop
 8012f94:	f3af 8000 	nop.w
	...
 8012fa0:	41700000 	.word	0x41700000
 8012fa4:	3e700000 	.word	0x3e700000
 8012fa8:	9b04      	ldr	r3, [sp, #16]
 8012faa:	9a04      	ldr	r2, [sp, #16]
 8012fac:	601d      	str	r5, [r3, #0]
 8012fae:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8012fb2:	605c      	str	r4, [r3, #4]
 8012fb4:	609f      	str	r7, [r3, #8]
 8012fb6:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8012fba:	60d3      	str	r3, [r2, #12]
 8012fbc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012fc0:	6110      	str	r0, [r2, #16]
 8012fc2:	6153      	str	r3, [r2, #20]
 8012fc4:	e71d      	b.n	8012e02 <__kernel_rem_pio2+0x4da>
 8012fc6:	bf00      	nop

08012fc8 <scalbn>:
 8012fc8:	b570      	push	{r4, r5, r6, lr}
 8012fca:	ec55 4b10 	vmov	r4, r5, d0
 8012fce:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8012fd2:	4606      	mov	r6, r0
 8012fd4:	462b      	mov	r3, r5
 8012fd6:	b991      	cbnz	r1, 8012ffe <scalbn+0x36>
 8012fd8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8012fdc:	4323      	orrs	r3, r4
 8012fde:	d03b      	beq.n	8013058 <scalbn+0x90>
 8012fe0:	4b33      	ldr	r3, [pc, #204]	@ (80130b0 <scalbn+0xe8>)
 8012fe2:	4620      	mov	r0, r4
 8012fe4:	4629      	mov	r1, r5
 8012fe6:	2200      	movs	r2, #0
 8012fe8:	f7ed f8ee 	bl	80001c8 <__aeabi_dmul>
 8012fec:	4b31      	ldr	r3, [pc, #196]	@ (80130b4 <scalbn+0xec>)
 8012fee:	429e      	cmp	r6, r3
 8012ff0:	4604      	mov	r4, r0
 8012ff2:	460d      	mov	r5, r1
 8012ff4:	da0f      	bge.n	8013016 <scalbn+0x4e>
 8012ff6:	a326      	add	r3, pc, #152	@ (adr r3, 8013090 <scalbn+0xc8>)
 8012ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ffc:	e01e      	b.n	801303c <scalbn+0x74>
 8012ffe:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8013002:	4291      	cmp	r1, r2
 8013004:	d10b      	bne.n	801301e <scalbn+0x56>
 8013006:	4622      	mov	r2, r4
 8013008:	4620      	mov	r0, r4
 801300a:	4629      	mov	r1, r5
 801300c:	f7ed fa0c 	bl	8000428 <__adddf3>
 8013010:	4604      	mov	r4, r0
 8013012:	460d      	mov	r5, r1
 8013014:	e020      	b.n	8013058 <scalbn+0x90>
 8013016:	460b      	mov	r3, r1
 8013018:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801301c:	3936      	subs	r1, #54	@ 0x36
 801301e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8013022:	4296      	cmp	r6, r2
 8013024:	dd0d      	ble.n	8013042 <scalbn+0x7a>
 8013026:	2d00      	cmp	r5, #0
 8013028:	a11b      	add	r1, pc, #108	@ (adr r1, 8013098 <scalbn+0xd0>)
 801302a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801302e:	da02      	bge.n	8013036 <scalbn+0x6e>
 8013030:	a11b      	add	r1, pc, #108	@ (adr r1, 80130a0 <scalbn+0xd8>)
 8013032:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013036:	a318      	add	r3, pc, #96	@ (adr r3, 8013098 <scalbn+0xd0>)
 8013038:	e9d3 2300 	ldrd	r2, r3, [r3]
 801303c:	f7ed f8c4 	bl	80001c8 <__aeabi_dmul>
 8013040:	e7e6      	b.n	8013010 <scalbn+0x48>
 8013042:	1872      	adds	r2, r6, r1
 8013044:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8013048:	428a      	cmp	r2, r1
 801304a:	dcec      	bgt.n	8013026 <scalbn+0x5e>
 801304c:	2a00      	cmp	r2, #0
 801304e:	dd06      	ble.n	801305e <scalbn+0x96>
 8013050:	f36f 531e 	bfc	r3, #20, #11
 8013054:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013058:	ec45 4b10 	vmov	d0, r4, r5
 801305c:	bd70      	pop	{r4, r5, r6, pc}
 801305e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8013062:	da08      	bge.n	8013076 <scalbn+0xae>
 8013064:	2d00      	cmp	r5, #0
 8013066:	a10a      	add	r1, pc, #40	@ (adr r1, 8013090 <scalbn+0xc8>)
 8013068:	e9d1 0100 	ldrd	r0, r1, [r1]
 801306c:	dac3      	bge.n	8012ff6 <scalbn+0x2e>
 801306e:	a10e      	add	r1, pc, #56	@ (adr r1, 80130a8 <scalbn+0xe0>)
 8013070:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013074:	e7bf      	b.n	8012ff6 <scalbn+0x2e>
 8013076:	3236      	adds	r2, #54	@ 0x36
 8013078:	f36f 531e 	bfc	r3, #20, #11
 801307c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013080:	4620      	mov	r0, r4
 8013082:	4b0d      	ldr	r3, [pc, #52]	@ (80130b8 <scalbn+0xf0>)
 8013084:	4629      	mov	r1, r5
 8013086:	2200      	movs	r2, #0
 8013088:	e7d8      	b.n	801303c <scalbn+0x74>
 801308a:	bf00      	nop
 801308c:	f3af 8000 	nop.w
 8013090:	c2f8f359 	.word	0xc2f8f359
 8013094:	01a56e1f 	.word	0x01a56e1f
 8013098:	8800759c 	.word	0x8800759c
 801309c:	7e37e43c 	.word	0x7e37e43c
 80130a0:	8800759c 	.word	0x8800759c
 80130a4:	fe37e43c 	.word	0xfe37e43c
 80130a8:	c2f8f359 	.word	0xc2f8f359
 80130ac:	81a56e1f 	.word	0x81a56e1f
 80130b0:	43500000 	.word	0x43500000
 80130b4:	ffff3cb0 	.word	0xffff3cb0
 80130b8:	3c900000 	.word	0x3c900000
 80130bc:	00000000 	.word	0x00000000

080130c0 <floor>:
 80130c0:	ec51 0b10 	vmov	r0, r1, d0
 80130c4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80130c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80130cc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80130d0:	2e13      	cmp	r6, #19
 80130d2:	460c      	mov	r4, r1
 80130d4:	4605      	mov	r5, r0
 80130d6:	4680      	mov	r8, r0
 80130d8:	dc34      	bgt.n	8013144 <floor+0x84>
 80130da:	2e00      	cmp	r6, #0
 80130dc:	da17      	bge.n	801310e <floor+0x4e>
 80130de:	a332      	add	r3, pc, #200	@ (adr r3, 80131a8 <floor+0xe8>)
 80130e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130e4:	f7ed f9a0 	bl	8000428 <__adddf3>
 80130e8:	2200      	movs	r2, #0
 80130ea:	2300      	movs	r3, #0
 80130ec:	f7ed fbd0 	bl	8000890 <__aeabi_dcmpgt>
 80130f0:	b150      	cbz	r0, 8013108 <floor+0x48>
 80130f2:	2c00      	cmp	r4, #0
 80130f4:	da55      	bge.n	80131a2 <floor+0xe2>
 80130f6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80130fa:	432c      	orrs	r4, r5
 80130fc:	2500      	movs	r5, #0
 80130fe:	42ac      	cmp	r4, r5
 8013100:	4c2b      	ldr	r4, [pc, #172]	@ (80131b0 <floor+0xf0>)
 8013102:	bf08      	it	eq
 8013104:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8013108:	4621      	mov	r1, r4
 801310a:	4628      	mov	r0, r5
 801310c:	e023      	b.n	8013156 <floor+0x96>
 801310e:	4f29      	ldr	r7, [pc, #164]	@ (80131b4 <floor+0xf4>)
 8013110:	4137      	asrs	r7, r6
 8013112:	ea01 0307 	and.w	r3, r1, r7
 8013116:	4303      	orrs	r3, r0
 8013118:	d01d      	beq.n	8013156 <floor+0x96>
 801311a:	a323      	add	r3, pc, #140	@ (adr r3, 80131a8 <floor+0xe8>)
 801311c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013120:	f7ed f982 	bl	8000428 <__adddf3>
 8013124:	2200      	movs	r2, #0
 8013126:	2300      	movs	r3, #0
 8013128:	f7ed fbb2 	bl	8000890 <__aeabi_dcmpgt>
 801312c:	2800      	cmp	r0, #0
 801312e:	d0eb      	beq.n	8013108 <floor+0x48>
 8013130:	2c00      	cmp	r4, #0
 8013132:	bfbe      	ittt	lt
 8013134:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8013138:	4133      	asrlt	r3, r6
 801313a:	18e4      	addlt	r4, r4, r3
 801313c:	ea24 0407 	bic.w	r4, r4, r7
 8013140:	2500      	movs	r5, #0
 8013142:	e7e1      	b.n	8013108 <floor+0x48>
 8013144:	2e33      	cmp	r6, #51	@ 0x33
 8013146:	dd0a      	ble.n	801315e <floor+0x9e>
 8013148:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801314c:	d103      	bne.n	8013156 <floor+0x96>
 801314e:	4602      	mov	r2, r0
 8013150:	460b      	mov	r3, r1
 8013152:	f7ed f969 	bl	8000428 <__adddf3>
 8013156:	ec41 0b10 	vmov	d0, r0, r1
 801315a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801315e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8013162:	f04f 37ff 	mov.w	r7, #4294967295
 8013166:	40df      	lsrs	r7, r3
 8013168:	4207      	tst	r7, r0
 801316a:	d0f4      	beq.n	8013156 <floor+0x96>
 801316c:	a30e      	add	r3, pc, #56	@ (adr r3, 80131a8 <floor+0xe8>)
 801316e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013172:	f7ed f959 	bl	8000428 <__adddf3>
 8013176:	2200      	movs	r2, #0
 8013178:	2300      	movs	r3, #0
 801317a:	f7ed fb89 	bl	8000890 <__aeabi_dcmpgt>
 801317e:	2800      	cmp	r0, #0
 8013180:	d0c2      	beq.n	8013108 <floor+0x48>
 8013182:	2c00      	cmp	r4, #0
 8013184:	da0a      	bge.n	801319c <floor+0xdc>
 8013186:	2e14      	cmp	r6, #20
 8013188:	d101      	bne.n	801318e <floor+0xce>
 801318a:	3401      	adds	r4, #1
 801318c:	e006      	b.n	801319c <floor+0xdc>
 801318e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8013192:	2301      	movs	r3, #1
 8013194:	40b3      	lsls	r3, r6
 8013196:	441d      	add	r5, r3
 8013198:	4545      	cmp	r5, r8
 801319a:	d3f6      	bcc.n	801318a <floor+0xca>
 801319c:	ea25 0507 	bic.w	r5, r5, r7
 80131a0:	e7b2      	b.n	8013108 <floor+0x48>
 80131a2:	2500      	movs	r5, #0
 80131a4:	462c      	mov	r4, r5
 80131a6:	e7af      	b.n	8013108 <floor+0x48>
 80131a8:	8800759c 	.word	0x8800759c
 80131ac:	7e37e43c 	.word	0x7e37e43c
 80131b0:	bff00000 	.word	0xbff00000
 80131b4:	000fffff 	.word	0x000fffff

080131b8 <_init>:
 80131b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131ba:	bf00      	nop
 80131bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80131be:	bc08      	pop	{r3}
 80131c0:	469e      	mov	lr, r3
 80131c2:	4770      	bx	lr

080131c4 <_fini>:
 80131c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131c6:	bf00      	nop
 80131c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80131ca:	bc08      	pop	{r3}
 80131cc:	469e      	mov	lr, r3
 80131ce:	4770      	bx	lr
