Protel Design System Design Rule Check
PCB File : D:\altium\stm8_sensor\stm8_sensor.PcbDoc
Date     : 11/7/2022
Time     : 2:47:24 AM

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (8.065mil < 10mil) Between Arc (2366.024mil,3550mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (8.268mil < 10mil) Between Pad IC1-10(2399.764mil,3524.843mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (9.134mil < 10mil) Between Pad IC1-8(2399.764mil,3576.024mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (8.082mil < 10mil) Between Region (0 hole(s)) Top Layer And Track (2340mil,3390mil)(2340mil,3550mil) on Top Layer 
   Violation between Clearance Constraint: (9.158mil < 10mil) Between Region (0 hole(s)) Top Layer And Track (2395mil,3475mil)(2395mil,3524.843mil) on Top Layer 
   Violation between Clearance Constraint: (9.158mil < 10mil) Between Region (0 hole(s)) Top Layer And Track (2395mil,3524.843mil)(2399.764mil,3524.843mil) on Top Layer 
Rule Violations :6

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net +5V Between Via (2631.748mil,3990mil) from Top Layer to Bottom Layer And Pad C10-2(2830mil,4015mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 485-DE Between Pad U2-3(2395.827mil,2975mil) on Top Layer And Pad IC1-1(2399.764mil,3755.157mil) on Top Layer 
Rule Violations :2

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=12mil) (Max=40mil) (Preferred=12mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J1-1(1480mil,2380mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J2-1(3580mil,2380mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J3-1(1470mil,4500mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J4-1(3595mil,4495mil) on Multi-Layer Actual Hole Size = 125.984mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (1.724mil < 10mil) Between Pad C5-1(2400mil,3235mil) on Top Layer And Via (2375mil,3180mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.724mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.724mil < 10mil) Between Pad C5-1(2400mil,3235mil) on Top Layer And Via (2435mil,3180mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.724mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.827mil < 10mil) Between Pad C9-1(2752.772mil,4139.866mil) on Top Layer And Via (2750mil,4195mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-1(2399.764mil,3755.157mil) on Top Layer And Pad IC1-2(2399.764mil,3729.567mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-10(2399.764mil,3524.843mil) on Top Layer And Pad IC1-9(2399.764mil,3550.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-11(2620.236mil,3524.843mil) on Top Layer And Pad IC1-12(2620.236mil,3550.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-12(2620.236mil,3550.433mil) on Top Layer And Pad IC1-13(2620.236mil,3576.024mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-13(2620.236mil,3576.024mil) on Top Layer And Pad IC1-14(2620.236mil,3601.614mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-14(2620.236mil,3601.614mil) on Top Layer And Pad IC1-15(2620.236mil,3627.205mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-15(2620.236mil,3627.205mil) on Top Layer And Pad IC1-16(2620.236mil,3652.795mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-16(2620.236mil,3652.795mil) on Top Layer And Pad IC1-17(2620.236mil,3678.386mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-17(2620.236mil,3678.386mil) on Top Layer And Pad IC1-18(2620.236mil,3703.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-18(2620.236mil,3703.976mil) on Top Layer And Pad IC1-19(2620.236mil,3729.567mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-19(2620.236mil,3729.567mil) on Top Layer And Pad IC1-20(2620.236mil,3755.157mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-2(2399.764mil,3729.567mil) on Top Layer And Pad IC1-3(2399.764mil,3703.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-3(2399.764mil,3703.976mil) on Top Layer And Pad IC1-4(2399.764mil,3678.386mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-4(2399.764mil,3678.386mil) on Top Layer And Pad IC1-5(2399.764mil,3652.795mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-5(2399.764mil,3652.795mil) on Top Layer And Pad IC1-6(2399.764mil,3627.205mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-6(2399.764mil,3627.205mil) on Top Layer And Pad IC1-7(2399.764mil,3601.614mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-7(2399.764mil,3601.614mil) on Top Layer And Pad IC1-8(2399.764mil,3576.024mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC1-8(2399.764mil,3576.024mil) on Top Layer And Pad IC1-9(2399.764mil,3550.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.328mil < 10mil) Between Pad P1-1(2640.47mil,2625mil) on Multi-Layer And Pad P1-3(2560.15mil,2625mil) on Multi-Layer [Top Solder] Mask Sliver [9.328mil] / [Bottom Solder] Mask Sliver [9.328mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.318mil < 10mil) Between Pad P1-2(2600.31mil,2525mil) on Multi-Layer And Pad P1-4(2520mil,2525mil) on Multi-Layer [Top Solder] Mask Sliver [9.318mil] / [Bottom Solder] Mask Sliver [9.318mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.318mil < 10mil) Between Pad P1-3(2560.15mil,2625mil) on Multi-Layer And Pad P1-5(2479.84mil,2625mil) on Multi-Layer [Top Solder] Mask Sliver [9.318mil] / [Bottom Solder] Mask Sliver [9.318mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.328mil < 10mil) Between Pad P1-4(2520mil,2525mil) on Multi-Layer And Pad P1-6(2439.68mil,2525mil) on Multi-Layer [Top Solder] Mask Sliver [9.328mil] / [Bottom Solder] Mask Sliver [9.328mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.443mil < 10mil) Between Pad R8-2(2190mil,3017.5mil) on Top Layer And Via (2160mil,3075mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.443mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.752mil < 10mil) Between Pad R8-2(2190mil,3017.5mil) on Top Layer And Via (2210mil,3075mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.752mil]
Rule Violations :27

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.048mil < 10mil) Between Pad AIN3-1(3640mil,3890mil) on Multi-Layer And Track (3590mil,3845mil)(3590mil,3935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.048mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.548mil < 10mil) Between Pad AIN3-1(3640mil,3890mil) on Multi-Layer And Track (3590mil,3845mil)(3690mil,3845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.548mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.548mil < 10mil) Between Pad AIN3-1(3640mil,3890mil) on Multi-Layer And Track (3617.5mil,3935mil)(3662.5mil,3935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.548mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.048mil < 10mil) Between Pad AIN3-1(3640mil,3890mil) on Multi-Layer And Track (3690mil,3845mil)(3690mil,3935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.048mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-1(2755.197mil,4015mil) on Top Layer And Text "C2" (2726mil,3932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C10-1(2755.197mil,4015mil) on Top Layer And Track (2723.425mil,3980.134mil)(2723.425mil,4050.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C10-1(2755.197mil,4015mil) on Top Layer And Track (2723.425mil,3980.134mil)(2777.984mil,3980.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C10-1(2755.197mil,4015mil) on Top Layer And Track (2723.425mil,4050.134mil)(2777.984mil,4050.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C10-1(2755.197mil,4015mil) on Top Layer And Track (2783.591mil,3988mil)(2801.591mil,3988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C10-1(2755.197mil,4015mil) on Top Layer And Track (2783.591mil,4042mil)(2801.591mil,4042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(2830mil,4015mil) on Top Layer And Text "C2" (2726mil,3932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C10-2(2830mil,4015mil) on Top Layer And Track (2783.591mil,3988mil)(2801.591mil,3988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C10-2(2830mil,4015mil) on Top Layer And Track (2783.591mil,4042mil)(2801.591mil,4042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C10-2(2830mil,4015mil) on Top Layer And Track (2808.496mil,3980.134mil)(2861.425mil,3980.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C10-2(2830mil,4015mil) on Top Layer And Track (2808.496mil,4050.134mil)(2861.425mil,4050.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C10-2(2830mil,4015mil) on Top Layer And Track (2861.425mil,3980.134mil)(2861.425mil,4050.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-1(2230mil,3370mil) on Top Layer And Text "C5" (2213mil,3309mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C1-1(2230mil,3370mil) on Top Layer And Track (2198mil,3336mil)(2198mil,3403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-1(2230mil,3370mil) on Top Layer And Track (2198mil,3336mil)(2351mil,3336mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-1(2230mil,3370mil) on Top Layer And Track (2198mil,3403mil)(2351mil,3403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-1(2230mil,3370mil) on Top Layer And Track (2258mil,3345mil)(2292mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-1(2230mil,3370mil) on Top Layer And Track (2258mil,3395mil)(2292mil,3395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.601mil < 10mil) Between Pad C11-1(1975.197mil,4245mil) on Top Layer And Text "A1" (1862mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.601mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C11-1(1975.197mil,4245mil) on Top Layer And Track (1943.425mil,4210.134mil)(1943.425mil,4280.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C11-1(1975.197mil,4245mil) on Top Layer And Track (1943.425mil,4210.134mil)(1997.984mil,4210.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C11-1(1975.197mil,4245mil) on Top Layer And Track (1943.425mil,4280.134mil)(1997.984mil,4280.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C11-1(1975.197mil,4245mil) on Top Layer And Track (2003.591mil,4218mil)(2021.591mil,4218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C11-1(1975.197mil,4245mil) on Top Layer And Track (2003.591mil,4272mil)(2021.591mil,4272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C11-2(2050mil,4245mil) on Top Layer And Track (2003.591mil,4218mil)(2021.591mil,4218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C11-2(2050mil,4245mil) on Top Layer And Track (2003.591mil,4272mil)(2021.591mil,4272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C11-2(2050mil,4245mil) on Top Layer And Track (2028.496mil,4210.134mil)(2081.425mil,4210.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C11-2(2050mil,4245mil) on Top Layer And Track (2028.496mil,4280.134mil)(2081.425mil,4280.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C11-2(2050mil,4245mil) on Top Layer And Track (2081.425mil,4210.134mil)(2081.425mil,4280.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(2320mil,3370mil) on Top Layer And Text "C5" (2213mil,3309mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-2(2320mil,3370mil) on Top Layer And Track (2198mil,3336mil)(2351mil,3336mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-2(2320mil,3370mil) on Top Layer And Track (2198mil,3403mil)(2351mil,3403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-2(2320mil,3370mil) on Top Layer And Track (2258mil,3345mil)(2292mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-2(2320mil,3370mil) on Top Layer And Track (2258mil,3395mil)(2292mil,3395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C1-2(2320mil,3370mil) on Top Layer And Track (2351mil,3336mil)(2351mil,3403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C12-1(2750mil,3765mil) on Top Layer And Track (2718mil,3731mil)(2718mil,3798mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C12-1(2750mil,3765mil) on Top Layer And Track (2718mil,3731mil)(2871mil,3731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-1(2750mil,3765mil) on Top Layer And Track (2718mil,3798mil)(2871mil,3798mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C12-1(2750mil,3765mil) on Top Layer And Track (2778mil,3740mil)(2812mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C12-1(2750mil,3765mil) on Top Layer And Track (2778mil,3790mil)(2812mil,3790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C12-2(2840mil,3765mil) on Top Layer And Track (2718mil,3731mil)(2871mil,3731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-2(2840mil,3765mil) on Top Layer And Track (2718mil,3798mil)(2871mil,3798mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C12-2(2840mil,3765mil) on Top Layer And Track (2778mil,3740mil)(2812mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C12-2(2840mil,3765mil) on Top Layer And Track (2778mil,3790mil)(2812mil,3790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C12-2(2840mil,3765mil) on Top Layer And Track (2871mil,3731mil)(2871mil,3798mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C13-1(3255mil,4354.803mil) on Top Layer And Track (3220.134mil,4332.016mil)(3220.134mil,4386.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C13-1(3255mil,4354.803mil) on Top Layer And Track (3220.134mil,4386.575mil)(3290.134mil,4386.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C13-1(3255mil,4354.803mil) on Top Layer And Track (3228mil,4308.409mil)(3228mil,4326.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C13-1(3255mil,4354.803mil) on Top Layer And Track (3282mil,4308.409mil)(3282mil,4326.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C13-1(3255mil,4354.803mil) on Top Layer And Track (3290.134mil,4332.016mil)(3290.134mil,4386.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C13-2(3255mil,4280mil) on Top Layer And Track (3220.134mil,4248.575mil)(3220.134mil,4301.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C13-2(3255mil,4280mil) on Top Layer And Track (3220.134mil,4248.575mil)(3290.134mil,4248.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C13-2(3255mil,4280mil) on Top Layer And Track (3228mil,4308.409mil)(3228mil,4326.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C13-2(3255mil,4280mil) on Top Layer And Track (3282mil,4308.409mil)(3282mil,4326.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C13-2(3255mil,4280mil) on Top Layer And Track (3290.134mil,4248.575mil)(3290.134mil,4301.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(2840mil,3865mil) on Top Layer And Text "C12" (2726mil,3830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C2-1(2840mil,3865mil) on Top Layer And Track (2719mil,3832mil)(2872mil,3832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C2-1(2840mil,3865mil) on Top Layer And Track (2719mil,3899mil)(2872mil,3899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C2-1(2840mil,3865mil) on Top Layer And Track (2778mil,3840mil)(2812mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C2-1(2840mil,3865mil) on Top Layer And Track (2778mil,3890mil)(2812mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C2-1(2840mil,3865mil) on Top Layer And Track (2872mil,3832mil)(2872mil,3899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(2750mil,3865mil) on Top Layer And Text "C12" (2726mil,3830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C2-2(2750mil,3865mil) on Top Layer And Track (2719mil,3832mil)(2719mil,3899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C2-2(2750mil,3865mil) on Top Layer And Track (2719mil,3832mil)(2872mil,3832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C2-2(2750mil,3865mil) on Top Layer And Track (2719mil,3899mil)(2872mil,3899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C2-2(2750mil,3865mil) on Top Layer And Track (2778mil,3840mil)(2812mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C2-2(2750mil,3865mil) on Top Layer And Track (2778mil,3890mil)(2812mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C3-1(2510mil,3370mil) on Top Layer And Track (2389mil,3337mil)(2542mil,3337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C3-1(2510mil,3370mil) on Top Layer And Track (2389mil,3404mil)(2542mil,3404mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C3-1(2510mil,3370mil) on Top Layer And Track (2448mil,3345mil)(2482mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C3-1(2510mil,3370mil) on Top Layer And Track (2448mil,3395mil)(2482mil,3395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C3-1(2510mil,3370mil) on Top Layer And Track (2542mil,3337mil)(2542mil,3404mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C3-2(2420mil,3370mil) on Top Layer And Track (2389mil,3337mil)(2389mil,3404mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C3-2(2420mil,3370mil) on Top Layer And Track (2389mil,3337mil)(2542mil,3337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C3-2(2420mil,3370mil) on Top Layer And Track (2389mil,3404mil)(2542mil,3404mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C3-2(2420mil,3370mil) on Top Layer And Track (2448mil,3345mil)(2482mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C3-2(2420mil,3370mil) on Top Layer And Track (2448mil,3395mil)(2482mil,3395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-1(2220mil,3510mil) on Top Layer And Text "C1" (2206mil,3436mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-1(2220mil,3510mil) on Top Layer And Track (2187mil,3478mil)(2187mil,3631mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C4-1(2220mil,3510mil) on Top Layer And Track (2187mil,3478mil)(2254mil,3478mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C4-1(2220mil,3510mil) on Top Layer And Track (2195mil,3538mil)(2195mil,3572mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C4-1(2220mil,3510mil) on Top Layer And Track (2245mil,3538mil)(2245mil,3572mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C4-1(2220mil,3510mil) on Top Layer And Track (2254mil,3478mil)(2254mil,3631mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-2(2220mil,3600mil) on Top Layer And Track (2187mil,3478mil)(2187mil,3631mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C4-2(2220mil,3600mil) on Top Layer And Track (2187mil,3631mil)(2254mil,3631mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C4-2(2220mil,3600mil) on Top Layer And Track (2195mil,3538mil)(2195mil,3572mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C4-2(2220mil,3600mil) on Top Layer And Track (2245mil,3538mil)(2245mil,3572mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C4-2(2220mil,3600mil) on Top Layer And Track (2254mil,3478mil)(2254mil,3631mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(2400mil,3235mil) on Top Layer And Text "U2" (2366mil,3148mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C5-1(2400mil,3235mil) on Top Layer And Track (2208.071mil,3195.63mil)(2473.071mil,3195.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C5-1(2400mil,3235mil) on Top Layer And Track (2208.071mil,3274.37mil)(2473.071mil,3274.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad C5-1(2400mil,3235mil) on Top Layer And Track (2458.071mil,3195.63mil)(2458.071mil,3274.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad C5-2(2266.142mil,3235mil) on Top Layer And Track (2208.071mil,3195.63mil)(2208.071mil,3274.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C5-2(2266.142mil,3235mil) on Top Layer And Track (2208.071mil,3195.63mil)(2473.071mil,3195.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C5-2(2266.142mil,3235mil) on Top Layer And Track (2208.071mil,3274.37mil)(2473.071mil,3274.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C6-1(2582.772mil,3239.866mil) on Top Layer And Track (2551mil,3205mil)(2551mil,3275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C6-1(2582.772mil,3239.866mil) on Top Layer And Track (2551mil,3205mil)(2605.559mil,3205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C6-1(2582.772mil,3239.866mil) on Top Layer And Track (2551mil,3275mil)(2605.559mil,3275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C6-1(2582.772mil,3239.866mil) on Top Layer And Track (2611.165mil,3212.866mil)(2629.165mil,3212.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C6-1(2582.772mil,3239.866mil) on Top Layer And Track (2611.165mil,3266.866mil)(2629.165mil,3266.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C6-2(2657.575mil,3239.866mil) on Top Layer And Track (2611.165mil,3212.866mil)(2629.165mil,3212.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C6-2(2657.575mil,3239.866mil) on Top Layer And Track (2611.165mil,3266.866mil)(2629.165mil,3266.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C6-2(2657.575mil,3239.866mil) on Top Layer And Track (2636.071mil,3205mil)(2689mil,3205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C6-2(2657.575mil,3239.866mil) on Top Layer And Track (2636.071mil,3275mil)(2689mil,3275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C6-2(2657.575mil,3239.866mil) on Top Layer And Track (2689mil,3205mil)(2689mil,3275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C7-1(2660mil,4185.197mil) on Top Layer And Track (2624.866mil,4153.425mil)(2624.866mil,4207.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C7-1(2660mil,4185.197mil) on Top Layer And Track (2624.866mil,4153.425mil)(2694.866mil,4153.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C7-1(2660mil,4185.197mil) on Top Layer And Track (2633mil,4213.591mil)(2633mil,4231.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C7-1(2660mil,4185.197mil) on Top Layer And Track (2687mil,4213.591mil)(2687mil,4231.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C7-1(2660mil,4185.197mil) on Top Layer And Track (2694.866mil,4153.425mil)(2694.866mil,4207.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C7-2(2660mil,4260mil) on Top Layer And Track (2624.866mil,4238.496mil)(2624.866mil,4291.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C7-2(2660mil,4260mil) on Top Layer And Track (2624.866mil,4291.425mil)(2694.866mil,4291.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C7-2(2660mil,4260mil) on Top Layer And Track (2633mil,4213.591mil)(2633mil,4231.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C7-2(2660mil,4260mil) on Top Layer And Track (2687mil,4213.591mil)(2687mil,4231.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C7-2(2660mil,4260mil) on Top Layer And Track (2694.866mil,4238.496mil)(2694.866mil,4291.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C8-1(2375.41mil,4180.37mil) on Top Layer And Track (2340.276mil,4148.598mil)(2340.276mil,4203.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C8-1(2375.41mil,4180.37mil) on Top Layer And Track (2340.276mil,4148.598mil)(2410.276mil,4148.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C8-1(2375.41mil,4180.37mil) on Top Layer And Track (2348.41mil,4208.764mil)(2348.41mil,4226.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C8-1(2375.41mil,4180.37mil) on Top Layer And Track (2402.41mil,4208.764mil)(2402.41mil,4226.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C8-1(2375.41mil,4180.37mil) on Top Layer And Track (2410.276mil,4148.598mil)(2410.276mil,4203.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C8-2(2375.41mil,4255.173mil) on Top Layer And Track (2340.276mil,4233.669mil)(2340.276mil,4286.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C8-2(2375.41mil,4255.173mil) on Top Layer And Track (2340.276mil,4286.598mil)(2410.276mil,4286.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C8-2(2375.41mil,4255.173mil) on Top Layer And Track (2348.41mil,4208.764mil)(2348.41mil,4226.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C8-2(2375.41mil,4255.173mil) on Top Layer And Track (2402.41mil,4208.764mil)(2402.41mil,4226.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C8-2(2375.41mil,4255.173mil) on Top Layer And Track (2410.276mil,4233.669mil)(2410.276mil,4286.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(2752.772mil,4139.866mil) on Top Layer And Text "C10" (2729mil,4084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C9-1(2752.772mil,4139.866mil) on Top Layer And Track (2721mil,4105mil)(2721mil,4175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C9-1(2752.772mil,4139.866mil) on Top Layer And Track (2721mil,4105mil)(2775.559mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C9-1(2752.772mil,4139.866mil) on Top Layer And Track (2721mil,4175mil)(2775.559mil,4175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C9-1(2752.772mil,4139.866mil) on Top Layer And Track (2781.165mil,4112.866mil)(2799.165mil,4112.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C9-1(2752.772mil,4139.866mil) on Top Layer And Track (2781.165mil,4166.866mil)(2799.165mil,4166.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(2827.575mil,4139.866mil) on Top Layer And Text "C10" (2729mil,4084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C9-2(2827.575mil,4139.866mil) on Top Layer And Track (2781.165mil,4112.866mil)(2799.165mil,4112.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C9-2(2827.575mil,4139.866mil) on Top Layer And Track (2781.165mil,4166.866mil)(2799.165mil,4166.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C9-2(2827.575mil,4139.866mil) on Top Layer And Track (2806.071mil,4105mil)(2859mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C9-2(2827.575mil,4139.866mil) on Top Layer And Track (2806.071mil,4175mil)(2859mil,4175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C9-2(2827.575mil,4139.866mil) on Top Layer And Track (2859mil,4105mil)(2859mil,4175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IP+-1(3640mil,4035mil) on Multi-Layer And Text "AIN3" (3596mil,3969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.048mil < 10mil) Between Pad IP+-1(3640mil,4035mil) on Multi-Layer And Track (3590mil,3990mil)(3590mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.048mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.548mil < 10mil) Between Pad IP+-1(3640mil,4035mil) on Multi-Layer And Track (3590mil,3990mil)(3690mil,3990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.548mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.548mil < 10mil) Between Pad IP+-1(3640mil,4035mil) on Multi-Layer And Track (3617.5mil,4080mil)(3662.5mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.548mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.048mil < 10mil) Between Pad IP+-1(3640mil,4035mil) on Multi-Layer And Track (3690mil,3990mil)(3690mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.048mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IP--1(3645mil,4190mil) on Multi-Layer And Text "IP+" (3596mil,4114mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.048mil < 10mil) Between Pad IP--1(3645mil,4190mil) on Multi-Layer And Track (3595mil,4145mil)(3595mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.048mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.548mil < 10mil) Between Pad IP--1(3645mil,4190mil) on Multi-Layer And Track (3595mil,4145mil)(3695mil,4145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.548mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.548mil < 10mil) Between Pad IP--1(3645mil,4190mil) on Multi-Layer And Track (3622.5mil,4235mil)(3667.5mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.548mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.048mil < 10mil) Between Pad IP--1(3645mil,4190mil) on Multi-Layer And Track (3695mil,4145mil)(3695mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.048mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad LED1-1(1980mil,2450mil) on Multi-Layer And Track (2036mil,2459mil)(2064mil,2459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad LED4-1(3080mil,2340mil) on Multi-Layer And Track (2996mil,2331mil)(3024mil,2331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad LED-RX-1(1470mil,2990mil) on Multi-Layer And Track (1386mil,2981mil)(1414mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad LED-TX-1(1480mil,3890mil) on Multi-Layer And Track (1397mil,3889mil)(1425mil,3889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(2755mil,3145mil) on Top Layer And Text "R12" (2724mil,3092mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R10-1(2755mil,3145mil) on Top Layer And Track (2718mil,3112mil)(2872mil,3112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R10-1(2755mil,3145mil) on Top Layer And Track (2718mil,3178mil)(2872mil,3178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(2835mil,3145mil) on Top Layer And Text "R12" (2724mil,3092mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R10-2(2835mil,3145mil) on Top Layer And Track (2718mil,3112mil)(2872mil,3112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R10-2(2835mil,3145mil) on Top Layer And Track (2718mil,3178mil)(2872mil,3178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(2220mil,3720mil) on Top Layer And Text "C4" (2194mil,3664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R1-1(2220mil,3720mil) on Top Layer And Track (2187mil,3683mil)(2187mil,3837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R1-1(2220mil,3720mil) on Top Layer And Track (2253mil,3683mil)(2253mil,3837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(2555mil,4070mil) on Top Layer And Text "R6" (2444mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R11-1(2555mil,4070mil) on Top Layer And Track (2438mil,4037mil)(2592mil,4037mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R11-1(2555mil,4070mil) on Top Layer And Track (2438mil,4103mil)(2592mil,4103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(2475mil,4070mil) on Top Layer And Text "R6" (2444mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R11-2(2475mil,4070mil) on Top Layer And Track (2438mil,4037mil)(2592mil,4037mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R11-2(2475mil,4070mil) on Top Layer And Track (2438mil,4103mil)(2592mil,4103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R1-2(2220mil,3800mil) on Top Layer And Track (2187mil,3683mil)(2187mil,3837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R1-2(2220mil,3800mil) on Top Layer And Track (2253mil,3683mil)(2253mil,3837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(2835mil,3025mil) on Top Layer And Text "R13" (2724mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R12-1(2835mil,3025mil) on Top Layer And Track (2718mil,2992mil)(2872mil,2992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R12-1(2835mil,3025mil) on Top Layer And Track (2718mil,3058mil)(2872mil,3058mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(2755mil,3025mil) on Top Layer And Text "R13" (2724mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R12-2(2755mil,3025mil) on Top Layer And Track (2718mil,2992mil)(2872mil,2992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R12-2(2755mil,3025mil) on Top Layer And Track (2718mil,3058mil)(2872mil,3058mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R13-1(2755mil,2905mil) on Top Layer And Track (2718mil,2872mil)(2872mil,2872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R13-1(2755mil,2905mil) on Top Layer And Track (2718mil,2938mil)(2872mil,2938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R13-2(2835mil,2905mil) on Top Layer And Track (2718mil,2872mil)(2872mil,2872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R13-2(2835mil,2905mil) on Top Layer And Track (2718mil,2938mil)(2872mil,2938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R14-1(3000mil,4360mil) on Top Layer And Track (2967mil,4243mil)(2967mil,4397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R14-1(3000mil,4360mil) on Top Layer And Track (3033mil,4243mil)(3033mil,4397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(3000mil,4280mil) on Top Layer And Text "U3" (2926mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R14-2(3000mil,4280mil) on Top Layer And Track (2967mil,4243mil)(2967mil,4397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R14-2(3000mil,4280mil) on Top Layer And Track (3033mil,4243mil)(3033mil,4397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R15-1(3140mil,4280mil) on Top Layer And Track (3107mil,4243mil)(3107mil,4397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R15-1(3140mil,4280mil) on Top Layer And Track (3173mil,4243mil)(3173mil,4397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R15-2(3140mil,4360mil) on Top Layer And Track (3107mil,4243mil)(3107mil,4397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R15-2(3140mil,4360mil) on Top Layer And Track (3173mil,4243mil)(3173mil,4397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R16-1(1660mil,3895mil) on Top Layer And Track (1627mil,3858mil)(1627mil,4012mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R16-1(1660mil,3895mil) on Top Layer And Track (1693mil,3858mil)(1693mil,4012mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R16-2(1660mil,3975mil) on Top Layer And Track (1627mil,3858mil)(1627mil,4012mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R16-2(1660mil,3975mil) on Top Layer And Track (1693mil,3858mil)(1693mil,4012mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R17-1(1660mil,2990mil) on Top Layer And Track (1627mil,2953mil)(1627mil,3107mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R17-1(1660mil,2990mil) on Top Layer And Track (1693mil,2953mil)(1693mil,3107mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R17-2(1660mil,3070mil) on Top Layer And Track (1627mil,2953mil)(1627mil,3107mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R17-2(1660mil,3070mil) on Top Layer And Track (1693mil,2953mil)(1693mil,3107mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(2600mil,3370mil) on Top Layer And Text "C6" (2557mil,3309mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R2-1(2600mil,3370mil) on Top Layer And Track (2563mil,3337mil)(2717mil,3337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R2-1(2600mil,3370mil) on Top Layer And Track (2563mil,3403mil)(2717mil,3403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(2680mil,3370mil) on Top Layer And Text "C6" (2557mil,3309mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R2-2(2680mil,3370mil) on Top Layer And Track (2563mil,3337mil)(2717mil,3337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R2-2(2680mil,3370mil) on Top Layer And Track (2563mil,3403mil)(2717mil,3403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R3-1(2730mil,3485mil) on Top Layer And Track (2697mil,3448mil)(2697mil,3602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R3-1(2730mil,3485mil) on Top Layer And Track (2763mil,3448mil)(2763mil,3602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R3-2(2730mil,3565mil) on Top Layer And Track (2697mil,3448mil)(2697mil,3602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R3-2(2730mil,3565mil) on Top Layer And Track (2763mil,3448mil)(2763mil,3602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R4-1(2860mil,3485mil) on Top Layer And Track (2827mil,3448mil)(2827mil,3602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R4-1(2860mil,3485mil) on Top Layer And Track (2893mil,3448mil)(2893mil,3602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R4-2(2860mil,3565mil) on Top Layer And Track (2827mil,3448mil)(2827mil,3602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R4-2(2860mil,3565mil) on Top Layer And Track (2893mil,3448mil)(2893mil,3602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(2035mil,2595mil) on Top Layer And Text "LED1" (1866mil,2554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R5-1(2035mil,2595mil) on Top Layer And Track (1918mil,2562mil)(2072mil,2562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R5-1(2035mil,2595mil) on Top Layer And Track (1918mil,2628mil)(2072mil,2628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-2(1955mil,2595mil) on Top Layer And Text "LED1" (1866mil,2554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R5-2(1955mil,2595mil) on Top Layer And Track (1918mil,2562mil)(2072mil,2562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R5-2(1955mil,2595mil) on Top Layer And Track (1918mil,2628mil)(2072mil,2628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R6-1(2475.276mil,3952.598mil) on Top Layer And Track (2438.276mil,3919.598mil)(2592.276mil,3919.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R6-1(2475.276mil,3952.598mil) on Top Layer And Track (2438.276mil,3985.598mil)(2592.276mil,3985.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R6-2(2555.276mil,3952.598mil) on Top Layer And Track (2438.276mil,3919.598mil)(2592.276mil,3919.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R6-2(2555.276mil,3952.598mil) on Top Layer And Track (2438.276mil,3985.598mil)(2592.276mil,3985.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(2270mil,2915mil) on Top Layer And Text "P1" (2225mil,2854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R7-1(2270mil,2915mil) on Top Layer And Track (2153mil,2882mil)(2307mil,2882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R7-1(2270mil,2915mil) on Top Layer And Track (2153mil,2948mil)(2307mil,2948mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R7-2(2190mil,2915mil) on Top Layer And Track (2153mil,2882mil)(2307mil,2882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R7-2(2190mil,2915mil) on Top Layer And Track (2153mil,2948mil)(2307mil,2948mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(2270mil,3017.5mil) on Top Layer And Text "R7" (2159mil,2982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R8-1(2270mil,3017.5mil) on Top Layer And Track (2153mil,2984.5mil)(2307mil,2984.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R8-1(2270mil,3017.5mil) on Top Layer And Track (2153mil,3050.5mil)(2307mil,3050.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(2190mil,3017.5mil) on Top Layer And Text "R7" (2159mil,2982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R8-2(2190mil,3017.5mil) on Top Layer And Track (2153mil,2984.5mil)(2307mil,2984.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R8-2(2190mil,3017.5mil) on Top Layer And Track (2153mil,3050.5mil)(2307mil,3050.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(2270mil,3120mil) on Top Layer And Text "R8" (2159mil,3084.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R9-1(2270mil,3120mil) on Top Layer And Track (2153mil,3087mil)(2307mil,3087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R9-1(2270mil,3120mil) on Top Layer And Track (2153mil,3153mil)(2307mil,3153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(2190mil,3120mil) on Top Layer And Text "R8" (2159mil,3084.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R9-2(2190mil,3120mil) on Top Layer And Track (2153mil,3087mil)(2307mil,3087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad R9-2(2190mil,3120mil) on Top Layer And Track (2153mil,3153mil)(2307mil,3153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad U1-1(2490mil,4255mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad U1-1(2490mil,4255mil) on Top Layer And Track (2513.622mil,4158.543mil)(2513.622mil,4276.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad U1-1(2490mil,4255mil) on Top Layer And Track (2513.622mil,4276.654mil)(2556.929mil,4276.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad U1-2(2490mil,4180.197mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-2(2490mil,4180.197mil) on Top Layer And Text "R11" (2444mil,4137mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad U1-2(2490mil,4180.197mil) on Top Layer And Track (2513.622mil,4158.543mil)(2513.622mil,4276.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad U1-2(2490mil,4180.197mil) on Top Layer And Track (2513.622mil,4158.543mil)(2556.929mil,4158.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad U1-3(2580.551mil,4217.598mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.838mil < 10mil) Between Pad U1-3(2580.551mil,4217.598mil) on Top Layer And Text "R11" (2444mil,4137mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad U1-3(2580.551mil,4217.598mil) on Top Layer And Track (2556.929mil,4158.543mil)(2556.929mil,4276.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.672mil < 10mil) Between Pad U2-1(2395.827mil,3075mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.672mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-1(2395.827mil,3075mil) on Top Layer And Text "R9" (2325.01mil,3154.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad U2-1(2395.827mil,3075mil) on Top Layer And Track (2439.134mil,2903.937mil)(2439.134mil,3096.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad U2-2(2395.827mil,3025mil) on Top Layer And Track (2439.134mil,2903.937mil)(2439.134mil,3096.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad U2-3(2395.827mil,2975mil) on Top Layer And Track (2439.134mil,2903.937mil)(2439.134mil,3096.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad U2-4(2395.827mil,2925mil) on Top Layer And Track (2439.134mil,2903.937mil)(2439.134mil,3096.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad U2-5(2624.173mil,2925mil) on Top Layer And Track (2580.866mil,2903.937mil)(2580.866mil,3096.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad U2-6(2624.173mil,2975mil) on Top Layer And Track (2580.866mil,2903.937mil)(2580.866mil,3096.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad U2-7(2624.173mil,3025mil) on Top Layer And Track (2580.866mil,2903.937mil)(2580.866mil,3096.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad U2-8(2624.173mil,3075mil) on Top Layer And Track (2580.866mil,2903.937mil)(2580.866mil,3096.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.672mil < 10mil) Between Pad U3-1(3184.173mil,4010mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.672mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad U3-1(3184.173mil,4010mil) on Top Layer And Track (3140.866mil,3988.543mil)(3140.866mil,4181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad U3-2(3184.173mil,4060mil) on Top Layer And Track (3140.866mil,3988.543mil)(3140.866mil,4181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad U3-3(3184.173mil,4110mil) on Top Layer And Track (3140.866mil,3988.543mil)(3140.866mil,4181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad U3-4(3184.173mil,4160mil) on Top Layer And Track (3140.866mil,3988.543mil)(3140.866mil,4181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad U3-5(2955.827mil,4160mil) on Top Layer And Track (2999.134mil,3988.543mil)(2999.134mil,4181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad U3-6(2955.827mil,4110mil) on Top Layer And Track (2999.134mil,3988.543mil)(2999.134mil,4181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad U3-7(2955.827mil,4060mil) on Top Layer And Track (2999.134mil,3988.543mil)(2999.134mil,4181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad U3-8(2955.827mil,4010mil) on Top Layer And Track (2999.134mil,3988.543mil)(2999.134mil,4181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Vin-1(3054.396mil,4495mil) on Multi-Layer And Text "R14" (2973mil,4431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.548mil < 10mil) Between Pad Vin-1(3054.396mil,4495mil) on Multi-Layer And Track (3009.396mil,4445mil)(3009.396mil,4545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.548mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.048mil < 10mil) Between Pad Vin-1(3054.396mil,4495mil) on Multi-Layer And Track (3009.396mil,4445mil)(3099.396mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.048mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.048mil < 10mil) Between Pad Vin-1(3054.396mil,4495mil) on Multi-Layer And Track (3009.396mil,4545mil)(3099.396mil,4545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.048mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.548mil < 10mil) Between Pad Vin-1(3054.396mil,4495mil) on Multi-Layer And Track (3099.396mil,4472.5mil)(3099.396mil,4517.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.548mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Vref-1(3245mil,4495mil) on Multi-Layer And Text "C13" (3226mil,4421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Vref-1(3245mil,4495mil) on Multi-Layer And Text "R15" (3113mil,4431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.048mil < 10mil) Between Pad Vref-1(3245mil,4495mil) on Multi-Layer And Track (3200mil,4445mil)(3290mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.048mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.548mil < 10mil) Between Pad Vref-1(3245mil,4495mil) on Multi-Layer And Track (3200mil,4472.5mil)(3200mil,4517.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.548mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.048mil < 10mil) Between Pad Vref-1(3245mil,4495mil) on Multi-Layer And Track (3200mil,4545mil)(3290mil,4545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.048mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.548mil < 10mil) Between Pad Vref-1(3245mil,4495mil) on Multi-Layer And Track (3290mil,4445mil)(3290mil,4545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.548mil]
Rule Violations :280

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Text "R11" (2444mil,4137mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.07mil < 10mil) Between Region (0 hole(s)) Top Overlay And Text "R9" (2325.01mil,3154.984mil) on Top Overlay Silk Text to Silk Clearance [4.07mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "A1" (1862mil,4235mil) on Top Overlay And Track (1943.425mil,4210.134mil)(1943.425mil,4280.134mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.511mil < 10mil) Between Text "A1" (1862mil,4235mil) on Top Overlay And Track (1943.425mil,4280.134mil)(1997.984mil,4280.134mil) on Top Overlay Silk Text to Silk Clearance [2.511mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "AIN3" (3596mil,3969mil) on Top Overlay And Track (3590mil,3990mil)(3590mil,4080mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "AIN3" (3596mil,3969mil) on Top Overlay And Track (3590mil,3990mil)(3690mil,3990mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.089mil < 10mil) Between Text "AIN3" (3596mil,3969mil) on Top Overlay And Track (3690mil,3990mil)(3690mil,4080mil) on Top Overlay Silk Text to Silk Clearance [5.089mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C1" (2206mil,3436mil) on Top Overlay And Track (2187mil,3478mil)(2254mil,3478mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.513mil < 10mil) Between Text "C1" (2206mil,3436mil) on Top Overlay And Track (2254mil,3478mil)(2254mil,3631mil) on Top Overlay Silk Text to Silk Clearance [0.513mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (2729mil,4084mil) on Top Overlay And Track (2721mil,4105mil)(2721mil,4175mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (2729mil,4084mil) on Top Overlay And Track (2721mil,4105mil)(2775.559mil,4105mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (2729mil,4084mil) on Top Overlay And Track (2781.165mil,4112.866mil)(2799.165mil,4112.866mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (2729mil,4084mil) on Top Overlay And Track (2806.071mil,4105mil)(2859mil,4105mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (2729mil,4084mil) on Top Overlay And Track (2859mil,4105mil)(2859mil,4175mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (1949mil,4314mil) on Top Overlay And Track (1625mil,4335mil)(2125mil,4335mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (2726mil,3830mil) on Top Overlay And Track (2719mil,3832mil)(2719mil,3899mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (2726mil,3830mil) on Top Overlay And Track (2719mil,3832mil)(2872mil,3832mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.519mil < 10mil) Between Text "C12" (2726mil,3830mil) on Top Overlay And Track (2719mil,3899mil)(2872mil,3899mil) on Top Overlay Silk Text to Silk Clearance [1.519mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (2726mil,3830mil) on Top Overlay And Track (2778mil,3840mil)(2812mil,3840mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (2726mil,3830mil) on Top Overlay And Track (2778mil,3890mil)(2812mil,3890mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (2726mil,3830mil) on Top Overlay And Track (2872mil,3832mil)(2872mil,3899mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C13" (3226mil,4421mil) on Top Overlay And Text "R15" (3113mil,4431mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C13" (3226mil,4421mil) on Top Overlay And Track (3200mil,4445mil)(3290mil,4445mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C13" (3226mil,4421mil) on Top Overlay And Track (3290mil,4445mil)(3290mil,4545mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C2" (2726mil,3932mil) on Top Overlay And Track (2723.425mil,3980.134mil)(2723.425mil,4050.134mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C2" (2726mil,3932mil) on Top Overlay And Track (2723.425mil,3980.134mil)(2777.984mil,3980.134mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C2" (2726mil,3932mil) on Top Overlay And Track (2783.591mil,3988mil)(2801.591mil,3988mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C2" (2726mil,3932mil) on Top Overlay And Track (2808.496mil,3980.134mil)(2861.425mil,3980.134mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.161mil < 10mil) Between Text "C3" (2396mil,3436mil) on Top Overlay And Track (2443.071mil,3510.079mil)(2576.929mil,3510.079mil) on Top Overlay Silk Text to Silk Clearance [5.161mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (2194mil,3664mil) on Top Overlay And Track (2187mil,3683mil)(2187mil,3837mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (2194mil,3664mil) on Top Overlay And Track (2187mil,3683mil)(2253mil,3683mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (2194mil,3664mil) on Top Overlay And Track (2253mil,3683mil)(2253mil,3837mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.5mil < 10mil) Between Text "C5" (2213mil,3309mil) on Top Overlay And Track (2198mil,3336mil)(2198mil,3403mil) on Top Overlay Silk Text to Silk Clearance [7.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (2213mil,3309mil) on Top Overlay And Track (2198mil,3336mil)(2351mil,3336mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (2213mil,3309mil) on Top Overlay And Track (2258mil,3345mil)(2292mil,3345mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.5mil < 10mil) Between Text "C6" (2557mil,3309mil) on Top Overlay And Track (2389mil,3337mil)(2542mil,3337mil) on Top Overlay Silk Text to Silk Clearance [7.5mil]
   Violation between Silk To Silk Clearance Constraint: (7.5mil < 10mil) Between Text "C6" (2557mil,3309mil) on Top Overlay And Track (2542mil,3337mil)(2542mil,3404mil) on Top Overlay Silk Text to Silk Clearance [7.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (2557mil,3309mil) on Top Overlay And Track (2563mil,3337mil)(2563mil,3403mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (2557mil,3309mil) on Top Overlay And Track (2563mil,3337mil)(2717mil,3337mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C7" (2631mil,4325mil) on Top Overlay And Track (2295mil,4365mil)(2895mil,4365mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C8" (2346mil,4321mil) on Top Overlay And Track (2295mil,4365mil)(2895mil,4365mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IP+" (3596mil,4114mil) on Top Overlay And Track (3595mil,4145mil)(3595mil,4235mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IP+" (3596mil,4114mil) on Top Overlay And Track (3595mil,4145mil)(3695mil,4145mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.092mil < 10mil) Between Text "IP+" (3596mil,4114mil) on Top Overlay And Track (3695mil,4145mil)(3695mil,4235mil) on Top Overlay Silk Text to Silk Clearance [0.092mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (1866mil,2554mil) on Top Overlay And Track (1918mil,2562mil)(2072mil,2562mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (1866mil,2554mil) on Top Overlay And Track (1918mil,2563mil)(1918mil,2628mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.082mil < 10mil) Between Text "LED1" (1866mil,2554mil) on Top Overlay And Track (1918mil,2628mil)(2072mil,2628mil) on Top Overlay Silk Text to Silk Clearance [5.082mil]
   Violation between Silk To Silk Clearance Constraint: (1.102mil < 10mil) Between Text "LED1" (1866mil,2554mil) on Top Overlay And Track (2072mil,2562mil)(2072mil,2628mil) on Top Overlay Silk Text to Silk Clearance [1.102mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED-RX" (1356mil,3178mil) on Top Overlay And Text "R17" (1633mil,3141mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED-TX" (1366mil,4082mil) on Top Overlay And Text "R16" (1633mil,4046mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P1" (2225mil,2854mil) on Top Overlay And Track (2153mil,2882mil)(2307mil,2882mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.086mil < 10mil) Between Text "P1" (2225mil,2854mil) on Top Overlay And Track (2307mil,2882mil)(2307mil,2948mil) on Top Overlay Silk Text to Silk Clearance [3.086mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (2444mil,4137mil) on Top Overlay And Track (2513.622mil,4158.543mil)(2513.622mil,4276.654mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (2444mil,4137mil) on Top Overlay And Track (2513.622mil,4158.543mil)(2556.929mil,4158.543mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (2444mil,4137mil) on Top Overlay And Track (2556.929mil,4158.543mil)(2556.929mil,4276.654mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (2724mil,3092mil) on Top Overlay And Track (2718mil,3112mil)(2718mil,3178mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (2724mil,3092mil) on Top Overlay And Track (2718mil,3112mil)(2872mil,3112mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (2724mil,3092mil) on Top Overlay And Track (2872mil,3112mil)(2872mil,3177mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (2724mil,2972mil) on Top Overlay And Track (2718mil,2992mil)(2872mil,2992mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (2724mil,2972mil) on Top Overlay And Track (2718mil,2993mil)(2718mil,3058mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (2724mil,2972mil) on Top Overlay And Track (2872mil,2992mil)(2872mil,3058mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (2973mil,4431mil) on Top Overlay And Text "R15" (3113mil,4431mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (2973mil,4431mil) on Top Overlay And Track (3009.396mil,4445mil)(3009.396mil,4545mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (2973mil,4431mil) on Top Overlay And Track (3009.396mil,4445mil)(3099.396mil,4445mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (2973mil,4431mil) on Top Overlay And Track (3099.396mil,4445mil)(3099.396mil,4472.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (2973mil,4431mil) on Top Overlay And Track (3099.396mil,4472.5mil)(3099.396mil,4517.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.667mil < 10mil) Between Text "R15" (3113mil,4431mil) on Top Overlay And Track (3009.396mil,4445mil)(3099.396mil,4445mil) on Top Overlay Silk Text to Silk Clearance [4.667mil]
   Violation between Silk To Silk Clearance Constraint: (4.667mil < 10mil) Between Text "R15" (3113mil,4431mil) on Top Overlay And Track (3099.396mil,4445mil)(3099.396mil,4472.5mil) on Top Overlay Silk Text to Silk Clearance [4.667mil]
   Violation between Silk To Silk Clearance Constraint: (4.667mil < 10mil) Between Text "R15" (3113mil,4431mil) on Top Overlay And Track (3099.396mil,4472.5mil)(3099.396mil,4517.5mil) on Top Overlay Silk Text to Silk Clearance [4.667mil]
   Violation between Silk To Silk Clearance Constraint: (6.727mil < 10mil) Between Text "R15" (3113mil,4431mil) on Top Overlay And Track (3200mil,4445mil)(3200mil,4472.5mil) on Top Overlay Silk Text to Silk Clearance [6.727mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (3113mil,4431mil) on Top Overlay And Track (3200mil,4445mil)(3290mil,4445mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.086mil < 10mil) Between Text "R15" (3113mil,4431mil) on Top Overlay And Track (3200mil,4472.5mil)(3200mil,4517.5mil) on Top Overlay Silk Text to Silk Clearance [8.086mil]
   Violation between Silk To Silk Clearance Constraint: (4.161mil < 10mil) Between Text "R2" (2569mil,3437mil) on Top Overlay And Track (2443.071mil,3510.079mil)(2576.929mil,3510.079mil) on Top Overlay Silk Text to Silk Clearance [4.161mil]
   Violation between Silk To Silk Clearance Constraint: (4.161mil < 10mil) Between Text "R2" (2569mil,3437mil) on Top Overlay And Track (2576.929mil,3510.079mil)(2576.929mil,3769.921mil) on Top Overlay Silk Text to Silk Clearance [4.161mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (2444mil,4020mil) on Top Overlay And Track (2438mil,4037mil)(2592mil,4037mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (2444mil,4020mil) on Top Overlay And Track (2438mil,4038mil)(2438mil,4103mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R7" (2159mil,2982mil) on Top Overlay And Track (2153mil,2984.5mil)(2307mil,2984.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R7" (2159mil,2982mil) on Top Overlay And Track (2153mil,2985.5mil)(2153mil,3050.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R7" (2159mil,2982mil) on Top Overlay And Track (2153mil,3050.5mil)(2307mil,3050.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (2159mil,3084.5mil) on Top Overlay And Track (2153mil,3087mil)(2307mil,3087mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (2159mil,3084.5mil) on Top Overlay And Track (2153mil,3088mil)(2153mil,3153mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (2159mil,3084.5mil) on Top Overlay And Track (2153mil,3153mil)(2307mil,3153mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R9" (2325.01mil,3154.984mil) on Top Overlay And Text "U2" (2366mil,3148mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.183mil < 10mil) Between Text "R9" (2325.01mil,3154.984mil) on Top Overlay And Track (2153mil,3087mil)(2307mil,3087mil) on Top Overlay Silk Text to Silk Clearance [9.183mil]
   Violation between Silk To Silk Clearance Constraint: (9.182mil < 10mil) Between Text "R9" (2325.01mil,3154.984mil) on Top Overlay And Track (2153mil,3153mil)(2307mil,3153mil) on Top Overlay Silk Text to Silk Clearance [9.182mil]
   Violation between Silk To Silk Clearance Constraint: (9.073mil < 10mil) Between Text "R9" (2325.01mil,3154.984mil) on Top Overlay And Track (2307mil,3087mil)(2307mil,3153mil) on Top Overlay Silk Text to Silk Clearance [9.073mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U1" (2478mil,4311mil) on Top Overlay And Track (2295mil,4365mil)(2895mil,4365mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (2366mil,3148mil) on Top Overlay And Track (2208.071mil,3195.63mil)(2473.071mil,3195.63mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (2366mil,3148mil) on Top Overlay And Track (2458.071mil,3195.63mil)(2458.071mil,3274.37mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (2366mil,3148mil) on Top Overlay And Track (2466.071mil,3195.63mil)(2466.071mil,3274.37mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (2366mil,3148mil) on Top Overlay And Track (2475.071mil,3195.63mil)(2475.071mil,3274.37mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U3" (2926mil,4215mil) on Top Overlay And Track (2967mil,4243mil)(2967mil,4397mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U3" (2926mil,4215mil) on Top Overlay And Track (2967mil,4243mil)(3032mil,4243mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U3" (2926mil,4215mil) on Top Overlay And Track (3033mil,4243mil)(3033mil,4397mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :94

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor'))
   Violation between Room Definition: Between Component P1-HI-5501-6P-13MM ?? (2540.08mil,2454.137mil) on Top Layer And Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SIP Component C14-Header4 (2025mil,4475mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SIP Component P2-Connector (3565mil,3315mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SIP Component P3-Connector (2595mil,4490mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And Small Component AIN3-Jump1_2.54 (3655mil,3800mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And Small Component C15-Header3 (1465mil,3590mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And Small Component IP+-Jump1_2.54 (3655mil,3945mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And Small Component IP--Jump1_2.54 (3660mil,4100mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And Small Component J1-Pad (1480mil,2380mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And Small Component J2-Pad (3580mil,2380mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And Small Component J3-Pad (1470mil,4500mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And Small Component J4-Pad (3595mil,4495mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And Small Component LED1-LED (1980mil,2450mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And Small Component LED4-LED (3080mil,2340mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And Small Component LED-RX-LED (1470mil,2990mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And Small Component LED-TX-LED (1480mil,3945mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And Small Component Vin-Jump1_2.54 (2964.396mil,4480mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And Small Component Vref-Jump1_2.54 (3335mil,4510mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component C10-104 (2792.425mil,4015.134mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component C1-104 (2275mil,3370mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component C11-104 (2012.425mil,4245.134mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component C12-104 (2795mil,3765mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component C13-104 (3255.134mil,4317.575mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component C2-104 (2795mil,3865mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component C3-104 (2465mil,3370mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component C4-104 (2220mil,3555mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component C5-100uF-16V (2333.071mil,3235mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component C6-104 (2620mil,3240mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component C7-104 (2659.866mil,4222.425mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component C8-104 (2375.276mil,4217.598mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component C9-104 (2790mil,4140mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component R10-R0805 (2795mil,3145mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component R11-R0805 (2515mil,4070mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component R12-R0805 (2795mil,3025mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component R13-R0805 (2795mil,2905mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component R14-R0805 (3000mil,4320mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component R15-R0805 (3140mil,4320mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component R16-R0805 (1660mil,3935mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component R17-R0805 (1660mil,3030mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component R1-R0805 (2220mil,3760mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component R2-R0805 (2640mil,3370mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component R3-R0805 (2730mil,3525mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component R4-R0805 (2860mil,3525mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component R5-R0805 (1995mil,2595mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component R6-R0805 (2515.276mil,3952.598mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component R7-R0805 (2230mil,2915mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component R8-R0805 (2230mil,3017.5mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component R9-R0805 (2230mil,3120mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SMT Small Component U1-MCP1525T-I/TT (2535.276mil,4217.598mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SOIC Component A1-LM358 SOP8 (2015mil,4085mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SOIC Component IC1-STM8 (2510mil,3640mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SOIC Component U2-MAX485 (2510mil,3000mil) on Top Layer 
   Violation between Room Definition: Between Room stm8_sensor (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('stm8_sensor')) And SOIC Component U3-ACS712ELCTR-05B-T (3070mil,4085mil) on Top Layer 
Rule Violations :53

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 466
Waived Violations : 0
Time Elapsed        : 00:00:01