Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: a.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "a.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "a"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : a
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\vhdl_test_ise-\cycle_test\a.vhd" into library work
Parsing entity <a>.
Parsing architecture <Behavioral> of entity <a>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <a> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\vhdl_test_ise-\cycle_test\a.vhd" Line 56: reg_q should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <a>.
    Related source file is "D:\vhdl_test_ise-\cycle_test\a.vhd".
    Found 4-bit register for signal <reg_q>.
    Found 32-bit register for signal <i>.
    Found 32-bit register for signal <c>.
    Found 4-bit register for signal <reg1>.
    Found 4-bit register for signal <reg2>.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_5_OUT<3:0>> created at line 61.
    Found 32-bit subtractor for signal <i[31]_GND_5_o_sub_8_OUT<31:0>> created at line 69.
    Found 32-bit subtractor for signal <c[31]_GND_5_o_sub_9_OUT<31:0>> created at line 70.
    Found 1-bit 4-to-1 multiplexer for signal <i[1]_m[3]_Mux_2_o> created at line 59.
WARNING:Xst:737 - Found 1-bit latch for signal <q<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <GND_5_o_c[31]_LessThan_1_o> created at line 55
    Found 4-bit comparator lessequal for signal <n0002> created at line 60
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <a> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit subtractor                                     : 2
 4-bit subtractor                                      : 1
# Registers                                            : 5
 32-bit register                                       : 2
 4-bit register                                        : 3
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <reg2_3> of sequential type is unconnected in block <a>.
WARNING:Xst:2677 - Node <reg1_3> of sequential type is unconnected in block <a>.

Synthesizing (advanced) Unit <a>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
Unit <a> synthesized (advanced).
WARNING:Xst:2677 - Node <reg2_3> of sequential type is unconnected in block <a>.
WARNING:Xst:2677 - Node <reg1_3> of sequential type is unconnected in block <a>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Counters                                             : 2
 32-bit down counter                                   : 2
# Registers                                            : 10
 Flip-Flops                                            : 10
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <a>, Counter <c> <i> are equivalent, XST will keep only <c>.

Optimizing unit <a> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block a, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : a.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 109
#      GND                         : 1
#      INV                         : 32
#      LUT1                        : 1
#      LUT3                        : 1
#      LUT4                        : 3
#      LUT5                        : 1
#      LUT6                        : 5
#      MUXCY                       : 31
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 46
#      FD                          : 39
#      FDE_1                       : 3
#      LD                          : 4
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 13
#      IBUF                        : 9
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              42  out of  126800     0%  
 Number of Slice LUTs:                   43  out of  63400     0%  
    Number used as Logic:                43  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     49
   Number with an unused Flip Flop:       7  out of     49    14%  
   Number with an unused LUT:             6  out of     49    12%  
   Number of fully used LUT-FF pairs:    36  out of     49    73%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    210     6%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | IBUF+BUFG              | 42    |
c_31                               | NONE(q_3)              | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.785ns (Maximum Frequency: 359.041MHz)
   Minimum input arrival time before clock: 1.917ns
   Maximum output required time after clock: 0.751ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 2.785ns (frequency: 359.041MHz)
  Total number of paths / destination ports: 562 / 42
-------------------------------------------------------------------------
Delay:               1.393ns (Levels of Logic = 2)
  Source:            reg1_0 (FF)
  Destination:       reg2_0 (FF)
  Source Clock:      clock falling
  Destination Clock: clock rising

  Data Path: reg1_0 to reg2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.364   0.305  reg1_0 (reg1_0)
     LUT4:I3->O            2   0.097   0.284  d[3]_reg1[2]_LessThan_4_o11 (d[3]_reg1[2]_LessThan_4_o1)
     MUXF7:S->O            1   0.335   0.000  Mmux_GND_5_o_GND_5_o_mux_6_OUT11 (GND_5_o_GND_5_o_mux_6_OUT<0>)
     FD:D                      0.008          reg2_0
    ----------------------------------------
    Total                      1.393ns (0.804ns logic, 0.589ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 54 / 7
-------------------------------------------------------------------------
Offset:              1.917ns (Levels of Logic = 4)
  Source:            m<0> (PAD)
  Destination:       reg2_0 (FF)
  Destination Clock: clock rising

  Data Path: m<0> to reg2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.693  m_0_IBUF (m_0_IBUF)
     LUT6:I0->O            6   0.097   0.402  Mmux_i[1]_m[3]_Mux_2_o11 (i[1]_m[3]_Mux_2_o)
     LUT4:I2->O            2   0.097   0.284  d[3]_reg1[2]_LessThan_4_o11 (d[3]_reg1[2]_LessThan_4_o1)
     MUXF7:S->O            1   0.335   0.000  Mmux_GND_5_o_GND_5_o_mux_6_OUT11 (GND_5_o_GND_5_o_mux_6_OUT<0>)
     FD:D                      0.008          reg2_0
    ----------------------------------------
    Total                      1.917ns (0.538ns logic, 1.379ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c_31'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            q_3 (LATCH)
  Destination:       q<3> (PAD)
  Source Clock:      c_31 falling

  Data Path: q_3 to q<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  q_3 (q_3)
     OBUF:I->O                 0.000          q_3_OBUF (q<3>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock c_31
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    0.645|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.178|    1.393|    0.648|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.32 secs
 
--> 

Total memory usage is 4614492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    2 (   0 filtered)

