strict digraph "" {
	node [label="\N"];
	"1212:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1f9673e390>",
		fillcolor=springgreen,
		label="1212:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1212:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f1f9673e350>",
		fillcolor=turquoise,
		label="1212:BL
TrailingOnes <= TrailingOnes_comb;
TotalCoeff <= TotalCoeff_comb;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1f9673e0d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f1f9673e6d0>]",
		style=filled,
		typ=Block];
	"1212:IF" -> "1212:BL"	 [cond="['ena', 'sel']",
		label="(ena && sel)",
		lineno=1212];
	"1208:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1f9673e910>",
		fillcolor=springgreen,
		label="1208:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1208:IF" -> "1212:IF"	 [cond="['rst_n']",
		label="!((!rst_n))",
		lineno=1208];
	"1208:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f1f9673e950>",
		fillcolor=turquoise,
		label="1208:BL
TrailingOnes <= 0;
TotalCoeff <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1f9673e990>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f1f9673eb10>]",
		style=filled,
		typ=Block];
	"1208:IF" -> "1208:BL"	 [cond="['rst_n']",
		label="(!rst_n)",
		lineno=1208];
	"Leaf_1207:AL"	 [def_var="['TotalCoeff', 'TrailingOnes']",
		label="Leaf_1207:AL"];
	"1212:BL" -> "Leaf_1207:AL"	 [cond="[]",
		lineno=None];
	"1208:BL" -> "Leaf_1207:AL"	 [cond="[]",
		lineno=None];
	"1207:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f1f9673ecd0>",
		clk_sens=False,
		fillcolor=gold,
		label="1207:AL",
		sens="['clk', 'rst_n']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TrailingOnes_comb', 'ena', 'sel', 'TotalCoeff_comb', 'rst_n']"];
	"1207:AL" -> "1208:IF"	 [cond="[]",
		lineno=None];
}
