

================================================================
== Vivado HLS Report for 'gemm'
================================================================
* Date:           Thu Jun 25 15:58:23 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        run.gemm
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  403964955|  403964955|  403964955|  403964955|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+-----------+-----------+----------+-----------+-----------+--------+----------+
        |                            |        Latency        | Iteration|  Initiation Interval  |  Trip  |          |
        |          Loop Name         |    min    |    max    |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------+-----------+-----------+----------+-----------+-----------+--------+----------+
        |- prefetch1_memcpy..a_in    |     262145|     262145|         3|          1|          1|  262144|    yes   |
        |- prefetch2_memcpy..b_in    |     262145|     262145|         3|          1|          1|  262144|    yes   |
        |- OUTER_LOOP                |  403178496|  403178496|    787458|          -|          -|     512|    no    |
        | + INNER_LOOP1              |     787456|     787456|      1538|          -|          -|     512|    no    |
        |  ++ INNER_LOOP2            |       1536|       1536|         3|          -|          -|     512|    no    |
        |- prefetch3_memcpy.output.  |     262145|     262145|         3|          1|          1|  262144|    yes   |
        +----------------------------+-----------+-----------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      3|        0|      537|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       16|      -|      662|      812|    -|
|Memory               |     1392|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      440|    -|
|Register             |        -|      -|      671|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |     1408|      3|     1333|     1789|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |       97|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |       32|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |gemm_CONTROL_BUS_s_axi_U  |gemm_CONTROL_BUS_s_axi  |        0|      0|  150|  232|    0|
    |gemm_DATA_BUNDLE_m_axi_U  |gemm_DATA_BUNDLE_m_axi  |       16|      0|  512|  580|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |Total                     |                        |       16|      0|  662|  812|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+-------------+---------+---+----+-----+--------+-----+------+-------------+
    |  Memory  |    Module   | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +----------+-------------+---------+---+----+-----+--------+-----+------+-------------+
    |a_buff_U  |gemm_a_buff  |      464|  0|   0|    0|  262144|   32|     1|      8388608|
    |b_buff_U  |gemm_a_buff  |      464|  0|   0|    0|  262144|   32|     1|      8388608|
    |c_buff_U  |gemm_a_buff  |      464|  0|   0|    0|  262144|   32|     1|      8388608|
    +----------+-------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total     |             |     1392|  0|   0|    0|  786432|   96|     3|     25165824|
    +----------+-------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln35_fu_753_p2                 |     *    |      3|  0|  20|          32|          32|
    |add_ln17_fu_475_p2                 |     +    |      0|  0|  19|          19|           1|
    |add_ln19_1_fu_531_p2               |     +    |      0|  0|  18|          18|          18|
    |add_ln19_fu_521_p2                 |     +    |      0|  0|  10|           1|          10|
    |add_ln22_fu_568_p2                 |     +    |      0|  0|  19|          19|           1|
    |add_ln24_1_fu_624_p2               |     +    |      0|  0|  18|          18|          18|
    |add_ln24_fu_614_p2                 |     +    |      0|  0|  10|           1|          10|
    |add_ln32_fu_695_p2                 |     +    |      0|  0|  20|          20|          20|
    |add_ln35_1_fu_721_p2               |     +    |      0|  0|  20|          20|          20|
    |add_ln35_2_fu_743_p2               |     +    |      0|  0|  20|          20|          20|
    |add_ln35_fu_759_p2                 |     +    |      0|  0|  32|          32|          32|
    |add_ln41_fu_770_p2                 |     +    |      0|  0|  19|          19|           1|
    |add_ln43_1_fu_830_p2               |     +    |      0|  0|  18|          18|          18|
    |add_ln43_fu_816_p2                 |     +    |      0|  0|  10|           1|          10|
    |i_1_fu_574_p2                      |     +    |      0|  0|  10|           1|          10|
    |i_2_fu_776_p2                      |     +    |      0|  0|  10|           1|          10|
    |i_3_fu_661_p2                      |     +    |      0|  0|  10|          10|           1|
    |i_fu_481_p2                        |     +    |      0|  0|  10|           1|          10|
    |j_fu_685_p2                        |     +    |      0|  0|  10|          10|           1|
    |k_fu_711_p2                        |     +    |      0|  0|  10|          10|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state30_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln17_fu_469_p2                |   icmp   |      0|  0|  20|          19|          20|
    |icmp_ln19_fu_487_p2                |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln22_fu_562_p2                |   icmp   |      0|  0|  20|          19|          20|
    |icmp_ln24_fu_580_p2                |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln28_fu_655_p2                |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln31_fu_679_p2                |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln34_fu_705_p2                |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln41_fu_764_p2                |   icmp   |      0|  0|  20|          19|          20|
    |icmp_ln43_fu_782_p2                |   icmp   |      0|  0|  13|          10|          11|
    |select_ln17_1_fu_501_p3            |  select  |      0|  0|  10|           1|          10|
    |select_ln17_fu_493_p3              |  select  |      0|  0|  10|           1|           1|
    |select_ln22_1_fu_594_p3            |  select  |      0|  0|  10|           1|          10|
    |select_ln22_fu_586_p3              |  select  |      0|  0|  10|           1|           1|
    |select_ln41_1_fu_796_p3            |  select  |      0|  0|  10|           1|          10|
    |select_ln41_fu_788_p3              |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      3|  0| 537|         410|         419|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |DATA_BUNDLE_ARADDR             |   15|          3|   32|         96|
    |DATA_BUNDLE_blk_n_AR           |    9|          2|    1|          2|
    |DATA_BUNDLE_blk_n_AW           |    9|          2|    1|          2|
    |DATA_BUNDLE_blk_n_B            |    9|          2|    1|          2|
    |DATA_BUNDLE_blk_n_R            |    9|          2|    1|          2|
    |DATA_BUNDLE_blk_n_W            |    9|          2|    1|          2|
    |a_buff_address0                |   15|          3|   18|         54|
    |ap_NS_fsm                      |  137|         30|    1|         30|
    |ap_enable_reg_pp0_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2        |    9|          2|    1|          2|
    |ap_phi_mux_i1_0_phi_fu_314_p4  |    9|          2|   10|         20|
    |ap_phi_mux_i3_0_phi_fu_393_p4  |    9|          2|   10|         20|
    |ap_phi_mux_i_0_phi_fu_281_p4   |    9|          2|   10|         20|
    |b_buff_address0                |   15|          3|   18|         54|
    |c_buff_address0                |   15|          3|   18|         54|
    |c_buff_load_1_reg_354          |    9|          2|   32|         64|
    |i1_0_reg_310                   |    9|          2|   10|         20|
    |i2_0_reg_332                   |    9|          2|   10|         20|
    |i3_0_reg_389                   |    9|          2|   10|         20|
    |i_0_reg_277                    |    9|          2|   10|         20|
    |indvar_flatten10_reg_299       |    9|          2|   19|         38|
    |indvar_flatten21_reg_378       |    9|          2|   19|         38|
    |indvar_flatten_reg_266         |    9|          2|   19|         38|
    |j_0_reg_343                    |    9|          2|   10|         20|
    |k_0_reg_367                    |    9|          2|   10|         20|
    |phi_ln19_reg_288               |    9|          2|   10|         20|
    |phi_ln24_reg_321               |    9|          2|   10|         20|
    |phi_ln43_reg_400               |    9|          2|   10|         20|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  440|         96|  307|        728|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |DATA_BUNDLE_addr_1_r_1_reg_955    |  32|   0|   32|          0|
    |DATA_BUNDLE_addr_1_reg_886        |  30|   0|   32|          2|
    |DATA_BUNDLE_addr_2_r_1_reg_921    |  32|   0|   32|          0|
    |DATA_BUNDLE_addr_reg_880          |  30|   0|   32|          2|
    |a_in1_reg_869                     |  30|   0|   30|          0|
    |ap_CS_fsm                         |  29|   0|   29|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |   1|   0|    1|          0|
    |b_in3_reg_864                     |  30|   0|   30|          0|
    |c_buff_addr_reg_988               |  18|   0|   18|          0|
    |c_buff_load_1_reg_354             |  32|   0|   32|          0|
    |c_buff_load_reg_1045              |  32|   0|   32|          0|
    |i1_0_reg_310                      |  10|   0|   10|          0|
    |i2_0_reg_332                      |  10|   0|   10|          0|
    |i3_0_reg_389                      |  10|   0|   10|          0|
    |i_0_reg_277                       |  10|   0|   10|          0|
    |i_3_reg_964                       |  10|   0|   10|          0|
    |icmp_ln17_reg_892                 |   1|   0|    1|          0|
    |icmp_ln17_reg_892_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln22_reg_926                 |   1|   0|    1|          0|
    |icmp_ln22_reg_926_pp1_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln41_reg_1021                |   1|   0|    1|          0|
    |icmp_ln41_reg_1021_pp2_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten10_reg_299          |  19|   0|   19|          0|
    |indvar_flatten21_reg_378          |  19|   0|   19|          0|
    |indvar_flatten_reg_266            |  19|   0|   19|          0|
    |j_0_reg_343                       |  10|   0|   10|          0|
    |j_reg_978                         |  10|   0|   10|          0|
    |k_0_reg_367                       |  10|   0|   10|          0|
    |k_reg_996                         |  10|   0|   10|          0|
    |lshr_ln1_reg_950                  |   9|   0|    9|          0|
    |lshr_ln1_reg_950_pp1_iter1_reg    |   9|   0|    9|          0|
    |lshr_ln_reg_916                   |   9|   0|    9|          0|
    |lshr_ln_reg_916_pp0_iter1_reg     |   9|   0|    9|          0|
    |mul_ln35_reg_1011                 |  32|   0|   32|          0|
    |output5_reg_859                   |  30|   0|   30|          0|
    |phi_ln19_reg_288                  |  10|   0|   10|          0|
    |phi_ln24_reg_321                  |  10|   0|   10|          0|
    |phi_ln43_reg_400                  |  10|   0|   10|          0|
    |select_ln17_1_reg_901             |  10|   0|   10|          0|
    |select_ln22_1_reg_935             |  10|   0|   10|          0|
    |select_ln41_1_reg_1030            |  10|   0|   10|          0|
    |trunc_ln19_reg_911                |   9|   0|    9|          0|
    |trunc_ln19_reg_911_pp0_iter1_reg  |   9|   0|    9|          0|
    |trunc_ln24_reg_945                |   9|   0|    9|          0|
    |trunc_ln24_reg_945_pp1_iter1_reg  |   9|   0|    9|          0|
    |zext_ln31_reg_969                 |  10|   0|   20|         10|
    |zext_ln32_reg_983                 |  10|   0|   20|         10|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 671|   0|  695|         24|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWREADY   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWADDR    |  in |    6|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WVALID    |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WREADY    | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WDATA     |  in |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WSTRB     |  in |    4|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARVALID   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARREADY   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARADDR    |  in |    6|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RVALID    | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RREADY    |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RDATA     | out |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RRESP     | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BVALID    | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BREADY    |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BRESP     | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|ap_clk                      |  in |    1| ap_ctrl_hs |     gemm     | return value |
|ap_rst_n                    |  in |    1| ap_ctrl_hs |     gemm     | return value |
|interrupt                   | out |    1| ap_ctrl_hs |     gemm     | return value |
|m_axi_DATA_BUNDLE_AWVALID   | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWREADY   |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWADDR    | out |   32|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWID      | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWLEN     | out |    8|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWSIZE    | out |    3|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWBURST   | out |    2|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWLOCK    | out |    2|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWCACHE   | out |    4|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWPROT    | out |    3|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWQOS     | out |    4|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWREGION  | out |    4|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_AWUSER    | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_WVALID    | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_WREADY    |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_WDATA     | out |   32|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_WSTRB     | out |    4|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_WLAST     | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_WID       | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_WUSER     | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARVALID   | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARREADY   |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARADDR    | out |   32|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARID      | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARLEN     | out |    8|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARSIZE    | out |    3|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARBURST   | out |    2|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARLOCK    | out |    2|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARCACHE   | out |    4|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARPROT    | out |    3|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARQOS     | out |    4|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARREGION  | out |    4|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_ARUSER    | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_RVALID    |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_RREADY    | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_RDATA     |  in |   32|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_RLAST     |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_RID       |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_RUSER     |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_RRESP     |  in |    2|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_BVALID    |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_BREADY    | out |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_BRESP     |  in |    2|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_BID       |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
|m_axi_DATA_BUNDLE_BUSER     |  in |    1|    m_axi   |  DATA_BUNDLE |    pointer   |
+----------------------------+-----+-----+------------+--------------+--------------+

