"D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cont_assincr.vhd=work"
