# RISC-V-5-Stages-Pipelining
A 32-bit RISC-V processor with a classic 5-stage pipeline (Fetch, Decode, Execute, Memory, Write Back). Implements the RV32I instruction set, with hazard detection and data forwarding. Ideal for learning, Verilog HDL, modular and open source.
