<div class="contentLayout2"><style>[data-colorid=xovx9ml9gy]{color:#333333} html[data-color-mode=dark] [data-colorid=xovx9ml9gy]{color:#cccccc}</style>
<div class="columnLayout three-equal" data-layout="three-equal">
<div class="cell normal" data-type="normal">
<div class="innerCell">
<p /></div>
</div>
<div class="cell normal" data-type="normal">
<div class="innerCell">
<p><span class="legacy-color-text-blue4"><u><strong>Code Coverage of SWITCH / TOP_ATP:</strong></u></span></p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Configuration</th><th class="confluenceTh">Stmt</th><th class="confluenceTh">Cond</th><th class="confluenceTh">FSM (State)</th><th colspan="1" class="confluenceTh">FSM (Trans)</th><th colspan="1" class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">switch_hier16x12</td><td class="confluenceTd">97.9%</td><td class="confluenceTd">100%</td><td class="confluenceTd">100%</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd">7 statements in logic_tree_bus_3 are not covered.</td></tr><tr><td class="confluenceTd">switch_hier8x8</td><td class="confluenceTd">96.8%</td><td class="confluenceTd">100%</td><td class="confluenceTd">100%</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><span>7 statements in logic_tree_bus_2 are not covered(u_vc0_arb)</span></td></tr><tr><td class="confluenceTd">switchhier8x8_nodelay</td><td class="confluenceTd">96.8%</td><td class="confluenceTd">100%</td><td class="confluenceTd">100%</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><span>7 statements in logic_tree_bus_3 are not covered.</span></td></tr></tbody></table></div></div>
</div>
<div class="cell normal" data-type="normal">
<div class="innerCell">
<p><span class="legacy-color-text-blue4"><u><strong>Code Coverage of TOP_SMI:</strong></u></span></p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Configuration</th><th class="confluenceTh">Stmt</th><th class="confluenceTh">Cond</th><th class="confluenceTh">FSM (State)</th><th colspan="1" class="confluenceTh">FSM (Trans)</th><th colspan="1" class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">top_smi_16x16_cfg1</td><td class="confluenceTd">99.6%</td><td class="confluenceTd">90%</td><td class="confluenceTd">100%</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><p>75% condition coverage in smi_pkt since this configuration has no DP.</p><p>Statement is not 100% since switch does not have 100% statement coveage</p></td></tr><tr><td class="confluenceTd">top_smi_7x7_hier_yellow</td><td class="confluenceTd">95.9%</td><td class="confluenceTd">100%</td><td class="confluenceTd">100%</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd">top_atp has 92.7% which contributes to the total statement coverage as not 100% (smi_pkt and smi_depkt has 100% statement coverage)</td></tr><tr><td class="confluenceTd">top_smi_ie2_16x16</td><td class="confluenceTd">97.2%</td><td class="confluenceTd">90%</td><td class="confluenceTd">100%</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><p>Statement is not 100% since the instantiation of top_atp in all the fabric is not 100% (smi_pkt and smi_depkt has 100% statement coverage)</p><p>75% condition coverage in smi_pkt since this configuration has no DP and hence contributes to condition coverage at the top_wrapper level of 90%</p></td></tr></tbody></table></div></div>
</div>
</div>
<div class="columnLayout three-equal" data-layout="three-equal">
<div class="cell normal" data-type="normal">
<div class="innerCell">
<p><span class="legacy-color-text-blue4"><u><strong>NOTE: We analyze coverage from:</strong></u></span></p><p><a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/regression/2019_01_01_2232/regression_report_2019_01_01_2232.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/regression/2019_01_01_2232/regression_report_2019_01_01_2232.html</a></p></div>
</div>
<div class="cell normal" data-type="normal">
<div class="innerCell">
<p><span class="legacy-color-text-blue4"><u><strong>TACHL Coverage of Switch / TOP_ATP components:</strong></u></span></p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Component</th><th class="confluenceTh">Stmt</th><th class="confluenceTh">Brch</th><th colspan="1" class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">arb_pri_rr1.tachl</td><td class="confluenceTd">100%</td><td class="confluenceTd">100%</td><td colspan="1" class="confluenceTd">-</td></tr><tr><td class="confluenceTd">arb_rr1.tachl</td><td class="confluenceTd">100%</td><td class="confluenceTd">100%</td><td colspan="1" class="confluenceTd">-</td></tr><tr><td class="confluenceTd">arb_rr2.tachl</td><td class="confluenceTd">96.23%</td><td class="confluenceTd">88.89%</td><td colspan="1" class="confluenceTd">width ==2,3 missing</td></tr><tr><td class="confluenceTd">arb_spri.tachl</td><td class="confluenceTd">100%</td><td class="confluenceTd">100%</td><td class="confluenceTd">&nbsp;</td></tr><tr><td class="confluenceTd">arb_wrr_rr1.tachl</td><td class="confluenceTd">95.74%</td><td class="confluenceTd">83.33%</td><td class="confluenceTd">error condition missing , needs exclusions</td></tr><tr><td class="confluenceTd">sym_async_adapter.tachl</td><td class="confluenceTd">56.48%</td><td class="confluenceTd">57.50%</td><td class="confluenceTd">logic related to protection missing, needs exclusions</td></tr><tr><td class="confluenceTd">sym_async_adapter_in.tachl</td><td class="confluenceTd">70.80%</td><td class="confluenceTd">61.90%</td><td class="confluenceTd">new interface code and protection missing, needs exclusions</td></tr><tr><td class="confluenceTd">sym_async_adapter_out.tachl</td><td class="confluenceTd">69.16%</td><td class="confluenceTd">61.90%</td><td class="confluenceTd">new interface code and protection missing, needs exclusions</td></tr><tr><td class="confluenceTd">sym_async_fifo_rd_ctl.tachl</td><td class="confluenceTd">72.29%</td><td class="confluenceTd">36.67%</td><td class="confluenceTd">addState == 1missing</td></tr><tr><td class="confluenceTd">sym_async_fifo_reg_dp.tachl</td><td class="confluenceTd">100%</td><td class="confluenceTd">100%</td><td class="confluenceTd">&nbsp;</td></tr><tr><td class="confluenceTd">sym_async_fifo_wt_ctl.tachl</td><td class="confluenceTd">73.12%</td><td class="confluenceTd">38.24%</td><td class="confluenceTd">if async code missing. addState == 1 missing</td></tr><tr><td class="confluenceTd">sym_gray2wrap1hot.tachl</td><td class="confluenceTd">100%</td><td class="confluenceTd">100%</td><td class="confluenceTd">&nbsp;</td></tr><tr><td class="confluenceTd">sym_pipe.tachl</td><td class="confluenceTd">83.78%</td><td class="confluenceTd">46.77%</td><td class="confluenceTd">pipefarword and simplePipe condition missing</td></tr><tr><td class="confluenceTd">sym_pipe_adapter.tachl</td><td class="confluenceTd">74.57%</td><td class="confluenceTd">58.65%</td><td class="confluenceTd">new interface code, protection and in_width == 1</td></tr><tr><td class="confluenceTd">sym_pipe_ctl.tachl</td><td class="confluenceTd">47.06%</td><td class="confluenceTd">30.77%</td><td class="confluenceTd">depth === 1 missing</td></tr><tr><td class="confluenceTd">sym_pipe_dp.tachl</td><td class="confluenceTd">42.99%</td><td class="confluenceTd">31.48%</td><td class="confluenceTd">new interface code, depth === 1 missing, exposeGuts</td></tr><tr><td class="confluenceTd">sym_sw_arb.tachl</td><td class="confluenceTd">77.44%</td><td class="confluenceTd">58.97%</td><td class="confluenceTd">prog weights,vclckstyle</td></tr><tr><td class="confluenceTd">sym_switch.tachl</td><td class="confluenceTd">75.50%</td><td class="confluenceTd">73.63%</td><td class="confluenceTd">prog weights</td></tr><tr><td class="confluenceTd">sym_vc_pipe_adapter.tachl</td><td class="confluenceTd">79.50%</td><td class="confluenceTd">60%</td><td class="confluenceTd">new interface and prog weights</td></tr><tr><td class="confluenceTd">sym_wrap1hot2gray.tachl</td><td class="confluenceTd">100%</td><td class="confluenceTd">100%</td><td class="confluenceTd">&nbsp;</td></tr></tbody></table></div></div>
</div>
<div class="cell normal" data-type="normal">
<div class="innerCell">
<p><span class="legacy-color-text-blue4"><u><strong>TACHL Coverage of Packetizer &amp; De-Packetizer Components:</strong></u></span></p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Component</th><th class="confluenceTh">Stmt</th><th class="confluenceTh">Brch</th><th colspan="1" class="confluenceTh">Comments</th></tr><tr><td colspan="1" class="confluenceTd">logic_tree/logic_tree_bus</td><td colspan="1" class="confluenceTd">94%</td><td colspan="1" class="confluenceTd">83.3%</td><td colspan="1" class="confluenceTd">Missing for width=1 and length &gt; 1</td></tr><tr><td colspan="1" class="confluenceTd">path_lookup</td><td colspan="1" class="confluenceTd">77%</td><td colspan="1" class="confluenceTd">50%</td><td colspan="1" class="confluenceTd">Missing invalid keys for the path_lookup</td></tr><tr><td colspan="1" class="confluenceTd">pkt_dec</td><td colspan="1" class="confluenceTd">53.2%</td><td colspan="1" class="confluenceTd">25.74%</td><td colspan="1" class="confluenceTd">Missing fixed serial mode, certain JSON parameters not enabled</td></tr><tr><td colspan="1" class="confluenceTd">pkt_dec_no_dp</td><td colspan="1" class="confluenceTd">87.8%</td><td colspan="1" class="confluenceTd">48.21%</td><td colspan="1" class="confluenceTd">Missing certain JSON parameters not being enabled</td></tr><tr><td colspan="1" class="confluenceTd">pkt_gen</td><td colspan="1" class="confluenceTd">48.2%</td><td colspan="1" class="confluenceTd">17.97%</td><td colspan="1" class="confluenceTd">fixed serial mode</td></tr><tr><td colspan="1" class="confluenceTd">pkt_gen_no_dp</td><td colspan="1" class="confluenceTd">87.86%</td><td colspan="1" class="confluenceTd">48.21%</td><td colspan="1" class="confluenceTd">certain JSON parameters not enabled</td></tr><tr><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">15.23%</td><td colspan="1" class="confluenceTd">8.52%</td><td colspan="1" class="confluenceTd">Missing certain protection style</td></tr><tr><td colspan="1" class="confluenceTd">smi_depkt</td><td colspan="1" class="confluenceTd">72%</td><td colspan="1" class="confluenceTd">68.29%</td><td colspan="1" class="confluenceTd">Support for old and new interface style,pipeLevelAtp=0</td></tr><tr><td colspan="1" class="confluenceTd">smi_pkt</td><td colspan="1" class="confluenceTd">51.88%</td><td colspan="1" class="confluenceTd">54.95%</td><td colspan="1" class="confluenceTd"><span data-colorid="xovx9ml9gy" style="text-decoration: none;">Support for old and new interface style, pipeLevelAtp=0</span></td></tr><tr><td colspan="1" class="confluenceTd">smi_vc_mux</td><td colspan="1" class="confluenceTd">97.82%</td><td colspan="1" class="confluenceTd">50%</td><td colspan="1" class="confluenceTd">missing enSmiDP and arbMode = pri</td></tr></tbody></table></div></div>
</div>
</div>
<div class="columnLayout three-equal" data-layout="three-equal">
<div class="cell normal" data-type="normal">
<div class="innerCell">
<p><span class="legacy-color-text-blue4"><strong>ACTION ITEMS:</strong></span></p><ul class="inline-task-list" data-inline-tasks-content-id="16163050"><li data-inline-task-id="3"><a class="confluence-userlink user-mention" data-account-id="624b37b7258562006fa692b4" href="https://arterisip.atlassian.net/wiki/people/624b37b7258562006fa692b4?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sumit Dhamanwala (Deactivated)</a>, Please remove common components from &quot;TACHL Coverage of Packetizer &amp; De-Packetizer Components&quot; table.</li><li data-inline-task-id="2"><a class="confluence-userlink user-mention" data-account-id="624b374a258562006fa6926d" href="https://arterisip.atlassian.net/wiki/people/624b374a258562006fa6926d?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chandra Veedhi (Deactivated)</a>, Please list out the configurations we need add in TOP_ATP / SWITCH to cover remaining adapters.&nbsp;<br /><br /></li></ul>
</div>
</div>
<div class="cell normal" data-type="normal">
<div class="innerCell">
<p>&nbsp;</p></div>
</div>
<div class="cell normal" data-type="normal">
<div class="innerCell">
<p>&nbsp;</p></div>
</div>
</div>
</div>