#include "IR/Dialect.h"
#include "Transforms/Passes.h"
#include "amd/include/Dialect/TritonAMDGPU/IR/Dialect.h"
#include "ir.h" // TritonOpBuilder
#include "mlir/Dialect/LLVMIR/ROCDLDialect.h"
#include "mlir/Pass/PassManager.h"
#include "nvidia/include/Dialect/NVGPU/IR/Dialect.h"
#include "passes.h"
#include "third_party/amd/include/Dialect/TritonAMDGPU/IR/Dialect.h"
#include "tlx/dialect/include/Transforms/Passes.h"
#include "triton/Dialect/Triton/IR/Dialect.h"
#include "triton/Dialect/TritonGPU/IR/Dialect.h"
#include "triton/Dialect/TritonGPU/Transforms/Utility.h"
#include "triton/Dialect/TritonNvidiaGPU/IR/Dialect.h"
#include "triton/Tools/LayoutUtils.h"
#include "triton/Tools/LinearLayout.h"
#include "llvm/Support/Casting.h"

namespace py = pybind11;
using namespace ir;
using namespace mlir;
namespace tt = triton;
namespace ttg = triton::gpu;
namespace ttng = triton::nvidia_gpu;
namespace tlx = triton::tlx;
namespace amdgpu = triton::amdgpu;
namespace ttag = triton::amdgpu;

// Construct a CGAEncodingAttr from legacy (CTAsPerCGA, CTASplitNum, CTAOrder)
// params. The single-CTA case must go through get1CTALayout: feeding all-1
// params to CGAEncodingAttr::fromSplitParams builds a layout whose out-dims
// don't survive transposeOuts, tripping a fatal LinearLayout assert.
static ttg::CGAEncodingAttr makeCGALayout(mlir::MLIRContext *ctx,
                                          llvm::ArrayRef<unsigned> CTAsPerCGA,
                                          llvm::ArrayRef<unsigned> CTASplitNum,
                                          llvm::ArrayRef<unsigned> CTAOrder) {
  unsigned rank = CTAsPerCGA.size();
  bool isSingleCTA =
      llvm::all_of(CTAsPerCGA, [](unsigned c) { return c == 1; });
  if (isSingleCTA)
    return ttg::CGAEncodingAttr::get1CTALayout(ctx, rank);
  return ttg::CGAEncodingAttr::fromSplitParams(ctx, CTAsPerCGA, CTASplitNum,
                                               CTAOrder);
}

void init_triton_tlx_ir(py::module &&m) {
  auto *builder_cls = ir::getBuilderClass();
  builder_cls
      ->def(
          "create_memdesc_subview",
          [](TritonOpBuilder &self, Value localAlloc,
             Value bufferIdx) -> mlir::Value {
            auto localAllocType = cast<ttg::MemDescType>(localAlloc.getType());
            auto localAllocShape = localAllocType.getShape();
            Type memDescType;
            if (localAllocShape.size() == 1) {
              memDescType = ttg::MemDescType::get(
                  {1}, localAllocType.getElementType(),
                  localAllocType.getEncoding(), localAllocType.getMemorySpace(),
                  /*mutableMemory=*/localAllocType.getMutableMemory());
            } else {
              memDescType = ttg::MemDescType::get(
                  localAllocShape.drop_front(), localAllocType.getElementType(),
                  localAllocType.getEncoding(), localAllocType.getMemorySpace(),
                  /*mutableMemory=*/localAllocType.getMutableMemory());
            }
            return self.create<ttg::MemDescIndexOp>(memDescType, localAlloc,
                                                    bufferIdx);
          })
      .def("create_memdesc_subslice",
           [](TritonOpBuilder &self, Value localAlloc,
              std::vector<int32_t> offsets,
              std::vector<int64_t> newShape) -> mlir::Value {
             auto localAllocType = cast<ttg::MemDescType>(localAlloc.getType());
             auto localAllocShape = localAllocType.getShape();
             assert(localAllocShape.size() == offsets.size() &&
                    "shape mismatch");
             assert(localAllocShape.size() == newShape.size() &&
                    "shape mismatch");
             Type memDescType;
             memDescType = ttg::MemDescType::get(
                 newShape, localAllocType.getElementType(),
                 localAllocType.getEncoding(), localAllocType.getMemorySpace(),
                 /*mutableMemory=*/localAllocType.getMutableMemory(),
                 localAllocShape);

             return self.create<ttg::MemDescSubsliceOp>(memDescType, localAlloc,
                                                        offsets);
           })
      .def("create_require_layout",
           [](TritonOpBuilder &self, Value &v, Attribute &encoding) -> Value {
             Type newType;
             if (auto type = dyn_cast<ttg::MemDescType>(v.getType())) {
               // consider allocation type for subslice
               SmallVector<int64_t> allocShape(type.getAllocShape());
               if (isa<ttng::TensorMemoryScalesEncodingAttr>(encoding))
                 allocShape.assign(type.getShape().begin(),
                                   type.getShape().end());
               newType = ttg::MemDescType::get(
                   type.getShape(), type.getElementType(), encoding,
                   type.getMemorySpace(), type.getMutableMemory(), allocShape);
               return self.create<tlx::RequireLayoutOp>(newType, v);
             } else if (auto type = dyn_cast<RankedTensorType>(v.getType())) {
               Attribute tensorEncoding = tlx::wrapNoVerifyLayout(encoding);
               newType = RankedTensorType::get(
                   type.getShape(), type.getElementType(), tensorEncoding);
               return self.create<tlx::RequireLayoutOp>(newType, v);
             } else {
               throw std::runtime_error("Unsupported type");
             }
           })
      .def("create_release_layout",
           [](TritonOpBuilder &self, Value &v) -> Value {
             if (auto type = dyn_cast<RankedTensorType>(v.getType())) {
               assert(type.getEncoding() && "Expect layout encoding");
               auto newType = RankedTensorType::get(type.getShape(),
                                                    type.getElementType());
               return self.create<tlx::ReleaseLayoutOp>(newType, v);
             } else {
               throw std::runtime_error("Unsupported type");
             }
           })
      .def("create_dump_layout",
           [](TritonOpBuilder &self, Value &v) -> void {
             self.create<tlx::DumpLayoutOp>(v);
           })
      .def("create_local_load",
           [](TritonOpBuilder &self, Value subView,
              std::optional<Value> asyncToken) -> mlir::Value {
             auto subViewType = cast<ttg::MemDescType>(subView.getType());
             auto newType = RankedTensorType::get(subViewType.getShape(),
                                                  subViewType.getElementType());
             return self.create<ttg::LocalLoadOp>(newType, subView,
                                                  asyncToken.value_or(Value()));
           })
      .def("create_local_store",
           [](TritonOpBuilder &self, Value &dst, Value &regValues) -> void {
             self.create<ttg::LocalStoreOp>(regValues, dst);
           })
      .def("create_local_gather",
           [](TritonOpBuilder &self, Value subView, Value indices,
              int32_t axis) -> Value {
             auto ctx = self.getContext();
             auto i32Ty = IntegerType::get(ctx, 32);
             auto axisAttr = IntegerAttr::get(i32Ty, axis);
             auto subViewType = cast<ttg::MemDescType>(subView.getType());
             auto indicesType = dyn_cast<RankedTensorType>(indices.getType());
             auto resultType = RankedTensorType::get(
                 indicesType.getShape(), subViewType.getElementType());
             return self.create<ttg::LocalGatherOp>(resultType, subView,
                                                    indices, axisAttr);
           })
      .def("create_local_scatter",
           [](TritonOpBuilder &self, Value subView, Value values, Value indices,
              int32_t axis) {
             auto ctx = self.getContext();
             auto i32Ty = IntegerType::get(ctx, 32);
             auto axisAttr = IntegerAttr::get(i32Ty, axis);
             self.create<ttg::LocalScatterOp>(subView, values, indices,
                                              axisAttr);
           })
      .def("create_tmem_copy",
           [](TritonOpBuilder &self, Value src, Value dst) {
             self.create<ttng::TMEMCopyOp>(src, dst, /*barrier=*/Value());
           })
      .def("create_remote_store",
           [](TritonOpBuilder &self, Value &dst, Value &regValues,
              Value remoteCTARank) -> void {
             self.create<ttg::RemoteShmemStoreOp>(regValues, dst,
                                                  remoteCTARank);
           })
      .def("create_async_remote_store",
           [](TritonOpBuilder &self, Value &dst, Value &regValues,
              Value remoteCTARank, Value barrier) -> void {
             self.create<ttg::AsyncRemoteShmemStoreOp>(regValues, dst,
                                                       remoteCTARank, barrier);
           })
      .def("create_async_remote_copy",
           [](TritonOpBuilder &self, Value &src, Value &dst,
              Value remoteCTARank, Value barrier) -> void {
             self.create<ttg::AsyncRemoteShmemCopyOp>(src, dst, remoteCTARank,
                                                      barrier);
           })
      .def("make_swizzled_shared_encoding_attr",
           [](TritonOpBuilder &self, unsigned vectorSize, unsigned perPhase,
              unsigned maxPhase, std::vector<unsigned> order,
              std::vector<unsigned> CTAsPerCGA,
              std::vector<unsigned> CTASplitNum,
              std::vector<unsigned> CTAOrder) {
             assert(order.size() == CTAsPerCGA.size() && "shape mismatch");
             assert(order.size() == CTASplitNum.size() && "shape mismatch");
             assert(order.size() == CTAOrder.size() && "shape mismatch");
             auto context = self.getBuilder().getContext();
             auto CTALayout =
                 makeCGALayout(context, CTAsPerCGA, CTASplitNum, CTAOrder);
             return mlir::cast<Attribute>(ttg::SwizzledSharedEncodingAttr::get(
                 context, vectorSize, perPhase, maxPhase, order, CTALayout));
           })
      .def("make_padded_shared_encoding_attr",
           [](TritonOpBuilder &self, std::vector<unsigned> intervals,
              std::vector<unsigned> paddings, std::vector<unsigned> order,
              std::vector<int64_t> shape, std::vector<unsigned> CTAsPerCGA,
              std::vector<unsigned> CTASplitNum,
              std::vector<unsigned> CTAOrder) {
             assert(intervals.size() == paddings.size() &&
                    "intervals/paddings size mismatch");
             assert(order.size() == shape.size() &&
                    "order/shape rank mismatch");
             auto context = self.getBuilder().getContext();
             llvm::SmallVector<std::pair<unsigned, unsigned>> intervalPads;
             intervalPads.reserve(intervals.size());
             for (auto [i, p] : llvm::zip(intervals, paddings))
               intervalPads.emplace_back(i, p);
             auto CTALayout =
                 makeCGALayout(context, CTAsPerCGA, CTASplitNum, CTAOrder);
             return mlir::cast<Attribute>(ttg::PaddedSharedEncodingAttr::get(
                 context, intervalPads, order, shape, CTALayout));
           })
      .def("make_tensor_memory_encoding_attr",
           [](TritonOpBuilder &self, unsigned blockM, unsigned blockN,
              unsigned colStride, unsigned CTASplitM, unsigned CTASplitN,
              unsigned ctaMode) {
             auto context = self.getBuilder().getContext();
             llvm::SmallVector<unsigned, 2> splits = {CTASplitM, CTASplitN};
             llvm::SmallVector<unsigned, 2> order = {0, 1};
             auto cgaLayout = makeCGALayout(context, splits, splits, order);
             return mlir::cast<Attribute>(ttng::TensorMemoryEncodingAttr::get(
                 context, blockM, blockN, colStride, cgaLayout,
                 /*twoCTAs=*/false,
                 static_cast<ttng::TensorMemoryCTAMode>(ctaMode)));
           })
      .def("make_tensor_memory_scales_encoding_attr",
           [](TritonOpBuilder &self, unsigned CTASplitM, unsigned CTASplitN) {
             auto context = self.getBuilder().getContext();
             llvm::SmallVector<unsigned, 2> splits = {CTASplitM, CTASplitN};
             llvm::SmallVector<unsigned, 2> order = {0, 1};
             auto cgaLayout = makeCGALayout(context, splits, splits, order);
             return mlir::cast<Attribute>(
                 ttng::TensorMemoryScalesEncodingAttr::get(context, cgaLayout));
           })
      .def("make_nv_mma_shared_encoding_attr",
           [](TritonOpBuilder &self, std::vector<int64_t> shape,
              std::vector<unsigned> order, Type &elemType,
              std::vector<unsigned> CTAsPerCGA,
              std::vector<unsigned> CTASplitNum, std::vector<unsigned> CTAOrder,
              bool fp4Padded, bool swizzled) {
             /* Validation logic for user defined layout encoding begin */
             assert(shape.size() == order.size());
             assert(order.size() == CTAsPerCGA.size());
             assert(CTAsPerCGA.size() == CTASplitNum.size());
             assert(CTASplitNum.size() == CTAOrder.size());
             /* Validation logic for user defined layout encoding end */

             auto context = self.getBuilder().getContext();
             auto CTALayout =
                 makeCGALayout(context, CTAsPerCGA, CTASplitNum, CTAOrder);
             if (swizzled) {
               return mlir::cast<Attribute>(ttg::NVMMASharedEncodingAttr::get(
                   context, shape, order, CTALayout, elemType, fp4Padded));
             } else {
               // For 1D tensors, transposed is meaningless — set to false so
               // that isTMACompatibleEncoding accepts the encoding.
               bool transposed = order.size() > 1 ? (order[0] == 0) : false;
               return mlir::cast<Attribute>(ttg::NVMMASharedEncodingAttr::get(
                   context, /*swizzlingByteWidth=*/0, transposed,
                   elemType.getIntOrFloatBitWidth(), fp4Padded, CTALayout));
             }
           })
      .def("make_nv_mma_encoding_attr",
           [](TritonOpBuilder &self, Value opndA, Value opndAcc,
              unsigned versionMajor, unsigned versionMinor,
              unsigned moduleNumWarps) {
             auto context = self.getBuilder().getContext();
             auto dtypeA =
                 cast<ttg::TensorOrMemDesc>(opndA.getType()).getElementType();
             auto retType = cast<RankedTensorType>(opndAcc.getType());
             auto retShapePerCTA = retType.getShape();
             Block *parentBlock = self.getBuilder().getInsertionBlock();
             unsigned numWarps =
                 ttg::maybeLookupNumWarps(parentBlock).value_or(moduleNumWarps);
             auto instrShape = mmaVersionToInstrShape(
                 versionMajor, retShapePerCTA, dtypeA, numWarps);
             // Default to row partitioning for now. Should be smarter.
             SmallVector<unsigned, 2> warpsPerCTA = {numWarps, 1};
             SmallVector<unsigned, 2> CTAsPerCGA = {1, 1};
             SmallVector<unsigned, 2> CTASplitNum = {1, 1};
             SmallVector<unsigned, 2> CTAOrder = {1, 0};
             auto CTALayout =
                 makeCGALayout(context, CTAsPerCGA, CTASplitNum, CTAOrder);
             return tlx::wrapNoVerifyLayout(mlir::cast<Attribute>(
                 ttg::NvidiaMmaEncodingAttr::get(context, versionMajor,
                                                 versionMinor, warpsPerCTA,
                                                 CTALayout, instrShape)));
           })
      .def("make_dot_operand_encoding_attr",
           [](TritonOpBuilder &self, Value opnd, unsigned opIdx,
              Attribute parentEnc) -> Attribute {
             auto context = self.getBuilder().getContext();
             auto eltType =
                 cast<RankedTensorType>(opnd.getType()).getElementType();
             auto parent = tlx::unwrapNoVerifyLayout(parentEnc);
             assert(isa<ttg::DistributedEncodingTrait>(parent) &&
                    "dot operand parent must be a distributed layout");
             return tlx::wrapNoVerifyLayout(ttg::DotOperandEncodingAttr::get(
                 context, opIdx, parent, eltType));
           })
      .def("make_linear_encoding_attr",
           [](TritonOpBuilder &self, std::vector<std::vector<int>> regBases,
              std::vector<std::vector<int>> laneBases,
              std::vector<std::vector<int>> warpBases,
              std::vector<int64_t> shape) -> Attribute {
             auto context = self.getBuilder().getContext();
             auto kReg = mlir::StringAttr::get(context, "register");
             auto kLane = mlir::StringAttr::get(context, "lane");
             auto kWarp = mlir::StringAttr::get(context, "warp");
             auto kBlock = mlir::StringAttr::get(context, "block");
             auto outDims = tt::standardOutDimPairs(context, shape);
             auto ll =
                 tt::LinearLayout({{kReg, regBases},
                                   {kLane, laneBases},
                                   {kWarp, warpBases},
                                   {kBlock, std::vector<std::vector<int>>{}}},
                                  outDims,
                                  /*requiresSurjective=*/true);
             return tlx::wrapNoVerifyLayout(mlir::cast<Attribute>(
                 ttg::LinearEncodingAttr::get(context, std::move(ll))));
           })
      .def("make_dummy_register_layout_attr",
           [](TritonOpBuilder &self, std::vector<int64_t> shape,
              Type elementType, bool tmemCompatible) -> Attribute {
             return tlx::DummyRegisterLayoutAttr::get(
                 self.getContext(), shape, elementType, tmemCompatible);
           })
      .def("make_dummy_tmem_layout_attr",
           [](TritonOpBuilder &self) -> Attribute {
             return tlx::DummyTMEMLayoutAttr::get(self.getContext());
           })
      .def("create_fence_async_shared",
           [](TritonOpBuilder &self) -> void {
             self.create<ttng::FenceAsyncSharedOp>(false);
           })
      .def("create_warp_group_dot",
           [](TritonOpBuilder &self, mlir::Value &a, mlir::Value &b,
              mlir::Value &c, InputPrecision inputPrecision,
              int maxNumImpreciseAcc, bool isAsync) -> mlir::Value {
             return self.create<ttng::WarpGroupDotOp>(
                 c.getType(), a, b, c, nullptr, inputPrecision,
                 maxNumImpreciseAcc, isAsync);
           })
      .def("create_warp_group_dot_wait",
           [](TritonOpBuilder &self, std::vector<Value> inputs,
              unsigned pendings) -> std::vector<Value> {
             // Extract original sources for inputs wrapped in ReleaseLayoutOp.
             // These are the true operands to WarpGroupDotWaitOp.
             std::vector<Value> realInputs;
             realInputs.reserve(inputs.size());
             for (Value input : inputs) {
               if (auto releaseOp =
                       dyn_cast<tlx::ReleaseLayoutOp>(input.getDefiningOp()))
                 realInputs.push_back(releaseOp.getSrc());
               else
                 realInputs.push_back(input);
             }

             // Create the warp group wait op using the unwrapped input values.
             auto waitOp =
                 self.create<ttng::WarpGroupDotWaitOp>(realInputs, pendings);
             assert(waitOp.getNumResults() == inputs.size() &&
                    "Result count mismatch with inputs");

             // For each original input:
             // - If it was a ReleaseLayoutOp, move it after the wait op and
             // rewire it.
             // - Otherwise, return the raw wait result.
             std::vector<Value> outputs;
             outputs.reserve(inputs.size());
             for (unsigned i = 0; i < inputs.size(); ++i) {
               if (auto release = dyn_cast<tlx::ReleaseLayoutOp>(
                       inputs[i].getDefiningOp())) {
                 release->moveAfter(waitOp.getOperation());
                 release.getOperation()->setOperand(0, waitOp.getResult(i));
                 outputs.push_back(release.getResult());
               } else {
                 outputs.push_back(waitOp.getResult(i));
               }
             }
             return outputs;
           })
      // Barrier Ops
      .def("create_alloc_barriers",
           [](TritonOpBuilder &self, int numBarriers, int arriveCount,
              Attribute barrierEncoding) -> mlir::Value {
             auto context = self.getBuilder().getContext();
             auto memorySpace = ttg::SharedMemorySpaceAttr::get(context);
             auto barriersMemDescType = ttg::MemDescType::get(
                 {numBarriers}, self.getBuilder().getI64Type(), barrierEncoding,
                 memorySpace, /*mutableMemory=*/true);

             auto singleBarrierMemDescType = ttg::MemDescType::get(
                 {1}, self.getBuilder().getI64Type(), barrierEncoding,
                 barriersMemDescType.getMemorySpace(), /*mutableMemory=*/true);

             // Allocate buffer in shared memory
             mlir::Value bufferViews =
                 self.create<ttg::LocalAllocOp>(barriersMemDescType);

             //  Init barrier in each slot
             for (auto i = 0; i < numBarriers; i++) {
               // Obtain the single buffer view
               Value idx = arith::ConstantIntOp::create(
                   self.getBuilder(), bufferViews.getLoc(), i, 32);
               mlir::Value buf = self.create<ttg::MemDescIndexOp>(
                   singleBarrierMemDescType, bufferViews, idx);

               // Initialize mbarrier at buf view
               self.create<ttng::InitBarrierOp>(buf,
                                                /*number of arrives*/
                                                arriveCount);
             }

             // Return mlir::Value
             return bufferViews;
           })
      .def("create_barrier_wait",
           [](TritonOpBuilder &self, Value mbarrerLoc, Value phase,
              Value pred) -> void {
             self.create<ttng::WaitBarrierOp>(mbarrerLoc, phase, pred);
           })
      .def("create_barrier_arrive",
           [](TritonOpBuilder &self, Value mbarrerLoc, int arriveCount,
              std::optional<Value> pred) -> void {
             if (pred.has_value())
               self.create<ttng::ArriveBarrierOp>(mbarrerLoc, arriveCount,
                                                  pred.value());
             else
               self.create<ttng::ArriveBarrierOp>(mbarrerLoc, arriveCount);
           })
      .def("create_warp_barrier_arrive",
           [](TritonOpBuilder &self, Value mbarrierLoc, int arriveCount,
              std::optional<Value> pred) -> void {
             if (pred.has_value())
               self.create<ttng::ArriveBarrierOp>(mbarrierLoc, arriveCount,
                                                  pred.value(),
                                                  /*perThread=*/true);
             else
               self.create<ttng::ArriveBarrierOp>(mbarrierLoc, arriveCount,
                                                  /*perThread=*/true);
           })
      .def("create_named_barrier_wait",
           [](TritonOpBuilder &self, Value barrier, Value numThreads) -> void {
             self.create<ttng::NamedBarrierWaitOp>(barrier, numThreads);
           })
      .def("create_named_barrier_arrive",
           [](TritonOpBuilder &self, Value barrier, Value numThreads) -> void {
             self.create<ttng::NamedBarrierArriveOp>(barrier, numThreads);
           })
      .def("create_barrier_expect",
           [](TritonOpBuilder &self, Value mbarrerLoc, int expectBytes,
              Value pred) -> void {
             self.create<ttng::BarrierExpectOp>(mbarrerLoc, expectBytes, pred);
           })
      .def("create_cluster_barrier",
           [](TritonOpBuilder &self) -> void {
             self.create<triton::nvidia_gpu::ClusterArriveOp>(false);
             self.create<triton::nvidia_gpu::ClusterWaitOp>();
           })
      .def("create_fence_mbarrier_init_cluster",
           [](TritonOpBuilder &self) -> void {
             self.create<ttng::FenceMBarrierInitReleaseClusterOp>();
           })
      .def("create_tmem_alloc",
           [](TritonOpBuilder &self, std::vector<int64_t> shape,
              Type &elementType, Attribute &encoding,
              std::optional<Value> alias,
              std::optional<Value> storageAlias) -> mlir::Value {
             auto context = self.getBuilder().getContext();
             auto memorySpace = ttng::TensorMemorySpaceAttr::get(context);
             auto memDesc =
                 ttg::MemDescType::get(shape, elementType, encoding,
                                       memorySpace, /*mutableMemory=*/true);
             if (alias)
               return self.create<tlx::LocalAliasOp>(memDesc, *alias);
             else if (storageAlias)
               return self.create<tlx::StorageAliasLocalAllocOp>(memDesc,
                                                                 *storageAlias);
             else
               return self.create<ttng::TMEMAllocOp>(memDesc, nullptr);
           })
      .def(
          "create_tmem_load",
          [](TritonOpBuilder &self, Value subView, Attribute &layoutEncoding,
             std::optional<Value> asyncToken, bool userLayout) -> mlir::Value {
            auto subViewType = cast<ttg::MemDescType>(subView.getType());

            // layoutEncoding must be TMEM compatible
            Attribute tensorEncoding = tlx::wrapNoVerifyLayout(layoutEncoding);
            auto newType = RankedTensorType::get(subViewType.getShape(),
                                                 subViewType.getElementType(),
                                                 tensorEncoding);
            ttng::TMEMLoadOp loadOp =
                asyncToken.has_value()
                    ? ttng::TMEMLoadOp::create(
                          self.getBuilder(), self.getLastLoc(), newType, Type(),
                          subView, asyncToken.value())
                    : ttng::TMEMLoadOp::create(self.getBuilder(),
                                               self.getLastLoc(), newType,
                                               subView);
            // Mark the result layout as user-specified so layout passes treat
            // it as a hard anchor and do not rewrite it to a "preferred" TMEM
            // layout (see TMemLoadReducePattern in OptimizeTMemLayouts).
            if (userLayout)
              loadOp->setAttr("tlx.user_layout",
                              self.getBuilder().getUnitAttr());
            return loadOp;
          },
          py::arg("subView"), py::arg("layoutEncoding"), py::arg("asyncToken"),
          py::arg("userLayout") = false)
      .def("create_tmem_store",
           [](TritonOpBuilder &self, Value &dst, Value &src) -> void {
             Value pred = self.create<arith::ConstantIntOp>(1, 1);
             self.create<ttng::TMEMStoreOp>(dst, src, pred);
           })
      .def("create_tmem_subslice",
           [](TritonOpBuilder &self, Value &src, int offset,
              int size) -> mlir::Value {
             // TMEMSubSliceOp::verify() already checks src/dst layouts. Keep
             // these lightweight frontend shape checks close to construction.
             auto srcTy = dyn_cast<triton::gpu::MemDescType>(src.getType());
             assert(srcTy != nullptr && "Expect MemDescType for src");
             auto shape = srcTy.getShape();
             assert(!shape.empty() && "Expect non-empty shape for src");
             auto dimN = shape.back();
             assert(offset >= 0 && offset < dimN && "Invalid offset");
             assert(size > 0 && size <= dimN - offset && "Invalid size");
             return self.create<ttng::TMEMSubSliceOp>(src, offset, size);
           })
      .def("create_tcgen5_dot",
           [](TritonOpBuilder &self, mlir::Value &a, mlir::Value &b,
              mlir::Value &d, std::optional<Value> useD,
              std::optional<Value> pred, bool twoCTAs,
              std::vector<Value> mBarriers, bool isAsync) -> void {
             Value predTrue = self.create<arith::ConstantIntOp>(1, 1);
             std::vector<Value> barrierPreds(mBarriers.size(), predTrue);
             auto tokType = self.getBuilder().getType<ttg::AsyncTokenType>();
             self.create<ttng::TCGen5MMAOp>(
                 tokType, a, b, d, Value(),
                 useD.has_value() ? useD.value() : predTrue /*useD*/,
                 pred.has_value() ? pred.value() : predTrue /*pred*/, twoCTAs,
                 /*multicast=*/false, ValueRange(mBarriers),
                 ValueRange(barrierPreds), isAsync);
           })
      .def("create_tcgen5_dot_scaled",
           [](TritonOpBuilder &self, Value a, Value b, Value d, Value aScale,
              Value bScale, tt::ScaleDotElemType aType,
              tt::ScaleDotElemType bType, std::optional<Value> useD,
              std::optional<Value> pred, bool twoCTAs,
              std::vector<Value> mBarriers, bool isAsync) -> void {
             Value predTrue = self.create<arith::ConstantIntOp>(1, 1);
             std::vector<Value> barrierPreds(mBarriers.size(), predTrue);
             auto tokType = self.getBuilder().getType<ttg::AsyncTokenType>();
             // assert aScale and bScale are in either smem or tmem
             assert(isa<ttg::MemDescType>(aScale.getType()) &&
                    "Expect MemDescType for aScale");
             assert(isa<ttg::MemDescType>(bScale.getType()) &&
                    "Expect MemDescType for bScale");
             self.create<ttng::TCGen5MMAScaledOp>(
                 tokType, a, b, d, Value(), aScale, bScale, aType, bType,
                 useD.has_value() ? useD.value() : predTrue /*useD*/,
                 pred.has_value() ? pred.value() : predTrue /*pred*/, twoCTAs,
                 ValueRange(mBarriers), ValueRange(barrierPreds), isAsync);
           })
      .def("create_tcgen05_commit",
           [](TritonOpBuilder &self, Value &barrier, Value &pred) -> void {
             self.create<ttng::TCGen5CommitOp>(barrier, pred,
                                               /*descs=*/ValueRange{});
           })
      .def("create_async_commit_group",
           [](TritonOpBuilder &self,
              std::vector<Value> asyncTokens) -> mlir::Value {
             return self.create<ttg::AsyncCommitGroupOp>(asyncTokens);
           })
      .def("create_async_wait",
           [](TritonOpBuilder &self, std::vector<Value> asyncTokens,
              unsigned pendings) -> mlir::Value {
             return self.create<ttg::AsyncWaitOp>(asyncTokens, pendings);
           })
      .def("create_async_tdm_copy_global_to_local",
           [](TritonOpBuilder &self, Value desc, std::vector<Value> indices,
              Value result, Value pred,
              std::optional<Value> barrier) -> mlir::Value {
             Value pred32 = pred;
             if (auto intTy = dyn_cast<IntegerType>(pred.getType())) {
               if (intTy.getWidth() == 1) {
                 pred32 = self.create<arith::ExtUIOp>(
                     self.getBuilder().getI32Type(), pred);
               }
             }
             return self.create<amdgpu::AsyncTDMCopyGlobalToLocalOp>(
                 desc, indices, result, pred32, barrier.value_or(Value()));
           })
      .def("create_async_tdm_copy_local_to_global",
           [](TritonOpBuilder &self, Value desc, std::vector<Value> indices,
              Value src, std::optional<Value> barrier) {
             self.create<amdgpu::AsyncTDMCopyLocalToGlobalOp>(
                 desc, indices, src, barrier.value_or(Value()));
           })
      .def("create_tdm_prefetch",
           [](TritonOpBuilder &self, Value desc, std::vector<Value> indices,
              Value pred, bool speculative) {
             Value pred1 = pred;
             if (auto intTy = dyn_cast<IntegerType>(pred.getType())) {
               if (intTy.getWidth() != 1) {
                 pred1 = self.create<arith::TruncIOp>(
                     self.getBuilder().getI1Type(), pred);
               }
             }
             self.create<amdgpu::TDMPrefetchOp>(desc, indices, pred1,
                                                speculative,
                                                /*returnOffsets=*/nullptr);
           })
      .def("create_async_tdm_wait",
           [](TritonOpBuilder &self, std::vector<Value> asyncTokens,
              unsigned pendings) -> mlir::Value {
             return self.create<amdgpu::AsyncTDMWait>(asyncTokens, pendings);
           })
      .def("create_memdesc_trans",
           [](TritonOpBuilder &self, Value &arg,
              std::vector<int32_t> order) -> mlir::Value {
             return self.create<ttg::MemDescTransOp>(arg, order);
           })
      .def("create_memdesc_reshape",
           [](TritonOpBuilder &self, Value &src,
              std::vector<int64_t> shape) -> mlir::Value {
             return self.create<ttg::MemDescReshapeOp>(src, shape);
           })
      .def("create_memdesc_reinterpret",
           [](TritonOpBuilder &self, Value &src, Type &newElementType,
              std::vector<int64_t> newShape) -> mlir::Value {
             auto oldType = cast<ttg::MemDescType>(src.getType());
             assert(oldType && "Expect MemDescType for src");
             auto encoding = oldType.getEncoding();

             auto newType = ttg::MemDescType::get(
                 newShape, newElementType, encoding, oldType.getMemorySpace(),
                 oldType.getMutableMemory());
             return self.create<ttg::MemDescReinterpretOp>(newType, src);
           })
      .def("get_memdesc_type",
           [](TritonOpBuilder &self, std::vector<int64_t> shape,
              Type &elementType, Attribute &encoding,
              std::string storage) -> Type {
             auto context = self.getBuilder().getContext();
             Attribute memorySpace;
             if (storage == "tmem")
               memorySpace = ttng::TensorMemorySpaceAttr::get(context);
             else if (storage == "smem") {
               memorySpace = ttg::SharedMemorySpaceAttr::get(context);
             } else if (storage == "smemCluster") {
               memorySpace = ttng::SharedClusterMemorySpaceAttr::get(context);
             } else {
               llvm_unreachable("Unknown storage type");
             }
             return ttg::MemDescType::get(shape, elementType, encoding,
                                          memorySpace, /*mutableMemory=*/true);
           })
      .def("create_local_alloc",
           [](TritonOpBuilder &self, std::vector<int64_t> shape,
              Type &elementType, Attribute &encoding,
              std::optional<Value> alias,
              std::optional<Value> storageAlias) -> mlir::Value {
             auto context = self.getBuilder().getContext();
             auto memorySpace = ttg::SharedMemorySpaceAttr::get(context);
             auto memDesc =
                 ttg::MemDescType::get(shape, elementType, encoding,
                                       memorySpace, /*mutableMemory=*/true);
             if (alias)
               return self.create<tlx::LocalAliasOp>(memDesc, *alias);
             else if (storageAlias)
               return self.create<tlx::StorageAliasLocalAllocOp>(memDesc,
                                                                 *storageAlias);
             else
               return self.create<ttg::LocalAllocOp>(memDesc);
           })
      .def("create_storage_alias_spec",
           [](TritonOpBuilder &self, const std::string &storage,
              std::optional<int64_t> bufferSizeBytes) -> mlir::Value {
             auto context = self.getBuilder().getContext();

             // Parse storage kind (smemCluster is not allowed)
             tlx::StorageKind storageKind;
             if (storage == "smem") {
               storageKind = tlx::StorageKind::smem;
             } else if (storage == "tmem") {
               storageKind = tlx::StorageKind::tmem;
             } else if (storage == "smemCluster") {
               throw std::invalid_argument("smemCluster storage is not "
                                           "supported for storage_alias_spec");
             } else {
               throw std::invalid_argument("Unknown storage type: " + storage);
             }

             // Create the result type
             auto resultType = tlx::StorageAliasSpecType::get(
                 context, storageKind, bufferSizeBytes);

             // Create the attributes
             auto storageAttr = tlx::StorageKindAttr::get(context, storageKind);
             mlir::IntegerAttr bufferSizeAttr = nullptr;
             if (bufferSizeBytes) {
               bufferSizeAttr =
                   self.getBuilder().getI64IntegerAttr(*bufferSizeBytes);
             }
             // buffer_shape is computed by the StorageAliasSizeDefinition pass
             mlir::DenseI64ArrayAttr bufferShapeAttr = nullptr;

             // Create the operation
             return self.create<tlx::StorageAliasSpecOp>(
                 resultType, storageAttr, bufferSizeAttr, bufferShapeAttr);
           })
      .def("create_reuse_group",
           [](TritonOpBuilder &self, const std::vector<mlir::Value> &elements,
              const std::string &groupKind, int64_t groupSize) -> mlir::Value {
             auto context = self.getBuilder().getContext();

             // Parse group kind
             tlx::ReuseGroupKind groupKindEnum;
             if (groupKind == "shared") {
               groupKindEnum = tlx::ReuseGroupKind::shared;
             } else if (groupKind == "distinct") {
               groupKindEnum = tlx::ReuseGroupKind::distinct;
             } else {
               throw std::invalid_argument("Unknown group_kind: " + groupKind +
                                           ", expected 'shared' or 'distinct'");
             }

             // Validate group_size
             if (groupSize < 1) {
               throw std::invalid_argument(
                   "group_size must be a positive integer, got " +
                   std::to_string(groupSize));
             }

             // Create the result type
             auto resultType = tlx::ReuseGroupType::get(context, groupKindEnum);

             // Create the group_kind attribute
             auto groupKindAttr =
                 tlx::ReuseGroupKindAttr::get(context, groupKindEnum);

             // Create the group_size attribute
             auto groupSizeAttr =
                 self.getBuilder().getI64IntegerAttr(groupSize);

             // Create the operation (no storage_alias_spec - that's handled by
             // set_buffer_overlap)
             return self.create<tlx::ReuseGroupOp>(
                 resultType, elements, groupKindAttr, groupSizeAttr);
           })
      .def("create_set_buffer_overlap",
           [](TritonOpBuilder &self, mlir::Value storageAliasSpec,
              mlir::Value overlapDef) -> void {
             // Create the set_buffer_overlap operation
             // This links the storage_alias_spec to the reuse_group tree
             self.create<tlx::SetBufferOverlapOp>(storageAliasSpec, overlapDef);
           })
      .def("create_alloc_clc_responses",
           [](TritonOpBuilder &self, int numResponses,
              Attribute clcResEncoding) -> mlir::Value {
             auto context = self.getBuilder().getContext();
             auto memorySpace = ttg::SharedMemorySpaceAttr::get(context);
             auto memDescType = ttg::MemDescType::get(
                 {numResponses},
                 self.getBuilder().getIntegerType(128, /*signed=*/false),
                 clcResEncoding, memorySpace, /*mutableMemory=*/true);

             mlir::Value bufferViews =
                 self.create<ttg::LocalAllocOp>(memDescType);

             return bufferViews;
           })
      .def("clc_issue",
           [](TritonOpBuilder &self, Value responseAddr, Value mbar) -> void {
             self.create<ttng::AsyncCLCTryCancelOp>(mbar, responseAddr);
           })
      // clc_query: Extract CTA ID (3D) from CLC response.
      //
      // Returns a vector of 3 values {ctaIdX, ctaIdY, ctaIdZ} decoded from the
      // CLC response buffer. The X dimension is offset by cluster_cta_rank()
      // so each CTA gets a unique tile assignment (CTA 0 gets tile N, CTA 1
      // gets tile N+1, etc.). Returns {-1, -1, -1} if no work available.
      //
      // Note: For single-CTA clusters, cluster_cta_rank() returns 0, so the
      // offset is a no-op. This allows the same code path for both cases.
      .def("clc_query",
           [](TritonOpBuilder &self, Value responseAddr) -> std::vector<Value> {
             auto queryOp = self.create<ttng::CLCQueryCancelOp>(responseAddr);
             Value ctaIdX = queryOp.getCtaIdX();
             Value ctaIdY = queryOp.getCtaIdY();
             Value ctaIdZ = queryOp.getCtaIdZ();
             // Always offset X by cluster_cta_rank() - for single CTA, rank=0
             Value ctaRank = self.create<triton::nvgpu::ClusterCTAIdOp>(
                 self.getBuilder().getI32Type());
             Value negOne = self.create<mlir::arith::ConstantIntOp>(-1, 32);
             Value isNegOne = self.create<mlir::arith::CmpIOp>(
                 mlir::arith::CmpIPredicate::eq, ctaIdX, negOne);
             Value offset = self.create<mlir::arith::AddIOp>(ctaIdX, ctaRank);
             ctaIdX =
                 self.create<mlir::arith::SelectOp>(isNegOne, ctaIdX, offset);
             return std::vector<Value>{ctaIdX, ctaIdY, ctaIdZ};
           })
      .def("vote_ballot_sync",
           [](TritonOpBuilder &self, Value mask, Value pred) -> Value {
             auto &builder = self.getBuilder();
             Type predType = pred.getType();

             // Determine result type based on predicate type
             Type resultType;
             if (auto tensorType = dyn_cast<RankedTensorType>(predType)) {
               // For tensor input, return tensor of i32 with same
               // shape/encoding
               resultType = RankedTensorType::get(tensorType.getShape(),
                                                  builder.getI32Type(),
                                                  tensorType.getEncoding());
             } else {
               // Scalar input -> scalar i32 result
               resultType = builder.getI32Type();
             }

             return self.create<ttng::VoteBallotSyncOp>(resultType, mask, pred);
           })
      .def("create_async_TMA_load",
           [](TritonOpBuilder &self, std::vector<Value> &multicastTargets,
              Value desc, std::vector<Value> &coord, Value mbarrier, Value pred,
              Value result, CacheModifier cacheModifier,
              EvictionPolicy evictionPolicy, bool isVolatile,
              bool twoCta) -> void {
             Value multicastTargetBitMask;
             if (multicastTargets.empty()) {
               multicastTargetBitMask = Value();
             } else {
               auto one = self.create<arith::ConstantIntOp>(
                   self.getBuilder().getI32Type(), 1);
               multicastTargetBitMask = self.create<arith::ConstantIntOp>(
                   self.getBuilder().getI32Type(), 0);
               for (auto ctaIdx : multicastTargets) {
                 // activate the bit corresponding to the ctaIdx (e.g. last bit
                 // for idx 0, second last bit for idx 1, etc.)
                 multicastTargetBitMask = self.create<arith::OrIOp>(
                     multicastTargetBitMask,
                     self.create<arith::ShLIOp>(one, ctaIdx));
               }
             }
             bool multicast = !multicastTargets.empty();
             self.create<ttng::AsyncTMACopyGlobalToLocalOp>(
                 multicastTargetBitMask, desc, coord,
                 /*offsets=*/std::vector<Value>{}, mbarrier, result, pred,
                 multicast, cacheModifier, evictionPolicy, isVolatile, twoCta);
           })
      .def("create_async_TMA_prefetch",
           [](TritonOpBuilder &self, Value desc, std::vector<Value> &coord,
              Value pred, EvictionPolicy evictionPolicy) -> void {
             self.create<ttng::AsyncTMAPrefetchOp>(desc, coord, pred,
                                                   evictionPolicy);
           })
      .def("create_prefetch",
           [](TritonOpBuilder &self, Value ptr, std::optional<Value> mask,
              CacheModifier cache) -> void {
             Value maskVal = mask.has_value() ? mask.value() : Value();
             self.create<ttng::PrefetchOp>(ptr, maskVal, cache);
           })
      .def("create_prefetch_tensormap",
           [](TritonOpBuilder &self, Value desc) -> void {
             self.create<ttng::PrefetchTensormapOp>(desc);
           })
      .def("create_async_TMA_store",
           [](TritonOpBuilder &self, Value desc, std::vector<Value> &coord,
              Value source, tt::EvictionPolicy evictionPolicy) -> void {
             self.create<ttng::AsyncTMACopyLocalToGlobalOp>(desc, coord, source,
                                                            evictionPolicy);
           })
      .def("create_async_TMA_reduce",
           [](TritonOpBuilder &self, tt::DescriptorReduceKind kind, Value desc,
              std::vector<Value> &coord, Value source,
              tt::EvictionPolicy evictionPolicy) -> void {
             self.create<ttng::AsyncTMAReduceOp>(kind, desc, coord, source,
                                                 evictionPolicy);
           })
      .def("create_async_TMA_store_wait",
           [](TritonOpBuilder &self, int pendings) {
             self.create<ttng::TMAStoreWaitOp>(pendings);
           })
      .def("create_async_store",
           [](TritonOpBuilder &self, Value src, Value dst, Value size) -> void {
             self.create<ttng::AsyncStoreOp>(src, dst, size);
           })
      .def("create_fence_async_shared",
           [](TritonOpBuilder &self, bool bCluster) -> OpState {
             return self.create<ttng::FenceAsyncSharedOp>(bCluster);
           })
      .def("create_threadfence",
           [](TritonOpBuilder &self, const std::string &scope) -> void {
             self.create<ttng::FenceOp>(
                 StringAttr::get(self.getContext(), scope));
           }) // Warp specialize ops
      .def("create_warp_specialize_op",
           [](TritonOpBuilder &self, std::vector<int> partitionNumWarps,
              std::optional<std::vector<int>> requestedRegisters,
              int numPartitionRegions,
              std::optional<std::vector<int>> warpGroupStartIds)
               -> ttg::WarpSpecializeOp {
             ArrayRef<Type> dummyTypes;
             auto wsOp = self.create<ttg::WarpSpecializeOp>(
                 dummyTypes, partitionNumWarps, numPartitionRegions);

             wsOp.setRequestedRegisters(requestedRegisters);
             wsOp.setWarpGroupStartIds(warpGroupStartIds);

             return wsOp;
           })
      .def("create_warp_yield_op",
           [](TritonOpBuilder &self) -> void {
             self.create<ttg::WarpYieldOp>(ValueRange{});
           })
      .def("create_warp_return_op",
           [](TritonOpBuilder &self) -> void {
             self.create<ttg::WarpReturnOp>();
           })
      .def("create_async_load",
           [](TritonOpBuilder &self, Value ptrTensor, Value result,
              std::optional<Value> mask, std::optional<Value> other,
              CacheModifier cacheModifier, EvictionPolicy evictionPolicy,
              bool isVolatile, std::optional<Value> bulkSize,
              std::optional<Value> barrier, bool useBulk) -> mlir::Value {
             return self.create<ttg::AsyncCopyGlobalToLocalOp>(
                 ptrTensor, result, mask.value_or(Value()),
                 other.value_or(Value()), bulkSize.value_or(Value()),
                 barrier.value_or(Value()), cacheModifier, evictionPolicy,
                 isVolatile, useBulk);
           })
      .def("create_clock64",
           [](TritonOpBuilder &self) -> mlir::Value {
             return self.create<triton::gpu::Clock64Op>(
                 self.getBuilder().getIntegerType(64));
           })
      .def("create_thread_id",
           [](TritonOpBuilder &self, unsigned axis) -> mlir::Value {
             static constexpr mlir::gpu::Dimension dims[] = {
                 mlir::gpu::Dimension::x, mlir::gpu::Dimension::y,
                 mlir::gpu::Dimension::z};
             Value threadId = self.create<::mlir::gpu::ThreadIdOp>(
                 self.getBuilder().getIndexType(), dims[axis]);
             threadId = self.create<arith::IndexCastOp>(
                 self.getBuilder().getI32Type(), threadId);
             return threadId;
           })
      .def("create_workgroup_barrier",
           [](TritonOpBuilder &self) -> void {
             // Fenced full-workgroup barrier, matching the AMD warp-pipeline
             // emitClusterBarrier(needLocal=true): a local (LDS-fenced) barrier
             // bracketed by SchedBarrier(0) guards so the instruction scheduler
             // cannot hoist ops across the ping-pong cluster border.
             self.create<ROCDL::SchedBarrier>(0);
             self.create<ttg::BarrierOp>(ttg::AddrSpace::Local);
             self.create<ROCDL::SchedBarrier>(0);
           })           
      .def("create_cvt_rs",
           [](TritonOpBuilder &self, Value &src, Type &dstType,
              Value rbits) -> Value {
             // Create rounding mode attribute
             auto roundingAttr = tt::RoundingModeAttr::get(
                 self.getContext(), tt::RoundingMode::RS);
             return self.create<FpToFpOp>(dstType, src, rbits, roundingAttr);
           })
      .def("create_cluster_cta_rank",
           [](TritonOpBuilder &self) -> Value {
             // The naming of ClusterCTAIdOp is bad. It actually returns the
             // cluster CTA rank (1D) instead of cluster CTA ID (3D)
             Value rank = self.create<triton::nvgpu::ClusterCTAIdOp>(
                 self.getBuilder().getI32Type());
             return rank;
           })
      .def("create_cluster_size_1d",
           [](TritonOpBuilder &self) -> Value {
             return self.create<ttng::ClusterSize1DOp>(
                 self.getBuilder().getI32Type());
           })
      .def("create_map_to_remote_buffer",
           [](TritonOpBuilder &self, Value &src,
              Value &clusterCTARank) -> Value {
             auto bufferType = cast<ttg::MemDescType>(src.getType());
             assert(
                 isa<ttg::SharedMemorySpaceAttr>(bufferType.getMemorySpace()) &&
                 "Input of MapToRemoteBuffer has to be local SMEM");
             auto newBufferType = ttg::MemDescType::get(
                 bufferType.getShape(), bufferType.getElementType(),
                 bufferType.getEncoding(),
                 ttng::SharedClusterMemorySpaceAttr::get(self.getContext()),
                 bufferType.getMutableMemory(), bufferType.getAllocShape());
             Value remoteBuf = self.create<ttng::MapToRemoteBufferOp>(
                 newBufferType, src, clusterCTARank);
             return remoteBuf;
           })
      .def("create_global_scratch_alloc",
           [](TritonOpBuilder &self, int nbytes, int alignment) -> Value {
             auto ptrType = triton::PointerType::get(
                 self.getBuilder().getI8Type(), /*addressSpace=*/1);
             return self.create<ttg::GlobalScratchAllocOp>(
                 ptrType, nbytes, alignment, mlir::UnitAttr());
           })
      // Make a tensor descriptor with optional desc_ptr
      .def("create_make_tensor_descriptor",
           [](TritonOpBuilder &self, Value &base, std::vector<Value> &shape,
              std::vector<Value> &strides, Value &descPtr,
              std::vector<int32_t> &tensorShape, bool isSignedInteger,
              tt::PaddingOption paddingOption) -> Value {
             return self.create<tt::MakeTensorDescOp>(
                 base, shape, strides, descPtr, tensorShape, isSignedInteger,
                 paddingOption);
           })
      // AMD buffer ops
      .def("create_buffer_load",
           [](TritonOpBuilder &self, Value ptr, Value offsets,
              std::optional<Value> mask, std::optional<Value> other,
              tt::CacheModifier cache) -> Value {
             auto offsetsType = cast<RankedTensorType>(offsets.getType());
             auto ptrType = cast<tt::PointerType>(ptr.getType());
             auto resultType = RankedTensorType::get(offsetsType.getShape(),
                                                     ptrType.getPointeeType(),
                                                     offsetsType.getEncoding());
             return self.create<ttag::BufferLoadOp>(
                 resultType, ptr, offsets, Value() /*stride*/, cache,
                 mask.value_or(Value()), other.value_or(Value()));
           })
      .def("create_buffer_store",
           [](TritonOpBuilder &self, Value storedValue, Value ptr,
              Value offsets, std::optional<Value> mask,
              tt::CacheModifier cache) {
             self.create<ttag::BufferStoreOp>(storedValue, ptr, offsets,
                                              Value() /*stride*/, cache,
                                              mask.value_or(Value()));
           })
      .def("create_buffer_load_to_local",
           [](TritonOpBuilder &self, Value dest, Value ptr, Value offsets,
              std::optional<Value> mask, std::optional<Value> other,
              tt::CacheModifier cache) -> Value {
             return self.create<ttag::BufferLoadToLocalOp>(
                 dest, ptr, offsets, mask.value_or(Value()),
                 other.value_or(Value()), Value() /*stride*/, cache);
           });
}

void init_triton_tlx_passes(py::module &&m) {
  ADD_PASS_WRAPPER_0("add_tlx_propagate_layout", tlx::createTlxPropagateLayout);
  ADD_PASS_WRAPPER_0("add_tlx_insert_require_layout",
                     tlx::createTLXInsertRequireLayout);
  ADD_PASS_WRAPPER_0("add_tlx_rewrite_local_alias",
                     tlx::createTLXRewriteLocalAlias);
  ADD_PASS_WRAPPER_0("add_tlx_resolve_placeholder_layouts",
                     tlx::createTLXResolvePlaceholderLayouts);
  ADD_PASS_WRAPPER_0("add_tlx_print_ttgir_to_tlx",
                     tlx::createTLXPrintTTGIRToTLX);
  ADD_PASS_WRAPPER_0("add_tlx_dump_layout", tlx::createTLXDumpLayout);
  ADD_PASS_WRAPPER_0("add_tlx_storage_alias_lowering",
                     tlx::createTLXStorageAliasLowering);
  // Custom wrapper for TritonTLXFixup to handle cluster_dims as vector
  //  ADD_PASS_WRAPPER_5 cannot handle the clusterDims list
  m.def("add_triton_tlx_fixup",
        [](mlir::PassManager &pm, std::string target, int32_t numWarps,
           int32_t threadsPerWarp, int32_t numCTAs,
           std::vector<int32_t> clusterDims) {
          tlx::TritonTLXFixupOptions options;
          options.target = target;
          options.numWarps = numWarps;
          options.threadsPerWarp = threadsPerWarp;
          options.numCTAs = numCTAs;
          // SmallVector doesn't have operator= for std::vector, use assign()
          options.clusterDims.assign(clusterDims.begin(), clusterDims.end());
          pm.addPass(tlx::createTritonTLXFixup(options));
        });
}

void init_triton_tlx(py::module &&m) {
  // load dialects
  m.def("load_dialects", [](mlir::MLIRContext &context) {
    mlir::DialectRegistry registry;
    registry.insert<mlir::triton::tlx::TLXDialect>();
    registry.insert<ttag::TritonAMDGPUDialect>();
    context.appendDialectRegistry(registry);
    context.loadAllAvailableDialects();
  });

  init_triton_tlx_ir(m.def_submodule("tlx_ir"));
  init_triton_tlx_passes(m.def_submodule("tlx_passes"));
}
