Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9bb7c6df0a734b7ba6d30713795a9ebd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Code/Vivado/two_bits_multiplier/two_bits_multiplier_file/two_bits_muliplier.v" Line 2. Module two_bits_muliplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Code/Vivado/two_bits_multiplier/two_bits_multiplier_file/halfadder.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Code/Vivado/two_bits_multiplier/two_bits_multiplier_file/halfadder.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.two_bits_muliplier
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
