\hypertarget{group___r_c_c_ex___peripheral___configuration}{}\doxysection{Peripheral Configuration}
\label{group___r_c_c_ex___peripheral___configuration}\index{Peripheral Configuration@{Peripheral Configuration}}


Macros to configure clock source of different peripherals.  


Collaboration diagram for Peripheral Configuration\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___configuration_ga4c75b81d1b7d65cda934c9f1350ea97b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+ADCCLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970436533d6ba9f1cb8ac840476093fb}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+ADCCLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the ADCx clock (x=1 to 3 depending on devices). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___configuration_ga2ee9f1838a8450f949b548a06ed3bc58}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+ADC\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(READ\+\_\+\+BIT(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970436533d6ba9f1cb8ac840476093fb}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE}})))
\begin{DoxyCompactList}\small\item\em Macro to get the ADC clock (ADCx\+CLK, x=1 to 3 depending on devices). \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Macros to configure clock source of different peripherals. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___configuration_ga4c75b81d1b7d65cda934c9f1350ea97b}\label{group___r_c_c_ex___peripheral___configuration_ga4c75b81d1b7d65cda934c9f1350ea97b}} 
\index{Peripheral Configuration@{Peripheral Configuration}!\_\_HAL\_RCC\_ADC\_CONFIG@{\_\_HAL\_RCC\_ADC\_CONFIG}}
\index{\_\_HAL\_RCC\_ADC\_CONFIG@{\_\_HAL\_RCC\_ADC\_CONFIG}!Peripheral Configuration@{Peripheral Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC\_CONFIG}{\_\_HAL\_RCC\_ADC\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+ADCCLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970436533d6ba9f1cb8ac840476093fb}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+ADCCLKSOURCE\+\_\+\+\_\+))}



Macro to configure the ADCx clock (x=1 to 3 depending on devices). 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+ADCCLKSOURCE$<$/strong$>$} & specifies the ADC clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+ADCPCLK2\+\_\+\+DIV2 PCLK2 clock divided by 2 selected as ADC clock \item RCC\+\_\+\+ADCPCLK2\+\_\+\+DIV4 PCLK2 clock divided by 4 selected as ADC clock \item RCC\+\_\+\+ADCPCLK2\+\_\+\+DIV6 PCLK2 clock divided by 6 selected as ADC clock \item RCC\+\_\+\+ADCPCLK2\+\_\+\+DIV8 PCLK2 clock divided by 8 selected as ADC clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___configuration_ga2ee9f1838a8450f949b548a06ed3bc58}\label{group___r_c_c_ex___peripheral___configuration_ga2ee9f1838a8450f949b548a06ed3bc58}} 
\index{Peripheral Configuration@{Peripheral Configuration}!\_\_HAL\_RCC\_GET\_ADC\_SOURCE@{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_ADC\_SOURCE@{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}!Peripheral Configuration@{Peripheral Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+ADC\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(READ\+\_\+\+BIT(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970436533d6ba9f1cb8ac840476093fb}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE}})))}



Macro to get the ADC clock (ADCx\+CLK, x=1 to 3 depending on devices). 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+ADCPCLK2\+\_\+\+DIV2 PCLK2 clock divided by 2 selected as ADC clock \item RCC\+\_\+\+ADCPCLK2\+\_\+\+DIV4 PCLK2 clock divided by 4 selected as ADC clock \item RCC\+\_\+\+ADCPCLK2\+\_\+\+DIV6 PCLK2 clock divided by 6 selected as ADC clock \item RCC\+\_\+\+ADCPCLK2\+\_\+\+DIV8 PCLK2 clock divided by 8 selected as ADC clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
