// Seed: 77339913
module module_0 ();
  assign id_1 = id_1[1];
  assign id_2 = -1;
  wire id_3;
  wire id_4 = id_4;
  wire id_5, id_6;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri1 id_4,
    output tri1 id_5,
    input wand id_6,
    input uwire id_7,
    output wor id_8,
    output tri1 id_9,
    input wor id_10,
    input uwire id_11,
    input tri0 id_12,
    input supply0 id_13,
    input tri1 id_14,
    input supply1 id_15,
    input uwire id_16,
    input uwire id_17,
    output supply1 id_18,
    input uwire id_19,
    output tri id_20,
    input wand id_21,
    output supply1 id_22,
    id_25,
    input wand id_23
);
  wire id_26;
  wire id_27 = 1'b0;
  module_0 modCall_1 ();
  wire id_28;
  assign id_1 = 1 - 1'b0;
endmodule
