Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RobotTest_isim_beh.exe -prj E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RobotTest_beh.prj work.RobotTest 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/mux_2to1.vhd" into library work
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/mux-4to1.vhd" into library work
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/Components.vhd" into library work
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/Reg32_0.vhd" into library work
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/Reg2.vhd" into library work
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/mux5x32.vhd" into library work
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/LastBit.vhd" into library work
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/LastBit.vhd" Line 37: Actual for formal port selc is neither a static name nor a globally static expression
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/GenericReg.vhd" into library work
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/decoder5x32.vhd" into library work
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU_1BIT.vhd" into library work
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU_1BIT.vhd" Line 36: Actual for formal port selc is neither a static name nor a globally static expression
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/Sign_Extend.vhd" into library work
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" into library work
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 84: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 85: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 86: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 87: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 88: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 89: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 90: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 91: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 92: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 93: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 94: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 96: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 97: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 98: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 99: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 100: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 101: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 102: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 103: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 104: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 105: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 107: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 108: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 109: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 110: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 111: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 112: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 113: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 114: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 115: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 116: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RegisterFile.vhd" Line 117: Actual for formal port lod is neither a static name nor a globally static expression
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/PCRegister.vhd" into library work
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/mux2x1_5.vhd" into library work
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/mux2x1_32.vhd" into library work
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/InstructionMemory.vhd" into library work
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/DATAMEMORY.vhd" into library work
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/Control_unit.vhd" into library work
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/Alucontrol.vhd" into library work
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" into library work
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 21: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 22: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 23: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 24: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 25: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 26: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 27: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 28: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 29: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 30: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 31: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 32: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 33: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 34: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 35: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 36: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 37: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 38: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 39: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 40: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 41: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 42: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 43: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 44: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 45: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 46: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 47: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 48: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 49: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 50: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 51: Actual for formal port myselect is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU.vhd" Line 52: Actual for formal port myselect is neither a static name nor a globally static expression
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/MainModule.vhd" into library work
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/MainModule.vhd" Line 80: Actual for formal port clr is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/MainModule.vhd" Line 82: Actual for formal port loadit is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/MainModule.vhd" Line 90: Actual for formal port loadit is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/MainModule.vhd" Line 93: Actual for formal port data2 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/MainModule.vhd" Line 94: Actual for formal port selc is neither a static name nor a globally static expression
Parsing VHDL file "E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/ALU_tst.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package components
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package std_logic_signed
Compiling package textio
Compiling package std_logic_textio
Compiling architecture behavioral of entity PCRegister [\PCRegister(32)\]
Compiling architecture behavioral of entity mux2x1 [mux2x1_default]
Compiling architecture behavioral of entity mux4x1 [mux4x1_default]
Compiling architecture behavioral of entity ALU_1BIT [alu_1bit_default]
Compiling architecture behavioral of entity LastBit [lastbit_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity INSTRMEMORY [\INSTRMEMORY(64,32,32)\]
Compiling architecture behavioral of entity Control_unit [control_unit_default]
Compiling architecture behavioral of entity mux2x1_5 [mux2x1_5_default]
Compiling architecture behavioral of entity decoder5x32 [decoder5x32_default]
Compiling architecture behavioral of entity Reg1 [\Reg1(32)\]
Compiling architecture behavioral of entity Reg2 [reg2_default]
Compiling architecture behavioral of entity GenericReg [\GenericReg(32)\]
Compiling architecture behavioral of entity mux5x32 [\mux5x32(32)\]
Compiling architecture behavioral of entity RegisterFile [\RegisterFile(32)\]
Compiling architecture behavioral of entity Sign_Extend [sign_extend_default]
Compiling architecture behavioral of entity Alucontrol [alucontrol_default]
Compiling architecture behavioral of entity mux2x1_32 [mux2x1_32_default]
Compiling architecture behavioral of entity DATAMEMORY [\DATAMEMORY(64,32,32)\]
Compiling architecture behavioral of entity MainModule [mainmodule_default]
Compiling architecture behavior of entity robottest
Time Resolution for simulation is 1ps.
Waiting for 15 sub-compilation(s) to finish...
Compiled 49 VHDL Units
Built simulation executable E:/3rd year/semester 2/Archi/Labs/Milestone3/Milestone3/RobotTest_isim_beh.exe
Fuse Memory Usage: 34592 KB
Fuse CPU Usage: 827 ms
