# [RISC-V CPU b](https://github.com/diohabara/chisel_riscv)

- 2023/08/12
  - [ ] Restarted the implementation
