$date
	Fri Dec 10 14:25:25 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module numberFour_tb $end
$var wire 1 ! C $end
$var reg 1 " P $end
$var reg 1 # X $end
$var reg 1 $ Y $end
$var reg 1 % Z $end
$scope module test_branch $end
$var wire 1 ! C $end
$var wire 1 " P $end
$var wire 1 # X $end
$var wire 1 $ Y $end
$var wire 1 % Z $end
$var wire 1 & one $end
$var wire 1 ' two $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#10000
0#
#20000
1&
1$
#30000
0%
#40000
0!
1'
1"
#50000
1!
0&
1#
#60000
0!
1&
0$
#80000
1!
0'
0"
#100000
0!
0&
1$
#140000
1!
1&
0$
#150000
0!
1'
1%
#190000
1!
0'
0%
#200000
0!
1'
1"
#240000
1!
0'
0"
#250000
0!
0&
0#
#290000
1!
1&
1#
#310000
0!
1'
1%
#330000
1!
0&
0#
#340000
0!
1&
1$
#370000
1!
0&
1#
#420000
0!
1&
0$
#440000
1!
0'
1"
#470000
0!
1'
0%
#500000
1!
0&
1$
#510000
0!
0'
1%
#530000
1!
1&
0#
#580000
0!
0&
0$
#630000
1!
1'
0%
#640000
