{"Source Block": ["oh/ecfg/hdl/ecfg.v@230:240@HdlStmAssign", "\n   assign ecfg_tx_enable         = ecfg_cfgtx_reg[0];\n   assign ecfg_tx_mmu_mode       = ecfg_cfgtx_reg[1];   \n   assign ecfg_tx_gpio_mode      = ecfg_cfgtx_reg[3:2]==2'b01;\n   assign ecfg_tx_ctrl_mode[3:0] = ecfg_cfgtx_reg[7:4];\n   assign ecfg_tx_clkdiv[3:0]    = ecfg_cfgtx_reg[11:8];\n\n   //###########################\n   //# ESYSCFGRX\n   //###########################\n   always @ (posedge mi_clk)\n"], "Clone Blocks": [["oh/ecfg/hdl/ecfg.v@229:239", "       ecfg_cfgtx_reg[11:0] <= mi_din[11:0];\n\n   assign ecfg_tx_enable         = ecfg_cfgtx_reg[0];\n   assign ecfg_tx_mmu_mode       = ecfg_cfgtx_reg[1];   \n   assign ecfg_tx_gpio_mode      = ecfg_cfgtx_reg[3:2]==2'b01;\n   assign ecfg_tx_ctrl_mode[3:0] = ecfg_cfgtx_reg[7:4];\n   assign ecfg_tx_clkdiv[3:0]    = ecfg_cfgtx_reg[11:8];\n\n   //###########################\n   //# ESYSCFGRX\n   //###########################\n"], ["oh/ecfg/hdl/ecfg.v@228:238", "     else if (ecfg_cfgtx_write)\n       ecfg_cfgtx_reg[11:0] <= mi_din[11:0];\n\n   assign ecfg_tx_enable         = ecfg_cfgtx_reg[0];\n   assign ecfg_tx_mmu_mode       = ecfg_cfgtx_reg[1];   \n   assign ecfg_tx_gpio_mode      = ecfg_cfgtx_reg[3:2]==2'b01;\n   assign ecfg_tx_ctrl_mode[3:0] = ecfg_cfgtx_reg[7:4];\n   assign ecfg_tx_clkdiv[3:0]    = ecfg_cfgtx_reg[11:8];\n\n   //###########################\n   //# ESYSCFGRX\n"], ["oh/ecfg/hdl/ecfg.v@227:237", "       ecfg_cfgtx_reg[11:0] <= 12'b0;\n     else if (ecfg_cfgtx_write)\n       ecfg_cfgtx_reg[11:0] <= mi_din[11:0];\n\n   assign ecfg_tx_enable         = ecfg_cfgtx_reg[0];\n   assign ecfg_tx_mmu_mode       = ecfg_cfgtx_reg[1];   \n   assign ecfg_tx_gpio_mode      = ecfg_cfgtx_reg[3:2]==2'b01;\n   assign ecfg_tx_ctrl_mode[3:0] = ecfg_cfgtx_reg[7:4];\n   assign ecfg_tx_clkdiv[3:0]    = ecfg_cfgtx_reg[11:8];\n\n   //###########################\n"]], "Diff Content": {"Delete": [[235, "   assign ecfg_tx_clkdiv[3:0]    = ecfg_cfgtx_reg[11:8];\n"]], "Add": [[235, "       ecfg_cfgtx_reg[13:0] <= mi_din[13:0];\n"], [235, "   assign ecfg_tx_enable          = ecfg_cfgtx_reg[0];\n"], [235, "   assign ecfg_tx_mmu_enable      = ecfg_cfgtx_reg[1];   \n"], [235, "   assign ecfg_tx_gpio_enable     = (ecfg_cfgtx_reg[3:2]==2'b01);\n"], [235, "   assign ecfg_tx_ctrlmode[3:0]   = ecfg_cfgtx_reg[7:4];\n"], [235, "   assign ecfg_tx_clkdiv[3:0]     = ecfg_cfgtx_reg[11:8];\n"], [235, "   assign ecfg_tx_clkbypass       = ecfg_cfgtx_reg[12];\n"], [235, "   assign ecfg_axi_timeout_enable = ecfg_cfgtx_reg[13];\n"]]}}