// Seed: 1489566297
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout supply0 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input supply1 id_2
);
  logic [-1 : -1] id_4[-1 : 1];
  ;
  parameter id_5 = -1 & {1, 1, ~1 < 1, 1} & 1 ? 1 : 1'b0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
module module_2 #(
    parameter id_10 = 32'd88,
    parameter id_3  = 32'd69
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  input logic [7:0] id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire _id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_6
  );
  inout wire id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = 1 ? id_16[1 : id_10==id_3] : 1;
  wire id_22;
endmodule
