
*** Running vivado
    with args -log rocket_fpga_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rocket_fpga_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source rocket_fpga_top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1036.297 ; gain = 0.000
Command: synth_design -top rocket_fpga_top -part xcvu9p-flga2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21208
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.086 ; gain = 288.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rocket_fpga_top' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/fpga_top.sv:21]
	Parameter SCR1_CORE_FREQUENCY bound to: 32'b00000001011111010111100001000000 
INFO: [Synth 8-6157] synthesizing module 'clock_wrapper' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/clock/hdl/clock_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/clock/synth/clock.v:13]
INFO: [Synth 8-6157] synthesizing module 'clock_clk_wiz_0_0' [C:/Users/jason/fpga/joe_rocket/joe_rocket.runs/synth_1/.Xil/Vivado-27864-DESKTOP-2K0B056/realtime/clock_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_clk_wiz_0_0' (1#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.runs/synth_1/.Xil/Vivado-27864-DESKTOP-2K0B056/realtime/clock_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock' (2#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/clock/synth/clock.v:13]
INFO: [Synth 8-6155] done synthesizing module 'clock_wrapper' (3#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/clock/hdl/clock_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'min_soc_ref' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:1]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ExampleRocketSystem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:258643]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (4#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:1]
INFO: [Synth 8-6157] synthesizing module 'SimpleClockGroupSource' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:10]
INFO: [Synth 8-6155] done synthesizing module 'SimpleClockGroupSource' (5#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:10]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:47951]
INFO: [Synth 8-6157] synthesizing module 'ClockGroupAggregator' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroupAggregator' (6#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:39]
INFO: [Synth 8-6157] synthesizing module 'ClockGroup' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:78]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroup' (7#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:78]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:87]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast' (8#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:87]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:7825]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:8471]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:96]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (9#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (10#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:96]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:8493]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_1' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:3158]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_1' (11#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:3158]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (12#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:7825]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:17323]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:17611]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_2' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:9594]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_2' (13#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:9594]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:17633]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_3' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:12656]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_3' (14#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:12656]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (15#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:17323]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:21445]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:21318]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:21382]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:18206]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (16#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:18206]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (17#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:21318]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule' (18#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:21445]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_1' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:24828]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:24680]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:24758]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:21618]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (19#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:21618]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (20#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:24680]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_1' (21#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:24828]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:29745]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_2' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:29510]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:29632]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_6' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:25057]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_6' (22#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:25057]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_2' (23#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:29510]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (24#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:29745]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:34975]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:34761]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:34869]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_7' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:30094]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_7' (25#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:30094]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (26#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:34761]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (27#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:34975]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_4' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:46671]
INFO: [Synth 8-6157] synthesizing module 'AXI4Buffer' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:36106]
INFO: [Synth 8-6157] synthesizing module 'Queue' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:35268]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (28#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:35268]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:35581]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (29#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:35581]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:35756]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (30#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:35756]
INFO: [Synth 8-6157] synthesizing module 'Queue_4' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:35908]
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (31#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:35908]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Buffer' (32#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:36106]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:36723]
INFO: [Synth 8-6157] synthesizing module 'QueueCompatibility' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:36447]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_tl_state_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_tl_state_source_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'QueueCompatibility' (33#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:36447]
INFO: [Synth 8-6157] synthesizing module 'QueueCompatibility_1' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:36571]
INFO: [Synth 8-6155] done synthesizing module 'QueueCompatibility_1' (34#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:36571]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker' (35#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:36723]
INFO: [Synth 8-6157] synthesizing module 'AXI4Deinterleaver' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:37775]
INFO: [Synth 8-6157] synthesizing module 'Queue_5' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:37531]
INFO: [Synth 8-6155] done synthesizing module 'Queue_5' (36#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:37531]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Deinterleaver' (37#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:37775]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:39334]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer' (38#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:39334]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:42784]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:43104]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_8' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:39472]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_8' (39#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:39472]
INFO: [Synth 8-6157] synthesizing module 'Queue_10' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:42254]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_strb_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_10' (40#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:42254]
INFO: [Synth 8-6157] synthesizing module 'Queue_11' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:42417]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_source_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_11' (41#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:42417]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4' (42#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:42784]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_3' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:46535]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:46607]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:43753]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (43#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:43753]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_3' (44#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:46535]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_4' (45#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:46671]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (46#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:47951]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:259649]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:49836]
INFO: [Synth 8-6157] synthesizing module 'ClockGroupAggregator_1' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:49827]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroupAggregator_1' (47#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:49827]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (48#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:49836]
INFO: [Synth 8-6157] synthesizing module 'FrontBus' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:71828]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_3' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:52939]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:53017]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:49877]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (49#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:49877]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_3' (50#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:52939]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:56890]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:57026]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:53087]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (51#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:53087]
INFO: [Synth 8-6157] synthesizing module 'Queue_12' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:56149]
INFO: [Synth 8-6155] done synthesizing module 'Queue_12' (52#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:56149]
INFO: [Synth 8-6157] synthesizing module 'Queue_13' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:56600]
INFO: [Synth 8-6155] done synthesizing module 'Queue_13' (53#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:56600]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (54#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:56890]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_5' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:70603]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:60251]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:60387]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:57189]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (55#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:57189]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (56#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:60251]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:63612]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:63813]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:60550]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (57#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:60550]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (58#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:63612]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_4' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:67318]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:67394]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:64256]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (59#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:64256]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_4' (60#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:67318]
INFO: [Synth 8-6157] synthesizing module 'AXI4ToTL' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:67788]
INFO: [Synth 8-6157] synthesizing module 'Queue_16' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:67462]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_resp_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_16' (61#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:67462]
INFO: [Synth 8-6157] synthesizing module 'Queue_17' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:67648]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_resp_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_17' (62#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:67648]
INFO: [Synth 8-6155] done synthesizing module 'AXI4ToTL' (63#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:67788]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker_1' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:68934]
INFO: [Synth 8-6157] synthesizing module 'QueueCompatibility_10' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:68782]
INFO: [Synth 8-6155] done synthesizing module 'QueueCompatibility_10' (64#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:68782]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker_1' (65#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:68934]
INFO: [Synth 8-6157] synthesizing module 'AXI4Fragmenter' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:69556]
INFO: [Synth 8-6157] synthesizing module 'Queue_18' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:69278]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_extra_id_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_18' (66#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:69278]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Fragmenter' (67#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:69556]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer_1' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:70495]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer_1' (68#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:70495]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_5' (69#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:70603]
INFO: [Synth 8-6155] done synthesizing module 'FrontBus' (70#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:71828]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_1' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:114017]
INFO: [Synth 8-6157] synthesizing module 'ClockGroupAggregator_3' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:72403]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroupAggregator_3' (71#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:72403]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:75490]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:75704]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:72418]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (72#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:72418]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (73#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:75490]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_4' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:79279]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:79343]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:76167]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (74#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:76167]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_4' (75#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:79279]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_5' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:82478]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:82777]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:79406]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (76#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:79406]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_5' (77#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:82478]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_5' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:86883]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:86991]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:83197]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (78#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:83197]
INFO: [Synth 8-6157] synthesizing module 'Queue_21' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:86303]
INFO: [Synth 8-6155] done synthesizing module 'Queue_21' (79#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:86303]
INFO: [Synth 8-6157] synthesizing module 'Queue_22' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:86593]
INFO: [Synth 8-6155] done synthesizing module 'Queue_22' (80#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:86593]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_5' (81#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:86883]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_1' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:90238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:90680]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:87126]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (82#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:87126]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_1' (83#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:90238]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_6' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:98051]
INFO: [Synth 8-6157] synthesizing module 'TLError' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:94255]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:94338]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:91370]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (84#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:91370]
INFO: [Synth 8-6157] synthesizing module 'Queue_23' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:94108]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_opcode_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_source_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_23' (85#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:94108]
INFO: [Synth 8-6155] done synthesizing module 'TLError' (86#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:94255]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_6' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:97820]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:97920]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:94505]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (87#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:94505]
INFO: [Synth 8-6157] synthesizing module 'Queue_24' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:97553]
INFO: [Synth 8-6155] done synthesizing module 'Queue_24' (88#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:97553]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_6' (89#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:97820]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_6' (90#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:98051]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_7' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:101335]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:101399]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:98223]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (91#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:98223]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_7' (92#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:101335]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:104590]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:104164]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:104313]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:101462]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (93#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:101462]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (94#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:104009]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (95#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:104164]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (96#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:104590]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:107548]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (97#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:104731]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (98#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:107244]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (99#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:107399]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_9' (100#1) [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:107825]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:110781]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:113656]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:117857]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:120383]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:122909]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_tl_state_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:126991]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_source_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:129992]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:138596]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:142311]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:147095]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:149670]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:152196]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:156441]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_tlrr_extra_source_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_tlrr_extra_size_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:159455]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:161779]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:163598]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:166158]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:168617]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:172200]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:179828]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:179846]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:191090]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:191130]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:228569]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:247977]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:255504]
	Parameter FORMAT bound to: jtag_rbb_enable=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6104] Input port 'ldut_mem_axi4_0_aw_ready' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:485]
WARNING: [Synth 8-6104] Input port 'ldut_mem_axi4_0_w_ready' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:486]
WARNING: [Synth 8-6104] Input port 'ldut_mem_axi4_0_b_valid' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:487]
WARNING: [Synth 8-6104] Input port 'ldut_mem_axi4_0_b_bits_id' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:488]
WARNING: [Synth 8-6104] Input port 'ldut_mem_axi4_0_b_bits_resp' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:489]
WARNING: [Synth 8-6104] Input port 'ldut_mem_axi4_0_ar_ready' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:490]
WARNING: [Synth 8-6104] Input port 'ldut_mem_axi4_0_r_valid' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:491]
WARNING: [Synth 8-6104] Input port 'ldut_mem_axi4_0_r_bits_id' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:492]
WARNING: [Synth 8-6104] Input port 'ldut_mem_axi4_0_r_bits_data' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:493]
WARNING: [Synth 8-6104] Input port 'ldut_mem_axi4_0_r_bits_resp' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:494]
WARNING: [Synth 8-6104] Input port 'ldut_mem_axi4_0_r_bits_last' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:495]
WARNING: [Synth 8-6104] Input port 'ldut_mmio_axi4_0_aw_ready' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:496]
WARNING: [Synth 8-6104] Input port 'ldut_mmio_axi4_0_w_ready' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:497]
WARNING: [Synth 8-6104] Input port 'ldut_mmio_axi4_0_b_valid' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:498]
WARNING: [Synth 8-6104] Input port 'ldut_mmio_axi4_0_b_bits_id' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:499]
WARNING: [Synth 8-6104] Input port 'ldut_mmio_axi4_0_b_bits_resp' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:500]
WARNING: [Synth 8-6104] Input port 'ldut_mmio_axi4_0_ar_ready' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:501]
WARNING: [Synth 8-6104] Input port 'ldut_mmio_axi4_0_r_valid' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:502]
WARNING: [Synth 8-6104] Input port 'ldut_mmio_axi4_0_r_bits_id' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:503]
WARNING: [Synth 8-6104] Input port 'ldut_mmio_axi4_0_r_bits_data' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:504]
WARNING: [Synth 8-6104] Input port 'ldut_mmio_axi4_0_r_bits_resp' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:505]
WARNING: [Synth 8-6104] Input port 'ldut_mmio_axi4_0_r_bits_last' has an internal driver [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/top.sv:506]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ddr4_axi_clock_converter_0_0' is unconnected for instance 'axi_clock_converter_0' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/ddr4/synth/ddr4.v:296]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ddr4_axi_clock_converter_0_0' is unconnected for instance 'axi_clock_converter_0' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/ddr4/synth/ddr4.v:296]
WARNING: [Synth 8-7023] instance 'axi_clock_converter_0' of module 'ddr4_axi_clock_converter_0_0' has 82 connections declared, but only 80 given [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/ddr4/synth/ddr4.v:296]
WARNING: [Synth 8-7071] port 'C0_DDR4_S_AXI_0_arcache' of module 'ddr4_wrapper' is unconnected for instance 'mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:351]
WARNING: [Synth 8-7071] port 'C0_DDR4_S_AXI_0_arlock' of module 'ddr4_wrapper' is unconnected for instance 'mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:351]
WARNING: [Synth 8-7071] port 'C0_DDR4_S_AXI_0_arprot' of module 'ddr4_wrapper' is unconnected for instance 'mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:351]
WARNING: [Synth 8-7071] port 'C0_DDR4_S_AXI_0_arqos' of module 'ddr4_wrapper' is unconnected for instance 'mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:351]
WARNING: [Synth 8-7071] port 'C0_DDR4_S_AXI_0_arregion' of module 'ddr4_wrapper' is unconnected for instance 'mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:351]
WARNING: [Synth 8-7071] port 'C0_DDR4_S_AXI_0_awcache' of module 'ddr4_wrapper' is unconnected for instance 'mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:351]
WARNING: [Synth 8-7071] port 'C0_DDR4_S_AXI_0_awlock' of module 'ddr4_wrapper' is unconnected for instance 'mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:351]
WARNING: [Synth 8-7071] port 'C0_DDR4_S_AXI_0_awprot' of module 'ddr4_wrapper' is unconnected for instance 'mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:351]
WARNING: [Synth 8-7071] port 'C0_DDR4_S_AXI_0_awqos' of module 'ddr4_wrapper' is unconnected for instance 'mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:351]
WARNING: [Synth 8-7071] port 'C0_DDR4_S_AXI_0_awregion' of module 'ddr4_wrapper' is unconnected for instance 'mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:351]
WARNING: [Synth 8-7023] instance 'mem' of module 'ddr4_wrapper' has 61 connections declared, but only 51 given [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:351]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'uart_auto_pc_0' is unconnected for instance 'auto_pc' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/synth/uart.v:621]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'uart_auto_pc_0' is unconnected for instance 'auto_pc' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/synth/uart.v:621]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'uart_auto_pc_0' has 56 connections declared, but only 54 given [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/synth/uart.v:621]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'uart_auto_pc_1' is unconnected for instance 'auto_pc' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/synth/uart.v:1029]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'uart_auto_pc_1' is unconnected for instance 'auto_pc' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/synth/uart.v:1029]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'uart_auto_pc_1' has 56 connections declared, but only 54 given [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/synth/uart.v:1029]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'uart_auto_pc_2' is unconnected for instance 'auto_pc' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/synth/uart.v:1437]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'uart_auto_pc_2' is unconnected for instance 'auto_pc' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/synth/uart.v:1437]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'uart_auto_pc_2' has 56 connections declared, but only 54 given [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/synth/uart.v:1437]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'uart_axi_uart16550_0_1' is unconnected for instance 'axi_uart16550_1' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/synth/uart.v:2439]
WARNING: [Synth 8-7023] instance 'axi_uart16550_1' of module 'uart_axi_uart16550_0_1' has 35 connections declared, but only 34 given [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/synth/uart.v:2439]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'uart_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/synth/uart.v:2474]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'uart_blk_mem_gen_0_0' has 8 connections declared, but only 7 given [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/synth/uart.v:2474]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-7071] port 'S00_AXI_0_arcache' of module 'uart_wrapper' is unconnected for instance 'mmio_mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:424]
WARNING: [Synth 8-7071] port 'S00_AXI_0_arlock' of module 'uart_wrapper' is unconnected for instance 'mmio_mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:424]
WARNING: [Synth 8-7071] port 'S00_AXI_0_arprot' of module 'uart_wrapper' is unconnected for instance 'mmio_mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:424]
WARNING: [Synth 8-7071] port 'S00_AXI_0_arqos' of module 'uart_wrapper' is unconnected for instance 'mmio_mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:424]
WARNING: [Synth 8-7071] port 'S00_AXI_0_awcache' of module 'uart_wrapper' is unconnected for instance 'mmio_mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:424]
WARNING: [Synth 8-7071] port 'S00_AXI_0_awlock' of module 'uart_wrapper' is unconnected for instance 'mmio_mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:424]
WARNING: [Synth 8-7071] port 'S00_AXI_0_awprot' of module 'uart_wrapper' is unconnected for instance 'mmio_mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:424]
WARNING: [Synth 8-7071] port 'S00_AXI_0_awqos' of module 'uart_wrapper' is unconnected for instance 'mmio_mem' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:424]
WARNING: [Synth 8-7023] instance 'mmio_mem' of module 'uart_wrapper' has 73 connections declared, but only 65 given [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:424]
	Parameter FORMAT bound to: jtag_rbb_enable=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader__parameterized2' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/Downloads/min_soc_ref.sv:539]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 2443.887 ; gain = 919.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 2466.727 ; gain = 941.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 2466.727 ; gain = 941.859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2466.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_blk_mem_gen_0_0/uart_blk_mem_gen_0_0/uart_blk_mem_gen_0_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_blk_mem_gen_0_0/uart_blk_mem_gen_0_0/uart_blk_mem_gen_0_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_axi_bram_ctrl_0_0/uart_axi_bram_ctrl_0_0/uart_axi_bram_ctrl_0_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_bram_ctrl_0'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2676.520 ; gain = 26.156
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_axi_bram_ctrl_0_0/uart_axi_bram_ctrl_0_0/uart_axi_bram_ctrl_0_0_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_axi_bram_ctrl_0_0/uart_axi_bram_ctrl_0_0/uart_axi_bram_ctrl_0_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_axi_quad_spi_0_0/uart_axi_quad_spi_0_0/uart_axi_quad_spi_0_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_quad_spi_0'
Finished Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_axi_quad_spi_0_0/uart_axi_quad_spi_0_0/uart_axi_quad_spi_0_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_quad_spi_0'
Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_axi_uart16550_0_0/uart_axi_uart16550_0_0/uart_axi_uart16550_0_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_uart16550_0'
Finished Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_axi_uart16550_0_0/uart_axi_uart16550_0_0/uart_axi_uart16550_0_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_uart16550_0'
Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_xbar_0/uart_xbar_0/uart_xbar_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_xbar_0/uart_xbar_0/uart_xbar_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_axi_uart16550_0_1/uart_axi_uart16550_0_1/uart_axi_uart16550_0_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_uart16550_1'
Finished Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_axi_uart16550_0_1/uart_axi_uart16550_0_1/uart_axi_uart16550_0_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_uart16550_1'
Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_auto_ds_0/uart_auto_ds_0/uart_auto_ds_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_auto_ds_0/uart_auto_ds_0/uart_auto_ds_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_auto_pc_0/uart_auto_pc_0/uart_auto_pc_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_interconnect_0/m01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_auto_pc_0/uart_auto_pc_0/uart_auto_pc_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_interconnect_0/m01_couplers/auto_pc'
Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_auto_ds_1/uart_auto_ds_1/uart_auto_ds_1_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_interconnect_0/m02_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_auto_ds_1/uart_auto_ds_1/uart_auto_ds_1_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_interconnect_0/m02_couplers/auto_ds'
Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_auto_pc_1/uart_auto_pc_1/uart_auto_pc_2_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_interconnect_0/m02_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_auto_pc_1/uart_auto_pc_1/uart_auto_pc_2_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_interconnect_0/m02_couplers/auto_pc'
Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_auto_ds_2/uart_auto_ds_2/uart_auto_ds_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_interconnect_0/m03_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_auto_ds_2/uart_auto_ds_2/uart_auto_ds_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_interconnect_0/m03_couplers/auto_ds'
Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_auto_pc_2/uart_auto_pc_2/uart_auto_pc_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_interconnect_0/m03_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/uart/ip/uart_auto_pc_2/uart_auto_pc_2/uart_auto_pc_0_in_context.xdc] for cell 'i_min_soc/mmio_mem/uart_i/axi_interconnect_0/m03_couplers/auto_pc'
Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/ddr4/ip/ddr4_ddr4_0_0/ddr4_ddr4_0_0/ddr4_ddr4_0_0_in_context.xdc] for cell 'i_min_soc/mem/ddr4_i/ddr4_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/ddr4/ip/ddr4_ddr4_0_0/ddr4_ddr4_0_0/ddr4_ddr4_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/ddr4/ip/ddr4_ddr4_0_0/ddr4_ddr4_0_0/ddr4_ddr4_0_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/ddr4/ip/ddr4_ddr4_0_0/ddr4_ddr4_0_0/ddr4_ddr4_0_0_in_context.xdc:6]
Finished Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/ddr4/ip/ddr4_ddr4_0_0/ddr4_ddr4_0_0/ddr4_ddr4_0_0_in_context.xdc] for cell 'i_min_soc/mem/ddr4_i/ddr4_0'
Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/ddr4/ip/ddr4_axi_clock_converter_0_0/ddr4_axi_clock_converter_0_0/ddr4_axi_clock_converter_0_0_in_context.xdc] for cell 'i_min_soc/mem/ddr4_i/axi_clock_converter_0'
Finished Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/ddr4/ip/ddr4_axi_clock_converter_0_0/ddr4_axi_clock_converter_0_0/ddr4_axi_clock_converter_0_0_in_context.xdc] for cell 'i_min_soc/mem/ddr4_i/axi_clock_converter_0'
Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/ddr4/ip/ddr4_util_vector_logic_0_0/ddr4_util_vector_logic_0_0/ddr4_util_vector_logic_0_0_in_context.xdc] for cell 'i_min_soc/mem/ddr4_i/util_vector_logic_0'
Finished Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/ddr4/ip/ddr4_util_vector_logic_0_0/ddr4_util_vector_logic_0_0/ddr4_util_vector_logic_0_0_in_context.xdc] for cell 'i_min_soc/mem/ddr4_i/util_vector_logic_0'
Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/clock/ip/clock_clk_wiz_0_0/clock_clk_wiz_0_0/clock_clk_wiz_0_0_in_context.xdc] for cell 'i_clock/clock_i/clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/clock/ip/clock_clk_wiz_0_0/clock_clk_wiz_0_0/clock_clk_wiz_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/clock/ip/clock_clk_wiz_0_0/clock_clk_wiz_0_0/clock_clk_wiz_0_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/bd/clock/ip/clock_clk_wiz_0_0/clock_clk_wiz_0_0/clock_clk_wiz_0_0_in_context.xdc] for cell 'i_clock/clock_i/clk_wiz_0'
Parsing XDC File [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/constrs_1/imports/constrs/fpga_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'JTAG_TCK_IBUF_inst/O'. [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/constrs_1/imports/constrs/fpga_top.xdc:15]
Finished Parsing XDC File [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/constrs_1/imports/constrs/fpga_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/constrs_1/imports/constrs/fpga_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/rocket_fpga_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/constrs_1/imports/constrs/fpga_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rocket_fpga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rocket_fpga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/jason/fpga/joe_rocket/joe_rocket.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jason/fpga/joe_rocket/joe_rocket.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2677.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.705 . Memory (MB): peak = 2677.457 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'i_min_soc/mem/ddr4_i/axi_clock_converter_0' at clock pin 's_axi_aclk' is different from the actual clock period '32.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:10 ; elapsed = 00:02:15 . Memory (MB): peak = 2695.988 ; gain = 1171.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Synth 8-6904] The RAM "Queue:/ram_id_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue:/ram_addr_reg" of size (depth=2 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue:/ram_len_reg" of size (depth=2 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue:/ram_size_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue:/ram_burst_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue:/ram_lock_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue:/ram_cache_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue:/ram_prot_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue:/ram_qos_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_1:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_1:/ram_strb_reg" of size (depth=2 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_1:/ram_last_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_2:/ram_id_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_2:/ram_resp_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_4:/ram_id_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_4:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_4:/ram_resp_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_4:/ram_last_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QueueCompatibility_1:/ram_tl_state_size_reg" of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QueueCompatibility_1:/ram_tl_state_source_reg" of size (depth=8 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_5:/ram_id_reg" of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_5:/ram_data_reg" of size (depth=8 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_5:/ram_resp_reg" of size (depth=8 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_5:/ram_echo_tl_state_size_reg" of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_5:/ram_echo_tl_state_source_reg" of size (depth=8 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_5:/ram_last_reg" of size (depth=8 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_12:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_12:/ram_param_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_12:/ram_size_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_12:/ram_source_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_12:/ram_address_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_12:/ram_user_amba_prot_bufferable_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_12:/ram_user_amba_prot_modifiable_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_12:/ram_user_amba_prot_readalloc_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_12:/ram_user_amba_prot_writealloc_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_12:/ram_user_amba_prot_privileged_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_12:/ram_user_amba_prot_secure_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_12:/ram_user_amba_prot_fetch_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_12:/ram_mask_reg" of size (depth=2 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_12:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_12:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_13:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_13:/ram_param_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_13:/ram_size_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_13:/ram_source_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_13:/ram_sink_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_13:/ram_denied_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_13:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_13:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QueueCompatibility_10:/ram_extra_id_reg" of size (depth=4 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QueueCompatibility_10:/ram_real_last_reg" of size (depth=4 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_21:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_21:/ram_param_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_21:/ram_size_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_21:/ram_source_reg" of size (depth=2 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_21:/ram_address_reg" of size (depth=2 x width=28) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_21:/ram_mask_reg" of size (depth=2 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_21:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_21:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_22:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_22:/ram_param_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_22:/ram_size_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_22:/ram_source_reg" of size (depth=2 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_22:/ram_sink_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_22:/ram_denied_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_22:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_22:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_24:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_24:/ram_param_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_24:/ram_size_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_24:/ram_source_reg" of size (depth=2 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_24:/ram_address_reg" of size (depth=2 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_24:/ram_mask_reg" of size (depth=2 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_24:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_28:/ram_mask_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_28:/ram_data_reg" of size (depth=8 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "TLSourceShrinker:/_T_8_reg" of size (depth=4 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (22) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-6794] RAM ("data_arrays_0_ext:/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("data_arrays_0_ext:/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("data_arrays_0_ext:/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"data_arrays_0_ext:/ram_reg"'.
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (21) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-6794] RAM ("data_arrays_0_0_ext:/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("data_arrays_0_0_ext:/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("data_arrays_0_0_ext:/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"data_arrays_0_0_ext:/ram_reg"'.
INFO: [Synth 8-6904] The RAM "BTB:/_T_1037_reg" of size (depth=512 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_33:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_33:/ram_param_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_33:/ram_size_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_33:/ram_source_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_33:/ram_address_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_33:/ram_mask_reg" of size (depth=2 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_33:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_33:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_34:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_34:/ram_param_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_34:/ram_size_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_34:/ram_source_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_34:/ram_sink_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_34:/ram_denied_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_34:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_34:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_35:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_35:/ram_param_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_35:/ram_size_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_35:/ram_source_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_35:/ram_address_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_35:/ram_mask_reg" of size (depth=2 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'en_latched_reg' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rtl/EICG_wrapper.v:14]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:18 ; elapsed = 00:03:46 . Memory (MB): peak = 2695.988 ; gain = 1171.121
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_13'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_26'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_1' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_14'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_1' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_27'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_2' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_15'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_2' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_28'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_3' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_16'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_3' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_29'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_4' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_17'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_4' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_30'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_5' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_18'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_5' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_31'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_6' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_19'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_6' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_32'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_7' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_20'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_7' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_33'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_8' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_21'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_8' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_34'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_9' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_22'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_9' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_35'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_10' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_23'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_10' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_36'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_11' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_24'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_11' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_37'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_12' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_25'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_12' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/tlb_package_Anon_38'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_1'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_2'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_3'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_4'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_5'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_6'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_7'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_8'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_9'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_10'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_11'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_12'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_13'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_14'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_15'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_16'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_17'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_18'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_19'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_20'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_21'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_22'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_23'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_24'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_25'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_26'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_27'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_28'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_29'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_30'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_31'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_32'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_33'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_34'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_35'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_36'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_37'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/dcache/pma_checker_package_Anon_38'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_13'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_26'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_1' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_14'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_1' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_27'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_2' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_15'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_2' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_28'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_3' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_16'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_3' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_29'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_4' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_17'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_4' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_30'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_5' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_18'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_5' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_31'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_6' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_19'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_6' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_32'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_7' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_20'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_7' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_33'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_8' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_21'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_8' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_34'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_9' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_22'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_9' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_35'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_10' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_23'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_10' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_36'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_11' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_24'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_11' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_37'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_12' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_25'
INFO: [Synth 8-223] decloning instance 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_12' (package_Anon) to 'i_min_soc/dut/ldut/tile/frontend/tlb/package_Anon_38'
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  109 Bit       Adders := 1     
	   2 Input  107 Bit       Adders := 1     
	   2 Input   73 Bit       Adders := 1     
	   3 Input   65 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 6     
	   3 Input   64 Bit       Adders := 1     
	   2 Input   58 Bit       Adders := 2     
	   3 Input   57 Bit       Adders := 1     
	   2 Input   55 Bit       Adders := 4     
	   2 Input   51 Bit       Adders := 1     
	   2 Input   49 Bit       Adders := 1     
	   2 Input   40 Bit       Adders := 3     
	   3 Input   40 Bit       Adders := 2     
	   2 Input   39 Bit       Adders := 2     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   30 Bit       Adders := 8     
	   3 Input   28 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 5     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 4     
	   4 Input   14 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   4 Input   11 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 25    
	   3 Input    9 Bit       Adders := 9     
	   2 Input    8 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 6     
	   4 Input    4 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 49    
	   3 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 16    
	   3 Input    2 Bit       Adders := 4     
	   4 Input    2 Bit       Adders := 2     
	   5 Input    2 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 7     
	   2 Input    1 Bit       Adders := 45    
	   4 Input    1 Bit       Adders := 7     
+---XORs : 
	   2 Input     66 Bit         XORs := 14    
	   2 Input     65 Bit         XORs := 2     
	   2 Input     64 Bit         XORs := 2     
	   2 Input     40 Bit         XORs := 16    
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 36    
	   2 Input     29 Bit         XORs := 16    
	   2 Input     28 Bit         XORs := 9     
	   2 Input     27 Bit         XORs := 16    
	   2 Input     12 Bit         XORs := 3     
	   2 Input      9 Bit         XORs := 13    
	   2 Input      3 Bit         XORs := 16    
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 14    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	              256 Bit    Registers := 1     
	              130 Bit    Registers := 1     
	              107 Bit    Registers := 1     
	               65 Bit    Registers := 44    
	               64 Bit    Registers := 30    
	               62 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               56 Bit    Registers := 2     
	               55 Bit    Registers := 4     
	               54 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               40 Bit    Registers := 18    
	               39 Bit    Registers := 9     
	               34 Bit    Registers := 75    
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 45    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 8     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 32    
	               26 Bit    Registers := 5     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 10    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 59    
	               12 Bit    Registers := 6     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 28    
	                8 Bit    Registers := 111   
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 50    
	                4 Bit    Registers := 43    
	                3 Bit    Registers := 154   
	                2 Bit    Registers := 120   
	                1 Bit    Registers := 1000  
+---Multipliers : 
	              53x53  Multipliers := 1     
	               9x65  Multipliers := 1     
+---RAMs : 
	             128K Bit	(512 X 256 bit)          RAMs := 1     
	              64K Bit	(512 X 128 bit)          RAMs := 2     
	               5K Bit	(64 X 84 bit)          RAMs := 1     
	               5K Bit	(64 X 88 bit)          RAMs := 1     
	               1K Bit	(31 X 64 bit)          RAMs := 1     
	              512 Bit	(512 X 1 bit)          RAMs := 1     
	              512 Bit	(8 X 64 bit)          RAMs := 9     
	              128 Bit	(2 X 64 bit)          RAMs := 12    
	               64 Bit	(2 X 32 bit)          RAMs := 5     
	               64 Bit	(8 X 8 bit)          RAMs := 4     
	               62 Bit	(2 X 31 bit)          RAMs := 2     
	               56 Bit	(2 X 28 bit)          RAMs := 1     
	               40 Bit	(8 X 5 bit)          RAMs := 9     
	               32 Bit	(8 X 4 bit)          RAMs := 14    
	               28 Bit	(4 X 7 bit)          RAMs := 5     
	               28 Bit	(2 X 14 bit)          RAMs := 1     
	               16 Bit	(2 X 8 bit)          RAMs := 9     
	               16 Bit	(8 X 2 bit)          RAMs := 5     
	               10 Bit	(2 X 5 bit)          RAMs := 4     
	                8 Bit	(2 X 4 bit)          RAMs := 24    
	                8 Bit	(8 X 1 bit)          RAMs := 5     
	                6 Bit	(2 X 3 bit)          RAMs := 22    
	                4 Bit	(2 X 2 bit)          RAMs := 18    
	                4 Bit	(4 X 1 bit)          RAMs := 4     
	                2 Bit	(2 X 1 bit)          RAMs := 37    
+---Muxes : 
	   2 Input 2080 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 63    
	   2 Input  130 Bit        Muxes := 3     
	   2 Input  129 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 17    
	   2 Input  127 Bit        Muxes := 6     
	   2 Input  126 Bit        Muxes := 2     
	   2 Input  117 Bit        Muxes := 2     
	   2 Input  116 Bit        Muxes := 2     
	   2 Input  109 Bit        Muxes := 1     
	   2 Input  108 Bit        Muxes := 1     
	   2 Input   88 Bit        Muxes := 6     
	   2 Input   84 Bit        Muxes := 6     
	   2 Input   82 Bit        Muxes := 6     
	   2 Input   81 Bit        Muxes := 7     
	   2 Input   65 Bit        Muxes := 35    
	   2 Input   64 Bit        Muxes := 115   
	   4 Input   64 Bit        Muxes := 4     
	  14 Input   64 Bit        Muxes := 1     
	  16 Input   64 Bit        Muxes := 1     
	  23 Input   64 Bit        Muxes := 1     
	 513 Input   64 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 2     
	   2 Input   58 Bit        Muxes := 4     
	   2 Input   56 Bit        Muxes := 7     
	   2 Input   55 Bit        Muxes := 13    
	   2 Input   54 Bit        Muxes := 7     
	   2 Input   53 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 7     
	   3 Input   52 Bit        Muxes := 2     
	   2 Input   51 Bit        Muxes := 9     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 47    
	   4 Input   40 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 6     
	   4 Input   34 Bit        Muxes := 16    
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 77    
	   4 Input   32 Bit        Muxes := 2     
	  14 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 16    
	   2 Input   28 Bit        Muxes := 10    
	   2 Input   27 Bit        Muxes := 8     
	   2 Input   26 Bit        Muxes := 17    
	   2 Input   25 Bit        Muxes := 15    
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 7     
	   3 Input   23 Bit        Muxes := 3     
	   2 Input   22 Bit        Muxes := 7     
	   2 Input   21 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 37    
	   4 Input   20 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 8     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 10    
	   2 Input   13 Bit        Muxes := 37    
	   2 Input   12 Bit        Muxes := 16    
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 11    
	   2 Input    9 Bit        Muxes := 54    
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 117   
	  14 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 29    
	   4 Input    7 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 11    
	  51 Input    6 Bit        Muxes := 2     
	  54 Input    6 Bit        Muxes := 1     
	  63 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 80    
	  22 Input    5 Bit        Muxes := 2     
	  25 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	  16 Input    5 Bit        Muxes := 3     
	 255 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 42    
	  38 Input    4 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 240   
	   3 Input    3 Bit        Muxes := 15    
	   8 Input    3 Bit        Muxes := 1     
	  25 Input    3 Bit        Muxes := 1     
	  32 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 4     
	  14 Input    3 Bit        Muxes := 2     
	  13 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 214   
	   5 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 9     
	  19 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	  16 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1802  
	   4 Input    1 Bit        Muxes := 36    
	  12 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 5     
	   8 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:234607]
DSP Report: Generating DSP fma/_T, operation Mode is: A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP _T, operation Mode is: A*B.
DSP Report: operator _T is absorbed into DSP _T.
DSP Report: operator _T is absorbed into DSP _T.
DSP Report: Generating DSP _T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _T is absorbed into DSP _T.
DSP Report: operator _T is absorbed into DSP _T.
WARNING: [Synth 8-7129] Port io_in_bits_in1[64] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[63] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[62] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[61] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[60] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[59] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[58] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[57] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[56] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[55] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[54] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[53] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[52] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[51] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[50] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[49] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[48] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[47] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[46] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[45] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[44] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[43] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[42] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[41] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[40] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[39] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[38] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[37] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[36] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[35] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[34] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in1[33] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[64] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[63] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[62] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[61] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[60] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[59] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[58] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[57] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[56] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[55] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[54] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[53] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[52] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[51] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[50] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[49] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[48] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[47] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[46] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[45] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[44] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[43] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[42] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[41] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[40] in module FPUFMAPipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_in3[39] in module FPUFMAPipe is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'wb_toint_exc_reg[1]' (FDE) to 'wb_toint_exc_reg[3]'
INFO: [Synth 8-3886] merging instance 'ifpu/_T_266_exc_reg[1]' (FDE) to 'ifpu/_T_266_exc_reg[2]'
INFO: [Synth 8-3886] merging instance 'wb_toint_exc_reg[2]' (FDE) to 'wb_toint_exc_reg[3]'
INFO: [Synth 8-3886] merging instance 'ifpu/_T_266_exc_reg[2]' (FDE) to 'ifpu/_T_266_exc_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wb_toint_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpmu/\_T_71_exc_reg[3] )
INFO: [Synth 8-3886] merging instance 'ifpu/_T_266_exc_reg[3]' (FDE) to 'ifpu/_T_266_exc_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dfma/\_T_12_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifpu/\_T_266_exc_reg[4] )
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_medeleg_reg' and it is trimmed from '64' to '16' bits. [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:242492]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_mideleg_reg' and it is trimmed from '64' to '10' bits. [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:242490]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:245473]
DSP Report: Generating DSP _T_60, operation Mode is: A2*B2.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: Generating DSP _T_60, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: Generating DSP _T_60, operation Mode is: A2*B2.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: Generating DSP _T_60, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
WARNING: [Synth 8-3917] design Rocket has port io_imem_btb_update_bits_pc[1] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_imem_btb_update_bits_pc[0] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_imem_bht_update_bits_pc[1] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_imem_bht_update_bits_pc[0] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_dmem_req_bits_tag[6] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_fpu_dmem_resp_type[2] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ex_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[19] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design PTW has port io_mem_req_bits_addr[2] driven by constant 0
WARNING: [Synth 8-3917] design PTW has port io_mem_req_bits_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design PTW has port io_mem_req_bits_addr[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'tags_0_reg[0]' (FDRE) to 'tags_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'tags_0_reg[1]' (FDRE) to 'tags_0_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_0_reg[2] )
INFO: [Synth 8-3886] merging instance 'tags_1_reg[0]' (FDRE) to 'tags_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'tags_1_reg[1]' (FDRE) to 'tags_1_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_1_reg[2] )
INFO: [Synth 8-3886] merging instance 'tags_2_reg[0]' (FDRE) to 'tags_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'tags_2_reg[1]' (FDRE) to 'tags_2_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_2_reg[2] )
INFO: [Synth 8-3886] merging instance 'tags_3_reg[0]' (FDRE) to 'tags_3_reg[1]'
INFO: [Synth 8-3886] merging instance 'tags_3_reg[1]' (FDRE) to 'tags_3_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_3_reg[2] )
INFO: [Synth 8-3886] merging instance 'tags_4_reg[0]' (FDRE) to 'tags_4_reg[1]'
INFO: [Synth 8-3886] merging instance 'tags_4_reg[1]' (FDRE) to 'tags_4_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_4_reg[2] )
INFO: [Synth 8-3886] merging instance 'tags_5_reg[0]' (FDRE) to 'tags_5_reg[1]'
INFO: [Synth 8-3886] merging instance 'tags_5_reg[1]' (FDRE) to 'tags_5_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_5_reg[2] )
INFO: [Synth 8-3886] merging instance 'tags_6_reg[0]' (FDRE) to 'tags_6_reg[1]'
INFO: [Synth 8-3886] merging instance 'tags_6_reg[1]' (FDRE) to 'tags_6_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_6_reg[2] )
INFO: [Synth 8-3886] merging instance 'tags_7_reg[0]' (FDRE) to 'tags_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'tags_7_reg[1]' (FDRE) to 'tags_7_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_7_reg[2] )
INFO: [Synth 8-4471] merging register '_T_1038_reg[7:0]' into '_T_1038_reg[7:0]' [C:/Users/jason/fpga/joe_rocket/joe_rocket.srcs/sources_1/imports/rocket-linux/freechips.rocketchip.system.DefaultConfigRBB.v:218275]
WARNING: [Synth 8-3917] design Frontend has port io_cpu_npc[0] driven by constant 0
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "icache/tag_array/tag_array_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (tag_array/tag_array_0_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (21) is not a multiple of 8(data_only) or 9(data + parity))
RAM ("icache/tag_array/tag_array_0_ext/ram_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
RAM ("icache/tag_array/tag_array_0_ext/ram_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
RAM ("icache/tag_array/tag_array_0_ext/ram_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
RAM ("icache/tag_array/tag_array_0_ext/ram_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "icache/data_arrays_0/data_arrays_0_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("icache/data_arrays_0/data_arrays_0_0_ext/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "icache/data_arrays_1/data_arrays_0_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("icache/data_arrays_1/data_arrays_0_0_ext/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5544] ROM "metaArb_io_in_3_bits_data0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "metaArb_io_in_3_bits_data0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_2/ram_opcode_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_2/ram_mask_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_2/ram_corrupt_reg was removed. 
WARNING: [Synth 8-3917] design RocketTile__GCB3 has port io_requestor_1_resp_bits_tag[6] driven by constant 0
WARNING: [Synth 8-7129] Port io_req_bits_addr[2] in module DCacheDataArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[1] in module DCacheDataArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_req_bits_addr[0] in module DCacheDataArray is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_prv[0] in module PMPChecker is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_prv[0] in module PMPChecker__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[53] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[52] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[51] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[50] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[49] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[48] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[47] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[46] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[45] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[44] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[43] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[42] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[41] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[40] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[39] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[38] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[37] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[36] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[35] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[34] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[33] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[32] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[31] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[30] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[29] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[28] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[27] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[26] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[25] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[24] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[23] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[22] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[21] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_resp_bits_pte_ppn[20] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_ptbr_mode[2] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_ptbr_mode[1] in module DCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ptw_ptbr_mode[0] in module DCache is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "dcache/tag_array/tag_array_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (tag_array_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (22) is not a multiple of 8(data_only) or 9(data + parity))
RAM ("dcache/tag_array/tag_array_ext/ram_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
RAM ("dcache/tag_array/tag_array_ext/ram_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
RAM ("dcache/tag_array/tag_array_ext/ram_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
RAM ("dcache/tag_array/tag_array_ext/ram_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "dcache/data/\data_arrays_0/data_arrays_0_ext /ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("dcache/data/\data_arrays_0/data_arrays_0_ext /ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance i_8/buffer/Queue/ram_corrupt_reg_0_1_0_0 from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_21/buffer/Queue_2/ram_source_reg_0_1_0_0 from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_21/buffer/Queue_2/ram_source_reg_0_1_1_1 from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_27/buffer/Queue_3/ram_source_reg_0_1_1_1 from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_30/buffer/Queue_3/ram_corrupt_reg_0_1_0_0 from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\tlb_sectored_entries_0_data_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\tlb_sectored_entries_0_data_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\tlb_sectored_entries_0_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\tlb_sectored_entries_0_data_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\tlb_sectored_entries_1_data_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\tlb_sectored_entries_1_data_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\tlb_sectored_entries_1_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\tlb_sectored_entries_1_data_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\tlb_sectored_entries_2_data_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/\tlb_sectored_entries_2_data_2_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_data_3_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_data_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_data_2_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_data_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_data_1_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_data_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_data_0_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_data_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_1_data_3_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_1_data_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_1_data_2_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_1_data_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_1_data_1_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_1_data_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_1_data_0_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_1_data_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_2_data_3_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_2_data_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_2_data_2_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_2_data_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_2_data_1_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_2_data_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_2_data_0_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_2_data_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_3_data_3_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_3_data_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_3_data_2_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_3_data_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_3_data_1_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_3_data_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_3_data_0_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_3_data_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_4_data_3_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_4_data_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_4_data_2_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_4_data_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_4_data_1_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_4_data_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_4_data_0_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_4_data_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_5_data_3_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_5_data_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_5_data_2_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_5_data_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_5_data_1_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_5_data_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_5_data_0_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_5_data_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_6_data_3_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_6_data_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_6_data_2_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_6_data_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_6_data_1_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_6_data_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_6_data_0_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_6_data_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_7_data_3_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_7_data_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_7_data_2_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_7_data_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_7_data_1_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_7_data_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_7_data_0_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_7_data_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_superpage_entries_0_data_0_reg[3]' (FDE) to 'dcache/tlb_superpage_entries_0_data_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_superpage_entries_1_data_0_reg[3]' (FDE) to 'dcache/tlb_superpage_entries_1_data_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_superpage_entries_2_data_0_reg[3]' (FDE) to 'dcache/tlb_superpage_entries_2_data_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_superpage_entries_3_data_0_reg[3]' (FDE) to 'dcache/tlb_superpage_entries_3_data_0_reg[4]'
INFO: [Synth 8-7067] Removed DRAM instance i_27/buffer/Queue_3/ram_source_reg_0_1_0_0 from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module RocketTile__GCB3 due to constant propagation
INFO: [Synth 8-5546] ROM "coupler_to_port_named_mmio_port_axi4/tl2axi4/" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue/ram_param_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue/ram_address_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue/ram_mask_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue/ram_corrupt_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue_1/ram_echo_tl_state_source_reg[1:0]' into 'coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue_1/ram_id_reg[1:0]'
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_1/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_2/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_3/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_4/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_5/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_6/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_7/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue_1/ram_echo_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'Queue/ram_data_reg' and it is trimmed from '64' to '34' bits.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_1/ram_param_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_1/ram_sink_reg was removed. 
INFO: [Synth 8-7067] Removed DRAM instance subsystem_fbus/coupler_from_port_named_slave_port_axi4/i_15/buffer/Queue/ram_corrupt_reg_0_1_0_0 from module SimpleLazyModule_5 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module SimpleLazyModule_5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_66/wrapped_error_device/buffer/Queue_1/ram_param_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_66/wrapped_error_device/buffer/Queue_1/ram_param_reg_0_1_1_1 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_70/wrapped_error_device/buffer/Queue_1/ram_sink_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_71/wrapped_error_device/buffer/Queue_1/ram_denied_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_72/wrapped_error_device/buffer/Queue_1/ram_data_reg_0_1_0_13 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_72/wrapped_error_device/buffer/Queue_1/ram_data_reg_0_1_14_27 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_72/wrapped_error_device/buffer/Queue_1/ram_data_reg_0_1_28_41 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_72/wrapped_error_device/buffer/Queue_1/ram_data_reg_0_1_42_55 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_72/wrapped_error_device/buffer/Queue_1/ram_data_reg_0_1_56_63 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7066] Removed 5 DRAM instances from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmiXing/AsyncQueueSource/mem_0_opcode_reg[2]' (FDE) to 'debug_1/dmInner/dmiXing/AsyncQueueSource/mem_0_opcode_reg[1]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/asource/AsyncQueueSource/mem_0_mask_reg[0]' (FDE) to 'debug_1/dmOuter/asource/AsyncQueueSource/mem_0_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/asource/AsyncQueueSource/mem_0_mask_reg[2]' (FDE) to 'debug_1/dmOuter/asource/AsyncQueueSource/mem_0_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/asource/AsyncQueueSource/mem_0_mask_reg[1]' (FDE) to 'debug_1/dmOuter/asource/AsyncQueueSource/mem_0_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/asource/AsyncQueueSource/mem_0_address_reg[0]' (FDE) to 'debug_1/dmOuter/asource/AsyncQueueSource/mem_0_opcode_reg[1]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/asource/AsyncQueueSource/mem_0_address_reg[1]' (FDE) to 'debug_1/dmOuter/asource/AsyncQueueSource/mem_0_opcode_reg[1]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[0]' (FDE) to 'debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[34]' (FDE) to 'debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[38]' (FDE) to 'debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[39]' (FDE) to 'debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[33]' (FDE) to 'debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[41]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/dmiBypass/bar/_T_9_reg' (FDCE) to 'debug_1/dmOuter/dmiBypass/bar/_T_173_reg'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[42]' (FDE) to 'debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[41]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[33]' (FDE) to 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[34]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[35]' (FDE) to 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[34]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[34]' (FDE) to 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[36]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[1]' (FDE) to 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[2]' (FDE) to 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[12]' (FDE) to 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[13]' (FDE) to 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[11]' (FDE) to 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[10]' (FDE) to 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[9]' (FDE) to 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[8]' (FDE) to 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[7]' (FDE) to 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[6]' (FDE) to 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[5]' (FDE) to 'debug_1/dmInner/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[0]' (FDE) to 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[53]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[37]' (FDE) to 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[53]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[38]' (FDE) to 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[53]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[46]' (FDE) to 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[53]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[47]' (FDE) to 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[53]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[49]' (FDE) to 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[53]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[50]' (FDE) to 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[53]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[51]' (FDE) to 'debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[53]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[6]' (FDE) to 'debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[2]' (FDE) to 'debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[3]' (FDE) to 'debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[0]' (FDE) to 'debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[26]' (FDE) to 'debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[27]' (FDE) to 'debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[28]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[25]' (FDE) to 'debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[18]' (FDE) to 'debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_28/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_burst_reg_0_1_0_0 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_28/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_burst_reg_0_1_1_1 from module SystemBus due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_29/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_lock_reg_0_1_0_0 from module SystemBus due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_32/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_qos_reg_0_1_0_3 from module SystemBus due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_46/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_burst_reg_0_1_0_0 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_46/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_burst_reg_0_1_1_1 from module SystemBus due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_47/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_lock_reg_0_1_0_0 from module SystemBus due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_50/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_qos_reg_0_1_0_3 from module SystemBus due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_fbus/coupler_from_port_named_slave_port_axi4/i_2/buffer/Queue/ram_param_reg_0_1_0_2 from module SimpleLazyModule_5 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module SimpleLazyModule_5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_37/buffer/Queue_1/ram_param_reg_0_1_1_1 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_40/buffer/Queue_1/ram_sink_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_2/subsystem_fbus/buffer/Queue/ram_param_reg_0_1_0_2 from module ExampleRocketSystem__GC0 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module ExampleRocketSystem__GC0 due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:32 ; elapsed = 00:10:26 . Memory (MB): peak = 2695.988 ; gain = 1171.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                   | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|icache                                        | tag_array/tag_array_0_ext/ram_reg         | 64 x 84(READ_FIRST)    | W |   | 64 x 84(WRITE_FIRST)   |   | R | Port A and B     | 4      | 0      |                 | 
|icache                                        | data_arrays_0/data_arrays_0_0_ext/ram_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|icache                                        | data_arrays_1/data_arrays_0_0_ext/ram_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|dcache/tag_array                              | tag_array_ext/ram_reg                     | 64 x 88(READ_FIRST)    | W |   | 64 x 88(WRITE_FIRST)   |   | R | Port A and B     | 4      | 0      |                 | 
|dcache/data/\data_arrays_0/data_arrays_0_ext  | ram_reg                                   | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
+----------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                              | RTL Object                                                                                 | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|btb                                                      | _T_1037_reg                                                                                | Implied   | 512 x 1              | RAM256X1D x 2	 | 
|Rocket                                                   | _T_815_reg                                                                                 | Implied   | 32 x 64              | RAM32M16 x 10	 | 
|RocketTile__GCB3                                         | buffer/Queue/ram_opcode_reg                                                                | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue/ram_param_reg                                                                 | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue/ram_size_reg                                                                  | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue/ram_source_reg                                                                | Implied   | 2 x 2                | RAM16X1D x 2	  | 
|RocketTile__GCB3                                         | buffer/Queue/ram_address_reg                                                               | Implied   | 2 x 32               | RAM32M16 x 3	  | 
|RocketTile__GCB3                                         | buffer/Queue/ram_mask_reg                                                                  | Implied   | 2 x 8                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue/ram_data_reg                                                                  | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|RocketTile__GCB3                                         | buffer/Queue_1/ram_opcode_reg                                                              | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue_1/ram_param_reg                                                               | Implied   | 2 x 2                | RAM16X1D x 2	  | 
|RocketTile__GCB3                                         | buffer/Queue_1/ram_size_reg                                                                | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue_1/ram_source_reg                                                              | Implied   | 2 x 2                | RAM16X1D x 2	  | 
|RocketTile__GCB3                                         | buffer/Queue_1/ram_sink_reg                                                                | Implied   | 2 x 2                | RAM16X1D x 2	  | 
|RocketTile__GCB3                                         | buffer/Queue_1/ram_denied_reg                                                              | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue_1/ram_data_reg                                                                | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|RocketTile__GCB3                                         | buffer/Queue_1/ram_corrupt_reg                                                             | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue_2/ram_param_reg                                                               | Implied   | 2 x 2                | RAM16X1D x 2	  | 
|RocketTile__GCB3                                         | buffer/Queue_2/ram_size_reg                                                                | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue_2/ram_address_reg                                                             | Implied   | 2 x 32               | RAM32M16 x 3	  | 
|RocketTile__GCB3                                         | buffer/Queue_3/ram_opcode_reg                                                              | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue_3/ram_param_reg                                                               | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue_3/ram_size_reg                                                                | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue_3/ram_address_reg                                                             | Implied   | 2 x 32               | RAM32M16 x 3	  | 
|RocketTile__GCB3                                         | buffer/Queue_3/ram_data_reg                                                                | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|RocketTile__GCB3                                         | buffer/Queue_4/ram_sink_reg                                                                | Implied   | 2 x 2                | RAM16X1D x 2	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_id_reg                              | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_addr_reg                            | Implied   | 2 x 31               | RAM32M16 x 3	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_len_reg                             | Implied   | 2 x 8                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_size_reg                            | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_cache_reg                           | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_prot_reg                            | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_data_reg                          | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_strb_reg                          | Implied   | 2 x 8                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_last_reg                          | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_id_reg                            | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_addr_reg                          | Implied   | 2 x 31               | RAM32M16 x 3	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_len_reg                           | Implied   | 2 x 8                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_size_reg                          | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_cache_reg                         | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_prot_reg                          | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/ram_last_reg                          | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_7/ram_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_6/ram_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/ram_id_reg                            | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_7/ram_tl_state_source_reg | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_6/ram_tl_state_source_reg | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/ram_id_reg                            | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_4/ram_last_reg                        | Implied   | 8 x 1                | RAM16X1D x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_3/ram_last_reg                        | Implied   | 8 x 1                | RAM16X1D x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_2/ram_last_reg                        | Implied   | 8 x 1                | RAM16X1D x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_1/ram_last_reg                        | Implied   | 8 x 1                | RAM16X1D x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_0/ram_last_reg                        | Implied   | 8 x 1                | RAM16X1D x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/ram_data_reg                          | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_4/ram_data_reg                        | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_3/ram_data_reg                        | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_2/ram_data_reg                        | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_1/ram_data_reg                        | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_0/ram_data_reg                        | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/ram_resp_reg                          | Implied   | 2 x 2                | RAM16X1D x 2	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_4/ram_resp_reg                        | Implied   | 8 x 2                | RAM16X1D x 2	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_3/ram_resp_reg                        | Implied   | 8 x 2                | RAM16X1D x 2	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_2/ram_resp_reg                        | Implied   | 8 x 2                | RAM16X1D x 2	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_1/ram_resp_reg                        | Implied   | 8 x 2                | RAM16X1D x 2	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_0/ram_resp_reg                        | Implied   | 8 x 2                | RAM16X1D x 2	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_2/ram_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_1/ram_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_4/ram_echo_tl_state_size_reg          | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_3/ram_echo_tl_state_size_reg          | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_2/ram_echo_tl_state_size_reg          | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_1/ram_echo_tl_state_size_reg          | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_0/ram_echo_tl_state_size_reg          | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_2/ram_tl_state_source_reg | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_1/ram_tl_state_source_reg | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_4/ram_echo_tl_state_source_reg        | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_3/ram_echo_tl_state_source_reg        | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_2/ram_echo_tl_state_source_reg        | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_1/ram_echo_tl_state_source_reg        | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_0/ram_echo_tl_state_source_reg        | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_4/ram_id_reg                          | Implied   | 8 x 3                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_3/ram_id_reg                          | Implied   | 8 x 3                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_2/ram_id_reg                          | Implied   | 8 x 3                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_1/ram_id_reg                          | Implied   | 8 x 3                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_0/ram_id_reg                          | Implied   | 8 x 3                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/ram_resp_reg                          | Implied   | 2 x 2                | RAM16X1D x 2	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/ram_opcode_reg                                                                | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/ram_size_reg                                                                  | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/ram_source_reg                                                                | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/ram_address_reg                                                               | Implied   | 2 x 32               | RAM32M16 x 3	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/ram_user_amba_prot_bufferable_reg                                             | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/ram_user_amba_prot_modifiable_reg                                             | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/ram_user_amba_prot_readalloc_reg                                              | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/ram_user_amba_prot_writealloc_reg                                             | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/ram_user_amba_prot_privileged_reg                                             | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/ram_user_amba_prot_secure_reg                                                 | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/ram_user_amba_prot_fetch_reg                                                  | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/ram_mask_reg                                                                  | Implied   | 2 x 8                | RAM32M16 x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/ram_data_reg                                                                  | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/ram_opcode_reg                                                              | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/ram_size_reg                                                                | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/ram_source_reg                                                              | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/ram_denied_reg                                                              | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/ram_data_reg                                                                | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/ram_corrupt_reg                                                             | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility/ram_extra_id_reg                                               | Implied   | 4 x 7                | RAM32M16 x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility/ram_real_last_reg                                              | Implied   | 4 x 1                | RAM16X1D x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility_1/ram_extra_id_reg                                             | Implied   | 4 x 7                | RAM32M16 x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility_1/ram_real_last_reg                                            | Implied   | 4 x 1                | RAM16X1D x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility_2/ram_extra_id_reg                                             | Implied   | 4 x 7                | RAM32M16 x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility_2/ram_real_last_reg                                            | Implied   | 4 x 1                | RAM16X1D x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility_3/ram_extra_id_reg                                             | Implied   | 4 x 7                | RAM32M16 x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility_3/ram_real_last_reg                                            | Implied   | 4 x 1                | RAM16X1D x 1	  | 
|subsystem_cbus                                           | buffer/Queue/ram_opcode_reg                                                                | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | buffer/Queue/ram_size_reg                                                                  | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | buffer/Queue/ram_source_reg                                                                | Implied   | 2 x 5                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | buffer/Queue/ram_address_reg                                                               | Implied   | 2 x 28               | RAM32M16 x 2	  | 
|subsystem_cbus                                           | buffer/Queue/ram_mask_reg                                                                  | Implied   | 2 x 8                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | buffer/Queue/ram_data_reg                                                                  | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|subsystem_cbus                                           | buffer/Queue_1/ram_opcode_reg                                                              | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | buffer/Queue_1/ram_size_reg                                                                | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | buffer/Queue_1/ram_source_reg                                                              | Implied   | 2 x 5                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | buffer/Queue_1/ram_denied_reg                                                              | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|subsystem_cbus                                           | buffer/Queue_1/ram_data_reg                                                                | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|subsystem_cbus                                           | buffer/Queue_1/ram_corrupt_reg                                                             | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue/ram_opcode_reg                                           | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue/ram_size_reg                                             | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/ram_opcode_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/ram_size_reg                                           | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue/ram_source_reg                                           | Implied   | 2 x 5                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/ram_source_reg                                         | Implied   | 2 x 5                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/ram_corrupt_reg                                        | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker/o_data/ram_mask_reg                                                  | Implied   | 8 x 8                | RAM32M16 x 1	  | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker/o_data/ram_data_reg                                                  | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_1/o_data/ram_mask_reg                                                | Implied   | 8 x 8                | RAM32M16 x 1	  | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_1/o_data/ram_data_reg                                                | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_2/o_data/ram_mask_reg                                                | Implied   | 8 x 8                | RAM32M16 x 1	  | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_2/o_data/ram_data_reg                                                | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_3/o_data/ram_mask_reg                                                | Implied   | 8 x 8                | RAM32M16 x 1	  | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_3/o_data/ram_data_reg                                                | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_l2_wrapper                                     | shrinker/_T_8_reg                                                                          | Implied   | 4 x 7                | RAM32M16 x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/ram_opcode_reg                                                 | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/ram_size_reg                                                   | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/ram_source_reg                                                 | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/ram_address_reg                                                | Implied   | 2 x 32               | RAM32M16 x 3	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/ram_user_amba_prot_bufferable_reg                              | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/ram_user_amba_prot_modifiable_reg                              | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/ram_user_amba_prot_readalloc_reg                               | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/ram_user_amba_prot_writealloc_reg                              | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/ram_user_amba_prot_privileged_reg                              | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/ram_user_amba_prot_secure_reg                                  | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/ram_user_amba_prot_fetch_reg                                   | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/ram_mask_reg                                                   | Implied   | 2 x 8                | RAM32M16 x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/ram_data_reg                                                   | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue_1/ram_opcode_reg                                               | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue_1/ram_size_reg                                                 | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue_1/ram_source_reg                                               | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue_1/ram_denied_reg                                               | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue_1/ram_data_reg                                                 | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue_1/ram_corrupt_reg                                              | Implied   | 2 x 1                | RAM16X1D x 1	  | 
+---------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FPUFMAPipe_1    | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | (PCIN>>17)+A*B   | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | (PCIN>>17)+A*B   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | A*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | (PCIN>>17)+A*B   | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulDiv          | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | (PCIN>>17)+A2*B2 | 14     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | (PCIN>>17)+A2*B2 | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_clock/clock_i/clk_out1_0' to pin 'i_clock/clock_i/clk_wiz_0/clk_out1'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:01 ; elapsed = 00:10:59 . Memory (MB): peak = 2699.012 ; gain = 1174.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:13 ; elapsed = 00:12:12 . Memory (MB): peak = 2917.664 ; gain = 1392.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                   | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|icache                                        | tag_array/tag_array_0_ext/ram_reg         | 64 x 84(READ_FIRST)    | W |   | 64 x 84(WRITE_FIRST)   |   | R | Port A and B     | 4      | 0      |                 | 
|icache                                        | data_arrays_0/data_arrays_0_0_ext/ram_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|icache                                        | data_arrays_1/data_arrays_0_0_ext/ram_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|dcache/tag_array                              | tag_array_ext/ram_reg                     | 64 x 88(READ_FIRST)    | W |   | 64 x 88(WRITE_FIRST)   |   | R | Port A and B     | 4      | 0      |                 | 
|dcache/data/\data_arrays_0/data_arrays_0_ext  | ram_reg                                   | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
+----------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+---------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                              | RTL Object                                                                                 | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|btb                                                      | _T_1037_reg                                                                                | Implied   | 512 x 1              | RAM256X1D x 2	 | 
|Rocket                                                   | _T_815_reg                                                                                 | Implied   | 32 x 64              | RAM32M16 x 10	 | 
|RocketTile__GCB3                                         | buffer/Queue/ram_opcode_reg                                                                | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue/ram_param_reg                                                                 | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue/ram_size_reg                                                                  | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue/ram_source_reg                                                                | Implied   | 2 x 2                | RAM16X1D x 2	  | 
|RocketTile__GCB3                                         | buffer/Queue/ram_address_reg                                                               | Implied   | 2 x 32               | RAM32M16 x 3	  | 
|RocketTile__GCB3                                         | buffer/Queue/ram_mask_reg                                                                  | Implied   | 2 x 8                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue/ram_data_reg                                                                  | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|RocketTile__GCB3                                         | buffer/Queue_1/ram_opcode_reg                                                              | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue_1/ram_param_reg                                                               | Implied   | 2 x 2                | RAM16X1D x 2	  | 
|RocketTile__GCB3                                         | buffer/Queue_1/ram_size_reg                                                                | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue_1/ram_source_reg                                                              | Implied   | 2 x 2                | RAM16X1D x 2	  | 
|RocketTile__GCB3                                         | buffer/Queue_1/ram_sink_reg                                                                | Implied   | 2 x 2                | RAM16X1D x 2	  | 
|RocketTile__GCB3                                         | buffer/Queue_1/ram_denied_reg                                                              | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue_1/ram_data_reg                                                                | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|RocketTile__GCB3                                         | buffer/Queue_1/ram_corrupt_reg                                                             | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue_2/ram_param_reg                                                               | Implied   | 2 x 2                | RAM16X1D x 2	  | 
|RocketTile__GCB3                                         | buffer/Queue_2/ram_size_reg                                                                | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue_2/ram_address_reg                                                             | Implied   | 2 x 32               | RAM32M16 x 3	  | 
|RocketTile__GCB3                                         | buffer/Queue_3/ram_opcode_reg                                                              | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue_3/ram_param_reg                                                               | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue_3/ram_size_reg                                                                | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|RocketTile__GCB3                                         | buffer/Queue_3/ram_address_reg                                                             | Implied   | 2 x 32               | RAM32M16 x 3	  | 
|RocketTile__GCB3                                         | buffer/Queue_3/ram_data_reg                                                                | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|RocketTile__GCB3                                         | buffer/Queue_4/ram_sink_reg                                                                | Implied   | 2 x 2                | RAM16X1D x 2	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_id_reg                              | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_addr_reg                            | Implied   | 2 x 31               | RAM32M16 x 3	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_len_reg                             | Implied   | 2 x 8                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/ram_size_reg                            | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_data_reg                          | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_strb_reg                          | Implied   | 2 x 8                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_last_reg                          | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_id_reg                            | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_addr_reg                          | Implied   | 2 x 31               | RAM32M16 x 3	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_len_reg                           | Implied   | 2 x 8                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ram_size_reg                          | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/ram_last_reg                          | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_7/ram_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_6/ram_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/ram_id_reg                            | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_7/ram_tl_state_source_reg | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_6/ram_tl_state_source_reg | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/ram_id_reg                            | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_4/ram_last_reg                        | Implied   | 8 x 1                | RAM16X1D x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_3/ram_last_reg                        | Implied   | 8 x 1                | RAM16X1D x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_2/ram_last_reg                        | Implied   | 8 x 1                | RAM16X1D x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_1/ram_last_reg                        | Implied   | 8 x 1                | RAM16X1D x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_0/ram_last_reg                        | Implied   | 8 x 1                | RAM16X1D x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/ram_data_reg                          | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_4/ram_data_reg                        | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_3/ram_data_reg                        | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_2/ram_data_reg                        | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_1/ram_data_reg                        | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_0/ram_data_reg                        | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/ram_resp_reg                          | Implied   | 2 x 2                | RAM16X1D x 2	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_4/ram_resp_reg                        | Implied   | 8 x 2                | RAM16X1D x 2	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_3/ram_resp_reg                        | Implied   | 8 x 2                | RAM16X1D x 2	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_2/ram_resp_reg                        | Implied   | 8 x 2                | RAM16X1D x 2	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_1/ram_resp_reg                        | Implied   | 8 x 2                | RAM16X1D x 2	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_0/ram_resp_reg                        | Implied   | 8 x 2                | RAM16X1D x 2	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_2/ram_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_1/ram_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_4/ram_echo_tl_state_size_reg          | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_3/ram_echo_tl_state_size_reg          | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_2/ram_echo_tl_state_size_reg          | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_1/ram_echo_tl_state_size_reg          | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_0/ram_echo_tl_state_size_reg          | Implied   | 8 x 4                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_2/ram_tl_state_source_reg | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_1/ram_tl_state_source_reg | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_4/ram_echo_tl_state_source_reg        | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_3/ram_echo_tl_state_source_reg        | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_2/ram_echo_tl_state_source_reg        | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_1/ram_echo_tl_state_source_reg        | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_0/ram_echo_tl_state_source_reg        | Implied   | 8 x 5                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_4/ram_id_reg                          | Implied   | 8 x 3                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_3/ram_id_reg                          | Implied   | 8 x 3                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_2/ram_id_reg                          | Implied   | 8 x 3                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_1/ram_id_reg                          | Implied   | 8 x 3                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/queue_0/ram_id_reg                          | Implied   | 8 x 3                | RAM32M16 x 1	  | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/ram_resp_reg                          | Implied   | 2 x 2                | RAM16X1D x 2	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/ram_opcode_reg                                                              | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/ram_source_reg                                                              | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility_2/ram_real_last_reg                                            | Implied   | 4 x 1                | RAM16X1D x 1	  | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility_3/ram_real_last_reg                                            | Implied   | 4 x 1                | RAM16X1D x 1	  | 
|subsystem_cbus                                           | buffer/Queue/ram_opcode_reg                                                                | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | buffer/Queue/ram_size_reg                                                                  | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | buffer/Queue/ram_source_reg                                                                | Implied   | 2 x 5                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | buffer/Queue/ram_address_reg                                                               | Implied   | 2 x 28               | RAM32M16 x 2	  | 
|subsystem_cbus                                           | buffer/Queue/ram_mask_reg                                                                  | Implied   | 2 x 8                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | buffer/Queue/ram_data_reg                                                                  | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|subsystem_cbus                                           | buffer/Queue_1/ram_opcode_reg                                                              | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | buffer/Queue_1/ram_size_reg                                                                | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | buffer/Queue_1/ram_source_reg                                                              | Implied   | 2 x 5                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | buffer/Queue_1/ram_denied_reg                                                              | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|subsystem_cbus                                           | buffer/Queue_1/ram_data_reg                                                                | Implied   | 2 x 64               | RAM32M16 x 5	  | 
|subsystem_cbus                                           | buffer/Queue_1/ram_corrupt_reg                                                             | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue/ram_opcode_reg                                           | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue/ram_size_reg                                             | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/ram_opcode_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/ram_size_reg                                           | Implied   | 2 x 4                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue/ram_source_reg                                           | Implied   | 2 x 5                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/ram_source_reg                                         | Implied   | 2 x 5                | RAM32M16 x 1	  | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/ram_corrupt_reg                                        | Implied   | 2 x 1                | RAM16X1D x 1	  | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker/o_data/ram_mask_reg                                                  | Implied   | 8 x 8                | RAM32M16 x 1	  | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker/o_data/ram_data_reg                                                  | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_1/o_data/ram_mask_reg                                                | Implied   | 8 x 8                | RAM32M16 x 1	  | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_1/o_data/ram_data_reg                                                | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_2/o_data/ram_mask_reg                                                | Implied   | 8 x 8                | RAM32M16 x 1	  | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_2/o_data/ram_data_reg                                                | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_3/o_data/ram_mask_reg                                                | Implied   | 8 x 8                | RAM32M16 x 1	  | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_3/o_data/ram_data_reg                                                | Implied   | 8 x 64               | RAM32M16 x 5	  | 
|subsystem_l2_wrapper                                     | shrinker/_T_8_reg                                                                          | Implied   | 4 x 7                | RAM32M16 x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue_1/ram_opcode_reg                                               | Implied   | 2 x 3                | RAM32M16 x 1	  | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue_1/ram_source_reg                                               | Implied   | 2 x 4                | RAM32M16 x 1	  | 
+---------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance tilei_3/i_min_soc/dut/ldut/tile/buffer/Queue_1/ram_param_reg_0_1_1_1 from module RocketTile__GCB3_tempName due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module RocketTile__GCB3_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance tilei_3/i_min_soc/dut/ldut/tile/dcache/tag_array/tag_array_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/i_min_soc/dut/ldut/tile/dcache/tag_array/tag_array_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/i_min_soc/dut/ldut/tile/dcache/tag_array/tag_array_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/i_min_soc/dut/ldut/tile/dcache/tag_array/tag_array_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/i_min_soc/dut/ldut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/i_min_soc/dut/ldut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/i_min_soc/dut/ldut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_3/i_min_soc/dut/ldut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance lduti_4/i_min_soc/dut/ldut/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4yank/QueueCompatibility_2/ram_real_last_reg_0_3_0_0 from module ExampleRocketSystem__GC0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance lduti_4/i_min_soc/dut/ldut/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4yank/QueueCompatibility_3/ram_real_last_reg_0_3_0_0 from module ExampleRocketSystem__GC0_tempName due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module ExampleRocketSystem__GC0_tempName due to constant propagation
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:06 ; elapsed = 00:13:51 . Memory (MB): peak = 2917.664 ; gain = 1392.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/dcache/tag_array/tag_array_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/dcache/tag_array/tag_array_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/dcache/tag_array/tag_array_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/dcache/tag_array/tag_array_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_min_soc/dut/ldut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:28 ; elapsed = 00:14:15 . Memory (MB): peak = 2917.664 ; gain = 1392.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:29 ; elapsed = 00:14:16 . Memory (MB): peak = 2917.664 ; gain = 1392.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:53 ; elapsed = 00:14:41 . Memory (MB): peak = 2917.664 ; gain = 1392.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:54 ; elapsed = 00:14:41 . Memory (MB): peak = 2917.664 ; gain = 1392.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:58 ; elapsed = 00:14:46 . Memory (MB): peak = 2917.664 ; gain = 1392.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:59 ; elapsed = 00:14:47 . Memory (MB): peak = 2917.664 ; gain = 1392.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+--------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+--------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|rocket_fpga_top | i_min_soc/dut/ldut/tile/intsink/SynchronizerShiftReg_w1_d3/NonSyncResetSynchronizerPrimitiveShiftReg_d3/sync_0_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rocket_fpga_top | i_min_soc/dut/ldut/asyncXing/SynchronizerShiftReg_w2_d3/NonSyncResetSynchronizerPrimitiveShiftReg_d3/sync_0_reg    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rocket_fpga_top | i_min_soc/dut/ldut/asyncXing/SynchronizerShiftReg_w2_d3/NonSyncResetSynchronizerPrimitiveShiftReg_d3_1/sync_0_reg  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+--------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |clock_clk_wiz_0_0            |         1|
|2     |ddr4_axi_clock_converter_0_0 |         1|
|3     |ddr4_ddr4_0_0                |         1|
|4     |ddr4_util_vector_logic_0_0   |         1|
|5     |uart_xbar_0                  |         1|
|6     |uart_auto_ds_0               |         1|
|7     |uart_auto_pc_0               |         1|
|8     |uart_auto_ds_1               |         1|
|9     |uart_auto_pc_1               |         1|
|10    |uart_auto_ds_2               |         1|
|11    |uart_auto_pc_2               |         1|
|12    |uart_axi_bram_ctrl_0_0       |         1|
|13    |uart_axi_quad_spi_0_0        |         1|
|14    |uart_axi_uart16550_0_0       |         1|
|15    |uart_axi_uart16550_0_1       |         1|
|16    |uart_blk_mem_gen_0_0         |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |clock_clk_wiz_0            |     1|
|2     |ddr4_axi_clock_converter_0 |     1|
|3     |ddr4_ddr4_0                |     1|
|4     |ddr4_util_vector_logic_0   |     1|
|5     |uart_auto_ds               |     3|
|8     |uart_auto_pc               |     3|
|11    |uart_axi_bram_ctrl_0       |     1|
|12    |uart_axi_quad_spi_0        |     1|
|13    |uart_axi_uart16550_0       |     2|
|15    |uart_blk_mem_gen_0         |     1|
|16    |uart_xbar                  |     1|
|17    |BUFG                       |     2|
|18    |CARRY8                     |   563|
|19    |DSP_ALU                    |    15|
|20    |DSP_A_B_DATA               |    15|
|23    |DSP_C_DATA                 |    15|
|24    |DSP_MULTIPLIER             |    15|
|25    |DSP_M_DATA                 |    15|
|26    |DSP_OUTPUT                 |    15|
|27    |DSP_PREADD                 |    15|
|28    |DSP_PREADD_DATA            |    15|
|29    |LUT1                       |   223|
|30    |LUT2                       |  2382|
|31    |LUT3                       |  3650|
|32    |LUT4                       |  4703|
|33    |LUT5                       |  6908|
|34    |LUT6                       | 15826|
|35    |MUXF7                      |  1241|
|36    |MUXF8                      |    53|
|37    |RAM16X1D                   |    37|
|38    |RAM256X1D                  |     2|
|39    |RAM32M16                   |   167|
|40    |RAMB18E2                   |     8|
|41    |RAMB36E2                   |     8|
|42    |SRL16E                     |     3|
|43    |FDCE                       |   130|
|44    |FDPE                       |    10|
|45    |FDRE                       | 14606|
|46    |FDSE                       |   135|
|47    |LD                         |     1|
|48    |IBUF                       |     8|
|49    |IOBUF                      |     4|
|50    |OBUF                       |     8|
|51    |OBUFT                      |     3|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:59 ; elapsed = 00:14:47 . Memory (MB): peak = 2917.664 ; gain = 1392.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 237 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:00 ; elapsed = 00:14:03 . Memory (MB): peak = 2917.664 ; gain = 1163.535
Synthesis Optimization Complete : Time (s): cpu = 00:11:59 ; elapsed = 00:14:55 . Memory (MB): peak = 2917.664 ; gain = 1392.797
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2917.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2093 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2962.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 236 instances were transformed.
  BUFG => BUFGCE: 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 15 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 8 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 4 instances
  LD => LDCE (inverted pins: G): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 37 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 167 instances

INFO: [Common 17-83] Releasing license: Synthesis
729 Infos, 259 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:12:41 ; elapsed = 00:15:41 . Memory (MB): peak = 2962.820 ; gain = 1926.523
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jason/fpga/joe_rocket/joe_rocket.runs/synth_1/rocket_fpga_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2962.820 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file rocket_fpga_top_utilization_synth.rpt -pb rocket_fpga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 30 16:54:27 2020...
