
---------- Begin Simulation Statistics ----------
final_tick                               2541883304500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 203267                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   203266                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.64                       # Real time elapsed on the host
host_tick_rate                              575194821                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195906                       # Number of instructions simulated
sim_ops                                       4195906                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011873                       # Number of seconds simulated
sim_ticks                                 11873459500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.601481                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  367887                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               789432                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2587                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             78046                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            839351                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45650                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          289279                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           243629                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1018010                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64992                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        31474                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195906                       # Number of instructions committed
system.cpu.committedOps                       4195906                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.656286                       # CPI: cycles per instruction
system.cpu.discardedOps                        214977                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608844                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1457152                       # DTB hits
system.cpu.dtb.data_misses                       7604                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407344                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       854369                       # DTB read hits
system.cpu.dtb.read_misses                       6789                       # DTB read misses
system.cpu.dtb.write_accesses                  201500                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602783                       # DTB write hits
system.cpu.dtb.write_misses                       815                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18127                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3437012                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1055314                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           663882                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16837800                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176794                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  942058                       # ITB accesses
system.cpu.itb.fetch_acv                          724                       # ITB acv
system.cpu.itb.fetch_hits                      934748                       # ITB hits
system.cpu.itb.fetch_misses                      7310                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4220     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6083                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14426                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5133                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10958365000     92.26%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9372000      0.08%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                16977500      0.14%     92.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               893239500      7.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11877954000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902685                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946620                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8036041000     67.66%     67.66% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3841913000     32.34%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23733246                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85418      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541390     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839308     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592601     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195906                       # Class of committed instruction
system.cpu.quiesceCycles                        13673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6895446                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          453                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        314260                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22730454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22730454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22730454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22730454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116566.430769                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116566.430769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116566.430769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116566.430769                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12966489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12966489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12966489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12966489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66494.815385                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66494.815385                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66494.815385                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66494.815385                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22380957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22380957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116567.484375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116567.484375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12766992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12766992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66494.750000                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66494.750000                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.268120                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539456984000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.268120                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204257                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204257                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128860                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34841                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87209                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28992                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87799                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40955                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11196160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11196160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6694848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6695281                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17902705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               71                       # Total snoops (count)
system.membus.snoopTraffic                       4544                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158161                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002870                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053500                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157707     99.71%     99.71% # Request fanout histogram
system.membus.snoop_fanout::1                     454      0.29%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158161                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           825106538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376278000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          465541000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5614784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4476288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10091072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5614784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5614784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34841                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34841                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         472885261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376999475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849884737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    472885261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        472885261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187799015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187799015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187799015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        472885261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376999475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037683752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000216595750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7376                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7376                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408957                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112420                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157673                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121820                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157673                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121820                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2079                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5756                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2019187500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  737250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4783875000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13694.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32444.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104514                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80846                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157673                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121820                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.014085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.375810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.618776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34695     42.42%     42.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24199     29.59%     72.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10005     12.23%     84.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4689      5.73%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2380      2.91%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1464      1.79%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          941      1.15%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          629      0.77%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2790      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81792                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.989425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.403205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.561546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1348     18.28%     18.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5551     75.26%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           278      3.77%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            98      1.33%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.56%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.28%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7376                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.230477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.215479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.730376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6626     89.83%     89.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      1.18%     91.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              446      6.05%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              152      2.06%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.83%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7376                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9436800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  654272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7661824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10091072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7796480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       645.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11873454500                       # Total gap between requests
system.mem_ctrls.avgGap                      42482.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4992256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7661824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 420455049.347664892673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374325949.400004267693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 645289942.665825486183                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121820                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2526267000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2257608000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291401170500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28795.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32278.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2392063.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            316130640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167997060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           563167500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          311320800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936711360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5191294950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        187791840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7674414150                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.350303                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    437326500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    396240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11039893000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267964200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142403580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489625500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          313596720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936711360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5132623140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        237199680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7520124180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.355778                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    563461500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    396240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10913758000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11866259500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1617102                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1617102                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1617102                       # number of overall hits
system.cpu.icache.overall_hits::total         1617102                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87800                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87800                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87800                       # number of overall misses
system.cpu.icache.overall_misses::total         87800                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5400334500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5400334500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5400334500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5400334500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1704902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1704902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1704902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1704902                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051499                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051499                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051499                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051499                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61507.226651                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61507.226651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61507.226651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61507.226651                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87209                       # number of writebacks
system.cpu.icache.writebacks::total             87209                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87800                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87800                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87800                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87800                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5312535500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5312535500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5312535500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5312535500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051499                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051499                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051499                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051499                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60507.238041                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60507.238041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60507.238041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60507.238041                       # average overall mshr miss latency
system.cpu.icache.replacements                  87209                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1617102                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1617102                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87800                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87800                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5400334500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5400334500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1704902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1704902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051499                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051499                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61507.226651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61507.226651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87800                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87800                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5312535500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5312535500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051499                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051499                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60507.238041                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60507.238041                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.841299                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1639854                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87287                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.786921                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.841299                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3497603                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3497603                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1317225                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1317225                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1317225                       # number of overall hits
system.cpu.dcache.overall_hits::total         1317225                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105717                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105717                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105717                       # number of overall misses
system.cpu.dcache.overall_misses::total        105717                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6789521000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6789521000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6789521000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6789521000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1422942                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1422942                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1422942                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1422942                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074295                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074295                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074295                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074295                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64223.549666                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64223.549666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64223.549666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64223.549666                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34665                       # number of writebacks
system.cpu.dcache.writebacks::total             34665                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36657                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36657                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69060                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69060                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69060                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69060                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4407603000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4407603000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4407603000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4407603000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048533                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048533                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048533                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048533                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63822.806255                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63822.806255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63822.806255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63822.806255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68918                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       786314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          786314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49255                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49255                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3309381000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3309381000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       835569                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       835569                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67188.732108                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67188.732108                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9201                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9201                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40054                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40054                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2683629000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2683629000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047936                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047936                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67000.274629                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67000.274629                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56462                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56462                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480140000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480140000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61636.853105                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61636.853105                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723974000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723974000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049383                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049383                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59435.082397                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59435.082397                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64057500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64057500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        71175                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        71175                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63157500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63157500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080486                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080486                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        70175                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        70175                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541883304500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.533900                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378844                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68918                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.007023                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.533900                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979037                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979037                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2960422                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2960422                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548520029500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 952425                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748864                       # Number of bytes of host memory used
host_op_rate                                   952410                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.52                       # Real time elapsed on the host
host_tick_rate                              669556741                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6213472                       # Number of instructions simulated
sim_ops                                       6213472                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004368                       # Number of seconds simulated
sim_ticks                                  4368163000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             35.725273                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   97311                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               272387                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                875                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24418                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            272429                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              17290                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          130964                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           113674                       # Number of indirect misses.
system.cpu.branchPred.lookups                  341923                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27779                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12907                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1276246                       # Number of instructions committed
system.cpu.committedOps                       1276246                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.784991                       # CPI: cycles per instruction
system.cpu.discardedOps                         68534                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57059                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       416482                       # DTB hits
system.cpu.dtb.data_misses                       1507                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36615                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       250434                       # DTB read hits
system.cpu.dtb.read_misses                       1245                       # DTB read misses
system.cpu.dtb.write_accesses                   20444                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166048                       # DTB write hits
system.cpu.dtb.write_misses                       262                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 732                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1035117                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            298208                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           182098                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6551082                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.147384                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  157250                       # ITB accesses
system.cpu.itb.fetch_acv                           91                       # ITB acv
system.cpu.itb.fetch_hits                      155632                       # ITB hits
system.cpu.itb.fetch_misses                      1618                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.35%      4.35% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.56% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2985     79.60%     84.16% # number of callpals executed
system.cpu.kern.callpal::rdps                     104      2.77%     86.93% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.96% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.99% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.16%     93.15% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.35% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.52%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3750                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5452                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1323     40.80%     40.80% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.63% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1893     58.37%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3243                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1322     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1322     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2671                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2889430000     66.10%     66.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                40821500      0.93%     67.04% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4308000      0.10%     67.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1436528500     32.86%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4371088000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999244                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.698362                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.823620                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 207                      
system.cpu.kern.mode_good::user                   207                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               394                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 207                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.525381                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.688852                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3854583500     88.18%     88.18% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            516504500     11.82%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8659318                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21453      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  803210     62.94%     64.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2340      0.18%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251008     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165422     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30571      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1276246                       # Class of committed instruction
system.cpu.quiesceCycles                        77008                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2108236                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        151035                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2206995650                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2206995650                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2206995650                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2206995650                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118242.467185                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118242.467185                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118242.467185                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118242.467185                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           114                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    8                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    14.250000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1272701325                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1272701325                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1272701325                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1272701325                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68186.516207                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68186.516207                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68186.516207                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68186.516207                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4717483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4717483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115060.560976                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115060.560976                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2667483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2667483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65060.560976                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65060.560976                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2202278167                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2202278167                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118249.472025                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118249.472025                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1270033842                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1270033842                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68193.397874                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68193.397874                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              50848                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27355                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41951                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6145                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6449                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6449                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          41952                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8427                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       125855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       125855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 209471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5369792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5369792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1508096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1509575                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8071303                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76346                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001519                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038950                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76230     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     116      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               76346                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1497000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           434951686                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              10.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81573500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          222885500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2684928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         949312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3634240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2684928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2684928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1750720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1750720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           41952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               56785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27355                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27355                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         614658382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         217325223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             831983605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    614658382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        614658382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      400790905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            400790905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      400790905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        614658382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        217325223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1232774510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000092694250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4205                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4205                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              154980                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64873                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       56785                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69263                       # Number of write requests accepted
system.mem_ctrls.readBursts                     56785                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69263                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2843                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   755                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3319                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    859993250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  269710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1871405750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15942.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34692.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       127                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38445                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48556                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 56785                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69263                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    419                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.066456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.194314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.266351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14333     40.43%     40.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10682     30.13%     70.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4508     12.72%     83.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1986      5.60%     88.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1081      3.05%     91.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          566      1.60%     93.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          355      1.00%     94.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          265      0.75%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1676      4.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35452                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.828062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.825763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.368429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1173     27.90%     27.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              33      0.78%     28.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             98      2.33%     31.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           436     10.37%     41.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2023     48.11%     89.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           282      6.71%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            74      1.76%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            33      0.78%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            20      0.48%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             8      0.19%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             8      0.19%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             7      0.17%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             3      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4205                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.291795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.272988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.829259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3567     84.83%     84.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              282      6.71%     91.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              219      5.21%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               91      2.16%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.55%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.19%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.14%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.17%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4205                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3452288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  181952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4384448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3634240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4432832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1003.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    831.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1014.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4368163000                       # Total gap between requests
system.mem_ctrls.avgGap                      34654.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2506112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       946176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4384448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 573722180.239153146744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 216607301.513244777918                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1003728111.794362902641                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        41952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14833                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69263                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1339687500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    531718250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 111118586500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31933.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35846.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1604299.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            144870600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             76989165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           217841400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          187387560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     344813040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1902443400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         76053600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2950398765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        675.432388                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    181202250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    145860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4043018500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            108385200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             57596715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           167482980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          170386020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     344813040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1876039860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         98220000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2822923815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.249651                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    239146250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    145860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3984897250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               110500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97275650                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              794500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              528500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6595925000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       455959                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           455959                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       455959                       # number of overall hits
system.cpu.icache.overall_hits::total          455959                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41953                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41953                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41953                       # number of overall misses
system.cpu.icache.overall_misses::total         41953                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2743729500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2743729500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2743729500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2743729500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       497912                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       497912                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       497912                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       497912                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.084258                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.084258                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.084258                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.084258                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65400.078659                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65400.078659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65400.078659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65400.078659                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41951                       # number of writebacks
system.cpu.icache.writebacks::total             41951                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        41953                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41953                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41953                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41953                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2701777500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2701777500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2701777500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2701777500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.084258                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.084258                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.084258                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.084258                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64400.102496                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64400.102496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64400.102496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64400.102496                       # average overall mshr miss latency
system.cpu.icache.replacements                  41951                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       455959                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          455959                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41953                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41953                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2743729500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2743729500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       497912                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       497912                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.084258                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.084258                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65400.078659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65400.078659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41953                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41953                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2701777500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2701777500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.084258                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.084258                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64400.102496                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64400.102496                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997421                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              522829                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41951                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.462850                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997421                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1037776                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1037776                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       380940                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           380940                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       380940                       # number of overall hits
system.cpu.dcache.overall_hits::total          380940                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21788                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21788                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21788                       # number of overall misses
system.cpu.dcache.overall_misses::total         21788                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1448175500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1448175500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1448175500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1448175500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       402728                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       402728                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       402728                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       402728                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054101                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054101                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054101                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054101                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66466.655957                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66466.655957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66466.655957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66466.655957                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8731                       # number of writebacks
system.cpu.dcache.writebacks::total              8731                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7254                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7254                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14534                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14534                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    980957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    980957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    980957000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    980957000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91315000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91315000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036089                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036089                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036089                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036089                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67493.945232                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67493.945232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67493.945232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67493.945232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102716.535433                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102716.535433                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14835                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       233698                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          233698                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9481                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9481                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    693779500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    693779500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       243179                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       243179                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73175.772598                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73175.772598                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1400                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1400                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8081                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8081                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    596274500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    596274500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91315000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91315000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73787.216929                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73787.216929                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194701.492537                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194701.492537                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147242                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147242                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12307                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12307                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    754396000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    754396000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159549                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159549                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077136                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077136                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61298.123019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61298.123019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6453                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6453                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    384682500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    384682500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040445                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040445                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59612.970711                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59612.970711                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5008                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5008                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          306                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          306                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23865500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23865500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057584                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057584                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77991.830065                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77991.830065                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          306                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          306                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23559500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23559500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057584                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057584                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76991.830065                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76991.830065                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5195                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5195                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5195                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5195                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6636725000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              362752                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14835                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.452444                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          640                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            841309                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           841309                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2867228230500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 275771                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749888                       # Number of bytes of host memory used
host_op_rate                                   275771                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1766.77                       # Real time elapsed on the host
host_tick_rate                              180390264                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   487224765                       # Number of instructions simulated
sim_ops                                     487224765                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.318708                       # Number of seconds simulated
sim_ticks                                318708201000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             25.772434                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                26305253                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            102067397                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2238                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1850424                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         148268962                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           11174237                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        66301237                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         55127000                       # Number of indirect misses.
system.cpu.branchPred.lookups               160323309                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5456847                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       636369                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   481011293                       # Number of instructions committed
system.cpu.committedOps                     481011293                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.324630                       # CPI: cycles per instruction
system.cpu.discardedOps                      20818549                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                167762324                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    170566180                       # DTB hits
system.cpu.dtb.data_misses                       2130                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                111120676                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    112661752                       # DTB read hits
system.cpu.dtb.read_misses                        715                       # DTB read misses
system.cpu.dtb.write_accesses                56641648                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    57904428                       # DTB write hits
system.cpu.dtb.write_misses                      1415                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1798                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          277754576                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         126206765                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         62714386                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        75969781                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.754928                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               138615014                       # ITB accesses
system.cpu.itb.fetch_acv                          133                       # ITB acv
system.cpu.itb.fetch_hits                   138614752                       # ITB hits
system.cpu.itb.fetch_misses                       262                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    25      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13938      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                     925      0.02%      0.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2141      0.04%      0.32% # number of callpals executed
system.cpu.kern.callpal::callsys                 1089      0.02%      0.34% # number of callpals executed
system.cpu.kern.callpal::rdunique             5337644     99.66%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5355763                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5358036                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      168                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5891     35.78%     35.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      58      0.35%     36.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     327      1.99%     38.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10187     61.88%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                16463                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5890     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       58      0.48%     48.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      327      2.69%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5891     48.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 12166                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             310774682500     97.52%     97.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               107330000      0.03%     97.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               358667000      0.11%     97.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7438419500      2.33%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         318679099000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999830                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.578286                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.738990                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2060                      
system.cpu.kern.mode_good::user                  2060                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2166                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2060                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.951062                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.974917                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        30784232000      9.66%      9.66% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         287894867000     90.34%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       25                       # number of times the context was actually changed
system.cpu.numCycles                        637162170                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       168                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            22100067      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               268055256     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13378      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1308      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              127491022     26.50%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              57904423     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               534      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              518      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5444779      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                481011293                       # Class of committed instruction
system.cpu.quiesceCycles                       254232                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       561192389                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4657152                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 567                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        570                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          144                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       700726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1401231                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        72925                       # number of demand (read+write) misses
system.iocache.demand_misses::total             72925                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        72925                       # number of overall misses
system.iocache.overall_misses::total            72925                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8595600053                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8595600053                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8595600053                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8595600053                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        72925                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           72925                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        72925                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          72925                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117869.044265                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117869.044265                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117869.044265                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117869.044265                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           314                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   11                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    28.545455                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          72768                       # number of writebacks
system.iocache.writebacks::total                72768                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        72925                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        72925                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        72925                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        72925                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4945204949                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4945204949                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4945204949                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4945204949                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67812.203620                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67812.203620                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67812.203620                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67812.203620                       # average overall mshr miss latency
system.iocache.replacements                     72925                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          157                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              157                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     19880193                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     19880193                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          157                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            157                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 126625.433121                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 126625.433121                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          157                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          157                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     12030193                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     12030193                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 76625.433121                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 76625.433121                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        72768                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        72768                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8575719860                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8575719860                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        72768                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        72768                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117850.151990                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117850.151990                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        72768                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        72768                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4933174756                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4933174756                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67793.188709                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67793.188709                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  72941                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                72941                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               656325                       # Number of tag accesses
system.iocache.tags.data_accesses              656325                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 582                       # Transaction distribution
system.membus.trans_dist::ReadResp             512211                       # Transaction distribution
system.membus.trans_dist::WriteReq               1300                       # Transaction distribution
system.membus.trans_dist::WriteResp              1300                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       337388                       # Transaction distribution
system.membus.trans_dist::WritebackClean       234110                       # Transaction distribution
system.membus.trans_dist::CleanEvict           129007                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq            116108                       # Transaction distribution
system.membus.trans_dist::ReadExResp           116108                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         234110                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        277519                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         72768                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       145864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       145864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       702330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       702330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1180428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1184192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2032386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4658048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4658048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     29966080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     29966080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5802                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     42117760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     42123562                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                76747690                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              143                       # Total snoops (count)
system.membus.snoopTraffic                       9152                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            702405                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000205                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014317                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  702261     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     144      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              702405                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3805500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3766592203                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             846693                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2119079500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1248837000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       14983040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25182080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40166016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     14983040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14983040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     21592832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21592832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          234110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          393470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              627594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       337388                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             337388                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          47011781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          79012965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             126027557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     47011781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         47011781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67751103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67751103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67751103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         47011781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         79012965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            193778660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    570295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    221632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    383045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000549232750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34411                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34411                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1748607                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             537894                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      627594                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     571498                       # Number of write requests accepted
system.mem_ctrls.readBursts                    627594                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   571498                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22903                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1203                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             43362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            62069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            43089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            50173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            34596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             37639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             36394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            39717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            50450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            37875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            45136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28738                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9277806250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3023455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20615762500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15343.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34093.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       203                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   359916                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  392799                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                627594                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               571498                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  550994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    633                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       422265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.085856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.232551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.700809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       214158     50.72%     50.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       122888     29.10%     79.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        37947      8.99%     88.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15987      3.79%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7766      1.84%     94.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4377      1.04%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2638      0.62%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1959      0.46%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14545      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       422265                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.571910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.621878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4316     12.54%     12.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3665     10.65%     23.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         20686     60.11%     83.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3872     11.25%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1371      3.98%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           375      1.09%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            88      0.26%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            17      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             7      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             7      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34411                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.572782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.488554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.679729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33853     98.38%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           431      1.25%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            37      0.11%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            16      0.05%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            10      0.03%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             6      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             3      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             5      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             8      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             4      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             3      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             2      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             3      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             4      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             9      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34411                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               38700224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1465792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36498304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40166016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36575872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       121.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       114.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    126.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    114.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  318707239000                       # Total gap between requests
system.mem_ctrls.avgGap                     265790.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     14184448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     24514880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36498304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 44506065.283208698034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 76919514.223607942462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2811.349055934711                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 114519500.550913020968                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       234110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       393470                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       571498                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   7679454000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12934742500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1566000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7538780723500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32802.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32873.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    111857.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13191263.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1827818580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            971508615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2455317480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1615924080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     25158444480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     100258938750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37955369280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       170243321265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.166742                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  97742943500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10642320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 210322937500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1187132100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            630987060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1862176260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1360968840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     25158444480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      62215165980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      69992230560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       162407105280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        509.579310                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 181330506250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10642320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 126735374750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  739                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 739                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74068                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74068                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          996                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2692                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3764                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       145850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       145850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  149614                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1514                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5802                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4658408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4658408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4664210                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1133000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                66500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            73082000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2464000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           380085053                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2606000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 336                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           168                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283688.283008                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          168    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             168                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    318573801000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    134400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    141660306                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        141660306                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    141660306                       # number of overall hits
system.cpu.icache.overall_hits::total       141660306                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       234109                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         234109                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       234109                       # number of overall misses
system.cpu.icache.overall_misses::total        234109                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15524346000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15524346000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15524346000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15524346000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    141894415                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    141894415                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    141894415                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    141894415                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001650                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001650                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001650                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001650                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66312.469832                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66312.469832                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66312.469832                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66312.469832                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       234110                       # number of writebacks
system.cpu.icache.writebacks::total            234110                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       234109                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       234109                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       234109                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       234109                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  15290236000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15290236000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  15290236000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15290236000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001650                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001650                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001650                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001650                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65312.465561                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65312.465561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65312.465561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65312.465561                       # average overall mshr miss latency
system.cpu.icache.replacements                 234110                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    141660306                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       141660306                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       234109                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        234109                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15524346000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15524346000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    141894415                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    141894415                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001650                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001650                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66312.469832                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66312.469832                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       234109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       234109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  15290236000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15290236000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001650                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001650                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65312.465561                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65312.465561                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           141902820                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            234622                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            604.814638                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         284022940                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        284022940                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    153972354                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        153972354                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    153972354                       # number of overall hits
system.cpu.dcache.overall_hits::total       153972354                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       488574                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         488574                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       488574                       # number of overall misses
system.cpu.dcache.overall_misses::total        488574                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31486805000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31486805000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31486805000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31486805000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    154460928                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    154460928                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    154460928                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    154460928                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003163                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003163                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003163                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003163                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64446.337709                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64446.337709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64446.337709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64446.337709                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       264620                       # number of writebacks
system.cpu.dcache.writebacks::total            264620                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        97803                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        97803                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        97803                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        97803                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       390771                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       390771                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       390771                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       390771                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1882                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1882                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25100220000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25100220000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25100220000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25100220000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91298500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91298500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002530                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002530                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002530                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002530                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64232.555640                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64232.555640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64232.555640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64232.555640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 48511.424017                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 48511.424017                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 393470                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    106985741                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       106985741                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       275119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        275119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18627861000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18627861000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    107260860                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    107260860                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67708.377102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67708.377102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          474                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          474                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       274645                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       274645                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          582                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          582                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18320701000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18320701000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91298500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91298500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66706.843380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66706.843380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156870.274914                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156870.274914                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     46986613                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       46986613                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       213455                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       213455                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12858944000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12858944000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     47200068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     47200068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004522                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004522                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60241.943267                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60241.943267                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        97329                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        97329                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       116126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       116126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1300                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1300                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6779519000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6779519000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58380.715774                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58380.715774                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     10694754                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     10694754                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2724                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2724                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    215633500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    215633500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     10697478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     10697478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000255                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000255                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79160.609398                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79160.609398                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2717                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2717                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    212503000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    212503000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000254                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000254                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78212.366581                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78212.366581                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     10697446                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     10697446                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     10697446                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     10697446                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 318708201000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           175833217                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            394494                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            445.718356                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          411                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          314                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         352105174                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        352105174                       # Number of data accesses

---------- End Simulation Statistics   ----------
