xpm_cdc.sv,systemverilog,xil_defaultlib,hari/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,hari/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic"incdir="../../../ipstatic"
clk_divider_clk_wiz.v,verilog,xil_defaultlib,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider/clk_divider_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
clk_divider.v,verilog,xil_defaultlib,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider/clk_divider.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
