Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot CPU_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.CPU_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "CPU_top_tb_time_synth.sdf", for root module "CPU_top_tb/tb_CPU_top".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "CPU_top_tb_time_synth.sdf", for root module "CPU_top_tb/tb_CPU_top".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.ALU
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_next
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD52
Compiling module xil_defaultlib.data_MEM
Compiling module simprims_ver.RAMD32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD53
Compiling module xil_defaultlib.RAM32M_HD54
Compiling module xil_defaultlib.RAM32M_HD55
Compiling module xil_defaultlib.RAM32X1D_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1D_HD56
Compiling module xil_defaultlib.RAM32M_HD57
Compiling module xil_defaultlib.RAM32M_HD58
Compiling module xil_defaultlib.RAM32M_HD59
Compiling module xil_defaultlib.RAM32M_HD60
Compiling module xil_defaultlib.RAM32M_HD61
Compiling module xil_defaultlib.RAM32X1D_HD62
Compiling module xil_defaultlib.RAM32X1D_HD63
Compiling module xil_defaultlib.RAM32M_HD64
Compiling module xil_defaultlib.register_MEM
Compiling module xil_defaultlib.CPU_top
Compiling module xil_defaultlib.CPU_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_tb_time_synth
