{:input (genetic.crossover/dumb-crossover 1123624140 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_7_9_:missing , \\wire:missing_edge , wire2_31, \\wire22_:missing_8_9 , \\wire21_32_33_:missing );\n  wire \\:missing_edge ;\n  input \\wire0_7_9_:missing ;\n  wire \\wire0_7_9_:missing ;\n  wire wire11_13_15;\n  wire wire12_13;\n  wire wire20;\n  input \\wire21_32_33_:missing ;\n  wire \\wire21_32_33_:missing ;\n  wire wire22_10;\n  wire wire22_11;\n  wire wire22_16;\n  wire \\wire22_32_33_:missing ;\n  wire wire22_39;\n  wire wire22_46;\n  wire wire22_7;\n  wire \\wire22_:missing_19 ;\n  wire \\wire22_:missing_8 ;\n  input \\wire22_:missing_8_9 ;\n  wire \\wire22_:missing_8_9 ;\n  wire \\wire24_41_44_:missing ;\n  wire \\wire25_:missing ;\n  wire wire26_33;\n  wire wire27_31;\n  wire \\wire27_:missing ;\n  wire wire28_31;\n  wire \\wire28_:missing ;\n  output wire2_31;\n  wire wire2_31;\n  wire wire30_45;\n  wire \\wire30_:missing ;\n  wire wire31_35;\n  wire wire31_36;\n  wire \\wire32_:missing ;\n  wire wire34_35_37_39;\n  wire wire34_35_37_40;\n  wire wire34_42;\n  wire wire36_38_31;\n  wire wire44;\n  wire wire45_31;\n  wire wire46;\n  wire wire4_9;\n  wire \\wire5_10_:missing ;\n  wire \\wire5_:missing ;\n  wire \\wire6_13_:missing ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_12_14 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_38_47 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_8 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire4_9;\n  assign \\wire6_13_:missing  = 4'h8 >> { wire11_13_15, wire12_13 };\n  assign \\wire:missing_edge  = 2'h1 >> wire26_33;\n  assign \\wire27_:missing  = 2'h1 >> wire27_31;\n  assign \\wire5_:missing  = 2'h1 >> \\wire5_10_:missing ;\n  assign \\wire28_:missing  = 2'h1 >> wire28_31;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire30_:missing  = 2'h1 >> wire30_45;\n  assign wire2_31 = 2'h1 >> wire31_35;\n  assign \\wire32_:missing  = 4'h6 >> { \\wire22_32_33_:missing , \\wire21_32_33_:missing  };\n  assign wire26_33 = 4'h8 >> { \\wire22_32_33_:missing , \\wire21_32_33_:missing  };\n  assign wire34_42 = 4'h2 >> { wire34_35_37_40, wire34_35_37_39 };\n  assign wire31_35 = 4'h8 >> { wire34_35_37_40, wire34_35_37_39 };\n  assign \\wire:missing_36  = 4'h6 >> { wire31_36, wire36_38_31 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire34_35_37_40, wire34_35_37_39 };\n  assign \\wire:missing_edge  = 2'h1 >> \\wire6_13_:missing ;\n  assign \\wire:missing_38_47  = 4'h8 >> { wire36_38_31, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire0_7_9_:missing , wire22_7 };\n  assign \\wire:missing_8  = 4'h8 >> { \\wire22_:missing_8 , \\wire22_:missing_8_9  };\n  assign wire4_9 = 4'h8 >> { \\wire0_7_9_:missing , \\wire22_:missing_8_9  };\n  assign \\wire5_10_:missing  = 4'h8 >> { wire22_10, wire22_10 };\n  assign \\wire:missing_11  = 4'h6 >> { wire22_11, wire11_13_15 };\n  assign wire12_13 = 4'h8 >> { \\wire:missing_12_14 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire24_41_44_:missing  = 1'h0;\n  assign \\wire25_:missing  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_47  = \\wire:missing_38_47 ;\n  assign wire46 = wire22_46;\n  assign wire30_45 = wire45_31;\n  assign wire44 = \\wire24_41_44_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_42  = wire34_42;\n  assign \\wire:missing_edge  = \\wire24_41_44_:missing ;\n  assign wire34_35_37_40 = \\wire:missing_edge ;\n  assign wire34_35_37_39 = wire22_39;\n  assign wire20 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire22_:missing_19 ;\n  assign \\wire:missing_18  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_16  = wire22_16;\n  assign wire11_13_15 = \\wire:missing_edge ;\n  assign \\wire:missing_12_14  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:3.1-102.10\" *)\nmodule postsynth(\\wire0_7_9_:missing , \\wire:missing_edge , wire2_31, \\wire22_:missing_8_9 , \\wire21_32_33_:missing );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:5.9-5.28\" *)\n  input \\wire0_7_9_:missing ;\n  wire \\wire0_7_9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:7.8-7.20\" *)\n  wire wire11_13_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:8.8-8.17\" *)\n  wire wire12_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:9.8-9.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:10.9-10.31\" *)\n  input \\wire21_32_33_:missing ;\n  wire \\wire21_32_33_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:16.8-16.17\" *)\n  wire wire22_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:19.8-19.27\" *)\n  wire \\wire22_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:21.9-21.29\" *)\n  input \\wire22_:missing_8_9 ;\n  wire \\wire22_:missing_8_9 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:23.8-23.30\" *)\n  wire \\wire24_41_44_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:24.8-24.24\" *)\n  wire \\wire25_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:30.10-30.18\" *)\n  output wire2_31;\n  wire wire2_31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:34.8-34.17\" *)\n  wire wire31_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:37.8-37.23\" *)\n  wire wire34_35_37_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:38.8-38.23\" *)\n  wire wire34_35_37_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:41.8-41.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:47.8-47.26\" *)\n  wire \\wire6_13_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:49.8-49.27\" *)\n  wire \\wire:missing_12_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:51.8-51.24\" *)\n  wire \\wire:missing_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:57.9-57.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_13_15 = 1'h1;\n  assign wire12_13 = 1'h1;\n  assign wire20 = 1'h1;\n  assign wire22_39 = 1'hx;\n  assign \\wire22_:missing_19  = 1'h1;\n  assign \\wire24_41_44_:missing  = 1'h0;\n  assign \\wire25_:missing  = 1'h1;\n  assign wire2_31 = 1'hx;\n  assign wire31_35 = 1'hx;\n  assign wire34_35_37_39 = 1'hx;\n  assign wire34_35_37_40 = 1'h1;\n  assign wire44 = 1'h0;\n  assign \\wire6_13_:missing  = 1'h1;\n  assign \\wire:missing_12_14  = 1'h1;\n  assign \\wire:missing_18  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:00:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg/src/top.v'.\nSBY  3:00:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] Copy '/tmp/fuzzmount2DDF5D8C/4F14BBAC.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg/src/4F14BBAC.v'.\nSBY  3:00:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] Copy '/tmp/fuzzmount2DDF5D8C/4F14BBAC.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg/src/4F14BBAC.post.v'.\nSBY  3:00:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] engine_0: abc pdr\nSBY  3:00:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:00:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:76$33_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:76$33.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:00:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:73$30_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:73$30.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:00:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:61$18_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:61$18.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:00:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:59$16_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4F14BBAC.v:59$16.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:00:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] base: Warning: Wire presynth.\\wire34_35_37_39 is used but has no driver.\nSBY  3:01:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] base: finished (returncode=0)\nSBY  3:01:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:01:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] aig: Warning: Wire presynth.\\wire34_35_37_39 is used but has no driver.\nSBY  3:01:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] aig: finished (returncode=0)\nSBY  3:01:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:01:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:01:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] engine_0: Warning: The network has no constraints.\nSBY  3:01:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:01:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] engine_0: finished (returncode=0)\nSBY  3:01:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] engine_0: Status returned by engine: FAIL\nSBY  3:01:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  3:01:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:01:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:01:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg'.\nSBY  3:01:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp04c970hg] DONE (FAIL, rc=2)\n", :err ""}}}