2021-12-29T22:31:45 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstchip.dat"
2021-12-29T22:31:45 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstxnet.dat"
2021-12-29T22:31:45 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstxprt.dat"
2021-12-29T22:31:45 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstdmlmodels.dat"
2021-12-29T22:34:39 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstchip.dat"
2021-12-29T22:34:39 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstxnet.dat"
2021-12-29T22:34:39 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstxprt.dat"
2021-12-29T22:34:39 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstdmlmodels.dat"
2021-12-29T23:32:18 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstchip.dat"
2021-12-29T23:32:18 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstxnet.dat"
2021-12-29T23:32:18 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstxprt.dat"
2021-12-29T23:32:18 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstdmlmodels.dat"
2021-12-30T19:38:17 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstchip.dat"
2021-12-30T19:38:17 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstxnet.dat"
2021-12-30T19:38:17 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstxprt.dat"
2021-12-30T19:38:17 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstdmlmodels.dat"
2021-12-30T21:07:50 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstchip.dat"
2021-12-30T21:07:50 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstxnet.dat"
2021-12-30T21:07:50 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstxprt.dat"
2021-12-30T21:07:50 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstdmlmodels.dat"
2021-12-30T21:35:33 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstchip.dat"
2021-12-30T21:35:33 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstxnet.dat"
2021-12-30T21:35:33 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstxprt.dat"
2021-12-30T21:35:33 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstdmlmodels.dat"
2021-12-30T21:42:50 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstchip.dat"
2021-12-30T21:42:50 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstxnet.dat"
2021-12-30T21:42:50 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstxprt.dat"
2021-12-30T21:42:50 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstdmlmodels.dat"
2021-12-30T21:43:54 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstchip.dat"
2021-12-30T21:43:54 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstxnet.dat"
2021-12-30T21:43:54 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstxprt.dat"
2021-12-30T21:43:54 ===> "F:/PCB_PROJECT/386_Dram_board/SCH/allegro/pstdmlmodels.dat"
