Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun 20 17:20:04 2018
| Host         : DESKTOP-9ODFEVG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LC3Zybo_top_timing_summary_routed.rpt -rpx LC3Zybo_top_timing_summary_routed.rpx -warn_on_violation
| Design       : LC3Zybo_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/DRCK (HIGH)

 There are 111 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/TCK (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/UPDATE (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/DRCK (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/UPDATE (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/empty_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/FSM_sequential_spi_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/FSM_sequential_spi_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/FSM_sequential_spi_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/FSM_sequential_spi_state_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/FSM_sequential_spi_state_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/input_select_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_10/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_11/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_12/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_13/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_14/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_15/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_4/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_5/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_6/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_7/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_8/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_9/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/empty_reg_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/tick_high_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/tick_low_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 323 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.202        0.000                      0                 3320        0.091        0.000                      0                 3320        2.000        0.000                       0                  1856  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clk_pin                    {0.000 4.000}        8.000           125.000         
  Inst_clk_generator/CLKFBOUT  {0.000 4.000}        8.000           125.000         
  clk                          {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                      2.000        0.000                       0                     1  
  Inst_clk_generator/CLKFBOUT                                                                                                                                                    6.751        0.000                       0                     2  
  clk                                6.202        0.000                      0                 3006        0.091        0.000                      0                 3006        9.020        0.000                       0                  1853  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     14.357        0.000                      0                  314        0.416        0.000                      0                  314  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Inst_clk_generator/CLKFBOUT
  To Clock:  Inst_clk_generator/CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_clk_generator/CLKFBOUT
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.681ns  (logic 4.800ns (35.084%)  route 8.881ns (64.916%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.467ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.726     6.467    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X0Y8          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     9.339 r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     9.404    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_7_n_19
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     9.829 r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_7/DOADO[0]
                         net (fo=2, routed)           3.558    13.387    Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/dout[7]
    SLICE_X39Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.511 r  Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/lc3_1_i_32/O
                         net (fo=1, routed)           0.573    14.084    Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/lc3_1_i_32_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.124    14.208 r  Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/lc3_1_i_12/O
                         net (fo=17, routed)          1.276    15.484    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_in[7]
    SLICE_X25Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.608 f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>2/O
                         net (fo=1, routed)           0.516    16.124    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>1
    SLICE_X24Y12         LUT5 (Prop_lut5_I1_O)        0.124    16.248 f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>3/O
                         net (fo=4, routed)           0.620    16.868    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]
    SLICE_X20Y14         LUT5 (Prop_lut5_I3_O)        0.124    16.992 f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n083311/O
                         net (fo=7, routed)           0.653    17.645    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n0833_mmx_out1
    SLICE_X13Y13         LUT4 (Prop_lut4_I1_O)        0.124    17.769 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4109/O
                         net (fo=1, routed)           0.452    18.221    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4109
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.345 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n1985<14>3_SW2_F/O
                         net (fo=1, routed)           0.000    18.345    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/N490
    SLICE_X11Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    18.557 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n1985<14>3_SW2/O
                         net (fo=1, routed)           0.433    18.990    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/N107
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.299    19.289 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41011/O
                         net (fo=1, routed)           0.735    20.024    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41011
    SLICE_X20Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.148 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41015/O
                         net (fo=1, routed)           0.000    20.148    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[2]_GND_5_o_Mux_329_o
    SLICE_X20Y14         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X20Y14         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_0/C
                         clock pessimism              0.485    26.352    
                         clock uncertainty           -0.079    26.273    
    SLICE_X20Y14         FDRE (Setup_fdre_C_D)        0.077    26.350    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_0
  -------------------------------------------------------------------
                         required time                         26.350    
                         arrival time                         -20.148    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.561ns  (logic 4.413ns (32.542%)  route 9.148ns (67.458%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.467ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.726     6.467    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X0Y8          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     9.339 r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     9.404    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_7_n_19
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     9.829 f  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_7/DOADO[0]
                         net (fo=2, routed)           3.558    13.387    Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/dout[7]
    SLICE_X39Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.511 f  Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/lc3_1_i_32/O
                         net (fo=1, routed)           0.573    14.084    Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/lc3_1_i_32_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.124    14.208 f  Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/lc3_1_i_12/O
                         net (fo=17, routed)          1.276    15.484    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_in[7]
    SLICE_X25Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.608 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>2/O
                         net (fo=1, routed)           0.516    16.124    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>1
    SLICE_X24Y12         LUT5 (Prop_lut5_I1_O)        0.124    16.248 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>3/O
                         net (fo=4, routed)           0.590    16.837    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]
    SLICE_X21Y13         LUT5 (Prop_lut5_I2_O)        0.124    16.961 f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n08331/O
                         net (fo=4, routed)           0.664    17.625    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n0833_mmx_out
    SLICE_X12Y13         LUT4 (Prop_lut4_I1_O)        0.124    17.749 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o458/O
                         net (fo=1, routed)           0.493    18.243    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o459
    SLICE_X12Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.367 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n1985<14>3_SW6/O
                         net (fo=1, routed)           0.452    18.819    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/N113
    SLICE_X12Y13         LUT6 (Prop_lut6_I3_O)        0.124    18.943 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4517/O
                         net (fo=1, routed)           0.961    19.904    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4515
    SLICE_X20Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.028 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4521/O
                         net (fo=1, routed)           0.000    20.028    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[2]_GND_5_o_Mux_328_o
    SLICE_X20Y14         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X20Y14         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_1/C
                         clock pessimism              0.485    26.352    
                         clock uncertainty           -0.079    26.273    
    SLICE_X20Y14         FDRE (Setup_fdre_C_D)        0.081    26.354    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_1
  -------------------------------------------------------------------
                         required time                         26.354    
                         arrival time                         -20.028    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             7.672ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_11/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_7_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.177ns  (logic 1.138ns (9.345%)  route 11.039ns (90.655%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 25.879 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X32Y13         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.518     6.930 f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_11/Q
                         net (fo=91, routed)          3.337    10.267    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[11]
    SLICE_X12Y9          LUT3 (Prop_lut3_I0_O)        0.124    10.391 f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dr[2]_Decoder_5_OUT<7><2>1/O
                         net (fo=94, routed)          3.487    13.878    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dr[2]_Decoder_5_OUT[7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I0_O)        0.124    14.002 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4133012/O
                         net (fo=1, routed)           0.306    14.309    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4133012
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124    14.433 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4133013/O
                         net (fo=15, routed)          3.170    17.603    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413301
    SLICE_X17Y8          LUT6 (Prop_lut6_I4_O)        0.124    17.727 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414185/O
                         net (fo=1, routed)           0.739    18.466    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414184
    SLICE_X10Y8          LUT6 (Prop_lut6_I2_O)        0.124    18.590 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4141811/O
                         net (fo=1, routed)           0.000    18.590    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_337_OUT[2]
    SLICE_X10Y8          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_7_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.509    25.879    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X10Y8          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_7_2/C
                         clock pessimism              0.385    26.264    
                         clock uncertainty           -0.079    26.185    
    SLICE_X10Y8          FDRE (Setup_fdre_C_D)        0.077    26.262    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_7_2
  -------------------------------------------------------------------
                         required time                         26.262    
                         arrival time                         -18.590    
  -------------------------------------------------------------------
                         slack                                  7.672    

Slack (MET) :             7.857ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_7_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.029ns  (logic 4.938ns (41.052%)  route 7.091ns (58.948%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.865ns = ( 25.865 - 20.000 ) 
    Source Clock Delay      (SCD):    6.415ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.675     6.415    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y9          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.518     6.933 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/Q
                         net (fo=35, routed)          1.321     8.254    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[6]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.378 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_315/O
                         net (fo=1, routed)           0.000     8.378    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_315
    SLICE_X26Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     8.595 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_14/O
                         net (fo=46, routed)          1.902    10.497    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[9]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[9]_P[15])
                                                      3.831    14.328 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.064    15.393    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[15]
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.124    15.517 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.803    18.320    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X33Y17         LUT6 (Prop_lut6_I5_O)        0.124    18.444 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139619/O
                         net (fo=1, routed)           0.000    18.444    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_337_OUT[15]
    SLICE_X33Y17         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_7_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.495    25.865    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X33Y17         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_7_15/C
                         clock pessimism              0.485    26.350    
                         clock uncertainty           -0.079    26.271    
    SLICE_X33Y17         FDRE (Setup_fdre_C_D)        0.029    26.300    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_7_15
  -------------------------------------------------------------------
                         required time                         26.300    
                         arrival time                         -18.444    
  -------------------------------------------------------------------
                         slack                                  7.857    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_11/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_7_5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.904ns  (logic 1.138ns (9.560%)  route 10.766ns (90.440%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.672     6.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X32Y13         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.518     6.930 f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_11/Q
                         net (fo=91, routed)          3.337    10.267    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[11]
    SLICE_X12Y9          LUT3 (Prop_lut3_I0_O)        0.124    10.391 f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dr[2]_Decoder_5_OUT<7><2>1/O
                         net (fo=94, routed)          3.487    13.878    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dr[2]_Decoder_5_OUT[7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I0_O)        0.124    14.002 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4133012/O
                         net (fo=1, routed)           0.306    14.309    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4133012
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124    14.433 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4133013/O
                         net (fo=15, routed)          2.989    17.422    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413301
    SLICE_X19Y7          LUT6 (Prop_lut6_I4_O)        0.124    17.546 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414515/O
                         net (fo=1, routed)           0.646    18.192    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414514
    SLICE_X18Y8          LUT6 (Prop_lut6_I2_O)        0.124    18.316 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4145111/O
                         net (fo=1, routed)           0.000    18.316    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_337_OUT[5]
    SLICE_X18Y8          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_7_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X18Y8          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_7_5/C
                         clock pessimism              0.385    26.257    
                         clock uncertainty           -0.079    26.178    
    SLICE_X18Y8          FDRE (Setup_fdre_C_D)        0.029    26.207    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_7_5
  -------------------------------------------------------------------
                         required time                         26.207    
                         arrival time                         -18.316    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             8.023ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.859ns  (logic 4.938ns (41.640%)  route 6.921ns (58.360%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 25.862 - 20.000 ) 
    Source Clock Delay      (SCD):    6.415ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.675     6.415    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y9          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.518     6.933 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/Q
                         net (fo=35, routed)          1.321     8.254    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[6]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.378 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_315/O
                         net (fo=1, routed)           0.000     8.378    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_315
    SLICE_X26Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     8.595 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_14/O
                         net (fo=46, routed)          1.902    10.497    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[9]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[9]_P[15])
                                                      3.831    14.328 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.064    15.393    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[15]
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.124    15.517 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.633    18.150    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124    18.274 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o48704/O
                         net (fo=1, routed)           0.000    18.274    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_334_OUT[15]
    SLICE_X33Y19         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.492    25.862    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X33Y19         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_15/C
                         clock pessimism              0.485    26.347    
                         clock uncertainty           -0.079    26.268    
    SLICE_X33Y19         FDRE (Setup_fdre_C_D)        0.029    26.297    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_15
  -------------------------------------------------------------------
                         required time                         26.297    
                         arrival time                         -18.274    
  -------------------------------------------------------------------
                         slack                                  8.023    

Slack (MET) :             8.130ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_7_7/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.809ns  (logic 4.866ns (41.204%)  route 6.943ns (58.796%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.676     6.416    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X26Y4          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDRE (Prop_fdre_C_Q)         0.456     6.872 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_7/Q
                         net (fo=5, routed)           1.120     7.993    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3[7]
    SLICE_X28Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_413/O
                         net (fo=1, routed)           0.000     8.117    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_413
    SLICE_X28Y4          MUXF7 (Prop_muxf7_I0_O)      0.209     8.326 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_12/O
                         net (fo=45, routed)          2.153    10.479    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[7]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[7]_P[7])
                                                      3.829    14.308 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[7]
                         net (fo=2, routed)           1.451    15.758    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[7]
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124    15.882 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4146811/O
                         net (fo=8, routed)           2.219    18.102    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414681
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.124    18.226 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4147311/O
                         net (fo=1, routed)           0.000    18.226    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_337_OUT[7]
    SLICE_X28Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_7_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_7_7/C
                         clock pessimism              0.485    26.357    
                         clock uncertainty           -0.079    26.278    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)        0.077    26.355    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_7_7
  -------------------------------------------------------------------
                         required time                         26.355    
                         arrival time                         -18.226    
  -------------------------------------------------------------------
                         slack                                  8.130    

Slack (MET) :             8.224ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_7/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.668ns  (logic 4.938ns (42.321%)  route 6.730ns (57.679%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.415ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.675     6.415    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y9          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.518     6.933 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/Q
                         net (fo=35, routed)          1.321     8.254    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[6]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.378 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_315/O
                         net (fo=1, routed)           0.000     8.378    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_315
    SLICE_X26Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     8.595 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_14/O
                         net (fo=46, routed)          1.902    10.497    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[9]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[9]_P[7])
                                                      3.831    14.328 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[7]
                         net (fo=2, routed)           1.451    15.779    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[7]
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124    15.903 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4146811/O
                         net (fo=8, routed)           2.056    17.959    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414681
    SLICE_X26Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.083 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o42477/O
                         net (fo=1, routed)           0.000    18.083    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_330_OUT[7]
    SLICE_X26Y5          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X26Y5          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_7/C
                         clock pessimism              0.485    26.357    
                         clock uncertainty           -0.079    26.278    
    SLICE_X26Y5          FDRE (Setup_fdre_C_D)        0.029    26.307    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_7
  -------------------------------------------------------------------
                         required time                         26.307    
                         arrival time                         -18.083    
  -------------------------------------------------------------------
                         slack                                  8.224    

Slack (MET) :             8.224ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_7/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.668ns  (logic 4.938ns (42.321%)  route 6.730ns (57.679%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.415ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.675     6.415    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y9          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.518     6.933 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/Q
                         net (fo=35, routed)          1.321     8.254    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[6]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.378 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_315/O
                         net (fo=1, routed)           0.000     8.378    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_315
    SLICE_X26Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     8.595 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_14/O
                         net (fo=46, routed)          1.902    10.497    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[9]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[9]_P[7])
                                                      3.831    14.328 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[7]
                         net (fo=2, routed)           1.451    15.779    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[7]
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124    15.903 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4146811/O
                         net (fo=8, routed)           2.056    17.959    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414681
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.083 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o45977/O
                         net (fo=1, routed)           0.000    18.083    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_332_OUT[7]
    SLICE_X27Y5          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X27Y5          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_7/C
                         clock pessimism              0.485    26.357    
                         clock uncertainty           -0.079    26.278    
    SLICE_X27Y5          FDRE (Setup_fdre_C_D)        0.029    26.307    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_7
  -------------------------------------------------------------------
                         required time                         26.307    
                         arrival time                         -18.083    
  -------------------------------------------------------------------
                         slack                                  8.224    

Slack (MET) :             8.236ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_5_7/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.655ns  (logic 4.866ns (41.752%)  route 6.789ns (58.248%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.416ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.676     6.416    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X26Y4          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDRE (Prop_fdre_C_Q)         0.456     6.872 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_7/Q
                         net (fo=5, routed)           1.120     7.993    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3[7]
    SLICE_X28Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_413/O
                         net (fo=1, routed)           0.000     8.117    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_413
    SLICE_X28Y4          MUXF7 (Prop_muxf7_I0_O)      0.209     8.326 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_12/O
                         net (fo=45, routed)          2.153    10.479    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[7]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[7]_P[7])
                                                      3.829    14.308 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[7]
                         net (fo=2, routed)           1.451    15.758    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[7]
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124    15.882 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4146811/O
                         net (fo=8, routed)           2.065    17.947    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414681
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.071 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o411228/O
                         net (fo=1, routed)           0.000    18.071    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_335_OUT[7]
    SLICE_X29Y5          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_5_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X29Y5          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_5_7/C
                         clock pessimism              0.485    26.357    
                         clock uncertainty           -0.079    26.278    
    SLICE_X29Y5          FDRE (Setup_fdre_C_D)        0.029    26.307    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_5_7
  -------------------------------------------------------------------
                         required time                         26.307    
                         arrival time                         -18.071    
  -------------------------------------------------------------------
                         slack                                  8.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_4/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.970%)  route 0.212ns (60.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.564     1.836    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X33Y8          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.141     1.977 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_7/Q
                         net (fo=34, routed)          0.212     2.189    Inst_student_code/Inst_lc3_computer/lc3_mem/addr[7]
    RAMB36_X2Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_4/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.875     2.429    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X2Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_4/CLKARDCLK
                         clock pessimism             -0.515     1.914    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.097    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_14/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.829%)  route 0.294ns (64.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.558     1.830    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X34Y18         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.164     1.994 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14/Q
                         net (fo=3, routed)           0.294     2.287    Inst_student_code/Inst_lc3_computer/lc3_mem/din[14]
    RAMB36_X2Y4          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_14/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.861     2.415    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_14/CLKARDCLK
                         clock pessimism             -0.535     1.880    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.176    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_14
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_3/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.844%)  route 0.242ns (63.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.564     1.836    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X31Y7          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     1.977 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_1/Q
                         net (fo=39, routed)          0.242     2.218    Inst_student_code/Inst_lc3_computer/lc3_mem/addr[1]
    RAMB36_X1Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_3/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.874     2.428    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X1Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_3/CLKARDCLK
                         clock pessimism             -0.515     1.913    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.096    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_11/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.270%)  route 0.237ns (62.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.563     1.835    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X27Y10         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_0/Q
                         net (fo=38, routed)          0.237     2.213    Inst_student_code/Inst_lc3_computer/lc3_mem/addr[0]
    RAMB36_X1Y2          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_11/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.870     2.424    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_11/CLKARDCLK
                         clock pessimism             -0.534     1.890    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.073    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_11
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_14/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.099%)  route 0.347ns (67.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.558     1.830    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X34Y18         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.164     1.994 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14/Q
                         net (fo=3, routed)           0.347     2.341    Inst_student_code/Inst_lc3_computer/lc3_mem/din[14]
    RAMB36_X2Y5          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_14/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.864     2.418    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X2Y5          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_14/CLKARDCLK
                         clock pessimism             -0.515     1.903    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.199    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_14
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000007b/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000078/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.552     1.824    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X19Y24         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000007b/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_fdre_C_Q)         0.128     1.952 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000007b/Q
                         net (fo=1, routed)           0.059     2.011    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_sig000000e2
    SLICE_X18Y24         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000078/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.817     2.371    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X18Y24         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000078/C
                         clock pessimism             -0.534     1.837    
    SLICE_X18Y24         FDRE (Hold_fdre_C_D)         0.022     1.859    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000078
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000013e/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000012e/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.553     1.825    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X15Y23         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000013e/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.128     1.953 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000013e/Q
                         net (fo=2, routed)           0.059     2.012    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_sig000001b8
    SLICE_X14Y23         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000012e/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.818     2.372    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X14Y23         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000012e/C
                         clock pessimism             -0.534     1.838    
    SLICE_X14Y23         FDRE (Hold_fdre_C_D)         0.018     1.856    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000012e
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000531/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000539/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.555     1.827    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X17Y27         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000531/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000531/Q
                         net (fo=1, routed)           0.107     2.075    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_sig000006db
    SLICE_X18Y27         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000539/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.820     2.374    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X18Y27         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000539/C
                         clock pessimism             -0.534     1.840    
    SLICE_X18Y27         FDRE (Hold_fdre_C_D)         0.075     1.915    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000539
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000069/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000530/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.552     1.824    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X16Y25         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000069/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.164     1.988 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000069/Q
                         net (fo=1, routed)           0.056     2.044    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_sig000000d1
    SLICE_X16Y25         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000530/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.817     2.371    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X16Y25         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000530/C
                         clock pessimism             -0.547     1.824    
    SLICE_X16Y25         FDRE (Hold_fdre_C_D)         0.060     1.884    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000530
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000000f2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000000e2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.552%)  route 0.127ns (47.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.555     1.827    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X9Y24          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000000f2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     1.968 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000000f2/Q
                         net (fo=2, routed)           0.127     2.095    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_sig0000016c
    SLICE_X7Y23          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000000e2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.821     2.375    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X7Y23          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000000e2/C
                         clock pessimism             -0.515     1.860    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.075     1.935    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000000e2
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y8     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y4     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y2     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y11    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y7     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y1     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y7     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y6     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y8     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y4     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y22    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ae/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y23    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007be/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y23    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007be/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y19    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007c1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y19    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007c3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y20    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007c5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y18    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007c7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y19    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007c9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y20    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007cb/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y20    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007cd/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y22    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ae/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y13     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y13     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y13     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007bb/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y13     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007bc/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y13     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007bd/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y13     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007c0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y16    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ac/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y18     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y18     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b0/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       14.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.357ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_4/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.604ns (12.551%)  route 4.208ns (87.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 25.873 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.660     6.400    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X35Y22         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     6.856 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.517     8.374    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.148     8.522 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.691    11.213    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X21Y2          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.503    25.873    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y2          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_4/C
                         clock pessimism              0.385    26.258    
                         clock uncertainty           -0.079    26.179    
    SLICE_X21Y2          FDCE (Recov_fdce_C_CLR)     -0.609    25.570    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_4
  -------------------------------------------------------------------
                         required time                         25.570    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                 14.357    

Slack (MET) :             14.357ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_5/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.604ns (12.551%)  route 4.208ns (87.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 25.873 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.660     6.400    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X35Y22         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     6.856 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.517     8.374    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.148     8.522 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.691    11.213    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X21Y2          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.503    25.873    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y2          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_5/C
                         clock pessimism              0.385    26.258    
                         clock uncertainty           -0.079    26.179    
    SLICE_X21Y2          FDCE (Recov_fdce_C_CLR)     -0.609    25.570    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_5
  -------------------------------------------------------------------
                         required time                         25.570    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                 14.357    

Slack (MET) :             14.357ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_6/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.604ns (12.551%)  route 4.208ns (87.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 25.873 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.660     6.400    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X35Y22         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     6.856 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.517     8.374    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.148     8.522 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.691    11.213    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X21Y2          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.503    25.873    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y2          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_6/C
                         clock pessimism              0.385    26.258    
                         clock uncertainty           -0.079    26.179    
    SLICE_X21Y2          FDCE (Recov_fdce_C_CLR)     -0.609    25.570    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_6
  -------------------------------------------------------------------
                         required time                         25.570    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                 14.357    

Slack (MET) :             14.520ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_1/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.604ns (12.728%)  route 4.141ns (87.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 25.868 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.660     6.400    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X35Y22         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     6.856 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.517     8.374    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.148     8.522 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.624    11.146    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X25Y5          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.498    25.868    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X25Y5          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_1/C
                         clock pessimism              0.485    26.353    
                         clock uncertainty           -0.079    26.274    
    SLICE_X25Y5          FDCE (Recov_fdce_C_CLR)     -0.609    25.665    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_1
  -------------------------------------------------------------------
                         required time                         25.665    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                 14.520    

Slack (MET) :             14.520ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.604ns (12.728%)  route 4.141ns (87.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 25.868 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.660     6.400    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X35Y22         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     6.856 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.517     8.374    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.148     8.522 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.624    11.146    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X25Y5          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.498    25.868    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X25Y5          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2/C
                         clock pessimism              0.485    26.353    
                         clock uncertainty           -0.079    26.274    
    SLICE_X25Y5          FDCE (Recov_fdce_C_CLR)     -0.609    25.665    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2
  -------------------------------------------------------------------
                         required time                         25.665    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                 14.520    

Slack (MET) :             14.520ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.604ns (12.728%)  route 4.141ns (87.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 25.868 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.660     6.400    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X35Y22         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     6.856 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.517     8.374    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.148     8.522 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.624    11.146    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X25Y5          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.498    25.868    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X25Y5          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/C
                         clock pessimism              0.485    26.353    
                         clock uncertainty           -0.079    26.274    
    SLICE_X25Y5          FDCE (Recov_fdce_C_CLR)     -0.609    25.665    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7
  -------------------------------------------------------------------
                         required time                         25.665    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                 14.520    

Slack (MET) :             14.646ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_3/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.604ns (13.076%)  route 4.015ns (86.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 25.868 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.660     6.400    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X35Y22         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     6.856 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.517     8.374    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.148     8.522 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.498    11.020    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X23Y6          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.498    25.868    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X23Y6          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_3/C
                         clock pessimism              0.485    26.353    
                         clock uncertainty           -0.079    26.274    
    SLICE_X23Y6          FDCE (Recov_fdce_C_CLR)     -0.609    25.665    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_3
  -------------------------------------------------------------------
                         required time                         25.665    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                 14.646    

Slack (MET) :             14.966ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_11/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 0.604ns (14.057%)  route 3.693ns (85.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 25.866 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.660     6.400    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X35Y22         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     6.856 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.517     8.374    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.148     8.522 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.176    10.697    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X25Y9          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.496    25.866    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X25Y9          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_11/C
                         clock pessimism              0.485    26.351    
                         clock uncertainty           -0.079    26.272    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.609    25.663    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_11
  -------------------------------------------------------------------
                         required time                         25.663    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                 14.966    

Slack (MET) :             15.082ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state_FSM_FFd4/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.604ns (14.322%)  route 3.613ns (85.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 25.868 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.660     6.400    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X35Y22         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     6.856 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.517     8.374    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.148     8.522 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.096    10.618    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X35Y13         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state_FSM_FFd4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.498    25.868    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X35Y13         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state_FSM_FFd4/C
                         clock pessimism              0.519    26.387    
                         clock uncertainty           -0.079    26.308    
    SLICE_X35Y13         FDCE (Recov_fdce_C_CLR)     -0.609    25.699    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state_FSM_FFd4
  -------------------------------------------------------------------
                         required time                         25.699    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                 15.082    

Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_14/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.604ns (14.299%)  route 3.620ns (85.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 25.868 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.660     6.400    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X35Y22         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     6.856 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          1.517     8.374    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.148     8.522 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.103    10.624    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X28Y12         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.498    25.868    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y12         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_14/C
                         clock pessimism              0.485    26.353    
                         clock uncertainty           -0.079    26.274    
    SLICE_X28Y12         FDCE (Recov_fdce_C_CLR)     -0.523    25.751    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_14
  -------------------------------------------------------------------
                         required time                         25.751    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                 15.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_10_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X31Y4          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.218     2.196    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X33Y4          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_10_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X33Y4          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_10_1/C
                         clock pessimism             -0.515     1.872    
    SLICE_X33Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.780    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_10_1
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.944%)  route 0.274ns (66.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X31Y4          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.274     2.252    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X34Y3          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X34Y3          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_1/C
                         clock pessimism             -0.515     1.873    
    SLICE_X34Y3          FDCE (Remov_fdce_C_CLR)     -0.067     1.806    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_3/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.944%)  route 0.274ns (66.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X31Y4          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.274     2.252    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X34Y3          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X34Y3          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_3/C
                         clock pessimism             -0.515     1.873    
    SLICE_X34Y3          FDCE (Remov_fdce_C_CLR)     -0.067     1.806    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_5/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.944%)  route 0.274ns (66.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X31Y4          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.274     2.252    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X34Y3          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X34Y3          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_5/C
                         clock pessimism             -0.515     1.873    
    SLICE_X34Y3          FDCE (Remov_fdce_C_CLR)     -0.067     1.806    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_5
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_7_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.754%)  route 0.289ns (67.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X31Y4          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.289     2.267    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X32Y3          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_7_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X32Y3          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_7_1/C
                         clock pessimism             -0.515     1.872    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067     1.805    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_7_1
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_7_3/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.754%)  route 0.289ns (67.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X31Y4          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.289     2.267    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X32Y3          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_7_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X32Y3          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_7_3/C
                         clock pessimism             -0.515     1.872    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067     1.805    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_7_3
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_7_5/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.754%)  route 0.289ns (67.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X31Y4          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.289     2.267    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X32Y3          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_7_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X32Y3          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_7_5/C
                         clock pessimism             -0.515     1.872    
    SLICE_X32Y3          FDCE (Remov_fdce_C_CLR)     -0.067     1.805    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_7_5
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_9_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.944%)  route 0.274ns (66.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X31Y4          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.274     2.252    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X35Y3          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_9_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X35Y3          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_9_1/C
                         clock pessimism             -0.515     1.873    
    SLICE_X35Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.781    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_9_1
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_15_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.754%)  route 0.289ns (67.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X31Y4          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.289     2.267    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X33Y3          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_15_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X33Y3          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_15_1/C
                         clock pessimism             -0.515     1.872    
    SLICE_X33Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.780    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_15_1
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_15_3/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.754%)  route 0.289ns (67.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X31Y4          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.978 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.289     2.267    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X33Y3          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_15_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X33Y3          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_15_3/C
                         clock pessimism             -0.515     1.872    
    SLICE_X33Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.780    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_15_3
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.487    





