

================================================================
== Vitis HLS Report for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5'
================================================================
* Date:           Mon May 12 21:48:14 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sparse_matrix_multiply_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.777 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  1.290 us|  1.290 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_5  |      256|      256|         4|          4|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body79"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 10 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i7 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 11 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.59ns)   --->   "%icmp_ln66 = icmp_eq  i7 %i_2, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 12 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln66 = add i7 %i_2, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 14 'add' 'add_ln66' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.body79.split, void %VITIS_LOOP_80_8.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 15 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln66, i3 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 16 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i9 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 17 'zext' 'zext_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%accum_V_addr = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 18 'getelementptr' 'accum_V_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%or_ln70 = or i9 %tmp, i9 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 19 'or' 'or_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i9 %or_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 20 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%accum_V_addr_1 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 21 'getelementptr' 'accum_V_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%accum_V_1_addr = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 22 'getelementptr' 'accum_V_1_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%accum_V_1_addr_1 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 23 'getelementptr' 'accum_V_1_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%accum_V_2_addr = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 24 'getelementptr' 'accum_V_2_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%accum_V_2_addr_1 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 25 'getelementptr' 'accum_V_2_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%accum_V_3_addr = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 26 'getelementptr' 'accum_V_3_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%accum_V_3_addr_1 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 27 'getelementptr' 'accum_V_3_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%accum_V_4_addr = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 28 'getelementptr' 'accum_V_4_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%accum_V_4_addr_1 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 29 'getelementptr' 'accum_V_4_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%accum_V_5_addr = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 30 'getelementptr' 'accum_V_5_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%accum_V_5_addr_1 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 31 'getelementptr' 'accum_V_5_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%accum_V_6_addr = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 32 'getelementptr' 'accum_V_6_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%accum_V_6_addr_1 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 33 'getelementptr' 'accum_V_6_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%accum_V_7_addr = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 34 'getelementptr' 'accum_V_7_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%accum_V_7_addr_1 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 35 'getelementptr' 'accum_V_7_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 36 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 37 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 37 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 38 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 38 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 39 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 39 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 40 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 40 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 41 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_5_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 41 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 42 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_6_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 42 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 43 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_7_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 43 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 44 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 44 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 45 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_1_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 45 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 46 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_2_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 46 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 47 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_3_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 47 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 48 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_4_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 48 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 49 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_5_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 49 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 50 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_6_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 50 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 51 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_7_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 51 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln66 = store i7 %add_ln66, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 52 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.38>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 164 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.17>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln70_1 = or i9 %tmp, i9 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 53 'or' 'or_ln70_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i9 %or_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 54 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%accum_V_addr_2 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 55 'getelementptr' 'accum_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln70_2 = or i9 %tmp, i9 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 56 'or' 'or_ln70_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i9 %or_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 57 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%accum_V_addr_3 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 58 'getelementptr' 'accum_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%accum_V_1_addr_2 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 59 'getelementptr' 'accum_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%accum_V_1_addr_3 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 60 'getelementptr' 'accum_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%accum_V_2_addr_2 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 61 'getelementptr' 'accum_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%accum_V_2_addr_3 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 62 'getelementptr' 'accum_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%accum_V_3_addr_2 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 63 'getelementptr' 'accum_V_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%accum_V_3_addr_3 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 64 'getelementptr' 'accum_V_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%accum_V_4_addr_2 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 65 'getelementptr' 'accum_V_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%accum_V_4_addr_3 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 66 'getelementptr' 'accum_V_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%accum_V_5_addr_2 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 67 'getelementptr' 'accum_V_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%accum_V_5_addr_3 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 68 'getelementptr' 'accum_V_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%accum_V_6_addr_2 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 69 'getelementptr' 'accum_V_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%accum_V_6_addr_3 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 70 'getelementptr' 'accum_V_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%accum_V_7_addr_2 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 71 'getelementptr' 'accum_V_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%accum_V_7_addr_3 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 72 'getelementptr' 'accum_V_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 73 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 74 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_1_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 74 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 75 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_2_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 75 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 76 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_3_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 76 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 77 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_4_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 77 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 78 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_5_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 78 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 79 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_6_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 79 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 80 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_7_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 80 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 81 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 81 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 82 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_1_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 82 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 83 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_2_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 83 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 84 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_3_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 84 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 85 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_4_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 85 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 86 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_5_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 86 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 87 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_6_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 87 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 88 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_7_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 88 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 1.17>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln70_3 = or i9 %tmp, i9 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 89 'or' 'or_ln70_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i9 %or_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 90 'zext' 'zext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%accum_V_addr_4 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 91 'getelementptr' 'accum_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln70_4 = or i9 %tmp, i9 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 92 'or' 'or_ln70_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i9 %or_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 93 'zext' 'zext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%accum_V_addr_5 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 94 'getelementptr' 'accum_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%accum_V_1_addr_4 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 95 'getelementptr' 'accum_V_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%accum_V_1_addr_5 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 96 'getelementptr' 'accum_V_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%accum_V_2_addr_4 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 97 'getelementptr' 'accum_V_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%accum_V_2_addr_5 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 98 'getelementptr' 'accum_V_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%accum_V_3_addr_4 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 99 'getelementptr' 'accum_V_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%accum_V_3_addr_5 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 100 'getelementptr' 'accum_V_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%accum_V_4_addr_4 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 101 'getelementptr' 'accum_V_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%accum_V_4_addr_5 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 102 'getelementptr' 'accum_V_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%accum_V_5_addr_4 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 103 'getelementptr' 'accum_V_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%accum_V_5_addr_5 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 104 'getelementptr' 'accum_V_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%accum_V_6_addr_4 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 105 'getelementptr' 'accum_V_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%accum_V_6_addr_5 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 106 'getelementptr' 'accum_V_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%accum_V_7_addr_4 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 107 'getelementptr' 'accum_V_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%accum_V_7_addr_5 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 108 'getelementptr' 'accum_V_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 109 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 110 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_1_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 110 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 111 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_2_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 111 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 112 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_3_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 112 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 113 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_4_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 113 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 114 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_5_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 114 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 115 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_6_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 115 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 116 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_7_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 116 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 117 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 117 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 118 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_1_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 118 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 119 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_2_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 119 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 120 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_3_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 120 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 121 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_4_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 121 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 122 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_5_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 122 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 123 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_6_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 123 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 124 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_7_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 124 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 1.17>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln70_5 = or i9 %tmp, i9 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 125 'or' 'or_ln70_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln70_6 = zext i9 %or_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 126 'zext' 'zext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%accum_V_addr_6 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 127 'getelementptr' 'accum_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln70_6 = or i9 %tmp, i9 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 128 'or' 'or_ln70_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln70_7 = zext i9 %or_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 129 'zext' 'zext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%accum_V_addr_7 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 130 'getelementptr' 'accum_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%accum_V_1_addr_6 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 131 'getelementptr' 'accum_V_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%accum_V_1_addr_7 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 132 'getelementptr' 'accum_V_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%accum_V_2_addr_6 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 133 'getelementptr' 'accum_V_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%accum_V_2_addr_7 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 134 'getelementptr' 'accum_V_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%accum_V_3_addr_6 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 135 'getelementptr' 'accum_V_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%accum_V_3_addr_7 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 136 'getelementptr' 'accum_V_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%accum_V_4_addr_6 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 137 'getelementptr' 'accum_V_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%accum_V_4_addr_7 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 138 'getelementptr' 'accum_V_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%accum_V_5_addr_6 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 139 'getelementptr' 'accum_V_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%accum_V_5_addr_7 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 140 'getelementptr' 'accum_V_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%accum_V_6_addr_6 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 141 'getelementptr' 'accum_V_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%accum_V_6_addr_7 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 142 'getelementptr' 'accum_V_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%accum_V_7_addr_6 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 143 'getelementptr' 'accum_V_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%accum_V_7_addr_7 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 144 'getelementptr' 'accum_V_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:67]   --->   Operation 145 'specpipeline' 'specpipeline_ln67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 146 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 147 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 148 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_1_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 148 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 149 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_2_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 149 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 150 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_3_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 150 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 151 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_4_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 151 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 152 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_5_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 152 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 153 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_6_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 153 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 154 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_7_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 154 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 155 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 155 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 156 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_1_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 156 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 157 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_2_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 157 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 158 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_3_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 158 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 159 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_4_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 159 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 160 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_5_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 160 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 161 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_6_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 161 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 162 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_7_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 162 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.body79" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 163 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.78ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66) on local variable 'i' [13]  (0 ns)
	'getelementptr' operation ('accum_V_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) [22]  (0 ns)
	'store' operation ('store_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' [102]  (1.18 ns)
	blocking operation 0.6 ns on control path)

 <State 2>: 1.18ns
The critical path consists of the following:
	'or' operation ('or_ln70_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) [26]  (0 ns)
	'getelementptr' operation ('accum_V_addr_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) [28]  (0 ns)
	'store' operation ('store_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' [118]  (1.18 ns)

 <State 3>: 1.18ns
The critical path consists of the following:
	'or' operation ('or_ln70_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) [32]  (0 ns)
	'getelementptr' operation ('accum_V_addr_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) [34]  (0 ns)
	'store' operation ('store_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' [134]  (1.18 ns)

 <State 4>: 1.18ns
The critical path consists of the following:
	'or' operation ('or_ln70_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) [38]  (0 ns)
	'getelementptr' operation ('accum_V_addr_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) [40]  (0 ns)
	'store' operation ('store_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' [150]  (1.18 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
