// Seed: 3706448741
module module_0 #(
    parameter id_3 = 32'd3,
    parameter id_5 = 32'd53
) (
    input supply1 id_0,
    input tri0 id_1
);
  wire [(  1  ) : (  -1  )] _id_3;
  wor id_4;
  wire _id_5;
  logic [id_3 : -1] id_6[-1 : id_5  + "" |  -1] = 1;
  always force id_6 = id_3;
  assign id_4#(.id_1({1, 1 | 1})) = 1'b0;
endmodule
module module_1 (
    output tri  id_0,
    input  wand id_1
);
  reg  id_3;
  wire id_4 = id_4;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_6 = 0;
  assign id_3 = 1 ^ id_4;
  always @(posedge id_4 or posedge 1) begin : LABEL_0
    id_3 = id_4;
  end
  wire id_5;
  xnor primCall (id_0, id_4, id_1);
endmodule
