Checking out Encounter license ...
	edsxl		CHECKED OUT:	"Encounter_Digital_Impl_Sys_XL"
Encounter_Digital_Impl_Sys_XL 14.2 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v14.27-s035_1 (64bit) 10/07/2015 12:46 (Linux 2.6.18-194.el5)
@(#)CDS: NanoRoute v14.27-s012 NR150928-2308/14_27-UB (database version 2.30, 267.6.1) {superthreading v1.25}
@(#)CDS: CeltIC v14.27-s018_1 (64bit) 10/06/2015 22:57:34 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 14.27-s003 (64bit) 10/07/2015 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 14.27-s022_1 (64bit) Oct  6 2015 07:33:36 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v14.27-s021
@(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
@(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
@(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
@(#)CDS: RCDB 11.5
--- Starting "Encounter v14.27-s035_1" on Mon Apr 11 14:40:57 2016 (mem=96.0M) ---
--- Running on s2424.it.kth.se (x86_64 w/Linux 2.6.18-407.el5) ---
This version was compiled on Wed Oct 7 12:46:58 PDT 2015.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing ./enc.tcl
Sourcing tcl/tk file "./enc.tcl" ...
<CMD> setCheckMode -tapeOut true
<CMD> set defHierChar /
<CMD> set init_oa_ref_lib {TECH_H18A6  CORELIB_HV  }
<CMD> set init_verilog VERILOG/FreqDiv64_synth.v
<CMD> set init_top_cell FreqDiv64
<CMD> set init_pwr_net {vdd!  }
<CMD> set init_gnd_net {gnd! subc!  }
<CMD> set init_mmmc_file h18_FreqDiv64_mmmc.view
<CMD> set conf_gen_footprint 1
<CMD> set fp_core_to_left 50.000000
<CMD> set fp_core_to_right 50.000000
<CMD> set fp_core_to_top 50.000000
<CMD> set fp_core_to_bottom 50.000000
<CMD> set lsgOCPGainMult 1.000000
<CMD> set conf_ioOri R0
<CMD> set fp_core_util 0.800
<CMD> set init_assign_buffer 0
<CMD> set conf_in_tran_delay 0.1ps
<CMD> set init_import_mode { -keepEmptyModule 1 -treatUndefinedCellAsBbox 0}
<CMD> set init_layout_view layout
<CMD> set init_abstract_view abstract
<CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
---# TCL Script amsSetup.tcl loaded
<CMD_INTERNAL> print {---# Additional ams TCL Procedures loaded}
---# Additional ams TCL Procedures loaded
<CMD> getVersion
<CMD> getVersion
<CMD_INTERNAL> print {### austriamicrosystems HitKit-Utilities Menu added}
### austriamicrosystems HitKit-Utilities Menu added

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
---# TCL Script amsSetup.tcl loaded
<CMD> init_design
---# Setup MMMC
---#
---#   rc_corner        : ams_rc_corner_typ
---#   lib-sets         : libs_min, libs_max, libs_typ
---#   constraint-modes : func test
---#   delay-corners    : corner_min, corner_max, corner_typ
---#   analysis-views   : 
---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
---#
---# use following command to show analysis view definitions
         report_analysis_view 

Reading tech data from OA library 'TECH_H18A6' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Set DBUPerIGU to M2 pitch 560.
Base constraint group name for reading all the rules is: 'LEFDefaultRouteSpec' and it has been read from the library 'TECH_H18A6'. 
Reading OA reference library 'CORELIB_HV' ...
**WARN: (ENCOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Encounter. Its contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018Site' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018hvSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018SiteSHVT' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018twSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSiteHV' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSiteHV' has already been defined in Encounter, the contents will be skipped.

viaInitial starts at Mon Apr 11 14:41:15 2016
viaInitial ends at Mon Apr 11 14:41:15 2016
*** Begin netlist parsing (mem=381.9M) ***
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'VERILOG/FreqDiv64_synth.v'

*** Memory Usage v#1 (Current mem = 381.871M, initial mem = 95.973M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=381.9M) ***
Set top cell to FreqDiv64.
Loading view definition file from h18_FreqDiv64_mmmc.view
Reading libs_max timing library '/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib' ...
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 98) Duplicate definition for attribute (slew_lower_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 99) Duplicate definition for attribute (slew_lower_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 100) Duplicate definition for attribute (slew_upper_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 101) Duplicate definition for attribute (slew_upper_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 102) Duplicate definition for attribute (slew_derate_from_library) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 103) Duplicate definition for attribute (input_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 104) Duplicate definition for attribute (input_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 105) Duplicate definition for attribute (output_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 106) Duplicate definition for attribute (output_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 107) Duplicate definition for attribute (default_leakage_power_density) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 108) Duplicate definition for attribute (default_cell_leakage_power) encountered. The last definition will be retained.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X1_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X2_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X3_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X4_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X6_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X8_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X1_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X2_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X3_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X4_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X6_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X8_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X1_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X2_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X3_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X4_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X6_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X8_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI22X1_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI22X2_HV' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 473 cells in library 'h18_CORELIB_HV_WC' 
Reading libs_min timing library '/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_BC.lib' ...
Read 473 cells in library 'h18_CORELIB_HV_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.14min, fe_real=0.45min, fe_mem=475.4M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell FreqDiv64 ...
*** Netlist is unique.
** info: there are 953 modules.
** info: there are 49 stdCell insts.

*** Memory Usage v#1 (Current mem = 478.180M, initial mem = 95.973M) ***
*info: set bottom ioPad orient R0
Adjusting Core to Left to: 50.4000. Core to Bottom to: 50.4000.
**WARN: (ENCFP-3961):	The techSite 'amsCornerSiteHV' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'amsCornerSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'amsIoSiteHV' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'amsIoSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'ams018twSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'ams018SiteSHVT' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'ams018Site' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv64_test.sdc' ...
Current (total cpu=0:00:08.8, real=0:00:27.0, peak res=455.6M, current mem=580.5M)
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_test.sdc, Line 19).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv64_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=470.1M, current mem=592.7M)
Current (total cpu=0:00:08.9, real=0:00:27.0, peak res=470.1M, current mem=592.7M)
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv64_func.sdc' ...
Current (total cpu=0:00:08.9, real=0:00:27.0, peak res=470.1M, current mem=594.1M)
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_func.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv64_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=470.5M, current mem=595.6M)
Current (total cpu=0:00:08.9, real=0:00:27.0, peak res=470.5M, current mem=595.6M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCFP-3961           7  The techSite '%s' has no related cells i...
WARNING   ENCEXT-6202          1  In addition to the technology file, capa...
WARNING   ENCOAX-738           1  Non-Default Rule '%s' has already been d...
WARNING   ENCOAX-741           8  Site '%s' has already been defined in %s...
WARNING   ENCCTE-290          48  Could not locate cell %s in any library ...
*** Message Summary: 65 warning(s), 0 error(s)

<CMD> setCTSMode -bottomPreferredLayer 1
<CMD> setMaxRouteLayer 5
<CMD> checkDesign -all -outDir checkDesignDbSetup
Creating directory checkDesignDbSetup.
Begin checking placement ... (start mem=599.6M, init mem=599.6M)
*info: Placed = 0             
*info: Unplaced = 49          
Placement Density:80.23%(1753/2185)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=599.6M)
############################################################################
# Encounter Netlist Design Rule Check
# Mon Apr 11 14:41:18 2016

############################################################################
Design: FreqDiv64

------ Design Summary:
Total Standard Cell Number   (cells) : 49
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 1752.71
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 49
Number of Nets                 : 87
Average number of Pins per Net : 2.47
Maximum number of Pins in Net  : 17

------ I/O Port summary

Number of Primary I/O Ports    : 8
Number of Input Ports          : 6
Number of Output Ports         : 2
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 8

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 15
Number of High Fanout nets (>50)               : 0
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking IO Pins.....
Unplaced Io Pins = 8 
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Ptn Pins .....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesignDbSetup/FreqDiv64.main.htm.ascii.
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> check_timing -verbose  > $filename2
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 621.5M, InitMEM = 621.5M)
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=762.602 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 762.6M) ***
<CMD_INTERNAL> print {#### }
#### 
<CMD_INTERNAL> print {---# CheckDesign Result: checkDesignDbSetup/FreqDiv64.main.htm}
---# CheckDesign Result: checkDesignDbSetup/FreqDiv64.main.htm
<CMD_INTERNAL> print {---# CheckTiming Result: checkDesignDbSetup/FreqDiv64.checkTiming}
---# CheckTiming Result: checkDesignDbSetup/FreqDiv64.checkTiming
<CMD_INTERNAL> print {#### }
#### 
<CMD> fit
<CMD> setPreference ConstraintUserXGrid 0.01
<CMD> setPreference ConstraintUserXOffset 0.01
<CMD> setPreference ConstraintUserYGrid 0.01
<CMD> setPreference ConstraintUserYOffset 0.01
<CMD> setPreference SnapAllCorners 1
<CMD> setPreference BlockSnapRule 2
<CMD> snapFPlanIO -usergrid
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all vdd! pins to net vdd!}
---# GlobalConnect all vdd! pins to net vdd!
<CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all gnd! pins to net gnd!}
---# GlobalConnect all gnd! pins to net gnd!
<CMD> fit
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
**WARN: (ENCTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setCTSMode -traceDPinAsLeaf false -traceIoPinAsLeaf false -routeClkNet true -routeGuide true -routeTopPreferredLayer MT -routeBottomPreferredLayer M1 -routeNonDefaultRule {} -routeLeafTopPreferredLayer MT -routeLeafBottomPreferredLayer M1 -routeLeafNonDefaultRule {} -useLefACLimit false -routePreferredExtraSpace 1 -routeLeafPreferredExtraSpace 1 -opt true -optAddBuffer false -moveGate true -useHVRC true -fixLeafInst true -fixNonLeafInst true -verbose false -reportHTML false -addClockRootProp false -nameSingleDelim false -honorFence false -useLibMaxFanout false -useLibMaxCap false
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> saveDesign FreqDiv64_loaded.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: FreqDiv64, View: FreqDiv64_loaded
If the OA library being created is to be used for interoperability with Virtuoso version 6.1.5, SiP Layout 16.5, or other applications that have not been updated to support compressed databases,  set 'setOaxMode -compressLevel 0' before creating this library. Otherwise, using the library in those tools will require oazip to be run on the created library.
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 0 strips and 0 vias are crated in OA database.
Created 49 insts; 98 instTerms; 87 nets; 0 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018hvSite -r 0.939130434783 0.6 30 30 30 30
Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> uiSetTool ruler
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> getIoFlowFlag
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 2 -spacing 2.8 -offset 4.9

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 743.2M) ***
<CMD> undo
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 3 -spacing {bottom 0.36 top 0.36 right 0.4 left 0.4} -offset 4.9

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 743.2M) ***
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 3 -spacing {bottom 0.36 top 0.36 right 0.4 left 0.4} -offset 12

*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 743.2M) ***
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**WARN: (ENCSYC-6163):	Command 'freeDesign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Loading global variable file /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded/FreqDiv64.globals ...
**WARN: (ENCOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Encounter. Its contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018Site' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018hvSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018SiteSHVT' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018twSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSiteHV' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSiteHV' has already been defined in Encounter, the contents will be skipped.
Loading view definition file from /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded/viewDefinition.tcl
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 98) Duplicate definition for attribute (slew_lower_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 99) Duplicate definition for attribute (slew_lower_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 100) Duplicate definition for attribute (slew_upper_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 101) Duplicate definition for attribute (slew_upper_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 102) Duplicate definition for attribute (slew_derate_from_library) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 103) Duplicate definition for attribute (input_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 104) Duplicate definition for attribute (input_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 105) Duplicate definition for attribute (output_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 106) Duplicate definition for attribute (output_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 107) Duplicate definition for attribute (default_leakage_power_density) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 108) Duplicate definition for attribute (default_cell_leakage_power) encountered. The last definition will be retained.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.71min, fe_real=17.85min, fe_mem=537.2M) ***
Loading preference file /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded/enc.pref.tcl ...
Loading mode file /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded/FreqDiv64.mode ...
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_func.sdc, Line 19).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_test.sdc, Line 19).

**WARN: (ENCOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Encounter. This property is not translated and it will be lost in round trip unless updateMode is enabled.
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018hvSite -r 0.939130434783 0.5 30 30 30 30
Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018hvSite -r 0.876798987822 0.499993 30.24 30.24 30.24 30.24
Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**WARN: (ENCSYC-6163):	Command 'freeDesign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Loading global variable file /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded/FreqDiv64.globals ...
**WARN: (ENCOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Encounter. Its contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018Site' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018hvSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018SiteSHVT' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018twSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSiteHV' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSiteHV' has already been defined in Encounter, the contents will be skipped.
Loading view definition file from /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded/viewDefinition.tcl
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 98) Duplicate definition for attribute (slew_lower_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 99) Duplicate definition for attribute (slew_lower_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 100) Duplicate definition for attribute (slew_upper_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 101) Duplicate definition for attribute (slew_upper_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 102) Duplicate definition for attribute (slew_derate_from_library) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 103) Duplicate definition for attribute (input_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 104) Duplicate definition for attribute (input_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 105) Duplicate definition for attribute (output_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 106) Duplicate definition for attribute (output_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 107) Duplicate definition for attribute (default_leakage_power_density) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 108) Duplicate definition for attribute (default_cell_leakage_power) encountered. The last definition will be retained.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.83min, fe_real=19.55min, fe_mem=550.2M) ***
Loading preference file /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded/enc.pref.tcl ...
Loading mode file /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded/FreqDiv64.mode ...
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_func.sdc, Line 19).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_test.sdc, Line 19).

**WARN: (ENCOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Encounter. This property is not translated and it will be lost in round trip unless updateMode is enabled.
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018hvSite -r 0.939130434783 0.5 30 30 30 30
Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 3 -spacing {bottom 0.36 top 0.36 right 0.4 left 0.4} -offset 12

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 662.0M) ***
<CMD> uiSetTool ruler
<CMD> zoomBox 15.449 41.849 33.213 34.138
<CMD> uiSetTool ruler
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 4 -spacing {bottom 0.36 top 0.36 right 0.4 left 0.4} -offset 12


**WARN: ViaGen Warning: the partial overlap area is not large enough: 
	layer M2 at (11.84, 11.88) (14.84, 14.88)

**WARN: ViaGen Warning: the partial overlap area is not large enough: 
	layer M2 at (11.84, 101.04) (14.84, 104.04)

**WARN: ViaGen Warning: the partial overlap area is not large enough: 
	layer M2 at (108.36, 11.88) (111.36, 14.88)

**WARN: ViaGen Warning: the partial overlap area is not large enough: 
	layer M2 at (108.36, 101.04) (111.36, 104.04)

**WARN: ViaGen Warning: the partial overlap area is not large enough: 
	layer M1 at (11.84, 11.88) (14.84, 14.88)

**WARN: ViaGen Warning: the partial overlap area is not large enough: 
	layer M1 at (108.36, 11.88) (111.36, 14.88)

**WARN: ViaGen Warning: the partial overlap area is not large enough: 
	layer M1 at (11.84, 101.04) (14.84, 104.04)

**WARN: ViaGen Warning: the partial overlap area is not large enough: 
	layer M1 at (108.36, 101.04) (111.36, 104.04)
The power planner created 12 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 662.0M) ***
<CMD> undo
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> uiSetTool select
<CMD> windowSelect -13.176 107.259 125.288 94.637
<CMD> deleteSelectedFromFPlan
<CMD> windowSelect 96.842 109.520 117.188 1.009
<CMD> deleteSelectedFromFPlan
<CMD> windowSelect 9.807 112.911 24.313 7.414
<CMD> deleteSelectedFromFPlan
<CMD> windowSelect 8.112 23.050 119.637 8.733
<CMD> deleteSelectedFromFPlan
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 4 -spacing {bottom 0.36 top 0.36 right 0.4 left 0.4} -offset 12

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 662.0M) ***
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -spacing 0.4 -xleft_offset 14 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 3 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 2 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 665.5M) ***
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -start_from right -spacing 0.4 -xleft_offset 14 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 3 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (ENCPP-4034):	Value for start_x/start_y is less than value for stop_x/stop_y. addStripe will exchange their values.
Stripe generation is complete; vias are now being generated.
The power planner created 2 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 665.5M) ***
<CMD> undo
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -start_from right -spacing 0.4 -xleft_offset {} -xright_offset 14 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 3 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (ENCPP-4034):	Value for start_x/start_y is less than value for stop_x/stop_y. addStripe will exchange their values.
Stripe generation is complete; vias are now being generated.
The power planner created 2 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 665.5M) ***
<CMD> fit
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1 AM } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { none } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1 AM } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1 AM }
*** Begin SPECIAL ROUTE on Mon Apr 11 15:05:49 2016 ***
SPECIAL ROUTE ran on directory: /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE
SPECIAL ROUTE ran on machine: s2424.it.kth.se (Linux 2.6.18-407.el5 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStopSCPin set to true
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1320.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 479 macros, 14 used
Read in 13 components
  13 core components: 13 unplaced, 0 placed, 0 fixed
Read in 8 logical pins
Read in 8 nets
Read in 3 special nets, 2 routed
Read in 26 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 12
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1332.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 21 via definition ...

sroute post-processing starts at Mon Apr 11 15:05:49 2016
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Mon Apr 11 15:05:49 2016

sroute post-processing starts at Mon Apr 11 15:05:49 2016
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Mon Apr 11 15:05:49 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 12.30 megs
sroute: Total Peak Memory used = 680.04 megs
<CMD_INTERNAL> print {---# Corebox: 30.24 30.24 93.47 85.68
}
---# Corebox: 30.24 30.24 93.47 85.68

<CMD> createRouteBlk -box 20.04 19.24 30.04 96.68 -layer 1
<CMD> createRouteBlk -box 30.04 86.68 93.67 96.68 -layer 1
<CMD> createRouteBlk -box 30.04 19.24 93.67 29.24 -layer 1
<CMD> createRouteBlk -box 93.67 19.24 103.67 96.68 -layer 1
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**WARN: (ENCSYC-6163):	Command 'freeDesign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Loading global variable file /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded/FreqDiv64.globals ...
**WARN: (ENCOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Encounter. Its contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018Site' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018hvSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018SiteSHVT' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018twSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSiteHV' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSiteHV' has already been defined in Encounter, the contents will be skipped.
Loading view definition file from /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded/viewDefinition.tcl
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 98) Duplicate definition for attribute (slew_lower_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 99) Duplicate definition for attribute (slew_lower_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 100) Duplicate definition for attribute (slew_upper_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 101) Duplicate definition for attribute (slew_upper_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 102) Duplicate definition for attribute (slew_derate_from_library) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 103) Duplicate definition for attribute (input_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 104) Duplicate definition for attribute (input_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 105) Duplicate definition for attribute (output_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 106) Duplicate definition for attribute (output_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 107) Duplicate definition for attribute (default_leakage_power_density) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 108) Duplicate definition for attribute (default_cell_leakage_power) encountered. The last definition will be retained.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=1.33min, fe_real=27.08min, fe_mem=573.7M) ***
Loading preference file /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded/enc.pref.tcl ...
Loading mode file /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded/FreqDiv64.mode ...
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_func.sdc, Line 19).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_test.sdc, Line 19).

**WARN: (ENCOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Encounter. This property is not translated and it will be lost in round trip unless updateMode is enabled.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018hvSite -r 0.939130434783 0.5 21 21 21 21
Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 4 -spacing {bottom 0.36 top 0.36 right 0.4 left 0.4} -offset 12

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 680.6M) ***
<CMD> fit
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -start_from right -spacing 0.4 -xleft_offset {} -xright_offset 14 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 3 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (ENCPP-4034):	Value for start_x/start_y is less than value for stop_x/stop_y. addStripe will exchange their values.
Stripe generation is complete; vias are now being generated.
The power planner created 2 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 680.6M) ***
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -spacing 0.4 -xleft_offset 14 -xright_offset {} -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 3 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 2 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 680.6M) ***
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1 AM } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { none } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1 AM } -allowLayerChange 1 -nets { gnd! vdd! } -blockPin useLef -targetViaLayerRange { M1 AM }
*** Begin SPECIAL ROUTE on Mon Apr 11 15:12:19 2016 ***
SPECIAL ROUTE ran on directory: /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE
SPECIAL ROUTE ran on machine: s2424.it.kth.se (Linux 2.6.18-407.el5 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStopSCPin set to true
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1332.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 479 macros, 14 used
Read in 13 components
  13 core components: 13 unplaced, 0 placed, 0 fixed
Read in 8 logical pins
Read in 8 nets
Read in 3 special nets, 2 routed
Read in 26 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 12
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1342.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 8 via definition ...

sroute post-processing starts at Mon Apr 11 15:12:19 2016
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Mon Apr 11 15:12:19 2016

sroute post-processing starts at Mon Apr 11 15:12:19 2016
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Mon Apr 11 15:12:19 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 10.30 megs
sroute: Total Peak Memory used = 690.91 megs
<CMD_INTERNAL> print {---# Corebox: 21.28 21.28 84.51 76.72
}
---# Corebox: 21.28 21.28 84.51 76.72

<CMD> createRouteBlk -box 11.08 10.28 21.08 87.72 -layer 1
<CMD> createRouteBlk -box 21.08 77.72 84.71 87.72 -layer 1
<CMD> createRouteBlk -box 21.08 10.28 84.71 20.28 -layer 1
<CMD> createRouteBlk -box 84.71 10.28 94.71 87.72 -layer 1
<CMD> fit
<CMD> getMultiCpuUsage -localCpu
<CMD> verify_drc -report FreqDiv64.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 690.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 105.1M) ***

<CMD> verify_drc -report FreqDiv64.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 811.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 1.5M) ***

<CMD> saveDesign FreqDiv64_loaded_power.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: FreqDiv64, View: FreqDiv64_loaded_power
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 24 strips and 40 vias are crated in OA database.
Created 49 insts; 98 instTerms; 87 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 1.0
Saving AAE Data ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded_power/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 0.56 -start 30.0 0.0 -pin {Resetn {Fsel[0]} {Fsel[1]} {Fsel[2]} {Fsel[3]}}
Successfully spread [5] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 710.7M).
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType start -spacing -0.56 -start 105.79 50.0 -pin {Resetn {Fsel[0]} {Fsel[1]} {Fsel[2]} {Fsel[3]}}
**ERROR: (ENCPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType start -spacing 1 -start 105.79 97.72 -pin {Resetn {Fsel[0]} {Fsel[1]} {Fsel[2]} {Fsel[3]}}
Successfully spread [5] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 711.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -side Right -layer 1 -assign 105.79 97.72 -pin {Resetn {Fsel[0]} {Fsel[1]} {Fsel[2]} {Fsel[3]}}
**WARN: (ENCPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 711.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -side Right -layer 1 -assign 105.79 97.72 -pin {Resetn {Fsel[0]} {Fsel[1]} {Fsel[2]} {Fsel[3]}}
**WARN: (ENCPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 711.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 1 -spreadType center -spacing 1.12 -pin {Resetn {Fsel[0]} {Fsel[1]} {Fsel[2]} {Fsel[3]}}
Successfully spread [5] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 711.7M).
<CMD> zoomBox 112.382 40.967 93.407 55.519
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 1.12 -pin {Resetn {Fsel[0]} {Fsel[1]} {Fsel[2]} {Fsel[3]}}
Successfully spread [5] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 711.7M).
<CMD> fit
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 0.4 -pin {Resetn {Fsel[0]} {Fsel[1]} {Fsel[2]} {Fsel[3]}}
Successfully spread [5] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 711.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 1 -pin {Resetn {Fsel[0]} {Fsel[1]} {Fsel[2]} {Fsel[3]}}
Successfully spread [5] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 711.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 1.12 -pin {Resetn {Fsel[0]} {Fsel[1]} {Fsel[2]} {Fsel[3]}}
Successfully spread [5] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 711.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.56 -pin Fout
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 711.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 1 -pin {F_PFD Fin}
Successfully spread [2] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 711.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign FreqDiv64_loaded_power_pin.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: FreqDiv64, View: FreqDiv64_loaded_power_pin
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 24 strips and 40 vias are crated in OA database.
Created 49 insts; 98 instTerms; 87 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded_power_pin/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD_INTERNAL> print {---# Setup MMMC
---#}
---# Setup MMMC
---#
<CMD> create_rc_corner -name ams_rc_corner_typ  -cap_table {/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable}  -preRoute_res {1.0}  -postRoute_res {1.0}  -preRoute_cap {1.0}  -postRoute_cap {1.0}  -postRoute_xcap {1.0}  -qx_tech_file {/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile}
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
<CMD_INTERNAL> print {---#   rc_corner        : ams_rc_corner_typ}
---#   rc_corner        : ams_rc_corner_typ
<CMD> create_library_set -name libs_min -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_BC.lib  }
<CMD> create_library_set -name libs_max -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib  }
<CMD> create_library_set -name libs_typ -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_TYP.lib  }
<CMD_INTERNAL> print {---#   lib-sets         : libs_min, libs_max, libs_typ}
---#   lib-sets         : libs_min, libs_max, libs_typ
<CMD> create_constraint_mode -name $cons -sdc_files $filename
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv64_func.sdc' ...
Current (total cpu=0:02:04, real=0:43:55, peak res=573.1M, current mem=706.0M)
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_func.sdc, Line 19).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv64_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=572.1M, current mem=713.1M)
Current (total cpu=0:02:04, real=0:43:55, peak res=573.1M, current mem=713.1M)
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv64_test.sdc' ...
Current (total cpu=0:02:04, real=0:43:55, peak res=573.1M, current mem=714.5M)
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_test.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv64_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=572.4M, current mem=716.0M)
Current (total cpu=0:02:04, real=0:43:55, peak res=573.1M, current mem=716.0M)
<CMD> create_constraint_mode -name $cons -sdc_files $filename
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv64_func.sdc' ...
Current (total cpu=0:02:05, real=0:43:55, peak res=573.1M, current mem=707.7M)
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_func.sdc, Line 19).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv64_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=572.8M, current mem=716.2M)
Current (total cpu=0:02:05, real=0:43:55, peak res=573.1M, current mem=716.2M)
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv64_test.sdc' ...
Current (total cpu=0:02:05, real=0:43:55, peak res=573.1M, current mem=716.2M)
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_test.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv64_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=573.1M, current mem=716.2M)
Current (total cpu=0:02:05, real=0:43:55, peak res=573.1M, current mem=716.2M)
<CMD_INTERNAL> print {---#   constraint-modes : func test}
---#   constraint-modes : func test
<CMD> create_delay_corner -name corner_min -library_set {libs_min} -opcond_library {h18_CORELIB_HV_BC} -opcond {best} -rc_corner {ams_rc_corner_typ}
<CMD> create_delay_corner -name corner_max -library_set {libs_max} -opcond_library {h18_CORELIB_HV_WC} -opcond {worst} -rc_corner {ams_rc_corner_typ}
<CMD> create_delay_corner -name corner_typ -library_set {libs_typ} -opcond_library {h18_CORELIB_HV_TYP} -opcond {typical} -rc_corner {ams_rc_corner_typ}
<CMD_INTERNAL> print {---#   delay-corners    : corner_min, corner_max, corner_typ}
---#   delay-corners    : corner_min, corner_max, corner_typ
<CMD_INTERNAL> print {---#   analysis-views   : }
---#   analysis-views   : 
---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
<CMD_INTERNAL> print {---#
---# use following command to show analysis view definitions
         report_analysis_view 
}
---#
---# use following command to show analysis view definitions
         report_analysis_view 

<CMD> fit
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv64_func.sdc' ...
Current (total cpu=0:02:05, real=0:44:24, peak res=573.1M, current mem=707.7M)
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_func.sdc, Line 19).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv64_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=573.4M, current mem=716.2M)
Current (total cpu=0:02:05, real=0:44:24, peak res=573.4M, current mem=716.2M)
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv64_test.sdc' ...
Current (total cpu=0:02:05, real=0:44:24, peak res=573.4M, current mem=716.2M)
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_test.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv64_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=573.7M, current mem=716.2M)
Current (total cpu=0:02:06, real=0:44:24, peak res=573.7M, current mem=716.2M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=875.148 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.532  | 21.344  | 10.441  |  8.532  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_max            |  8.532  | 21.344  | 10.441  |  8.532  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_max            |  8.532  | 21.344  | 10.441  |  8.532  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 0.79 sec
Total Real time: 1.0 sec
Total Memory Usage: 803.074219 Mbytes
<CMD> verify_drc -report FreqDiv64.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 803.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 103.1M) ***

**WARN: (ENCTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (ENCTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -inPlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.21885 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 904.2M, InitMEM = 904.2M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=842.324 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 842.3M) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** Starting "NanoPlace(TM) placement v#1 (mem=826.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:09.3 mem=880.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:10.1 mem=909.5M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man ENCSP-9042' for more detail.
FreqDiv64
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
FreqDiv64
#std cell=49 (0 fixed + 49 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=69 #term=201 #term/net=2.91, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=8
stdCell: 49 single + 0 double + 0 multi
Total standard cell length = 0.3478 (mm), area = 0.0018 (mm^2)
Average module density = 0.812.
Density for the design = 0.812.
       = stdcell_area 621 sites (1753 um^2) / alloc_area 765 sites (2159 um^2).
Pin Density = 0.324.
            = total # of pins 201 / total Instance area 621.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.890e+02 (5.75e+02 1.14e+02)
              Est.  stn bbox = 7.960e+02 (6.79e+02 1.17e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 940.6M
Iteration  2: Total net bbox = 6.890e+02 (5.75e+02 1.14e+02)
              Est.  stn bbox = 7.960e+02 (6.79e+02 1.17e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 940.6M
Iteration  3: Total net bbox = 5.260e+02 (4.50e+02 7.55e+01)
              Est.  stn bbox = 6.309e+02 (5.52e+02 7.85e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 940.6M
Iteration  4: Total net bbox = 1.132e+03 (7.60e+02 3.73e+02)
              Est.  stn bbox = 1.306e+03 (8.84e+02 4.22e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 940.6M
Iteration  5: Total net bbox = 1.277e+03 (7.60e+02 5.17e+02)
              Est.  stn bbox = 1.469e+03 (8.94e+02 5.75e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 940.6M
Iteration  6: Total net bbox = 1.414e+03 (8.91e+02 5.24e+02)
              Est.  stn bbox = 1.601e+03 (1.02e+03 5.81e+02)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 940.6M
*** cost = 1.414e+03 (8.91e+02 5.24e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
FreqDiv64
FreqDiv64
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:02:20 mem=891.9M) ***
Total net length = 1.414e+03 (8.908e+02 5.236e+02) (ext = 6.130e+02)
Move report: Detail placement moves 49 insts, mean move: 9.74 um, max move: 23.46 um
	Max move on inst (g270): (76.01, 51.60) --> (57.68, 46.48)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 892.9MB
Summary Report:
Instances move: 49 (out of 49 movable)
Mean displacement: 9.74 um
Max displacement: 23.46 um (Instance: g270) (76.011, 51.604) -> (57.68, 46.48)
	Length: 11 sites, height: 1 rows, site name: ams018hvSite, cell type: HAX3_HV
Total net length = 1.307e+03 (7.722e+02 5.350e+02) (ext = 5.974e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 892.9MB
*** Finished refinePlace (0:02:21 mem=892.9M) ***
Total net length = 1.810e+03 (1.043e+03 7.673e+02) (ext = 6.371e+02)
*** End of Placement (cpu=0:00:11.2, real=0:00:12.0, mem=892.9M) ***
default core: bins with density >  0.75 =   25 % ( 1 / 4 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=892.9M)
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 896.9M, totSessionCpu=0:02:21 **
setTrialRouteMode -maxRouteLayer 5
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
*** Starting trialRoute (mem=896.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 5 -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 896.9M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 896.9M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 904.9M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.19%
  3:	0	 0.00%	2	 0.38%
  4:	0	 0.00%	8	 1.50%
  5:	532	100.00%	521	97.93%


Total length: 2.131e+03um, number of vias: 372
M1(H) length: 3.501e+01um, number of vias: 193
M2(V) length: 9.378e+02um, number of vias: 166
M3(H) length: 1.069e+03um, number of vias: 13
M4(V) length: 8.960e+01um, number of vias: 0
M5(H) length: 0.000e+00um

Peak Memory Usage was 904.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=904.9M) ***

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'FreqDiv64' of instances=49 and nets=87 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FreqDiv64.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 904.930M)
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 904.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 916.2M) ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 916.2M, InitMEM = 916.2M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=974.445 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 974.4M) ***
Active setup views: test_max 
Active hold views: func_min test_min 
Info: 4 clock nets excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 17 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 981.6M, totSessionCpu=0:02:22 **
Info: 4 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 81.18
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    81.18%|        -|   0.100|   0.000|   0:00:00.0| 1119.3M|
|    81.18%|        0|   0.100|   0.000|   0:00:00.0| 1119.3M|
|    81.18%|        0|   0.100|   0.000|   0:00:00.0| 1119.3M|
|    81.18%|        0|   0.100|   0.000|   0:00:00.0| 1119.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 81.18
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=996.84M, totSessionCpu=0:02:23).
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 996.8M, totSessionCpu=0:02:23 **
Begin: GigaOpt Global Optimization
Info: 4 clock nets excluded from IPO operation.
*info: 4 clock nets excluded
*info: 3 special nets excluded.
*info: 4 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+--------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|     End Point      |
+--------+--------+----------+------------+--------+----------+---------+--------------------+
|   0.000|   0.000|    81.18%|   0:00:00.0| 1111.3M|  test_max|       NA| NA                 |
+--------+--------+----------+------------+--------+----------+---------+--------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1111.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1111.3M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 994.8M, totSessionCpu=0:02:24 **
*** Starting refinePlace (0:02:24 mem=994.8M) ***
Density distribution unevenness ratio = 2.830%
Move report: Detail placement moves 20 insts, mean move: 7.53 um, max move: 19.04 um
	Max move on inst (g455): (42.00, 51.52) --> (61.04, 51.52)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 994.8MB
Summary Report:
Instances move: 20 (out of 49 movable)
Mean displacement: 7.53 um
Max displacement: 19.04 um (Instance: g455) (42, 51.52) -> (61.04, 51.52)
	Length: 5 sites, height: 1 rows, site name: ams018hvSite, cell type: OR2X2_HV
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 994.8MB
*** Finished refinePlace (0:02:24 mem=994.8M) ***
Density distribution unevenness ratio = 0.000%
Re-routed 50 nets
Extraction called for design 'FreqDiv64' of instances=49 and nets=87 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FreqDiv64.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 994.832M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 976.8M, InitMEM = 976.8M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1019.73 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1019.7M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
*** Steiner Routed Nets: 72.4637681159%; Threshold: 100; Threshold for Hold: 100
*** Starting trialRoute (mem=1019.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 1019.7M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 1019.7M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 1019.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.19%
  4:	0	 0.00%	7	 1.32%
  5:	532	100.00%	524	98.50%


Total length: 2.014e+03um, number of vias: 365
M1(H) length: 3.272e+01um, number of vias: 193
M2(V) length: 9.493e+02um, number of vias: 162
M3(H) length: 9.596e+02um, number of vias: 10
M4(V) length: 7.224e+01um, number of vias: 0
M5(H) length: 0.000e+00um

Peak Memory Usage was 1019.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=1019.7M) ***

Extraction called for design 'FreqDiv64' of instances=49 and nets=87 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FreqDiv64.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1019.727M)
Active setup views: func_max test_max 
Active hold views: func_min test_min 
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1001.7M, InitMEM = 1001.7M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1017.72 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1017.7M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 4 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | 8.15 |          0|          0|  81.18  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 8.15 |          1|          1|  81.96  |   0:00:00.0|    1128.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 8.15 |          0|          0|  81.96  |   0:00:00.0|    1128.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1128.4M) ***

*** Starting refinePlace (0:02:25 mem=1128.4M) ***
*** Starting refinePlace (0:02:25 mem=1128.4M) ***
Total net length = 1.832e+03 (9.707e+02 8.613e+02) (ext = 6.353e+02)
Move report: Detail placement moves 1 insts, mean move: 6.16 um, max move: 6.16 um
	Max move on inst (g457): (56.00, 36.40) --> (62.16, 36.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1128.4MB
Summary Report:
Instances move: 1 (out of 50 movable)
Mean displacement: 6.16 um
Max displacement: 6.16 um (Instance: g457) (56, 36.4) -> (62.16, 36.4)
	Length: 2 sites, height: 1 rows, site name: ams018hvSite, cell type: INVXL_HV
Total net length = 1.832e+03 (9.707e+02 8.613e+02) (ext = 6.353e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1128.4MB
*** Finished refinePlace (0:02:25 mem=1128.4M) ***
*** maximum move = 6.16 um ***
*** Finished refinePlace (0:02:25 mem=1128.4M) ***
*** Finished re-routing un-routed nets (1128.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1128.4M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
*** Starting trialRoute (mem=1039.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=1039.3M) ***

Extraction called for design 'FreqDiv64' of instances=50 and nets=88 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FreqDiv64.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1023.238M)
*** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
*** Starting trialRoute (mem=1023.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 1023.2M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 1023.2M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 1023.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.19%
  4:	0	 0.00%	7	 1.32%
  5:	532	100.00%	524	98.50%


Total length: 2.030e+03um, number of vias: 369
M1(H) length: 3.348e+01um, number of vias: 195
M2(V) length: 9.582e+02um, number of vias: 163
M3(H) length: 9.730e+02um, number of vias: 11
M4(V) length: 6.552e+01um, number of vias: 0
M5(H) length: 0.000e+00um

Peak Memory Usage was 1023.2M 
*** Finished trialRoute (cpu=0:00:00.0 mem=1023.2M) ***

Extraction called for design 'FreqDiv64' of instances=50 and nets=88 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FreqDiv64.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1023.238M)
WARN: Correct the flow
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1021.2M, InitMEM = 1021.2M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1026.02 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1026.0M) ***
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 987.9M, totSessionCpu=0:02:25 **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v#1 (mem=987.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:09.4 mem=971.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:10.2 mem=971.8M) ***
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
FreqDiv64
FreqDiv64
#std cell=50 (0 fixed + 50 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=70 #term=203 #term/net=2.90, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=8
stdCell: 50 single + 0 double + 0 multi
Total standard cell length = 0.3511 (mm), area = 0.0018 (mm^2)
Average module density = 0.820.
Density for the design = 0.820.
       = stdcell_area 627 sites (1770 um^2) / alloc_area 765 sites (2159 um^2).
Pin Density = 0.324.
            = total # of pins 203 / total Instance area 627.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.841e+03 (1.01e+03 8.32e+02)
              Est.  stn bbox = 2.023e+03 (1.13e+03 8.93e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 952.8M
*** cost = 1.841e+03 (1.01e+03 8.32e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
FreqDiv64
FreqDiv64
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:02:36 mem=902.2M) ***
Total net length = 1.841e+03 (1.009e+03 8.321e+02) (ext = 6.471e+02)
Move report: Detail placement moves 20 insts, mean move: 12.01 um, max move: 32.48 um
	Max move on inst (divider_reg[13]): (48.16, 51.52) --> (70.56, 61.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 902.2MB
Summary Report:
Instances move: 20 (out of 50 movable)
Mean displacement: 12.01 um
Max displacement: 32.48 um (Instance: divider_reg[13]) (48.16, 51.52) -> (70.56, 61.6)
	Length: 23 sites, height: 1 rows, site name: ams018hvSite, cell type: DFCX1_HV
Total net length = 1.691e+03 (9.068e+02 7.846e+02) (ext = 6.228e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 902.2MB
*** Finished refinePlace (0:02:36 mem=902.2M) ***
Total net length = 1.744e+03 (9.445e+02 7.995e+02) (ext = 6.228e+02)
*** End of Placement (cpu=0:00:10.9, real=0:00:11.0, mem=902.2M) ***
default core: bins with density >  0.75 =   25 % ( 1 / 4 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=902.2M)
Starting congestion repair ...
*** Starting trialRoute (mem=902.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 904.2M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 904.2M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 912.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	5	 0.94%
  5:	532	100.00%	527	99.06%


Total length: 2.028e+03um, number of vias: 368
M1(H) length: 3.741e+01um, number of vias: 195
M2(V) length: 9.595e+02um, number of vias: 165
M3(H) length: 9.691e+02um, number of vias: 8
M4(V) length: 6.216e+01um, number of vias: 0
M5(H) length: 0.000e+00um

Peak Memory Usage was 912.2M 
*** Finished trialRoute (cpu=0:00:00.0 mem=912.2M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Trial Route Overflow 0.000000(H) 0.000000(V).
Start repairing congestion with level 1.
Skipped repairing congestion.
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:26, real = 0: 0:27, mem = 902.2M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCEXT-3530          5  The process node is not set. Use the com...
WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
WARNING   ENCSP-9025           2  No scan chain specified/traced.          
WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   ENCCTE-290         192  Could not locate cell %s in any library ...
*** Message Summary: 201 warning(s), 0 error(s)

<CMD> createClockTreeSpec -bufferList {BUFX12_HV BUFX16_HV BUFX24_HV BUFX2_HV BUFX32_HV BUFX3_HV BUFX4_HV BUFX6_HV BUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX2_HV CLKBUFX32_HV CLKBUFX3_HV CLKBUFX4_HV CLKBUFX6_HV CLKBUFX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV CLKINVX6_HV CLKINVX8_HV DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV INVX12_HV INVX16_HV INVX1_HV INVX24_HV INVX2_HV INVX32_HV INVX3_HV INVX4_HV INVX6_HV INVX8_HV INVXL_HV} -file Clock.ctstch
**WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList BUFX12_HV BUFX16_HV BUFX24_HV BUFX2_HV BUFX32_HV BUFX3_HV BUFX4_HV BUFX6_HV BUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX2_HV CLKBUFX32_HV CLKBUFX3_HV CLKBUFX4_HV CLKBUFX6_HV CLKBUFX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV CLKINVX6_HV CLKINVX8_HV DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV INVX12_HV INVX16_HV INVX1_HV INVX24_HV INVX2_HV INVX32_HV INVX3_HV INVX4_HV INVX6_HV INVX8_HV INVXL_HV -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
FreqDiv64
FreqDiv64
Handle Multi Mode on mixed active views: test_min func_min test_max func_max.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv64_func.sdc' ...
Current (total cpu=0:02:42, real=0:48:04, peak res=711.6M, current mem=867.5M)
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_func.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv64_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=640.6M, current mem=874.5M)
Current (total cpu=0:02:42, real=0:48:04, peak res=711.6M, current mem=874.5M)
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv64_test.sdc' ...
Current (total cpu=0:02:42, real=0:48:04, peak res=711.6M, current mem=874.5M)
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_test.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv64_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=641.0M, current mem=874.5M)
Current (total cpu=0:02:42, real=0:48:04, peak res=711.6M, current mem=874.5M)
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M1 M2 M3 M4 M5 
RC Information for View func_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View func_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M1 M2 M3 M4 M5 
RC Information for View func_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View func_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 func_max
#2 test_max
#3 func_min
#4 test_min
Default Analysis Views is func_max


****** AutoClockRootPin ******
AutoClockRootPin 1: Fin
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=884.5M) ***
*** End createClockTreeSpec (cpu=0:00:00.7, real=0:00:01.0, mem=884.5M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
**WARN: (ENCCK-9000):	Option -outDir is partially supported when setCTSMode -engine is not ck.
**ERROR: (ENCCK-9000):	Option -fixedInstBeforeCTS is not supported when setCTSMode -engine is not ck, please use changeClockStatus command before clockDesign.

  clockDesign
    [-specFile {filename1 filename2 ...}]
    [-genSpecOnly filename]
    [-outDir dirname]
    [-clk clockname]
    [-macromodel filename]
    [-check]
    [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
    [-noDeleteClockTree]
    [-postCTSsdcFile filename]
    [-incrPostCTSsdcFile filename]
    [-pulsedLatch]
    [-honorSDCDontTouch]
    [-preserveAssertion]
    [-skipTimeDesign]
    [-noSkipTimeDesign]
  

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     ENCCK-9000           2  %s                                       
*** Message Summary: 0 warning(s), 2 error(s)

<CMD> displayClockTree -skew -allLevel -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...
displayClockTree Option :  -skew -allLevel -preRoute 
<CMD> setLayerPreference net -isSelectable 0
<CMD> setLayerPreference power -isSelectable 0
<CMD> setLayerPreference pgPower -isSelectable 0
<CMD> setLayerPreference pgGround -isSelectable 0
<CMD> setLayerPreference shield -isSelectable 0
<CMD> setLayerPreference metalFill -isSelectable 0
<CMD> setLayerPreference clock -isSelectable 0
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference pgGround -isVisible 0
<CMD> setLayerPreference shield -isVisible 0
<CMD> setLayerPreference metalFill -isVisible 0
<CMD> setLayerPreference clock -isVisible 0
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 1
<CMD> setLayerPreference shield -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference clock -isVisible 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference pgGround -isVisible 0
<CMD> setLayerPreference shield -isVisible 0
<CMD> setLayerPreference metalFill -isVisible 0
<CMD> setLayerPreference clock -isVisible 0
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 1
<CMD> setLayerPreference shield -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference clock -isVisible 1
<CMD> clearClockDisplay
Redoing specifyClockTree ...
Checking spec file integrity...
<CMD> fit
<CMD> changeClockStatus -all -noFixedNetWires
**WARN: (ENCCK-1100):	Command changeClockStatus is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock Fin.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=892.5M) ***
<CMD> get_propagated_clock -clock Clk
**ERROR: (TCLCMD-316):	clock 'Clk' is not defined
**ERROR: (TCLCMD-911):	'Clk' is an invalid list of clocks
<CMD> get_propagated_clock -clock Fin
  Clock 'Fin' is in propagated mode
  Clock 'Fin' is in propagated mode
  Clock 'Fin' is in propagated mode
  Clock 'Fin' is in propagated mode
<CMD> timeDesign -postCTS -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
*** Starting trialRoute (mem=884.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=884.5M) ***

Extraction called for design 'FreqDiv64' of instances=50 and nets=88 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FreqDiv64.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 884.523M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=995.223 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.424  | 21.260  | 10.383  |  6.424  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_max            |  6.424  | 21.260  | 10.383  |  6.424  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_max            |  6.424  | 21.260  | 10.383  |  6.424  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.961%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.81 sec
Total Real time: 1.0 sec
Total Memory Usage: 959.0625 Mbytes
<CMD> timeDesign -postCTS -hold -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=922.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=922.1M) ***

Extraction called for design 'FreqDiv64' of instances=50 and nets=88 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FreqDiv64.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 922.148M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=995.715 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.264  |  2.406  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_min            |  0.081  |  0.081  |  0.264  |  2.406  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_min            |  0.081  |  0.081  |  0.264  |  2.406  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

Density: 81.961%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.31 sec
Total Real time: 0.0 sec
Total Memory Usage: 923.90625 Mbytes
<CMD> wroute -topLayerLimit MT

Usage: wroute [-help] [-antennaFixPassNumber <integer>]
              [-antennaInsertCellPassNumber <layerNum>]
              [-antennaTopLayerLimit <integer>] [-area {x1 y1 x2 y2}]
              [-blockMinimizePlanarRouting] [-bottomLayerLimit <layerNum>]
              [-extraConfig <fileName>] [-fullSearchAndRepair]
              [-grouteGrid {existing blockAligned uniform}]
              [-maxRuntime <integer>]
              [-mixedBlockAndCellMode {automatic | block | cell}]
              [-mode {globalOnly globalAndFinal incrFinal incrFinal incrGlobalAndFinal postRouteRepair incrPostRouteRepair}]
              [-modifyPreroutePass <integer>] [-multiCpu <integer>]
              [-namedBottomLayerLimit <layerNum>] [-namedNets <list_of_nets>]
              [-namedTopLayerLimit <layerNum>]
              [-nets {all namedOnly namedFirst}] [-noAutoStop]
              [-noSearchAndRepair]
              [-optimizeMode {viasOnlyDuring viasOnlyAfter allAfter forceViasOnlyAfter forceAllAfter}]
              [-pinEncloseWire] [-pinNoAllowShorts] [-pinOnGridOnly]
              [-relaxTopLayerLimit] [-routeToCenterOfSpecialNet]
              [-saveInterval <integer>] [-straightenNets <list_of_nets>]
              [-taperMaxDistance <integer>]
              [-taperPinSelection {ruleBased inputOnly all}]
              [-topLayerLimit <layerNum>] [-viaOnGridBelowLayer <layerNum>]
              [-wdbName <fileName>] [-xtalkFixNetFile <fileName>]
              [-xtalkRule <ruleSpec>] [-xtalkRuleThreshold <real>]
              [-xtalkSegmentThreshold <real>]

**ERROR: (ENCTCM-4):	The value "MT" specified for the int type of argument "-topLayerLimit" is not valid. Review the command specification and remove the argument or specify a legal value.
**ERROR: **ERROR: (ENCSR-4007):	  

<CMD> wroute
Writing DEF file '.wroute_21885.def', current time is Mon Apr 11 15:35:54 2016 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '.wroute_21885.def' is written, current time is Mon Apr 11 15:35:54 2016 ...
*** Begin WROUTE on Mon Apr 11 15:35:54 2016 ***
WROUTE /pkg/Cadence/installs/EDI142/tools.lnx86/fe/bin/64bit/wroute version 3.1.61 db version 1.01 (64 bit)
WROUTE compiled on 06/30/2009 00:01 (icmopt07)
WROUTE ran on directory: /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE
WROUTE ran on machine: s2424.it.kth.se (Linux 2.6.18-407.el5 Xeon 1.20Ghz)

Begin option processing ...
(from .wroute_21885.conf) grouteGgridMode set to "uniform"
(from .wroute_21885.conf) inputDefName set to ".wroute_21885.def"
(from .wroute_21885.conf) inputLefName set to ".oa2lef21885/FEOADesignlib_tech.lef .oa2lef21885/TECH_H18A6.lef .oa2lef21885/CORELIB_HV.lef"
(from .wroute_21885.conf) outputDbName set to "FreqDiv64.wdb"
(from .wroute_21885.conf, hidden option) outputRefName set to ".wroute_21885.ref"
(from .wroute_21885.conf) routeFinal set to true
(from .wroute_21885.conf) routeGlobal set to true
(from .wroute_21885.conf) frouteAutoStop set to false
(from .wroute_21885.conf, hidden option) outputRefFullChangeInfo set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 12.00 megs.

Begin checkout products ...
Encounter_C 9.1
End checkout products.

Begin LEF/DEF in ...
Reading ".oa2lef21885/FEOADesignlib_tech.lef" ...
Reading ".oa2lef21885/TECH_H18A6.lef" ...
Reading ".oa2lef21885/CORELIB_HV.lef" ...
Reading ".wroute_21885.def" ...
   *WARNING* VIARULE RX_M1, improper LAYER pair, RX, M1
   *WARNING* VIARULE RX_M1, CA is not a proper CUT LAYER
   *WARNING* VIARULE RX_M1_min, improper LAYER pair, RX, M1
   *WARNING* VIARULE RX_M1_min, CA is not a proper CUT LAYER
   *WARNING* VIARULE DRX_M1, improper LAYER pair, RX, M1
   *WARNING* VIARULE DRX_M1, CA is not a proper CUT LAYER
   *WARNING* design has no clock net
   A total of 7 warnings.
Read in 21 layers, 6 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 479 macros, 15 used
Read in 50 components
  50 core components: 0 unplaced, 50 placed, 0 fixed
Read in 8 physical pins
  8 physical pins: 0 unplaced, 8 placed, 0 fixed
Read in 1 blockages
Read in 3 special nets, 2 routed
Read in 84 nets
Read in 317 terminals

Distribution of nets (excluding special nets):
       14 ( 1        term),     44 ( 2        term),     19 ( 3        term),
        2 ( 4        term),      1 ( 5        term),      2 ( 7        term),
        2 (10-19     term),      0 (>=2000    term).
End LEF/DEF in: cpu: 0:00:00, real: 0:00:00, peak: 31.00 megs.

Begin global routing ...
Begin building data ...
Using automatically generated gcell grid instead of specified gcell grid

Gcell summary:
Layer             Gcell        Blocked Gcell        0-Track Gcell
-----------------------------------------------------------------
 1st routing        255        117 ( 45.88%)          0 (  0.00%)
 2nd routing        255          0 (  0.00%)          0 (  0.00%)
 3rd routing        255          0 (  0.00%)          0 (  0.00%)
 4th routing        255          0 (  0.00%)          0 (  0.00%)
 5th routing        255          0 (  0.00%)          0 (  0.00%)
 6th routing        255          0 (  0.00%)         90 ( 35.29%)
-----------------------------------------------------------------
                   1530        117 (  7.65%)         90 (  5.88%)
End building data: cpu: 0:00:00, real: 0:00:00, peak: 34.00 megs.

Begin routing ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing          3          0           0       0 (  0.00%)
 2nd routing        114        175           0       0 (  0.00%)
 3rd routing        150        133           0       0 (  0.00%)
 4th routing          6          4           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                    273        312           0       0 (  0.00%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End routing: cpu: 0:00:00, real: 0:00:00, peak: 34.00 megs.

Begin pass 1 optimization ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing          3          0           0       0 (  0.00%)
 2nd routing        115        172           0       0 (  0.00%)
 3rd routing        156        135           0       0 (  0.00%)
 4th routing          0          0           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                    274        307           0       0 (  0.00%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End pass 1 optimization: cpu: 0:00:00, real: 0:00:00, peak: 34.00 megs.
End global routing: cpu: 0:00:00, real: 0:00:00, peak: 34.00 megs.

Begin final routing ...
Begin building data ...
End building data: cpu: 0:00:00, real: 0:00:00, peak: 34.00 megs.

Begin routing ...
Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
---------------------------------------------------------------------
 1st routing        178          4          0          0 (         0)
 2nd routing         39        833        222          0 (         0)
 3rd routing        869          0        128          0 (         0)
 4th routing          0         80         19          0 (         0)
 5th routing          0          0          0          0 (         0)
 6th routing          0          0          0          0 (         0)
---------------------------------------------------------------------
                   1086        918        369          0 (         0)
End routing: cpu: 0:00:00, real: 0:00:00, peak: 77.00 megs.

Begin antenna checking ...
Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
---------------------------------------------------------------------
 1st routing        178          4          0          0 (         0)
 2nd routing         39        833        222          0 (         0)
 3rd routing        869          0        128          0 (         0)
 4th routing          0         80         19          0 (         0)
 5th routing          0          0          0          0 (         0)
 6th routing          0          0          0          0 (         0)
---------------------------------------------------------------------
                   1086        918        369          0 (         0)
End antenna checking: cpu: 0:00:00, real: 0:00:00, peak: 77.00 megs.
End final routing: cpu: 0:00:00, real: 0:00:00, peak: 77.00 megs.

Begin DB out ...
Writing "FreqDiv64.wdb" ...
Written out 21 layers, 6 routing layers, 1 overlap layer
Written out 1 nondefault rule, 0 used
Written out 479 macros, 15 used
Written out 50 components
  50 core components: 0 unplaced, 50 placed, 0 fixed
Written out 8 physical pins
  8 physical pins: 0 unplaced, 8 placed, 0 fixed
Written out 1 blockages
Written out 3 special nets, 2 routed
Written out 84 nets, 70 routed
Written out 317 terminals
Written out 1530 gcells for 6 layers
Written out 260 real and virtual terminals
End DB out: cpu: 0:00:00, real: 0:00:00, peak: 77.00 megs.

Begin LEF/DEF/REF out ...
Writing ".wroute_21885.ref" ...
End LEF/DEF/REF out: cpu: 0:00:00, real: 0:00:00, peak: 77.00 megs.

Begin checkin products ...
Encounter_C
End checkin products.

Begin final report ...
Total wire length                    =       2005 (      1086x        918y)
Total number of vias                 =        369
Total number of violations           =          0 (0 antenna)
Total number of over capacity gcells =          0 (  0.00%)
Total CPU time used                  =    0:00:01
Total real time used                 =    0:00:00
Maximum memory used                  =   77.00 megs
End final report.

*** End WROUTE on Mon Apr 11 15:35:54 2016 ***
Reading REF file '.wroute_21885.ref' ...
version 1.000000
design FreqDiv64
status frouted
--- CASESENSITIVE ON
--- DIVIDERCHAR '/'
--- BUSBITCHARS '[]'
--- UnitsPerDBU = 1.0000
there are 17 columns
there are 15 rows
there are 8 vias
there are 1 nodefault rules
There are 0 violations
REF file '.wroute_21885.ref' is parsed.
<CMD> verify_drc -report FreqDiv64.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 923.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 1 Viols.

  Verification Complete : 1 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 103.1M) ***

<CMD> selectMarker 104.3000 50.5400 105.0000 50.8200 3 1 25
<CMD> deselectAll
<CMD> fit
<CMD> zoomBox 112.848 44.227 97.365 58.080
<CMD> zoomBox 108.412 49.568 100.738 52.395
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> fit
<CMD> zoomBox 99.926 54.704 113.663 45.740
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> selectPhyPin 104.6700 50.5400 105.7900 50.8200 3 {Fsel[3]}
<CMD> deselectAll
<CMD> selectWire 104.3000 40.6000 104.5800 50.6800 4 {Fsel[3]}
<CMD> windowSelect 104.384 50.116 103.638 50.116
<CMD> selectWire 104.3000 40.6000 104.5800 50.6800 4 {Fsel[3]}
<CMD> deleteSelectedFromFPlan
<CMD> selectMarker 104.3000 50.5400 105.0000 50.8200 3 1 25
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 104.4400 50.5400 105.0000 50.8200 3 {Fsel[3]}
<CMD> windowSelect 104.539 50.619 104.480 51.219
<CMD> selectWire 104.4400 50.5400 105.0000 50.8200 3 {Fsel[3]}
<CMD> deleteSelectedFromFPlan
<CMD> wroute
Writing DEF file '.wroute_21885.def', current time is Mon Apr 11 15:38:23 2016 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '.wroute_21885.def' is written, current time is Mon Apr 11 15:38:23 2016 ...
*** Begin WROUTE on Mon Apr 11 15:38:23 2016 ***
WROUTE /pkg/Cadence/installs/EDI142/tools.lnx86/fe/bin/64bit/wroute version 3.1.61 db version 1.01 (64 bit)
WROUTE compiled on 06/30/2009 00:01 (icmopt07)
WROUTE ran on directory: /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE
WROUTE ran on machine: s2424.it.kth.se (Linux 2.6.18-407.el5 Xeon 1.20Ghz)

Begin option processing ...
(from .wroute_21885.conf) grouteGgridMode set to "uniform"
(from .wroute_21885.conf) inputDefName set to ".wroute_21885.def"
(from .wroute_21885.conf) inputLefName set to ".oa2lef21885/FEOADesignlib_tech.lef .oa2lef21885/TECH_H18A6.lef .oa2lef21885/CORELIB_HV.lef"
(from .wroute_21885.conf) outputDbName set to "FreqDiv64.wdb"
(from .wroute_21885.conf, hidden option) outputRefName set to ".wroute_21885.ref"
(from .wroute_21885.conf) routeFinal set to true
(from .wroute_21885.conf) routeGlobal set to true
(from .wroute_21885.conf) frouteAutoStop set to false
(from .wroute_21885.conf, hidden option) outputRefFullChangeInfo set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 12.00 megs.

Begin checkout products ...
Encounter_C 9.1
End checkout products.

Begin LEF/DEF in ...
Reading ".oa2lef21885/FEOADesignlib_tech.lef" ...
Reading ".oa2lef21885/TECH_H18A6.lef" ...
Reading ".oa2lef21885/CORELIB_HV.lef" ...
Reading ".wroute_21885.def" ...
   *WARNING* VIARULE RX_M1, improper LAYER pair, RX, M1
   *WARNING* VIARULE RX_M1, CA is not a proper CUT LAYER
   *WARNING* VIARULE RX_M1_min, improper LAYER pair, RX, M1
   *WARNING* VIARULE RX_M1_min, CA is not a proper CUT LAYER
   *WARNING* VIARULE DRX_M1, improper LAYER pair, RX, M1
   *WARNING* VIARULE DRX_M1, CA is not a proper CUT LAYER
   *WARNING* design has no clock net
   A total of 7 warnings.
Read in 21 layers, 6 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 479 macros, 15 used
Read in 50 components
  50 core components: 0 unplaced, 50 placed, 0 fixed
Read in 8 physical pins
  8 physical pins: 0 unplaced, 8 placed, 0 fixed
Read in 1 blockages
Read in 3 special nets, 2 routed
Read in 84 nets, 70 routed
Read in 317 terminals

Distribution of nets (excluding special nets):
       14 ( 1        term),     44 ( 2        term),     19 ( 3        term),
        2 ( 4        term),      1 ( 5        term),      2 ( 7        term),
        2 (10-19     term),      0 (>=2000    term).
End LEF/DEF in: cpu: 0:00:00, real: 0:00:01, peak: 31.00 megs.

Begin global routing ...
Begin building data ...
*WARNING* Partial routing patterns extracted from net Fsel[3]!
Routing patterns of 69 net(s) have been extracted successfully
Partial routing patterns of 1 net(s) have been extracted successfully
Using automatically generated gcell grid instead of specified gcell grid

Gcell summary:
Layer             Gcell        Blocked Gcell        0-Track Gcell
-----------------------------------------------------------------
 1st routing        255        117 ( 45.88%)          0 (  0.00%)
 2nd routing        255          0 (  0.00%)          0 (  0.00%)
 3rd routing        255          0 (  0.00%)          0 (  0.00%)
 4th routing        255          0 (  0.00%)          0 (  0.00%)
 5th routing        255          0 (  0.00%)          0 (  0.00%)
 6th routing        255          0 (  0.00%)         90 ( 35.29%)
-----------------------------------------------------------------
                   1530        117 (  7.65%)         90 (  5.88%)
End building data: cpu: 0:00:00, real: 0:00:00, peak: 34.00 megs.

Begin routing ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing          0          0           1       1 (  0.39%)
 2nd routing          0          1           0       0 (  0.00%)
 3rd routing          6          1           0       0 (  0.00%)
 4th routing          1          2           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                      7          4           1       1 (  0.07%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        1 ( 0.39%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    1 ( 0.07%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End routing: cpu: 0:00:00, real: 0:00:00, peak: 34.00 megs.

Begin pass 1 optimization ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing          0          0           1       1 (  0.39%)
 2nd routing          0          1           0       0 (  0.00%)
 3rd routing          6          1           0       0 (  0.00%)
 4th routing          1          2           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                      7          4           1       1 (  0.07%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        1 ( 0.39%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    1 ( 0.07%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End pass 1 optimization: cpu: 0:00:00, real: 0:00:00, peak: 34.00 megs.
End global routing: cpu: 0:00:00, real: 0:00:00, peak: 34.00 megs.

Begin final routing ...
Begin building data ...
End building data: cpu: 0:00:00, real: 0:00:00, peak: 34.00 megs.

Begin routing ...
Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
---------------------------------------------------------------------
 1st routing        178          4          0          0 (         0)
 2nd routing         38        833        221          0 (         0)
 3rd routing        869          0        127          0 (         0)
 4th routing          0         80         19          0 (         0)
 5th routing          0          0          0          0 (         0)
 6th routing          0          0          0          0 (         0)
---------------------------------------------------------------------
                   1086        918        367          0 (         0)
End routing: cpu: 0:00:00, real: 0:00:00, peak: 76.00 megs.

Begin antenna checking ...
Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
---------------------------------------------------------------------
 1st routing        178          4          0          0 (         0)
 2nd routing         38        833        221          0 (         0)
 3rd routing        869          0        127          0 (         0)
 4th routing          0         80         19          0 (         0)
 5th routing          0          0          0          0 (         0)
 6th routing          0          0          0          0 (         0)
---------------------------------------------------------------------
                   1086        918        367          0 (         0)
End antenna checking: cpu: 0:00:00, real: 0:00:00, peak: 76.00 megs.
End final routing: cpu: 0:00:00, real: 0:00:00, peak: 76.00 megs.

Begin DB out ...
Writing "FreqDiv64.wdb" ...
Written out 21 layers, 6 routing layers, 1 overlap layer
Written out 1 nondefault rule, 0 used
Written out 479 macros, 15 used
Written out 50 components
  50 core components: 0 unplaced, 50 placed, 0 fixed
Written out 8 physical pins
  8 physical pins: 0 unplaced, 8 placed, 0 fixed
Written out 1 blockages
Written out 3 special nets, 2 routed
Written out 84 nets, 70 routed
Written out 317 terminals
Written out 1530 gcells for 6 layers
Written out 260 real and virtual terminals
End DB out: cpu: 0:00:00, real: 0:00:00, peak: 76.00 megs.

Begin LEF/DEF/REF out ...
Writing ".wroute_21885.ref" ...
End LEF/DEF/REF out: cpu: 0:00:00, real: 0:00:00, peak: 76.00 megs.

Begin checkin products ...
Encounter_C
End checkin products.

Begin final report ...
Total wire length                    =       2004 (      1086x        918y)
Total number of vias                 =        367
Total number of violations           =          0 (0 antenna)
Total number of over capacity gcells =          1 (  0.07%)
Total CPU time used                  =    0:00:00
Total real time used                 =    0:00:01
Maximum memory used                  =   76.00 megs
End final report.

*** End WROUTE on Mon Apr 11 15:38:24 2016 ***
Reading REF file '.wroute_21885.ref' ...
version 1.000000
design FreqDiv64
status frouted
--- CASESENSITIVE ON
--- DIVIDERCHAR '/'
--- BUSBITCHARS '[]'
--- UnitsPerDBU = 1.0000
there are 17 columns
there are 15 rows
there are 8 vias
there are 1 nodefault rules
There are 0 violations
REF file '.wroute_21885.ref' is parsed.
<CMD> verify_drc -report FreqDiv64.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 1027.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 1 Viols.

  Verification Complete : 1 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> verify_drc -check_only all -report FreqDiv64.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 1027.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 1 Viols.

  Verification Complete : 1 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> zoomBox 107.356 47.954 103.093 53.177
<CMD> selectMarker 104.3000 50.5400 105.0000 50.8200 3 1 25
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 103.8 50.04 105.5 51.32
<CMD> zoomBox 103.8 50.04 105.5 51.32
<CMD> deselectAll
<CMD> selectMarker 104.3000 50.5400 105.0000 50.8200 3 1 25
<CMD> uiSetTool stretchWire
<CMD> deselectAll
<CMD> selectMarker 104.3000 50.5400 105.0000 50.8200 3 1 25
<CMD> deselectAll
<CMD> selectMarker 104.3000 50.5400 105.0000 50.8200 3 1 25
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 104.4400 50.5400 105.0000 50.8200 3 {Fsel[3]}
<CMD> uiSetTool stretchWire
<CMD> deselectAll
<CMD> selectPhyPin 104.6700 50.5400 105.7900 50.8200 3 {Fsel[3]}
<CMD> uiSetTool stretchWire
<CMD> deselectAll
<CMD> selectWire 104.4400 50.5400 105.0000 50.8200 3 {Fsel[3]}
<CMD> setEdit -force_regular 1
<CMD> deselectAll
<CMD> selectWire 104.4400 50.5400 105.0000 50.8200 3 {Fsel[3]}
<CMD> deselectAll
<CMD> selectWire 104.4400 50.5400 105.0000 50.8200 3 {Fsel[3]}
<CMD> deselectAll
<CMD> selectWire 104.4400 50.5400 105.0000 50.8200 3 {Fsel[3]}
<CMD> deselectAll
<CMD> selectWire 104.4400 50.5400 105.0000 50.8200 3 {Fsel[3]}
<CMD> deselectAll
<CMD> selectWire 104.4400 50.5400 105.0000 50.8200 3 {Fsel[3]}
<CMD> uiSetTool stretchWire
<CMD> deselectAll
<CMD> selectWire 104.4400 50.5400 105.0000 50.8200 3 {Fsel[3]}
<CMD> uiSetTool stretchWire
<CMD> deselectAll
<CMD> selectWire 104.4400 50.5400 105.0000 50.8200 3 {Fsel[3]}
<CMD> uiSetTool stretchWire
<CMD> deselectAll
<CMD> selectWire 104.4400 50.5400 105.0000 50.8200 3 {Fsel[3]}
<CMD> deselectAll
<CMD> selectWire 104.4400 50.5400 105.0000 50.8200 3 {Fsel[3]}
<CMD> deselectAll
<CMD> selectWire 104.4400 50.5400 105.0000 50.8200 3 {Fsel[3]}
<CMD> uiSetTool moveWire
<CMD> editMove y 0.47
<CMD> undo
<CMD> uiSetTool moveWire
<CMD> deselectAll
<CMD> selectWire 104.3000 40.6000 104.5800 50.6800 4 {Fsel[3]}
<CMD> uiSetTool moveWire
<CMD> editMove x -0.45
<CMD> deselectAll
<CMD> verify_drc -check_only all -report FreqDiv64.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 1027.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 3.1M) ***

<CMD> selectWire 103.7400 40.6000 104.0200 50.6800 4 {Fsel[3]}
<CMD> zoomBox 102.261 52.054 106.853 47.807
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectWire 103.7400 40.6000 104.0200 50.6800 4 {Fsel[3]}
<CMD> deselectAll
<CMD> selectWire 103.7400 40.6000 104.0200 50.6800 4 {Fsel[3]}
<CMD> windowSelect 106.634 50.302 106.905 50.229
<CMD> zoomBox 103.38 40.24 104.38 41.24
<CMD> zoomBox 103.38 50.04 104.38 51.04
<CMD> zoomBox 103.38 40.24 104.38 41.24
<CMD> zoomBox 103.38 50.04 104.38 51.04
<CMD> fit
<CMD> zoomBox 91.428 60.874 126.469 25.135
<CMD> selectWire 103.7400 40.6000 104.0200 50.6800 4 {Fsel[3]}
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 103.8800 50.5400 105.0000 50.8200 3 {Fsel[3]}
<CMD> deselectAll
<CMD> wroute
Writing DEF file '.wroute_21885.def', current time is Mon Apr 11 15:43:22 2016 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '.wroute_21885.def' is written, current time is Mon Apr 11 15:43:22 2016 ...
*** Begin WROUTE on Mon Apr 11 15:43:22 2016 ***
WROUTE /pkg/Cadence/installs/EDI142/tools.lnx86/fe/bin/64bit/wroute version 3.1.61 db version 1.01 (64 bit)
WROUTE compiled on 06/30/2009 00:01 (icmopt07)
WROUTE ran on directory: /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE
WROUTE ran on machine: s2424.it.kth.se (Linux 2.6.18-407.el5 Xeon 1.20Ghz)

Begin option processing ...
(from .wroute_21885.conf) grouteGgridMode set to "uniform"
(from .wroute_21885.conf) inputDefName set to ".wroute_21885.def"
(from .wroute_21885.conf) inputLefName set to ".oa2lef21885/FEOADesignlib_tech.lef .oa2lef21885/TECH_H18A6.lef .oa2lef21885/CORELIB_HV.lef"
(from .wroute_21885.conf) outputDbName set to "FreqDiv64.wdb"
(from .wroute_21885.conf, hidden option) outputRefName set to ".wroute_21885.ref"
(from .wroute_21885.conf) routeFinal set to true
(from .wroute_21885.conf) routeGlobal set to true
(from .wroute_21885.conf) frouteAutoStop set to false
(from .wroute_21885.conf, hidden option) outputRefFullChangeInfo set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 12.00 megs.

Begin checkout products ...
Encounter_C 9.1
End checkout products.

Begin LEF/DEF in ...
Reading ".oa2lef21885/FEOADesignlib_tech.lef" ...
Reading ".oa2lef21885/TECH_H18A6.lef" ...
Reading ".oa2lef21885/CORELIB_HV.lef" ...
Reading ".wroute_21885.def" ...
   *WARNING* VIARULE RX_M1, improper LAYER pair, RX, M1
   *WARNING* VIARULE RX_M1, CA is not a proper CUT LAYER
   *WARNING* VIARULE RX_M1_min, improper LAYER pair, RX, M1
   *WARNING* VIARULE RX_M1_min, CA is not a proper CUT LAYER
   *WARNING* VIARULE DRX_M1, improper LAYER pair, RX, M1
   *WARNING* VIARULE DRX_M1, CA is not a proper CUT LAYER
   *WARNING* design has no clock net
   A total of 7 warnings.
Read in 21 layers, 6 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 479 macros, 15 used
Read in 50 components
  50 core components: 0 unplaced, 50 placed, 0 fixed
Read in 8 physical pins
  8 physical pins: 0 unplaced, 8 placed, 0 fixed
Read in 1 blockages
Read in 3 special nets, 2 routed
Read in 84 nets, 70 routed
Read in 317 terminals

Distribution of nets (excluding special nets):
       14 ( 1        term),     44 ( 2        term),     19 ( 3        term),
        2 ( 4        term),      1 ( 5        term),      2 ( 7        term),
        2 (10-19     term),      0 (>=2000    term).
End LEF/DEF in: cpu: 0:00:00, real: 0:00:00, peak: 31.00 megs.

Begin global routing ...
Begin building data ...
*WARNING* Partial routing patterns extracted from net Fsel[3]!
Routing patterns of 69 net(s) have been extracted successfully
Partial routing patterns of 1 net(s) have been extracted successfully
Using automatically generated gcell grid instead of specified gcell grid

Gcell summary:
Layer             Gcell        Blocked Gcell        0-Track Gcell
-----------------------------------------------------------------
 1st routing        255        117 ( 45.88%)          0 (  0.00%)
 2nd routing        255          0 (  0.00%)          0 (  0.00%)
 3rd routing        255          0 (  0.00%)          0 (  0.00%)
 4th routing        255          0 (  0.00%)          0 (  0.00%)
 5th routing        255          0 (  0.00%)          0 (  0.00%)
 6th routing        255          0 (  0.00%)         90 ( 35.29%)
-----------------------------------------------------------------
                   1530        117 (  7.65%)         90 (  5.88%)
End building data: cpu: 0:00:00, real: 0:00:00, peak: 34.00 megs.

Begin routing ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing          0          0           1       1 (  0.39%)
 2nd routing          0          1           0       0 (  0.00%)
 3rd routing          7          1           0       0 (  0.00%)
 4th routing          0          0           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                      7          2           1       1 (  0.07%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        1 ( 0.39%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    1 ( 0.07%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End routing: cpu: 0:00:00, real: 0:00:00, peak: 34.00 megs.

Begin pass 1 optimization ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing          0          0           1       1 (  0.39%)
 2nd routing          0          1           0       0 (  0.00%)
 3rd routing          7          1           0       0 (  0.00%)
 4th routing          0          0           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                      7          2           1       1 (  0.07%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        1 ( 0.39%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    1 ( 0.07%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End pass 1 optimization: cpu: 0:00:00, real: 0:00:00, peak: 34.00 megs.
End global routing: cpu: 0:00:00, real: 0:00:00, peak: 34.00 megs.

Begin final routing ...
Begin building data ...
End building data: cpu: 0:00:00, real: 0:00:00, peak: 34.00 megs.

Begin routing ...
Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
---------------------------------------------------------------------
 1st routing        178          4          0          0 (         0)
 2nd routing         38        833        221          0 (         0)
 3rd routing        869          0        127          0 (         0)
 4th routing          0         80         19          0 (         0)
 5th routing          0          0          0          0 (         0)
 6th routing          0          0          0          0 (         0)
---------------------------------------------------------------------
                   1086        918        367          0 (         0)
End routing: cpu: 0:00:00, real: 0:00:00, peak: 76.00 megs.

Begin antenna checking ...
Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
---------------------------------------------------------------------
 1st routing        178          4          0          0 (         0)
 2nd routing         38        833        221          0 (         0)
 3rd routing        869          0        127          0 (         0)
 4th routing          0         80         19          0 (         0)
 5th routing          0          0          0          0 (         0)
 6th routing          0          0          0          0 (         0)
---------------------------------------------------------------------
                   1086        918        367          0 (         0)
End antenna checking: cpu: 0:00:00, real: 0:00:00, peak: 76.00 megs.
End final routing: cpu: 0:00:00, real: 0:00:00, peak: 76.00 megs.

Begin DB out ...
Writing "FreqDiv64.wdb" ...
Written out 21 layers, 6 routing layers, 1 overlap layer
Written out 1 nondefault rule, 0 used
Written out 479 macros, 15 used
Written out 50 components
  50 core components: 0 unplaced, 50 placed, 0 fixed
Written out 8 physical pins
  8 physical pins: 0 unplaced, 8 placed, 0 fixed
Written out 1 blockages
Written out 3 special nets, 2 routed
Written out 84 nets, 70 routed
Written out 317 terminals
Written out 1530 gcells for 6 layers
Written out 260 real and virtual terminals
End DB out: cpu: 0:00:00, real: 0:00:00, peak: 76.00 megs.

Begin LEF/DEF/REF out ...
Writing ".wroute_21885.ref" ...
End LEF/DEF/REF out: cpu: 0:00:00, real: 0:00:00, peak: 76.00 megs.

Begin checkin products ...
Encounter_C
End checkin products.

Begin final report ...
Total wire length                    =       2004 (      1086x        918y)
Total number of vias                 =        367
Total number of violations           =          0 (0 antenna)
Total number of over capacity gcells =          1 (  0.07%)
Total CPU time used                  =    0:00:00
Total real time used                 =    0:00:00
Maximum memory used                  =   76.00 megs
End final report.

*** End WROUTE on Mon Apr 11 15:43:22 2016 ***
Reading REF file '.wroute_21885.ref' ...
version 1.000000
design FreqDiv64
status frouted
--- CASESENSITIVE ON
--- DIVIDERCHAR '/'
--- BUSBITCHARS '[]'
--- UnitsPerDBU = 1.0000
there are 17 columns
there are 15 rows
there are 8 vias
there are 1 nodefault rules
There are 0 violations
REF file '.wroute_21885.ref' is parsed.
<CMD> zoomBox 101.383 52.190 112.344 47.289
<CMD> uiSetTool addPoly
<CMD> editAddPoly 106.302 50.992
<CMD> editAddPoly 106.832 50.98
<CMD> editAddPoly 106.832 51.31
<CMD> editAddPoly 106.221 51.236
<CMD_INTERNAL> editCancelRoute
<CMD> uiSetTool select
<CMD> uiSetTool addPoly
<CMD> editAddPoly 107.051 50.718
<CMD> editAddPoly 107.157 50.3
<CMD> editAddPoly 107.624 50.194
<CMD> editAddPoly 107.643 50.587
<CMD> editAddPoly 107.051 50.456
<CMD> editCommitPoly 107.051 50.456
**WARN: (ENCSPR-59):	Polygon not created because it would be self-intersecting. The last point coordinate should be the vertice or corner of a wire polygon. Define the last point by double click mouse in GUI or command editCommitPoly in script.
<CMD> editAddPoly 101.539 52.62
<CMD> editAddPoly 101.57 52.614
<CMD> uiSetTool select
<CMD> panPage 0 1
<CMD> panPage -1 0
<CMD> panPage 0 -1
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> clearDrc
<CMD> uiSetTool addPoly
<CMD> setEdit -layer_polygon M3
<CMD> editAddPoly 107.345 49.892
<CMD> editAddPoly 107.573 49.068
<CMD> editAddPoly 108.66 48.996
<CMD> editAddPoly 108.696 49.821
<CMD> editCommitPoly 108.696 49.821
<CMD> undo
<CMD> zoomBox 104.154 50.896 106.521 50.179
<CMD> editAddPoly 104.951 50.82
<CMD> editAddPoly 105.623 50.772
<CMD> editAddPoly 105.608 50.543
<CMD> editAddPoly 104.903 50.538
<CMD> editAddPoly 104.907 50.633
<CMD> editCommitPoly 104.907 50.633
<CMD> undo
<CMD> editAddPoly 104.907 50.82
<CMD> editAddPoly 105.677 50.818
<CMD> editAddPoly 105.655 50.539
<CMD> editAddPoly 104.913 50.539
<CMD> editCommitPoly 104.913 50.539
<CMD> verify_drc -check_only all -report FreqDiv64.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 1030.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 3 Viols.

  Verification Complete : 3 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> zoomBox 104.41 50.04 105.5 51.32
<CMD> zoomBox 104.41 50.04 106.18 51.32
<CMD> zoomBox 103.8 50.04 105.5 51.32
<CMD> zoomBox 104.41 50.04 105.5 51.32
<CMD> zoomBox 103.8 50.04 105.5 51.32
<CMD> zoomBox 104.41 50.04 106.18 51.32
<CMD> editAddPoly 105.41 50.648
<CMD> deleteSelectedFromFPlan
<CMD> uiSetTool select
<CMD> selectMarker 104.9100 50.5400 105.0000 50.8200 3 1 6
<CMD> deleteSelectedFromFPlan
<CMD> selectMarker 104.3000 50.5400 105.0000 50.8200 3 1 25
<CMD> deleteSelectedFromFPlan
<CMD> selectMarker 104.9100 50.5400 105.6800 50.8200 3 1 25
<CMD> deselectAll
<CMD> selectMarker 104.9100 50.5400 105.6800 50.8200 3 1 25
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 104.9100 50.5400 105.6800 50.8200 3 NULL
<CMD> deleteSelectedFromFPlan
<CMD> selectPhyPin 104.6700 50.5400 105.7900 50.8200 3 {Fsel[3]}
<CMD> deselectAll
<CMD> selectWire 104.4400 50.5400 105.0000 50.8200 3 {Fsel[3]}
<CMD> deleteSelectedFromFPlan
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 909.70 (MB), peak = 1017.06 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
Begin checking placement ... (start mem=1030.1M, init mem=1030.1M)
*info: Placed = 50            
*info: Unplaced = 0           
Placement Density:81.96%(1770/2159)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1030.1M)
#**INFO: honoring user setting for routeWithTimingDriven set to false
#**INFO: honoring user setting for routeWithSiDriven set to false

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1030.1M) ***

globalDetailRoute

#setNanoRouteMode -droutePostRouteWidenWireRule "VSRDefaultSetup"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Apr 11 15:46:54 2016
#
#NanoRoute Version v14.27-s012 NR150928-2308/14_27-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 85 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.440
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M4           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# MT           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# AM           V   Track-Pitch = 9.800    Line-2-Via Pitch = 5.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 910.98 (MB), peak = 1017.06 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Fsel[3] at (105.230 50.680) on M3 for NET Fsel[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#70 routed nets are extracted.
#    1 (1.14%) extracted nets are partially routed.
#18 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 88.
#Number of eco nets is 1
#
#Start data preparation...
#
#Data preparation is done on Mon Apr 11 15:46:54 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Apr 11 15:46:54 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         117          58         156    36.54%
#  Metal 2        V         129          60         156     0.00%
#  Metal 3        H         175           0         156     0.00%
#  Metal 4        V         189           0         156     0.00%
#  Metal 5        H         175           0         156     0.00%
#  --------------------------------------------------------------
#  Total                    785      12.92%  780     7.31%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.28 (MB), peak = 1017.06 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.82 (MB), peak = 1017.06 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.82 (MB), peak = 1017.06 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 18 (skipped).
#Total number of routable nets = 70.
#Total number of nets in the design = 88.
#
#1 routable net has only global wires.
#69 routable nets have only detail routed wires.
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              70  
#-----------------------------
#        Total              70  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 2004 um.
#Total half perimeter of net bounding box = 1881 um.
#Total wire length on LAYER M1 = 183 um.
#Total wire length on LAYER M2 = 872 um.
#Total wire length on LAYER M3 = 870 um.
#Total wire length on LAYER M4 = 80 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 367
#Up-Via Summary (total 367):
#           
#-----------------------
#  Metal 1          221
#  Metal 2          127
#  Metal 3           19
#-----------------------
#                   367 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.88 (MB), peak = 1017.06 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Mon Apr 11 15:46:54 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.89 (MB), peak = 1017.06 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 2004 um.
#Total half perimeter of net bounding box = 1881 um.
#Total wire length on LAYER M1 = 183 um.
#Total wire length on LAYER M2 = 872 um.
#Total wire length on LAYER M3 = 870 um.
#Total wire length on LAYER M4 = 80 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 367
#Up-Via Summary (total 367):
#           
#-----------------------
#  Metal 1          221
#  Metal 2          127
#  Metal 3           19
#-----------------------
#                   367 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.58 (MB), peak = 1017.06 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -102.57 (MB)
#Total memory = 807.58 (MB)
#Peak memory = 1017.06 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#50 out of 50 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 829.58 (MB), peak = 1017.06 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 829.66 (MB), peak = 1017.06 (MB)
#Complete Detail Routing.
#Total wire length = 2005 um.
#Total half perimeter of net bounding box = 1881 um.
#Total wire length on LAYER M1 = 183 um.
#Total wire length on LAYER M2 = 882 um.
#Total wire length on LAYER M3 = 870 um.
#Total wire length on LAYER M4 = 70 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 367
#Up-Via Summary (total 367):
#           
#-----------------------
#  Metal 1          221
#  Metal 2          129
#  Metal 3           17
#-----------------------
#                   367 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 22.07 (MB)
#Total memory = 829.66 (MB)
#Peak memory = 1017.06 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 812.50 (MB), peak = 1017.06 (MB)
#
#Total wire length = 2005 um.
#Total half perimeter of net bounding box = 1881 um.
#Total wire length on LAYER M1 = 183 um.
#Total wire length on LAYER M2 = 882 um.
#Total wire length on LAYER M3 = 870 um.
#Total wire length on LAYER M4 = 70 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 367
#Up-Via Summary (total 367):
#           
#-----------------------
#  Metal 1          221
#  Metal 2          129
#  Metal 3           17
#-----------------------
#                   367 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Apr 11 15:46:55 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 812.52 (MB), peak = 1017.06 (MB)
#
#Spread distance (# of tracks): min = 0.500000; max = 2.000000
#
#Start Post Route Wire Spread.
#Done with 31 horizontal wires in 1 hboxes and 10 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 2045 um.
#Total half perimeter of net bounding box = 1881 um.
#Total wire length on LAYER M1 = 188 um.
#Total wire length on LAYER M2 = 890 um.
#Total wire length on LAYER M3 = 897 um.
#Total wire length on LAYER M4 = 70 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 367
#Up-Via Summary (total 367):
#           
#-----------------------
#  Metal 1          221
#  Metal 2          129
#  Metal 3           17
#-----------------------
#                   367 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 812.51 (MB), peak = 1017.06 (MB)
#
#Post Route wire spread is done.
#Total wire length = 2045 um.
#Total half perimeter of net bounding box = 1881 um.
#Total wire length on LAYER M1 = 188 um.
#Total wire length on LAYER M2 = 890 um.
#Total wire length on LAYER M3 = 897 um.
#Total wire length on LAYER M4 = 70 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 367
#Up-Via Summary (total 367):
#           
#-----------------------
#  Metal 1          221
#  Metal 2          129
#  Metal 3           17
#-----------------------
#                   367 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 823.28 (MB), peak = 1017.06 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 823.28 (MB), peak = 1017.06 (MB)
#CELL_VIEW FreqDiv64,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 15.70 (MB)
#Total memory = 823.28 (MB)
#Peak memory = 1017.06 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -86.41 (MB)
#Total memory = 823.35 (MB)
#Peak memory = 1017.06 (MB)
#Number of warnings = 1
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr 11 15:46:55 2016
#
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 823.35 (MB), peak = 1017.06 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> fit
<CMD> verify_drc -check_only all -report FreqDiv64.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 945.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 95.4M) ***

<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Apr 11 15:47:24 2016

Design Name: FreqDiv64
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (105.7900, 98.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net vdd!: dangling Wire.
Net gnd!: dangling Wire.

Begin Summary 
    24 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    24 total info(s) created.
End Summary

End Time: Mon Apr 11 15:47:24 2016
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 24 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> clearDrc
<CMD> verify_drc -check_only all -report FreqDiv64.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 1040.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> addFiller -cell FILLCAPX32_HV FILLCAPX16_HV FILLCAPX8_HV FILLCAPX4_HV -prefix FILLERCAP
**WARN: (ENCSP-5215):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man ENCSP-5215' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 6 filler insts (cell FILLCAPX32_HV / prefix FILLERCAP).
*INFO:   Added 1 filler inst  (cell FILLCAPX16_HV / prefix FILLERCAP).
*INFO:   Added 8 filler insts (cell FILLCAPX8_HV / prefix FILLERCAP).
*INFO:   Added 18 filler insts (cell FILLCAPX4_HV / prefix FILLERCAP).
*INFO: Total 33 filler insts added - prefix FILLERCAP (CPU: 0:00:00.1).
For 33 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> addFiller -cell FILLCAPX32_HV FILLCAPX16_HV FILLCAPX8_HV FILLCAPX4_HV -prefix FILLERCAP
**WARN: (ENCSP-5215):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man ENCSP-5215' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> addFiller -cell FILLCELLX32_HV FILLCELLX16_HV FILLCELLX8_HV FILLCELLX4_HV FILLCELLX2_HV FILLCELLX1_HV -prefix FILLER
**WARN: (ENCSP-5215):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man ENCSP-5215' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 1 filler inst  (cell FILLCELLX32_HV / prefix FILLER).
*INFO:   Added 4 filler insts (cell FILLCELLX16_HV / prefix FILLER).
*INFO:   Added 8 filler insts (cell FILLCELLX8_HV / prefix FILLER).
*INFO:   Added 10 filler insts (cell FILLCELLX4_HV / prefix FILLER).
*INFO:   Added 10 filler insts (cell FILLCELLX2_HV / prefix FILLER).
*INFO:   Added 30 filler insts (cell FILLCELLX1_HV / prefix FILLER).
*INFO: Total 63 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 63 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign FreqDiv64_loaded_power_pin_routed.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
Redoing specifyClockTree ...
Checking spec file integrity...
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: FreqDiv64, View: FreqDiv64_loaded_power_pin_routed
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 24 strips and 40 vias are crated in OA database.
Created 146 insts; 292 instTerms; 88 nets; 185 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving clock tree spec file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded_power_pin_routed/FreqDiv64.ctstch' ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded_power_pin_routed/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDelayCalMode -engine aae -SIAware false
<CMD> timeDesign -postRoute -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Extraction called for design 'FreqDiv64' of instances=146 and nets=88 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design FreqDiv64.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_typ
extractDetailRC Option : -outfile ./FreqDiv64_21885_TTxBYx.rcdb.d  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 938.5M)
Extracted 10.219% (CPU Time= 0:00:00.0  MEM= 974.6M)
Extracted 20.2555% (CPU Time= 0:00:00.0  MEM= 974.6M)
Extracted 30.292% (CPU Time= 0:00:00.0  MEM= 974.6M)
Extracted 40.3285% (CPU Time= 0:00:00.0  MEM= 1007.6M)
Extracted 50.365% (CPU Time= 0:00:00.0  MEM= 1007.6M)
Extracted 60.219% (CPU Time= 0:00:00.0  MEM= 1007.6M)
Extracted 70.2555% (CPU Time= 0:00:00.0  MEM= 1007.6M)
Extracted 80.292% (CPU Time= 0:00:00.0  MEM= 1007.6M)
Extracted 90.3285% (CPU Time= 0:00:00.0  MEM= 1007.6M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1007.6M)
Number of Extracted Resistors     : 915
Number of Extracted Ground Cap.   : 985
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 963.570M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1008.12 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.310  | 21.226  | 10.342  |  6.310  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_max            |  6.310  | 21.226  | 10.342  |  6.310  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_max            |  6.310  | 21.226  | 10.342  |  6.310  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 159.608%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.29 sec
Total Real time: 0.0 sec
Total Memory Usage: 969.960938 Mbytes
<CMD> timeDesign -postRoute -expandedViews -hold
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'FreqDiv64' of instances=146 and nets=88 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design FreqDiv64.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_typ
extractDetailRC Option : -outfile ./FreqDiv64_21885_TTxBYx.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 963.9M)
Extracted 10.219% (CPU Time= 0:00:00.0  MEM= 1010.0M)
Extracted 20.2555% (CPU Time= 0:00:00.0  MEM= 1010.0M)
Extracted 30.292% (CPU Time= 0:00:00.0  MEM= 1010.0M)
Extracted 40.3285% (CPU Time= 0:00:00.0  MEM= 1045.0M)
Extracted 50.365% (CPU Time= 0:00:00.0  MEM= 1045.0M)
Extracted 60.219% (CPU Time= 0:00:00.0  MEM= 1045.0M)
Extracted 70.2555% (CPU Time= 0:00:00.0  MEM= 1045.0M)
Extracted 80.292% (CPU Time= 0:00:00.0  MEM= 1045.0M)
Extracted 90.3285% (CPU Time= 0:00:00.0  MEM= 1045.0M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1045.0M)
Number of Extracted Resistors     : 915
Number of Extracted Ground Cap.   : 985
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 999.984M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1006.38 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.083  |  0.083  |  0.291  |  2.355  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_min            |  0.083  |  0.083  |  0.291  |  2.355  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_min            |  0.083  |  0.083  |  0.291  |  2.355  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

Density: 159.608%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.35 sec
Total Real time: 0.0 sec
Total Memory Usage: 936.335938 Mbytes
<CMD> timeDesign -postRoute -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'FreqDiv64' of instances=146 and nets=88 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design FreqDiv64.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_typ
extractDetailRC Option : -outfile ./FreqDiv64_21885_TTxBYx.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 930.3M)
Extracted 10.219% (CPU Time= 0:00:00.0  MEM= 976.3M)
Extracted 20.2555% (CPU Time= 0:00:00.0  MEM= 976.3M)
Extracted 30.292% (CPU Time= 0:00:00.0  MEM= 976.3M)
Extracted 40.3285% (CPU Time= 0:00:00.0  MEM= 1008.3M)
Extracted 50.365% (CPU Time= 0:00:00.0  MEM= 1008.3M)
Extracted 60.219% (CPU Time= 0:00:00.0  MEM= 1008.3M)
Extracted 70.2555% (CPU Time= 0:00:00.0  MEM= 1008.3M)
Extracted 80.292% (CPU Time= 0:00:00.1  MEM= 1008.3M)
Extracted 90.3285% (CPU Time= 0:00:00.1  MEM= 1008.3M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1008.3M)
Number of Extracted Resistors     : 915
Number of Extracted Ground Cap.   : 985
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 966.359M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1007.91 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.310  | 21.226  | 10.342  |  6.310  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_max            |  6.310  | 21.226  | 10.342  |  6.310  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_max            |  6.310  | 21.226  | 10.342  |  6.310  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 159.608%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.33 sec
Total Real time: 1.0 sec
Total Memory Usage: 969.75 Mbytes
<CMD> timeDesign -signoff -expandedViews
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'FreqDiv64' of instances=146 and nets=88 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/qrc.def.gz', current time is Mon Apr 11 16:29:51 2016 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/qrc.def.gz' is written, current time is Mon Apr 11 16:29:51 2016 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_21885_20160411_16:29:50.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB" \
	 -file_name "FreqDiv64" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2016-Apr-11 16:29:51 (2016-Apr-11 14:29:51 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/qrc.cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/qrc.cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_21885_20160411_16:29:50.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "FreqDiv64"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Apr 11 16:29:51 2016.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/qrc.def.gz

INFO (EXTGRMP-195) : Line 68: reading VIAS section. Expecting 8.

INFO (EXTGRMP-195) : Line 120: reading COMPONENTS section. Expecting 146.

INFO (EXTGRMP-195) : Line 415: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 442: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 449: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 525: reading NETS section. Expecting 84.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Apr 11 16:29:55 2016.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Apr 11 16:29:55 2016.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Apr 11 16:29:56 2016.

INFO (EXTHPY-175) : Output generation started at Mon Apr 11 16:29:56 2016.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 14 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Apr 11 16:29:58 2016.

Ending at 2016-Apr-11 16:29:58 (2016-Apr-11 14:29:58 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-407.el5
 Host OS Version:         #1 SMP Wed Nov 11 08:12:41 EST 2015
 Run duration:            00:00:00 CPU time, 00:00:07 clock time
 Max (Total) memory used: 441 MB
 Max (CPU) memory used:   401 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               302K nets/CPU-hr, 43K nets/clock-hr
 Design data:
    Components:           146
    Phy components:       96
    Nets:                 84
    Unconnected pins:     14
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2016-Apr-11
16:29:58 (2016-Apr-11 14:29:58 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/FreqDiv64.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 953.699M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/FreqDiv64.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_aTjmrB/FreqDiv64.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  539
Number of Ground Caps   :  433
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.1 Real Time: 0:00:00.0 MEM: 963.375M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1007.93 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.347  | 21.222  | 10.351  |  6.347  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_max            |  6.347  | 21.222  | 10.351  |  6.347  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_max            |  6.347  | 21.222  | 10.351  |  6.347  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 159.608%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 7.53 sec
Total Real time: 8.0 sec
Total Memory Usage: 969.765625 Mbytes
<CMD> timeDesign -signoff -expandedViews -hold
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'FreqDiv64' of instances=146 and nets=88 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/qrc.def.gz', current time is Mon Apr 11 16:30:13 2016 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/qrc.def.gz' is written, current time is Mon Apr 11 16:30:13 2016 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_21885_20160411_16:30:13.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy" \
	 -file_name "FreqDiv64" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2016-Apr-11 16:30:13 (2016-Apr-11 14:30:13 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/qrc.cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/qrc.cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_21885_20160411_16:30:13.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "FreqDiv64"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Apr 11 16:30:13 2016.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/qrc.def.gz

INFO (EXTGRMP-195) : Line 68: reading VIAS section. Expecting 8.

INFO (EXTGRMP-195) : Line 120: reading COMPONENTS section. Expecting 146.

INFO (EXTGRMP-195) : Line 415: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 442: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 449: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 525: reading NETS section. Expecting 84.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Apr 11 16:30:17 2016.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Apr 11 16:30:17 2016.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Apr 11 16:30:18 2016.

INFO (EXTHPY-175) : Output generation started at Mon Apr 11 16:30:18 2016.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 14 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Apr 11 16:30:20 2016.

Ending at 2016-Apr-11 16:30:20 (2016-Apr-11 14:30:20 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-407.el5
 Host OS Version:         #1 SMP Wed Nov 11 08:12:41 EST 2015
 Run duration:            00:00:00 CPU time, 00:00:07 clock time
 Max (Total) memory used: 407 MB
 Max (CPU) memory used:   370 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               302K nets/CPU-hr, 43K nets/clock-hr
 Design data:
    Components:           146
    Phy components:       96
    Nets:                 84
    Unconnected pins:     14
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2016-Apr-11
16:30:20 (2016-Apr-11 14:30:20 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/FreqDiv64.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 969.762M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/FreqDiv64.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_cdGbTy/FreqDiv64.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  539
Number of Ground Caps   :  433
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.1 Real Time: 0:00:00.0 MEM: 998.797M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1006.43 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.084  |  0.084  |  0.284  |  2.378  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_min            |  0.084  |  0.084  |  0.284  |  2.378  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_min            |  0.084  |  0.084  |  0.284  |  2.378  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

Density: 159.608%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 7.5 sec
Total Real time: 7.0 sec
Total Memory Usage: 940.164062 Mbytes
<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv64_func.sdc' ...
Current (total cpu=0:04:58, real=1:49:54, peak res=775.2M, current mem=880.5M)
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_func.sdc, Line 19).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv64_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=654.6M, current mem=887.5M)
Current (total cpu=0:04:58, real=1:49:54, peak res=775.2M, current mem=887.5M)
CTE reading timing constraint file 'CONSTRAINTS/FreqDiv64_test.sdc' ...
Current (total cpu=0:04:58, real=1:49:54, peak res=775.2M, current mem=887.5M)
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_test.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv64_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=654.9M, current mem=887.5M)
Current (total cpu=0:04:58, real=1:49:55, peak res=775.2M, current mem=887.5M)
<CMD> timeDesign -signoff -expandedViews
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'FreqDiv64' of instances=146 and nets=88 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/qrc.def.gz', current time is Mon Apr 11 16:30:46 2016 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/qrc.def.gz' is written, current time is Mon Apr 11 16:30:46 2016 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_21885_20160411_16:30:46.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8" \
	 -file_name "FreqDiv64" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2016-Apr-11 16:30:46 (2016-Apr-11 14:30:46 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/qrc.cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/qrc.cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_21885_20160411_16:30:46.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "FreqDiv64"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Apr 11 16:30:46 2016.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/qrc.def.gz

INFO (EXTGRMP-195) : Line 68: reading VIAS section. Expecting 8.

INFO (EXTGRMP-195) : Line 120: reading COMPONENTS section. Expecting 146.

INFO (EXTGRMP-195) : Line 415: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 442: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 449: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 525: reading NETS section. Expecting 84.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Apr 11 16:30:50 2016.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Apr 11 16:30:50 2016.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Apr 11 16:30:51 2016.

INFO (EXTHPY-175) : Output generation started at Mon Apr 11 16:30:51 2016.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 14 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Apr 11 16:30:52 2016.

Ending at 2016-Apr-11 16:30:53 (2016-Apr-11 14:30:53 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-407.el5
 Host OS Version:         #1 SMP Wed Nov 11 08:12:41 EST 2015
 Run duration:            00:00:00 CPU time, 00:00:07 clock time
 Max (Total) memory used: 423 MB
 Max (CPU) memory used:   385 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               302K nets/CPU-hr, 43K nets/clock-hr
 Design data:
    Components:           146
    Phy components:       96
    Nets:                 84
    Unconnected pins:     14
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2016-Apr-11
16:30:53 (2016-Apr-11 14:30:53 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/FreqDiv64.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 887.520M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/FreqDiv64.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_unOWk8/FreqDiv64.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  539
Number of Ground Caps   :  433
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.1 Real Time: 0:00:00.0 MEM: 917.531M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_min
Found active setup analysis view test_min
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=995.191 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.096  | 23.241  | 11.483  |  7.096  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_min            |  7.096  | 23.241  | 11.483  |  7.096  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_min            |  7.096  | 23.241  | 11.483  |  7.096  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 159.608%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 7.99 sec
Total Real time: 8.0 sec
Total Memory Usage: 959.03125 Mbytes
<CMD> timeDesign -signoff -expandedViews -hold
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'FreqDiv64' of instances=146 and nets=88 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/qrc.def.gz', current time is Mon Apr 11 16:30:54 2016 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/qrc.def.gz' is written, current time is Mon Apr 11 16:30:54 2016 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_21885_20160411_16:30:54.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2" \
	 -file_name "FreqDiv64" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2016-Apr-11 16:30:54 (2016-Apr-11 14:30:54 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/qrc.cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/qrc.cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_21885_20160411_16:30:54.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "FreqDiv64"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Apr 11 16:30:54 2016.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/qrc.def.gz

INFO (EXTGRMP-195) : Line 68: reading VIAS section. Expecting 8.

INFO (EXTGRMP-195) : Line 120: reading COMPONENTS section. Expecting 146.

INFO (EXTGRMP-195) : Line 415: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 442: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 449: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 525: reading NETS section. Expecting 84.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Apr 11 16:30:58 2016.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Apr 11 16:30:58 2016.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Apr 11 16:30:59 2016.

INFO (EXTHPY-175) : Output generation started at Mon Apr 11 16:30:59 2016.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 14 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Apr 11 16:31:00 2016.

Ending at 2016-Apr-11 16:31:01 (2016-Apr-11 14:31:01 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-407.el5
 Host OS Version:         #1 SMP Wed Nov 11 08:12:41 EST 2015
 Run duration:            00:00:00 CPU time, 00:00:07 clock time
 Max (Total) memory used: 407 MB
 Max (CPU) memory used:   370 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               302K nets/CPU-hr, 43K nets/clock-hr
 Design data:
    Components:           146
    Phy components:       96
    Nets:                 84
    Unconnected pins:     14
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2016-Apr-11
16:31:01 (2016-Apr-11 14:31:01 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/FreqDiv64.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 959.027M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/FreqDiv64.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_Sa0AQ2/FreqDiv64.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  539
Number of Ground Caps   :  433
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.1 Real Time: 0:00:00.0 MEM: 987.055M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_min
Found active setup analysis view test_min
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=995.465 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.084  |  0.084  |  0.284  |  2.378  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_min            |  0.084  |  0.084  |  0.284  |  2.378  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_min            |  0.084  |  0.084  |  0.284  |  2.378  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

Density: 159.608%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 7.47 sec
Total Real time: 7.0 sec
Total Memory Usage: 929.195312 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_min
}
---# Analysis View: func_min

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 940.0M, InitMEM = 940.0M)
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1015.22 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1015.2M) ***
<CMD_INTERNAL> print {---# Created SDF: SDF/FreqDiv64_func_min.sdf
}
---# Created SDF: SDF/FreqDiv64_func_min.sdf

<CMD_INTERNAL> print {---# Analysis View: test_min
}
---# Analysis View: test_min

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 981.2M, InitMEM = 981.2M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1016.23 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1016.2M) ***
<CMD_INTERNAL> print {---# Created SDF: SDF/FreqDiv64_test_min.sdf
}
---# Created SDF: SDF/FreqDiv64_test_min.sdf

<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: analysis view func_max not found, use default_view_setup
**WARN: analysis view test_max not found, use default_view_setup
**WARN: analysis view func_max not found, use default_view_setup
**WARN: analysis view test_max not found, use default_view_setup
**WARN: analysis view func_max not found, use default_view_setup
**WARN: analysis view test_max not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Message <TA-968> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Current (total cpu=0:05:14, real=1:50:11, peak res=775.2M, current mem=878.0M)
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_func.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv64_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=655.6M, current mem=885.0M)
Current (total cpu=0:05:14, real=1:50:11, peak res=775.2M, current mem=885.0M)
Current (total cpu=0:05:14, real=1:50:11, peak res=775.2M, current mem=885.0M)
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_test.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv64_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=655.9M, current mem=885.0M)
Current (total cpu=0:05:14, real=1:50:11, peak res=775.2M, current mem=885.0M)
<CMD> timeDesign -signoff -expandedViews
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'FreqDiv64' of instances=146 and nets=88 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/qrc.def.gz', current time is Mon Apr 11 16:31:02 2016 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/qrc.def.gz' is written, current time is Mon Apr 11 16:31:02 2016 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_21885_20160411_16:31:02.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G" \
	 -file_name "FreqDiv64" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2016-Apr-11 16:31:02 (2016-Apr-11 14:31:02 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/qrc.cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/qrc.cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_21885_20160411_16:31:02.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "FreqDiv64"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Apr 11 16:31:02 2016.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/qrc.def.gz

INFO (EXTGRMP-195) : Line 68: reading VIAS section. Expecting 8.

INFO (EXTGRMP-195) : Line 120: reading COMPONENTS section. Expecting 146.

INFO (EXTGRMP-195) : Line 415: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 442: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 449: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 525: reading NETS section. Expecting 84.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Apr 11 16:31:06 2016.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Apr 11 16:31:06 2016.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Apr 11 16:31:07 2016.

INFO (EXTHPY-175) : Output generation started at Mon Apr 11 16:31:07 2016.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 14 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Apr 11 16:31:09 2016.

Ending at 2016-Apr-11 16:31:09 (2016-Apr-11 14:31:09 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-407.el5
 Host OS Version:         #1 SMP Wed Nov 11 08:12:41 EST 2015
 Run duration:            00:00:00 CPU time, 00:00:07 clock time
 Max (Total) memory used: 423 MB
 Max (CPU) memory used:   385 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               302K nets/CPU-hr, 43K nets/clock-hr
 Design data:
    Components:           146
    Phy components:       96
    Nets:                 84
    Unconnected pins:     14
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2016-Apr-11
16:31:09 (2016-Apr-11 14:31:09 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/FreqDiv64.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 885.043M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/FreqDiv64.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_P1kS3G/FreqDiv64.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  539
Number of Ground Caps   :  433
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.1 Real Time: 0:00:00.0 MEM: 917.055M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_max
Found active hold analysis view test_max
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=998.723 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.347  | 21.222  | 10.351  |  6.347  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_max            |  6.347  | 21.222  | 10.351  |  6.347  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_max            |  6.347  | 21.222  | 10.351  |  6.347  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 159.608%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 8.0 sec
Total Real time: 8.0 sec
Total Memory Usage: 962.5625 Mbytes
<CMD> timeDesign -signoff -expandedViews -hold
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'FreqDiv64' of instances=146 and nets=88 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/qrc.def.gz', current time is Mon Apr 11 16:31:10 2016 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/qrc.def.gz' is written, current time is Mon Apr 11 16:31:10 2016 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_21885_20160411_16:31:10.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0" \
	 -file_name "FreqDiv64" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2016-Apr-11 16:31:10 (2016-Apr-11 14:31:10 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/qrc.cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/qrc.cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_21885_20160411_16:31:10.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "FreqDiv64"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Apr 11 16:31:10 2016.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/qrc.def.gz

INFO (EXTGRMP-195) : Line 68: reading VIAS section. Expecting 8.

INFO (EXTGRMP-195) : Line 120: reading COMPONENTS section. Expecting 146.

INFO (EXTGRMP-195) : Line 415: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 442: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 449: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 525: reading NETS section. Expecting 84.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Apr 11 16:31:14 2016.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Apr 11 16:31:14 2016.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Apr 11 16:31:15 2016.

INFO (EXTHPY-175) : Output generation started at Mon Apr 11 16:31:15 2016.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 14 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Apr 11 16:31:17 2016.

Ending at 2016-Apr-11 16:31:17 (2016-Apr-11 14:31:17 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-407.el5
 Host OS Version:         #1 SMP Wed Nov 11 08:12:41 EST 2015
 Run duration:            00:00:00 CPU time, 00:00:07 clock time
 Max (Total) memory used: 407 MB
 Max (CPU) memory used:   370 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               302K nets/CPU-hr, 43K nets/clock-hr
 Design data:
    Components:           146
    Phy components:       96
    Nets:                 84
    Unconnected pins:     14
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2016-Apr-11
16:31:17 (2016-Apr-11 14:31:17 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/FreqDiv64.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 962.559M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/FreqDiv64.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_FcaqK0/FreqDiv64.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  539
Number of Ground Caps   :  433
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.1 Real Time: 0:00:00.0 MEM: 996.633M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_max
Found active hold analysis view test_max
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=999.746 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.309  |  0.309  |  0.537  |  2.148  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_max            |  0.309  |  0.309  |  0.537  |  2.148  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_max            |  0.309  |  0.309  |  0.537  |  2.148  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

Density: 159.608%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 7.49 sec
Total Real time: 7.0 sec
Total Memory Usage: 933.476562 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_max
}
---# Analysis View: func_max

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 944.3M, InitMEM = 944.3M)
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1019.5 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1019.5M) ***
<CMD_INTERNAL> print {---# Created SDF: SDF/FreqDiv64_func_max.sdf
}
---# Created SDF: SDF/FreqDiv64_func_max.sdf

<CMD_INTERNAL> print {---# Analysis View: test_max
}
---# Analysis View: test_max

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 985.5M, InitMEM = 985.5M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1020.51 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1020.5M) ***
<CMD_INTERNAL> print {---# Created SDF: SDF/FreqDiv64_test_max.sdf
}
---# Created SDF: SDF/FreqDiv64_test_max.sdf

<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: analysis view func_typ not found, use default_view_setup
**WARN: analysis view test_typ not found, use default_view_setup
**WARN: analysis view func_typ not found, use default_view_setup
**WARN: analysis view test_typ not found, use default_view_setup
**WARN: analysis view func_typ not found, use default_view_setup
**WARN: analysis view test_typ not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_typ
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_typ
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading libs_typ timing library '/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_TYP.lib' ...
Read 473 cells in library 'h18_CORELIB_HV_TYP' 
Current (total cpu=0:05:32, real=1:50:28, peak res=775.2M, current mem=921.4M)
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_func.sdc, Line 19).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_typ.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv64_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=711.7M, current mem=929.9M)
Current (total cpu=0:05:32, real=1:50:28, peak res=775.2M, current mem=929.9M)
Current (total cpu=0:05:32, real=1:50:28, peak res=775.2M, current mem=929.9M)
FreqDiv64
**WARN: (TCLNL-330):	set_input_delay on clock root 'Fin' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/FreqDiv64_test.sdc, Line 19).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/FreqDiv64_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=712.0M, current mem=929.9M)
Current (total cpu=0:05:32, real=1:50:28, peak res=775.2M, current mem=929.9M)
<CMD> timeDesign -signoff -expandedViews
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'FreqDiv64' of instances=146 and nets=88 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/qrc.def.gz', current time is Mon Apr 11 16:31:20 2016 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/qrc.def.gz' is written, current time is Mon Apr 11 16:31:20 2016 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_21885_20160411_16:31:19.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs" \
	 -file_name "FreqDiv64" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2016-Apr-11 16:31:20 (2016-Apr-11 14:31:20 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/qrc.cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/qrc.cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_21885_20160411_16:31:19.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "FreqDiv64"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Apr 11 16:31:20 2016.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/qrc.def.gz

INFO (EXTGRMP-195) : Line 68: reading VIAS section. Expecting 8.

INFO (EXTGRMP-195) : Line 120: reading COMPONENTS section. Expecting 146.

INFO (EXTGRMP-195) : Line 415: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 442: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 449: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 525: reading NETS section. Expecting 84.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Apr 11 16:31:24 2016.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Apr 11 16:31:24 2016.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Apr 11 16:31:25 2016.

INFO (EXTHPY-175) : Output generation started at Mon Apr 11 16:31:25 2016.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 14 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Apr 11 16:31:26 2016.

Ending at 2016-Apr-11 16:31:26 (2016-Apr-11 14:31:26 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-407.el5
 Host OS Version:         #1 SMP Wed Nov 11 08:12:41 EST 2015
 Run duration:            00:00:00 CPU time, 00:00:06 clock time
 Max (Total) memory used: 407 MB
 Max (CPU) memory used:   370 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               302K nets/CPU-hr, 50K nets/clock-hr
 Design data:
    Components:           146
    Phy components:       96
    Nets:                 84
    Unconnected pins:     14
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2016-Apr-11
16:31:26 (2016-Apr-11 14:31:26 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/FreqDiv64.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 929.879M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/FreqDiv64.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_KrjGvs/FreqDiv64.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  539
Number of Ground Caps   :  433
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.1 Real Time: 0:00:01.0 MEM: 951.887M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_typ
Found active setup analysis view test_typ
Found active hold analysis view func_typ
Found active hold analysis view test_typ
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1031.55 CPU=0:00:00.1 REAL=0:00:01.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.844  | 22.572  | 11.080  |  6.844  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_typ            |  6.844  | 22.572  | 11.080  |  6.844  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_typ            |  6.844  | 22.572  | 11.080  |  6.844  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 159.608%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 7.26 sec
Total Real time: 9.0 sec
Total Memory Usage: 995.394531 Mbytes
<CMD> timeDesign -signoff -expandedViews -hold
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'FreqDiv64' of instances=146 and nets=88 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/qrc.def.gz', current time is Mon Apr 11 16:31:28 2016 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/qrc.def.gz' is written, current time is Mon Apr 11 16:31:28 2016 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_21885_20160411_16:31:28.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB" \
	 -file_name "FreqDiv64" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2016-Apr-11 16:31:28 (2016-Apr-11 14:31:28 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/qrc.cmd
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/qrc.cmd"
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_21885_20160411_16:31:28.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "FreqDiv64"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Apr 11 16:31:28 2016.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/qrc.def.gz

INFO (EXTGRMP-195) : Line 68: reading VIAS section. Expecting 8.

INFO (EXTGRMP-195) : Line 120: reading COMPONENTS section. Expecting 146.

INFO (EXTGRMP-195) : Line 415: reading PINS section. Expecting 8.

INFO (EXTGRMP-195) : Line 442: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 449: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 525: reading NETS section. Expecting 84.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/qrc.def.gz

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Apr 11 16:31:32 2016.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Apr 11 16:31:32 2016.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Apr 11 16:31:33 2016.

INFO (EXTHPY-175) : Output generation started at Mon Apr 11 16:31:33 2016.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 14 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Apr 11 16:31:35 2016.

Ending at 2016-Apr-11 16:31:35 (2016-Apr-11 14:31:35 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-407.el5
 Host OS Version:         #1 SMP Wed Nov 11 08:12:41 EST 2015
 Run duration:            00:00:00 CPU time, 00:00:07 clock time
 Max (Total) memory used: 416 MB
 Max (CPU) memory used:   379 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               302K nets/CPU-hr, 43K nets/clock-hr
 Design data:
    Components:           146
    Phy components:       96
    Nets:                 84
    Unconnected pins:     14
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2016-Apr-11
16:31:35 (2016-Apr-11 14:31:35 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/FreqDiv64.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 995.391M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/FreqDiv64.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/tmp_qrc_AHLfLB/FreqDiv64.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  539
Number of Ground Caps   :  433
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.1 Real Time: 0:00:00.0 MEM: 1027.449M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_typ
Found active setup analysis view test_typ
Found active hold analysis view func_typ
Found active hold analysis view test_typ
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1032.59 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.162  |  0.162  |  0.369  |  2.294  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|func_typ            |  0.162  |  0.162  |  0.369  |  2.294  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+
|test_typ            |  0.162  |  0.162  |  0.369  |  2.294  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   35    |   15    |    2    |   20    |
+--------------------+---------+---------+---------+---------+

Density: 159.608%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 7.47 sec
Total Real time: 7.0 sec
Total Memory Usage: 965.074219 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_typ
}
---# Analysis View: func_typ

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 976.4M, InitMEM = 976.4M)
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1051.6 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1051.6M) ***
<CMD_INTERNAL> print {---# Created SDF: SDF/FreqDiv64_func_typ.sdf
}
---# Created SDF: SDF/FreqDiv64_func_typ.sdf

<CMD_INTERNAL> print {---# Analysis View: test_typ
}
---# Analysis View: test_typ

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 1017.6M, InitMEM = 1017.6M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1053.6 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1053.6M) ***
<CMD_INTERNAL> print {---# Created SDF: SDF/FreqDiv64_test_typ.sdf
}
---# Created SDF: SDF/FreqDiv64_test_typ.sdf

<CMD> saveDesign FreqDiv64_loaded_power_pin_routed.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
Redoing specifyClockTree ...
Checking spec file integrity...
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: FreqDiv64, View: FreqDiv64_loaded_power_pin_routed
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 24 strips and 40 vias are crated in OA database.
Created 146 insts; 292 instTerms; 88 nets; 185 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving clock tree spec file '/home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded_power_pin_routed/FreqDiv64.ctstch' ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/IMP_PLL_COUNT64/PLACE_ROUTE/FEOADesignlib/FreqDiv64/FreqDiv64_loaded_power_pin_routed/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 981.609M, initial mem = 95.973M) ***
*** Message Summary: 864 warning(s), 20 error(s)

--- Ending "Encounter" (totcpu=0:05:49, real=1:51:51, mem=981.6M) ---
