`timescale 1ns/1ps

// Add the official picorv32.v source and define SENTINEL_USE_PICORV32 for an
// implementation build. The no-core branch keeps peripheral simulations and
// security RTL elaboration independent of a third-party CPU source file.
module picorv32_wrapper (
    input  wire        clk,
    input  wire        reset,
    output wire        trap,
    output wire        mem_valid,
    output wire        mem_instr,
    input  wire        mem_ready,
    output wire [31:0] mem_addr,
    output wire [31:0] mem_wdata,
    output wire [3:0]  mem_wstrb,
    input  wire [31:0] mem_rdata
);
`ifdef SENTINEL_USE_PICORV32
    picorv32 #(
        .ENABLE_MUL(1),
        .ENABLE_DIV(1),
        .ENABLE_IRQ(0),
        .PROGADDR_RESET(32'h0000_0000),
        .STACKADDR(32'h0000_0FFC)
    ) cpu (
        .clk(clk), .resetn(!reset), .trap(trap),
        .mem_valid(mem_valid), .mem_instr(mem_instr), .mem_ready(mem_ready),
        .mem_addr(mem_addr), .mem_wdata(mem_wdata), .mem_wstrb(mem_wstrb), .mem_rdata(mem_rdata),
        .mem_la_read(), .mem_la_write(), .mem_la_addr(), .mem_la_wdata(), .mem_la_wstrb(),
        .pcpi_valid(), .pcpi_insn(), .pcpi_rs1(), .pcpi_rs2(), .pcpi_wr(1'b0), .pcpi_rd(32'd0), .pcpi_wait(1'b0), .pcpi_ready(1'b0),
        .irq(32'd0), .eoi()
    );
`else
    assign trap = 1'b0;
    assign mem_valid = 1'b0;
    assign mem_instr = 1'b0;
    assign mem_addr = 32'd0;
    assign mem_wdata = 32'd0;
    assign mem_wstrb = 4'd0;
`endif
endmodule
