

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">lm3s_ssi.h File Reference</div>  </div>
</div>
<div class="contents">

<p>LM3S1968 SSI hardware definitions.  
<a href="#details">More...</a></p>

<p><a href="lm3s__ssi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5caf77b05fba513a8efed0d5cb2ad86"></a><!-- doxytag: member="lm3s_ssi.h::SSI_O_CR0" ref="af5caf77b05fba513a8efed0d5cb2ad86" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#af5caf77b05fba513a8efed0d5cb2ad86">SSI_O_CR0</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the SSI register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec1fe28f5cd05494ac48c76861a6a455"></a><!-- doxytag: member="lm3s_ssi.h::SSI_O_CR1" ref="aec1fe28f5cd05494ac48c76861a6a455" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#aec1fe28f5cd05494ac48c76861a6a455">SSI_O_CR1</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the SSI register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeee45da597a7055c2b8468367cd8e920"></a><!-- doxytag: member="lm3s_ssi.h::SSI_O_DR" ref="aeee45da597a7055c2b8468367cd8e920" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#aeee45da597a7055c2b8468367cd8e920">SSI_O_DR</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the SSI register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55f7cbb2343be8bcf82ec043a3df7ee6"></a><!-- doxytag: member="lm3s_ssi.h::SSI_O_SR" ref="a55f7cbb2343be8bcf82ec043a3df7ee6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a55f7cbb2343be8bcf82ec043a3df7ee6">SSI_O_SR</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the SSI register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb98ea55a965206ca63052dfaacdd5e8"></a><!-- doxytag: member="lm3s_ssi.h::SSI_O_CPSR" ref="adb98ea55a965206ca63052dfaacdd5e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#adb98ea55a965206ca63052dfaacdd5e8">SSI_O_CPSR</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the SSI register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c839fa56316268d9d3c1a6338d5b9a8"></a><!-- doxytag: member="lm3s_ssi.h::SSI_O_IM" ref="a0c839fa56316268d9d3c1a6338d5b9a8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a0c839fa56316268d9d3c1a6338d5b9a8">SSI_O_IM</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the SSI register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5b9af4f6f0164617f176ab7a65f760c"></a><!-- doxytag: member="lm3s_ssi.h::SSI_O_RIS" ref="ab5b9af4f6f0164617f176ab7a65f760c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#ab5b9af4f6f0164617f176ab7a65f760c">SSI_O_RIS</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the SSI register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb7055b4042d647c5810778257911c2f"></a><!-- doxytag: member="lm3s_ssi.h::SSI_O_MIS" ref="adb7055b4042d647c5810778257911c2f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#adb7055b4042d647c5810778257911c2f">SSI_O_MIS</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the SSI register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf63879f2c29b6fd6d9903153dd4271a"></a><!-- doxytag: member="lm3s_ssi.h::SSI_O_ICR" ref="aaf63879f2c29b6fd6d9903153dd4271a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#aaf63879f2c29b6fd6d9903153dd4271a">SSI_O_ICR</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the SSI register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af758d677fe6a37624e0f32c5e03c77f7"></a><!-- doxytag: member="lm3s_ssi.h::SSI_O_DMACTL" ref="af758d677fe6a37624e0f32c5e03c77f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#af758d677fe6a37624e0f32c5e03c77f7">SSI_O_DMACTL</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the SSI register offsets. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc33c4b7b043f13d035f7d3d89f9a13d"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_SCR_M" ref="afc33c4b7b043f13d035f7d3d89f9a13d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#afc33c4b7b043f13d035f7d3d89f9a13d">SSI_CR0_SCR_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad448b8bdd1611b78b945036b2c85c362"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_SPH" ref="ad448b8bdd1611b78b945036b2c85c362" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#ad448b8bdd1611b78b945036b2c85c362">SSI_CR0_SPH</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7cdb2c4a4068dd6fb50b6bae0aa2f6d"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_SPO" ref="af7cdb2c4a4068dd6fb50b6bae0aa2f6d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#af7cdb2c4a4068dd6fb50b6bae0aa2f6d">SSI_CR0_SPO</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6e4bbc661f3cc7a137f24d58a7cc5ca"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_FRF_M" ref="af6e4bbc661f3cc7a137f24d58a7cc5ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#af6e4bbc661f3cc7a137f24d58a7cc5ca">SSI_CR0_FRF_M</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad61aa990a415319ec805d9c4f9585c3a"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_FRF_MOTO" ref="ad61aa990a415319ec805d9c4f9585c3a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#ad61aa990a415319ec805d9c4f9585c3a">SSI_CR0_FRF_MOTO</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a091d7d03efbe28af12064e586701a700"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_FRF_TI" ref="a091d7d03efbe28af12064e586701a700" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a091d7d03efbe28af12064e586701a700">SSI_CR0_FRF_TI</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a052be4efc05ce89a2c2837f50c3529f2"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_FRF_NMW" ref="a052be4efc05ce89a2c2837f50c3529f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a052be4efc05ce89a2c2837f50c3529f2">SSI_CR0_FRF_NMW</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad68778d4ef8eef95119c7977a9fec1f6"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_DSS_M" ref="ad68778d4ef8eef95119c7977a9fec1f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#ad68778d4ef8eef95119c7977a9fec1f6">SSI_CR0_DSS_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ce8e80906f1116426e8dedd13160c96"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_DSS_4" ref="a5ce8e80906f1116426e8dedd13160c96" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a5ce8e80906f1116426e8dedd13160c96">SSI_CR0_DSS_4</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0769dbe842e03d4ec3adc326c8593d8b"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_DSS_5" ref="a0769dbe842e03d4ec3adc326c8593d8b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a0769dbe842e03d4ec3adc326c8593d8b">SSI_CR0_DSS_5</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe085d02bd760bfeec712d7cd1cc546e"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_DSS_6" ref="abe085d02bd760bfeec712d7cd1cc546e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#abe085d02bd760bfeec712d7cd1cc546e">SSI_CR0_DSS_6</a>&#160;&#160;&#160;0x00000005</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3de269898287c5d1e549857ac9f56d2"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_DSS_7" ref="ae3de269898287c5d1e549857ac9f56d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#ae3de269898287c5d1e549857ac9f56d2">SSI_CR0_DSS_7</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca6d8eec01dc35cfc20f89075b0de30b"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_DSS_8" ref="aca6d8eec01dc35cfc20f89075b0de30b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#aca6d8eec01dc35cfc20f89075b0de30b">SSI_CR0_DSS_8</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5ab3648a5a3fe3518cbae1a7e25d439"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_DSS_9" ref="ab5ab3648a5a3fe3518cbae1a7e25d439" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#ab5ab3648a5a3fe3518cbae1a7e25d439">SSI_CR0_DSS_9</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4dbebab23a0608236477c19d21af13db"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_DSS_10" ref="a4dbebab23a0608236477c19d21af13db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a4dbebab23a0608236477c19d21af13db">SSI_CR0_DSS_10</a>&#160;&#160;&#160;0x00000009</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa88bf75f82912b131722b5493ab74823"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_DSS_11" ref="aa88bf75f82912b131722b5493ab74823" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#aa88bf75f82912b131722b5493ab74823">SSI_CR0_DSS_11</a>&#160;&#160;&#160;0x0000000A</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79bdef755ffd7300a8f3b3c1954ba4ff"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_DSS_12" ref="a79bdef755ffd7300a8f3b3c1954ba4ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a79bdef755ffd7300a8f3b3c1954ba4ff">SSI_CR0_DSS_12</a>&#160;&#160;&#160;0x0000000B</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe9499318c857d377b65c3e66d064995"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_DSS_13" ref="afe9499318c857d377b65c3e66d064995" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#afe9499318c857d377b65c3e66d064995">SSI_CR0_DSS_13</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84d41dc0742f68ef9dc43da741a3f0d7"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_DSS_14" ref="a84d41dc0742f68ef9dc43da741a3f0d7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a84d41dc0742f68ef9dc43da741a3f0d7">SSI_CR0_DSS_14</a>&#160;&#160;&#160;0x0000000D</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e74ff45bb07cfc16bb42d971e2c436a"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_DSS_15" ref="a4e74ff45bb07cfc16bb42d971e2c436a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a4e74ff45bb07cfc16bb42d971e2c436a">SSI_CR0_DSS_15</a>&#160;&#160;&#160;0x0000000E</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d27eaaa5043e93158f8c9c9f86f13d0"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_DSS_16" ref="a2d27eaaa5043e93158f8c9c9f86f13d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a2d27eaaa5043e93158f8c9c9f86f13d0">SSI_CR0_DSS_16</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd0cd7047845f6a52ed9cb60b0796000"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_SCR_S" ref="abd0cd7047845f6a52ed9cb60b0796000" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#abd0cd7047845f6a52ed9cb60b0796000">SSI_CR0_SCR_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb5e643b2ef5146c259fa512331bf88a"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR1_EOT" ref="acb5e643b2ef5146c259fa512331bf88a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#acb5e643b2ef5146c259fa512331bf88a">SSI_CR1_EOT</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR1 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf7015c8244a4d18bf28dd1f6d7d1e71"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR1_SOD" ref="aaf7015c8244a4d18bf28dd1f6d7d1e71" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#aaf7015c8244a4d18bf28dd1f6d7d1e71">SSI_CR1_SOD</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR1 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a736cd39b92a6cbdbefe5cba845f0a23c"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR1_MS" ref="a736cd39b92a6cbdbefe5cba845f0a23c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a736cd39b92a6cbdbefe5cba845f0a23c">SSI_CR1_MS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR1 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbe2b458f072bd35828e4cb1b5c3ceb1"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR1_SSE" ref="afbe2b458f072bd35828e4cb1b5c3ceb1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#afbe2b458f072bd35828e4cb1b5c3ceb1">SSI_CR1_SSE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR1 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4f8c02fe160be0f57fe89043e75f441"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR1_LBM" ref="aa4f8c02fe160be0f57fe89043e75f441" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#aa4f8c02fe160be0f57fe89043e75f441">SSI_CR1_LBM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR1 register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ddafae7777be33d5eecb99da1b8a05a"></a><!-- doxytag: member="lm3s_ssi.h::SSI_DR_DATA_M" ref="a5ddafae7777be33d5eecb99da1b8a05a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a5ddafae7777be33d5eecb99da1b8a05a">SSI_DR_DATA_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_DR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b1a44baadd6213589ee861721ac0a0c"></a><!-- doxytag: member="lm3s_ssi.h::SSI_DR_DATA_S" ref="a9b1a44baadd6213589ee861721ac0a0c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a9b1a44baadd6213589ee861721ac0a0c">SSI_DR_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_DR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2001ab9e16bea9e0368913d175166305"></a><!-- doxytag: member="lm3s_ssi.h::SSI_SR_BSY" ref="a2001ab9e16bea9e0368913d175166305" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a2001ab9e16bea9e0368913d175166305">SSI_SR_BSY</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_SR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92a38ea113ddadfe34512396ca7c9a46"></a><!-- doxytag: member="lm3s_ssi.h::SSI_SR_RFF" ref="a92a38ea113ddadfe34512396ca7c9a46" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a92a38ea113ddadfe34512396ca7c9a46">SSI_SR_RFF</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_SR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0653371c86992b7f364d3909b10fd7b"></a><!-- doxytag: member="lm3s_ssi.h::SSI_SR_RNE" ref="ae0653371c86992b7f364d3909b10fd7b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#ae0653371c86992b7f364d3909b10fd7b">SSI_SR_RNE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_SR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d9ec4b4633a33b42c8c1b56e8ca7d0e"></a><!-- doxytag: member="lm3s_ssi.h::SSI_SR_TNF" ref="a5d9ec4b4633a33b42c8c1b56e8ca7d0e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a5d9ec4b4633a33b42c8c1b56e8ca7d0e">SSI_SR_TNF</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_SR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b3277b0a04d62e7674155c89881b86c"></a><!-- doxytag: member="lm3s_ssi.h::SSI_SR_TFE" ref="a2b3277b0a04d62e7674155c89881b86c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a2b3277b0a04d62e7674155c89881b86c">SSI_SR_TFE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_SR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ccb03d587b0533504201b1224cb6710"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CPSR_CPSDVSR_M" ref="a1ccb03d587b0533504201b1224cb6710" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a1ccb03d587b0533504201b1224cb6710">SSI_CPSR_CPSDVSR_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CPSR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab24c55bea4eb7168928b903681f0ceed"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CPSR_CPSDVSR_S" ref="ab24c55bea4eb7168928b903681f0ceed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#ab24c55bea4eb7168928b903681f0ceed">SSI_CPSR_CPSDVSR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CPSR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22cc1ee908ec15a4ae5cec1f77195b53"></a><!-- doxytag: member="lm3s_ssi.h::SSI_IM_TXIM" ref="a22cc1ee908ec15a4ae5cec1f77195b53" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a22cc1ee908ec15a4ae5cec1f77195b53">SSI_IM_TXIM</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_IM register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a991109b454b7f2a294ce9dd2b523f378"></a><!-- doxytag: member="lm3s_ssi.h::SSI_IM_RXIM" ref="a991109b454b7f2a294ce9dd2b523f378" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a991109b454b7f2a294ce9dd2b523f378">SSI_IM_RXIM</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_IM register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd3ac990370ed4a0100b719fc1c7da7f"></a><!-- doxytag: member="lm3s_ssi.h::SSI_IM_RTIM" ref="afd3ac990370ed4a0100b719fc1c7da7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#afd3ac990370ed4a0100b719fc1c7da7f">SSI_IM_RTIM</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_IM register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ac5d6787a248fe1b2c0d4d70f72128b"></a><!-- doxytag: member="lm3s_ssi.h::SSI_IM_RORIM" ref="a0ac5d6787a248fe1b2c0d4d70f72128b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a0ac5d6787a248fe1b2c0d4d70f72128b">SSI_IM_RORIM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_IM register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2eadd9397b3638d5da48ccdbaea3185d"></a><!-- doxytag: member="lm3s_ssi.h::SSI_RIS_TXRIS" ref="a2eadd9397b3638d5da48ccdbaea3185d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a2eadd9397b3638d5da48ccdbaea3185d">SSI_RIS_TXRIS</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b1c5d9972afeda4f50dda2690835731"></a><!-- doxytag: member="lm3s_ssi.h::SSI_RIS_RXRIS" ref="a8b1c5d9972afeda4f50dda2690835731" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a8b1c5d9972afeda4f50dda2690835731">SSI_RIS_RXRIS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa886afa014f07c99a181ab319dc28080"></a><!-- doxytag: member="lm3s_ssi.h::SSI_RIS_RTRIS" ref="aa886afa014f07c99a181ab319dc28080" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#aa886afa014f07c99a181ab319dc28080">SSI_RIS_RTRIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5608f1fe7bd658c0d9fd1e2b744abff5"></a><!-- doxytag: member="lm3s_ssi.h::SSI_RIS_RORRIS" ref="a5608f1fe7bd658c0d9fd1e2b744abff5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a5608f1fe7bd658c0d9fd1e2b744abff5">SSI_RIS_RORRIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_RIS register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a5ce5ccfadeba575da88fe9ac2f9841"></a><!-- doxytag: member="lm3s_ssi.h::SSI_MIS_TXMIS" ref="a7a5ce5ccfadeba575da88fe9ac2f9841" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a7a5ce5ccfadeba575da88fe9ac2f9841">SSI_MIS_TXMIS</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_MIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab28ba2d50a2c09a9cfcf89993a9386f9"></a><!-- doxytag: member="lm3s_ssi.h::SSI_MIS_RXMIS" ref="ab28ba2d50a2c09a9cfcf89993a9386f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#ab28ba2d50a2c09a9cfcf89993a9386f9">SSI_MIS_RXMIS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_MIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3cc503e0fe07bef97ba821a1770c7682"></a><!-- doxytag: member="lm3s_ssi.h::SSI_MIS_RTMIS" ref="a3cc503e0fe07bef97ba821a1770c7682" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a3cc503e0fe07bef97ba821a1770c7682">SSI_MIS_RTMIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_MIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a169d9731c6f86b5eeb4cfadc9cdc6ad8"></a><!-- doxytag: member="lm3s_ssi.h::SSI_MIS_RORMIS" ref="a169d9731c6f86b5eeb4cfadc9cdc6ad8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a169d9731c6f86b5eeb4cfadc9cdc6ad8">SSI_MIS_RORMIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_MIS register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab08a821d41f3c5491b33d81e51389db2"></a><!-- doxytag: member="lm3s_ssi.h::SSI_ICR_RTIC" ref="ab08a821d41f3c5491b33d81e51389db2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#ab08a821d41f3c5491b33d81e51389db2">SSI_ICR_RTIC</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_ICR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3e8a8e0bb173b6d757377c4c94379ad"></a><!-- doxytag: member="lm3s_ssi.h::SSI_ICR_RORIC" ref="ac3e8a8e0bb173b6d757377c4c94379ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#ac3e8a8e0bb173b6d757377c4c94379ad">SSI_ICR_RORIC</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_ICR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8b200e1fd3933a38e600075b6016fac"></a><!-- doxytag: member="lm3s_ssi.h::SSI_DMACTL_TXDMAE" ref="ab8b200e1fd3933a38e600075b6016fac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#ab8b200e1fd3933a38e600075b6016fac">SSI_DMACTL_TXDMAE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_DMACTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8220a9b5a0cddf55cf93a685989b1161"></a><!-- doxytag: member="lm3s_ssi.h::SSI_DMACTL_RXDMAE" ref="a8220a9b5a0cddf55cf93a685989b1161" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a8220a9b5a0cddf55cf93a685989b1161">SSI_DMACTL_RXDMAE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_DMACTL register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a838e6782dafa1bf89eecb2222f56895f">SSI_CR0_SCR</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a838e6782dafa1bf89eecb2222f56895f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a1db71d64d68426d7698adf22ee6a3ab1">SSI_CR0_FRF_MASK</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a1db71d64d68426d7698adf22ee6a3ab1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a30ae41b4134af5e14aa5db452ca6a2d3">SSI_CR0_DSS</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a30ae41b4134af5e14aa5db452ca6a2d3"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac22ac55599a36a8a178fc2893ac5956e"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CPSR_CPSDVSR_MASK" ref="ac22ac55599a36a8a178fc2893ac5956e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#ac22ac55599a36a8a178fc2893ac5956e">SSI_CPSR_CPSDVSR_MASK</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the SSI_O_CPSR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88540454f43c07e91701dd077089dcfe"></a><!-- doxytag: member="lm3s_ssi.h::TX_FIFO_SIZE" ref="a88540454f43c07e91701dd077089dcfe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a88540454f43c07e91701dd077089dcfe">TX_FIFO_SIZE</a>&#160;&#160;&#160;(8)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the SSI controller's FIFO size. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ed3de709f08b7f5a44048c990cdaaa8"></a><!-- doxytag: member="lm3s_ssi.h::RX_FIFO_SIZE" ref="a2ed3de709f08b7f5a44048c990cdaaa8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a2ed3de709f08b7f5a44048c990cdaaa8">RX_FIFO_SIZE</a>&#160;&#160;&#160;(8)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the SSI controller's FIFO size. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf4ec2dc0fb9f68adce8d18bb9c5523f"></a><!-- doxytag: member="lm3s_ssi.h::SSI_INT_TXFF" ref="abf4ec2dc0fb9f68adce8d18bb9c5523f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#abf4ec2dc0fb9f68adce8d18bb9c5523f">SSI_INT_TXFF</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the interrupt mask set and clear, raw interrupt, masked interrupt, and interrupt clear registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed8a485ac6c12c45e29aa59331346b90"></a><!-- doxytag: member="lm3s_ssi.h::SSI_INT_RXFF" ref="aed8a485ac6c12c45e29aa59331346b90" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#aed8a485ac6c12c45e29aa59331346b90">SSI_INT_RXFF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the interrupt mask set and clear, raw interrupt, masked interrupt, and interrupt clear registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5fda1b7081d98d7b8ee0240993e5e538"></a><!-- doxytag: member="lm3s_ssi.h::SSI_INT_RXTO" ref="a5fda1b7081d98d7b8ee0240993e5e538" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#a5fda1b7081d98d7b8ee0240993e5e538">SSI_INT_RXTO</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the interrupt mask set and clear, raw interrupt, masked interrupt, and interrupt clear registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7f21f4f4419404103cbcec2c991bc52"></a><!-- doxytag: member="lm3s_ssi.h::SSI_INT_RXOR" ref="ab7f21f4f4419404103cbcec2c991bc52" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ssi_8h.html#ab7f21f4f4419404103cbcec2c991bc52">SSI_INT_RXOR</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the bit fields in the interrupt mask set and clear, raw interrupt, masked interrupt, and interrupt clear registers. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>LM3S1968 SSI hardware definitions. </p>

<p>Definition in file <a class="el" href="lm3s__ssi_8h_source.html">lm3s_ssi.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a30ae41b4134af5e14aa5db452ca6a2d3"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_DSS" ref="a30ae41b4134af5e14aa5db452ca6a2d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_CR0_DSS&#160;&#160;&#160;0x0000000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the bit fields in the SSI_O_CR0 register. </p>

<p>Definition at line <a class="el" href="lm3s__ssi_8h_source.html#l00195">195</a> of file <a class="el" href="lm3s__ssi_8h_source.html">lm3s_ssi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1db71d64d68426d7698adf22ee6a3ab1"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_FRF_MASK" ref="a1db71d64d68426d7698adf22ee6a3ab1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_CR0_FRF_MASK&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the bit fields in the SSI_O_CR0 register. </p>

<p>Definition at line <a class="el" href="lm3s__ssi_8h_source.html#l00194">194</a> of file <a class="el" href="lm3s__ssi_8h_source.html">lm3s_ssi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a838e6782dafa1bf89eecb2222f56895f"></a><!-- doxytag: member="lm3s_ssi.h::SSI_CR0_SCR" ref="a838e6782dafa1bf89eecb2222f56895f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_CR0_SCR&#160;&#160;&#160;0x0000FF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the bit fields in the SSI_O_CR0 register. </p>

<p>Definition at line <a class="el" href="lm3s__ssi_8h_source.html#l00193">193</a> of file <a class="el" href="lm3s__ssi_8h_source.html">lm3s_ssi.h</a>.</p>

</div>
</div>
</div>


