

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Thu Nov  7 15:54:54 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+------+------+------+------+---------+
        |                                   |                        |   Latency   |   Interval  | Pipeline|
        |              Instance             |         Module         |  min |  max |  min |  max |   Type  |
        +-----------------------------------+------------------------+------+------+------+------+---------+
        |grp_padding2d_fix16_fu_506         |padding2d_fix16         |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_3_fu_517       |padding2d_fix16_3       |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_1_fu_528       |padding2d_fix16_1       |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_2_fu_539       |padding2d_fix16_2       |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_1_fu_550  |depthwise_conv2d_fix_1  |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_2_fu_565  |depthwise_conv2d_fix_2  |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_3_fu_580  |depthwise_conv2d_fix_3  |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_4_fu_595  |depthwise_conv2d_fix_4  |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_fu_610    |depthwise_conv2d_fix    |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_3_fu_625  |pointwise_conv2d_fix_3  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_2_fu_639  |pointwise_conv2d_fix_2  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_fu_653    |pointwise_conv2d_fix    |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_4_fu_667  |pointwise_conv2d_fix_4  |     ?|     ?|     ?|     ?|   none  |
        |grp_max_pooling2d_fix16_1_fu_681   |max_pooling2d_fix16_1   |     ?|     ?|     ?|     ?|   none  |
        |grp_max_pooling2d_fix16_fu_694     |max_pooling2d_fix16     |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_1_fu_707  |pointwise_conv2d_fix_1  |     ?|     ?|     ?|     ?|   none  |
        |grp_up_sampling2d_fix16_fu_719     |up_sampling2d_fix16     |     ?|     ?|     ?|     ?|   none  |
        |grp_up_sampling2d_fix16_1_fu_732   |up_sampling2d_fix16_1   |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_4_fu_745       |padding2d_fix16_4       |  1773|  1773|  1773|  1773|   none  |
        +-----------------------------------+------------------------+------+------+------+------+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  840|  840|        30|          -|          -|    28|    no    |
        | + Loop 1.1      |   28|   28|         1|          -|          -|    28|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    719|
|FIFO             |        -|      -|       -|      -|
|Instance         |        3|     74|   10248|  13493|
|Memory           |       98|      -|       4|     26|
|Multiplexer      |        -|      -|       -|   1391|
|Register         |        -|      -|     506|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      101|     74|   10758|  15629|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       36|     33|      10|     29|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |grp_depthwise_conv2d_fix_fu_610    |depthwise_conv2d_fix    |        0|      5|  592|  733|
    |grp_depthwise_conv2d_fix_1_fu_550  |depthwise_conv2d_fix_1  |        1|      5|  580|  730|
    |grp_depthwise_conv2d_fix_2_fu_565  |depthwise_conv2d_fix_2  |        1|      5|  578|  730|
    |grp_depthwise_conv2d_fix_3_fu_580  |depthwise_conv2d_fix_3  |        1|      5|  578|  730|
    |grp_depthwise_conv2d_fix_4_fu_595  |depthwise_conv2d_fix_4  |        0|      5|  589|  746|
    |grp_max_pooling2d_fix16_fu_694     |max_pooling2d_fix16     |        0|      4|  509|  634|
    |grp_max_pooling2d_fix16_1_fu_681   |max_pooling2d_fix16_1   |        0|      4|  512|  634|
    |network_AXILiteS_s_axi_U           |network_AXILiteS_s_axi  |        0|      0|   36|   40|
    |grp_padding2d_fix16_fu_506         |padding2d_fix16         |        0|      2|  570|  966|
    |grp_padding2d_fix16_1_fu_528       |padding2d_fix16_1       |        0|      2|  570|  966|
    |grp_padding2d_fix16_2_fu_539       |padding2d_fix16_2       |        0|      2|  570|  966|
    |grp_padding2d_fix16_3_fu_517       |padding2d_fix16_3       |        0|      2|  570|  966|
    |grp_padding2d_fix16_4_fu_745       |padding2d_fix16_4       |        0|      0|  254|  529|
    |grp_pointwise_conv2d_fix_fu_653    |pointwise_conv2d_fix    |        0|      5|  578|  640|
    |grp_pointwise_conv2d_fix_1_fu_707  |pointwise_conv2d_fix_1  |        0|      5|  518|  634|
    |grp_pointwise_conv2d_fix_2_fu_639  |pointwise_conv2d_fix_2  |        0|      5|  578|  639|
    |grp_pointwise_conv2d_fix_3_fu_625  |pointwise_conv2d_fix_3  |        0|      5|  581|  641|
    |grp_pointwise_conv2d_fix_4_fu_667  |pointwise_conv2d_fix_4  |        0|      5|  577|  639|
    |grp_up_sampling2d_fix16_fu_719     |up_sampling2d_fix16     |        0|      4|  454|  465|
    |grp_up_sampling2d_fix16_1_fu_732   |up_sampling2d_fix16_1   |        0|      4|  454|  465|
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |Total                              |                        |        3|     74|10248|13493|
    +-----------------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+-------------------------------+---------+---+----+-------+-----+------+-------------+
    |          Memory         |             Module            | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+-------------------------------+---------+---+----+-------+-----+------+-------------+
    |MaxPooling2D_0_array_U   |network_MaxPooling2D_0_array   |        4|  0|   0|   3136|   16|     1|        50176|
    |SeparableConv2D_1_m_s_U  |network_MaxPooling2D_0_array   |        4|  0|   0|   3136|   16|     1|        50176|
    |SeparableConv2D_3_ar_U   |network_MaxPooling2D_0_array   |        4|  0|   0|   3136|   16|     1|        50176|
    |MaxPooling2D_1_array_U   |network_MaxPooling2D_1_array   |        1|  0|   0|    392|   16|     1|         6272|
    |SeparableConv2D_2_m_s_U  |network_MaxPooling2D_1_array   |        1|  0|   0|    392|   16|     1|         6272|
    |SeparableConv2D_2_ar_U   |network_MaxPooling2D_1_array   |        1|  0|   0|    392|   16|     1|         6272|
    |Padding2D_0_array_U      |network_Padding2D_0_array      |        1|  0|   0|    900|   16|     1|        14400|
    |Padding2D_1_array_U      |network_Padding2D_1_array      |        4|  0|   0|   4096|   16|     1|        65536|
    |Padding2D_2_array_U      |network_Padding2D_2_array      |        1|  0|   0|    648|   16|     1|        10368|
    |Padding2D_3_array_U      |network_Padding2D_3_array      |        2|  0|   0|   2048|   16|     1|        32768|
    |Padding2D_4_array_U      |network_Padding2D_4_array      |       16|  0|   0|  14400|   16|     1|       230400|
    |SeparableConv2D_0_ar_U   |network_SeparableConv2D_0_ar   |       16|  0|   0|  12544|   16|     1|       200704|
    |UpSampling2D_1_array_U   |network_SeparableConv2D_0_ar   |       16|  0|   0|  12544|   16|     1|       200704|
    |SeparableConv2D_4_m_s_U  |network_SeparableConv2D_0_ar   |       16|  0|   0|  12544|   16|     1|       200704|
    |SeparableConv2D_0_m_s_U  |network_SeparableConv2D_0_m_s  |        1|  0|   0|    784|   16|     1|        12544|
    |SeparableConv2D_4_ar_U   |network_SeparableConv2D_0_m_s  |        1|  0|   0|    784|   16|     1|        12544|
    |SeparableConv2D_1_ar_U   |network_SeparableConv2D_1_ar   |        2|  0|   0|   1568|   16|     1|        25088|
    |UpSampling2D_0_array_U   |network_SeparableConv2D_1_ar   |        2|  0|   0|   1568|   16|     1|        25088|
    |SeparableConv2D_3_m_s_U  |network_SeparableConv2D_1_ar   |        2|  0|   0|   1568|   16|     1|        25088|
    |input_0_array_0_U        |network_input_0_array_0        |        1|  0|   0|    784|   16|     1|        12544|
    |out_0_id_V_U             |network_out_0_id_V             |        0|  2|  13|    784|    1|     1|          784|
    |out_0_dest_V_U           |network_out_0_id_V             |        0|  2|  13|    784|    1|     1|          784|
    |out_0_keep_V_U           |network_out_0_keep_V           |        1|  0|   0|    784|    2|     1|         1568|
    |out_0_strb_V_U           |network_out_0_keep_V           |        1|  0|   0|    784|    2|     1|         1568|
    +-------------------------+-------------------------------+---------+---+----+-------+-----+------+-------------+
    |Total                    |                               |       98|  4|  26|  80500|  326|    24|      1242528|
    +-------------------------+-------------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |depth_fu_1217_p2                       |     +    |      0|  0|  39|          32|           1|
    |height_2_fu_1021_p2                    |     +    |      0|  0|  15|           5|           1|
    |height_3_fu_1263_p2                    |     +    |      0|  0|  39|          32|           1|
    |tmp_11_fu_1098_p2                      |     +    |      0|  0|  13|          11|          11|
    |tmp_12_fu_1273_p2                      |     +    |      0|  0|  45|          38|          38|
    |tmp_19_fu_1362_p2                      |     +    |      0|  0|  13|          11|          11|
    |tmp_20_fu_1372_p2                      |     +    |      0|  0|  13|          11|          11|
    |tmp_75_fu_1399_p2                      |     +    |      0|  0|  10|           2|           1|
    |tmp_77_fu_1426_p2                      |     +    |      0|  0|  15|           5|           2|
    |tmp_79_fu_1442_p2                      |     +    |      0|  0|  15|           5|           2|
    |width_1_fu_1063_p2                     |     +    |      0|  0|  15|           5|           1|
    |width_2_fu_1352_p2                     |     +    |      0|  0|  39|          32|           1|
    |tmp_10_fu_1247_p2                      |     -    |      0|  0|  45|          38|          38|
    |tmp_15_fu_1302_p2                      |     -    |      0|  0|  13|          11|          11|
    |tmp_18_fu_1332_p2                      |     -    |      0|  0|  13|          11|          11|
    |tmp_7_fu_1051_p2                       |     -    |      0|  0|  13|          11|          11|
    |ap_block_state3                        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1856                      |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |input_data_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |input_data_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |output_data_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |output_data_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond4_fu_1015_p2                   |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_1057_p2                    |   icmp   |      0|  0|  11|           5|           4|
    |input_data_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |input_data_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_69_fu_1211_p2                      |   icmp   |      0|  0|  18|          32|           1|
    |tmp_71_fu_1257_p2                      |   icmp   |      0|  0|  18|          32|           5|
    |tmp_73_fu_1346_p2                      |   icmp   |      0|  0|  18|          32|           5|
    |tmp_76_fu_1409_p2                      |   icmp   |      0|  0|  18|          32|           1|
    |tmp_78_fu_1436_p2                      |   icmp   |      0|  0|  18|          32|           5|
    |tmp_80_fu_1451_p2                      |   icmp   |      0|  0|  18|          32|           5|
    |tmp_user_V_fu_1389_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state47                       |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1850                      |    or    |      0|  0|   2|           1|           1|
    |tmp_74_fu_1383_p2                      |    or    |      0|  0|  32|          32|          32|
    |tmp_fu_1377_p2                         |    or    |      0|  0|  32|          32|          32|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 719|         610|         287|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |MaxPooling2D_0_array_address0    |   15|          3|   12|         36|
    |MaxPooling2D_0_array_ce0         |   15|          3|    1|          3|
    |MaxPooling2D_0_array_we0         |    9|          2|    1|          2|
    |MaxPooling2D_1_array_address0    |   15|          3|    9|         27|
    |MaxPooling2D_1_array_ce0         |   15|          3|    1|          3|
    |MaxPooling2D_1_array_we0         |    9|          2|    1|          2|
    |Padding2D_0_array_address0       |   15|          3|   10|         30|
    |Padding2D_0_array_ce0            |   15|          3|    1|          3|
    |Padding2D_0_array_we0            |    9|          2|    1|          2|
    |Padding2D_1_array_address0       |   15|          3|   12|         36|
    |Padding2D_1_array_ce0            |   15|          3|    1|          3|
    |Padding2D_1_array_we0            |    9|          2|    1|          2|
    |Padding2D_2_array_address0       |   15|          3|   10|         30|
    |Padding2D_2_array_ce0            |   15|          3|    1|          3|
    |Padding2D_2_array_we0            |    9|          2|    1|          2|
    |Padding2D_3_array_address0       |   15|          3|   11|         33|
    |Padding2D_3_array_ce0            |   15|          3|    1|          3|
    |Padding2D_3_array_we0            |    9|          2|    1|          2|
    |Padding2D_4_array_address0       |   15|          3|   14|         42|
    |Padding2D_4_array_ce0            |   15|          3|    1|          3|
    |Padding2D_4_array_we0            |    9|          2|    1|          2|
    |SeparableConv2D_0_ar_address0    |   15|          3|   14|         42|
    |SeparableConv2D_0_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_0_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_0_m_s_address0   |   15|          3|   10|         30|
    |SeparableConv2D_0_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_0_m_s_we0        |    9|          2|    1|          2|
    |SeparableConv2D_1_ar_address0    |   15|          3|   11|         33|
    |SeparableConv2D_1_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_1_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_1_m_s_address0   |   15|          3|   12|         36|
    |SeparableConv2D_1_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_1_m_s_we0        |    9|          2|    1|          2|
    |SeparableConv2D_2_ar_address0    |   15|          3|    9|         27|
    |SeparableConv2D_2_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_2_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_2_m_s_address0   |   15|          3|    9|         27|
    |SeparableConv2D_2_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_2_m_s_we0        |    9|          2|    1|          2|
    |SeparableConv2D_3_ar_address0    |   15|          3|   12|         36|
    |SeparableConv2D_3_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_3_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_3_m_s_address0   |   15|          3|   11|         33|
    |SeparableConv2D_3_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_3_m_s_we0        |    9|          2|    1|          2|
    |SeparableConv2D_4_ar_address0    |   15|          3|   10|         30|
    |SeparableConv2D_4_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_4_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_4_m_s_address0   |   15|          3|   14|         42|
    |SeparableConv2D_4_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_4_m_s_we0        |    9|          2|    1|          2|
    |UpSampling2D_0_array_address0    |   15|          3|   11|         33|
    |UpSampling2D_0_array_ce0         |   15|          3|    1|          3|
    |UpSampling2D_0_array_we0         |    9|          2|    1|          2|
    |UpSampling2D_1_array_address0    |   15|          3|   14|         42|
    |UpSampling2D_1_array_ce0         |   15|          3|    1|          3|
    |UpSampling2D_1_array_we0         |    9|          2|    1|          2|
    |ap_NS_fsm                        |  209|         48|    1|         48|
    |depth7_reg_454                   |    9|          2|   32|         64|
    |height8_reg_466                  |    9|          2|   32|         64|
    |height_reg_432                   |    9|          2|    5|         10|
    |input_0_array_0_address0         |   15|          3|   10|         30|
    |input_0_array_0_ce0              |   15|          3|    1|          3|
    |input_data_TDATA_blk_n           |    9|          2|    1|          2|
    |input_data_V_data_V_0_data_out   |    9|          2|   16|         32|
    |input_data_V_data_V_0_state      |   15|          3|    2|          6|
    |input_data_V_dest_V_0_data_out   |    9|          2|    1|          2|
    |input_data_V_dest_V_0_state      |   15|          3|    2|          6|
    |input_data_V_id_V_0_data_out     |    9|          2|    1|          2|
    |input_data_V_id_V_0_state        |   15|          3|    2|          6|
    |input_data_V_keep_V_0_data_out   |    9|          2|    2|          4|
    |input_data_V_keep_V_0_state      |   15|          3|    2|          6|
    |input_data_V_strb_V_0_data_out   |    9|          2|    2|          4|
    |input_data_V_strb_V_0_state      |   15|          3|    2|          6|
    |out_0_dest_V_address0            |   15|          3|   10|         30|
    |out_0_id_V_address0              |   15|          3|   10|         30|
    |out_0_keep_V_address0            |   15|          3|   10|         30|
    |out_0_strb_V_address0            |   15|          3|   10|         30|
    |output_data_TDATA_blk_n          |    9|          2|    1|          2|
    |output_data_V_data_V_1_data_out  |    9|          2|   16|         32|
    |output_data_V_data_V_1_state     |   15|          3|    2|          6|
    |output_data_V_dest_V_1_data_out  |    9|          2|    1|          2|
    |output_data_V_dest_V_1_state     |   15|          3|    2|          6|
    |output_data_V_id_V_1_data_out    |    9|          2|    1|          2|
    |output_data_V_id_V_1_state       |   15|          3|    2|          6|
    |output_data_V_keep_V_1_data_out  |    9|          2|    2|          4|
    |output_data_V_keep_V_1_state     |   15|          3|    2|          6|
    |output_data_V_last_V_1_data_out  |    9|          2|    1|          2|
    |output_data_V_last_V_1_state     |   15|          3|    2|          6|
    |output_data_V_strb_V_1_data_out  |    9|          2|    2|          4|
    |output_data_V_strb_V_1_state     |   15|          3|    2|          6|
    |output_data_V_user_V_1_data_out  |    9|          2|    1|          2|
    |output_data_V_user_V_1_state     |   15|          3|    2|          6|
    |width9_reg_478                   |    9|          2|   32|         64|
    |width_reg_443                    |    9|          2|    5|         10|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 1391|        292|  483|       1321|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |MaxPooling2D_0_depth                            |   0|   0|   16|         16|
    |MaxPooling2D_0_heigh                            |   0|   0|   16|         16|
    |MaxPooling2D_0_width                            |   0|   0|   16|         16|
    |MaxPooling2D_1_depth                            |   0|   0|   16|         16|
    |MaxPooling2D_1_heigh                            |   0|   0|   16|         16|
    |MaxPooling2D_1_width                            |   0|   0|   16|         16|
    |Padding2D_0_depth                               |   0|   0|   16|         16|
    |Padding2D_0_height                              |   0|   0|   16|         16|
    |Padding2D_0_width                               |   0|   0|   16|         16|
    |Padding2D_1_depth                               |   0|   0|   16|         16|
    |Padding2D_1_height                              |   0|   0|   16|         16|
    |Padding2D_1_width                               |   0|   0|   16|         16|
    |Padding2D_2_depth                               |   0|   0|   16|         16|
    |Padding2D_2_height                              |   0|   0|   16|         16|
    |Padding2D_2_width                               |   0|   0|   16|         16|
    |Padding2D_3_depth                               |   0|   0|   16|         16|
    |Padding2D_3_height                              |   0|   0|   16|         16|
    |Padding2D_3_width                               |   0|   0|   16|         16|
    |Padding2D_4_depth                               |   0|   0|   16|         16|
    |Padding2D_4_height                              |   0|   0|   16|         16|
    |Padding2D_4_width                               |   0|   0|   16|         16|
    |SeparableConv2D_0_de                            |   0|   0|   16|         16|
    |SeparableConv2D_0_he                            |   0|   0|   16|         16|
    |SeparableConv2D_0_wi                            |   0|   0|   16|         16|
    |SeparableConv2D_1_de                            |   0|   0|   16|         16|
    |SeparableConv2D_1_he                            |   0|   0|   16|         16|
    |SeparableConv2D_1_wi                            |   0|   0|   16|         16|
    |SeparableConv2D_2_de                            |   0|   0|   16|         16|
    |SeparableConv2D_2_he                            |   0|   0|   16|         16|
    |SeparableConv2D_2_wi                            |   0|   0|   16|         16|
    |SeparableConv2D_3_de                            |   0|   0|   16|         16|
    |SeparableConv2D_3_he                            |   0|   0|   16|         16|
    |SeparableConv2D_3_wi                            |   0|   0|   16|         16|
    |SeparableConv2D_4_de                            |   0|   0|   16|         16|
    |SeparableConv2D_4_he                            |   0|   0|   16|         16|
    |SeparableConv2D_4_wi                            |   0|   0|   16|         16|
    |UpSampling2D_0_depth                            |   0|   0|   16|         16|
    |UpSampling2D_0_heigh                            |   0|   0|   16|         16|
    |UpSampling2D_0_width                            |   0|   0|   16|         16|
    |UpSampling2D_1_depth                            |   0|   0|   16|         16|
    |UpSampling2D_1_heigh                            |   0|   0|   16|         16|
    |UpSampling2D_1_width                            |   0|   0|   16|         16|
    |ap_CS_fsm                                       |  47|   0|   47|          0|
    |depth7_reg_454                                  |  32|   0|   32|          0|
    |depth_reg_1598                                  |  32|   0|   32|          0|
    |grp_depthwise_conv2d_fix_1_fu_550_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_2_fu_565_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_3_fu_580_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_4_fu_595_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_fu_610_ap_start_reg    |   1|   0|    1|          0|
    |grp_max_pooling2d_fix16_1_fu_681_ap_start_reg   |   1|   0|    1|          0|
    |grp_max_pooling2d_fix16_fu_694_ap_start_reg     |   1|   0|    1|          0|
    |grp_padding2d_fix16_1_fu_528_ap_start_reg       |   1|   0|    1|          0|
    |grp_padding2d_fix16_2_fu_539_ap_start_reg       |   1|   0|    1|          0|
    |grp_padding2d_fix16_3_fu_517_ap_start_reg       |   1|   0|    1|          0|
    |grp_padding2d_fix16_4_fu_745_ap_start_reg       |   1|   0|    1|          0|
    |grp_padding2d_fix16_fu_506_ap_start_reg         |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_1_fu_707_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_2_fu_639_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_3_fu_625_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_4_fu_667_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_fu_653_ap_start_reg    |   1|   0|    1|          0|
    |grp_up_sampling2d_fix16_1_fu_732_ap_start_reg   |   1|   0|    1|          0|
    |grp_up_sampling2d_fix16_fu_719_ap_start_reg     |   1|   0|    1|          0|
    |height8_reg_466                                 |  32|   0|   32|          0|
    |height_2_reg_1460                               |   5|   0|    5|          0|
    |height_3_reg_1611                               |  32|   0|   32|          0|
    |height_reg_432                                  |   5|   0|    5|          0|
    |input_data_V_data_V_0_payload_A                 |  16|   0|   16|          0|
    |input_data_V_data_V_0_payload_B                 |  16|   0|   16|          0|
    |input_data_V_data_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_data_V_data_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_data_V_data_V_0_state                     |   2|   0|    2|          0|
    |input_data_V_dest_V_0_payload_A                 |   1|   0|    1|          0|
    |input_data_V_dest_V_0_payload_B                 |   1|   0|    1|          0|
    |input_data_V_dest_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_data_V_dest_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_data_V_dest_V_0_state                     |   2|   0|    2|          0|
    |input_data_V_id_V_0_payload_A                   |   1|   0|    1|          0|
    |input_data_V_id_V_0_payload_B                   |   1|   0|    1|          0|
    |input_data_V_id_V_0_sel_rd                      |   1|   0|    1|          0|
    |input_data_V_id_V_0_sel_wr                      |   1|   0|    1|          0|
    |input_data_V_id_V_0_state                       |   2|   0|    2|          0|
    |input_data_V_keep_V_0_payload_A                 |   2|   0|    2|          0|
    |input_data_V_keep_V_0_payload_B                 |   2|   0|    2|          0|
    |input_data_V_keep_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_data_V_keep_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_data_V_keep_V_0_state                     |   2|   0|    2|          0|
    |input_data_V_strb_V_0_payload_A                 |   2|   0|    2|          0|
    |input_data_V_strb_V_0_payload_B                 |   2|   0|    2|          0|
    |input_data_V_strb_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_data_V_strb_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_data_V_strb_V_0_state                     |   2|   0|    2|          0|
    |output_data_V_data_V_1_payload_A                |  16|   0|   16|          0|
    |output_data_V_data_V_1_payload_B                |  16|   0|   16|          0|
    |output_data_V_data_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_data_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_data_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_dest_V_1_payload_A                |   1|   0|    1|          0|
    |output_data_V_dest_V_1_payload_B                |   1|   0|    1|          0|
    |output_data_V_dest_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_dest_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_dest_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_id_V_1_payload_A                  |   1|   0|    1|          0|
    |output_data_V_id_V_1_payload_B                  |   1|   0|    1|          0|
    |output_data_V_id_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_V_id_V_1_sel_wr                     |   1|   0|    1|          0|
    |output_data_V_id_V_1_state                      |   2|   0|    2|          0|
    |output_data_V_keep_V_1_payload_A                |   2|   0|    2|          0|
    |output_data_V_keep_V_1_payload_B                |   2|   0|    2|          0|
    |output_data_V_keep_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_keep_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_keep_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_last_V_1_payload_A                |   1|   0|    1|          0|
    |output_data_V_last_V_1_payload_B                |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_last_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_strb_V_1_payload_A                |   2|   0|    2|          0|
    |output_data_V_strb_V_1_payload_B                |   2|   0|    2|          0|
    |output_data_V_strb_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_strb_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_strb_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_user_V_1_payload_A                |   1|   0|    1|          0|
    |output_data_V_user_V_1_payload_B                |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_user_V_1_state                    |   2|   0|    2|          0|
    |reg_1003                                        |   0|   0|   16|         16|
    |reg_1009                                        |   0|   0|   16|         16|
    |reg_887                                         |   0|   0|   16|         16|
    |reg_894                                         |   0|   0|   16|         16|
    |reg_901                                         |   0|   0|   16|         16|
    |reg_907                                         |   0|   0|   16|         16|
    |reg_913                                         |   0|   0|   16|         16|
    |reg_919                                         |   0|   0|   16|         16|
    |reg_926                                         |   0|   0|   16|         16|
    |reg_933                                         |   0|   0|   16|         16|
    |reg_939                                         |   0|   0|   16|         16|
    |reg_945                                         |   0|   0|   16|         16|
    |reg_951                                         |   0|   0|   16|         16|
    |reg_958                                         |   0|   0|   16|         16|
    |reg_965                                         |   0|   0|   16|         16|
    |reg_971                                         |   0|   0|   16|         16|
    |reg_977                                         |   0|   0|   16|         16|
    |reg_983                                         |   0|   0|   16|         16|
    |reg_990                                         |   0|   0|   16|         16|
    |reg_997                                         |   0|   0|   16|         16|
    |tmp_10_reg_1603                                 |  36|   0|   38|          2|
    |tmp_15_reg_1616                                 |   9|   0|   11|          2|
    |tmp_18_reg_1621                                 |   9|   0|   11|          2|
    |tmp_20_reg_1644                                 |  11|   0|   11|          0|
    |tmp_76_reg_1654                                 |   1|   0|    1|          0|
    |tmp_77_cast_reg_1626                            |   0|   0|   17|         17|
    |tmp_7_reg_1465                                  |   9|   0|   11|          2|
    |tmp_data_V_1_reg_1678                           |  16|   0|   16|          0|
    |tmp_last_V_reg_490                              |   1|   0|    1|          0|
    |tmp_user_V_reg_1649                             |   1|   0|    1|          0|
    |width9_reg_478                                  |  32|   0|   32|          0|
    |width_2_reg_1634                                |  32|   0|   32|          0|
    |width_reg_443                                   |   5|   0|    5|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 506|   0| 1523|       1017|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |        network       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |        network       | return value |
|interrupt               | out |    1| ap_ctrl_hs |        network       | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_V_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_V_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_V_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_V_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_V_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_V_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_V_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_V_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_V_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_V_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_V_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_V_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond4)
	3  / (!exitcond4)
3 --> 
	3  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	47  / (!tmp_69)
	42  / (tmp_69)
42 --> 
	43  / (tmp_71)
	41  / (!tmp_71)
43 --> 
	44  / (tmp_73)
	42  / (!tmp_73)
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	43  / true
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_V_data_V), !map !489"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_keep_V), !map !493"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_strb_V), !map !497"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_user_V), !map !501"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_last_V), !map !505"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_id_V), !map !509"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_dest_V), !map !513"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_V_data_V), !map !517"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_keep_V), !map !521"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_strb_V), !map !525"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_user_V), !map !529"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_last_V), !map !533"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_id_V), !map !537"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_dest_V), !map !541"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind"   --->   Operation 62 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (3.25ns)   --->   "%input_0_array_0 = alloca [784 x i16], align 2" [mnist_AXI_Stream.cpp:28]   --->   Operation 63 'alloca' 'input_0_array_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 64 [1/1] (3.25ns)   --->   "%out_0_keep_V = alloca [784 x i2], align 1" [mnist_AXI_Stream.cpp:31]   --->   Operation 64 'alloca' 'out_0_keep_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 65 [1/1] (3.25ns)   --->   "%out_0_strb_V = alloca [784 x i2], align 1" [mnist_AXI_Stream.cpp:31]   --->   Operation 65 'alloca' 'out_0_strb_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 66 [1/1] (2.56ns)   --->   "%out_0_id_V = alloca [784 x i1], align 1" [mnist_AXI_Stream.cpp:31]   --->   Operation 66 'alloca' 'out_0_id_V' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 67 [1/1] (2.56ns)   --->   "%out_0_dest_V = alloca [784 x i1], align 1" [mnist_AXI_Stream.cpp:31]   --->   Operation 67 'alloca' 'out_0_dest_V' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [mnist_AXI_Stream.cpp:23]   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [mnist_AXI_Stream.cpp:24]   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [mnist_AXI_Stream.cpp:25]   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.76ns)   --->   "br label %.preheader60.0" [mnist_AXI_Stream.cpp:34]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%height = phi i5 [ 0, %.preheader61.preheader ], [ %height_2, %.preheader60.0.loopexit ]" [mnist_AXI_Stream.cpp:34]   --->   Operation 72 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %height, -4" [mnist_AXI_Stream.cpp:34]   --->   Operation 73 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 74 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.78ns)   --->   "%height_2 = add i5 %height, 1" [mnist_AXI_Stream.cpp:34]   --->   Operation 75 'add' 'height_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader61.1, label %.preheader59.preheader.0" [mnist_AXI_Stream.cpp:34]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %height, i5 0)" [mnist_AXI_Stream.cpp:34]   --->   Operation 77 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_5 to i11" [mnist_AXI_Stream.cpp:34]   --->   Operation 78 'zext' 'p_shl_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %height, i2 0)" [mnist_AXI_Stream.cpp:34]   --->   Operation 79 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_6 to i11" [mnist_AXI_Stream.cpp:37]   --->   Operation 80 'zext' 'p_shl1_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.73ns)   --->   "%tmp_7 = sub i11 %p_shl_cast, %p_shl1_cast" [mnist_AXI_Stream.cpp:37]   --->   Operation 81 'sub' 'tmp_7' <Predicate = (!exitcond4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.76ns)   --->   "br label %.preheader59.0" [mnist_AXI_Stream.cpp:35]   --->   Operation 82 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 83 [2/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.4([784 x i16]* %input_0_array_0, [900 x i16]* @Padding2D_0_array)" [mnist_AXI_Stream.cpp:47]   --->   Operation 83 'call' <Predicate = (exitcond4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.89>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%width = phi i5 [ %width_1, %0 ], [ 0, %.preheader59.preheader.0 ]" [mnist_AXI_Stream.cpp:35]   --->   Operation 84 'phi' 'width' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %width, -4" [mnist_AXI_Stream.cpp:35]   --->   Operation 85 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 86 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.78ns)   --->   "%width_1 = add i5 %width, 1" [mnist_AXI_Stream.cpp:35]   --->   Operation 87 'add' 'width_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader60.0.loopexit, label %0" [mnist_AXI_Stream.cpp:35]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%empty_23 = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V)" [mnist_AXI_Stream.cpp:36]   --->   Operation 89 'read' 'empty_23' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_23, 0" [mnist_AXI_Stream.cpp:36]   --->   Operation 90 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_23, 1" [mnist_AXI_Stream.cpp:36]   --->   Operation 91 'extractvalue' 'tmp_keep_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_23, 2" [mnist_AXI_Stream.cpp:36]   --->   Operation 92 'extractvalue' 'tmp_strb_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_23, 5" [mnist_AXI_Stream.cpp:36]   --->   Operation 93 'extractvalue' 'tmp_id_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_23, 6" [mnist_AXI_Stream.cpp:36]   --->   Operation 94 'extractvalue' 'tmp_dest_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_71_cast = zext i5 %width to i11" [mnist_AXI_Stream.cpp:37]   --->   Operation 95 'zext' 'tmp_71_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.63ns)   --->   "%tmp_11 = add i11 %tmp_7, %tmp_71_cast" [mnist_AXI_Stream.cpp:37]   --->   Operation 96 'add' 'tmp_11' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i11 %tmp_11 to i64" [mnist_AXI_Stream.cpp:37]   --->   Operation 97 'sext' 'tmp_11_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%input_0_array_0_add = getelementptr [784 x i16]* %input_0_array_0, i64 0, i64 %tmp_11_cast" [mnist_AXI_Stream.cpp:37]   --->   Operation 98 'getelementptr' 'input_0_array_0_add' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%out_0_keep_V_addr = getelementptr [784 x i2]* %out_0_keep_V, i64 0, i64 %tmp_11_cast" [mnist_AXI_Stream.cpp:40]   --->   Operation 99 'getelementptr' 'out_0_keep_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%out_0_strb_V_addr = getelementptr [784 x i2]* %out_0_strb_V, i64 0, i64 %tmp_11_cast" [mnist_AXI_Stream.cpp:41]   --->   Operation 100 'getelementptr' 'out_0_strb_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%out_0_id_V_addr = getelementptr [784 x i1]* %out_0_id_V, i64 0, i64 %tmp_11_cast" [mnist_AXI_Stream.cpp:39]   --->   Operation 101 'getelementptr' 'out_0_id_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%out_0_dest_V_addr = getelementptr [784 x i1]* %out_0_dest_V, i64 0, i64 %tmp_11_cast" [mnist_AXI_Stream.cpp:38]   --->   Operation 102 'getelementptr' 'out_0_dest_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (3.25ns)   --->   "store i16 %tmp_data_V, i16* %input_0_array_0_add, align 2" [mnist_AXI_Stream.cpp:37]   --->   Operation 103 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_3 : Operation 104 [1/1] (2.56ns)   --->   "store i1 %tmp_dest_V, i1* %out_0_dest_V_addr, align 1" [mnist_AXI_Stream.cpp:38]   --->   Operation 104 'store' <Predicate = (!exitcond)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_3 : Operation 105 [1/1] (2.56ns)   --->   "store i1 %tmp_id_V, i1* %out_0_id_V_addr, align 2" [mnist_AXI_Stream.cpp:39]   --->   Operation 105 'store' <Predicate = (!exitcond)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_3 : Operation 106 [1/1] (3.25ns)   --->   "store i2 %tmp_keep_V, i2* %out_0_keep_V_addr, align 2" [mnist_AXI_Stream.cpp:40]   --->   Operation 106 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_3 : Operation 107 [1/1] (3.25ns)   --->   "store i2 %tmp_strb_V, i2* %out_0_strb_V_addr, align 1" [mnist_AXI_Stream.cpp:41]   --->   Operation 107 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader59.0" [mnist_AXI_Stream.cpp:35]   --->   Operation 108 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader60.0"   --->   Operation 109 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 110 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.4([784 x i16]* %input_0_array_0, [900 x i16]* @Padding2D_0_array)" [mnist_AXI_Stream.cpp:47]   --->   Operation 110 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%Padding2D_0_depth_lo = load i16* @Padding2D_0_depth, align 2" [mnist_AXI_Stream.cpp:51]   --->   Operation 111 'load' 'Padding2D_0_depth_lo' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%Padding2D_0_height_l = load i16* @Padding2D_0_height, align 2" [mnist_AXI_Stream.cpp:51]   --->   Operation 112 'load' 'Padding2D_0_height_l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%Padding2D_0_width_lo = load i16* @Padding2D_0_width, align 2" [mnist_AXI_Stream.cpp:51]   --->   Operation 113 'load' 'Padding2D_0_width_lo' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_he_1 = load i16* @SeparableConv2D_0_he, align 2" [mnist_AXI_Stream.cpp:51]   --->   Operation 114 'load' 'SeparableConv2D_0_he_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_wi_1 = load i16* @SeparableConv2D_0_wi, align 2" [mnist_AXI_Stream.cpp:51]   --->   Operation 115 'load' 'SeparableConv2D_0_wi_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix(i16 %Padding2D_0_height_l, i16 %Padding2D_0_width_lo, i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, [784 x i16]* @SeparableConv2D_0_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:51]   --->   Operation 116 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 117 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix(i16 %Padding2D_0_height_l, i16 %Padding2D_0_width_lo, i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, [784 x i16]* @SeparableConv2D_0_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:51]   --->   Operation 117 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_de_1 = load i16* @SeparableConv2D_0_de, align 2" [mnist_AXI_Stream.cpp:51]   --->   Operation 118 'load' 'SeparableConv2D_0_de_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix(i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, i16 %SeparableConv2D_0_de_1, [12544 x i16]* @SeparableConv2D_0_ar)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:51]   --->   Operation 119 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 120 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix(i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, i16 %SeparableConv2D_0_de_1, [12544 x i16]* @SeparableConv2D_0_ar)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:51]   --->   Operation 120 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_he_2 = load i16* @SeparableConv2D_0_he, align 2" [mnist_AXI_Stream.cpp:61]   --->   Operation 121 'load' 'SeparableConv2D_0_he_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_wi_2 = load i16* @SeparableConv2D_0_wi, align 2" [mnist_AXI_Stream.cpp:61]   --->   Operation 122 'load' 'SeparableConv2D_0_wi_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_depth_1 = load i16* @MaxPooling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:61]   --->   Operation 123 'load' 'MaxPooling2D_0_depth_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_heigh_1 = load i16* @MaxPooling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:61]   --->   Operation 124 'load' 'MaxPooling2D_0_heigh_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_width_1 = load i16* @MaxPooling2D_0_width, align 2" [mnist_AXI_Stream.cpp:61]   --->   Operation 125 'load' 'MaxPooling2D_0_width_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [2/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16.1(i16 zeroext %SeparableConv2D_0_he_2, i16 zeroext %SeparableConv2D_0_wi_2, i16 zeroext %MaxPooling2D_0_depth_1, i16 zeroext %MaxPooling2D_0_heigh_1, i16 zeroext %MaxPooling2D_0_width_1)" [mnist_AXI_Stream.cpp:61]   --->   Operation 126 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 127 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16.1(i16 zeroext %SeparableConv2D_0_he_2, i16 zeroext %SeparableConv2D_0_wi_2, i16 zeroext %MaxPooling2D_0_depth_1, i16 zeroext %MaxPooling2D_0_heigh_1, i16 zeroext %MaxPooling2D_0_width_1)" [mnist_AXI_Stream.cpp:61]   --->   Operation 127 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 8.45>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_depth_2 = load i16* @MaxPooling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:66]   --->   Operation 128 'load' 'MaxPooling2D_0_depth_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_heigh_2 = load i16* @MaxPooling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:66]   --->   Operation 129 'load' 'MaxPooling2D_0_heigh_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_width_2 = load i16* @MaxPooling2D_0_width, align 2" [mnist_AXI_Stream.cpp:66]   --->   Operation 130 'load' 'MaxPooling2D_0_width_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [2/2] (8.45ns)   --->   "call fastcc void @padding2d_fix16.3(i16 %MaxPooling2D_0_depth_2, i16 %MaxPooling2D_0_heigh_2, i16 %MaxPooling2D_0_width_2, [3136 x i16]* @MaxPooling2D_0_array, [4096 x i16]* @Padding2D_1_array)" [mnist_AXI_Stream.cpp:66]   --->   Operation 131 'call' <Predicate = true> <Delay = 8.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 132 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.3(i16 %MaxPooling2D_0_depth_2, i16 %MaxPooling2D_0_heigh_2, i16 %MaxPooling2D_0_width_2, [3136 x i16]* @MaxPooling2D_0_array, [4096 x i16]* @Padding2D_1_array)" [mnist_AXI_Stream.cpp:66]   --->   Operation 132 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%Padding2D_1_depth_lo = load i16* @Padding2D_1_depth, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 133 'load' 'Padding2D_1_depth_lo' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%Padding2D_1_height_l = load i16* @Padding2D_1_height, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 134 'load' 'Padding2D_1_height_l' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%Padding2D_1_width_lo = load i16* @Padding2D_1_width, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 135 'load' 'Padding2D_1_width_lo' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_he_1 = load i16* @SeparableConv2D_1_he, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 136 'load' 'SeparableConv2D_1_he_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_wi_1 = load i16* @SeparableConv2D_1_wi, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 137 'load' 'SeparableConv2D_1_wi_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i16 %Padding2D_1_height_l, i16 %Padding2D_1_width_lo, i16 %Padding2D_1_depth_lo, i16 %SeparableConv2D_1_he_1, i16 %SeparableConv2D_1_wi_1, [3136 x i16]* @SeparableConv2D_1_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:71]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 0.00>
ST_14 : Operation 139 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i16 %Padding2D_1_height_l, i16 %Padding2D_1_width_lo, i16 %Padding2D_1_depth_lo, i16 %SeparableConv2D_1_he_1, i16 %SeparableConv2D_1_wi_1, [3136 x i16]* @SeparableConv2D_1_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:71]   --->   Operation 139 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 13> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_de_1 = load i16* @SeparableConv2D_1_de, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 140 'load' 'SeparableConv2D_1_de_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2(i16 zeroext %Padding2D_1_depth_lo, i16 zeroext %SeparableConv2D_1_he_1, i16 zeroext %SeparableConv2D_1_wi_1, i16 zeroext %SeparableConv2D_1_de_1)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:71]   --->   Operation 141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 14> <Delay = 0.00>
ST_16 : Operation 142 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2(i16 zeroext %Padding2D_1_depth_lo, i16 zeroext %SeparableConv2D_1_he_1, i16 zeroext %SeparableConv2D_1_wi_1, i16 zeroext %SeparableConv2D_1_de_1)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:71]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_he_2 = load i16* @SeparableConv2D_1_he, align 2" [mnist_AXI_Stream.cpp:81]   --->   Operation 143 'load' 'SeparableConv2D_1_he_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_wi_2 = load i16* @SeparableConv2D_1_wi, align 2" [mnist_AXI_Stream.cpp:81]   --->   Operation 144 'load' 'SeparableConv2D_1_wi_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_depth_1 = load i16* @MaxPooling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:81]   --->   Operation 145 'load' 'MaxPooling2D_1_depth_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_heigh_1 = load i16* @MaxPooling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:81]   --->   Operation 146 'load' 'MaxPooling2D_1_heigh_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_width_1 = load i16* @MaxPooling2D_1_width, align 2" [mnist_AXI_Stream.cpp:81]   --->   Operation 147 'load' 'MaxPooling2D_1_width_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [2/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i16 %SeparableConv2D_1_he_2, i16 %SeparableConv2D_1_wi_2, [1568 x i16]* @SeparableConv2D_1_ar, i16 %MaxPooling2D_1_depth_1, i16 %MaxPooling2D_1_heigh_1, i16 %MaxPooling2D_1_width_1)" [mnist_AXI_Stream.cpp:81]   --->   Operation 148 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 16> <Delay = 0.00>
ST_18 : Operation 149 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i16 %SeparableConv2D_1_he_2, i16 %SeparableConv2D_1_wi_2, [1568 x i16]* @SeparableConv2D_1_ar, i16 %MaxPooling2D_1_depth_1, i16 %MaxPooling2D_1_heigh_1, i16 %MaxPooling2D_1_width_1)" [mnist_AXI_Stream.cpp:81]   --->   Operation 149 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 17> <Delay = 8.45>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_depth_2 = load i16* @MaxPooling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:86]   --->   Operation 150 'load' 'MaxPooling2D_1_depth_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_heigh_2 = load i16* @MaxPooling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:86]   --->   Operation 151 'load' 'MaxPooling2D_1_heigh_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_width_2 = load i16* @MaxPooling2D_1_width, align 2" [mnist_AXI_Stream.cpp:86]   --->   Operation 152 'load' 'MaxPooling2D_1_width_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [2/2] (8.45ns)   --->   "call fastcc void @padding2d_fix16.2(i16 %MaxPooling2D_1_depth_2, i16 %MaxPooling2D_1_heigh_2, i16 %MaxPooling2D_1_width_2, [392 x i16]* @MaxPooling2D_1_array, [648 x i16]* @Padding2D_2_array)" [mnist_AXI_Stream.cpp:86]   --->   Operation 153 'call' <Predicate = true> <Delay = 8.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 18> <Delay = 0.00>
ST_20 : Operation 154 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.2(i16 %MaxPooling2D_1_depth_2, i16 %MaxPooling2D_1_heigh_2, i16 %MaxPooling2D_1_width_2, [392 x i16]* @MaxPooling2D_1_array, [648 x i16]* @Padding2D_2_array)" [mnist_AXI_Stream.cpp:86]   --->   Operation 154 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 19> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%Padding2D_2_depth_lo = load i16* @Padding2D_2_depth, align 2" [mnist_AXI_Stream.cpp:91]   --->   Operation 155 'load' 'Padding2D_2_depth_lo' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%Padding2D_2_height_l = load i16* @Padding2D_2_height, align 2" [mnist_AXI_Stream.cpp:91]   --->   Operation 156 'load' 'Padding2D_2_height_l' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%Padding2D_2_width_lo = load i16* @Padding2D_2_width, align 2" [mnist_AXI_Stream.cpp:91]   --->   Operation 157 'load' 'Padding2D_2_width_lo' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_he_1 = load i16* @SeparableConv2D_2_he, align 2" [mnist_AXI_Stream.cpp:91]   --->   Operation 158 'load' 'SeparableConv2D_2_he_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_wi_1 = load i16* @SeparableConv2D_2_wi, align 2" [mnist_AXI_Stream.cpp:91]   --->   Operation 159 'load' 'SeparableConv2D_2_wi_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.4(i16 %Padding2D_2_height_l, i16 %Padding2D_2_width_lo, i16 %Padding2D_2_depth_lo, i16 %SeparableConv2D_2_he_1, i16 %SeparableConv2D_2_wi_1, [392 x i16]* @SeparableConv2D_2_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:91]   --->   Operation 160 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 20> <Delay = 0.00>
ST_22 : Operation 161 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.4(i16 %Padding2D_2_height_l, i16 %Padding2D_2_width_lo, i16 %Padding2D_2_depth_lo, i16 %SeparableConv2D_2_he_1, i16 %SeparableConv2D_2_wi_1, [392 x i16]* @SeparableConv2D_2_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:91]   --->   Operation 161 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 21> <Delay = 0.00>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_de_1 = load i16* @SeparableConv2D_2_de, align 2" [mnist_AXI_Stream.cpp:91]   --->   Operation 162 'load' 'SeparableConv2D_2_de_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 163 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4(i16 %Padding2D_2_depth_lo, i16 %SeparableConv2D_2_he_1, i16 %SeparableConv2D_2_wi_1, i16 %SeparableConv2D_2_de_1, [392 x i16]* @SeparableConv2D_2_ar)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:91]   --->   Operation 163 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 22> <Delay = 0.00>
ST_24 : Operation 164 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4(i16 %Padding2D_2_depth_lo, i16 %SeparableConv2D_2_he_1, i16 %SeparableConv2D_2_wi_1, i16 %SeparableConv2D_2_de_1, [392 x i16]* @SeparableConv2D_2_ar)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:91]   --->   Operation 164 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 23> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_he_2 = load i16* @SeparableConv2D_2_he, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 165 'load' 'SeparableConv2D_2_he_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_wi_2 = load i16* @SeparableConv2D_2_wi, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 166 'load' 'SeparableConv2D_2_wi_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%UpSampling2D_0_depth_1 = load i16* @UpSampling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 167 'load' 'UpSampling2D_0_depth_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%UpSampling2D_0_heigh_1 = load i16* @UpSampling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 168 'load' 'UpSampling2D_0_heigh_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%UpSampling2D_0_width_1 = load i16* @UpSampling2D_0_width, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 169 'load' 'UpSampling2D_0_width_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [2/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16.1(i16 zeroext %SeparableConv2D_2_he_2, i16 zeroext %SeparableConv2D_2_wi_2, i16 zeroext %UpSampling2D_0_depth_1, i16 zeroext %UpSampling2D_0_heigh_1, i16 zeroext %UpSampling2D_0_width_1)" [mnist_AXI_Stream.cpp:101]   --->   Operation 170 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 24> <Delay = 0.00>
ST_26 : Operation 171 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16.1(i16 zeroext %SeparableConv2D_2_he_2, i16 zeroext %SeparableConv2D_2_wi_2, i16 zeroext %UpSampling2D_0_depth_1, i16 zeroext %UpSampling2D_0_heigh_1, i16 zeroext %UpSampling2D_0_width_1)" [mnist_AXI_Stream.cpp:101]   --->   Operation 171 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 25> <Delay = 8.45>
ST_27 : Operation 172 [1/1] (0.00ns)   --->   "%UpSampling2D_0_depth_2 = load i16* @UpSampling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:106]   --->   Operation 172 'load' 'UpSampling2D_0_depth_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%UpSampling2D_0_heigh_2 = load i16* @UpSampling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:106]   --->   Operation 173 'load' 'UpSampling2D_0_heigh_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%UpSampling2D_0_width_2 = load i16* @UpSampling2D_0_width, align 2" [mnist_AXI_Stream.cpp:106]   --->   Operation 174 'load' 'UpSampling2D_0_width_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 175 [2/2] (8.45ns)   --->   "call fastcc void @padding2d_fix16.1(i16 %UpSampling2D_0_depth_2, i16 %UpSampling2D_0_heigh_2, i16 %UpSampling2D_0_width_2, [1568 x i16]* @UpSampling2D_0_array, [2048 x i16]* @Padding2D_3_array)" [mnist_AXI_Stream.cpp:106]   --->   Operation 175 'call' <Predicate = true> <Delay = 8.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 26> <Delay = 0.00>
ST_28 : Operation 176 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.1(i16 %UpSampling2D_0_depth_2, i16 %UpSampling2D_0_heigh_2, i16 %UpSampling2D_0_width_2, [1568 x i16]* @UpSampling2D_0_array, [2048 x i16]* @Padding2D_3_array)" [mnist_AXI_Stream.cpp:106]   --->   Operation 176 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 27> <Delay = 0.00>
ST_29 : Operation 177 [1/1] (0.00ns)   --->   "%Padding2D_3_depth_lo = load i16* @Padding2D_3_depth, align 2" [mnist_AXI_Stream.cpp:111]   --->   Operation 177 'load' 'Padding2D_3_depth_lo' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 178 [1/1] (0.00ns)   --->   "%Padding2D_3_height_l = load i16* @Padding2D_3_height, align 2" [mnist_AXI_Stream.cpp:111]   --->   Operation 178 'load' 'Padding2D_3_height_l' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 179 [1/1] (0.00ns)   --->   "%Padding2D_3_width_lo = load i16* @Padding2D_3_width, align 2" [mnist_AXI_Stream.cpp:111]   --->   Operation 179 'load' 'Padding2D_3_width_lo' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 180 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_he_1 = load i16* @SeparableConv2D_3_he, align 2" [mnist_AXI_Stream.cpp:111]   --->   Operation 180 'load' 'SeparableConv2D_3_he_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 181 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_wi_1 = load i16* @SeparableConv2D_3_wi, align 2" [mnist_AXI_Stream.cpp:111]   --->   Operation 181 'load' 'SeparableConv2D_3_wi_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 182 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.3(i16 %Padding2D_3_height_l, i16 %Padding2D_3_width_lo, i16 %Padding2D_3_depth_lo, i16 %SeparableConv2D_3_he_1, i16 %SeparableConv2D_3_wi_1, [1568 x i16]* @SeparableConv2D_3_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:111]   --->   Operation 182 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 28> <Delay = 0.00>
ST_30 : Operation 183 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.3(i16 %Padding2D_3_height_l, i16 %Padding2D_3_width_lo, i16 %Padding2D_3_depth_lo, i16 %SeparableConv2D_3_he_1, i16 %SeparableConv2D_3_wi_1, [1568 x i16]* @SeparableConv2D_3_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:111]   --->   Operation 183 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 29> <Delay = 0.00>
ST_31 : Operation 184 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_de_1 = load i16* @SeparableConv2D_3_de, align 2" [mnist_AXI_Stream.cpp:111]   --->   Operation 184 'load' 'SeparableConv2D_3_de_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 185 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3(i16 %Padding2D_3_depth_lo, i16 %SeparableConv2D_3_he_1, i16 %SeparableConv2D_3_wi_1, i16 %SeparableConv2D_3_de_1, [3136 x i16]* @SeparableConv2D_3_ar)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:111]   --->   Operation 185 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 30> <Delay = 0.00>
ST_32 : Operation 186 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3(i16 %Padding2D_3_depth_lo, i16 %SeparableConv2D_3_he_1, i16 %SeparableConv2D_3_wi_1, i16 %SeparableConv2D_3_de_1, [3136 x i16]* @SeparableConv2D_3_ar)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:111]   --->   Operation 186 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 31> <Delay = 0.00>
ST_33 : Operation 187 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_he_2 = load i16* @SeparableConv2D_3_he, align 2" [mnist_AXI_Stream.cpp:121]   --->   Operation 187 'load' 'SeparableConv2D_3_he_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 188 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_wi_2 = load i16* @SeparableConv2D_3_wi, align 2" [mnist_AXI_Stream.cpp:121]   --->   Operation 188 'load' 'SeparableConv2D_3_wi_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 189 [1/1] (0.00ns)   --->   "%UpSampling2D_1_depth_1 = load i16* @UpSampling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:121]   --->   Operation 189 'load' 'UpSampling2D_1_depth_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 190 [1/1] (0.00ns)   --->   "%UpSampling2D_1_heigh_1 = load i16* @UpSampling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:121]   --->   Operation 190 'load' 'UpSampling2D_1_heigh_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 191 [1/1] (0.00ns)   --->   "%UpSampling2D_1_width_1 = load i16* @UpSampling2D_1_width, align 2" [mnist_AXI_Stream.cpp:121]   --->   Operation 191 'load' 'UpSampling2D_1_width_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 192 [2/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i16 zeroext %SeparableConv2D_3_he_2, i16 zeroext %SeparableConv2D_3_wi_2, i16 zeroext %UpSampling2D_1_depth_1, i16 zeroext %UpSampling2D_1_heigh_1, i16 zeroext %UpSampling2D_1_width_1)" [mnist_AXI_Stream.cpp:121]   --->   Operation 192 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 32> <Delay = 0.00>
ST_34 : Operation 193 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i16 zeroext %SeparableConv2D_3_he_2, i16 zeroext %SeparableConv2D_3_wi_2, i16 zeroext %UpSampling2D_1_depth_1, i16 zeroext %UpSampling2D_1_heigh_1, i16 zeroext %UpSampling2D_1_width_1)" [mnist_AXI_Stream.cpp:121]   --->   Operation 193 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 33> <Delay = 8.45>
ST_35 : Operation 194 [1/1] (0.00ns)   --->   "%UpSampling2D_1_depth_2 = load i16* @UpSampling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:126]   --->   Operation 194 'load' 'UpSampling2D_1_depth_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 195 [1/1] (0.00ns)   --->   "%UpSampling2D_1_heigh_2 = load i16* @UpSampling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:126]   --->   Operation 195 'load' 'UpSampling2D_1_heigh_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 196 [1/1] (0.00ns)   --->   "%UpSampling2D_1_width_2 = load i16* @UpSampling2D_1_width, align 2" [mnist_AXI_Stream.cpp:126]   --->   Operation 196 'load' 'UpSampling2D_1_width_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 197 [2/2] (8.45ns)   --->   "call fastcc void @padding2d_fix16(i16 %UpSampling2D_1_depth_2, i16 %UpSampling2D_1_heigh_2, i16 %UpSampling2D_1_width_2, [12544 x i16]* @UpSampling2D_1_array, [14400 x i16]* @Padding2D_4_array)" [mnist_AXI_Stream.cpp:126]   --->   Operation 197 'call' <Predicate = true> <Delay = 8.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 34> <Delay = 0.00>
ST_36 : Operation 198 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i16 %UpSampling2D_1_depth_2, i16 %UpSampling2D_1_heigh_2, i16 %UpSampling2D_1_width_2, [12544 x i16]* @UpSampling2D_1_array, [14400 x i16]* @Padding2D_4_array)" [mnist_AXI_Stream.cpp:126]   --->   Operation 198 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 35> <Delay = 0.00>
ST_37 : Operation 199 [1/1] (0.00ns)   --->   "%Padding2D_4_depth_lo = load i16* @Padding2D_4_depth, align 2" [mnist_AXI_Stream.cpp:131]   --->   Operation 199 'load' 'Padding2D_4_depth_lo' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 200 [1/1] (0.00ns)   --->   "%Padding2D_4_height_l = load i16* @Padding2D_4_height, align 2" [mnist_AXI_Stream.cpp:131]   --->   Operation 200 'load' 'Padding2D_4_height_l' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 201 [1/1] (0.00ns)   --->   "%Padding2D_4_width_lo = load i16* @Padding2D_4_width, align 2" [mnist_AXI_Stream.cpp:131]   --->   Operation 201 'load' 'Padding2D_4_width_lo' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 202 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_he_1 = load i16* @SeparableConv2D_4_he, align 2" [mnist_AXI_Stream.cpp:131]   --->   Operation 202 'load' 'SeparableConv2D_4_he_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 203 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_wi_1 = load i16* @SeparableConv2D_4_wi, align 2" [mnist_AXI_Stream.cpp:131]   --->   Operation 203 'load' 'SeparableConv2D_4_wi_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 204 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i16 %Padding2D_4_height_l, i16 %Padding2D_4_width_lo, i16 %Padding2D_4_depth_lo, i16 %SeparableConv2D_4_he_1, i16 %SeparableConv2D_4_wi_1, [12544 x i16]* @SeparableConv2D_4_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:131]   --->   Operation 204 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 36> <Delay = 0.00>
ST_38 : Operation 205 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i16 %Padding2D_4_height_l, i16 %Padding2D_4_width_lo, i16 %Padding2D_4_depth_lo, i16 %SeparableConv2D_4_he_1, i16 %SeparableConv2D_4_wi_1, [12544 x i16]* @SeparableConv2D_4_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:131]   --->   Operation 205 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 37> <Delay = 0.00>
ST_39 : Operation 206 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_de_1 = load i16* @SeparableConv2D_4_de, align 2" [mnist_AXI_Stream.cpp:131]   --->   Operation 206 'load' 'SeparableConv2D_4_de_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 207 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1(i16 %Padding2D_4_depth_lo, i16 %SeparableConv2D_4_he_1, i16 %SeparableConv2D_4_wi_1, i16 %SeparableConv2D_4_de_1, [784 x i16]* @SeparableConv2D_4_ar)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:131]   --->   Operation 207 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 38> <Delay = 1.76>
ST_40 : Operation 208 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1(i16 %Padding2D_4_depth_lo, i16 %SeparableConv2D_4_he_1, i16 %SeparableConv2D_4_wi_1, i16 %SeparableConv2D_4_de_1, [784 x i16]* @SeparableConv2D_4_ar)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:131]   --->   Operation 208 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 209 [1/1] (1.76ns)   --->   "br label %.loopexit" [mnist_AXI_Stream.cpp:141]   --->   Operation 209 'br' <Predicate = true> <Delay = 1.76>

State 41 <SV = 39> <Delay = 2.75>
ST_41 : Operation 210 [1/1] (0.00ns)   --->   "%depth7 = phi i32 [ 0, %.preheader61.1 ], [ %depth, %.loopexit.loopexit ]"   --->   Operation 210 'phi' 'depth7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 211 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_de_2 = load i16* @SeparableConv2D_4_de, align 2" [mnist_AXI_Stream.cpp:141]   --->   Operation 211 'load' 'SeparableConv2D_4_de_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %SeparableConv2D_4_de_2 to i32" [mnist_AXI_Stream.cpp:141]   --->   Operation 212 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 213 [1/1] (2.47ns)   --->   "%tmp_69 = icmp slt i32 %depth7, %tmp_s" [mnist_AXI_Stream.cpp:141]   --->   Operation 213 'icmp' 'tmp_69' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 214 [1/1] (2.55ns)   --->   "%depth = add nsw i32 %depth7, 1" [mnist_AXI_Stream.cpp:141]   --->   Operation 214 'add' 'depth' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 215 [1/1] (0.00ns)   --->   "br i1 %tmp_69, label %.preheader58.preheader, label %5" [mnist_AXI_Stream.cpp:141]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_8 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %depth7, i5 0)" [mnist_AXI_Stream.cpp:141]   --->   Operation 216 'bitconcatenate' 'tmp_8' <Predicate = (tmp_69)> <Delay = 0.00>
ST_41 : Operation 217 [1/1] (0.00ns)   --->   "%p_shl2_cast = sext i37 %tmp_8 to i38" [mnist_AXI_Stream.cpp:141]   --->   Operation 217 'sext' 'p_shl2_cast' <Predicate = (tmp_69)> <Delay = 0.00>
ST_41 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_9 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %depth7, i2 0)" [mnist_AXI_Stream.cpp:141]   --->   Operation 218 'bitconcatenate' 'tmp_9' <Predicate = (tmp_69)> <Delay = 0.00>
ST_41 : Operation 219 [1/1] (0.00ns)   --->   "%p_shl3_cast = sext i34 %tmp_9 to i38" [mnist_AXI_Stream.cpp:145]   --->   Operation 219 'sext' 'p_shl3_cast' <Predicate = (tmp_69)> <Delay = 0.00>
ST_41 : Operation 220 [1/1] (2.75ns)   --->   "%tmp_10 = sub i38 %p_shl2_cast, %p_shl3_cast" [mnist_AXI_Stream.cpp:145]   --->   Operation 220 'sub' 'tmp_10' <Predicate = (tmp_69)> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 221 [1/1] (1.76ns)   --->   "br label %.preheader58" [mnist_AXI_Stream.cpp:142]   --->   Operation 221 'br' <Predicate = (tmp_69)> <Delay = 1.76>
ST_41 : Operation 222 [2/2] (0.00ns)   --->   "ret void" [mnist_AXI_Stream.cpp:169]   --->   Operation 222 'ret' <Predicate = (!tmp_69)> <Delay = 0.00>

State 42 <SV = 40> <Delay = 4.43>
ST_42 : Operation 223 [1/1] (0.00ns)   --->   "%height8 = phi i32 [ 0, %.preheader58.preheader ], [ %height_3, %.preheader58.loopexit ]"   --->   Operation 223 'phi' 'height8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 224 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_he_2 = load i16* @SeparableConv2D_4_he, align 2" [mnist_AXI_Stream.cpp:142]   --->   Operation 224 'load' 'SeparableConv2D_4_he_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_70 = zext i16 %SeparableConv2D_4_he_2 to i32" [mnist_AXI_Stream.cpp:142]   --->   Operation 225 'zext' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 226 [1/1] (2.47ns)   --->   "%tmp_71 = icmp slt i32 %height8, %tmp_70" [mnist_AXI_Stream.cpp:142]   --->   Operation 226 'icmp' 'tmp_71' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 227 [1/1] (2.55ns)   --->   "%height_3 = add nsw i32 %height8, 1" [mnist_AXI_Stream.cpp:142]   --->   Operation 227 'add' 'height_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 228 [1/1] (0.00ns)   --->   "br i1 %tmp_71, label %.preheader.preheader, label %.loopexit.loopexit" [mnist_AXI_Stream.cpp:142]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_74_cast = sext i32 %height8 to i38" [mnist_AXI_Stream.cpp:145]   --->   Operation 229 'sext' 'tmp_74_cast' <Predicate = (tmp_71)> <Delay = 0.00>
ST_42 : Operation 230 [1/1] (2.79ns)   --->   "%tmp_12 = add i38 %tmp_74_cast, %tmp_10" [mnist_AXI_Stream.cpp:145]   --->   Operation 230 'add' 'tmp_12' <Predicate = (tmp_71)> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i38 %tmp_12 to i6" [mnist_AXI_Stream.cpp:145]   --->   Operation 231 'trunc' 'tmp_16' <Predicate = (tmp_71)> <Delay = 0.00>
ST_42 : Operation 232 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_16, i5 0)" [mnist_AXI_Stream.cpp:145]   --->   Operation 232 'bitconcatenate' 'p_shl6_cast' <Predicate = (tmp_71)> <Delay = 0.00>
ST_42 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i38 %tmp_12 to i9" [mnist_AXI_Stream.cpp:145]   --->   Operation 233 'trunc' 'tmp_17' <Predicate = (tmp_71)> <Delay = 0.00>
ST_42 : Operation 234 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_17, i2 0)" [mnist_AXI_Stream.cpp:145]   --->   Operation 234 'bitconcatenate' 'p_shl7_cast' <Predicate = (tmp_71)> <Delay = 0.00>
ST_42 : Operation 235 [1/1] (1.63ns)   --->   "%tmp_15 = sub i11 %p_shl6_cast, %p_shl7_cast" [mnist_AXI_Stream.cpp:145]   --->   Operation 235 'sub' 'tmp_15' <Predicate = (tmp_71)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i32 %height8 to i6" [mnist_AXI_Stream.cpp:142]   --->   Operation 236 'trunc' 'tmp_21' <Predicate = (tmp_71)> <Delay = 0.00>
ST_42 : Operation 237 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_21, i5 0)" [mnist_AXI_Stream.cpp:142]   --->   Operation 237 'bitconcatenate' 'p_shl4_cast' <Predicate = (tmp_71)> <Delay = 0.00>
ST_42 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i32 %height8 to i9" [mnist_AXI_Stream.cpp:142]   --->   Operation 238 'trunc' 'tmp_22' <Predicate = (tmp_71)> <Delay = 0.00>
ST_42 : Operation 239 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_22, i2 0)" [mnist_AXI_Stream.cpp:162]   --->   Operation 239 'bitconcatenate' 'p_shl5_cast' <Predicate = (tmp_71)> <Delay = 0.00>
ST_42 : Operation 240 [1/1] (1.63ns)   --->   "%tmp_18 = sub i11 %p_shl4_cast, %p_shl5_cast" [mnist_AXI_Stream.cpp:162]   --->   Operation 240 'sub' 'tmp_18' <Predicate = (tmp_71)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 241 [1/1] (1.76ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:143]   --->   Operation 241 'br' <Predicate = (tmp_71)> <Delay = 1.76>
ST_42 : Operation 242 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 242 'br' <Predicate = (!tmp_71)> <Delay = 0.00>

State 43 <SV = 41> <Delay = 4.89>
ST_43 : Operation 243 [1/1] (0.00ns)   --->   "%width9 = phi i32 [ %width_2, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 243 'phi' 'width9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 244 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_wi_2 = load i16* @SeparableConv2D_4_wi, align 2" [mnist_AXI_Stream.cpp:143]   --->   Operation 244 'load' 'SeparableConv2D_4_wi_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_72 = zext i16 %SeparableConv2D_4_wi_2 to i32" [mnist_AXI_Stream.cpp:143]   --->   Operation 245 'zext' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_77_cast = zext i16 %SeparableConv2D_4_wi_2 to i17" [mnist_AXI_Stream.cpp:143]   --->   Operation 246 'zext' 'tmp_77_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 247 [1/1] (2.47ns)   --->   "%tmp_73 = icmp slt i32 %width9, %tmp_72" [mnist_AXI_Stream.cpp:143]   --->   Operation 247 'icmp' 'tmp_73' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 248 [1/1] (2.55ns)   --->   "%width_2 = add nsw i32 %width9, 1" [mnist_AXI_Stream.cpp:143]   --->   Operation 248 'add' 'width_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %tmp_73, label %1, label %.preheader58.loopexit" [mnist_AXI_Stream.cpp:143]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i32 %width9 to i11" [mnist_AXI_Stream.cpp:145]   --->   Operation 250 'trunc' 'tmp_23' <Predicate = (tmp_73)> <Delay = 0.00>
ST_43 : Operation 251 [1/1] (1.63ns)   --->   "%tmp_19 = add i11 %tmp_15, %tmp_23" [mnist_AXI_Stream.cpp:145]   --->   Operation 251 'add' 'tmp_19' <Predicate = (tmp_73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i11 %tmp_19 to i64" [mnist_AXI_Stream.cpp:145]   --->   Operation 252 'zext' 'tmp_19_cast' <Predicate = (tmp_73)> <Delay = 0.00>
ST_43 : Operation 253 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_ar_1 = getelementptr [784 x i16]* @SeparableConv2D_4_ar, i64 0, i64 %tmp_19_cast" [mnist_AXI_Stream.cpp:145]   --->   Operation 253 'getelementptr' 'SeparableConv2D_4_ar_1' <Predicate = (tmp_73)> <Delay = 0.00>
ST_43 : Operation 254 [1/1] (1.63ns)   --->   "%tmp_20 = add i11 %tmp_18, %tmp_23" [mnist_AXI_Stream.cpp:162]   --->   Operation 254 'add' 'tmp_20' <Predicate = (tmp_73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 255 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %SeparableConv2D_4_ar_1, align 2" [mnist_AXI_Stream.cpp:145]   --->   Operation 255 'load' 'tmp_data_V_1' <Predicate = (tmp_73)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_43 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp = or i32 %depth7, %width9" [mnist_AXI_Stream.cpp:148]   --->   Operation 256 'or' 'tmp' <Predicate = (tmp_73)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp_74 = or i32 %tmp, %height8" [mnist_AXI_Stream.cpp:148]   --->   Operation 257 'or' 'tmp_74' <Predicate = (tmp_73)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 258 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i32 %tmp_74, 0" [mnist_AXI_Stream.cpp:148]   --->   Operation 258 'icmp' 'tmp_user_V' <Predicate = (tmp_73)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 259 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_de_3 = load i16* @SeparableConv2D_4_de, align 2" [mnist_AXI_Stream.cpp:154]   --->   Operation 259 'load' 'SeparableConv2D_4_de_3' <Predicate = (tmp_73)> <Delay = 0.00>
ST_43 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_82_cast = zext i16 %SeparableConv2D_4_de_3 to i17" [mnist_AXI_Stream.cpp:154]   --->   Operation 260 'zext' 'tmp_82_cast' <Predicate = (tmp_73)> <Delay = 0.00>
ST_43 : Operation 261 [1/1] (2.07ns)   --->   "%tmp_75 = add i17 -1, %tmp_82_cast" [mnist_AXI_Stream.cpp:154]   --->   Operation 261 'add' 'tmp_75' <Predicate = (tmp_73)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_83_cast = sext i17 %tmp_75 to i32" [mnist_AXI_Stream.cpp:154]   --->   Operation 262 'sext' 'tmp_83_cast' <Predicate = (tmp_73)> <Delay = 0.00>
ST_43 : Operation 263 [1/1] (2.47ns)   --->   "%tmp_76 = icmp eq i32 %depth7, %tmp_83_cast" [mnist_AXI_Stream.cpp:154]   --->   Operation 263 'icmp' 'tmp_76' <Predicate = (tmp_73)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 264 [1/1] (0.00ns)   --->   "br label %.preheader58"   --->   Operation 264 'br' <Predicate = (!tmp_73)> <Delay = 0.00>

State 44 <SV = 42> <Delay = 6.31>
ST_44 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_20_cast = sext i11 %tmp_20 to i64" [mnist_AXI_Stream.cpp:162]   --->   Operation 265 'sext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 266 [1/1] (0.00ns)   --->   "%out_0_keep_V_addr_1 = getelementptr [784 x i2]* %out_0_keep_V, i64 0, i64 %tmp_20_cast" [mnist_AXI_Stream.cpp:162]   --->   Operation 266 'getelementptr' 'out_0_keep_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 267 [1/1] (0.00ns)   --->   "%out_0_strb_V_addr_1 = getelementptr [784 x i2]* %out_0_strb_V, i64 0, i64 %tmp_20_cast" [mnist_AXI_Stream.cpp:162]   --->   Operation 267 'getelementptr' 'out_0_strb_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 268 [1/1] (0.00ns)   --->   "%out_0_id_V_addr_1 = getelementptr [784 x i1]* %out_0_id_V, i64 0, i64 %tmp_20_cast" [mnist_AXI_Stream.cpp:162]   --->   Operation 268 'getelementptr' 'out_0_id_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 269 [1/1] (0.00ns)   --->   "%out_0_dest_V_addr_1 = getelementptr [784 x i1]* %out_0_dest_V, i64 0, i64 %tmp_20_cast" [mnist_AXI_Stream.cpp:162]   --->   Operation 269 'getelementptr' 'out_0_dest_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 270 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %SeparableConv2D_4_ar_1, align 2" [mnist_AXI_Stream.cpp:145]   --->   Operation 270 'load' 'tmp_data_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_44 : Operation 271 [1/1] (0.00ns)   --->   "br i1 %tmp_76, label %2, label %._crit_edge" [mnist_AXI_Stream.cpp:154]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 272 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_he_3 = load i16* @SeparableConv2D_4_he, align 2" [mnist_AXI_Stream.cpp:154]   --->   Operation 272 'load' 'SeparableConv2D_4_he_3' <Predicate = (tmp_76)> <Delay = 0.00>
ST_44 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_85_cast = zext i16 %SeparableConv2D_4_he_3 to i17" [mnist_AXI_Stream.cpp:154]   --->   Operation 273 'zext' 'tmp_85_cast' <Predicate = (tmp_76)> <Delay = 0.00>
ST_44 : Operation 274 [1/1] (2.07ns)   --->   "%tmp_77 = add i17 %tmp_85_cast, -1" [mnist_AXI_Stream.cpp:154]   --->   Operation 274 'add' 'tmp_77' <Predicate = (tmp_76)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_86_cast = sext i17 %tmp_77 to i32" [mnist_AXI_Stream.cpp:154]   --->   Operation 275 'sext' 'tmp_86_cast' <Predicate = (tmp_76)> <Delay = 0.00>
ST_44 : Operation 276 [1/1] (2.47ns)   --->   "%tmp_78 = icmp eq i32 %height8, %tmp_86_cast" [mnist_AXI_Stream.cpp:154]   --->   Operation 276 'icmp' 'tmp_78' <Predicate = (tmp_76)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 277 [1/1] (0.00ns)   --->   "br i1 %tmp_78, label %3, label %._crit_edge" [mnist_AXI_Stream.cpp:154]   --->   Operation 277 'br' <Predicate = (tmp_76)> <Delay = 0.00>
ST_44 : Operation 278 [1/1] (2.07ns)   --->   "%tmp_79 = add i17 %tmp_77_cast, -1" [mnist_AXI_Stream.cpp:154]   --->   Operation 278 'add' 'tmp_79' <Predicate = (tmp_76 & tmp_78)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_88_cast = sext i17 %tmp_79 to i32" [mnist_AXI_Stream.cpp:154]   --->   Operation 279 'sext' 'tmp_88_cast' <Predicate = (tmp_76 & tmp_78)> <Delay = 0.00>
ST_44 : Operation 280 [1/1] (2.47ns)   --->   "%tmp_80 = icmp eq i32 %width9, %tmp_88_cast" [mnist_AXI_Stream.cpp:154]   --->   Operation 280 'icmp' 'tmp_80' <Predicate = (tmp_76 & tmp_78)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 281 [1/1] (1.76ns)   --->   "br i1 %tmp_80, label %4, label %._crit_edge" [mnist_AXI_Stream.cpp:154]   --->   Operation 281 'br' <Predicate = (tmp_76 & tmp_78)> <Delay = 1.76>
ST_44 : Operation 282 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 282 'br' <Predicate = (!tmp_80) | (!tmp_78) | (!tmp_76)> <Delay = 1.76>
ST_44 : Operation 283 [2/2] (3.25ns)   --->   "%tmp_keep_V_1 = load i2* %out_0_keep_V_addr_1, align 2" [mnist_AXI_Stream.cpp:162]   --->   Operation 283 'load' 'tmp_keep_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_44 : Operation 284 [2/2] (3.25ns)   --->   "%tmp_strb_V_1 = load i2* %out_0_strb_V_addr_1, align 1" [mnist_AXI_Stream.cpp:162]   --->   Operation 284 'load' 'tmp_strb_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_44 : Operation 285 [2/2] (2.56ns)   --->   "%tmp_id_V_1 = load i1* %out_0_id_V_addr_1, align 2" [mnist_AXI_Stream.cpp:162]   --->   Operation 285 'load' 'tmp_id_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_44 : Operation 286 [2/2] (2.56ns)   --->   "%tmp_dest_V_1 = load i1* %out_0_dest_V_addr_1, align 1" [mnist_AXI_Stream.cpp:162]   --->   Operation 286 'load' 'tmp_dest_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>

State 45 <SV = 43> <Delay = 3.25>
ST_45 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_last_V = phi i1 [ false, %._crit_edge ], [ true, %3 ]"   --->   Operation 287 'phi' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 288 [1/2] (3.25ns)   --->   "%tmp_keep_V_1 = load i2* %out_0_keep_V_addr_1, align 2" [mnist_AXI_Stream.cpp:162]   --->   Operation 288 'load' 'tmp_keep_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_45 : Operation 289 [1/2] (3.25ns)   --->   "%tmp_strb_V_1 = load i2* %out_0_strb_V_addr_1, align 1" [mnist_AXI_Stream.cpp:162]   --->   Operation 289 'load' 'tmp_strb_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_45 : Operation 290 [1/2] (2.56ns)   --->   "%tmp_id_V_1 = load i1* %out_0_id_V_addr_1, align 2" [mnist_AXI_Stream.cpp:162]   --->   Operation 290 'load' 'tmp_id_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_45 : Operation 291 [1/2] (2.56ns)   --->   "%tmp_dest_V_1 = load i1* %out_0_dest_V_addr_1, align 1" [mnist_AXI_Stream.cpp:162]   --->   Operation 291 'load' 'tmp_dest_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_45 : Operation 292 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 %tmp_keep_V_1, i2 %tmp_strb_V_1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)" [mnist_AXI_Stream.cpp:162]   --->   Operation 292 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 46 <SV = 44> <Delay = 0.00>
ST_46 : Operation 293 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 %tmp_keep_V_1, i2 %tmp_strb_V_1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)" [mnist_AXI_Stream.cpp:162]   --->   Operation 293 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_46 : Operation 294 [1/1] (0.00ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:143]   --->   Operation 294 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 40> <Delay = 0.00>
ST_47 : Operation 295 [1/2] (0.00ns)   --->   "ret void" [mnist_AXI_Stream.cpp:169]   --->   Operation 295 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ input_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Padding2D_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_0_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ MaxPooling2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_0_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_1_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_1_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_1_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_1_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_1_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_1_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_1_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_1_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ MaxPooling2D_1_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_1_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_1_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_1_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_2_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_2_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_2_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_2_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_2_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_2_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_2_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_2_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ UpSampling2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_0_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_3_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_3_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_3_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_3_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_3_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_3_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_3_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_3_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ UpSampling2D_1_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_1_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_1_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_1_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_4_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_4_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_4_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_4_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_4_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_4_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_4_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_4_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_48            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_49            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_50            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_51            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_52            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_53            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_54            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_55            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_56            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_57            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_58            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_59            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_60            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_61            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_62            (spectopmodule    ) [ 000000000000000000000000000000000000000000000000]
input_0_array_0        (alloca           ) [ 001110000000000000000000000000000000000000000000]
out_0_keep_V           (alloca           ) [ 001111111111111111111111111111111111111111111110]
out_0_strb_V           (alloca           ) [ 001111111111111111111111111111111111111111111110]
out_0_id_V             (alloca           ) [ 001111111111111111111111111111111111111111111110]
out_0_dest_V           (alloca           ) [ 001111111111111111111111111111111111111111111110]
StgValue_68            (specinterface    ) [ 000000000000000000000000000000000000000000000000]
StgValue_69            (specinterface    ) [ 000000000000000000000000000000000000000000000000]
StgValue_70            (specinterface    ) [ 000000000000000000000000000000000000000000000000]
StgValue_71            (br               ) [ 011100000000000000000000000000000000000000000000]
height                 (phi              ) [ 001000000000000000000000000000000000000000000000]
exitcond4              (icmp             ) [ 001100000000000000000000000000000000000000000000]
empty                  (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
height_2               (add              ) [ 011100000000000000000000000000000000000000000000]
StgValue_76            (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_5                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
p_shl_cast             (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_6                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
p_shl1_cast            (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_7                  (sub              ) [ 000100000000000000000000000000000000000000000000]
StgValue_82            (br               ) [ 001100000000000000000000000000000000000000000000]
width                  (phi              ) [ 000100000000000000000000000000000000000000000000]
exitcond               (icmp             ) [ 001100000000000000000000000000000000000000000000]
empty_22               (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
width_1                (add              ) [ 001100000000000000000000000000000000000000000000]
StgValue_88            (br               ) [ 000000000000000000000000000000000000000000000000]
empty_23               (read             ) [ 000000000000000000000000000000000000000000000000]
tmp_data_V             (extractvalue     ) [ 000000000000000000000000000000000000000000000000]
tmp_keep_V             (extractvalue     ) [ 000000000000000000000000000000000000000000000000]
tmp_strb_V             (extractvalue     ) [ 000000000000000000000000000000000000000000000000]
tmp_id_V               (extractvalue     ) [ 000000000000000000000000000000000000000000000000]
tmp_dest_V             (extractvalue     ) [ 000000000000000000000000000000000000000000000000]
tmp_71_cast            (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_11                 (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_11_cast            (sext             ) [ 000000000000000000000000000000000000000000000000]
input_0_array_0_add    (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
out_0_keep_V_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
out_0_strb_V_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
out_0_id_V_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
out_0_dest_V_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
StgValue_103           (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_104           (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_105           (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_106           (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_107           (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_108           (br               ) [ 001100000000000000000000000000000000000000000000]
StgValue_109           (br               ) [ 011100000000000000000000000000000000000000000000]
StgValue_110           (call             ) [ 000000000000000000000000000000000000000000000000]
Padding2D_0_depth_lo   (load             ) [ 000000111000000000000000000000000000000000000000]
Padding2D_0_height_l   (load             ) [ 000000100000000000000000000000000000000000000000]
Padding2D_0_width_lo   (load             ) [ 000000100000000000000000000000000000000000000000]
SeparableConv2D_0_he_1 (load             ) [ 000000111000000000000000000000000000000000000000]
SeparableConv2D_0_wi_1 (load             ) [ 000000111000000000000000000000000000000000000000]
StgValue_117           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_0_de_1 (load             ) [ 000000001000000000000000000000000000000000000000]
StgValue_120           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_0_he_2 (load             ) [ 000000000010000000000000000000000000000000000000]
SeparableConv2D_0_wi_2 (load             ) [ 000000000010000000000000000000000000000000000000]
MaxPooling2D_0_depth_1 (load             ) [ 000000000010000000000000000000000000000000000000]
MaxPooling2D_0_heigh_1 (load             ) [ 000000000010000000000000000000000000000000000000]
MaxPooling2D_0_width_1 (load             ) [ 000000000010000000000000000000000000000000000000]
StgValue_127           (call             ) [ 000000000000000000000000000000000000000000000000]
MaxPooling2D_0_depth_2 (load             ) [ 000000000000100000000000000000000000000000000000]
MaxPooling2D_0_heigh_2 (load             ) [ 000000000000100000000000000000000000000000000000]
MaxPooling2D_0_width_2 (load             ) [ 000000000000100000000000000000000000000000000000]
StgValue_132           (call             ) [ 000000000000000000000000000000000000000000000000]
Padding2D_1_depth_lo   (load             ) [ 000000000000001110000000000000000000000000000000]
Padding2D_1_height_l   (load             ) [ 000000000000001000000000000000000000000000000000]
Padding2D_1_width_lo   (load             ) [ 000000000000001000000000000000000000000000000000]
SeparableConv2D_1_he_1 (load             ) [ 000000000000001110000000000000000000000000000000]
SeparableConv2D_1_wi_1 (load             ) [ 000000000000001110000000000000000000000000000000]
StgValue_139           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_1_de_1 (load             ) [ 000000000000000010000000000000000000000000000000]
StgValue_142           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_1_he_2 (load             ) [ 000000000000000000100000000000000000000000000000]
SeparableConv2D_1_wi_2 (load             ) [ 000000000000000000100000000000000000000000000000]
MaxPooling2D_1_depth_1 (load             ) [ 000000000000000000100000000000000000000000000000]
MaxPooling2D_1_heigh_1 (load             ) [ 000000000000000000100000000000000000000000000000]
MaxPooling2D_1_width_1 (load             ) [ 000000000000000000100000000000000000000000000000]
StgValue_149           (call             ) [ 000000000000000000000000000000000000000000000000]
MaxPooling2D_1_depth_2 (load             ) [ 000000000000000000001000000000000000000000000000]
MaxPooling2D_1_heigh_2 (load             ) [ 000000000000000000001000000000000000000000000000]
MaxPooling2D_1_width_2 (load             ) [ 000000000000000000001000000000000000000000000000]
StgValue_154           (call             ) [ 000000000000000000000000000000000000000000000000]
Padding2D_2_depth_lo   (load             ) [ 000000000000000000000011100000000000000000000000]
Padding2D_2_height_l   (load             ) [ 000000000000000000000010000000000000000000000000]
Padding2D_2_width_lo   (load             ) [ 000000000000000000000010000000000000000000000000]
SeparableConv2D_2_he_1 (load             ) [ 000000000000000000000011100000000000000000000000]
SeparableConv2D_2_wi_1 (load             ) [ 000000000000000000000011100000000000000000000000]
StgValue_161           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_2_de_1 (load             ) [ 000000000000000000000000100000000000000000000000]
StgValue_164           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_2_he_2 (load             ) [ 000000000000000000000000001000000000000000000000]
SeparableConv2D_2_wi_2 (load             ) [ 000000000000000000000000001000000000000000000000]
UpSampling2D_0_depth_1 (load             ) [ 000000000000000000000000001000000000000000000000]
UpSampling2D_0_heigh_1 (load             ) [ 000000000000000000000000001000000000000000000000]
UpSampling2D_0_width_1 (load             ) [ 000000000000000000000000001000000000000000000000]
StgValue_171           (call             ) [ 000000000000000000000000000000000000000000000000]
UpSampling2D_0_depth_2 (load             ) [ 000000000000000000000000000010000000000000000000]
UpSampling2D_0_heigh_2 (load             ) [ 000000000000000000000000000010000000000000000000]
UpSampling2D_0_width_2 (load             ) [ 000000000000000000000000000010000000000000000000]
StgValue_176           (call             ) [ 000000000000000000000000000000000000000000000000]
Padding2D_3_depth_lo   (load             ) [ 000000000000000000000000000000111000000000000000]
Padding2D_3_height_l   (load             ) [ 000000000000000000000000000000100000000000000000]
Padding2D_3_width_lo   (load             ) [ 000000000000000000000000000000100000000000000000]
SeparableConv2D_3_he_1 (load             ) [ 000000000000000000000000000000111000000000000000]
SeparableConv2D_3_wi_1 (load             ) [ 000000000000000000000000000000111000000000000000]
StgValue_183           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_3_de_1 (load             ) [ 000000000000000000000000000000001000000000000000]
StgValue_186           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_3_he_2 (load             ) [ 000000000000000000000000000000000010000000000000]
SeparableConv2D_3_wi_2 (load             ) [ 000000000000000000000000000000000010000000000000]
UpSampling2D_1_depth_1 (load             ) [ 000000000000000000000000000000000010000000000000]
UpSampling2D_1_heigh_1 (load             ) [ 000000000000000000000000000000000010000000000000]
UpSampling2D_1_width_1 (load             ) [ 000000000000000000000000000000000010000000000000]
StgValue_193           (call             ) [ 000000000000000000000000000000000000000000000000]
UpSampling2D_1_depth_2 (load             ) [ 000000000000000000000000000000000000100000000000]
UpSampling2D_1_heigh_2 (load             ) [ 000000000000000000000000000000000000100000000000]
UpSampling2D_1_width_2 (load             ) [ 000000000000000000000000000000000000100000000000]
StgValue_198           (call             ) [ 000000000000000000000000000000000000000000000000]
Padding2D_4_depth_lo   (load             ) [ 000000000000000000000000000000000000001110000000]
Padding2D_4_height_l   (load             ) [ 000000000000000000000000000000000000001000000000]
Padding2D_4_width_lo   (load             ) [ 000000000000000000000000000000000000001000000000]
SeparableConv2D_4_he_1 (load             ) [ 000000000000000000000000000000000000001110000000]
SeparableConv2D_4_wi_1 (load             ) [ 000000000000000000000000000000000000001110000000]
StgValue_205           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_4_de_1 (load             ) [ 000000000000000000000000000000000000000010000000]
StgValue_208           (call             ) [ 000000000000000000000000000000000000000000000000]
StgValue_209           (br               ) [ 000000000000000000000000000000000000000011111110]
depth7                 (phi              ) [ 000000000000000000000000000000000000000001011110]
SeparableConv2D_4_de_2 (load             ) [ 000000000000000000000000000000000000000000000000]
tmp_s                  (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_69                 (icmp             ) [ 000000000000000000000000000000000000000001111110]
depth                  (add              ) [ 000000000000000000000000000000000000000011111110]
StgValue_215           (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_8                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
p_shl2_cast            (sext             ) [ 000000000000000000000000000000000000000000000000]
tmp_9                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
p_shl3_cast            (sext             ) [ 000000000000000000000000000000000000000000000000]
tmp_10                 (sub              ) [ 000000000000000000000000000000000000000000111110]
StgValue_221           (br               ) [ 000000000000000000000000000000000000000001111110]
height8                (phi              ) [ 000000000000000000000000000000000000000000111110]
SeparableConv2D_4_he_2 (load             ) [ 000000000000000000000000000000000000000000000000]
tmp_70                 (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_71                 (icmp             ) [ 000000000000000000000000000000000000000001111110]
height_3               (add              ) [ 000000000000000000000000000000000000000001111110]
StgValue_228           (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_74_cast            (sext             ) [ 000000000000000000000000000000000000000000000000]
tmp_12                 (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_16                 (trunc            ) [ 000000000000000000000000000000000000000000000000]
p_shl6_cast            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
tmp_17                 (trunc            ) [ 000000000000000000000000000000000000000000000000]
p_shl7_cast            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
tmp_15                 (sub              ) [ 000000000000000000000000000000000000000000011110]
tmp_21                 (trunc            ) [ 000000000000000000000000000000000000000000000000]
p_shl4_cast            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
tmp_22                 (trunc            ) [ 000000000000000000000000000000000000000000000000]
p_shl5_cast            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
tmp_18                 (sub              ) [ 000000000000000000000000000000000000000000011110]
StgValue_241           (br               ) [ 000000000000000000000000000000000000000001111110]
StgValue_242           (br               ) [ 000000000000000000000000000000000000000011111110]
width9                 (phi              ) [ 000000000000000000000000000000000000000000011000]
SeparableConv2D_4_wi_2 (load             ) [ 000000000000000000000000000000000000000000000000]
tmp_72                 (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_77_cast            (zext             ) [ 000000000000000000000000000000000000000000001000]
tmp_73                 (icmp             ) [ 000000000000000000000000000000000000000001111110]
width_2                (add              ) [ 000000000000000000000000000000000000000001111110]
StgValue_249           (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_23                 (trunc            ) [ 000000000000000000000000000000000000000000000000]
tmp_19                 (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_19_cast            (zext             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_4_ar_1 (getelementptr    ) [ 000000000000000000000000000000000000000000001000]
tmp_20                 (add              ) [ 000000000000000000000000000000000000000000001000]
tmp                    (or               ) [ 000000000000000000000000000000000000000000000000]
tmp_74                 (or               ) [ 000000000000000000000000000000000000000000000000]
tmp_user_V             (icmp             ) [ 000000000000000000000000000000000000000000001110]
SeparableConv2D_4_de_3 (load             ) [ 000000000000000000000000000000000000000000000000]
tmp_82_cast            (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_75                 (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_83_cast            (sext             ) [ 000000000000000000000000000000000000000000000000]
tmp_76                 (icmp             ) [ 000000000000000000000000000000000000000000001000]
StgValue_264           (br               ) [ 000000000000000000000000000000000000000001111110]
tmp_20_cast            (sext             ) [ 000000000000000000000000000000000000000000000000]
out_0_keep_V_addr_1    (getelementptr    ) [ 000000000000000000000000000000000000000000000100]
out_0_strb_V_addr_1    (getelementptr    ) [ 000000000000000000000000000000000000000000000100]
out_0_id_V_addr_1      (getelementptr    ) [ 000000000000000000000000000000000000000000000100]
out_0_dest_V_addr_1    (getelementptr    ) [ 000000000000000000000000000000000000000000000100]
tmp_data_V_1           (load             ) [ 000000000000000000000000000000000000000000000110]
StgValue_271           (br               ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_4_he_3 (load             ) [ 000000000000000000000000000000000000000000000000]
tmp_85_cast            (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_77                 (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_86_cast            (sext             ) [ 000000000000000000000000000000000000000000000000]
tmp_78                 (icmp             ) [ 000000000000000000000000000000000000000001111110]
StgValue_277           (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_79                 (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_88_cast            (sext             ) [ 000000000000000000000000000000000000000000000000]
tmp_80                 (icmp             ) [ 000000000000000000000000000000000000000001111110]
StgValue_281           (br               ) [ 000000000000000000000000000000000000000001111110]
StgValue_282           (br               ) [ 000000000000000000000000000000000000000001111110]
tmp_last_V             (phi              ) [ 000000000000000000000000000000000000000000000110]
tmp_keep_V_1           (load             ) [ 000000000000000000000000000000000000000000000010]
tmp_strb_V_1           (load             ) [ 000000000000000000000000000000000000000000000010]
tmp_id_V_1             (load             ) [ 000000000000000000000000000000000000000000000010]
tmp_dest_V_1           (load             ) [ 000000000000000000000000000000000000000000000010]
StgValue_293           (write            ) [ 000000000000000000000000000000000000000000000000]
StgValue_294           (br               ) [ 000000000000000000000000000000000000000001111110]
StgValue_295           (ret              ) [ 000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_data_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_data_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_data_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_data_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_data_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_data_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_data_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_data_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_data_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_data_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Padding2D_0_array">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Padding2D_0_depth">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Padding2D_0_height">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_height"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Padding2D_0_width">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="SeparableConv2D_0_de">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_de"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="SeparableConv2D_0_he">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_he"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="SeparableConv2D_0_wi">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_wi"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="SeparableConv2D_0_w_s">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="SeparableConv2D_0_m_s">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="SeparableConv2D_0_b_s">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="SeparableConv2D_0_ar">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="MaxPooling2D_0_depth">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="MaxPooling2D_0_heigh">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_heigh"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="MaxPooling2D_0_width">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="MaxPooling2D_0_array">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="Padding2D_1_array">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="Padding2D_1_depth">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_depth"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="Padding2D_1_height">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_height"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="Padding2D_1_width">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_width"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="SeparableConv2D_1_de">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_de"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="SeparableConv2D_1_he">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_he"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="SeparableConv2D_1_wi">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_wi"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="SeparableConv2D_1_w_s">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="SeparableConv2D_1_m_s">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="SeparableConv2D_1_b_s">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="SeparableConv2D_1_ar">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="MaxPooling2D_1_depth">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_depth"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="MaxPooling2D_1_heigh">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_heigh"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="MaxPooling2D_1_width">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_width"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="MaxPooling2D_1_array">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="Padding2D_2_array">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="Padding2D_2_depth">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_depth"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="Padding2D_2_height">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_height"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="Padding2D_2_width">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_width"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="SeparableConv2D_2_de">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_de"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="SeparableConv2D_2_he">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_he"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="SeparableConv2D_2_wi">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_wi"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="SeparableConv2D_2_w_s">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="SeparableConv2D_2_m_s">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="SeparableConv2D_2_b_s">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="SeparableConv2D_2_ar">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="UpSampling2D_0_depth">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="UpSampling2D_0_heigh">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_heigh"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="UpSampling2D_0_width">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="UpSampling2D_0_array">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="Padding2D_3_array">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="Padding2D_3_depth">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_depth"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="Padding2D_3_height">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_height"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="Padding2D_3_width">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_width"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="SeparableConv2D_3_de">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_de"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="SeparableConv2D_3_he">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_he"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="SeparableConv2D_3_wi">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_wi"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="SeparableConv2D_3_w_s">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="SeparableConv2D_3_m_s">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="SeparableConv2D_3_b_s">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="SeparableConv2D_3_ar">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="UpSampling2D_1_depth">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_depth"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="UpSampling2D_1_heigh">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_heigh"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="UpSampling2D_1_width">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_width"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="UpSampling2D_1_array">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="Padding2D_4_array">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="Padding2D_4_depth">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_depth"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="Padding2D_4_height">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_height"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="Padding2D_4_width">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_width"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="SeparableConv2D_4_de">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_de"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="SeparableConv2D_4_he">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_he"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="SeparableConv2D_4_wi">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_wi"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="SeparableConv2D_4_w_s">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="SeparableConv2D_4_m_s">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="SeparableConv2D_4_ar">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="network_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.4"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d_fix16.1"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.3"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.2"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.2"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.2"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.4"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.4"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_sampling2d_fix16.1"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.1"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.3"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.3"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_sampling2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.1"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.1"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="264" class="1004" name="input_0_array_0_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_0_array_0/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="out_0_keep_V_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0_keep_V/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="out_0_strb_V_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0_strb_V/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="out_0_id_V_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0_id_V/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="out_0_dest_V_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0_dest_V/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="empty_23_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="24" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="0" index="2" bw="2" slack="0"/>
<pin id="288" dir="0" index="3" bw="2" slack="0"/>
<pin id="289" dir="0" index="4" bw="1" slack="0"/>
<pin id="290" dir="0" index="5" bw="1" slack="0"/>
<pin id="291" dir="0" index="6" bw="1" slack="0"/>
<pin id="292" dir="0" index="7" bw="1" slack="0"/>
<pin id="293" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_23/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_write_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="0" index="2" bw="2" slack="0"/>
<pin id="306" dir="0" index="3" bw="2" slack="0"/>
<pin id="307" dir="0" index="4" bw="1" slack="0"/>
<pin id="308" dir="0" index="5" bw="1" slack="0"/>
<pin id="309" dir="0" index="6" bw="1" slack="0"/>
<pin id="310" dir="0" index="7" bw="1" slack="0"/>
<pin id="311" dir="0" index="8" bw="16" slack="1"/>
<pin id="312" dir="0" index="9" bw="2" slack="0"/>
<pin id="313" dir="0" index="10" bw="2" slack="0"/>
<pin id="314" dir="0" index="11" bw="1" slack="2"/>
<pin id="315" dir="0" index="12" bw="1" slack="0"/>
<pin id="316" dir="0" index="13" bw="1" slack="0"/>
<pin id="317" dir="0" index="14" bw="1" slack="0"/>
<pin id="318" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_292/45 "/>
</bind>
</comp>

<comp id="327" class="1004" name="input_0_array_0_add_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="11" slack="0"/>
<pin id="331" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_array_0_add/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="out_0_keep_V_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="11" slack="0"/>
<pin id="337" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_keep_V_addr/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="out_0_strb_V_addr_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="11" slack="0"/>
<pin id="343" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_strb_V_addr/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="out_0_id_V_addr_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="11" slack="0"/>
<pin id="349" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_id_V_addr/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="out_0_dest_V_addr_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="11" slack="0"/>
<pin id="355" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_dest_V_addr/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="StgValue_103_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="0"/>
<pin id="359" dir="0" index="1" bw="16" slack="0"/>
<pin id="360" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_103/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_104/3 tmp_dest_V_1/44 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_105/3 tmp_id_V_1/44 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="0" index="1" bw="2" slack="0"/>
<pin id="378" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_106/3 tmp_keep_V_1/44 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="0"/>
<pin id="383" dir="0" index="1" bw="2" slack="0"/>
<pin id="384" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_107/3 tmp_strb_V_1/44 "/>
</bind>
</comp>

<comp id="387" class="1004" name="SeparableConv2D_4_ar_1_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="11" slack="0"/>
<pin id="391" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_4_ar_1/43 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V_1/43 "/>
</bind>
</comp>

<comp id="400" class="1004" name="out_0_keep_V_addr_1_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="11" slack="0"/>
<pin id="404" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_keep_V_addr_1/44 "/>
</bind>
</comp>

<comp id="406" class="1004" name="out_0_strb_V_addr_1_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="11" slack="0"/>
<pin id="410" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_strb_V_addr_1/44 "/>
</bind>
</comp>

<comp id="412" class="1004" name="out_0_id_V_addr_1_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="11" slack="0"/>
<pin id="416" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_id_V_addr_1/44 "/>
</bind>
</comp>

<comp id="418" class="1004" name="out_0_dest_V_addr_1_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="11" slack="0"/>
<pin id="422" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_dest_V_addr_1/44 "/>
</bind>
</comp>

<comp id="432" class="1005" name="height_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="1"/>
<pin id="434" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="height (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="height_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height/2 "/>
</bind>
</comp>

<comp id="443" class="1005" name="width_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="1"/>
<pin id="445" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="width (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="width_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="0"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="1" slack="1"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="width/3 "/>
</bind>
</comp>

<comp id="454" class="1005" name="depth7_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="depth7 (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="depth7_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="32" slack="0"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth7/41 "/>
</bind>
</comp>

<comp id="466" class="1005" name="height8_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height8 (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="height8_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="32" slack="0"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height8/42 "/>
</bind>
</comp>

<comp id="478" class="1005" name="width9_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width9 (phireg) "/>
</bind>
</comp>

<comp id="482" class="1004" name="width9_phi_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="1" slack="1"/>
<pin id="486" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="487" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="width9/43 "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_last_V_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V (phireg) "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_last_V_phi_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="2" bw="1" slack="1"/>
<pin id="500" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V/45 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_padding2d_fix16_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="0" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="0" index="2" bw="16" slack="0"/>
<pin id="510" dir="0" index="3" bw="16" slack="0"/>
<pin id="511" dir="0" index="4" bw="16" slack="0"/>
<pin id="512" dir="0" index="5" bw="16" slack="0"/>
<pin id="513" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_197/35 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_padding2d_fix16_3_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="0" slack="0"/>
<pin id="519" dir="0" index="1" bw="16" slack="0"/>
<pin id="520" dir="0" index="2" bw="16" slack="0"/>
<pin id="521" dir="0" index="3" bw="16" slack="0"/>
<pin id="522" dir="0" index="4" bw="16" slack="0"/>
<pin id="523" dir="0" index="5" bw="16" slack="0"/>
<pin id="524" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_131/11 "/>
</bind>
</comp>

<comp id="528" class="1004" name="grp_padding2d_fix16_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="0" slack="0"/>
<pin id="530" dir="0" index="1" bw="16" slack="0"/>
<pin id="531" dir="0" index="2" bw="16" slack="0"/>
<pin id="532" dir="0" index="3" bw="16" slack="0"/>
<pin id="533" dir="0" index="4" bw="16" slack="0"/>
<pin id="534" dir="0" index="5" bw="16" slack="0"/>
<pin id="535" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_175/27 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_padding2d_fix16_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="0" slack="0"/>
<pin id="541" dir="0" index="1" bw="16" slack="0"/>
<pin id="542" dir="0" index="2" bw="16" slack="0"/>
<pin id="543" dir="0" index="3" bw="16" slack="0"/>
<pin id="544" dir="0" index="4" bw="16" slack="0"/>
<pin id="545" dir="0" index="5" bw="16" slack="0"/>
<pin id="546" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_153/19 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_depthwise_conv2d_fix_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="0" slack="0"/>
<pin id="552" dir="0" index="1" bw="16" slack="0"/>
<pin id="553" dir="0" index="2" bw="16" slack="0"/>
<pin id="554" dir="0" index="3" bw="16" slack="0"/>
<pin id="555" dir="0" index="4" bw="16" slack="0"/>
<pin id="556" dir="0" index="5" bw="16" slack="0"/>
<pin id="557" dir="0" index="6" bw="16" slack="0"/>
<pin id="558" dir="0" index="7" bw="16" slack="0"/>
<pin id="559" dir="0" index="8" bw="14" slack="0"/>
<pin id="560" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_204/37 "/>
</bind>
</comp>

<comp id="565" class="1004" name="grp_depthwise_conv2d_fix_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="0" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="0"/>
<pin id="568" dir="0" index="2" bw="16" slack="0"/>
<pin id="569" dir="0" index="3" bw="16" slack="0"/>
<pin id="570" dir="0" index="4" bw="16" slack="0"/>
<pin id="571" dir="0" index="5" bw="16" slack="0"/>
<pin id="572" dir="0" index="6" bw="16" slack="0"/>
<pin id="573" dir="0" index="7" bw="16" slack="0"/>
<pin id="574" dir="0" index="8" bw="14" slack="0"/>
<pin id="575" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_138/13 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_depthwise_conv2d_fix_3_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="0" slack="0"/>
<pin id="582" dir="0" index="1" bw="16" slack="0"/>
<pin id="583" dir="0" index="2" bw="16" slack="0"/>
<pin id="584" dir="0" index="3" bw="16" slack="0"/>
<pin id="585" dir="0" index="4" bw="16" slack="0"/>
<pin id="586" dir="0" index="5" bw="16" slack="0"/>
<pin id="587" dir="0" index="6" bw="16" slack="0"/>
<pin id="588" dir="0" index="7" bw="16" slack="0"/>
<pin id="589" dir="0" index="8" bw="15" slack="0"/>
<pin id="590" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_182/29 "/>
</bind>
</comp>

<comp id="595" class="1004" name="grp_depthwise_conv2d_fix_4_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="0" slack="0"/>
<pin id="597" dir="0" index="1" bw="16" slack="0"/>
<pin id="598" dir="0" index="2" bw="16" slack="0"/>
<pin id="599" dir="0" index="3" bw="16" slack="0"/>
<pin id="600" dir="0" index="4" bw="16" slack="0"/>
<pin id="601" dir="0" index="5" bw="16" slack="0"/>
<pin id="602" dir="0" index="6" bw="16" slack="0"/>
<pin id="603" dir="0" index="7" bw="16" slack="0"/>
<pin id="604" dir="0" index="8" bw="14" slack="0"/>
<pin id="605" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_160/21 "/>
</bind>
</comp>

<comp id="610" class="1004" name="grp_depthwise_conv2d_fix_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="0" slack="0"/>
<pin id="612" dir="0" index="1" bw="16" slack="0"/>
<pin id="613" dir="0" index="2" bw="16" slack="0"/>
<pin id="614" dir="0" index="3" bw="16" slack="0"/>
<pin id="615" dir="0" index="4" bw="16" slack="0"/>
<pin id="616" dir="0" index="5" bw="16" slack="0"/>
<pin id="617" dir="0" index="6" bw="16" slack="0"/>
<pin id="618" dir="0" index="7" bw="16" slack="0"/>
<pin id="619" dir="0" index="8" bw="15" slack="0"/>
<pin id="620" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_116/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="grp_pointwise_conv2d_fix_3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="0" slack="0"/>
<pin id="627" dir="0" index="1" bw="16" slack="2"/>
<pin id="628" dir="0" index="2" bw="16" slack="2"/>
<pin id="629" dir="0" index="3" bw="16" slack="2"/>
<pin id="630" dir="0" index="4" bw="16" slack="0"/>
<pin id="631" dir="0" index="5" bw="16" slack="0"/>
<pin id="632" dir="0" index="6" bw="14" slack="0"/>
<pin id="633" dir="0" index="7" bw="16" slack="0"/>
<pin id="634" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_185/31 "/>
</bind>
</comp>

<comp id="639" class="1004" name="grp_pointwise_conv2d_fix_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="0" slack="0"/>
<pin id="641" dir="0" index="1" bw="16" slack="2"/>
<pin id="642" dir="0" index="2" bw="16" slack="2"/>
<pin id="643" dir="0" index="3" bw="16" slack="2"/>
<pin id="644" dir="0" index="4" bw="16" slack="0"/>
<pin id="645" dir="0" index="5" bw="12" slack="0"/>
<pin id="646" dir="0" index="6" bw="16" slack="0"/>
<pin id="647" dir="0" index="7" bw="16" slack="0"/>
<pin id="648" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_141/15 "/>
</bind>
</comp>

<comp id="653" class="1004" name="grp_pointwise_conv2d_fix_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="0" slack="0"/>
<pin id="655" dir="0" index="1" bw="16" slack="2"/>
<pin id="656" dir="0" index="2" bw="16" slack="2"/>
<pin id="657" dir="0" index="3" bw="16" slack="2"/>
<pin id="658" dir="0" index="4" bw="16" slack="0"/>
<pin id="659" dir="0" index="5" bw="16" slack="0"/>
<pin id="660" dir="0" index="6" bw="12" slack="0"/>
<pin id="661" dir="0" index="7" bw="16" slack="0"/>
<pin id="662" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_119/7 "/>
</bind>
</comp>

<comp id="667" class="1004" name="grp_pointwise_conv2d_fix_4_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="0" slack="0"/>
<pin id="669" dir="0" index="1" bw="16" slack="2"/>
<pin id="670" dir="0" index="2" bw="16" slack="2"/>
<pin id="671" dir="0" index="3" bw="16" slack="2"/>
<pin id="672" dir="0" index="4" bw="16" slack="0"/>
<pin id="673" dir="0" index="5" bw="16" slack="0"/>
<pin id="674" dir="0" index="6" bw="13" slack="0"/>
<pin id="675" dir="0" index="7" bw="16" slack="0"/>
<pin id="676" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_163/23 "/>
</bind>
</comp>

<comp id="681" class="1004" name="grp_max_pooling2d_fix16_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="0" slack="0"/>
<pin id="683" dir="0" index="1" bw="16" slack="0"/>
<pin id="684" dir="0" index="2" bw="16" slack="0"/>
<pin id="685" dir="0" index="3" bw="16" slack="0"/>
<pin id="686" dir="0" index="4" bw="16" slack="0"/>
<pin id="687" dir="0" index="5" bw="16" slack="0"/>
<pin id="688" dir="0" index="6" bw="16" slack="0"/>
<pin id="689" dir="0" index="7" bw="16" slack="0"/>
<pin id="690" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_126/9 "/>
</bind>
</comp>

<comp id="694" class="1004" name="grp_max_pooling2d_fix16_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="0" slack="0"/>
<pin id="696" dir="0" index="1" bw="16" slack="0"/>
<pin id="697" dir="0" index="2" bw="16" slack="0"/>
<pin id="698" dir="0" index="3" bw="16" slack="0"/>
<pin id="699" dir="0" index="4" bw="16" slack="0"/>
<pin id="700" dir="0" index="5" bw="16" slack="0"/>
<pin id="701" dir="0" index="6" bw="16" slack="0"/>
<pin id="702" dir="0" index="7" bw="16" slack="0"/>
<pin id="703" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_148/17 "/>
</bind>
</comp>

<comp id="707" class="1004" name="grp_pointwise_conv2d_fix_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="0" slack="0"/>
<pin id="709" dir="0" index="1" bw="16" slack="2"/>
<pin id="710" dir="0" index="2" bw="16" slack="2"/>
<pin id="711" dir="0" index="3" bw="16" slack="2"/>
<pin id="712" dir="0" index="4" bw="16" slack="0"/>
<pin id="713" dir="0" index="5" bw="16" slack="0"/>
<pin id="714" dir="0" index="6" bw="16" slack="0"/>
<pin id="715" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_207/39 "/>
</bind>
</comp>

<comp id="719" class="1004" name="grp_up_sampling2d_fix16_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="0" slack="0"/>
<pin id="721" dir="0" index="1" bw="16" slack="0"/>
<pin id="722" dir="0" index="2" bw="16" slack="0"/>
<pin id="723" dir="0" index="3" bw="16" slack="0"/>
<pin id="724" dir="0" index="4" bw="16" slack="0"/>
<pin id="725" dir="0" index="5" bw="16" slack="0"/>
<pin id="726" dir="0" index="6" bw="16" slack="0"/>
<pin id="727" dir="0" index="7" bw="16" slack="0"/>
<pin id="728" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_192/33 "/>
</bind>
</comp>

<comp id="732" class="1004" name="grp_up_sampling2d_fix16_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="0" slack="0"/>
<pin id="734" dir="0" index="1" bw="16" slack="0"/>
<pin id="735" dir="0" index="2" bw="16" slack="0"/>
<pin id="736" dir="0" index="3" bw="16" slack="0"/>
<pin id="737" dir="0" index="4" bw="16" slack="0"/>
<pin id="738" dir="0" index="5" bw="16" slack="0"/>
<pin id="739" dir="0" index="6" bw="16" slack="0"/>
<pin id="740" dir="0" index="7" bw="16" slack="0"/>
<pin id="741" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_170/25 "/>
</bind>
</comp>

<comp id="745" class="1004" name="grp_padding2d_fix16_4_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="0" slack="0"/>
<pin id="747" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="748" dir="0" index="2" bw="16" slack="0"/>
<pin id="749" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_83/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="grp_load_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="0"/>
<pin id="754" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_he_1/5 SeparableConv2D_0_he_2/9 "/>
</bind>
</comp>

<comp id="758" class="1004" name="grp_load_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="16" slack="0"/>
<pin id="760" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_wi_1/5 SeparableConv2D_0_wi_2/9 "/>
</bind>
</comp>

<comp id="764" class="1004" name="grp_load_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="0"/>
<pin id="766" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_0_depth_1/9 MaxPooling2D_0_depth_2/11 "/>
</bind>
</comp>

<comp id="770" class="1004" name="grp_load_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="0"/>
<pin id="772" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_0_heigh_1/9 MaxPooling2D_0_heigh_2/11 "/>
</bind>
</comp>

<comp id="776" class="1004" name="grp_load_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="0"/>
<pin id="778" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_0_width_1/9 MaxPooling2D_0_width_2/11 "/>
</bind>
</comp>

<comp id="782" class="1004" name="grp_load_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="0"/>
<pin id="784" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_he_1/13 SeparableConv2D_1_he_2/17 "/>
</bind>
</comp>

<comp id="788" class="1004" name="grp_load_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="0"/>
<pin id="790" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_wi_1/13 SeparableConv2D_1_wi_2/17 "/>
</bind>
</comp>

<comp id="794" class="1004" name="grp_load_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="0"/>
<pin id="796" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_1_depth_1/17 MaxPooling2D_1_depth_2/19 "/>
</bind>
</comp>

<comp id="800" class="1004" name="grp_load_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="0"/>
<pin id="802" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_1_heigh_1/17 MaxPooling2D_1_heigh_2/19 "/>
</bind>
</comp>

<comp id="806" class="1004" name="grp_load_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="16" slack="0"/>
<pin id="808" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_1_width_1/17 MaxPooling2D_1_width_2/19 "/>
</bind>
</comp>

<comp id="812" class="1004" name="grp_load_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="0"/>
<pin id="814" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_he_1/21 SeparableConv2D_2_he_2/25 "/>
</bind>
</comp>

<comp id="818" class="1004" name="grp_load_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="16" slack="0"/>
<pin id="820" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_wi_1/21 SeparableConv2D_2_wi_2/25 "/>
</bind>
</comp>

<comp id="824" class="1004" name="grp_load_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="0"/>
<pin id="826" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_0_depth_1/25 UpSampling2D_0_depth_2/27 "/>
</bind>
</comp>

<comp id="830" class="1004" name="grp_load_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="0"/>
<pin id="832" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_0_heigh_1/25 UpSampling2D_0_heigh_2/27 "/>
</bind>
</comp>

<comp id="836" class="1004" name="grp_load_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="0"/>
<pin id="838" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_0_width_1/25 UpSampling2D_0_width_2/27 "/>
</bind>
</comp>

<comp id="842" class="1004" name="grp_load_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="0"/>
<pin id="844" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_he_1/29 SeparableConv2D_3_he_2/33 "/>
</bind>
</comp>

<comp id="848" class="1004" name="grp_load_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="16" slack="0"/>
<pin id="850" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_wi_1/29 SeparableConv2D_3_wi_2/33 "/>
</bind>
</comp>

<comp id="854" class="1004" name="grp_load_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="0"/>
<pin id="856" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_1_depth_1/33 UpSampling2D_1_depth_2/35 "/>
</bind>
</comp>

<comp id="860" class="1004" name="grp_load_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="0"/>
<pin id="862" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_1_heigh_1/33 UpSampling2D_1_heigh_2/35 "/>
</bind>
</comp>

<comp id="866" class="1004" name="grp_load_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="0"/>
<pin id="868" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_1_width_1/33 UpSampling2D_1_width_2/35 "/>
</bind>
</comp>

<comp id="872" class="1004" name="grp_load_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="0"/>
<pin id="874" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_he_1/37 SeparableConv2D_4_he_2/42 SeparableConv2D_4_he_3/44 "/>
</bind>
</comp>

<comp id="877" class="1004" name="grp_load_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="0"/>
<pin id="879" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_wi_1/37 SeparableConv2D_4_wi_2/43 "/>
</bind>
</comp>

<comp id="882" class="1004" name="grp_load_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="0"/>
<pin id="884" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_de_1/39 SeparableConv2D_4_de_2/41 SeparableConv2D_4_de_3/43 "/>
</bind>
</comp>

<comp id="887" class="1005" name="reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="1"/>
<pin id="889" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_he_1 SeparableConv2D_0_he_2 "/>
</bind>
</comp>

<comp id="894" class="1005" name="reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="1"/>
<pin id="896" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_wi_1 SeparableConv2D_0_wi_2 "/>
</bind>
</comp>

<comp id="901" class="1005" name="reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="1"/>
<pin id="903" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_0_depth_1 MaxPooling2D_0_depth_2 "/>
</bind>
</comp>

<comp id="907" class="1005" name="reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="1"/>
<pin id="909" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_0_heigh_1 MaxPooling2D_0_heigh_2 "/>
</bind>
</comp>

<comp id="913" class="1005" name="reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="1"/>
<pin id="915" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_0_width_1 MaxPooling2D_0_width_2 "/>
</bind>
</comp>

<comp id="919" class="1005" name="reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="1"/>
<pin id="921" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_he_1 SeparableConv2D_1_he_2 "/>
</bind>
</comp>

<comp id="926" class="1005" name="reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="1"/>
<pin id="928" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_wi_1 SeparableConv2D_1_wi_2 "/>
</bind>
</comp>

<comp id="933" class="1005" name="reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="16" slack="1"/>
<pin id="935" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_1_depth_1 MaxPooling2D_1_depth_2 "/>
</bind>
</comp>

<comp id="939" class="1005" name="reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="16" slack="1"/>
<pin id="941" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_1_heigh_1 MaxPooling2D_1_heigh_2 "/>
</bind>
</comp>

<comp id="945" class="1005" name="reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="16" slack="1"/>
<pin id="947" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_1_width_1 MaxPooling2D_1_width_2 "/>
</bind>
</comp>

<comp id="951" class="1005" name="reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="16" slack="1"/>
<pin id="953" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_he_1 SeparableConv2D_2_he_2 "/>
</bind>
</comp>

<comp id="958" class="1005" name="reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="1"/>
<pin id="960" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_wi_1 SeparableConv2D_2_wi_2 "/>
</bind>
</comp>

<comp id="965" class="1005" name="reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="16" slack="1"/>
<pin id="967" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_0_depth_1 UpSampling2D_0_depth_2 "/>
</bind>
</comp>

<comp id="971" class="1005" name="reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="16" slack="1"/>
<pin id="973" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_0_heigh_1 UpSampling2D_0_heigh_2 "/>
</bind>
</comp>

<comp id="977" class="1005" name="reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="16" slack="1"/>
<pin id="979" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_0_width_1 UpSampling2D_0_width_2 "/>
</bind>
</comp>

<comp id="983" class="1005" name="reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="16" slack="1"/>
<pin id="985" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_he_1 SeparableConv2D_3_he_2 "/>
</bind>
</comp>

<comp id="990" class="1005" name="reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="1"/>
<pin id="992" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_wi_1 SeparableConv2D_3_wi_2 "/>
</bind>
</comp>

<comp id="997" class="1005" name="reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="16" slack="1"/>
<pin id="999" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_1_depth_1 UpSampling2D_1_depth_2 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="16" slack="1"/>
<pin id="1005" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_1_heigh_1 UpSampling2D_1_heigh_2 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="16" slack="1"/>
<pin id="1011" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_1_width_1 UpSampling2D_1_width_2 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="exitcond4_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="5" slack="0"/>
<pin id="1017" dir="0" index="1" bw="5" slack="0"/>
<pin id="1018" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="height_2_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="5" slack="0"/>
<pin id="1023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1024" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_2/2 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_5_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="10" slack="0"/>
<pin id="1029" dir="0" index="1" bw="5" slack="0"/>
<pin id="1030" dir="0" index="2" bw="1" slack="0"/>
<pin id="1031" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="p_shl_cast_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="10" slack="0"/>
<pin id="1037" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_6_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="7" slack="0"/>
<pin id="1041" dir="0" index="1" bw="5" slack="0"/>
<pin id="1042" dir="0" index="2" bw="1" slack="0"/>
<pin id="1043" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="p_shl1_cast_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="7" slack="0"/>
<pin id="1049" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_7_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="10" slack="0"/>
<pin id="1053" dir="0" index="1" bw="7" slack="0"/>
<pin id="1054" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="exitcond_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="5" slack="0"/>
<pin id="1059" dir="0" index="1" bw="5" slack="0"/>
<pin id="1060" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="width_1_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="5" slack="0"/>
<pin id="1065" dir="0" index="1" bw="1" slack="0"/>
<pin id="1066" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="width_1/3 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_data_V_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="24" slack="0"/>
<pin id="1071" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_keep_V_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="24" slack="0"/>
<pin id="1076" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/3 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp_strb_V_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="24" slack="0"/>
<pin id="1081" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/3 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_id_V_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="24" slack="0"/>
<pin id="1086" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/3 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="tmp_dest_V_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="24" slack="0"/>
<pin id="1091" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/3 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="tmp_71_cast_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="5" slack="0"/>
<pin id="1096" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71_cast/3 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="tmp_11_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="11" slack="1"/>
<pin id="1100" dir="0" index="1" bw="5" slack="0"/>
<pin id="1101" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="tmp_11_cast_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="11" slack="0"/>
<pin id="1105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="Padding2D_0_depth_lo_load_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="16" slack="0"/>
<pin id="1114" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_depth_lo/5 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="Padding2D_0_height_l_load_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="16" slack="0"/>
<pin id="1119" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_height_l/5 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="Padding2D_0_width_lo_load_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="16" slack="0"/>
<pin id="1124" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_width_lo/5 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="SeparableConv2D_0_de_1_load_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="16" slack="0"/>
<pin id="1129" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_de_1/7 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="Padding2D_1_depth_lo_load_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="16" slack="0"/>
<pin id="1134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_1_depth_lo/13 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="Padding2D_1_height_l_load_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="16" slack="0"/>
<pin id="1139" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_1_height_l/13 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="Padding2D_1_width_lo_load_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="16" slack="0"/>
<pin id="1144" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_1_width_lo/13 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="SeparableConv2D_1_de_1_load_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="16" slack="0"/>
<pin id="1149" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_de_1/15 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="Padding2D_2_depth_lo_load_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="16" slack="0"/>
<pin id="1154" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_2_depth_lo/21 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="Padding2D_2_height_l_load_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="0"/>
<pin id="1159" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_2_height_l/21 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="Padding2D_2_width_lo_load_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="16" slack="0"/>
<pin id="1164" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_2_width_lo/21 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="SeparableConv2D_2_de_1_load_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="16" slack="0"/>
<pin id="1169" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_de_1/23 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="Padding2D_3_depth_lo_load_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="16" slack="0"/>
<pin id="1174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_3_depth_lo/29 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="Padding2D_3_height_l_load_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="16" slack="0"/>
<pin id="1179" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_3_height_l/29 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="Padding2D_3_width_lo_load_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="16" slack="0"/>
<pin id="1184" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_3_width_lo/29 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="SeparableConv2D_3_de_1_load_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="16" slack="0"/>
<pin id="1189" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_de_1/31 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="Padding2D_4_depth_lo_load_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="16" slack="0"/>
<pin id="1194" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_4_depth_lo/37 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="Padding2D_4_height_l_load_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="16" slack="0"/>
<pin id="1199" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_4_height_l/37 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="Padding2D_4_width_lo_load_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="16" slack="0"/>
<pin id="1204" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_4_width_lo/37 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="tmp_s_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="16" slack="0"/>
<pin id="1209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/41 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="tmp_69_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="0"/>
<pin id="1213" dir="0" index="1" bw="32" slack="0"/>
<pin id="1214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_69/41 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="depth_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="0"/>
<pin id="1219" dir="0" index="1" bw="1" slack="0"/>
<pin id="1220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="depth/41 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="tmp_8_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="37" slack="0"/>
<pin id="1225" dir="0" index="1" bw="32" slack="0"/>
<pin id="1226" dir="0" index="2" bw="1" slack="0"/>
<pin id="1227" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/41 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="p_shl2_cast_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="37" slack="0"/>
<pin id="1233" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl2_cast/41 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="tmp_9_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="34" slack="0"/>
<pin id="1237" dir="0" index="1" bw="32" slack="0"/>
<pin id="1238" dir="0" index="2" bw="1" slack="0"/>
<pin id="1239" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/41 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="p_shl3_cast_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="34" slack="0"/>
<pin id="1245" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl3_cast/41 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="tmp_10_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="37" slack="0"/>
<pin id="1249" dir="0" index="1" bw="34" slack="0"/>
<pin id="1250" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10/41 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="tmp_70_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="16" slack="0"/>
<pin id="1255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70/42 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="tmp_71_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="0"/>
<pin id="1259" dir="0" index="1" bw="32" slack="0"/>
<pin id="1260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_71/42 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="height_3_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="32" slack="0"/>
<pin id="1265" dir="0" index="1" bw="1" slack="0"/>
<pin id="1266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_3/42 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="tmp_74_cast_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="0"/>
<pin id="1271" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_74_cast/42 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="tmp_12_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="0"/>
<pin id="1275" dir="0" index="1" bw="38" slack="1"/>
<pin id="1276" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/42 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="tmp_16_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="38" slack="0"/>
<pin id="1280" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/42 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="p_shl6_cast_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="11" slack="0"/>
<pin id="1284" dir="0" index="1" bw="6" slack="0"/>
<pin id="1285" dir="0" index="2" bw="1" slack="0"/>
<pin id="1286" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/42 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="tmp_17_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="38" slack="0"/>
<pin id="1292" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/42 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="p_shl7_cast_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="11" slack="0"/>
<pin id="1296" dir="0" index="1" bw="9" slack="0"/>
<pin id="1297" dir="0" index="2" bw="1" slack="0"/>
<pin id="1298" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/42 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="tmp_15_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="11" slack="0"/>
<pin id="1304" dir="0" index="1" bw="11" slack="0"/>
<pin id="1305" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15/42 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="tmp_21_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="0"/>
<pin id="1310" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/42 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="p_shl4_cast_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="11" slack="0"/>
<pin id="1314" dir="0" index="1" bw="6" slack="0"/>
<pin id="1315" dir="0" index="2" bw="1" slack="0"/>
<pin id="1316" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/42 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="tmp_22_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="32" slack="0"/>
<pin id="1322" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/42 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="p_shl5_cast_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="11" slack="0"/>
<pin id="1326" dir="0" index="1" bw="9" slack="0"/>
<pin id="1327" dir="0" index="2" bw="1" slack="0"/>
<pin id="1328" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/42 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="tmp_18_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="11" slack="0"/>
<pin id="1334" dir="0" index="1" bw="11" slack="0"/>
<pin id="1335" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_18/42 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="tmp_72_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="16" slack="0"/>
<pin id="1340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_72/43 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="tmp_77_cast_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="16" slack="0"/>
<pin id="1344" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_77_cast/43 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="tmp_73_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="32" slack="0"/>
<pin id="1348" dir="0" index="1" bw="32" slack="0"/>
<pin id="1349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_73/43 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="width_2_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="0"/>
<pin id="1354" dir="0" index="1" bw="1" slack="0"/>
<pin id="1355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="width_2/43 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="tmp_23_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="32" slack="0"/>
<pin id="1360" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/43 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="tmp_19_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="11" slack="1"/>
<pin id="1364" dir="0" index="1" bw="11" slack="0"/>
<pin id="1365" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/43 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="tmp_19_cast_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="11" slack="0"/>
<pin id="1369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/43 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="tmp_20_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="11" slack="1"/>
<pin id="1374" dir="0" index="1" bw="11" slack="0"/>
<pin id="1375" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/43 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="tmp_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="32" slack="2"/>
<pin id="1379" dir="0" index="1" bw="32" slack="0"/>
<pin id="1380" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/43 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="tmp_74_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="32" slack="0"/>
<pin id="1385" dir="0" index="1" bw="32" slack="1"/>
<pin id="1386" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_74/43 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="tmp_user_V_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="0"/>
<pin id="1391" dir="0" index="1" bw="32" slack="0"/>
<pin id="1392" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/43 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="tmp_82_cast_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="16" slack="0"/>
<pin id="1397" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_82_cast/43 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="tmp_75_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="1" slack="0"/>
<pin id="1401" dir="0" index="1" bw="16" slack="0"/>
<pin id="1402" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_75/43 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="tmp_83_cast_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="17" slack="0"/>
<pin id="1407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_83_cast/43 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="tmp_76_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="32" slack="2"/>
<pin id="1411" dir="0" index="1" bw="32" slack="0"/>
<pin id="1412" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_76/43 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="tmp_20_cast_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="11" slack="1"/>
<pin id="1417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_cast/44 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="tmp_85_cast_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="16" slack="0"/>
<pin id="1424" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85_cast/44 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="tmp_77_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="16" slack="0"/>
<pin id="1428" dir="0" index="1" bw="1" slack="0"/>
<pin id="1429" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_77/44 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="tmp_86_cast_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="17" slack="0"/>
<pin id="1434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_86_cast/44 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="tmp_78_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="32" slack="2"/>
<pin id="1438" dir="0" index="1" bw="32" slack="0"/>
<pin id="1439" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_78/44 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="tmp_79_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="16" slack="1"/>
<pin id="1444" dir="0" index="1" bw="1" slack="0"/>
<pin id="1445" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_79/44 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="tmp_88_cast_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="17" slack="0"/>
<pin id="1449" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_88_cast/44 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="tmp_80_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="1"/>
<pin id="1453" dir="0" index="1" bw="32" slack="0"/>
<pin id="1454" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_80/44 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="height_2_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="5" slack="0"/>
<pin id="1462" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="height_2 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="tmp_7_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="11" slack="1"/>
<pin id="1467" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="width_1_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="5" slack="0"/>
<pin id="1475" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="width_1 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="Padding2D_0_depth_lo_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="16" slack="1"/>
<pin id="1480" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_depth_lo "/>
</bind>
</comp>

<comp id="1484" class="1005" name="Padding2D_0_height_l_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="16" slack="1"/>
<pin id="1486" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_height_l "/>
</bind>
</comp>

<comp id="1489" class="1005" name="Padding2D_0_width_lo_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="16" slack="1"/>
<pin id="1491" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_width_lo "/>
</bind>
</comp>

<comp id="1494" class="1005" name="SeparableConv2D_0_de_1_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="16" slack="1"/>
<pin id="1496" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_de_1 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="Padding2D_1_depth_lo_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="16" slack="1"/>
<pin id="1501" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_1_depth_lo "/>
</bind>
</comp>

<comp id="1505" class="1005" name="Padding2D_1_height_l_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="16" slack="1"/>
<pin id="1507" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_1_height_l "/>
</bind>
</comp>

<comp id="1510" class="1005" name="Padding2D_1_width_lo_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="16" slack="1"/>
<pin id="1512" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_1_width_lo "/>
</bind>
</comp>

<comp id="1515" class="1005" name="SeparableConv2D_1_de_1_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="16" slack="1"/>
<pin id="1517" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_de_1 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="Padding2D_2_depth_lo_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="16" slack="1"/>
<pin id="1522" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_2_depth_lo "/>
</bind>
</comp>

<comp id="1526" class="1005" name="Padding2D_2_height_l_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="16" slack="1"/>
<pin id="1528" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_2_height_l "/>
</bind>
</comp>

<comp id="1531" class="1005" name="Padding2D_2_width_lo_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="16" slack="1"/>
<pin id="1533" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_2_width_lo "/>
</bind>
</comp>

<comp id="1536" class="1005" name="SeparableConv2D_2_de_1_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="16" slack="1"/>
<pin id="1538" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_de_1 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="Padding2D_3_depth_lo_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="16" slack="1"/>
<pin id="1543" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_3_depth_lo "/>
</bind>
</comp>

<comp id="1547" class="1005" name="Padding2D_3_height_l_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="16" slack="1"/>
<pin id="1549" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_3_height_l "/>
</bind>
</comp>

<comp id="1552" class="1005" name="Padding2D_3_width_lo_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="16" slack="1"/>
<pin id="1554" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_3_width_lo "/>
</bind>
</comp>

<comp id="1557" class="1005" name="SeparableConv2D_3_de_1_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="16" slack="1"/>
<pin id="1559" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_de_1 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="Padding2D_4_depth_lo_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="16" slack="1"/>
<pin id="1564" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_depth_lo "/>
</bind>
</comp>

<comp id="1568" class="1005" name="Padding2D_4_height_l_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="16" slack="1"/>
<pin id="1570" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_height_l "/>
</bind>
</comp>

<comp id="1573" class="1005" name="Padding2D_4_width_lo_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="16" slack="1"/>
<pin id="1575" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_width_lo "/>
</bind>
</comp>

<comp id="1578" class="1005" name="SeparableConv2D_4_he_1_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="16" slack="1"/>
<pin id="1580" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_he_1 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="SeparableConv2D_4_wi_1_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="16" slack="1"/>
<pin id="1586" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_wi_1 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="SeparableConv2D_4_de_1_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="16" slack="1"/>
<pin id="1592" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_de_1 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="depth_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="32" slack="0"/>
<pin id="1600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="depth "/>
</bind>
</comp>

<comp id="1603" class="1005" name="tmp_10_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="38" slack="1"/>
<pin id="1605" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="height_3_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="32" slack="0"/>
<pin id="1613" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="height_3 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="tmp_15_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="11" slack="1"/>
<pin id="1618" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="tmp_18_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="11" slack="1"/>
<pin id="1623" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="tmp_77_cast_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="17" slack="1"/>
<pin id="1628" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77_cast "/>
</bind>
</comp>

<comp id="1634" class="1005" name="width_2_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="32" slack="0"/>
<pin id="1636" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="width_2 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="SeparableConv2D_4_ar_1_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="10" slack="1"/>
<pin id="1641" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_ar_1 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="tmp_20_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="11" slack="1"/>
<pin id="1646" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="tmp_user_V_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="1" slack="2"/>
<pin id="1651" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="1654" class="1005" name="tmp_76_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="1" slack="1"/>
<pin id="1656" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="out_0_keep_V_addr_1_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="10" slack="1"/>
<pin id="1660" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_0_keep_V_addr_1 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="out_0_strb_V_addr_1_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="10" slack="1"/>
<pin id="1665" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_0_strb_V_addr_1 "/>
</bind>
</comp>

<comp id="1668" class="1005" name="out_0_id_V_addr_1_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="10" slack="1"/>
<pin id="1670" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_0_id_V_addr_1 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="out_0_dest_V_addr_1_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="10" slack="1"/>
<pin id="1675" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_0_dest_V_addr_1 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="tmp_data_V_1_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="16" slack="1"/>
<pin id="1680" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="tmp_keep_V_1_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="2" slack="1"/>
<pin id="1691" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="tmp_strb_V_1_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="2" slack="1"/>
<pin id="1696" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 "/>
</bind>
</comp>

<comp id="1699" class="1005" name="tmp_id_V_1_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="1" slack="1"/>
<pin id="1701" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="tmp_dest_V_1_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="1" slack="1"/>
<pin id="1706" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="267"><net_src comp="174" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="174" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="174" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="174" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="174" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="294"><net_src comp="208" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="2" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="4" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="298"><net_src comp="6" pin="0"/><net_sink comp="284" pin=4"/></net>

<net id="299"><net_src comp="8" pin="0"/><net_sink comp="284" pin=5"/></net>

<net id="300"><net_src comp="10" pin="0"/><net_sink comp="284" pin=6"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="284" pin=7"/></net>

<net id="319"><net_src comp="262" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="320"><net_src comp="14" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="321"><net_src comp="16" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="322"><net_src comp="18" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="323"><net_src comp="20" pin="0"/><net_sink comp="302" pin=4"/></net>

<net id="324"><net_src comp="22" pin="0"/><net_sink comp="302" pin=5"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="302" pin=6"/></net>

<net id="326"><net_src comp="26" pin="0"/><net_sink comp="302" pin=7"/></net>

<net id="332"><net_src comp="210" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="210" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="210" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="210" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="210" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="327" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="351" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="345" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="333" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="386"><net_src comp="339" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="392"><net_src comp="166" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="210" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="387" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="210" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="210" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="210" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="210" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="375" pin="3"/><net_sink comp="302" pin=9"/></net>

<net id="425"><net_src comp="400" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="426"><net_src comp="381" pin="3"/><net_sink comp="302" pin=10"/></net>

<net id="427"><net_src comp="406" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="428"><net_src comp="369" pin="3"/><net_sink comp="302" pin=13"/></net>

<net id="429"><net_src comp="412" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="430"><net_src comp="363" pin="3"/><net_sink comp="302" pin=14"/></net>

<net id="431"><net_src comp="418" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="435"><net_src comp="190" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="190" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="457"><net_src comp="178" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="458" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="469"><net_src comp="178" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="466" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="470" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="481"><net_src comp="178" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="478" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="489"><net_src comp="482" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="493"><net_src comp="258" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="260" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="302" pin=12"/></net>

<net id="502"><net_src comp="490" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="490" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="504"><net_src comp="496" pin="4"/><net_sink comp="302" pin=12"/></net>

<net id="505"><net_src comp="496" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="514"><net_src comp="242" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="146" pin="0"/><net_sink comp="506" pin=4"/></net>

<net id="516"><net_src comp="148" pin="0"/><net_sink comp="506" pin=5"/></net>

<net id="525"><net_src comp="218" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="56" pin="0"/><net_sink comp="517" pin=4"/></net>

<net id="527"><net_src comp="58" pin="0"/><net_sink comp="517" pin=5"/></net>

<net id="536"><net_src comp="234" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="116" pin="0"/><net_sink comp="528" pin=4"/></net>

<net id="538"><net_src comp="118" pin="0"/><net_sink comp="528" pin=5"/></net>

<net id="547"><net_src comp="226" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="86" pin="0"/><net_sink comp="539" pin=4"/></net>

<net id="549"><net_src comp="88" pin="0"/><net_sink comp="539" pin=5"/></net>

<net id="561"><net_src comp="244" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="562"><net_src comp="164" pin="0"/><net_sink comp="550" pin=6"/></net>

<net id="563"><net_src comp="148" pin="0"/><net_sink comp="550" pin=7"/></net>

<net id="564"><net_src comp="162" pin="0"/><net_sink comp="550" pin=8"/></net>

<net id="576"><net_src comp="220" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="577"><net_src comp="74" pin="0"/><net_sink comp="565" pin=6"/></net>

<net id="578"><net_src comp="58" pin="0"/><net_sink comp="565" pin=7"/></net>

<net id="579"><net_src comp="72" pin="0"/><net_sink comp="565" pin=8"/></net>

<net id="591"><net_src comp="236" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="592"><net_src comp="134" pin="0"/><net_sink comp="580" pin=6"/></net>

<net id="593"><net_src comp="118" pin="0"/><net_sink comp="580" pin=7"/></net>

<net id="594"><net_src comp="132" pin="0"/><net_sink comp="580" pin=8"/></net>

<net id="606"><net_src comp="228" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="607"><net_src comp="104" pin="0"/><net_sink comp="595" pin=6"/></net>

<net id="608"><net_src comp="88" pin="0"/><net_sink comp="595" pin=7"/></net>

<net id="609"><net_src comp="102" pin="0"/><net_sink comp="595" pin=8"/></net>

<net id="621"><net_src comp="212" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="622"><net_src comp="44" pin="0"/><net_sink comp="610" pin=6"/></net>

<net id="623"><net_src comp="28" pin="0"/><net_sink comp="610" pin=7"/></net>

<net id="624"><net_src comp="42" pin="0"/><net_sink comp="610" pin=8"/></net>

<net id="635"><net_src comp="238" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="636"><net_src comp="138" pin="0"/><net_sink comp="625" pin=5"/></net>

<net id="637"><net_src comp="136" pin="0"/><net_sink comp="625" pin=6"/></net>

<net id="638"><net_src comp="134" pin="0"/><net_sink comp="625" pin=7"/></net>

<net id="649"><net_src comp="222" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="650"><net_src comp="76" pin="0"/><net_sink comp="639" pin=5"/></net>

<net id="651"><net_src comp="78" pin="0"/><net_sink comp="639" pin=6"/></net>

<net id="652"><net_src comp="74" pin="0"/><net_sink comp="639" pin=7"/></net>

<net id="663"><net_src comp="214" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="664"><net_src comp="48" pin="0"/><net_sink comp="653" pin=5"/></net>

<net id="665"><net_src comp="46" pin="0"/><net_sink comp="653" pin=6"/></net>

<net id="666"><net_src comp="44" pin="0"/><net_sink comp="653" pin=7"/></net>

<net id="677"><net_src comp="230" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="678"><net_src comp="108" pin="0"/><net_sink comp="667" pin=5"/></net>

<net id="679"><net_src comp="106" pin="0"/><net_sink comp="667" pin=6"/></net>

<net id="680"><net_src comp="104" pin="0"/><net_sink comp="667" pin=7"/></net>

<net id="691"><net_src comp="216" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="692"><net_src comp="48" pin="0"/><net_sink comp="681" pin=6"/></net>

<net id="693"><net_src comp="56" pin="0"/><net_sink comp="681" pin=7"/></net>

<net id="704"><net_src comp="224" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="705"><net_src comp="78" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="706"><net_src comp="86" pin="0"/><net_sink comp="694" pin=7"/></net>

<net id="716"><net_src comp="246" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="717"><net_src comp="166" pin="0"/><net_sink comp="707" pin=5"/></net>

<net id="718"><net_src comp="164" pin="0"/><net_sink comp="707" pin=6"/></net>

<net id="729"><net_src comp="240" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="730"><net_src comp="138" pin="0"/><net_sink comp="719" pin=6"/></net>

<net id="731"><net_src comp="146" pin="0"/><net_sink comp="719" pin=7"/></net>

<net id="742"><net_src comp="232" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="743"><net_src comp="108" pin="0"/><net_sink comp="732" pin=6"/></net>

<net id="744"><net_src comp="116" pin="0"/><net_sink comp="732" pin=7"/></net>

<net id="750"><net_src comp="206" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="28" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="755"><net_src comp="38" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="610" pin=4"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="761"><net_src comp="40" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="610" pin=5"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="767"><net_src comp="50" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="681" pin=3"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="773"><net_src comp="52" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="681" pin=4"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="779"><net_src comp="54" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="681" pin=5"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="517" pin=3"/></net>

<net id="785"><net_src comp="68" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="565" pin=4"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="791"><net_src comp="70" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="565" pin=5"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="797"><net_src comp="80" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="694" pin=4"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="803"><net_src comp="82" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="694" pin=5"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="809"><net_src comp="84" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="694" pin=6"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="539" pin=3"/></net>

<net id="815"><net_src comp="98" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="595" pin=4"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="821"><net_src comp="100" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="595" pin=5"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="827"><net_src comp="110" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="732" pin=3"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="833"><net_src comp="112" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="732" pin=4"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="839"><net_src comp="114" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="732" pin=5"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="528" pin=3"/></net>

<net id="845"><net_src comp="128" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="580" pin=4"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="851"><net_src comp="130" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="580" pin=5"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="719" pin=2"/></net>

<net id="857"><net_src comp="140" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="719" pin=3"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="863"><net_src comp="142" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="719" pin=4"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="869"><net_src comp="144" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="719" pin=5"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="506" pin=3"/></net>

<net id="875"><net_src comp="158" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="550" pin=4"/></net>

<net id="880"><net_src comp="160" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="550" pin=5"/></net>

<net id="885"><net_src comp="156" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="707" pin=4"/></net>

<net id="890"><net_src comp="752" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="610" pin=4"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="653" pin=2"/></net>

<net id="893"><net_src comp="887" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="897"><net_src comp="758" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="610" pin=5"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="653" pin=3"/></net>

<net id="900"><net_src comp="894" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="904"><net_src comp="764" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="681" pin=3"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="910"><net_src comp="770" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="681" pin=4"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="916"><net_src comp="776" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="681" pin=5"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="517" pin=3"/></net>

<net id="922"><net_src comp="782" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="565" pin=4"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="925"><net_src comp="919" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="929"><net_src comp="788" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="565" pin=5"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="639" pin=3"/></net>

<net id="932"><net_src comp="926" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="936"><net_src comp="794" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="694" pin=4"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="942"><net_src comp="800" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="694" pin=5"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="948"><net_src comp="806" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="694" pin=6"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="539" pin=3"/></net>

<net id="954"><net_src comp="812" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="595" pin=4"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="667" pin=2"/></net>

<net id="957"><net_src comp="951" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="961"><net_src comp="818" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="595" pin=5"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="667" pin=3"/></net>

<net id="964"><net_src comp="958" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="968"><net_src comp="824" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="732" pin=3"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="974"><net_src comp="830" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="732" pin=4"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="980"><net_src comp="836" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="732" pin=5"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="528" pin=3"/></net>

<net id="986"><net_src comp="842" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="580" pin=4"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="989"><net_src comp="983" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="993"><net_src comp="848" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="580" pin=5"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="625" pin=3"/></net>

<net id="996"><net_src comp="990" pin="1"/><net_sink comp="719" pin=2"/></net>

<net id="1000"><net_src comp="854" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="719" pin=3"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1006"><net_src comp="860" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="719" pin=4"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="1012"><net_src comp="866" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="719" pin=5"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="506" pin=3"/></net>

<net id="1019"><net_src comp="436" pin="4"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="192" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1025"><net_src comp="436" pin="4"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="198" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1032"><net_src comp="200" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1033"><net_src comp="436" pin="4"/><net_sink comp="1027" pin=1"/></net>

<net id="1034"><net_src comp="190" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1038"><net_src comp="1027" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1044"><net_src comp="202" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="436" pin="4"/><net_sink comp="1039" pin=1"/></net>

<net id="1046"><net_src comp="204" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1050"><net_src comp="1039" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="1035" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1047" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="447" pin="4"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="192" pin="0"/><net_sink comp="1057" pin=1"/></net>

<net id="1067"><net_src comp="447" pin="4"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="198" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1072"><net_src comp="284" pin="8"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="1077"><net_src comp="284" pin="8"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="1082"><net_src comp="284" pin="8"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="1087"><net_src comp="284" pin="8"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="1092"><net_src comp="284" pin="8"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="1097"><net_src comp="447" pin="4"/><net_sink comp="1094" pin=0"/></net>

<net id="1102"><net_src comp="1094" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1106"><net_src comp="1098" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1109"><net_src comp="1103" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1110"><net_src comp="1103" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="1111"><net_src comp="1103" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1115"><net_src comp="30" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="610" pin=3"/></net>

<net id="1120"><net_src comp="32" pin="0"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1125"><net_src comp="34" pin="0"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="1130"><net_src comp="36" pin="0"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="653" pin=4"/></net>

<net id="1135"><net_src comp="60" pin="0"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="565" pin=3"/></net>

<net id="1140"><net_src comp="62" pin="0"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="1145"><net_src comp="64" pin="0"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="1150"><net_src comp="66" pin="0"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="639" pin=4"/></net>

<net id="1155"><net_src comp="90" pin="0"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="595" pin=3"/></net>

<net id="1160"><net_src comp="92" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1165"><net_src comp="94" pin="0"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="1170"><net_src comp="96" pin="0"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="667" pin=4"/></net>

<net id="1175"><net_src comp="120" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="580" pin=3"/></net>

<net id="1180"><net_src comp="122" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1185"><net_src comp="124" pin="0"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="1190"><net_src comp="126" pin="0"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="625" pin=4"/></net>

<net id="1195"><net_src comp="150" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="550" pin=3"/></net>

<net id="1200"><net_src comp="152" pin="0"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1205"><net_src comp="154" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1210"><net_src comp="882" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1215"><net_src comp="458" pin="4"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="1207" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1221"><net_src comp="458" pin="4"/><net_sink comp="1217" pin=0"/></net>

<net id="1222"><net_src comp="182" pin="0"/><net_sink comp="1217" pin=1"/></net>

<net id="1228"><net_src comp="248" pin="0"/><net_sink comp="1223" pin=0"/></net>

<net id="1229"><net_src comp="458" pin="4"/><net_sink comp="1223" pin=1"/></net>

<net id="1230"><net_src comp="190" pin="0"/><net_sink comp="1223" pin=2"/></net>

<net id="1234"><net_src comp="1223" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1240"><net_src comp="250" pin="0"/><net_sink comp="1235" pin=0"/></net>

<net id="1241"><net_src comp="458" pin="4"/><net_sink comp="1235" pin=1"/></net>

<net id="1242"><net_src comp="204" pin="0"/><net_sink comp="1235" pin=2"/></net>

<net id="1246"><net_src comp="1235" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1251"><net_src comp="1231" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="1243" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1256"><net_src comp="872" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1261"><net_src comp="470" pin="4"/><net_sink comp="1257" pin=0"/></net>

<net id="1262"><net_src comp="1253" pin="1"/><net_sink comp="1257" pin=1"/></net>

<net id="1267"><net_src comp="470" pin="4"/><net_sink comp="1263" pin=0"/></net>

<net id="1268"><net_src comp="182" pin="0"/><net_sink comp="1263" pin=1"/></net>

<net id="1272"><net_src comp="470" pin="4"/><net_sink comp="1269" pin=0"/></net>

<net id="1277"><net_src comp="1269" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1281"><net_src comp="1273" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1287"><net_src comp="252" pin="0"/><net_sink comp="1282" pin=0"/></net>

<net id="1288"><net_src comp="1278" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1289"><net_src comp="190" pin="0"/><net_sink comp="1282" pin=2"/></net>

<net id="1293"><net_src comp="1273" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1299"><net_src comp="254" pin="0"/><net_sink comp="1294" pin=0"/></net>

<net id="1300"><net_src comp="1290" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1301"><net_src comp="204" pin="0"/><net_sink comp="1294" pin=2"/></net>

<net id="1306"><net_src comp="1282" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="1294" pin="3"/><net_sink comp="1302" pin=1"/></net>

<net id="1311"><net_src comp="470" pin="4"/><net_sink comp="1308" pin=0"/></net>

<net id="1317"><net_src comp="252" pin="0"/><net_sink comp="1312" pin=0"/></net>

<net id="1318"><net_src comp="1308" pin="1"/><net_sink comp="1312" pin=1"/></net>

<net id="1319"><net_src comp="190" pin="0"/><net_sink comp="1312" pin=2"/></net>

<net id="1323"><net_src comp="470" pin="4"/><net_sink comp="1320" pin=0"/></net>

<net id="1329"><net_src comp="254" pin="0"/><net_sink comp="1324" pin=0"/></net>

<net id="1330"><net_src comp="1320" pin="1"/><net_sink comp="1324" pin=1"/></net>

<net id="1331"><net_src comp="204" pin="0"/><net_sink comp="1324" pin=2"/></net>

<net id="1336"><net_src comp="1312" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1337"><net_src comp="1324" pin="3"/><net_sink comp="1332" pin=1"/></net>

<net id="1341"><net_src comp="877" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1345"><net_src comp="877" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1350"><net_src comp="482" pin="4"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="1338" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1356"><net_src comp="482" pin="4"/><net_sink comp="1352" pin=0"/></net>

<net id="1357"><net_src comp="182" pin="0"/><net_sink comp="1352" pin=1"/></net>

<net id="1361"><net_src comp="482" pin="4"/><net_sink comp="1358" pin=0"/></net>

<net id="1366"><net_src comp="1358" pin="1"/><net_sink comp="1362" pin=1"/></net>

<net id="1370"><net_src comp="1362" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1376"><net_src comp="1358" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="1381"><net_src comp="454" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1382"><net_src comp="482" pin="4"/><net_sink comp="1377" pin=1"/></net>

<net id="1387"><net_src comp="1377" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1388"><net_src comp="466" pin="1"/><net_sink comp="1383" pin=1"/></net>

<net id="1393"><net_src comp="1383" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1394"><net_src comp="178" pin="0"/><net_sink comp="1389" pin=1"/></net>

<net id="1398"><net_src comp="882" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1403"><net_src comp="256" pin="0"/><net_sink comp="1399" pin=0"/></net>

<net id="1404"><net_src comp="1395" pin="1"/><net_sink comp="1399" pin=1"/></net>

<net id="1408"><net_src comp="1399" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1413"><net_src comp="454" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1414"><net_src comp="1405" pin="1"/><net_sink comp="1409" pin=1"/></net>

<net id="1418"><net_src comp="1415" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1420"><net_src comp="1415" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1421"><net_src comp="1415" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1425"><net_src comp="872" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1430"><net_src comp="1422" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1431"><net_src comp="256" pin="0"/><net_sink comp="1426" pin=1"/></net>

<net id="1435"><net_src comp="1426" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1440"><net_src comp="466" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1441"><net_src comp="1432" pin="1"/><net_sink comp="1436" pin=1"/></net>

<net id="1446"><net_src comp="256" pin="0"/><net_sink comp="1442" pin=1"/></net>

<net id="1450"><net_src comp="1442" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1455"><net_src comp="478" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1456"><net_src comp="1447" pin="1"/><net_sink comp="1451" pin=1"/></net>

<net id="1463"><net_src comp="1021" pin="2"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1468"><net_src comp="1051" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1476"><net_src comp="1063" pin="2"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1481"><net_src comp="1112" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="610" pin=3"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1487"><net_src comp="1117" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1492"><net_src comp="1122" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="1497"><net_src comp="1127" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="653" pin=4"/></net>

<net id="1502"><net_src comp="1132" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="565" pin=3"/></net>

<net id="1504"><net_src comp="1499" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="1508"><net_src comp="1137" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="1513"><net_src comp="1142" pin="1"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="1518"><net_src comp="1147" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="639" pin=4"/></net>

<net id="1523"><net_src comp="1152" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="595" pin=3"/></net>

<net id="1525"><net_src comp="1520" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1529"><net_src comp="1157" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1534"><net_src comp="1162" pin="1"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="1539"><net_src comp="1167" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="667" pin=4"/></net>

<net id="1544"><net_src comp="1172" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="580" pin=3"/></net>

<net id="1546"><net_src comp="1541" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="1550"><net_src comp="1177" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1555"><net_src comp="1182" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="1560"><net_src comp="1187" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="625" pin=4"/></net>

<net id="1565"><net_src comp="1192" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="550" pin=3"/></net>

<net id="1567"><net_src comp="1562" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1571"><net_src comp="1197" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1576"><net_src comp="1202" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1581"><net_src comp="872" pin="1"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="550" pin=4"/></net>

<net id="1583"><net_src comp="1578" pin="1"/><net_sink comp="707" pin=2"/></net>

<net id="1587"><net_src comp="877" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="550" pin=5"/></net>

<net id="1589"><net_src comp="1584" pin="1"/><net_sink comp="707" pin=3"/></net>

<net id="1593"><net_src comp="882" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="707" pin=4"/></net>

<net id="1601"><net_src comp="1217" pin="2"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1606"><net_src comp="1247" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1614"><net_src comp="1263" pin="2"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1619"><net_src comp="1302" pin="2"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1624"><net_src comp="1332" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1629"><net_src comp="1342" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1637"><net_src comp="1352" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1642"><net_src comp="387" pin="3"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1647"><net_src comp="1372" pin="2"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1652"><net_src comp="1389" pin="2"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="302" pin=11"/></net>

<net id="1657"><net_src comp="1409" pin="2"/><net_sink comp="1654" pin=0"/></net>

<net id="1661"><net_src comp="400" pin="3"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1666"><net_src comp="406" pin="3"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1671"><net_src comp="412" pin="3"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1676"><net_src comp="418" pin="3"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1681"><net_src comp="394" pin="3"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="302" pin=8"/></net>

<net id="1692"><net_src comp="375" pin="3"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="302" pin=9"/></net>

<net id="1697"><net_src comp="381" pin="3"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="302" pin=10"/></net>

<net id="1702"><net_src comp="369" pin="3"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="302" pin=13"/></net>

<net id="1707"><net_src comp="363" pin="3"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="302" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V_data_V | {46 }
	Port: output_data_V_keep_V | {46 }
	Port: output_data_V_strb_V | {46 }
	Port: output_data_V_user_V | {46 }
	Port: output_data_V_last_V | {46 }
	Port: output_data_V_id_V | {46 }
	Port: output_data_V_dest_V | {46 }
	Port: Padding2D_0_array | {2 4 }
	Port: SeparableConv2D_0_m_s | {5 6 }
	Port: SeparableConv2D_0_ar | {7 8 }
	Port: MaxPooling2D_0_array | {9 10 }
	Port: Padding2D_1_array | {11 12 }
	Port: SeparableConv2D_1_m_s | {13 14 }
	Port: SeparableConv2D_1_ar | {15 16 }
	Port: MaxPooling2D_1_array | {17 18 }
	Port: Padding2D_2_array | {19 20 }
	Port: SeparableConv2D_2_m_s | {21 22 }
	Port: SeparableConv2D_2_ar | {23 24 }
	Port: UpSampling2D_0_array | {25 26 }
	Port: Padding2D_3_array | {27 28 }
	Port: SeparableConv2D_3_m_s | {29 30 }
	Port: SeparableConv2D_3_ar | {31 32 }
	Port: UpSampling2D_1_array | {33 34 }
	Port: Padding2D_4_array | {35 36 }
	Port: SeparableConv2D_4_m_s | {37 38 }
	Port: SeparableConv2D_4_ar | {39 40 }
 - Input state : 
	Port: network : input_data_V_data_V | {3 }
	Port: network : input_data_V_keep_V | {3 }
	Port: network : input_data_V_strb_V | {3 }
	Port: network : input_data_V_user_V | {3 }
	Port: network : input_data_V_last_V | {3 }
	Port: network : input_data_V_id_V | {3 }
	Port: network : input_data_V_dest_V | {3 }
	Port: network : Padding2D_0_array | {5 6 }
	Port: network : Padding2D_0_depth | {5 }
	Port: network : Padding2D_0_height | {5 }
	Port: network : Padding2D_0_width | {5 }
	Port: network : SeparableConv2D_0_de | {7 }
	Port: network : SeparableConv2D_0_he | {5 9 }
	Port: network : SeparableConv2D_0_wi | {5 9 }
	Port: network : SeparableConv2D_0_w_s | {5 6 }
	Port: network : SeparableConv2D_0_m_s | {5 6 7 8 }
	Port: network : SeparableConv2D_0_b_s | {7 8 }
	Port: network : SeparableConv2D_0_ar | {9 10 }
	Port: network : MaxPooling2D_0_depth | {9 11 }
	Port: network : MaxPooling2D_0_heigh | {9 11 }
	Port: network : MaxPooling2D_0_width | {9 11 }
	Port: network : MaxPooling2D_0_array | {9 10 11 12 }
	Port: network : Padding2D_1_array | {13 14 }
	Port: network : Padding2D_1_depth | {13 }
	Port: network : Padding2D_1_height | {13 }
	Port: network : Padding2D_1_width | {13 }
	Port: network : SeparableConv2D_1_de | {15 }
	Port: network : SeparableConv2D_1_he | {13 17 }
	Port: network : SeparableConv2D_1_wi | {13 17 }
	Port: network : SeparableConv2D_1_w_s | {13 14 }
	Port: network : SeparableConv2D_1_m_s | {13 14 15 16 }
	Port: network : SeparableConv2D_1_b_s | {15 16 }
	Port: network : SeparableConv2D_1_ar | {17 18 }
	Port: network : MaxPooling2D_1_depth | {17 19 }
	Port: network : MaxPooling2D_1_heigh | {17 19 }
	Port: network : MaxPooling2D_1_width | {17 19 }
	Port: network : MaxPooling2D_1_array | {17 18 19 20 }
	Port: network : Padding2D_2_array | {21 22 }
	Port: network : Padding2D_2_depth | {21 }
	Port: network : Padding2D_2_height | {21 }
	Port: network : Padding2D_2_width | {21 }
	Port: network : SeparableConv2D_2_de | {23 }
	Port: network : SeparableConv2D_2_he | {21 25 }
	Port: network : SeparableConv2D_2_wi | {21 25 }
	Port: network : SeparableConv2D_2_w_s | {21 22 }
	Port: network : SeparableConv2D_2_m_s | {21 22 23 24 }
	Port: network : SeparableConv2D_2_b_s | {23 24 }
	Port: network : SeparableConv2D_2_ar | {25 26 }
	Port: network : UpSampling2D_0_depth | {25 27 }
	Port: network : UpSampling2D_0_heigh | {25 27 }
	Port: network : UpSampling2D_0_width | {25 27 }
	Port: network : UpSampling2D_0_array | {27 28 }
	Port: network : Padding2D_3_array | {29 30 }
	Port: network : Padding2D_3_depth | {29 }
	Port: network : Padding2D_3_height | {29 }
	Port: network : Padding2D_3_width | {29 }
	Port: network : SeparableConv2D_3_de | {31 }
	Port: network : SeparableConv2D_3_he | {29 33 }
	Port: network : SeparableConv2D_3_wi | {29 33 }
	Port: network : SeparableConv2D_3_w_s | {29 30 }
	Port: network : SeparableConv2D_3_m_s | {29 30 31 32 }
	Port: network : SeparableConv2D_3_b_s | {31 32 }
	Port: network : SeparableConv2D_3_ar | {33 34 }
	Port: network : UpSampling2D_1_depth | {33 35 }
	Port: network : UpSampling2D_1_heigh | {33 35 }
	Port: network : UpSampling2D_1_width | {33 35 }
	Port: network : UpSampling2D_1_array | {35 36 }
	Port: network : Padding2D_4_array | {37 38 }
	Port: network : Padding2D_4_depth | {37 }
	Port: network : Padding2D_4_height | {37 }
	Port: network : Padding2D_4_width | {37 }
	Port: network : SeparableConv2D_4_de | {39 41 43 }
	Port: network : SeparableConv2D_4_he | {37 42 44 }
	Port: network : SeparableConv2D_4_wi | {37 43 }
	Port: network : SeparableConv2D_4_w_s | {37 38 }
	Port: network : SeparableConv2D_4_m_s | {37 38 39 40 }
	Port: network : SeparableConv2D_4_ar | {43 44 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		height_2 : 1
		StgValue_76 : 2
		tmp_5 : 1
		p_shl_cast : 2
		tmp_6 : 1
		p_shl1_cast : 2
		tmp_7 : 3
	State 3
		exitcond : 1
		width_1 : 1
		StgValue_88 : 2
		tmp_71_cast : 1
		tmp_11 : 2
		tmp_11_cast : 3
		input_0_array_0_add : 4
		out_0_keep_V_addr : 4
		out_0_strb_V_addr : 4
		out_0_id_V_addr : 4
		out_0_dest_V_addr : 4
		StgValue_103 : 5
		StgValue_104 : 5
		StgValue_105 : 5
		StgValue_106 : 5
		StgValue_107 : 5
	State 4
	State 5
		StgValue_116 : 1
	State 6
	State 7
		StgValue_119 : 1
	State 8
	State 9
		StgValue_126 : 1
	State 10
	State 11
		StgValue_131 : 1
	State 12
	State 13
		StgValue_138 : 1
	State 14
	State 15
		StgValue_141 : 1
	State 16
	State 17
		StgValue_148 : 1
	State 18
	State 19
		StgValue_153 : 1
	State 20
	State 21
		StgValue_160 : 1
	State 22
	State 23
		StgValue_163 : 1
	State 24
	State 25
		StgValue_170 : 1
	State 26
	State 27
		StgValue_175 : 1
	State 28
	State 29
		StgValue_182 : 1
	State 30
	State 31
		StgValue_185 : 1
	State 32
	State 33
		StgValue_192 : 1
	State 34
	State 35
		StgValue_197 : 1
	State 36
	State 37
		StgValue_204 : 1
	State 38
	State 39
		StgValue_207 : 1
	State 40
	State 41
		tmp_s : 1
		tmp_69 : 2
		depth : 1
		StgValue_215 : 3
		tmp_8 : 1
		p_shl2_cast : 2
		tmp_9 : 1
		p_shl3_cast : 2
		tmp_10 : 3
	State 42
		tmp_70 : 1
		tmp_71 : 2
		height_3 : 1
		StgValue_228 : 3
		tmp_74_cast : 1
		tmp_12 : 2
		tmp_16 : 3
		p_shl6_cast : 4
		tmp_17 : 3
		p_shl7_cast : 4
		tmp_15 : 5
		tmp_21 : 1
		p_shl4_cast : 2
		tmp_22 : 1
		p_shl5_cast : 2
		tmp_18 : 3
	State 43
		tmp_72 : 1
		tmp_77_cast : 1
		tmp_73 : 2
		width_2 : 1
		StgValue_249 : 3
		tmp_23 : 1
		tmp_19 : 2
		tmp_19_cast : 3
		SeparableConv2D_4_ar_1 : 4
		tmp_20 : 2
		tmp_data_V_1 : 5
		tmp : 1
		tmp_74 : 1
		tmp_user_V : 1
		tmp_82_cast : 1
		tmp_75 : 2
		tmp_83_cast : 3
		tmp_76 : 4
	State 44
		out_0_keep_V_addr_1 : 1
		out_0_strb_V_addr_1 : 1
		out_0_id_V_addr_1 : 1
		out_0_dest_V_addr_1 : 1
		tmp_85_cast : 1
		tmp_77 : 2
		tmp_86_cast : 3
		tmp_78 : 4
		StgValue_277 : 5
		tmp_88_cast : 1
		tmp_80 : 2
		StgValue_281 : 3
		tmp_keep_V_1 : 2
		tmp_strb_V_1 : 2
		tmp_id_V_1 : 2
		tmp_dest_V_1 : 2
	State 45
		StgValue_292 : 1
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |     grp_padding2d_fix16_fu_506    |    2    |  8.9365 |   800   |   779   |
|          |    grp_padding2d_fix16_3_fu_517   |    2    |  8.9365 |   798   |   779   |
|          |    grp_padding2d_fix16_1_fu_528   |    2    |  8.9365 |   797   |   779   |
|          |    grp_padding2d_fix16_2_fu_539   |    2    |  8.9365 |   795   |   779   |
|          | grp_depthwise_conv2d_fix_1_fu_550 |    5    |  12.383 |   711   |   640   |
|          | grp_depthwise_conv2d_fix_2_fu_565 |    5    |  12.383 |   707   |   640   |
|          | grp_depthwise_conv2d_fix_3_fu_580 |    5    |  12.383 |   705   |   640   |
|          | grp_depthwise_conv2d_fix_4_fu_595 |    5    |  12.383 |   701   |   640   |
|          |  grp_depthwise_conv2d_fix_fu_610  |    5    |  12.383 |   700   |   640   |
|   call   | grp_pointwise_conv2d_fix_3_fu_625 |    5    |  8.845  |   713   |   545   |
|          | grp_pointwise_conv2d_fix_2_fu_639 |    5    |  8.845  |   712   |   545   |
|          |  grp_pointwise_conv2d_fix_fu_653  |    5    |  8.845  |   711   |   545   |
|          | grp_pointwise_conv2d_fix_4_fu_667 |    5    |  8.845  |   707   |   545   |
|          |  grp_max_pooling2d_fix16_1_fu_681 |    4    |  7.1675 |   674   |   552   |
|          |   grp_max_pooling2d_fix16_fu_694  |    4    |  7.1675 |   665   |   552   |
|          | grp_pointwise_conv2d_fix_1_fu_707 |    5    |  7.076  |   664   |   536   |
|          |   grp_up_sampling2d_fix16_fu_719  |    4    |  5.307  |   572   |   409   |
|          |  grp_up_sampling2d_fix16_1_fu_732 |    4    |  5.307  |   569   |   409   |
|          |    grp_padding2d_fix16_4_fu_745   |    0    | 16.0125 |   354   |   392   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          height_2_fu_1021         |    0    |    0    |    0    |    15   |
|          |          width_1_fu_1063          |    0    |    0    |    0    |    15   |
|          |           tmp_11_fu_1098          |    0    |    0    |    0    |    13   |
|          |           depth_fu_1217           |    0    |    0    |    0    |    39   |
|          |          height_3_fu_1263         |    0    |    0    |    0    |    39   |
|    add   |           tmp_12_fu_1273          |    0    |    0    |    0    |    45   |
|          |          width_2_fu_1352          |    0    |    0    |    0    |    39   |
|          |           tmp_19_fu_1362          |    0    |    0    |    0    |    13   |
|          |           tmp_20_fu_1372          |    0    |    0    |    0    |    13   |
|          |           tmp_75_fu_1399          |    0    |    0    |    0    |    23   |
|          |           tmp_77_fu_1426          |    0    |    0    |    0    |    23   |
|          |           tmp_79_fu_1442          |    0    |    0    |    0    |    23   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         exitcond4_fu_1015         |    0    |    0    |    0    |    11   |
|          |          exitcond_fu_1057         |    0    |    0    |    0    |    11   |
|          |           tmp_69_fu_1211          |    0    |    0    |    0    |    18   |
|          |           tmp_71_fu_1257          |    0    |    0    |    0    |    18   |
|   icmp   |           tmp_73_fu_1346          |    0    |    0    |    0    |    18   |
|          |         tmp_user_V_fu_1389        |    0    |    0    |    0    |    18   |
|          |           tmp_76_fu_1409          |    0    |    0    |    0    |    18   |
|          |           tmp_78_fu_1436          |    0    |    0    |    0    |    18   |
|          |           tmp_80_fu_1451          |    0    |    0    |    0    |    18   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |           tmp_7_fu_1051           |    0    |    0    |    0    |    14   |
|    sub   |           tmp_10_fu_1247          |    0    |    0    |    0    |    44   |
|          |           tmp_15_fu_1302          |    0    |    0    |    0    |    13   |
|          |           tmp_18_fu_1332          |    0    |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|---------|
|    or    |            tmp_fu_1377            |    0    |    0    |    0    |    32   |
|          |           tmp_74_fu_1383          |    0    |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   read   |        empty_23_read_fu_284       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   write  |          grp_write_fu_302         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |           tmp_5_fu_1027           |    0    |    0    |    0    |    0    |
|          |           tmp_6_fu_1039           |    0    |    0    |    0    |    0    |
|          |           tmp_8_fu_1223           |    0    |    0    |    0    |    0    |
|bitconcatenate|           tmp_9_fu_1235           |    0    |    0    |    0    |    0    |
|          |        p_shl6_cast_fu_1282        |    0    |    0    |    0    |    0    |
|          |        p_shl7_cast_fu_1294        |    0    |    0    |    0    |    0    |
|          |        p_shl4_cast_fu_1312        |    0    |    0    |    0    |    0    |
|          |        p_shl5_cast_fu_1324        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         p_shl_cast_fu_1035        |    0    |    0    |    0    |    0    |
|          |        p_shl1_cast_fu_1047        |    0    |    0    |    0    |    0    |
|          |        tmp_71_cast_fu_1094        |    0    |    0    |    0    |    0    |
|          |           tmp_s_fu_1207           |    0    |    0    |    0    |    0    |
|   zext   |           tmp_70_fu_1253          |    0    |    0    |    0    |    0    |
|          |           tmp_72_fu_1338          |    0    |    0    |    0    |    0    |
|          |        tmp_77_cast_fu_1342        |    0    |    0    |    0    |    0    |
|          |        tmp_19_cast_fu_1367        |    0    |    0    |    0    |    0    |
|          |        tmp_82_cast_fu_1395        |    0    |    0    |    0    |    0    |
|          |        tmp_85_cast_fu_1422        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         tmp_data_V_fu_1069        |    0    |    0    |    0    |    0    |
|          |         tmp_keep_V_fu_1074        |    0    |    0    |    0    |    0    |
|extractvalue|         tmp_strb_V_fu_1079        |    0    |    0    |    0    |    0    |
|          |          tmp_id_V_fu_1084         |    0    |    0    |    0    |    0    |
|          |         tmp_dest_V_fu_1089        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |        tmp_11_cast_fu_1103        |    0    |    0    |    0    |    0    |
|          |        p_shl2_cast_fu_1231        |    0    |    0    |    0    |    0    |
|          |        p_shl3_cast_fu_1243        |    0    |    0    |    0    |    0    |
|   sext   |        tmp_74_cast_fu_1269        |    0    |    0    |    0    |    0    |
|          |        tmp_83_cast_fu_1405        |    0    |    0    |    0    |    0    |
|          |        tmp_20_cast_fu_1415        |    0    |    0    |    0    |    0    |
|          |        tmp_86_cast_fu_1432        |    0    |    0    |    0    |    0    |
|          |        tmp_88_cast_fu_1447        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |           tmp_16_fu_1278          |    0    |    0    |    0    |    0    |
|          |           tmp_17_fu_1290          |    0    |    0    |    0    |    0    |
|   trunc  |           tmp_21_fu_1308          |    0    |    0    |    0    |    0    |
|          |           tmp_22_fu_1320          |    0    |    0    |    0    |    0    |
|          |           tmp_23_fu_1358          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    74   | 181.078 |  13055  |  11942  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
| MaxPooling2D_0_array|    4   |    0   |    0   |
| MaxPooling2D_1_array|    1   |    0   |    0   |
|  Padding2D_0_array  |    1   |    0   |    0   |
|  Padding2D_1_array  |    4   |    0   |    0   |
|  Padding2D_2_array  |    1   |    0   |    0   |
|  Padding2D_3_array  |    2   |    0   |    0   |
|  Padding2D_4_array  |   16   |    0   |    0   |
| SeparableConv2D_0_ar|   16   |    0   |    0   |
|SeparableConv2D_0_b_s|    0   |   12   |    3   |
|SeparableConv2D_0_m_s|    1   |    0   |    0   |
|SeparableConv2D_0_w_s|    0   |   15   |    3   |
| SeparableConv2D_1_ar|    2   |    0   |    0   |
|SeparableConv2D_1_b_s|    0   |   12   |    2   |
|SeparableConv2D_1_m_s|    4   |    0   |    0   |
|SeparableConv2D_1_w_s|    1   |    0   |    0   |
| SeparableConv2D_2_ar|    1   |    0   |    0   |
|SeparableConv2D_2_b_s|    0   |   13   |    2   |
|SeparableConv2D_2_m_s|    1   |    0   |    0   |
|SeparableConv2D_2_w_s|    0   |   14   |   16   |
| SeparableConv2D_3_ar|    4   |    0   |    0   |
|SeparableConv2D_3_b_s|    0   |   14   |    4   |
|SeparableConv2D_3_m_s|    2   |    0   |    0   |
|SeparableConv2D_3_w_s|    1   |    0   |    0   |
| SeparableConv2D_4_ar|    1   |    0   |    0   |
|SeparableConv2D_4_m_s|   16   |    0   |    0   |
|SeparableConv2D_4_w_s|    1   |    0   |    0   |
| UpSampling2D_0_array|    2   |    0   |    0   |
| UpSampling2D_1_array|   16   |    0   |    0   |
|   input_0_array_0   |    1   |    0   |    0   |
|     out_0_dest_V    |    0   |    2   |   13   |
|      out_0_id_V     |    0   |    2   |   13   |
|     out_0_keep_V    |    1   |    0   |    0   |
|     out_0_strb_V    |    1   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |   101  |   84   |   56   |
+---------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| Padding2D_0_depth_lo_reg_1478 |   16   |
| Padding2D_0_height_l_reg_1484 |   16   |
| Padding2D_0_width_lo_reg_1489 |   16   |
| Padding2D_1_depth_lo_reg_1499 |   16   |
| Padding2D_1_height_l_reg_1505 |   16   |
| Padding2D_1_width_lo_reg_1510 |   16   |
| Padding2D_2_depth_lo_reg_1520 |   16   |
| Padding2D_2_height_l_reg_1526 |   16   |
| Padding2D_2_width_lo_reg_1531 |   16   |
| Padding2D_3_depth_lo_reg_1541 |   16   |
| Padding2D_3_height_l_reg_1547 |   16   |
| Padding2D_3_width_lo_reg_1552 |   16   |
| Padding2D_4_depth_lo_reg_1562 |   16   |
| Padding2D_4_height_l_reg_1568 |   16   |
| Padding2D_4_width_lo_reg_1573 |   16   |
|SeparableConv2D_0_de_1_reg_1494|   16   |
|SeparableConv2D_1_de_1_reg_1515|   16   |
|SeparableConv2D_2_de_1_reg_1536|   16   |
|SeparableConv2D_3_de_1_reg_1557|   16   |
|SeparableConv2D_4_ar_1_reg_1639|   10   |
|SeparableConv2D_4_de_1_reg_1590|   16   |
|SeparableConv2D_4_he_1_reg_1578|   16   |
|SeparableConv2D_4_wi_1_reg_1584|   16   |
|         depth7_reg_454        |   32   |
|         depth_reg_1598        |   32   |
|        height8_reg_466        |   32   |
|       height_2_reg_1460       |    5   |
|       height_3_reg_1611       |   32   |
|         height_reg_432        |    5   |
|  out_0_dest_V_addr_1_reg_1673 |   10   |
|   out_0_id_V_addr_1_reg_1668  |   10   |
|  out_0_keep_V_addr_1_reg_1658 |   10   |
|  out_0_strb_V_addr_1_reg_1663 |   10   |
|            reg_1003           |   16   |
|            reg_1009           |   16   |
|            reg_887            |   16   |
|            reg_894            |   16   |
|            reg_901            |   16   |
|            reg_907            |   16   |
|            reg_913            |   16   |
|            reg_919            |   16   |
|            reg_926            |   16   |
|            reg_933            |   16   |
|            reg_939            |   16   |
|            reg_945            |   16   |
|            reg_951            |   16   |
|            reg_958            |   16   |
|            reg_965            |   16   |
|            reg_971            |   16   |
|            reg_977            |   16   |
|            reg_983            |   16   |
|            reg_990            |   16   |
|            reg_997            |   16   |
|        tmp_10_reg_1603        |   38   |
|        tmp_15_reg_1616        |   11   |
|        tmp_18_reg_1621        |   11   |
|        tmp_20_reg_1644        |   11   |
|        tmp_76_reg_1654        |    1   |
|      tmp_77_cast_reg_1626     |   17   |
|         tmp_7_reg_1465        |   11   |
|     tmp_data_V_1_reg_1678     |   16   |
|     tmp_dest_V_1_reg_1704     |    1   |
|      tmp_id_V_1_reg_1699      |    1   |
|     tmp_keep_V_1_reg_1689     |    2   |
|       tmp_last_V_reg_490      |    1   |
|     tmp_strb_V_1_reg_1694     |    2   |
|      tmp_user_V_reg_1649      |    1   |
|         width9_reg_478        |   32   |
|        width_1_reg_1473       |    5   |
|        width_2_reg_1634       |   32   |
|         width_reg_443         |    5   |
+-------------------------------+--------+
|             Total             |  1058  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|          grp_write_fu_302         |  p9  |   2  |   2  |    4   ||    9    |
|          grp_write_fu_302         |  p10 |   2  |   2  |    4   ||    9    |
|          grp_write_fu_302         |  p12 |   2  |   1  |    2   ||    9    |
|          grp_write_fu_302         |  p13 |   2  |   1  |    2   ||    9    |
|          grp_write_fu_302         |  p14 |   2  |   1  |    2   ||    9    |
|         grp_access_fu_363         |  p0  |   3  |  10  |   30   ||    15   |
|         grp_access_fu_369         |  p0  |   3  |  10  |   30   ||    15   |
|         grp_access_fu_375         |  p0  |   3  |  10  |   30   ||    15   |
|         grp_access_fu_381         |  p0  |   3  |  10  |   30   ||    15   |
|         grp_access_fu_394         |  p0  |   2  |  10  |   20   ||    9    |
|           depth7_reg_454          |  p0  |   2  |  32  |   64   ||    9    |
|          height8_reg_466          |  p0  |   2  |  32  |   64   ||    9    |
|           width9_reg_478          |  p0  |   2  |  32  |   64   ||    9    |
|         tmp_last_V_reg_490        |  p0  |   3  |   1  |    3   ||    9    |
|     grp_padding2d_fix16_fu_506    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_padding2d_fix16_fu_506    |  p2  |   2  |  16  |   32   ||    9    |
|     grp_padding2d_fix16_fu_506    |  p3  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_3_fu_517   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_3_fu_517   |  p2  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_3_fu_517   |  p3  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_1_fu_528   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_1_fu_528   |  p2  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_1_fu_528   |  p3  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_2_fu_539   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_2_fu_539   |  p2  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_2_fu_539   |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_550 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_550 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_550 |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_550 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_550 |  p5  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_565 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_565 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_565 |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_565 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_565 |  p5  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_580 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_580 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_580 |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_580 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_580 |  p5  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_595 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_595 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_595 |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_595 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_595 |  p5  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_610  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_610  |  p2  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_610  |  p3  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_610  |  p4  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_610  |  p5  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_3_fu_625 |  p4  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_2_fu_639 |  p4  |   2  |  16  |   32   ||    9    |
|  grp_pointwise_conv2d_fix_fu_653  |  p4  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_4_fu_667 |  p4  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_681 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_681 |  p2  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_681 |  p3  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_681 |  p4  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_681 |  p5  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_694  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_694  |  p2  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_694  |  p4  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_694  |  p5  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_694  |  p6  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_1_fu_707 |  p4  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_719  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_719  |  p2  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_719  |  p3  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_719  |  p4  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_719  |  p5  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_732 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_732 |  p2  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_732 |  p3  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_732 |  p4  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_732 |  p5  |   2  |  16  |   32   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |  2333  || 134.673 ||   708   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   74   |   181  |  13055 |  11942 |
|   Memory  |   101  |    -   |    -   |   84   |   56   |
|Multiplexer|    -   |    -   |   134  |    -   |   708  |
|  Register |    -   |    -   |    -   |  1058  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   101  |   74   |   315  |  14197 |  12706 |
+-----------+--------+--------+--------+--------+--------+
