<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPUGlobalISelUtils.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;11.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AMDGPUGlobalISelUtils.h</div></div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUGlobalISelUtils_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AMDGPUGlobalISelUtils -------------------------------------*- C++ -*-==//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_AMDGPUGLOBALISELUTILS_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_AMDGPUGLOBALISELUTILS_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &quot;<a class="code" href="Register_8h.html">llvm/CodeGen/Register.h</a>&quot;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &lt;tuple&gt;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="keyword">class </span>MachineRegisterInfo;</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespaceAMDGPU.html">AMDGPU</a> {</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"></span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/// Returns Base register, constant offset, and offset def point.</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"></span>std::tuple&lt;Register, unsigned, MachineInstr *&gt;</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a9c1c1787b89fe414c257245abd6642bb">getBaseWithConstantOffset</a>(MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> Reg);</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac16128acb48df11fb8f6cc86e10360c8">isLegalVOP3PShuffleMask</a>(ArrayRef&lt;int&gt; Mask);</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"></span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/// Return number of address arguments, and the number of gradients for an image</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">/// intrinsic.</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"></span><span class="keyword">inline</span> std::pair&lt;int, int&gt;</div>
<div class="foldopen" id="foldopen00032" data-start="{" data-end="}">
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a0756aa65e3aac0d78428a0f2cd098811">   32</a></span><a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a0756aa65e3aac0d78428a0f2cd098811">getImageNumVAddr</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">AMDGPU::ImageDimIntrinsicInfo</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImageDimIntr</a>,</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>                 <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">AMDGPU::MIMGBaseOpcodeInfo</a> *BaseOpcode) {</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">AMDGPU::MIMGDimInfo</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DimInfo</a></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ad69abc53c68db78ad61f21abb89e7ea5">AMDGPU::getMIMGDimInfo</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImageDimIntr</a>-&gt;Dim);</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>  <span class="keywordtype">int</span> NumGradients = BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a0adbb6ce25f3ffd10c57280e27cc2cd2">Gradients</a> ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DimInfo</a>-&gt;NumGradients : 0;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>  <span class="keywordtype">int</span> NumCoords = BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a70ffab1206752dada12358c20e0cbfb5">Coordinates</a> ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DimInfo</a>-&gt;NumCoords : 0;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>  <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLCM</a> = BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a6b7b54de13fab37e46a6aee073ff101f">LodOrClampOrMip</a> ? 1 : 0;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>  <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVAddr</a> = BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#aed9d22e06865e4b6c99b16e9731dd405">NumExtraArgs</a> + NumGradients + NumCoords + <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLCM</a>;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>  <span class="keywordflow">return</span> {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVAddr</a>, NumGradients};</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>}</div>
</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"></span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/// Return index of dmask in an gMIR image intrinsic</span></div>
<div class="foldopen" id="foldopen00045" data-start="{" data-end="}">
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#acdecc8efcaa50d1670ebeec58d2b7fd7">   45</a></span><span class="comment"></span><span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#acdecc8efcaa50d1670ebeec58d2b7fd7">getDMaskIdx</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">AMDGPU::MIMGBaseOpcodeInfo</a> *BaseOpcode,</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>                       <span class="keywordtype">int</span> NumDefs) {</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a9b768edaf13fa245f7f32392066e8214">Atomic</a>);</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  <span class="keywordflow">return</span> NumDefs + 1 + (BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a89201ea82f62bd544438593981c5b8ff">Store</a> ? 1 : 0);</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>}</div>
</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"></span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/// Return first address operand index in a gMIR image intrinsic.</span></div>
<div class="foldopen" id="foldopen00052" data-start="{" data-end="}">
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a09997d3669aed316b0afa9b85f00e1aa">   52</a></span><span class="comment"></span><span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a09997d3669aed316b0afa9b85f00e1aa">getImageVAddrIdxBegin</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">AMDGPU::MIMGBaseOpcodeInfo</a> *BaseOpcode,</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>                                 <span class="keywordtype">int</span> NumDefs) {</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  <span class="keywordflow">if</span> (BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a9b768edaf13fa245f7f32392066e8214">Atomic</a>)</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="keywordflow">return</span> NumDefs + 1 + (BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a3b6665b446a6192cc2b5ecf51082ea83">AtomicX2</a> ? 2 : 1);</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#acdecc8efcaa50d1670ebeec58d2b7fd7">getDMaskIdx</a>(BaseOpcode, NumDefs) + 1;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>}</div>
</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>}</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>}</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAMDGPUInstrInfo_8h_html"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></div><div class="ttdoc">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs.</div></div>
<div class="ttc" id="aMem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="aRegister_8h_html"><div class="ttname"><a href="Register_8h.html">Register.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00039">ilist_node.h:39</a></div></div>
<div class="ttc" id="anamespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition</b> <a href="AMDGPUPTNote_8h_source.html#l00019">AMDGPUPTNote.h:19</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0756aa65e3aac0d78428a0f2cd098811"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0756aa65e3aac0d78428a0f2cd098811">llvm::AMDGPU::getImageNumVAddr</a></div><div class="ttdeci">std::pair&lt; int, int &gt; getImageNumVAddr(const AMDGPU::ImageDimIntrinsicInfo *ImageDimIntr, const AMDGPU::MIMGBaseOpcodeInfo *BaseOpcode)</div><div class="ttdoc">Return number of address arguments, and the number of gradients for an image intrinsic.</div><div class="ttdef"><b>Definition</b> <a href="#l00032">AMDGPUGlobalISelUtils.h:32</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a09997d3669aed316b0afa9b85f00e1aa"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a09997d3669aed316b0afa9b85f00e1aa">llvm::AMDGPU::getImageVAddrIdxBegin</a></div><div class="ttdeci">int getImageVAddrIdxBegin(const AMDGPU::MIMGBaseOpcodeInfo *BaseOpcode, int NumDefs)</div><div class="ttdoc">Return first address operand index in a gMIR image intrinsic.</div><div class="ttdef"><b>Definition</b> <a href="#l00052">AMDGPUGlobalISelUtils.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9c1c1787b89fe414c257245abd6642bb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9c1c1787b89fe414c257245abd6642bb">llvm::AMDGPU::getBaseWithConstantOffset</a></div><div class="ttdeci">std::tuple&lt; Register, unsigned, MachineInstr * &gt; getBaseWithConstantOffset(MachineRegisterInfo &amp;MRI, Register Reg)</div><div class="ttdoc">Returns Base register, constant offset, and offset def point.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUGlobalISelUtils_8cpp_source.html#l00017">AMDGPUGlobalISelUtils.cpp:17</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac16128acb48df11fb8f6cc86e10360c8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac16128acb48df11fb8f6cc86e10360c8">llvm::AMDGPU::isLegalVOP3PShuffleMask</a></div><div class="ttdeci">bool isLegalVOP3PShuffleMask(ArrayRef&lt; int &gt; Mask)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUGlobalISelUtils_8cpp_source.html#l00047">AMDGPUGlobalISelUtils.cpp:47</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_acdecc8efcaa50d1670ebeec58d2b7fd7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#acdecc8efcaa50d1670ebeec58d2b7fd7">llvm::AMDGPU::getDMaskIdx</a></div><div class="ttdeci">int getDMaskIdx(const AMDGPU::MIMGBaseOpcodeInfo *BaseOpcode, int NumDefs)</div><div class="ttdoc">Return index of dmask in an gMIR image intrinsic.</div><div class="ttdef"><b>Definition</b> <a href="#l00045">AMDGPUGlobalISelUtils.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad69abc53c68db78ad61f21abb89e7ea5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad69abc53c68db78ad61f21abb89e7ea5">llvm::AMDGPU::getMIMGDimInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGDimInfo * getMIMGDimInfo(unsigned DimEnum)</div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">llvm::AMDGPU::ImageDimIntrinsicInfo</a></div><div class="ttdef"><b>Definition</b> <a href="AMDGPUInstrInfo_8h_source.html#l00051">AMDGPUInstrInfo.h:51</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">llvm::AMDGPU::MIMGBaseOpcodeInfo</a></div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00191">AMDGPUBaseInfo.h:191</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a0adbb6ce25f3ffd10c57280e27cc2cd2"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a0adbb6ce25f3ffd10c57280e27cc2cd2">llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients</a></div><div class="ttdeci">bool Gradients</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00200">AMDGPUBaseInfo.h:200</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a3b6665b446a6192cc2b5ecf51082ea83"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a3b6665b446a6192cc2b5ecf51082ea83">llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2</a></div><div class="ttdeci">bool AtomicX2</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00195">AMDGPUBaseInfo.h:195</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a6b7b54de13fab37e46a6aee073ff101f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a6b7b54de13fab37e46a6aee073ff101f">llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip</a></div><div class="ttdeci">bool LodOrClampOrMip</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00203">AMDGPUBaseInfo.h:203</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a70ffab1206752dada12358c20e0cbfb5"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a70ffab1206752dada12358c20e0cbfb5">llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates</a></div><div class="ttdeci">bool Coordinates</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00202">AMDGPUBaseInfo.h:202</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a89201ea82f62bd544438593981c5b8ff"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a89201ea82f62bd544438593981c5b8ff">llvm::AMDGPU::MIMGBaseOpcodeInfo::Store</a></div><div class="ttdeci">bool Store</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00193">AMDGPUBaseInfo.h:193</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a9b768edaf13fa245f7f32392066e8214"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a9b768edaf13fa245f7f32392066e8214">llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic</a></div><div class="ttdeci">bool Atomic</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00194">AMDGPUBaseInfo.h:194</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_aed9d22e06865e4b6c99b16e9731dd405"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#aed9d22e06865e4b6c99b16e9731dd405">llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs</a></div><div class="ttdeci">uint8_t NumExtraArgs</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00199">AMDGPUBaseInfo.h:199</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">llvm::AMDGPU::MIMGDimInfo</a></div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00210">AMDGPUBaseInfo.h:210</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:01:28 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
