Analysis & Elaboration report for Ver2
Mon May 01 19:03:29 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component
  6. Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated
  7. Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_7p6:rdptr_g1p
  8. Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_37c:wrptr_g1p
  9. Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|altsyncram_qe41:fifo_ram
 10. Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp
 11. Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12
 12. Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp
 13. Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15
 14. Source assignments for sld_signaltap:auto_signaltap_0
 15. Parameter Settings for User Entity Instance: shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. dcfifo Parameter Settings by Entity Instance
 18. Analysis & Elaboration Settings
 19. Port Connectivity Checks: "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst"
 20. Port Connectivity Checks: "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst"
 21. Signal Tap Logic Analyzer Settings
 22. Analysis & Elaboration Messages
 23. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Mon May 01 19:03:29 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Ver2                                        ;
; Top-level Entity Name              ; project                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                         ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                     ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                                                                                                           ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                         ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                                                                                                           ;                 ;
; N/A    ; altera_fft_ii ; 18.1    ; N/A          ; N/A          ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst                                                                                                                                                                                                                                                                                                                                                                                     ; FFTBlock.qsys   ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst                                                                                                                                                                                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst                                                                                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst                                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf                                                                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst                                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst                                                                                                                                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect                                                                                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage                                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect                                                                                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage                                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect                                                                                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage                                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect                                                                                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage                                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect                                                                                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage                                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect                                                                                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage                                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage                                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst                                                                                                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst                                                                                                                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |project|magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst                                                                                                                                                                                                                ;                 ;
; Altera ; FIFO          ; 18.1    ; N/A          ; N/A          ; |project|shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst                                                                                                                                                                                                                                                                                                                                                                                                             ; AsyncFIFO.v     ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                 ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                            ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_7p6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_37c:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|altsyncram_qe41:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 8192         ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 13           ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                     ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                              ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                     ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_09h1  ; Untyped                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 17                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 17                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                        ; Untyped        ;
; sld_sample_depth                                ; 128                                                                      ; Untyped        ;
; sld_segment_size                                ; 128                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                        ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                     ; String         ;
; sld_inversion_mask_length                       ; 72                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 17                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                       ;
; Entity Instance            ; shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                              ;
;     -- LPM_WIDTH           ; 16                                                                                      ;
;     -- LPM_NUMWORDS        ; 8192                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                     ;
;     -- USE_EAB             ; ON                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; project            ; Ver2               ;
; Family name                                                      ; Cyclone IV E       ; Stratix II         ;
; Maximum processors allowed for parallel compilation              ; All                ; 1                  ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst" ;
+------------------+--------+----------+------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                      ;
+------------------+--------+----------+------------------------------------------------------------------------------+
; sink_error       ; Input  ; Info     ; Stuck at GND                                                                 ;
; fftpts_in[12..0] ; Input  ; Info     ; Stuck at GND                                                                 ;
; fftpts_in[13]    ; Input  ; Info     ; Stuck at VCC                                                                 ;
; inverse          ; Input  ; Info     ; Stuck at GND                                                                 ;
; source_error     ; Output ; Info     ; Explicitly unconnected                                                       ;
; fftpts_out       ; Output ; Info     ; Explicitly unconnected                                                       ;
+------------------+--------+----------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 17                  ; 17               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon May 01 19:02:38 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Ver2 --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/de2_115_sopc.v
    Info (12023): Found entity 1: DE2_115_SOPC File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv
    Info (12023): Found entity 1: DE2_115_SOPC_irq_mapper File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0.v
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux_001 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux_001 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux_001 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux_001 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_003_default_decode File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_003 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_002_default_decode File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_002 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_001_default_decode File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_001 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_default_decode File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_custom_instruction_master_comb_xconnect.sv
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_customins_master_translator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_pio_led.v
    Info (12023): Found entity 1: DE2_115_SOPC_pio_led File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_onchip_memory2.v
    Info (12023): Found entity 1: DE2_115_SOPC_onchip_memory2 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v
    Info (12023): Found entity 1: DE2_115_SOPC_jtag_uart_sim_scfifo_w File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_jtag_uart_scfifo_w File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 78
    Info (12023): Found entity 3: DE2_115_SOPC_jtag_uart_sim_scfifo_r File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 164
    Info (12023): Found entity 4: DE2_115_SOPC_jtag_uart_scfifo_r File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 243
    Info (12023): Found entity 5: DE2_115_SOPC_jtag_uart File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/getindex_custom_instruction.v
    Info (12023): Found entity 1: getIndex_Custom_Instruction File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/getIndex_Custom_Instruction.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_ic_data_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_cpu_cpu_ic_tag_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: DE2_115_SOPC_cpu_cpu_bht_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: DE2_115_SOPC_cpu_cpu_register_bank_a_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: DE2_115_SOPC_cpu_cpu_register_bank_b_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: DE2_115_SOPC_cpu_cpu_dc_tag_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: DE2_115_SOPC_cpu_cpu_dc_data_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: DE2_115_SOPC_cpu_cpu_dc_victim_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: DE2_115_SOPC_cpu_cpu_nios2_oci_debug File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: DE2_115_SOPC_cpu_cpu_nios2_oci_break File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: DE2_115_SOPC_cpu_cpu_nios2_oci_itrace File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: DE2_115_SOPC_cpu_cpu_nios2_oci_pib File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: DE2_115_SOPC_cpu_cpu_nios2_oci_im File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: DE2_115_SOPC_cpu_cpu_nios2_performance_monitors File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: DE2_115_SOPC_cpu_cpu_nios2_avalon_reg File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: DE2_115_SOPC_cpu_cpu_nios2_ocimem File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: DE2_115_SOPC_cpu_cpu_nios2_oci File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: DE2_115_SOPC_cpu_cpu File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_sysclk File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_tck File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_wrapper File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_mult_cell File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_test_bench File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fftblock/synthesis/fftblock.v
    Info (12023): Found entity 1: FFTBlock File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/FFTBlock.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file fftblock/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fftblock) File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file fftblock/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fftblock) File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file fftblock/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fftblock) File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fftblock/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 1 design units, including 0 entities, in source file fftblock/synthesis/submodules/hyper_opt_off_pkg.vhd
    Info (12022): Found design unit 1: hyper_opt_pkg (fftblock) File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/hyper_opt_OFF_pkg.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file fftblock/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 159
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 415
    Info (12023): Found entity 1: altera_fft_mult_add File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 140
    Info (12023): Found entity 3: altera_fft_mult_add_old File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 396
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file fftblock/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fftblock) File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fftblock/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file fftblock/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_lib_pkg (fftblock) File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_bit_reverse_addr_control File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_core-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 111
    Info (12023): Found entity 1: auk_dspip_bit_reverse_core File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 89
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 89
    Info (12023): Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_r22sdf_adder_fp File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_addsub-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 84
    Info (12023): Found entity 1: auk_dspip_r22sdf_addsub File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfi-rtl2 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 149
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfi File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 97
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfii-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 120
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfii File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bf_control-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_r22sdf_bf_control File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 145
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_adder_fp File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 128
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_bfi_fp File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_fp File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_core.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_core-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 160
    Info (12023): Found entity 1: auk_dspip_r22sdf_core File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 116
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_counter.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_counter-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_r22sdf_counter File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_delay-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 92
    Info (12023): Found entity 1: auk_dspip_r22sdf_delay File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_enable_control-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_enable_control File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stage-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 182
    Info (12023): Found entity 1: auk_dspip_r22sdf_stage File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 131
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 97
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_out_pipe File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 103
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_pipe File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_top.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_top-str File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 174
    Info (12023): Found entity 1: auk_dspip_r22sdf_top File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 130
Info (12021): Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_twrom-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 99
    Info (12023): Found entity 1: auk_dspip_r22sdf_twrom File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file fftblock/synthesis/submodules/fftblock_fft_ii_0.sv
    Info (12023): Found entity 1: FFTBlock_fft_ii_0 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file magnitude_wrapper_tb.sv
    Info (12023): Found entity 1: magnitude_wrapper_suite File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_wrapper_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file magnitude_wrapper.v
    Info (12023): Found entity 1: magnitude_wrapper File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_wrapper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file magnitude_tb.sv
    Info (12023): Found entity 1: magnitude_suite File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file magnitude_fsm.v
    Info (12023): Found entity 1: magnitude_fsm File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_fsm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file magnitude.v
    Info (12023): Found entity 1: magnitude File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fft_wrapper.v
    Info (12023): Found entity 1: fft_wrapper File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fft_wrapper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fft_sink_interface_tb.sv
    Info (12023): Found entity 1: fft_sink_interface_suite File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fft_sink_interface_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fft_sink_interface.v
    Info (12023): Found entity 1: fft_sink_interface File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fft_sink_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftreqisterfft.v
    Info (12023): Found entity 1: shiftReqisterFFT File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/shiftReqisterFFT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifotofft_tb.sv
    Info (12023): Found entity 1: FIFOToFFT_suite File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FIFOToFFT_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifotofft.v
    Info (12023): Found entity 1: FIFOToFFT File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FIFOToFFT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codectofifo.v
    Info (12023): Found entity 1: CODECToFIFO File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/CODECToFIFO.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: DeBounce-behav File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/debounce.vhd Line: 13
    Info (12023): Found entity 1: DeBounce File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/debounce.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file lab5.bdf
    Info (12023): Found entity 1: Lab5
Info (12021): Found 1 design units, including 1 entities, in source file wb_processor.bdf
    Info (12023): Found entity 1: wb_processor
Info (12021): Found 1 design units, including 0 entities, in source file wb_cpu_package.vhd
    Info (12022): Found design unit 1: wb_cpu_package File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_package.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_regfile.vhd
    Info (12022): Found design unit 1: wb_cpu_regfile-regfile_arch File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_regfile.vhd Line: 54
    Info (12023): Found entity 1: wb_cpu_regfile File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_regfile.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_alu.vhd
    Info (12022): Found design unit 1: wb_cpu_alu-alu_arch File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_alu.vhd Line: 39
    Info (12023): Found entity 1: wb_cpu_alu File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_alu.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_control.vhd
    Info (12022): Found design unit 1: wb_cpu_control-control_arch File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_control.vhd Line: 43
    Info (12023): Found entity 1: wb_cpu_control File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_control.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_io.vhd
    Info (12022): Found design unit 1: wb_cpu_io-io_arch File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_io.vhd Line: 49
    Info (12023): Found entity 1: wb_cpu_io File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_io.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_mem.vhd
    Info (12022): Found design unit 1: wb_cpu_mem-mem_arch File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 40
    Info (12023): Found entity 1: wb_cpu_mem File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_programcounter.vhd
    Info (12022): Found design unit 1: wb_cpu_programcounter-programcounter_arch File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_programcounter.vhd Line: 39
    Info (12023): Found entity 1: wb_cpu_programcounter File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_programcounter.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file mul_fsm.vhd
    Info (12022): Found design unit 1: mul_fsm-fsm_arch File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_fsm.vhd Line: 52
    Info (12023): Found entity 1: mul_fsm File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_fsm.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file wb_hexto7segall.vhd
    Info (12022): Found design unit 1: wb_hexTo7segAll-behavior File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_hexTo7segAll.vhd Line: 20
    Info (12023): Found entity 1: wb_hexTo7segAll File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_hexTo7segAll.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file wb_hexto7segone.vhd
    Info (12022): Found design unit 1: wb_hexTo7segOne-behavior File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_hexTo7segOne.vhd Line: 17
    Info (12023): Found entity 1: wb_hexTo7segOne File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_hexTo7segOne.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file asyncfifo.v
    Info (12023): Found entity 1: AsyncFIFO File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/AsyncFIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file projectdesign.bdf
    Info (12023): Found entity 1: projectDesign
Info (12021): Found 1 design units, including 1 entities, in source file project.v
    Info (12023): Found entity 1: project File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/project.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file project.sv
    Info (12023): Found entity 1: project_suite File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/project.sv Line: 3
Info (12127): Elaborating entity "project" for the top level hierarchy
Info (12128): Elaborating entity "shiftReqisterFFT" for hierarchy "shiftReqisterFFT:shiftReqisterFFT_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/project.v Line: 18
Info (12128): Elaborating entity "AsyncFIFO" for hierarchy "shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/shiftReqisterFFT.v Line: 31
Info (12128): Elaborating entity "dcfifo" for hierarchy "shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/AsyncFIFO.v Line: 87
Info (12130): Elaborated megafunction instantiation "shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/AsyncFIFO.v Line: 87
Info (12133): Instantiated megafunction "shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/AsyncFIFO.v Line: 87
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_09h1.tdf
    Info (12023): Found entity 1: dcfifo_09h1 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_09h1" for hierarchy "shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7p6.tdf
    Info (12023): Found entity 1: a_graycounter_7p6 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_graycounter_7p6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_7p6" for hierarchy "shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_7p6:rdptr_g1p" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_37c.tdf
    Info (12023): Found entity 1: a_graycounter_37c File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_graycounter_37c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_37c" for hierarchy "shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|a_graycounter_37c:wrptr_g1p" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qe41.tdf
    Info (12023): Found entity 1: altsyncram_qe41 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_qe41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qe41" for hierarchy "shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|altsyncram_qe41:fifo_ram" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tal File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/alt_synch_pipe_tal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_tal" for hierarchy "shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf
    Info (12023): Found entity 1: dffpipe_e09 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dffpipe_e09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_e09" for hierarchy "shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/alt_synch_pipe_tal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ual File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/alt_synch_pipe_ual.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ual" for hierarchy "shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf
    Info (12023): Found entity 1: dffpipe_f09 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dffpipe_f09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_f09" for hierarchy "shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/alt_synch_pipe_ual.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_r76.tdf
    Info (12023): Found entity 1: cmpr_r76 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_r76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_r76" for hierarchy "shiftReqisterFFT:shiftReqisterFFT_inst|AsyncFIFO:AsyncFIFO_inst|dcfifo:dcfifo_component|dcfifo_09h1:auto_generated|cmpr_r76:rdempty_eq_comp" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf Line: 61
Info (12128): Elaborating entity "FIFOToFFT" for hierarchy "shiftReqisterFFT:shiftReqisterFFT_inst|FIFOToFFT:FIFOToFFT_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/shiftReqisterFFT.v Line: 39
Info (12128): Elaborating entity "CODECToFIFO" for hierarchy "shiftReqisterFFT:shiftReqisterFFT_inst|CODECToFIFO:CODECToFIFO_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/shiftReqisterFFT.v Line: 47
Info (12128): Elaborating entity "magnitude_wrapper" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/project.v Line: 25
Info (12128): Elaborating entity "fft_wrapper" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_wrapper.v Line: 23
Info (12128): Elaborating entity "fft_sink_interface" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|fft_sink_interface:fft_sink_interface_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fft_wrapper.v Line: 41
Info (12128): Elaborating entity "FFTBlock" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fft_wrapper.v Line: 66
Info (12128): Elaborating entity "FFTBlock_fft_ii_0" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/FFTBlock.v Line: 48
Info (12128): Elaborating entity "auk_dspip_r22sdf_top" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0.sv Line: 73
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_block_sink" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 299
Info (12128): Elaborating entity "scfifo" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 163
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 163
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 163
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "0"
    Info (12134): Parameter "almost_full_value" = "4"
    Info (12134): Parameter "lpm_numwords" = "7"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "58"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jf71.tdf
    Info (12023): Found entity 1: scfifo_jf71 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_jf71.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jf71" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_0pv.tdf
    Info (12023): Found entity 1: a_dpfifo_0pv File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_0pv" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_jf71.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t7h1.tdf
    Info (12023): Found entity 1: altsyncram_t7h1 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_t7h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_t7h1" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo|altsyncram_t7h1:FIFOram" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_gs8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo|cmpr_gs8:almost_full_comparer" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf Line: 52
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo|cmpr_gs8:two_comparison" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r9b.tdf
    Info (12023): Found entity 1: cntr_r9b File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_r9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_r9b" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo|cntr_r9b:rd_ptr_msb" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8a7.tdf
    Info (12023): Found entity 1: cntr_8a7 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_8a7.tdf Line: 25
Info (12128): Elaborating entity "cntr_8a7" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo|cntr_8a7:usedw_counter" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s9b.tdf
    Info (12023): Found entity 1: cntr_s9b File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_s9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_s9b" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_jf71:auto_generated|a_dpfifo_0pv:dpfifo|cntr_s9b:wr_ptr" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf Line: 56
Info (12128): Elaborating entity "auk_dspip_r22sdf_core" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 416
Info (12128): Elaborating entity "auk_dspip_r22sdf_enable_control" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 330
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "17"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hej.tdf
    Info (12023): Found entity 1: add_sub_hej File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_hej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_hej" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_counter" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 115
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4094"
    Info (12134): Parameter "numwords_b" = "4094"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "34"
    Info (12134): Parameter "width_b" = "34"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_caq3.tdf
    Info (12023): Found entity 1: altsyncram_caq3 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_caq3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_caq3" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_caq3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "18"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_iej.tdf
    Info (12023): Found entity 1: add_sub_iej File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_iej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_iej" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2046"
    Info (12134): Parameter "numwords_b" = "2046"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4aq3.tdf
    Info (12023): Found entity 1: altsyncram_4aq3 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_4aq3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4aq3" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4aq3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_stg_pipe" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 490
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1386
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 111
Info (12128): Elaborating entity "altmult_add" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "37"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altmult_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_cm6g.tdf
    Info (12023): Found entity 1: mult_add_cm6g File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_add_cm6g.tdf Line: 28
Info (12128): Elaborating entity "mult_add_cm6g" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_cm6g:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altmult_add.tdf Line: 594
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_pa91.tdf
    Info (12023): Found entity 1: ded_mult_pa91 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ded_mult_pa91.tdf Line: 30
Info (12128): Elaborating entity "ded_mult_pa91" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_cm6g:auto_generated|ded_mult_pa91:ded_mult1" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_add_cm6g.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_d3c.tdf
    Info (12023): Found entity 1: dffpipe_d3c File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dffpipe_d3c.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_d3c" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_cm6g:auto_generated|ded_mult_pa91:ded_mult1|dffpipe_d3c:pre_result" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ded_mult_pa91.tdf Line: 52
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1408
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 111
Info (12128): Elaborating entity "altmult_add" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "37"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altmult_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_bl6g.tdf
    Info (12023): Found entity 1: mult_add_bl6g File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_add_bl6g.tdf Line: 28
Info (12128): Elaborating entity "mult_add_bl6g" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_bl6g:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altmult_add.tdf Line: 594
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1439
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "20"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bej.tdf
    Info (12023): Found entity 1: add_sub_bej File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_bej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_bej" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_bej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1022"
    Info (12134): Parameter "numwords_b" = "1022"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "40"
    Info (12134): Parameter "width_b" = "40"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a9q3.tdf
    Info (12023): Found entity 1: altsyncram_a9q3 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_a9q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a9q3" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "21"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cej.tdf
    Info (12023): Found entity 1: add_sub_cej File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_cej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_cej" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_cej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "510"
    Info (12134): Parameter "numwords_b" = "510"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "42"
    Info (12134): Parameter "width_b" = "42"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_04q3.tdf
    Info (12023): Found entity 1: altsyncram_04q3 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_04q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_04q3" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_04q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFTBlock_fft_ii_0_opt_twr1.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2049"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g2u3.tdf
    Info (12023): Found entity 1: altsyncram_g2u3 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_g2u3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g2u3" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g2u3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1848
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "22"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dej.tdf
    Info (12023): Found entity 1: add_sub_dej File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_dej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_dej" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_dej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "254"
    Info (12134): Parameter "numwords_b" = "254"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "44"
    Info (12134): Parameter "width_b" = "44"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c4q3.tdf
    Info (12023): Found entity 1: altsyncram_c4q3 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_c4q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_c4q3" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_c4q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "23"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_eej.tdf
    Info (12023): Found entity 1: add_sub_eej File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_eej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_eej" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_eej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "126"
    Info (12134): Parameter "numwords_b" = "126"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "46"
    Info (12134): Parameter "width_b" = "46"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a4q3.tdf
    Info (12023): Found entity 1: altsyncram_a4q3 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_a4q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a4q3" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a4q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFTBlock_fft_ii_0_opt_twr2.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "513"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p0u3.tdf
    Info (12023): Found entity 1: altsyncram_p0u3 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_p0u3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p0u3" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p0u3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1848
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "24"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fej.tdf
    Info (12023): Found entity 1: add_sub_fej File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_fej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_fej" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_fej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "62"
    Info (12134): Parameter "numwords_b" = "62"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "48"
    Info (12134): Parameter "width_b" = "48"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a1q3.tdf
    Info (12023): Found entity 1: altsyncram_a1q3 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_a1q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a1q3" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a1q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "25"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gej.tdf
    Info (12023): Found entity 1: add_sub_gej File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_gej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_gej" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_gej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "30"
    Info (12134): Parameter "numwords_b" = "30"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "50"
    Info (12134): Parameter "width_b" = "50"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0q3.tdf
    Info (12023): Found entity 1: altsyncram_g0q3 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_g0q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g0q3" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g0q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFTBlock_fft_ii_0_opt_twr3.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "129"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kvt3.tdf
    Info (12023): Found entity 1: altsyncram_kvt3 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_kvt3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kvt3" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_kvt3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1848
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "26"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jej.tdf
    Info (12023): Found entity 1: add_sub_jej File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_jej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_jej" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "14"
    Info (12134): Parameter "numwords_b" = "14"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "52"
    Info (12134): Parameter "width_b" = "52"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m0q3.tdf
    Info (12023): Found entity 1: altsyncram_m0q3 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_m0q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m0q3" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_m0q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTH" = "27"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kej.tdf
    Info (12023): Found entity 1: add_sub_kej File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_kej.tdf Line: 22
Info (12128): Elaborating entity "add_sub_kej" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_kej:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFTBlock_fft_ii_0_opt_twr4.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "33"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ttt3.tdf
    Info (12023): Found entity 1: altsyncram_ttt3 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_ttt3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ttt3" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ttt3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFTBlock_fft_ii_0_opt_twr5.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "9"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fst3.tdf
    Info (12023): Found entity 1: altsyncram_fst3 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_fst3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fst3" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_fst3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFTBlock_fft_ii_0_opt_twr6.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "3"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8st3.tdf
    Info (12023): Found entity 1: altsyncram_8st3 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_8st3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8st3" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_8st3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_bit_reverse_core" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 462
Info (12128): Elaborating entity "auk_dspip_bit_reverse_addr_control" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 180
Info (12128): Elaborating entity "auk_dspip_bit_reverse_reverse_carry_adder" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 110
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 273
Info (12128): Elaborating entity "altsyncram" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "50"
    Info (12134): Parameter "width_b" = "50"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p6q3.tdf
    Info (12023): Found entity 1: altsyncram_p6q3 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_p6q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p6q3" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p6q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_block_source" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 495
Info (12128): Elaborating entity "scfifo" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 139
Info (12130): Elaborated megafunction instantiation "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 139
Info (12133): Instantiated megafunction "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO" with the following parameter: File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 139
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "0"
    Info (12134): Parameter "almost_full_value" = "9"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "50"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_0h71.tdf
    Info (12023): Found entity 1: scfifo_0h71 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_0h71.tdf Line: 24
Info (12128): Elaborating entity "scfifo_0h71" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8qv.tdf
    Info (12023): Found entity 1: a_dpfifo_8qv File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_8qv" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_0h71.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bah1.tdf
    Info (12023): Found entity 1: altsyncram_bah1 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_bah1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bah1" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|altsyncram_bah1:FIFOram" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf
    Info (12023): Found entity 1: cmpr_is8 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_is8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cmpr_is8:almost_full_comparer" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf Line: 52
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cmpr_is8:two_comparison" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t9b.tdf
    Info (12023): Found entity 1: cntr_t9b File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_t9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_t9b" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_t9b:rd_ptr_msb" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aa7.tdf
    Info (12023): Found entity 1: cntr_aa7 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_aa7.tdf Line: 25
Info (12128): Elaborating entity "cntr_aa7" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_aa7:usedw_counter" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u9b.tdf
    Info (12023): Found entity 1: cntr_u9b File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_u9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_u9b" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|fft_wrapper:fft_wrapper_inst|FFTBlock:fft_inst|FFTBlock_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_u9b:wr_ptr" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf Line: 56
Info (12128): Elaborating entity "magnitude_fsm" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|magnitude_fsm:magnitude_fsm_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_wrapper.v Line: 33
Info (12128): Elaborating entity "magnitude" for hierarchy "magnitude_wrapper:magnitude_wrapper_inst|magnitude:magnitude_inst" File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_wrapper.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6524.tdf
    Info (12023): Found entity 1: altsyncram_6524 File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_6524.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_ssc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_hgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_i6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.01.19:03:20 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC" -- entity does not exist in design
Warning (20013): Ignored 172 assignments for entity "DE2_115_SOPC_cpu" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "DE2_115_SOPC_cpu_cpu" -- entity does not exist in design
Warning (20013): Ignored 13 assignments for entity "DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "DE2_115_SOPC_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "DE2_115_SOPC_jtag_uart" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "DE2_115_SOPC_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "DE2_115_SOPC_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "DE2_115_SOPC_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "DE2_115_SOPC_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "DE2_115_SOPC_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "DE2_115_SOPC_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "DE2_115_SOPC_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "DE2_115_SOPC_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "DE2_115_SOPC_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "DE2_115_SOPC_onchip_memory2" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "DE2_115_SOPC_pio_led" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 28 assignments for entity "altera_customins_master_translator" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_customins_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Ver2.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 5057 megabytes
    Info: Processing ended: Mon May 01 19:03:29 2023
    Info: Elapsed time: 00:00:51
    Info: Total CPU time (on all processors): 00:01:09


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Ver2.map.smsg.


