// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
 endmodule // and_gate

module or_gate( 
input a, 
input b, 
ouput out);


 assign out = a || b;

endmodule
