Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 11 12:18:52 2019
| Host         : HPLP-SM7ED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ZAES_wrapper_timing_summary_routed.rpt -pb ZAES_wrapper_timing_summary_routed.pb -rpx ZAES_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZAES_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.332        0.000                      0                34325        0.032        0.000                      0                34325        3.750        0.000                       0                 13443  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.332        0.000                      0                34325        0.032        0.000                      0                34325        3.750        0.000                       0                 13443  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 1.560ns (17.379%)  route 7.416ns (82.620%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.651     2.945    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X33Y23         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/Q
                         net (fo=9, routed)           0.992     4.393    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_155_6_reg_4327_reg[0]_1
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.153     4.546 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_153_7_reg_4548[5]_i_3/O
                         net (fo=5, routed)           0.759     5.305    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/p_read114_reg_1804[7]_i_7_1
    SLICE_X26Y23         LUT6 (Prop_lut6_I3_O)        0.331     5.636 f  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_100__0/O
                         net (fo=14, routed)          1.359     6.995    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_155_1_reg_3479_pp0_iter3_reg_reg[0]
    SLICE_X21Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.119 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20/O
                         net (fo=5, routed)           0.475     7.594    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.718 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126/O
                         net (fo=1, routed)           0.796     8.514    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.638 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77/O
                         net (fo=1, routed)           0.970     9.608    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.732 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_32/O
                         net (fo=6, routed)           0.862    10.594    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.718 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_9/O
                         net (fo=16, routed)          1.203    11.921    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ADDRBWRADDR[4]
    RAMB18_X2Y7          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.531    12.710    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y7          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/CLKBWRCLK
                         clock pessimism              0.264    12.973    
                         clock uncertainty           -0.154    12.819    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.253    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 1.560ns (17.379%)  route 7.416ns (82.620%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.651     2.945    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X33Y23         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/Q
                         net (fo=9, routed)           0.992     4.393    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_155_6_reg_4327_reg[0]_1
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.153     4.546 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_153_7_reg_4548[5]_i_3/O
                         net (fo=5, routed)           0.759     5.305    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/p_read114_reg_1804[7]_i_7_1
    SLICE_X26Y23         LUT6 (Prop_lut6_I3_O)        0.331     5.636 f  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_100__0/O
                         net (fo=14, routed)          1.359     6.995    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_155_1_reg_3479_pp0_iter3_reg_reg[0]
    SLICE_X21Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.119 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20/O
                         net (fo=5, routed)           0.475     7.594    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.718 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126/O
                         net (fo=1, routed)           0.796     8.514    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.638 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77/O
                         net (fo=1, routed)           0.970     9.608    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.732 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_32/O
                         net (fo=6, routed)           0.862    10.594    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.718 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_9/O
                         net (fo=16, routed)          1.203    11.921    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ADDRBWRADDR[4]
    RAMB18_X2Y6          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.531    12.710    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y6          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg/CLKBWRCLK
                         clock pessimism              0.264    12.973    
                         clock uncertainty           -0.154    12.819    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.253    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q16_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 1.560ns (17.392%)  route 7.410ns (82.608%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.651     2.945    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X33Y23         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/Q
                         net (fo=9, routed)           0.992     4.393    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_155_6_reg_4327_reg[0]_1
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.153     4.546 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_153_7_reg_4548[5]_i_3/O
                         net (fo=5, routed)           0.759     5.305    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/p_read114_reg_1804[7]_i_7_1
    SLICE_X26Y23         LUT6 (Prop_lut6_I3_O)        0.331     5.636 f  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_100__0/O
                         net (fo=14, routed)          1.359     6.995    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_155_1_reg_3479_pp0_iter3_reg_reg[0]
    SLICE_X21Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.119 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20/O
                         net (fo=5, routed)           0.475     7.594    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.718 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126/O
                         net (fo=1, routed)           0.796     8.514    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.638 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77/O
                         net (fo=1, routed)           0.970     9.608    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.732 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_32/O
                         net (fo=6, routed)           0.862    10.594    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.718 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_9/O
                         net (fo=16, routed)          1.197    11.915    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ADDRBWRADDR[4]
    RAMB18_X0Y6          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q16_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.616    12.795    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X0Y6          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q16_reg/CLKBWRCLK
                         clock pessimism              0.230    13.024    
                         clock uncertainty           -0.154    12.870    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.304    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q16_reg
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                         -11.915    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q4_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 1.560ns (17.392%)  route 7.410ns (82.608%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.651     2.945    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X33Y23         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/Q
                         net (fo=9, routed)           0.992     4.393    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_155_6_reg_4327_reg[0]_1
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.153     4.546 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_153_7_reg_4548[5]_i_3/O
                         net (fo=5, routed)           0.759     5.305    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/p_read114_reg_1804[7]_i_7_1
    SLICE_X26Y23         LUT6 (Prop_lut6_I3_O)        0.331     5.636 f  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_100__0/O
                         net (fo=14, routed)          1.359     6.995    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_155_1_reg_3479_pp0_iter3_reg_reg[0]
    SLICE_X21Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.119 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20/O
                         net (fo=5, routed)           0.475     7.594    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.718 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126/O
                         net (fo=1, routed)           0.796     8.514    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.638 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77/O
                         net (fo=1, routed)           0.970     9.608    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.732 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_32/O
                         net (fo=6, routed)           0.862    10.594    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.718 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_9/O
                         net (fo=16, routed)          1.197    11.915    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ADDRBWRADDR[4]
    RAMB18_X0Y7          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q4_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.616    12.795    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X0Y7          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q4_reg/CLKBWRCLK
                         clock pessimism              0.230    13.024    
                         clock uncertainty           -0.154    12.870    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.304    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q4_reg
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                         -11.915    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q12_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 1.560ns (17.618%)  route 7.295ns (82.382%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.651     2.945    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X33Y23         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/Q
                         net (fo=9, routed)           0.992     4.393    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_155_6_reg_4327_reg[0]_1
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.153     4.546 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_153_7_reg_4548[5]_i_3/O
                         net (fo=5, routed)           0.759     5.305    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/p_read114_reg_1804[7]_i_7_1
    SLICE_X26Y23         LUT6 (Prop_lut6_I3_O)        0.331     5.636 f  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_100__0/O
                         net (fo=14, routed)          1.359     6.995    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_155_1_reg_3479_pp0_iter3_reg_reg[0]
    SLICE_X21Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.119 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20/O
                         net (fo=5, routed)           0.475     7.594    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.718 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126/O
                         net (fo=1, routed)           0.796     8.514    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.638 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77/O
                         net (fo=1, routed)           0.970     9.608    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.732 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_32/O
                         net (fo=6, routed)           0.862    10.594    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.718 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_9/O
                         net (fo=16, routed)          1.082    11.800    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ADDRBWRADDR[4]
    RAMB18_X2Y4          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q12_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.535    12.714    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y4          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q12_reg/CLKBWRCLK
                         clock pessimism              0.264    12.977    
                         clock uncertainty           -0.154    12.823    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.257    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q12_reg
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q8_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 1.560ns (17.522%)  route 7.343ns (82.478%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.651     2.945    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X33Y23         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/Q
                         net (fo=9, routed)           0.992     4.393    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_155_6_reg_4327_reg[0]_1
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.153     4.546 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_153_7_reg_4548[5]_i_3/O
                         net (fo=5, routed)           0.759     5.305    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/p_read114_reg_1804[7]_i_7_1
    SLICE_X26Y23         LUT6 (Prop_lut6_I3_O)        0.331     5.636 f  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_100__0/O
                         net (fo=14, routed)          1.359     6.995    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_155_1_reg_3479_pp0_iter3_reg_reg[0]
    SLICE_X21Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.119 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20/O
                         net (fo=5, routed)           0.475     7.594    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.718 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126/O
                         net (fo=1, routed)           0.796     8.514    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.638 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77/O
                         net (fo=1, routed)           0.970     9.608    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.732 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_32/O
                         net (fo=6, routed)           0.862    10.594    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.718 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_9/O
                         net (fo=16, routed)          1.130    11.848    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ADDRBWRADDR[4]
    RAMB18_X0Y3          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q8_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.623    12.802    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X0Y3          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q8_reg/CLKBWRCLK
                         clock pessimism              0.230    13.031    
                         clock uncertainty           -0.154    12.877    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.311    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q8_reg
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q24_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 1.560ns (17.613%)  route 7.297ns (82.387%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.651     2.945    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X33Y23         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/Q
                         net (fo=9, routed)           0.992     4.393    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_155_6_reg_4327_reg[0]_1
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.153     4.546 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_153_7_reg_4548[5]_i_3/O
                         net (fo=5, routed)           0.759     5.305    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/p_read114_reg_1804[7]_i_7_1
    SLICE_X26Y23         LUT6 (Prop_lut6_I3_O)        0.331     5.636 f  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_100__0/O
                         net (fo=14, routed)          1.359     6.995    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_155_1_reg_3479_pp0_iter3_reg_reg[0]
    SLICE_X21Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.119 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20/O
                         net (fo=5, routed)           0.475     7.594    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.718 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126/O
                         net (fo=1, routed)           0.796     8.514    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.638 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77/O
                         net (fo=1, routed)           0.970     9.608    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.732 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_32/O
                         net (fo=6, routed)           0.862    10.594    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.718 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_9/O
                         net (fo=16, routed)          1.084    11.802    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ADDRBWRADDR[4]
    RAMB18_X0Y5          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q24_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.620    12.799    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X0Y5          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q24_reg/CLKBWRCLK
                         clock pessimism              0.230    13.028    
                         clock uncertainty           -0.154    12.874    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.308    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q24_reg
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q6_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 1.560ns (17.613%)  route 7.297ns (82.387%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.651     2.945    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X33Y23         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/Q
                         net (fo=9, routed)           0.992     4.393    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_155_6_reg_4327_reg[0]_1
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.153     4.546 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_153_7_reg_4548[5]_i_3/O
                         net (fo=5, routed)           0.759     5.305    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/p_read114_reg_1804[7]_i_7_1
    SLICE_X26Y23         LUT6 (Prop_lut6_I3_O)        0.331     5.636 f  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_100__0/O
                         net (fo=14, routed)          1.359     6.995    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_155_1_reg_3479_pp0_iter3_reg_reg[0]
    SLICE_X21Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.119 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20/O
                         net (fo=5, routed)           0.475     7.594    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.718 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126/O
                         net (fo=1, routed)           0.796     8.514    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.638 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77/O
                         net (fo=1, routed)           0.970     9.608    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.732 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_32/O
                         net (fo=6, routed)           0.862    10.594    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.718 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_9/O
                         net (fo=16, routed)          1.084    11.802    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ADDRBWRADDR[4]
    RAMB18_X0Y4          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q6_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.620    12.799    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X0Y4          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q6_reg/CLKBWRCLK
                         clock pessimism              0.230    13.028    
                         clock uncertainty           -0.154    12.874    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.308    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q6_reg
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_155_7_reg_4331_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/q6_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 1.324ns (15.074%)  route 7.459ns (84.926%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.649     2.943    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X33Y25         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_7_reg_4331_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_7_reg_4331_pp0_iter5_reg_reg[0]/Q
                         net (fo=1, routed)           0.987     4.386    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_3_139_reg_5535_reg[0]
    SLICE_X33Y25         LUT5 (Prop_lut5_I0_O)        0.124     4.510 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_153_11_reg_5613[5]_i_4/O
                         net (fo=10, routed)          0.778     5.288    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/grp_AddRoundKey_fu_1400_ap_start_reg_i_5_1
    SLICE_X31Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.412 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/grp_AddRoundKey_fu_1400_ap_start_reg_i_14/O
                         net (fo=3, routed)           0.688     6.101    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_155_10_reg_4347_pp0_iter5_reg_reg[0]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.225 f  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_75__1/O
                         net (fo=10, routed)          0.579     6.804    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_75__1_n_0
    SLICE_X35Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.928 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_22__1/O
                         net (fo=186, routed)         1.035     7.963    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_22__1_n_0
    SLICE_X50Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.087 f  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_85__0/O
                         net (fo=62, routed)          1.253     9.340    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_85__0_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.124     9.464 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/q6_reg_i_30/O
                         net (fo=1, routed)           0.483     9.947    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/q6_reg_i_30_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.071 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/q6_reg_i_5/O
                         net (fo=1, routed)           1.655    11.726    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/q6_reg_i_5_n_0
    RAMB18_X4Y13         RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/q6_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.658    12.837    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/ap_clk
    RAMB18_X4Y13         RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/q6_reg/CLKARDCLK
                         clock pessimism              0.129    12.966    
                         clock uncertainty           -0.154    12.812    
    RAMB18_X4Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.246    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/q6_reg
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q10_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 1.560ns (17.710%)  route 7.249ns (82.290%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 12.800 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.651     2.945    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X33Y23         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  ZAES_i/AES_Full_axis8_0/inst/tmp_155_2_reg_3684_pp0_iter3_reg_reg[0]/Q
                         net (fo=9, routed)           0.992     4.393    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_155_6_reg_4327_reg[0]_1
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.153     4.546 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1764/decipher_U/InvSubBytes_decipcud_rom_U/tmp_153_7_reg_4548[5]_i_3/O
                         net (fo=5, routed)           0.759     5.305    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/p_read114_reg_1804[7]_i_7_1
    SLICE_X26Y23         LUT6 (Prop_lut6_I3_O)        0.331     5.636 f  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_100__0/O
                         net (fo=14, routed)          1.359     6.995    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_155_1_reg_3479_pp0_iter3_reg_reg[0]
    SLICE_X21Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.119 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20/O
                         net (fo=5, routed)           0.475     7.594    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/or_cond_reg_1914[0]_i_20_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.718 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126/O
                         net (fo=1, routed)           0.796     8.514    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_126_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.638 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77/O
                         net (fo=1, routed)           0.970     9.608    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_77_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.732 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_32/O
                         net (fo=6, routed)           0.862    10.594    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg
    SLICE_X20Y15         LUT5 (Prop_lut5_I1_O)        0.124    10.718 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_9/O
                         net (fo=16, routed)          1.036    11.754    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ADDRBWRADDR[4]
    RAMB18_X1Y3          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q10_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       1.621    12.800    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X1Y3          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q10_reg/CLKBWRCLK
                         clock pessimism              0.230    13.029    
                         clock uncertainty           -0.154    12.875    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.309    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q10_reg
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                  0.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.559     0.895    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X53Y49         FDRE                                         r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[10]/Q
                         net (fo=1, routed)           0.200     1.235    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg[10]
    SLICE_X53Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.280 r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.280    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_mux_out[10]
    SLICE_X53Y50         FDRE                                         r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.821     1.187    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X53Y50         FDRE                                         r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.091     1.248    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1042]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.846%)  route 0.168ns (53.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.553     0.889    ZAES_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/aclk
    SLICE_X50Y51         FDRE                                         r  ZAES_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1042]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  ZAES_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1042]/Q
                         net (fo=2, routed)           0.168     1.205    ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_payld[35]
    SLICE_X48Y51         FDRE                                         r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.825     1.191    ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X48Y51         FDRE                                         r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.013     1.169    ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][1]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_tlast_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.281%)  route 0.219ns (59.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.542     0.878    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X50Y72         FDRE                                         r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_tlast_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.148     1.026 r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_tlast_reg_reg/Q
                         net (fo=1, routed)           0.219     1.245    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/DIA1
    SLICE_X46Y72         RAMD32                                       r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.811     1.177    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/WCLK
    SLICE_X46Y72         RAMD32                                       r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK
                         clock pessimism             -0.035     1.142    
    SLICE_X46Y72         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.209    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/ap_phi_reg_pp0_iter6_state_5_110_reg_1158_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/state_5_110_reg_1158_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.427%)  route 0.217ns (60.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.562     0.898    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X45Y3          FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/ap_phi_reg_pp0_iter6_state_5_110_reg_1158_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  ZAES_i/AES_Full_axis8_0/inst/ap_phi_reg_pp0_iter6_state_5_110_reg_1158_reg[1]/Q
                         net (fo=1, routed)           0.217     1.255    ZAES_i/AES_Full_axis8_0/inst/ap_phi_reg_pp0_iter6_state_5_110_reg_1158[1]
    SLICE_X50Y3          FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/state_5_110_reg_1158_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.825     1.191    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X50Y3          FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/state_5_110_reg_1158_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y3          FDRE (Hold_fdre_C_D)         0.063     1.219    ZAES_i/AES_Full_axis8_0/inst/state_5_110_reg_1158_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1033]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.115%)  route 0.229ns (61.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.553     0.889    ZAES_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/aclk
    SLICE_X51Y50         FDRE                                         r  ZAES_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1033]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  ZAES_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1033]/Q
                         net (fo=2, routed)           0.229     1.259    ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_payld[25]
    SLICE_X45Y51         FDRE                                         r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.825     1.191    ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X45Y51         FDRE                                         r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.066     1.222    ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][0]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.552     0.888    ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y63         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.084    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X36Y63         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.819     1.185    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X36Y63         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X36Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.048    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.554     0.890    ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X33Y63         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/Q
                         net (fo=1, routed)           0.056     1.086    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/DIA0
    SLICE_X32Y63         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.820     1.186    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X32Y63         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
                         clock pessimism             -0.283     0.903    
    SLICE_X32Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.050    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.556     0.892    ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y61         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, routed)           0.056     1.088    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X34Y61         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.823     1.189    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X34Y61         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.052    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.555     0.891    ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y62         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/Q
                         net (fo=1, routed)           0.056     1.087    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/DIA0
    SLICE_X34Y62         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.821     1.187    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/WCLK
    SLICE_X34Y62         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
                         clock pessimism             -0.283     0.904    
    SLICE_X34Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.051    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.594     0.930    ZAES_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X23Y40         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  ZAES_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/Q
                         net (fo=1, routed)           0.056     1.126    ZAES_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X22Y40         RAMD32                                       r  ZAES_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13444, routed)       0.862     1.228    ZAES_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X22Y40         RAMD32                                       r  ZAES_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.285     0.943    
    SLICE_X22Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    ZAES_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4   ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q6_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4   ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q6_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y3   ZAES_i/AES_Full_axis8_0/inst/grp_InvMixColumns_fu_1881/decipher_U/InvMixColumns_decdEe_rom_U/q20_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y3   ZAES_i/AES_Full_axis8_0/inst/grp_InvMixColumns_fu_1881/decipher_U/InvMixColumns_decdEe_rom_U/q20_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y4   ZAES_i/AES_Full_axis8_0/inst/grp_InvMixColumns_fu_1881/decipher_U/InvMixColumns_decdEe_rom_U/q56_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y4   ZAES_i/AES_Full_axis8_0/inst/grp_InvMixColumns_fu_1881/decipher_U/InvMixColumns_decdEe_rom_U/q56_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3   ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q8_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3   ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1400/expandedKey_U/AddRoundKey_expanbkb_rom_U/q8_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y3   ZAES_i/AES_Full_axis8_0/inst/grp_InvMixColumns_fu_1881/decipher_U/InvMixColumns_decdEe_rom_U/q22_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y3   ZAES_i/AES_Full_axis8_0/inst/grp_InvMixColumns_fu_1881/decipher_U/InvMixColumns_decdEe_rom_U/q22_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y53  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y53  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y53  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y53  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y53  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y53  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y53  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y53  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y53  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y53  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y53  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y53  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK



