Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Mar 10 18:40:12 2018
| Host         : ECTET-1360-02 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 59
+-----------+----------+-----------------------+------------+
| Rule      | Severity | Description           | Violations |
+-----------+----------+-----------------------+------------+
| TIMING-16 | Warning  | Large setup violation | 28         |
| TIMING-20 | Warning  | Non-clocked latch     | 31         |
+-----------+----------+-----------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -60.292 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -60.469 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -60.656 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -60.716 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -60.975 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -60.991 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -61.065 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -61.086 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -61.089 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -61.105 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -61.179 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -61.200 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -61.203 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -61.219 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -61.293 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -61.314 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -61.318 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -61.334 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -61.408 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -61.429 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -61.432 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -61.448 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -61.522 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -61.543 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -61.546 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -61.562 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -61.657 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -70.438 ns between design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C (clocked by clk_fpga_0) and design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[10] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[11] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[12] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[13] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[14] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[15] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[16] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[17] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[18] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[19] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[1] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[20] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[21] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[22] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[23] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[24] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[25] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[26] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[27] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[28] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[29] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[2] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[30] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[31] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[3] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[4] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[5] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[6] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[7] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[8] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[9] cannot be properly analyzed as its control pin design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out_reg[9]/G is not reached by a timing clock
Related violations: <none>


