library ieee;
use ieee.std_logic_1164.all;

entity clk_divider is por 
	(
	clk, reset : in std_logic;
	clk_out : out std_logic
	);
end clk_divider;

architecture comportamento of clk_divider is

signal contador : integer 0 to 5;

constant total : integer : = 5;

process(clk,reset)
begin	
	if reset = '0' then 
		contador <= 0;
		elsif rising_edge(clk) then 
		
			contador <= contador + 1;
			
			if (contador = total) then 
				contador <= 0;
			end if;
		end if;
end process;

clk_out <= contador;

end comportamento;s