verilog work "regfile.v"
verilog work "ctrl_unit.v"
verilog work "id_stage.v"
