
Cyphal_CAN_implementation_with_IRQ_list_Acess.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010b10  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003440  08010ce0  08010ce0  00020ce0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014120  08014120  000301e0  2**0
                  CONTENTS
  4 .ARM          00000008  08014120  08014120  00024120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014128  08014128  000301e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014128  08014128  00024128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801412c  0801412c  0002412c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  08014130  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000634  200001e0  08014310  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000814  08014310  00030814  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e00c  00000000  00000000  00030253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001da1  00000000  00000000  0003e25f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ab0  00000000  00000000  00040000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008b0  00000000  00000000  00040ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000230c2  00000000  00000000  00041360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e5a1  00000000  00000000  00064422  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d46ba  00000000  00000000  000729c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003e10  00000000  00000000  00147080  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0014ae90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08010cc8 	.word	0x08010cc8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08010cc8 	.word	0x08010cc8

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	; 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b970 	b.w	8000f00 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9e08      	ldr	r6, [sp, #32]
 8000c3e:	460d      	mov	r5, r1
 8000c40:	4604      	mov	r4, r0
 8000c42:	460f      	mov	r7, r1
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d14a      	bne.n	8000cde <__udivmoddi4+0xa6>
 8000c48:	428a      	cmp	r2, r1
 8000c4a:	4694      	mov	ip, r2
 8000c4c:	d965      	bls.n	8000d1a <__udivmoddi4+0xe2>
 8000c4e:	fab2 f382 	clz	r3, r2
 8000c52:	b143      	cbz	r3, 8000c66 <__udivmoddi4+0x2e>
 8000c54:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c58:	f1c3 0220 	rsb	r2, r3, #32
 8000c5c:	409f      	lsls	r7, r3
 8000c5e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c62:	4317      	orrs	r7, r2
 8000c64:	409c      	lsls	r4, r3
 8000c66:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c6a:	fa1f f58c 	uxth.w	r5, ip
 8000c6e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c72:	0c22      	lsrs	r2, r4, #16
 8000c74:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c78:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c7c:	fb01 f005 	mul.w	r0, r1, r5
 8000c80:	4290      	cmp	r0, r2
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x62>
 8000c84:	eb1c 0202 	adds.w	r2, ip, r2
 8000c88:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c8c:	f080 811c 	bcs.w	8000ec8 <__udivmoddi4+0x290>
 8000c90:	4290      	cmp	r0, r2
 8000c92:	f240 8119 	bls.w	8000ec8 <__udivmoddi4+0x290>
 8000c96:	3902      	subs	r1, #2
 8000c98:	4462      	add	r2, ip
 8000c9a:	1a12      	subs	r2, r2, r0
 8000c9c:	b2a4      	uxth	r4, r4
 8000c9e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ca2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ca6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000caa:	fb00 f505 	mul.w	r5, r0, r5
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	d90a      	bls.n	8000cc8 <__udivmoddi4+0x90>
 8000cb2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cb6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cba:	f080 8107 	bcs.w	8000ecc <__udivmoddi4+0x294>
 8000cbe:	42a5      	cmp	r5, r4
 8000cc0:	f240 8104 	bls.w	8000ecc <__udivmoddi4+0x294>
 8000cc4:	4464      	add	r4, ip
 8000cc6:	3802      	subs	r0, #2
 8000cc8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ccc:	1b64      	subs	r4, r4, r5
 8000cce:	2100      	movs	r1, #0
 8000cd0:	b11e      	cbz	r6, 8000cda <__udivmoddi4+0xa2>
 8000cd2:	40dc      	lsrs	r4, r3
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0xbc>
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	f000 80ed 	beq.w	8000ec2 <__udivmoddi4+0x28a>
 8000ce8:	2100      	movs	r1, #0
 8000cea:	e9c6 0500 	strd	r0, r5, [r6]
 8000cee:	4608      	mov	r0, r1
 8000cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf4:	fab3 f183 	clz	r1, r3
 8000cf8:	2900      	cmp	r1, #0
 8000cfa:	d149      	bne.n	8000d90 <__udivmoddi4+0x158>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	d302      	bcc.n	8000d06 <__udivmoddi4+0xce>
 8000d00:	4282      	cmp	r2, r0
 8000d02:	f200 80f8 	bhi.w	8000ef6 <__udivmoddi4+0x2be>
 8000d06:	1a84      	subs	r4, r0, r2
 8000d08:	eb65 0203 	sbc.w	r2, r5, r3
 8000d0c:	2001      	movs	r0, #1
 8000d0e:	4617      	mov	r7, r2
 8000d10:	2e00      	cmp	r6, #0
 8000d12:	d0e2      	beq.n	8000cda <__udivmoddi4+0xa2>
 8000d14:	e9c6 4700 	strd	r4, r7, [r6]
 8000d18:	e7df      	b.n	8000cda <__udivmoddi4+0xa2>
 8000d1a:	b902      	cbnz	r2, 8000d1e <__udivmoddi4+0xe6>
 8000d1c:	deff      	udf	#255	; 0xff
 8000d1e:	fab2 f382 	clz	r3, r2
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	f040 8090 	bne.w	8000e48 <__udivmoddi4+0x210>
 8000d28:	1a8a      	subs	r2, r1, r2
 8000d2a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d2e:	fa1f fe8c 	uxth.w	lr, ip
 8000d32:	2101      	movs	r1, #1
 8000d34:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d38:	fb07 2015 	mls	r0, r7, r5, r2
 8000d3c:	0c22      	lsrs	r2, r4, #16
 8000d3e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d42:	fb0e f005 	mul.w	r0, lr, r5
 8000d46:	4290      	cmp	r0, r2
 8000d48:	d908      	bls.n	8000d5c <__udivmoddi4+0x124>
 8000d4a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d4e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x122>
 8000d54:	4290      	cmp	r0, r2
 8000d56:	f200 80cb 	bhi.w	8000ef0 <__udivmoddi4+0x2b8>
 8000d5a:	4645      	mov	r5, r8
 8000d5c:	1a12      	subs	r2, r2, r0
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d64:	fb07 2210 	mls	r2, r7, r0, r2
 8000d68:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d6c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d70:	45a6      	cmp	lr, r4
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x14e>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d7c:	d202      	bcs.n	8000d84 <__udivmoddi4+0x14c>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f200 80bb 	bhi.w	8000efa <__udivmoddi4+0x2c2>
 8000d84:	4610      	mov	r0, r2
 8000d86:	eba4 040e 	sub.w	r4, r4, lr
 8000d8a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d8e:	e79f      	b.n	8000cd0 <__udivmoddi4+0x98>
 8000d90:	f1c1 0720 	rsb	r7, r1, #32
 8000d94:	408b      	lsls	r3, r1
 8000d96:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d9a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d9e:	fa05 f401 	lsl.w	r4, r5, r1
 8000da2:	fa20 f307 	lsr.w	r3, r0, r7
 8000da6:	40fd      	lsrs	r5, r7
 8000da8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dac:	4323      	orrs	r3, r4
 8000dae:	fbb5 f8f9 	udiv	r8, r5, r9
 8000db2:	fa1f fe8c 	uxth.w	lr, ip
 8000db6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dba:	0c1c      	lsrs	r4, r3, #16
 8000dbc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dc0:	fb08 f50e 	mul.w	r5, r8, lr
 8000dc4:	42a5      	cmp	r5, r4
 8000dc6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dca:	fa00 f001 	lsl.w	r0, r0, r1
 8000dce:	d90b      	bls.n	8000de8 <__udivmoddi4+0x1b0>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dd8:	f080 8088 	bcs.w	8000eec <__udivmoddi4+0x2b4>
 8000ddc:	42a5      	cmp	r5, r4
 8000dde:	f240 8085 	bls.w	8000eec <__udivmoddi4+0x2b4>
 8000de2:	f1a8 0802 	sub.w	r8, r8, #2
 8000de6:	4464      	add	r4, ip
 8000de8:	1b64      	subs	r4, r4, r5
 8000dea:	b29d      	uxth	r5, r3
 8000dec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df0:	fb09 4413 	mls	r4, r9, r3, r4
 8000df4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000df8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	d908      	bls.n	8000e12 <__udivmoddi4+0x1da>
 8000e00:	eb1c 0404 	adds.w	r4, ip, r4
 8000e04:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e08:	d26c      	bcs.n	8000ee4 <__udivmoddi4+0x2ac>
 8000e0a:	45a6      	cmp	lr, r4
 8000e0c:	d96a      	bls.n	8000ee4 <__udivmoddi4+0x2ac>
 8000e0e:	3b02      	subs	r3, #2
 8000e10:	4464      	add	r4, ip
 8000e12:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e16:	fba3 9502 	umull	r9, r5, r3, r2
 8000e1a:	eba4 040e 	sub.w	r4, r4, lr
 8000e1e:	42ac      	cmp	r4, r5
 8000e20:	46c8      	mov	r8, r9
 8000e22:	46ae      	mov	lr, r5
 8000e24:	d356      	bcc.n	8000ed4 <__udivmoddi4+0x29c>
 8000e26:	d053      	beq.n	8000ed0 <__udivmoddi4+0x298>
 8000e28:	b156      	cbz	r6, 8000e40 <__udivmoddi4+0x208>
 8000e2a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e2e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e32:	fa04 f707 	lsl.w	r7, r4, r7
 8000e36:	40ca      	lsrs	r2, r1
 8000e38:	40cc      	lsrs	r4, r1
 8000e3a:	4317      	orrs	r7, r2
 8000e3c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e40:	4618      	mov	r0, r3
 8000e42:	2100      	movs	r1, #0
 8000e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e48:	f1c3 0120 	rsb	r1, r3, #32
 8000e4c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e50:	fa20 f201 	lsr.w	r2, r0, r1
 8000e54:	fa25 f101 	lsr.w	r1, r5, r1
 8000e58:	409d      	lsls	r5, r3
 8000e5a:	432a      	orrs	r2, r5
 8000e5c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e60:	fa1f fe8c 	uxth.w	lr, ip
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1510 	mls	r5, r7, r0, r1
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e72:	fb00 f50e 	mul.w	r5, r0, lr
 8000e76:	428d      	cmp	r5, r1
 8000e78:	fa04 f403 	lsl.w	r4, r4, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x258>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e86:	d22f      	bcs.n	8000ee8 <__udivmoddi4+0x2b0>
 8000e88:	428d      	cmp	r5, r1
 8000e8a:	d92d      	bls.n	8000ee8 <__udivmoddi4+0x2b0>
 8000e8c:	3802      	subs	r0, #2
 8000e8e:	4461      	add	r1, ip
 8000e90:	1b49      	subs	r1, r1, r5
 8000e92:	b292      	uxth	r2, r2
 8000e94:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e98:	fb07 1115 	mls	r1, r7, r5, r1
 8000e9c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ea4:	4291      	cmp	r1, r2
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x282>
 8000ea8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eac:	f105 38ff 	add.w	r8, r5, #4294967295
 8000eb0:	d216      	bcs.n	8000ee0 <__udivmoddi4+0x2a8>
 8000eb2:	4291      	cmp	r1, r2
 8000eb4:	d914      	bls.n	8000ee0 <__udivmoddi4+0x2a8>
 8000eb6:	3d02      	subs	r5, #2
 8000eb8:	4462      	add	r2, ip
 8000eba:	1a52      	subs	r2, r2, r1
 8000ebc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ec0:	e738      	b.n	8000d34 <__udivmoddi4+0xfc>
 8000ec2:	4631      	mov	r1, r6
 8000ec4:	4630      	mov	r0, r6
 8000ec6:	e708      	b.n	8000cda <__udivmoddi4+0xa2>
 8000ec8:	4639      	mov	r1, r7
 8000eca:	e6e6      	b.n	8000c9a <__udivmoddi4+0x62>
 8000ecc:	4610      	mov	r0, r2
 8000ece:	e6fb      	b.n	8000cc8 <__udivmoddi4+0x90>
 8000ed0:	4548      	cmp	r0, r9
 8000ed2:	d2a9      	bcs.n	8000e28 <__udivmoddi4+0x1f0>
 8000ed4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ed8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000edc:	3b01      	subs	r3, #1
 8000ede:	e7a3      	b.n	8000e28 <__udivmoddi4+0x1f0>
 8000ee0:	4645      	mov	r5, r8
 8000ee2:	e7ea      	b.n	8000eba <__udivmoddi4+0x282>
 8000ee4:	462b      	mov	r3, r5
 8000ee6:	e794      	b.n	8000e12 <__udivmoddi4+0x1da>
 8000ee8:	4640      	mov	r0, r8
 8000eea:	e7d1      	b.n	8000e90 <__udivmoddi4+0x258>
 8000eec:	46d0      	mov	r8, sl
 8000eee:	e77b      	b.n	8000de8 <__udivmoddi4+0x1b0>
 8000ef0:	3d02      	subs	r5, #2
 8000ef2:	4462      	add	r2, ip
 8000ef4:	e732      	b.n	8000d5c <__udivmoddi4+0x124>
 8000ef6:	4608      	mov	r0, r1
 8000ef8:	e70a      	b.n	8000d10 <__udivmoddi4+0xd8>
 8000efa:	4464      	add	r4, ip
 8000efc:	3802      	subs	r0, #2
 8000efe:	e742      	b.n	8000d86 <__udivmoddi4+0x14e>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <nunavutChooseMin>:

// ---------------------------------------------------- HELPERS ----------------------------------------------------

/// Returns the smallest value.
static inline size_t nunavutChooseMin(const size_t a, const size_t b)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	6039      	str	r1, [r7, #0]
    return (a < b) ? a : b;
 8000f0e:	683a      	ldr	r2, [r7, #0]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	4293      	cmp	r3, r2
 8000f14:	bf28      	it	cs
 8000f16:	4613      	movcs	r3, r2
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	370c      	adds	r7, #12
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr

08000f24 <nunavutSaturateBufferFragmentBitLength>:
///         [--------------- fragment_offset_bits ---------------][--- fragment_length_bits ---]
///                                                               [-- out bits --]
///
static inline size_t nunavutSaturateBufferFragmentBitLength(
    const size_t buffer_size_bytes, const size_t fragment_offset_bits, const size_t fragment_length_bits)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
    const size_t size_bits = (size_t)buffer_size_bytes * 8U;
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	00db      	lsls	r3, r3, #3
 8000f34:	617b      	str	r3, [r7, #20]
    const size_t tail_bits = size_bits - nunavutChooseMin(size_bits, fragment_offset_bits);
 8000f36:	68b9      	ldr	r1, [r7, #8]
 8000f38:	6978      	ldr	r0, [r7, #20]
 8000f3a:	f7ff ffe3 	bl	8000f04 <nunavutChooseMin>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	1a9b      	subs	r3, r3, r2
 8000f44:	613b      	str	r3, [r7, #16]
    return nunavutChooseMin(fragment_length_bits, tail_bits);
 8000f46:	6939      	ldr	r1, [r7, #16]
 8000f48:	6878      	ldr	r0, [r7, #4]
 8000f4a:	f7ff ffdb 	bl	8000f04 <nunavutChooseMin>
 8000f4e:	4603      	mov	r3, r0
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3718      	adds	r7, #24
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <nunavutCopyBits>:
static inline void nunavutCopyBits(void* const dst,
                                   const size_t dst_offset_bits,
                                   const size_t length_bits,
                                   const void* const src,
                                   const size_t src_offset_bits)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b092      	sub	sp, #72	; 0x48
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
 8000f64:	603b      	str	r3, [r7, #0]
    NUNAVUT_ASSERT(src != NULL);
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d105      	bne.n	8000f78 <nunavutCopyBits+0x20>
 8000f6c:	4b91      	ldr	r3, [pc, #580]	; (80011b4 <nunavutCopyBits+0x25c>)
 8000f6e:	4a92      	ldr	r2, [pc, #584]	; (80011b8 <nunavutCopyBits+0x260>)
 8000f70:	217f      	movs	r1, #127	; 0x7f
 8000f72:	4892      	ldr	r0, [pc, #584]	; (80011bc <nunavutCopyBits+0x264>)
 8000f74:	f00d f9c8 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(dst != NULL);
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d105      	bne.n	8000f8a <nunavutCopyBits+0x32>
 8000f7e:	4b90      	ldr	r3, [pc, #576]	; (80011c0 <nunavutCopyBits+0x268>)
 8000f80:	4a8d      	ldr	r2, [pc, #564]	; (80011b8 <nunavutCopyBits+0x260>)
 8000f82:	2180      	movs	r1, #128	; 0x80
 8000f84:	488d      	ldr	r0, [pc, #564]	; (80011bc <nunavutCopyBits+0x264>)
 8000f86:	f00d f9bf 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(src != dst);
 8000f8a:	683a      	ldr	r2, [r7, #0]
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	d105      	bne.n	8000f9e <nunavutCopyBits+0x46>
 8000f92:	4b8c      	ldr	r3, [pc, #560]	; (80011c4 <nunavutCopyBits+0x26c>)
 8000f94:	4a88      	ldr	r2, [pc, #544]	; (80011b8 <nunavutCopyBits+0x260>)
 8000f96:	2181      	movs	r1, #129	; 0x81
 8000f98:	4888      	ldr	r0, [pc, #544]	; (80011bc <nunavutCopyBits+0x264>)
 8000f9a:	f00d f9b5 	bl	800e308 <__assert_func>
    if ((0U == (src_offset_bits % 8U)) && (0U == (dst_offset_bits % 8U)))  // Aligned copy, optimized, most common case.
 8000f9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000fa0:	f003 0307 	and.w	r3, r3, #7
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d14f      	bne.n	8001048 <nunavutCopyBits+0xf0>
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	f003 0307 	and.w	r3, r3, #7
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d14a      	bne.n	8001048 <nunavutCopyBits+0xf0>
    {
        const size_t length_bytes = (size_t)(length_bits / 8U);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	08db      	lsrs	r3, r3, #3
 8000fb6:	63fb      	str	r3, [r7, #60]	; 0x3c
        // Intentional violation of MISRA: Pointer arithmetics. This is done to remove the API constraint that
        // offsets be under 8 bits. Fewer constraints reduce the chance of API misuse.
        const uint8_t* const psrc = (src_offset_bits / 8U) + (const uint8_t*) src;  // NOSONAR NOLINT
 8000fb8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000fba:	08db      	lsrs	r3, r3, #3
 8000fbc:	683a      	ldr	r2, [r7, #0]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	63bb      	str	r3, [r7, #56]	; 0x38
        uint8_t*       const pdst = (dst_offset_bits / 8U) +       (uint8_t*) dst;  // NOSONAR NOLINT
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	08db      	lsrs	r3, r3, #3
 8000fc6:	68fa      	ldr	r2, [r7, #12]
 8000fc8:	4413      	add	r3, r2
 8000fca:	637b      	str	r3, [r7, #52]	; 0x34
        (void) memmove(pdst, psrc, length_bytes);
 8000fcc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000fce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8000fd0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000fd2:	f00d fff0 	bl	800efb6 <memmove>
        const uint8_t length_mod = (uint8_t)(length_bits % 8U);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	f003 0307 	and.w	r3, r3, #7
 8000fde:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (0U != length_mod)  // If the length is unaligned, the last byte requires special treatment.
 8000fe2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	f000 80df 	beq.w	80011aa <nunavutCopyBits+0x252>
        {
            // Intentional violation of MISRA: Pointer arithmetics. It is unavoidable in this context.
            const uint8_t* const last_src = psrc + length_bytes;  // NOLINT NOSONAR
 8000fec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000fee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ff0:	4413      	add	r3, r2
 8000ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
            uint8_t* const last_dst       = pdst + length_bytes;  // NOLINT NOSONAR
 8000ff4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000ff6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ff8:	4413      	add	r3, r2
 8000ffa:	62bb      	str	r3, [r7, #40]	; 0x28
            NUNAVUT_ASSERT(length_mod < 8U);
 8000ffc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001000:	2b07      	cmp	r3, #7
 8001002:	d905      	bls.n	8001010 <nunavutCopyBits+0xb8>
 8001004:	4b70      	ldr	r3, [pc, #448]	; (80011c8 <nunavutCopyBits+0x270>)
 8001006:	4a6c      	ldr	r2, [pc, #432]	; (80011b8 <nunavutCopyBits+0x260>)
 8001008:	2190      	movs	r1, #144	; 0x90
 800100a:	486c      	ldr	r0, [pc, #432]	; (80011bc <nunavutCopyBits+0x264>)
 800100c:	f00d f97c 	bl	800e308 <__assert_func>
            const uint8_t mask = (uint8_t)((1U << length_mod) - 1U);
 8001010:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001014:	2201      	movs	r2, #1
 8001016:	fa02 f303 	lsl.w	r3, r2, r3
 800101a:	b2db      	uxtb	r3, r3
 800101c:	3b01      	subs	r3, #1
 800101e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            *last_dst = (*last_dst & (uint8_t)~mask) | (*last_src & mask);
 8001022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001024:	781a      	ldrb	r2, [r3, #0]
 8001026:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800102a:	43db      	mvns	r3, r3
 800102c:	b2db      	uxtb	r3, r3
 800102e:	4013      	ands	r3, r2
 8001030:	b2da      	uxtb	r2, r3
 8001032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001034:	7819      	ldrb	r1, [r3, #0]
 8001036:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800103a:	400b      	ands	r3, r1
 800103c:	b2db      	uxtb	r3, r3
 800103e:	4313      	orrs	r3, r2
 8001040:	b2da      	uxtb	r2, r3
 8001042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001044:	701a      	strb	r2, [r3, #0]
    {
 8001046:	e0b0      	b.n	80011aa <nunavutCopyBits+0x252>
    else
    {
        // The algorithm was originally designed by Ben Dyer for Libuavcan v0:
        // https://github.com/OpenCyphal/libuavcan/blob/legacy-v0/libuavcan/src/marshal/uc_bit_array_copy.cpp
        // This version is modified for v1 where the bit order is the opposite.
        const uint8_t* const psrc = (const uint8_t*) src;
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	623b      	str	r3, [r7, #32]
        uint8_t*       const pdst =       (uint8_t*) dst;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	61fb      	str	r3, [r7, #28]
        size_t       src_off  = src_offset_bits;
 8001050:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001052:	647b      	str	r3, [r7, #68]	; 0x44
        size_t       dst_off  = dst_offset_bits;
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	643b      	str	r3, [r7, #64]	; 0x40
        const size_t last_bit = src_off + length_bits;
 8001058:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4413      	add	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(((psrc < pdst) ? ((uintptr_t)(psrc + ((src_offset_bits + length_bits + 8U) / 8U)) <= (uintptr_t)pdst) : 1));
 8001060:	6a3a      	ldr	r2, [r7, #32]
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	429a      	cmp	r2, r3
 8001066:	d210      	bcs.n	800108a <nunavutCopyBits+0x132>
 8001068:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4413      	add	r3, r2
 800106e:	3308      	adds	r3, #8
 8001070:	08db      	lsrs	r3, r3, #3
 8001072:	6a3a      	ldr	r2, [r7, #32]
 8001074:	4413      	add	r3, r2
 8001076:	461a      	mov	r2, r3
 8001078:	69fb      	ldr	r3, [r7, #28]
 800107a:	429a      	cmp	r2, r3
 800107c:	d905      	bls.n	800108a <nunavutCopyBits+0x132>
 800107e:	4b53      	ldr	r3, [pc, #332]	; (80011cc <nunavutCopyBits+0x274>)
 8001080:	4a4d      	ldr	r2, [pc, #308]	; (80011b8 <nunavutCopyBits+0x260>)
 8001082:	219f      	movs	r1, #159	; 0x9f
 8001084:	484d      	ldr	r0, [pc, #308]	; (80011bc <nunavutCopyBits+0x264>)
 8001086:	f00d f93f 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(((psrc > pdst) ? ((uintptr_t)(pdst + ((dst_offset_bits + length_bits + 8U) / 8U)) <= (uintptr_t)psrc) : 1));
 800108a:	6a3a      	ldr	r2, [r7, #32]
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	429a      	cmp	r2, r3
 8001090:	d97d      	bls.n	800118e <nunavutCopyBits+0x236>
 8001092:	68ba      	ldr	r2, [r7, #8]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4413      	add	r3, r2
 8001098:	3308      	adds	r3, #8
 800109a:	08db      	lsrs	r3, r3, #3
 800109c:	69fa      	ldr	r2, [r7, #28]
 800109e:	4413      	add	r3, r2
 80010a0:	461a      	mov	r2, r3
 80010a2:	6a3b      	ldr	r3, [r7, #32]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d972      	bls.n	800118e <nunavutCopyBits+0x236>
 80010a8:	4b49      	ldr	r3, [pc, #292]	; (80011d0 <nunavutCopyBits+0x278>)
 80010aa:	4a43      	ldr	r2, [pc, #268]	; (80011b8 <nunavutCopyBits+0x260>)
 80010ac:	21a0      	movs	r1, #160	; 0xa0
 80010ae:	4843      	ldr	r0, [pc, #268]	; (80011bc <nunavutCopyBits+0x264>)
 80010b0:	f00d f92a 	bl	800e308 <__assert_func>
        while (last_bit > src_off)
        {
            const uint8_t src_mod = (uint8_t)(src_off % 8U);
 80010b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	f003 0307 	and.w	r3, r3, #7
 80010bc:	75fb      	strb	r3, [r7, #23]
            const uint8_t dst_mod = (uint8_t)(dst_off % 8U);
 80010be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	f003 0307 	and.w	r3, r3, #7
 80010c6:	75bb      	strb	r3, [r7, #22]
            const uint8_t max_mod = (src_mod > dst_mod) ? src_mod : dst_mod;
 80010c8:	7dba      	ldrb	r2, [r7, #22]
 80010ca:	7dfb      	ldrb	r3, [r7, #23]
 80010cc:	4293      	cmp	r3, r2
 80010ce:	bf38      	it	cc
 80010d0:	4613      	movcc	r3, r2
 80010d2:	757b      	strb	r3, [r7, #21]
            const uint8_t size = (uint8_t) nunavutChooseMin(8U - max_mod, last_bit - src_off);
 80010d4:	7d7b      	ldrb	r3, [r7, #21]
 80010d6:	f1c3 0008 	rsb	r0, r3, #8
 80010da:	69ba      	ldr	r2, [r7, #24]
 80010dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	4619      	mov	r1, r3
 80010e2:	f7ff ff0f 	bl	8000f04 <nunavutChooseMin>
 80010e6:	4603      	mov	r3, r0
 80010e8:	753b      	strb	r3, [r7, #20]
            NUNAVUT_ASSERT(size > 0U);
 80010ea:	7d3b      	ldrb	r3, [r7, #20]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d105      	bne.n	80010fc <nunavutCopyBits+0x1a4>
 80010f0:	4b38      	ldr	r3, [pc, #224]	; (80011d4 <nunavutCopyBits+0x27c>)
 80010f2:	4a31      	ldr	r2, [pc, #196]	; (80011b8 <nunavutCopyBits+0x260>)
 80010f4:	21a7      	movs	r1, #167	; 0xa7
 80010f6:	4831      	ldr	r0, [pc, #196]	; (80011bc <nunavutCopyBits+0x264>)
 80010f8:	f00d f906 	bl	800e308 <__assert_func>
            NUNAVUT_ASSERT(size <= 8U);
 80010fc:	7d3b      	ldrb	r3, [r7, #20]
 80010fe:	2b08      	cmp	r3, #8
 8001100:	d905      	bls.n	800110e <nunavutCopyBits+0x1b6>
 8001102:	4b35      	ldr	r3, [pc, #212]	; (80011d8 <nunavutCopyBits+0x280>)
 8001104:	4a2c      	ldr	r2, [pc, #176]	; (80011b8 <nunavutCopyBits+0x260>)
 8001106:	21a8      	movs	r1, #168	; 0xa8
 8001108:	482c      	ldr	r0, [pc, #176]	; (80011bc <nunavutCopyBits+0x264>)
 800110a:	f00d f8fd 	bl	800e308 <__assert_func>
            // Suppress a false warning from Clang-Tidy & Sonar that size is being over-shifted. It's not.
            const uint8_t mask = (uint8_t)((((1U << size) - 1U) << dst_mod) & 0xFFU);  // NOLINT NOSONAR
 800110e:	7d3b      	ldrb	r3, [r7, #20]
 8001110:	2201      	movs	r2, #1
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	1e5a      	subs	r2, r3, #1
 8001118:	7dbb      	ldrb	r3, [r7, #22]
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	74fb      	strb	r3, [r7, #19]
            NUNAVUT_ASSERT(mask > 0U);
 8001120:	7cfb      	ldrb	r3, [r7, #19]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d105      	bne.n	8001132 <nunavutCopyBits+0x1da>
 8001126:	4b2d      	ldr	r3, [pc, #180]	; (80011dc <nunavutCopyBits+0x284>)
 8001128:	4a23      	ldr	r2, [pc, #140]	; (80011b8 <nunavutCopyBits+0x260>)
 800112a:	21ab      	movs	r1, #171	; 0xab
 800112c:	4823      	ldr	r0, [pc, #140]	; (80011bc <nunavutCopyBits+0x264>)
 800112e:	f00d f8eb 	bl	800e308 <__assert_func>
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t in = (uint8_t)((uint8_t)(psrc[src_off / 8U] >> src_mod) << dst_mod) & 0xFFU;  // NOSONAR
 8001132:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001134:	08db      	lsrs	r3, r3, #3
 8001136:	6a3a      	ldr	r2, [r7, #32]
 8001138:	4413      	add	r3, r2
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	461a      	mov	r2, r3
 800113e:	7dfb      	ldrb	r3, [r7, #23]
 8001140:	fa42 f303 	asr.w	r3, r2, r3
 8001144:	b2db      	uxtb	r3, r3
 8001146:	461a      	mov	r2, r3
 8001148:	7dbb      	ldrb	r3, [r7, #22]
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	74bb      	strb	r3, [r7, #18]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t a = pdst[dst_off / 8U] & ((uint8_t) ~mask);  // NOSONAR
 8001150:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001152:	08db      	lsrs	r3, r3, #3
 8001154:	69fa      	ldr	r2, [r7, #28]
 8001156:	4413      	add	r3, r2
 8001158:	781a      	ldrb	r2, [r3, #0]
 800115a:	7cfb      	ldrb	r3, [r7, #19]
 800115c:	43db      	mvns	r3, r3
 800115e:	b2db      	uxtb	r3, r3
 8001160:	4013      	ands	r3, r2
 8001162:	747b      	strb	r3, [r7, #17]
            const uint8_t b = in & mask;
 8001164:	7cba      	ldrb	r2, [r7, #18]
 8001166:	7cfb      	ldrb	r3, [r7, #19]
 8001168:	4013      	ands	r3, r2
 800116a:	743b      	strb	r3, [r7, #16]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            pdst[dst_off / 8U] = a | b;  // NOSONAR
 800116c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800116e:	08db      	lsrs	r3, r3, #3
 8001170:	69fa      	ldr	r2, [r7, #28]
 8001172:	4413      	add	r3, r2
 8001174:	7c79      	ldrb	r1, [r7, #17]
 8001176:	7c3a      	ldrb	r2, [r7, #16]
 8001178:	430a      	orrs	r2, r1
 800117a:	b2d2      	uxtb	r2, r2
 800117c:	701a      	strb	r2, [r3, #0]
            src_off += size;
 800117e:	7d3b      	ldrb	r3, [r7, #20]
 8001180:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001182:	4413      	add	r3, r2
 8001184:	647b      	str	r3, [r7, #68]	; 0x44
            dst_off += size;
 8001186:	7d3b      	ldrb	r3, [r7, #20]
 8001188:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800118a:	4413      	add	r3, r2
 800118c:	643b      	str	r3, [r7, #64]	; 0x40
        while (last_bit > src_off)
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001192:	429a      	cmp	r2, r3
 8001194:	d88e      	bhi.n	80010b4 <nunavutCopyBits+0x15c>
        }
        NUNAVUT_ASSERT(last_bit == src_off);
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800119a:	429a      	cmp	r2, r3
 800119c:	d006      	beq.n	80011ac <nunavutCopyBits+0x254>
 800119e:	4b10      	ldr	r3, [pc, #64]	; (80011e0 <nunavutCopyBits+0x288>)
 80011a0:	4a05      	ldr	r2, [pc, #20]	; (80011b8 <nunavutCopyBits+0x260>)
 80011a2:	21b9      	movs	r1, #185	; 0xb9
 80011a4:	4805      	ldr	r0, [pc, #20]	; (80011bc <nunavutCopyBits+0x264>)
 80011a6:	f00d f8af 	bl	800e308 <__assert_func>
    {
 80011aa:	bf00      	nop
    }
}
 80011ac:	bf00      	nop
 80011ae:	3748      	adds	r7, #72	; 0x48
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	08010ce0 	.word	0x08010ce0
 80011b8:	0801307c 	.word	0x0801307c
 80011bc:	08010cf4 	.word	0x08010cf4
 80011c0:	08010d64 	.word	0x08010d64
 80011c4:	08010d78 	.word	0x08010d78
 80011c8:	08010d84 	.word	0x08010d84
 80011cc:	08010d94 	.word	0x08010d94
 80011d0:	08010e00 	.word	0x08010e00
 80011d4:	08010e6c 	.word	0x08010e6c
 80011d8:	08010e78 	.word	0x08010e78
 80011dc:	08010e84 	.word	0x08010e84
 80011e0:	08010e90 	.word	0x08010e90

080011e4 <nunavutGetBits>:
static inline void nunavutGetBits(void* const output,
                                  const void* const buf,
                                  const size_t buf_size_bytes,
                                  const size_t off_bits,
                                  const size_t len_bits)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b088      	sub	sp, #32
 80011e8:	af02      	add	r7, sp, #8
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
 80011f0:	603b      	str	r3, [r7, #0]
    NUNAVUT_ASSERT(output != NULL);
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d105      	bne.n	8001204 <nunavutGetBits+0x20>
 80011f8:	4b17      	ldr	r3, [pc, #92]	; (8001258 <nunavutGetBits+0x74>)
 80011fa:	4a18      	ldr	r2, [pc, #96]	; (800125c <nunavutGetBits+0x78>)
 80011fc:	21c9      	movs	r1, #201	; 0xc9
 80011fe:	4818      	ldr	r0, [pc, #96]	; (8001260 <nunavutGetBits+0x7c>)
 8001200:	f00d f882 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(buf != NULL);
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d105      	bne.n	8001216 <nunavutGetBits+0x32>
 800120a:	4b16      	ldr	r3, [pc, #88]	; (8001264 <nunavutGetBits+0x80>)
 800120c:	4a13      	ldr	r2, [pc, #76]	; (800125c <nunavutGetBits+0x78>)
 800120e:	21ca      	movs	r1, #202	; 0xca
 8001210:	4813      	ldr	r0, [pc, #76]	; (8001260 <nunavutGetBits+0x7c>)
 8001212:	f00d f879 	bl	800e308 <__assert_func>
    const size_t sat_bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, len_bits);
 8001216:	6a3a      	ldr	r2, [r7, #32]
 8001218:	6839      	ldr	r1, [r7, #0]
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f7ff fe82 	bl	8000f24 <nunavutSaturateBufferFragmentBitLength>
 8001220:	6178      	str	r0, [r7, #20]
    // Apply implicit zero extension. Normally, this is a no-op unless (len_bits > sat_bits) or (len_bits % 8 != 0).
    // The former case ensures that if we're copying <8 bits, the MSB in the destination will be zeroed out.
    (void) memset(((uint8_t*)output) + (sat_bits / 8U), 0, ((len_bits + 7U) / 8U) - (sat_bits / 8U));
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	08db      	lsrs	r3, r3, #3
 8001226:	68fa      	ldr	r2, [r7, #12]
 8001228:	18d0      	adds	r0, r2, r3
 800122a:	6a3b      	ldr	r3, [r7, #32]
 800122c:	3307      	adds	r3, #7
 800122e:	08da      	lsrs	r2, r3, #3
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	08db      	lsrs	r3, r3, #3
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	461a      	mov	r2, r3
 8001238:	2100      	movs	r1, #0
 800123a:	f00d fed6 	bl	800efea <memset>
    nunavutCopyBits(output, 0U, sat_bits, buf, off_bits);
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	9300      	str	r3, [sp, #0]
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	697a      	ldr	r2, [r7, #20]
 8001246:	2100      	movs	r1, #0
 8001248:	68f8      	ldr	r0, [r7, #12]
 800124a:	f7ff fe85 	bl	8000f58 <nunavutCopyBits>
}
 800124e:	bf00      	nop
 8001250:	3718      	adds	r7, #24
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	08010ea4 	.word	0x08010ea4
 800125c:	08013288 	.word	0x08013288
 8001260:	08010cf4 	.word	0x08010cf4
 8001264:	08010ebc 	.word	0x08010ebc

08001268 <nunavutSetUxx>:
    uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits,
    const uint64_t value,
    const uint8_t len_bits)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08a      	sub	sp, #40	; 0x28
 800126c:	af02      	add	r7, sp, #8
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	607a      	str	r2, [r7, #4]
    static_assert(64U == (sizeof(uint64_t) * 8U), "Unexpected size of uint64_t");
    NUNAVUT_ASSERT(buf != NULL);
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d105      	bne.n	8001286 <nunavutSetUxx+0x1e>
 800127a:	4b3a      	ldr	r3, [pc, #232]	; (8001364 <nunavutSetUxx+0xfc>)
 800127c:	4a3a      	ldr	r2, [pc, #232]	; (8001368 <nunavutSetUxx+0x100>)
 800127e:	21f7      	movs	r1, #247	; 0xf7
 8001280:	483a      	ldr	r0, [pc, #232]	; (800136c <nunavutSetUxx+0x104>)
 8001282:	f00d f841 	bl	800e308 <__assert_func>
    if ((buf_size_bytes * 8) < (off_bits + len_bits))
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	00da      	lsls	r2, r3, #3
 800128a:	f897 1030 	ldrb.w	r1, [r7, #48]	; 0x30
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	440b      	add	r3, r1
 8001292:	429a      	cmp	r2, r3
 8001294:	d202      	bcs.n	800129c <nunavutSetUxx+0x34>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8001296:	f06f 0302 	mvn.w	r3, #2
 800129a:	e05f      	b.n	800135c <nunavutSetUxx+0xf4>
    }
    const size_t saturated_len_bits = nunavutChooseMin(len_bits, 64U);
 800129c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80012a0:	2140      	movs	r1, #64	; 0x40
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff fe2e 	bl	8000f04 <nunavutChooseMin>
 80012a8:	61f8      	str	r0, [r7, #28]
    const uint8_t tmp[sizeof(uint64_t)] = {
        (uint8_t)((value >> 0U) & 0xFFU),
 80012aa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
    const uint8_t tmp[sizeof(uint64_t)] = {
 80012ae:	753b      	strb	r3, [r7, #20]
        (uint8_t)((value >> 8U) & 0xFFU),
 80012b0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80012b4:	f04f 0200 	mov.w	r2, #0
 80012b8:	f04f 0300 	mov.w	r3, #0
 80012bc:	0a02      	lsrs	r2, r0, #8
 80012be:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80012c2:	0a0b      	lsrs	r3, r1, #8
 80012c4:	b2d3      	uxtb	r3, r2
    const uint8_t tmp[sizeof(uint64_t)] = {
 80012c6:	757b      	strb	r3, [r7, #21]
        (uint8_t)((value >> 16U) & 0xFFU),
 80012c8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80012cc:	f04f 0200 	mov.w	r2, #0
 80012d0:	f04f 0300 	mov.w	r3, #0
 80012d4:	0c02      	lsrs	r2, r0, #16
 80012d6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80012da:	0c0b      	lsrs	r3, r1, #16
 80012dc:	b2d3      	uxtb	r3, r2
    const uint8_t tmp[sizeof(uint64_t)] = {
 80012de:	75bb      	strb	r3, [r7, #22]
        (uint8_t)((value >> 24U) & 0xFFU),
 80012e0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80012e4:	f04f 0200 	mov.w	r2, #0
 80012e8:	f04f 0300 	mov.w	r3, #0
 80012ec:	0e02      	lsrs	r2, r0, #24
 80012ee:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80012f2:	0e0b      	lsrs	r3, r1, #24
 80012f4:	b2d3      	uxtb	r3, r2
    const uint8_t tmp[sizeof(uint64_t)] = {
 80012f6:	75fb      	strb	r3, [r7, #23]
        (uint8_t)((value >> 32U) & 0xFFU),
 80012f8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80012fc:	f04f 0200 	mov.w	r2, #0
 8001300:	f04f 0300 	mov.w	r3, #0
 8001304:	000a      	movs	r2, r1
 8001306:	2300      	movs	r3, #0
 8001308:	b2d3      	uxtb	r3, r2
    const uint8_t tmp[sizeof(uint64_t)] = {
 800130a:	763b      	strb	r3, [r7, #24]
        (uint8_t)((value >> 40U) & 0xFFU),
 800130c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001310:	f04f 0200 	mov.w	r2, #0
 8001314:	f04f 0300 	mov.w	r3, #0
 8001318:	0a0a      	lsrs	r2, r1, #8
 800131a:	2300      	movs	r3, #0
 800131c:	b2d3      	uxtb	r3, r2
    const uint8_t tmp[sizeof(uint64_t)] = {
 800131e:	767b      	strb	r3, [r7, #25]
        (uint8_t)((value >> 48U) & 0xFFU),
 8001320:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001324:	f04f 0200 	mov.w	r2, #0
 8001328:	f04f 0300 	mov.w	r3, #0
 800132c:	0c0a      	lsrs	r2, r1, #16
 800132e:	2300      	movs	r3, #0
 8001330:	b2d3      	uxtb	r3, r2
    const uint8_t tmp[sizeof(uint64_t)] = {
 8001332:	76bb      	strb	r3, [r7, #26]
        (uint8_t)((value >> 56U) & 0xFFU),
 8001334:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001338:	f04f 0200 	mov.w	r2, #0
 800133c:	f04f 0300 	mov.w	r3, #0
 8001340:	0e0a      	lsrs	r2, r1, #24
 8001342:	2300      	movs	r3, #0
 8001344:	b2d3      	uxtb	r3, r2
    const uint8_t tmp[sizeof(uint64_t)] = {
 8001346:	76fb      	strb	r3, [r7, #27]
    };
    nunavutCopyBits(buf, off_bits, saturated_len_bits, &tmp[0], 0U);
 8001348:	f107 0314 	add.w	r3, r7, #20
 800134c:	2200      	movs	r2, #0
 800134e:	9200      	str	r2, [sp, #0]
 8001350:	69fa      	ldr	r2, [r7, #28]
 8001352:	6879      	ldr	r1, [r7, #4]
 8001354:	68f8      	ldr	r0, [r7, #12]
 8001356:	f7ff fdff 	bl	8000f58 <nunavutCopyBits>
    return NUNAVUT_SUCCESS;
 800135a:	2300      	movs	r3, #0
}
 800135c:	4618      	mov	r0, r3
 800135e:	3720      	adds	r7, #32
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	08010ebc 	.word	0x08010ebc
 8001368:	0801306c 	.word	0x0801306c
 800136c:	08010cf4 	.word	0x08010cf4

08001370 <nunavutSetIxx>:
    uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits,
    const int64_t value,
    const uint8_t len_bits)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b088      	sub	sp, #32
 8001374:	af04      	add	r7, sp, #16
 8001376:	60f8      	str	r0, [r7, #12]
 8001378:	60b9      	str	r1, [r7, #8]
 800137a:	607a      	str	r2, [r7, #4]
    // The naive sign conversion is safe and portable according to the C standard:
    // 6.3.1.3.3: if the new type is unsigned, the value is converted by repeatedly adding or subtracting one more
    // than the maximum value that can be represented in the new type until the value is in the range of the new type.
    return nunavutSetUxx(buf, buf_size_bytes, off_bits, (uint64_t) value, len_bits);
 800137c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001380:	f897 1020 	ldrb.w	r1, [r7, #32]
 8001384:	9102      	str	r1, [sp, #8]
 8001386:	e9cd 2300 	strd	r2, r3, [sp]
 800138a:	687a      	ldr	r2, [r7, #4]
 800138c:	68b9      	ldr	r1, [r7, #8]
 800138e:	68f8      	ldr	r0, [r7, #12]
 8001390:	f7ff ff6a 	bl	8001268 <nunavutSetUxx>
 8001394:	4603      	mov	r3, r0
}
 8001396:	4618      	mov	r0, r3
 8001398:	3710      	adds	r7, #16
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
	...

080013a0 <nunavutGetU8>:

static inline uint8_t nunavutGetU8(const uint8_t* const buf,
                                   const size_t buf_size_bytes,
                                   const size_t off_bits,
                                   const uint8_t len_bits)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b088      	sub	sp, #32
 80013a4:	af02      	add	r7, sp, #8
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	60b9      	str	r1, [r7, #8]
 80013aa:	607a      	str	r2, [r7, #4]
 80013ac:	70fb      	strb	r3, [r7, #3]
    NUNAVUT_ASSERT(buf != NULL);
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d106      	bne.n	80013c2 <nunavutGetU8+0x22>
 80013b4:	4b16      	ldr	r3, [pc, #88]	; (8001410 <nunavutGetU8+0x70>)
 80013b6:	4a17      	ldr	r2, [pc, #92]	; (8001414 <nunavutGetU8+0x74>)
 80013b8:	f240 113b 	movw	r1, #315	; 0x13b
 80013bc:	4816      	ldr	r0, [pc, #88]	; (8001418 <nunavutGetU8+0x78>)
 80013be:	f00c ffa3 	bl	800e308 <__assert_func>
    const size_t bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, nunavutChooseMin(len_bits, 8U));
 80013c2:	78fb      	ldrb	r3, [r7, #3]
 80013c4:	2108      	movs	r1, #8
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff fd9c 	bl	8000f04 <nunavutChooseMin>
 80013cc:	4603      	mov	r3, r0
 80013ce:	461a      	mov	r2, r3
 80013d0:	6879      	ldr	r1, [r7, #4]
 80013d2:	68b8      	ldr	r0, [r7, #8]
 80013d4:	f7ff fda6 	bl	8000f24 <nunavutSaturateBufferFragmentBitLength>
 80013d8:	6178      	str	r0, [r7, #20]
    NUNAVUT_ASSERT(bits <= (sizeof(uint8_t) * 8U));
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	2b08      	cmp	r3, #8
 80013de:	d906      	bls.n	80013ee <nunavutGetU8+0x4e>
 80013e0:	4b0e      	ldr	r3, [pc, #56]	; (800141c <nunavutGetU8+0x7c>)
 80013e2:	4a0c      	ldr	r2, [pc, #48]	; (8001414 <nunavutGetU8+0x74>)
 80013e4:	f240 113d 	movw	r1, #317	; 0x13d
 80013e8:	480b      	ldr	r0, [pc, #44]	; (8001418 <nunavutGetU8+0x78>)
 80013ea:	f00c ff8d 	bl	800e308 <__assert_func>
    uint8_t val = 0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	74fb      	strb	r3, [r7, #19]
    nunavutCopyBits(&val, 0U, bits, buf, off_bits);
 80013f2:	f107 0013 	add.w	r0, r7, #19
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	9300      	str	r3, [sp, #0]
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	697a      	ldr	r2, [r7, #20]
 80013fe:	2100      	movs	r1, #0
 8001400:	f7ff fdaa 	bl	8000f58 <nunavutCopyBits>
    return val;
 8001404:	7cfb      	ldrb	r3, [r7, #19]
}
 8001406:	4618      	mov	r0, r3
 8001408:	3718      	adds	r7, #24
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	08010ebc 	.word	0x08010ebc
 8001414:	08013388 	.word	0x08013388
 8001418:	08010cf4 	.word	0x08010cf4
 800141c:	08010ed0 	.word	0x08010ed0

08001420 <nunavutGetU16>:

static inline uint16_t nunavutGetU16(const uint8_t* const buf,
                                     const size_t buf_size_bytes,
                                     const size_t off_bits,
                                     const uint8_t len_bits)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b088      	sub	sp, #32
 8001424:	af02      	add	r7, sp, #8
 8001426:	60f8      	str	r0, [r7, #12]
 8001428:	60b9      	str	r1, [r7, #8]
 800142a:	607a      	str	r2, [r7, #4]
 800142c:	70fb      	strb	r3, [r7, #3]
    NUNAVUT_ASSERT(buf != NULL);
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d106      	bne.n	8001442 <nunavutGetU16+0x22>
 8001434:	4b19      	ldr	r3, [pc, #100]	; (800149c <nunavutGetU16+0x7c>)
 8001436:	4a1a      	ldr	r2, [pc, #104]	; (80014a0 <nunavutGetU16+0x80>)
 8001438:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800143c:	4819      	ldr	r0, [pc, #100]	; (80014a4 <nunavutGetU16+0x84>)
 800143e:	f00c ff63 	bl	800e308 <__assert_func>
    const size_t bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, nunavutChooseMin(len_bits, 16U));
 8001442:	78fb      	ldrb	r3, [r7, #3]
 8001444:	2110      	movs	r1, #16
 8001446:	4618      	mov	r0, r3
 8001448:	f7ff fd5c 	bl	8000f04 <nunavutChooseMin>
 800144c:	4603      	mov	r3, r0
 800144e:	461a      	mov	r2, r3
 8001450:	6879      	ldr	r1, [r7, #4]
 8001452:	68b8      	ldr	r0, [r7, #8]
 8001454:	f7ff fd66 	bl	8000f24 <nunavutSaturateBufferFragmentBitLength>
 8001458:	6178      	str	r0, [r7, #20]
    NUNAVUT_ASSERT(bits <= (sizeof(uint16_t) * 8U));
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	2b10      	cmp	r3, #16
 800145e:	d906      	bls.n	800146e <nunavutGetU16+0x4e>
 8001460:	4b11      	ldr	r3, [pc, #68]	; (80014a8 <nunavutGetU16+0x88>)
 8001462:	4a0f      	ldr	r2, [pc, #60]	; (80014a0 <nunavutGetU16+0x80>)
 8001464:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8001468:	480e      	ldr	r0, [pc, #56]	; (80014a4 <nunavutGetU16+0x84>)
 800146a:	f00c ff4d 	bl	800e308 <__assert_func>
    uint8_t tmp[sizeof(uint16_t)] = {0};
 800146e:	2300      	movs	r3, #0
 8001470:	823b      	strh	r3, [r7, #16]
    nunavutCopyBits(&tmp[0], 0U, bits, buf, off_bits);
 8001472:	f107 0010 	add.w	r0, r7, #16
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	9300      	str	r3, [sp, #0]
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	697a      	ldr	r2, [r7, #20]
 800147e:	2100      	movs	r1, #0
 8001480:	f7ff fd6a 	bl	8000f58 <nunavutCopyBits>
    return (uint16_t)(tmp[0] | (uint16_t)(((uint16_t) tmp[1]) << 8U));
 8001484:	7c3b      	ldrb	r3, [r7, #16]
 8001486:	b29a      	uxth	r2, r3
 8001488:	7c7b      	ldrb	r3, [r7, #17]
 800148a:	b29b      	uxth	r3, r3
 800148c:	021b      	lsls	r3, r3, #8
 800148e:	b29b      	uxth	r3, r3
 8001490:	4313      	orrs	r3, r2
 8001492:	b29b      	uxth	r3, r3
}
 8001494:	4618      	mov	r0, r3
 8001496:	3718      	adds	r7, #24
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	08010ebc 	.word	0x08010ebc
 80014a0:	080130bc 	.word	0x080130bc
 80014a4:	08010cf4 	.word	0x08010cf4
 80014a8:	08010ef0 	.word	0x08010ef0

080014ac <nunavutGetU32>:

static inline uint32_t nunavutGetU32(const uint8_t* const buf,
                                     const size_t buf_size_bytes,
                                     const size_t off_bits,
                                     const uint8_t len_bits)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b088      	sub	sp, #32
 80014b0:	af02      	add	r7, sp, #8
 80014b2:	60f8      	str	r0, [r7, #12]
 80014b4:	60b9      	str	r1, [r7, #8]
 80014b6:	607a      	str	r2, [r7, #4]
 80014b8:	70fb      	strb	r3, [r7, #3]
    NUNAVUT_ASSERT(buf != NULL);
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d106      	bne.n	80014ce <nunavutGetU32+0x22>
 80014c0:	4b1b      	ldr	r3, [pc, #108]	; (8001530 <nunavutGetU32+0x84>)
 80014c2:	4a1c      	ldr	r2, [pc, #112]	; (8001534 <nunavutGetU32+0x88>)
 80014c4:	f240 1155 	movw	r1, #341	; 0x155
 80014c8:	481b      	ldr	r0, [pc, #108]	; (8001538 <nunavutGetU32+0x8c>)
 80014ca:	f00c ff1d 	bl	800e308 <__assert_func>
    const size_t bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, nunavutChooseMin(len_bits, 32U));
 80014ce:	78fb      	ldrb	r3, [r7, #3]
 80014d0:	2120      	movs	r1, #32
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff fd16 	bl	8000f04 <nunavutChooseMin>
 80014d8:	4603      	mov	r3, r0
 80014da:	461a      	mov	r2, r3
 80014dc:	6879      	ldr	r1, [r7, #4]
 80014de:	68b8      	ldr	r0, [r7, #8]
 80014e0:	f7ff fd20 	bl	8000f24 <nunavutSaturateBufferFragmentBitLength>
 80014e4:	6178      	str	r0, [r7, #20]
    NUNAVUT_ASSERT(bits <= (sizeof(uint32_t) * 8U));
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	2b20      	cmp	r3, #32
 80014ea:	d906      	bls.n	80014fa <nunavutGetU32+0x4e>
 80014ec:	4b13      	ldr	r3, [pc, #76]	; (800153c <nunavutGetU32+0x90>)
 80014ee:	4a11      	ldr	r2, [pc, #68]	; (8001534 <nunavutGetU32+0x88>)
 80014f0:	f240 1157 	movw	r1, #343	; 0x157
 80014f4:	4810      	ldr	r0, [pc, #64]	; (8001538 <nunavutGetU32+0x8c>)
 80014f6:	f00c ff07 	bl	800e308 <__assert_func>
    uint8_t tmp[sizeof(uint32_t)] = {0};
 80014fa:	2300      	movs	r3, #0
 80014fc:	613b      	str	r3, [r7, #16]
    nunavutCopyBits(&tmp[0], 0U, bits, buf, off_bits);
 80014fe:	f107 0010 	add.w	r0, r7, #16
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	9300      	str	r3, [sp, #0]
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	697a      	ldr	r2, [r7, #20]
 800150a:	2100      	movs	r1, #0
 800150c:	f7ff fd24 	bl	8000f58 <nunavutCopyBits>
    return (uint32_t)(tmp[0] | ((uint32_t) tmp[1] << 8U) | ((uint32_t) tmp[2] << 16U) | ((uint32_t) tmp[3] << 24U));
 8001510:	7c3b      	ldrb	r3, [r7, #16]
 8001512:	461a      	mov	r2, r3
 8001514:	7c7b      	ldrb	r3, [r7, #17]
 8001516:	021b      	lsls	r3, r3, #8
 8001518:	431a      	orrs	r2, r3
 800151a:	7cbb      	ldrb	r3, [r7, #18]
 800151c:	041b      	lsls	r3, r3, #16
 800151e:	431a      	orrs	r2, r3
 8001520:	7cfb      	ldrb	r3, [r7, #19]
 8001522:	061b      	lsls	r3, r3, #24
 8001524:	4313      	orrs	r3, r2
}
 8001526:	4618      	mov	r0, r3
 8001528:	3718      	adds	r7, #24
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	08010ebc 	.word	0x08010ebc
 8001534:	08013310 	.word	0x08013310
 8001538:	08010cf4 	.word	0x08010cf4
 800153c:	08010f10 	.word	0x08010f10

08001540 <nunavutGetU64>:

static inline uint64_t nunavutGetU64(const uint8_t* const buf,
                                     const size_t buf_size_bytes,
                                     const size_t off_bits,
                                     const uint8_t len_bits)
{
 8001540:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001544:	b0a4      	sub	sp, #144	; 0x90
 8001546:	af02      	add	r7, sp, #8
 8001548:	6778      	str	r0, [r7, #116]	; 0x74
 800154a:	6739      	str	r1, [r7, #112]	; 0x70
 800154c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800154e:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    NUNAVUT_ASSERT(buf != NULL);
 8001552:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001554:	2b00      	cmp	r3, #0
 8001556:	d106      	bne.n	8001566 <nunavutGetU64+0x26>
 8001558:	4b6b      	ldr	r3, [pc, #428]	; (8001708 <nunavutGetU64+0x1c8>)
 800155a:	4a6c      	ldr	r2, [pc, #432]	; (800170c <nunavutGetU64+0x1cc>)
 800155c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8001560:	486b      	ldr	r0, [pc, #428]	; (8001710 <nunavutGetU64+0x1d0>)
 8001562:	f00c fed1 	bl	800e308 <__assert_func>
    const size_t bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, nunavutChooseMin(len_bits, 64U));
 8001566:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800156a:	2140      	movs	r1, #64	; 0x40
 800156c:	4618      	mov	r0, r3
 800156e:	f7ff fcc9 	bl	8000f04 <nunavutChooseMin>
 8001572:	4603      	mov	r3, r0
 8001574:	461a      	mov	r2, r3
 8001576:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001578:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800157a:	f7ff fcd3 	bl	8000f24 <nunavutSaturateBufferFragmentBitLength>
 800157e:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
    NUNAVUT_ASSERT(bits <= (sizeof(uint64_t) * 8U));
 8001582:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001586:	2b40      	cmp	r3, #64	; 0x40
 8001588:	d906      	bls.n	8001598 <nunavutGetU64+0x58>
 800158a:	4b62      	ldr	r3, [pc, #392]	; (8001714 <nunavutGetU64+0x1d4>)
 800158c:	4a5f      	ldr	r2, [pc, #380]	; (800170c <nunavutGetU64+0x1cc>)
 800158e:	f44f 71b2 	mov.w	r1, #356	; 0x164
 8001592:	485f      	ldr	r0, [pc, #380]	; (8001710 <nunavutGetU64+0x1d0>)
 8001594:	f00c feb8 	bl	800e308 <__assert_func>
    uint8_t tmp[sizeof(uint64_t)] = {0};
 8001598:	2300      	movs	r3, #0
 800159a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800159c:	2300      	movs	r3, #0
 800159e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    nunavutCopyBits(&tmp[0], 0U, bits, buf, off_bits);
 80015a2:	f107 007c 	add.w	r0, r7, #124	; 0x7c
 80015a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80015a8:	9300      	str	r3, [sp, #0]
 80015aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80015ac:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80015b0:	2100      	movs	r1, #0
 80015b2:	f7ff fcd1 	bl	8000f58 <nunavutCopyBits>
    return (uint64_t)(tmp[0] |
 80015b6:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	2200      	movs	r2, #0
 80015be:	663b      	str	r3, [r7, #96]	; 0x60
 80015c0:	667a      	str	r2, [r7, #100]	; 0x64
                      ((uint64_t) tmp[1] << 8U) |
 80015c2:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	2200      	movs	r2, #0
 80015ca:	461c      	mov	r4, r3
 80015cc:	4615      	mov	r5, r2
 80015ce:	f04f 0200 	mov.w	r2, #0
 80015d2:	f04f 0300 	mov.w	r3, #0
 80015d6:	022b      	lsls	r3, r5, #8
 80015d8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80015dc:	0222      	lsls	r2, r4, #8
    return (uint64_t)(tmp[0] |
 80015de:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80015e2:	4621      	mov	r1, r4
 80015e4:	ea41 0a02 	orr.w	sl, r1, r2
 80015e8:	4629      	mov	r1, r5
 80015ea:	ea41 0b03 	orr.w	fp, r1, r3
                      ((uint64_t) tmp[2] << 16U) |
 80015ee:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	2200      	movs	r2, #0
 80015f6:	65bb      	str	r3, [r7, #88]	; 0x58
 80015f8:	65fa      	str	r2, [r7, #92]	; 0x5c
 80015fa:	f04f 0200 	mov.w	r2, #0
 80015fe:	f04f 0300 	mov.w	r3, #0
 8001602:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001606:	4629      	mov	r1, r5
 8001608:	040b      	lsls	r3, r1, #16
 800160a:	4621      	mov	r1, r4
 800160c:	ea43 4311 	orr.w	r3, r3, r1, lsr #16
 8001610:	4621      	mov	r1, r4
 8001612:	040a      	lsls	r2, r1, #16
                      ((uint64_t) tmp[1] << 8U) |
 8001614:	ea4a 0102 	orr.w	r1, sl, r2
 8001618:	6539      	str	r1, [r7, #80]	; 0x50
 800161a:	ea4b 0303 	orr.w	r3, fp, r3
 800161e:	657b      	str	r3, [r7, #84]	; 0x54
                      ((uint64_t) tmp[3] << 24U) |
 8001620:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001624:	b2db      	uxtb	r3, r3
 8001626:	2200      	movs	r2, #0
 8001628:	64bb      	str	r3, [r7, #72]	; 0x48
 800162a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800162c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8001630:	460b      	mov	r3, r1
 8001632:	ea4f 2913 	mov.w	r9, r3, lsr #8
 8001636:	460b      	mov	r3, r1
 8001638:	ea4f 6803 	mov.w	r8, r3, lsl #24
                      ((uint64_t) tmp[2] << 16U) |
 800163c:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8001640:	460b      	mov	r3, r1
 8001642:	ea43 0308 	orr.w	r3, r3, r8
 8001646:	643b      	str	r3, [r7, #64]	; 0x40
 8001648:	4613      	mov	r3, r2
 800164a:	ea43 0309 	orr.w	r3, r3, r9
 800164e:	647b      	str	r3, [r7, #68]	; 0x44
                      ((uint64_t) tmp[4] << 32U) |
 8001650:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8001654:	b2db      	uxtb	r3, r3
 8001656:	2200      	movs	r2, #0
 8001658:	63bb      	str	r3, [r7, #56]	; 0x38
 800165a:	63fa      	str	r2, [r7, #60]	; 0x3c
 800165c:	f04f 0200 	mov.w	r2, #0
 8001660:	f04f 0300 	mov.w	r3, #0
 8001664:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001666:	000b      	movs	r3, r1
 8001668:	2200      	movs	r2, #0
                      ((uint64_t) tmp[3] << 24U) |
 800166a:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 800166e:	4621      	mov	r1, r4
 8001670:	4311      	orrs	r1, r2
 8001672:	6339      	str	r1, [r7, #48]	; 0x30
 8001674:	4629      	mov	r1, r5
 8001676:	4319      	orrs	r1, r3
 8001678:	6379      	str	r1, [r7, #52]	; 0x34
                      ((uint64_t) tmp[5] << 40U) |
 800167a:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800167e:	b2db      	uxtb	r3, r3
 8001680:	2200      	movs	r2, #0
 8001682:	62bb      	str	r3, [r7, #40]	; 0x28
 8001684:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001686:	f04f 0200 	mov.w	r2, #0
 800168a:	f04f 0300 	mov.w	r3, #0
 800168e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001690:	020b      	lsls	r3, r1, #8
 8001692:	2200      	movs	r2, #0
                      ((uint64_t) tmp[4] << 32U) |
 8001694:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001698:	4621      	mov	r1, r4
 800169a:	4311      	orrs	r1, r2
 800169c:	6239      	str	r1, [r7, #32]
 800169e:	4629      	mov	r1, r5
 80016a0:	4319      	orrs	r1, r3
 80016a2:	6279      	str	r1, [r7, #36]	; 0x24
                      ((uint64_t) tmp[6] << 48U) |
 80016a4:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	2200      	movs	r2, #0
 80016ac:	61bb      	str	r3, [r7, #24]
 80016ae:	61fa      	str	r2, [r7, #28]
 80016b0:	f04f 0200 	mov.w	r2, #0
 80016b4:	f04f 0300 	mov.w	r3, #0
 80016b8:	69b9      	ldr	r1, [r7, #24]
 80016ba:	040b      	lsls	r3, r1, #16
 80016bc:	2200      	movs	r2, #0
                      ((uint64_t) tmp[5] << 40U) |
 80016be:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80016c2:	4621      	mov	r1, r4
 80016c4:	4311      	orrs	r1, r2
 80016c6:	6139      	str	r1, [r7, #16]
 80016c8:	4629      	mov	r1, r5
 80016ca:	4319      	orrs	r1, r3
 80016cc:	6179      	str	r1, [r7, #20]
                      ((uint64_t) tmp[7] << 56U));
 80016ce:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	2200      	movs	r2, #0
 80016d6:	60bb      	str	r3, [r7, #8]
 80016d8:	60fa      	str	r2, [r7, #12]
 80016da:	f04f 0200 	mov.w	r2, #0
 80016de:	f04f 0300 	mov.w	r3, #0
 80016e2:	68b9      	ldr	r1, [r7, #8]
 80016e4:	060b      	lsls	r3, r1, #24
 80016e6:	2200      	movs	r2, #0
    return (uint64_t)(tmp[0] |
 80016e8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80016ec:	4621      	mov	r1, r4
 80016ee:	4311      	orrs	r1, r2
 80016f0:	6039      	str	r1, [r7, #0]
 80016f2:	4629      	mov	r1, r5
 80016f4:	4319      	orrs	r1, r3
 80016f6:	6079      	str	r1, [r7, #4]
 80016f8:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 80016fc:	4610      	mov	r0, r2
 80016fe:	4619      	mov	r1, r3
 8001700:	3788      	adds	r7, #136	; 0x88
 8001702:	46bd      	mov	sp, r7
 8001704:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001708:	08010ebc 	.word	0x08010ebc
 800170c:	080132cc 	.word	0x080132cc
 8001710:	08010cf4 	.word	0x08010cf4
 8001714:	08010f30 	.word	0x08010f30

08001718 <nunavutGetI8>:

static inline int8_t nunavutGetI8(const uint8_t* const buf,
                                  const size_t buf_size_bytes,
                                  const size_t off_bits,
                                  const uint8_t len_bits)
{
 8001718:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800171c:	b086      	sub	sp, #24
 800171e:	af00      	add	r7, sp, #0
 8001720:	60f8      	str	r0, [r7, #12]
 8001722:	60b9      	str	r1, [r7, #8]
 8001724:	607a      	str	r2, [r7, #4]
 8001726:	70fb      	strb	r3, [r7, #3]
    const uint8_t sat = (uint8_t) nunavutChooseMin(len_bits, 8U);
 8001728:	78fb      	ldrb	r3, [r7, #3]
 800172a:	2108      	movs	r1, #8
 800172c:	4618      	mov	r0, r3
 800172e:	f7ff fbe9 	bl	8000f04 <nunavutChooseMin>
 8001732:	4603      	mov	r3, r0
 8001734:	75fb      	strb	r3, [r7, #23]
    uint8_t       val = nunavutGetU8(buf, buf_size_bytes, off_bits, sat);
 8001736:	7dfb      	ldrb	r3, [r7, #23]
 8001738:	687a      	ldr	r2, [r7, #4]
 800173a:	68b9      	ldr	r1, [r7, #8]
 800173c:	68f8      	ldr	r0, [r7, #12]
 800173e:	f7ff fe2f 	bl	80013a0 <nunavutGetU8>
 8001742:	4603      	mov	r3, r0
 8001744:	75bb      	strb	r3, [r7, #22]
    const bool    neg = (sat > 0U) && ((val & (1ULL << (sat - 1U))) != 0U);
 8001746:	7dfb      	ldrb	r3, [r7, #23]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d01c      	beq.n	8001786 <nunavutGetI8+0x6e>
 800174c:	7dbb      	ldrb	r3, [r7, #22]
 800174e:	2200      	movs	r2, #0
 8001750:	4698      	mov	r8, r3
 8001752:	4691      	mov	r9, r2
 8001754:	7dfb      	ldrb	r3, [r7, #23]
 8001756:	3b01      	subs	r3, #1
 8001758:	f1c3 0120 	rsb	r1, r3, #32
 800175c:	f1a3 0220 	sub.w	r2, r3, #32
 8001760:	fa28 f403 	lsr.w	r4, r8, r3
 8001764:	fa09 f101 	lsl.w	r1, r9, r1
 8001768:	430c      	orrs	r4, r1
 800176a:	fa29 f202 	lsr.w	r2, r9, r2
 800176e:	4314      	orrs	r4, r2
 8001770:	fa29 f503 	lsr.w	r5, r9, r3
 8001774:	f004 0a01 	and.w	sl, r4, #1
 8001778:	f04f 0b00 	mov.w	fp, #0
 800177c:	ea5a 030b 	orrs.w	r3, sl, fp
 8001780:	d001      	beq.n	8001786 <nunavutGetI8+0x6e>
 8001782:	2301      	movs	r3, #1
 8001784:	e000      	b.n	8001788 <nunavutGetI8+0x70>
 8001786:	2300      	movs	r3, #0
 8001788:	757b      	strb	r3, [r7, #21]
 800178a:	7d7b      	ldrb	r3, [r7, #21]
 800178c:	f003 0301 	and.w	r3, r3, #1
 8001790:	757b      	strb	r3, [r7, #21]
    val = ((sat < 8U) && neg) ? (uint8_t)(val | ~((1U << sat) - 1U)) : val;  // Sign extension
 8001792:	7dfb      	ldrb	r3, [r7, #23]
 8001794:	2b07      	cmp	r3, #7
 8001796:	d80d      	bhi.n	80017b4 <nunavutGetI8+0x9c>
 8001798:	7d7b      	ldrb	r3, [r7, #21]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d00a      	beq.n	80017b4 <nunavutGetI8+0x9c>
 800179e:	7dfb      	ldrb	r3, [r7, #23]
 80017a0:	2201      	movs	r2, #1
 80017a2:	fa02 f303 	lsl.w	r3, r2, r3
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	425b      	negs	r3, r3
 80017aa:	b2da      	uxtb	r2, r3
 80017ac:	7dbb      	ldrb	r3, [r7, #22]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	e000      	b.n	80017b6 <nunavutGetI8+0x9e>
 80017b4:	7dbb      	ldrb	r3, [r7, #22]
 80017b6:	75bb      	strb	r3, [r7, #22]
    return neg ? (int8_t)((-(int8_t)(uint8_t) ~val) - 1) : (int8_t) val;
 80017b8:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3718      	adds	r7, #24
 80017c0:	46bd      	mov	sp, r7
 80017c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080017c6 <nunavutGetI16>:

static inline int16_t nunavutGetI16(const uint8_t* const buf,
                                    const size_t buf_size_bytes,
                                    const size_t off_bits,
                                    const uint8_t len_bits)
{
 80017c6:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
 80017d4:	70fb      	strb	r3, [r7, #3]
    const uint8_t sat = (uint8_t) nunavutChooseMin(len_bits, 16U);
 80017d6:	78fb      	ldrb	r3, [r7, #3]
 80017d8:	2110      	movs	r1, #16
 80017da:	4618      	mov	r0, r3
 80017dc:	f7ff fb92 	bl	8000f04 <nunavutChooseMin>
 80017e0:	4603      	mov	r3, r0
 80017e2:	75fb      	strb	r3, [r7, #23]
    uint16_t      val = nunavutGetU16(buf, buf_size_bytes, off_bits, sat);
 80017e4:	7dfb      	ldrb	r3, [r7, #23]
 80017e6:	687a      	ldr	r2, [r7, #4]
 80017e8:	68b9      	ldr	r1, [r7, #8]
 80017ea:	68f8      	ldr	r0, [r7, #12]
 80017ec:	f7ff fe18 	bl	8001420 <nunavutGetU16>
 80017f0:	4603      	mov	r3, r0
 80017f2:	82bb      	strh	r3, [r7, #20]
    const bool    neg = (sat > 0U) && ((val & (1ULL << (sat - 1U))) != 0U);
 80017f4:	7dfb      	ldrb	r3, [r7, #23]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d01c      	beq.n	8001834 <nunavutGetI16+0x6e>
 80017fa:	8abb      	ldrh	r3, [r7, #20]
 80017fc:	2200      	movs	r2, #0
 80017fe:	4698      	mov	r8, r3
 8001800:	4691      	mov	r9, r2
 8001802:	7dfb      	ldrb	r3, [r7, #23]
 8001804:	3b01      	subs	r3, #1
 8001806:	f1c3 0120 	rsb	r1, r3, #32
 800180a:	f1a3 0220 	sub.w	r2, r3, #32
 800180e:	fa28 f403 	lsr.w	r4, r8, r3
 8001812:	fa09 f101 	lsl.w	r1, r9, r1
 8001816:	430c      	orrs	r4, r1
 8001818:	fa29 f202 	lsr.w	r2, r9, r2
 800181c:	4314      	orrs	r4, r2
 800181e:	fa29 f503 	lsr.w	r5, r9, r3
 8001822:	f004 0a01 	and.w	sl, r4, #1
 8001826:	f04f 0b00 	mov.w	fp, #0
 800182a:	ea5a 030b 	orrs.w	r3, sl, fp
 800182e:	d001      	beq.n	8001834 <nunavutGetI16+0x6e>
 8001830:	2301      	movs	r3, #1
 8001832:	e000      	b.n	8001836 <nunavutGetI16+0x70>
 8001834:	2300      	movs	r3, #0
 8001836:	74fb      	strb	r3, [r7, #19]
 8001838:	7cfb      	ldrb	r3, [r7, #19]
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	74fb      	strb	r3, [r7, #19]
    val = ((sat < 16U) && neg) ? (uint16_t)(val | ~((1U << sat) - 1U)) : val;  // Sign extension
 8001840:	7dfb      	ldrb	r3, [r7, #23]
 8001842:	2b0f      	cmp	r3, #15
 8001844:	d80d      	bhi.n	8001862 <nunavutGetI16+0x9c>
 8001846:	7cfb      	ldrb	r3, [r7, #19]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d00a      	beq.n	8001862 <nunavutGetI16+0x9c>
 800184c:	7dfb      	ldrb	r3, [r7, #23]
 800184e:	2201      	movs	r2, #1
 8001850:	fa02 f303 	lsl.w	r3, r2, r3
 8001854:	b29b      	uxth	r3, r3
 8001856:	425b      	negs	r3, r3
 8001858:	b29a      	uxth	r2, r3
 800185a:	8abb      	ldrh	r3, [r7, #20]
 800185c:	4313      	orrs	r3, r2
 800185e:	b29b      	uxth	r3, r3
 8001860:	e000      	b.n	8001864 <nunavutGetI16+0x9e>
 8001862:	8abb      	ldrh	r3, [r7, #20]
 8001864:	82bb      	strh	r3, [r7, #20]
    return neg ? (int16_t)((-(int16_t)(uint16_t) ~val) - 1) : (int16_t) val;
 8001866:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 800186a:	4618      	mov	r0, r3
 800186c:	3718      	adds	r7, #24
 800186e:	46bd      	mov	sp, r7
 8001870:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001874 <nunavutGetI32>:

static inline int32_t nunavutGetI32(const uint8_t* const buf,
                                    const size_t buf_size_bytes,
                                    const size_t off_bits,
                                    const uint8_t len_bits)
{
 8001874:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001878:	b088      	sub	sp, #32
 800187a:	af00      	add	r7, sp, #0
 800187c:	60f8      	str	r0, [r7, #12]
 800187e:	60b9      	str	r1, [r7, #8]
 8001880:	607a      	str	r2, [r7, #4]
 8001882:	70fb      	strb	r3, [r7, #3]
    const uint8_t sat = (uint8_t) nunavutChooseMin(len_bits, 32U);
 8001884:	78fb      	ldrb	r3, [r7, #3]
 8001886:	2120      	movs	r1, #32
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff fb3b 	bl	8000f04 <nunavutChooseMin>
 800188e:	4603      	mov	r3, r0
 8001890:	77fb      	strb	r3, [r7, #31]
    uint32_t      val = nunavutGetU32(buf, buf_size_bytes, off_bits, sat);
 8001892:	7ffb      	ldrb	r3, [r7, #31]
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	68b9      	ldr	r1, [r7, #8]
 8001898:	68f8      	ldr	r0, [r7, #12]
 800189a:	f7ff fe07 	bl	80014ac <nunavutGetU32>
 800189e:	61b8      	str	r0, [r7, #24]
    const bool    neg = (sat > 0U) && ((val & (1ULL << (sat - 1U))) != 0U);
 80018a0:	7ffb      	ldrb	r3, [r7, #31]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d01c      	beq.n	80018e0 <nunavutGetI32+0x6c>
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	2200      	movs	r2, #0
 80018aa:	4698      	mov	r8, r3
 80018ac:	4691      	mov	r9, r2
 80018ae:	7ffb      	ldrb	r3, [r7, #31]
 80018b0:	3b01      	subs	r3, #1
 80018b2:	f1c3 0120 	rsb	r1, r3, #32
 80018b6:	f1a3 0220 	sub.w	r2, r3, #32
 80018ba:	fa28 f403 	lsr.w	r4, r8, r3
 80018be:	fa09 f101 	lsl.w	r1, r9, r1
 80018c2:	430c      	orrs	r4, r1
 80018c4:	fa29 f202 	lsr.w	r2, r9, r2
 80018c8:	4314      	orrs	r4, r2
 80018ca:	fa29 f503 	lsr.w	r5, r9, r3
 80018ce:	f004 0a01 	and.w	sl, r4, #1
 80018d2:	f04f 0b00 	mov.w	fp, #0
 80018d6:	ea5a 030b 	orrs.w	r3, sl, fp
 80018da:	d001      	beq.n	80018e0 <nunavutGetI32+0x6c>
 80018dc:	2301      	movs	r3, #1
 80018de:	e000      	b.n	80018e2 <nunavutGetI32+0x6e>
 80018e0:	2300      	movs	r3, #0
 80018e2:	75fb      	strb	r3, [r7, #23]
 80018e4:	7dfb      	ldrb	r3, [r7, #23]
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	75fb      	strb	r3, [r7, #23]
    val = ((sat < 32U) && neg) ? (uint32_t)(val | ~((1UL << sat) - 1U)) : val;  // Sign extension
 80018ec:	7ffb      	ldrb	r3, [r7, #31]
 80018ee:	2b1f      	cmp	r3, #31
 80018f0:	d80a      	bhi.n	8001908 <nunavutGetI32+0x94>
 80018f2:	7dfb      	ldrb	r3, [r7, #23]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d007      	beq.n	8001908 <nunavutGetI32+0x94>
 80018f8:	7ffb      	ldrb	r3, [r7, #31]
 80018fa:	2201      	movs	r2, #1
 80018fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001900:	425a      	negs	r2, r3
 8001902:	69bb      	ldr	r3, [r7, #24]
 8001904:	4313      	orrs	r3, r2
 8001906:	e000      	b.n	800190a <nunavutGetI32+0x96>
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	61bb      	str	r3, [r7, #24]
    return neg ? (int32_t)((-(int32_t) ~val) - 1) : (int32_t) val;
 800190c:	69bb      	ldr	r3, [r7, #24]
}
 800190e:	4618      	mov	r0, r3
 8001910:	3720      	adds	r7, #32
 8001912:	46bd      	mov	sp, r7
 8001914:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001918 <nunavutGetI64>:

static inline int64_t nunavutGetI64(const uint8_t* const buf,
                                    const size_t buf_size_bytes,
                                    const size_t off_bits,
                                    const uint8_t len_bits)
{
 8001918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800191c:	b08f      	sub	sp, #60	; 0x3c
 800191e:	af00      	add	r7, sp, #0
 8001920:	61f8      	str	r0, [r7, #28]
 8001922:	61b9      	str	r1, [r7, #24]
 8001924:	617a      	str	r2, [r7, #20]
 8001926:	74fb      	strb	r3, [r7, #19]
    const uint8_t sat = (uint8_t) nunavutChooseMin(len_bits, 64U);
 8001928:	7cfb      	ldrb	r3, [r7, #19]
 800192a:	2140      	movs	r1, #64	; 0x40
 800192c:	4618      	mov	r0, r3
 800192e:	f7ff fae9 	bl	8000f04 <nunavutChooseMin>
 8001932:	4603      	mov	r3, r0
 8001934:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint64_t      val = nunavutGetU64(buf, buf_size_bytes, off_bits, sat);
 8001938:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800193c:	697a      	ldr	r2, [r7, #20]
 800193e:	69b9      	ldr	r1, [r7, #24]
 8001940:	69f8      	ldr	r0, [r7, #28]
 8001942:	f7ff fdfd 	bl	8001540 <nunavutGetU64>
 8001946:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
    const bool    neg = (sat > 0U) && ((val & (1ULL << (sat - 1U))) != 0U);
 800194a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800194e:	2b00      	cmp	r3, #0
 8001950:	d01e      	beq.n	8001990 <nunavutGetI64+0x78>
 8001952:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001956:	1e58      	subs	r0, r3, #1
 8001958:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800195c:	f1c0 0620 	rsb	r6, r0, #32
 8001960:	f1a0 0120 	sub.w	r1, r0, #32
 8001964:	fa22 f400 	lsr.w	r4, r2, r0
 8001968:	fa03 f606 	lsl.w	r6, r3, r6
 800196c:	4334      	orrs	r4, r6
 800196e:	fa23 f101 	lsr.w	r1, r3, r1
 8001972:	430c      	orrs	r4, r1
 8001974:	fa23 f500 	lsr.w	r5, r3, r0
 8001978:	f004 0301 	and.w	r3, r4, #1
 800197c:	60bb      	str	r3, [r7, #8]
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001986:	460b      	mov	r3, r1
 8001988:	4313      	orrs	r3, r2
 800198a:	d001      	beq.n	8001990 <nunavutGetI64+0x78>
 800198c:	2301      	movs	r3, #1
 800198e:	e000      	b.n	8001992 <nunavutGetI64+0x7a>
 8001990:	2300      	movs	r3, #0
 8001992:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001996:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800199a:	f003 0301 	and.w	r3, r3, #1
 800199e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    val = ((sat < 64U) && neg) ? (uint64_t)(val | ~((1ULL << sat) - 1U)) : val;  // Sign extension
 80019a2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80019a6:	2b3f      	cmp	r3, #63	; 0x3f
 80019a8:	d82b      	bhi.n	8001a02 <nunavutGetI64+0xea>
 80019aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d027      	beq.n	8001a02 <nunavutGetI64+0xea>
 80019b2:	f897 1037 	ldrb.w	r1, [r7, #55]	; 0x37
 80019b6:	f04f 0201 	mov.w	r2, #1
 80019ba:	f04f 0300 	mov.w	r3, #0
 80019be:	f1a1 0420 	sub.w	r4, r1, #32
 80019c2:	f1c1 0020 	rsb	r0, r1, #32
 80019c6:	fa03 f901 	lsl.w	r9, r3, r1
 80019ca:	fa02 f404 	lsl.w	r4, r2, r4
 80019ce:	ea49 0904 	orr.w	r9, r9, r4
 80019d2:	fa22 f000 	lsr.w	r0, r2, r0
 80019d6:	ea49 0900 	orr.w	r9, r9, r0
 80019da:	fa02 f801 	lsl.w	r8, r2, r1
 80019de:	2300      	movs	r3, #0
 80019e0:	f1d8 0200 	rsbs	r2, r8, #0
 80019e4:	603a      	str	r2, [r7, #0]
 80019e6:	eb63 0309 	sbc.w	r3, r3, r9
 80019ea:	607b      	str	r3, [r7, #4]
 80019ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80019f0:	e9d7 4500 	ldrd	r4, r5, [r7]
 80019f4:	4621      	mov	r1, r4
 80019f6:	ea41 0a02 	orr.w	sl, r1, r2
 80019fa:	4629      	mov	r1, r5
 80019fc:	ea41 0b03 	orr.w	fp, r1, r3
 8001a00:	e001      	b.n	8001a06 <nunavutGetI64+0xee>
 8001a02:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 8001a06:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	; 0x28
    return neg ? (int64_t)((-(int64_t) ~val) - 1) : (int64_t) val;
 8001a0a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
}
 8001a0e:	4610      	mov	r0, r2
 8001a10:	4619      	mov	r1, r3
 8001a12:	373c      	adds	r7, #60	; 0x3c
 8001a14:	46bd      	mov	sp, r7
 8001a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08001a1c <nunavutFloat16Pack>:
              "The target platform does not support IEEE754 floating point operations.");
static_assert(32U == (sizeof(float) * 8U), "Unsupported floating point model");

/// Converts a single-precision float into the binary representation of the value as a half-precision IEEE754 value.
static inline uint16_t nunavutFloat16Pack(const float value)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b08b      	sub	sp, #44	; 0x2c
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	ed87 0a01 	vstr	s0, [r7, #4]
        uint32_t bits;
        float real;
    } Float32Bits;

    // The no-lint statements suppress the warning about the use of union. This is required for low-level bit access.
    const uint32_t round_mask = ~(uint32_t) 0x0FFFU;
 8001a26:	4b2a      	ldr	r3, [pc, #168]	; (8001ad0 <nunavutFloat16Pack+0xb4>)
 8001a28:	623b      	str	r3, [r7, #32]
    Float32Bits    f32inf;  // NOSONAR
    Float32Bits    f16inf;  // NOSONAR
    Float32Bits    magic;   // NOSONAR
    Float32Bits    in;      // NOSONAR
    f32inf.bits = ((uint32_t) 255U) << 23U;
 8001a2a:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 8001a2e:	61bb      	str	r3, [r7, #24]
    f16inf.bits = ((uint32_t) 31U) << 23U;
 8001a30:	f04f 6378 	mov.w	r3, #260046848	; 0xf800000
 8001a34:	617b      	str	r3, [r7, #20]
    magic.bits = ((uint32_t) 15U) << 23U;
 8001a36:	f04f 63f0 	mov.w	r3, #125829120	; 0x7800000
 8001a3a:	613b      	str	r3, [r7, #16]
    in.real = value;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	60fb      	str	r3, [r7, #12]
    const uint32_t sign = in.bits & (((uint32_t) 1U) << 31U);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001a46:	61fb      	str	r3, [r7, #28]
    in.bits ^= sign;
 8001a48:	68fa      	ldr	r2, [r7, #12]
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	4053      	eors	r3, r2
 8001a4e:	60fb      	str	r3, [r7, #12]
    uint16_t out = 0;
 8001a50:	2300      	movs	r3, #0
 8001a52:	84fb      	strh	r3, [r7, #38]	; 0x26
    if (in.bits >= f32inf.bits)
 8001a54:	68fa      	ldr	r2, [r7, #12]
 8001a56:	69bb      	ldr	r3, [r7, #24]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d313      	bcc.n	8001a84 <nunavutFloat16Pack+0x68>
    {
        if ((in.bits & 0x7FFFFFUL) != 0)
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d003      	beq.n	8001a6e <nunavutFloat16Pack+0x52>
        {
            out = 0x7E00U;
 8001a66:	f44f 43fc 	mov.w	r3, #32256	; 0x7e00
 8001a6a:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001a6c:	e023      	b.n	8001ab6 <nunavutFloat16Pack+0x9a>
        }
        else
        {
            out = (in.bits > f32inf.bits) ? (uint16_t) 0x7FFFU : (uint16_t) 0x7C00U;
 8001a6e:	68fa      	ldr	r2, [r7, #12]
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d902      	bls.n	8001a7c <nunavutFloat16Pack+0x60>
 8001a76:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001a7a:	e001      	b.n	8001a80 <nunavutFloat16Pack+0x64>
 8001a7c:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8001a80:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001a82:	e018      	b.n	8001ab6 <nunavutFloat16Pack+0x9a>
        }
    }
    else
    {
        in.bits &= round_mask;
 8001a84:	68fa      	ldr	r2, [r7, #12]
 8001a86:	6a3b      	ldr	r3, [r7, #32]
 8001a88:	4013      	ands	r3, r2
 8001a8a:	60fb      	str	r3, [r7, #12]
        in.real *= magic.real;
 8001a8c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a90:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a98:	edc7 7a03 	vstr	s15, [r7, #12]
        in.bits -= round_mask;
 8001a9c:	68fa      	ldr	r2, [r7, #12]
 8001a9e:	6a3b      	ldr	r3, [r7, #32]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	60fb      	str	r3, [r7, #12]
        if (in.bits > f16inf.bits)
 8001aa4:	68fa      	ldr	r2, [r7, #12]
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d901      	bls.n	8001ab0 <nunavutFloat16Pack+0x94>
        {
            in.bits = f16inf.bits;
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	60fb      	str	r3, [r7, #12]
        }
        out = (uint16_t)(in.bits >> 13U);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	0b5b      	lsrs	r3, r3, #13
 8001ab4:	84fb      	strh	r3, [r7, #38]	; 0x26
    }
    out |= (uint16_t)(sign >> 16U);
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	0c1b      	lsrs	r3, r3, #16
 8001aba:	b29a      	uxth	r2, r3
 8001abc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	84fb      	strh	r3, [r7, #38]	; 0x26
    return out;
 8001ac2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	372c      	adds	r7, #44	; 0x2c
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr
 8001ad0:	fffff000 	.word	0xfffff000

08001ad4 <nunavutFloat16Unpack>:

static inline float nunavutFloat16Unpack(const uint16_t value)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b087      	sub	sp, #28
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	80fb      	strh	r3, [r7, #6]

    // The no-lint statements suppress the warning about the use of union. This is required for low-level bit access.
    Float32Bits magic;    // NOSONAR
    Float32Bits inf_nan;  // NOSONAR
    Float32Bits out;      // NOSONAR
    magic.bits = ((uint32_t) 0xEFU) << 23U;
 8001ade:	f04f 43ef 	mov.w	r3, #2004877312	; 0x77800000
 8001ae2:	617b      	str	r3, [r7, #20]
    inf_nan.bits = ((uint32_t) 0x8FU) << 23U;
 8001ae4:	f04f 438f 	mov.w	r3, #1199570944	; 0x47800000
 8001ae8:	613b      	str	r3, [r7, #16]
    out.bits = ((uint32_t)(value & 0x7FFFU)) << 13U;
 8001aea:	88fb      	ldrh	r3, [r7, #6]
 8001aec:	035a      	lsls	r2, r3, #13
 8001aee:	4b14      	ldr	r3, [pc, #80]	; (8001b40 <nunavutFloat16Unpack+0x6c>)
 8001af0:	4013      	ands	r3, r2
 8001af2:	60fb      	str	r3, [r7, #12]
    out.real *= magic.real;
 8001af4:	ed97 7a03 	vldr	s14, [r7, #12]
 8001af8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001afc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b00:	edc7 7a03 	vstr	s15, [r7, #12]
    if (out.real >= inf_nan.real)
 8001b04:	ed97 7a03 	vldr	s14, [r7, #12]
 8001b08:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b14:	db03      	blt.n	8001b1e <nunavutFloat16Unpack+0x4a>
    {
        out.bits |= ((uint32_t) 0xFFU) << 23U;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
 8001b1c:	60fb      	str	r3, [r7, #12]
    }
    out.bits |= ((uint32_t)(value & 0x8000U)) << 16U;
 8001b1e:	68fa      	ldr	r2, [r7, #12]
 8001b20:	88fb      	ldrh	r3, [r7, #6]
 8001b22:	041b      	lsls	r3, r3, #16
 8001b24:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	60fb      	str	r3, [r7, #12]
    return out.real;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	ee07 3a90 	vmov	s15, r3
}
 8001b32:	eeb0 0a67 	vmov.f32	s0, s15
 8001b36:	371c      	adds	r7, #28
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	0fffe000 	.word	0x0fffe000

08001b44 <nunavutSetF16>:
static inline int8_t nunavutSetF16(
    uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits,
    const float value)
{
 8001b44:	b5b0      	push	{r4, r5, r7, lr}
 8001b46:	b088      	sub	sp, #32
 8001b48:	af04      	add	r7, sp, #16
 8001b4a:	60f8      	str	r0, [r7, #12]
 8001b4c:	60b9      	str	r1, [r7, #8]
 8001b4e:	607a      	str	r2, [r7, #4]
 8001b50:	ed87 0a00 	vstr	s0, [r7]
    return nunavutSetUxx(buf, buf_size_bytes, off_bits, nunavutFloat16Pack(value), 16U);
 8001b54:	ed97 0a00 	vldr	s0, [r7]
 8001b58:	f7ff ff60 	bl	8001a1c <nunavutFloat16Pack>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	2200      	movs	r2, #0
 8001b62:	461c      	mov	r4, r3
 8001b64:	4615      	mov	r5, r2
 8001b66:	2310      	movs	r3, #16
 8001b68:	9302      	str	r3, [sp, #8]
 8001b6a:	e9cd 4500 	strd	r4, r5, [sp]
 8001b6e:	687a      	ldr	r2, [r7, #4]
 8001b70:	68b9      	ldr	r1, [r7, #8]
 8001b72:	68f8      	ldr	r0, [r7, #12]
 8001b74:	f7ff fb78 	bl	8001268 <nunavutSetUxx>
 8001b78:	4603      	mov	r3, r0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bdb0      	pop	{r4, r5, r7, pc}

08001b82 <nunavutGetF16>:

static inline float nunavutGetF16(
    const uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits)
{
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b084      	sub	sp, #16
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	60f8      	str	r0, [r7, #12]
 8001b8a:	60b9      	str	r1, [r7, #8]
 8001b8c:	607a      	str	r2, [r7, #4]
    return nunavutFloat16Unpack(nunavutGetU16(buf, buf_size_bytes, off_bits, 16U));
 8001b8e:	2310      	movs	r3, #16
 8001b90:	687a      	ldr	r2, [r7, #4]
 8001b92:	68b9      	ldr	r1, [r7, #8]
 8001b94:	68f8      	ldr	r0, [r7, #12]
 8001b96:	f7ff fc43 	bl	8001420 <nunavutGetU16>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff ff99 	bl	8001ad4 <nunavutFloat16Unpack>
 8001ba2:	eef0 7a40 	vmov.f32	s15, s0
}
 8001ba6:	eeb0 0a67 	vmov.f32	s0, s15
 8001baa:	3710      	adds	r7, #16
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <nunavutSetF32>:
static inline int8_t nunavutSetF32(
    uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits,
    const float value)
{
 8001bb0:	b5b0      	push	{r4, r5, r7, lr}
 8001bb2:	b08a      	sub	sp, #40	; 0x28
 8001bb4:	af04      	add	r7, sp, #16
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
 8001bbc:	ed87 0a00 	vstr	s0, [r7]
    // clear. In the future we may add a more generic conversion that is platform-invariant.
    union  // NOSONAR
    {
        float fl;
        uint32_t in;
    } const tmp = {value};  // NOSONAR
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	617b      	str	r3, [r7, #20]
    return nunavutSetUxx(buf, buf_size_bytes, off_bits, tmp.in, sizeof(tmp) * 8U);
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	461c      	mov	r4, r3
 8001bca:	4615      	mov	r5, r2
 8001bcc:	2320      	movs	r3, #32
 8001bce:	9302      	str	r3, [sp, #8]
 8001bd0:	e9cd 4500 	strd	r4, r5, [sp]
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	68b9      	ldr	r1, [r7, #8]
 8001bd8:	68f8      	ldr	r0, [r7, #12]
 8001bda:	f7ff fb45 	bl	8001268 <nunavutSetUxx>
 8001bde:	4603      	mov	r3, r0
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3718      	adds	r7, #24
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bdb0      	pop	{r4, r5, r7, pc}

08001be8 <nunavutGetF32>:

static inline float nunavutGetF32(
    const uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b086      	sub	sp, #24
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	60f8      	str	r0, [r7, #12]
 8001bf0:	60b9      	str	r1, [r7, #8]
 8001bf2:	607a      	str	r2, [r7, #4]
    // clear. In the future we may add a more generic conversion that is platform-invariant.
    union  // NOSONAR
    {
        uint32_t in;
        float fl;
    } const tmp = {nunavutGetU32(buf, buf_size_bytes, off_bits, 32U)};
 8001bf4:	2320      	movs	r3, #32
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	68b9      	ldr	r1, [r7, #8]
 8001bfa:	68f8      	ldr	r0, [r7, #12]
 8001bfc:	f7ff fc56 	bl	80014ac <nunavutGetU32>
 8001c00:	4603      	mov	r3, r0
 8001c02:	617b      	str	r3, [r7, #20]
    return tmp.fl;
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	ee07 3a90 	vmov	s15, r3
}
 8001c0a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c0e:	3718      	adds	r7, #24
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <nunavutSetF64>:
static inline int8_t nunavutSetF64(
    uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits,
    const double value)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b08a      	sub	sp, #40	; 0x28
 8001c18:	af04      	add	r7, sp, #16
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	60b9      	str	r1, [r7, #8]
 8001c1e:	607a      	str	r2, [r7, #4]
    // clear. In the future we may add a more generic conversion that is platform-invariant.
    union  // NOSONAR
    {
        double fl;
        uint64_t in;
    } const tmp = {value};  // NOSONAR
 8001c20:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001c24:	e9c7 2304 	strd	r2, r3, [r7, #16]
    return nunavutSetUxx(buf, buf_size_bytes, off_bits, tmp.in, sizeof(tmp) * 8U);
 8001c28:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c2c:	2140      	movs	r1, #64	; 0x40
 8001c2e:	9102      	str	r1, [sp, #8]
 8001c30:	e9cd 2300 	strd	r2, r3, [sp]
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	68b9      	ldr	r1, [r7, #8]
 8001c38:	68f8      	ldr	r0, [r7, #12]
 8001c3a:	f7ff fb15 	bl	8001268 <nunavutSetUxx>
 8001c3e:	4603      	mov	r3, r0
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3718      	adds	r7, #24
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <nunavutGetF64>:

static inline double nunavutGetF64(
    const uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
    // clear. In the future we may add a more generic conversion that is platform-invariant.
    union  // NOSONAR
    {
        uint64_t in;
        double fl;
    } const tmp = {nunavutGetU64(buf, buf_size_bytes, off_bits, 64U)};
 8001c54:	2340      	movs	r3, #64	; 0x40
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	68b9      	ldr	r1, [r7, #8]
 8001c5a:	68f8      	ldr	r0, [r7, #12]
 8001c5c:	f7ff fc70 	bl	8001540 <nunavutGetU64>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	e9c7 2304 	strd	r2, r3, [r7, #16]
    return tmp.fl;
 8001c68:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8001c6c:	4610      	mov	r0, r2
 8001c6e:	4619      	mov	r1, r3
 8001c70:	3718      	adds	r7, #24
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
	...

08001c78 <uavcan_register_Name_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Name_1_0_serialize_(
    const uavcan_register_Name_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8001c78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c7c:	b092      	sub	sp, #72	; 0x48
 8001c7e:	af04      	add	r7, sp, #16
 8001c80:	6278      	str	r0, [r7, #36]	; 0x24
 8001c82:	6239      	str	r1, [r7, #32]
 8001c84:	61fa      	str	r2, [r7, #28]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8001c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d005      	beq.n	8001c98 <uavcan_register_Name_1_0_serialize_+0x20>
 8001c8c:	6a3b      	ldr	r3, [r7, #32]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d002      	beq.n	8001c98 <uavcan_register_Name_1_0_serialize_+0x20>
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d102      	bne.n	8001c9e <uavcan_register_Name_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8001c98:	f06f 0301 	mvn.w	r3, #1
 8001c9c:	e0f5      	b.n	8001e8a <uavcan_register_Name_1_0_serialize_+0x212>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
    if ((8U * (size_t) capacity_bytes) < 2048UL)
 8001ca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ca6:	00db      	lsls	r3, r3, #3
 8001ca8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001cac:	d202      	bcs.n	8001cb4 <uavcan_register_Name_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8001cae:	f06f 0302 	mvn.w	r3, #2
 8001cb2:	e0ea      	b.n	8001e8a <uavcan_register_Name_1_0_serialize_+0x212>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	637b      	str	r3, [r7, #52]	; 0x34
    {   // saturated uint8[<=255] name
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001cb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cba:	f003 0307 	and.w	r3, r3, #7
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d005      	beq.n	8001cce <uavcan_register_Name_1_0_serialize_+0x56>
 8001cc2:	4b74      	ldr	r3, [pc, #464]	; (8001e94 <uavcan_register_Name_1_0_serialize_+0x21c>)
 8001cc4:	4a74      	ldr	r2, [pc, #464]	; (8001e98 <uavcan_register_Name_1_0_serialize_+0x220>)
 8001cc6:	2181      	movs	r1, #129	; 0x81
 8001cc8:	4874      	ldr	r0, [pc, #464]	; (8001e9c <uavcan_register_Name_1_0_serialize_+0x224>)
 8001cca:	f00c fb1d 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2048ULL) <= (capacity_bytes * 8U));
 8001cce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	613b      	str	r3, [r7, #16]
 8001cd4:	617a      	str	r2, [r7, #20]
 8001cd6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8001cda:	460b      	mov	r3, r1
 8001cdc:	f513 6800 	adds.w	r8, r3, #2048	; 0x800
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	f143 0900 	adc.w	r9, r3, #0
 8001ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ce8:	00db      	lsls	r3, r3, #3
 8001cea:	2200      	movs	r2, #0
 8001cec:	60bb      	str	r3, [r7, #8]
 8001cee:	60fa      	str	r2, [r7, #12]
 8001cf0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	4543      	cmp	r3, r8
 8001cf8:	4613      	mov	r3, r2
 8001cfa:	eb73 0309 	sbcs.w	r3, r3, r9
 8001cfe:	d205      	bcs.n	8001d0c <uavcan_register_Name_1_0_serialize_+0x94>
 8001d00:	4b67      	ldr	r3, [pc, #412]	; (8001ea0 <uavcan_register_Name_1_0_serialize_+0x228>)
 8001d02:	4a65      	ldr	r2, [pc, #404]	; (8001e98 <uavcan_register_Name_1_0_serialize_+0x220>)
 8001d04:	2182      	movs	r1, #130	; 0x82
 8001d06:	4865      	ldr	r0, [pc, #404]	; (8001e9c <uavcan_register_Name_1_0_serialize_+0x224>)
 8001d08:	f00c fafe 	bl	800e308 <__assert_func>
        if (obj->name.count > 255)
 8001d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001d12:	2bff      	cmp	r3, #255	; 0xff
 8001d14:	d902      	bls.n	8001d1c <uavcan_register_Name_1_0_serialize_+0xa4>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8001d16:	f06f 0309 	mvn.w	r3, #9
 8001d1a:	e0b6      	b.n	8001e8a <uavcan_register_Name_1_0_serialize_+0x212>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->name.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8001d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1e:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 8001d22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d24:	08db      	lsrs	r3, r3, #3
 8001d26:	6a3a      	ldr	r2, [r7, #32]
 8001d28:	4413      	add	r3, r2
 8001d2a:	b2ca      	uxtb	r2, r1
 8001d2c:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8001d2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d30:	3308      	adds	r3, #8
 8001d32:	637b      	str	r3, [r7, #52]	; 0x34
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001d34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d36:	f003 0307 	and.w	r3, r3, #7
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d005      	beq.n	8001d4a <uavcan_register_Name_1_0_serialize_+0xd2>
 8001d3e:	4b55      	ldr	r3, [pc, #340]	; (8001e94 <uavcan_register_Name_1_0_serialize_+0x21c>)
 8001d40:	4a55      	ldr	r2, [pc, #340]	; (8001e98 <uavcan_register_Name_1_0_serialize_+0x220>)
 8001d42:	218a      	movs	r1, #138	; 0x8a
 8001d44:	4855      	ldr	r0, [pc, #340]	; (8001e9c <uavcan_register_Name_1_0_serialize_+0x224>)
 8001d46:	f00c fadf 	bl	800e308 <__assert_func>
        for (size_t _index0_ = 0U; _index0_ < obj->name.count; ++_index0_)
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	633b      	str	r3, [r7, #48]	; 0x30
 8001d4e:	e033      	b.n	8001db8 <uavcan_register_Name_1_0_serialize_+0x140>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001d50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d52:	f003 0307 	and.w	r3, r3, #7
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d005      	beq.n	8001d66 <uavcan_register_Name_1_0_serialize_+0xee>
 8001d5a:	4b4e      	ldr	r3, [pc, #312]	; (8001e94 <uavcan_register_Name_1_0_serialize_+0x21c>)
 8001d5c:	4a4e      	ldr	r2, [pc, #312]	; (8001e98 <uavcan_register_Name_1_0_serialize_+0x220>)
 8001d5e:	218d      	movs	r1, #141	; 0x8d
 8001d60:	484e      	ldr	r0, [pc, #312]	; (8001e9c <uavcan_register_Name_1_0_serialize_+0x224>)
 8001d62:	f00c fad1 	bl	800e308 <__assert_func>
            NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
 8001d66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d68:	2200      	movs	r2, #0
 8001d6a:	469a      	mov	sl, r3
 8001d6c:	4693      	mov	fp, r2
 8001d6e:	f11a 0408 	adds.w	r4, sl, #8
 8001d72:	f14b 0500 	adc.w	r5, fp, #0
 8001d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d78:	00db      	lsls	r3, r3, #3
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	603b      	str	r3, [r7, #0]
 8001d7e:	607a      	str	r2, [r7, #4]
 8001d80:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001d84:	460b      	mov	r3, r1
 8001d86:	42a3      	cmp	r3, r4
 8001d88:	4613      	mov	r3, r2
 8001d8a:	41ab      	sbcs	r3, r5
 8001d8c:	d205      	bcs.n	8001d9a <uavcan_register_Name_1_0_serialize_+0x122>
 8001d8e:	4b45      	ldr	r3, [pc, #276]	; (8001ea4 <uavcan_register_Name_1_0_serialize_+0x22c>)
 8001d90:	4a41      	ldr	r2, [pc, #260]	; (8001e98 <uavcan_register_Name_1_0_serialize_+0x220>)
 8001d92:	218e      	movs	r1, #142	; 0x8e
 8001d94:	4841      	ldr	r0, [pc, #260]	; (8001e9c <uavcan_register_Name_1_0_serialize_+0x224>)
 8001d96:	f00c fab7 	bl	800e308 <__assert_func>
            // Saturation code not emitted -- native representation matches the serialized representation.
            buffer[offset_bits / 8U] = (uint8_t)(obj->name.elements[_index0_]);  // C std, 6.3.1.3 Signed and unsigned integers
 8001d9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d9c:	08db      	lsrs	r3, r3, #3
 8001d9e:	6a3a      	ldr	r2, [r7, #32]
 8001da0:	4413      	add	r3, r2
 8001da2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001da4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001da6:	440a      	add	r2, r1
 8001da8:	7812      	ldrb	r2, [r2, #0]
 8001daa:	701a      	strb	r2, [r3, #0]
            offset_bits += 8U;
 8001dac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dae:	3308      	adds	r3, #8
 8001db0:	637b      	str	r3, [r7, #52]	; 0x34
        for (size_t _index0_ = 0U; _index0_ < obj->name.count; ++_index0_)
 8001db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001db4:	3301      	adds	r3, #1
 8001db6:	633b      	str	r3, [r7, #48]	; 0x30
 8001db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dba:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001dbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d3c5      	bcc.n	8001d50 <uavcan_register_Name_1_0_serialize_+0xd8>
        }
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8001dc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dc6:	f003 0307 	and.w	r3, r3, #7
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d03a      	beq.n	8001e44 <uavcan_register_Name_1_0_serialize_+0x1cc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8001dce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	f003 0307 	and.w	r3, r3, #7
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	f1c3 0308 	rsb	r3, r3, #8
 8001ddc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        NUNAVUT_ASSERT(_pad0_ > 0);
 8001de0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d105      	bne.n	8001df4 <uavcan_register_Name_1_0_serialize_+0x17c>
 8001de8:	4b2f      	ldr	r3, [pc, #188]	; (8001ea8 <uavcan_register_Name_1_0_serialize_+0x230>)
 8001dea:	4a2b      	ldr	r2, [pc, #172]	; (8001e98 <uavcan_register_Name_1_0_serialize_+0x220>)
 8001dec:	2197      	movs	r1, #151	; 0x97
 8001dee:	482b      	ldr	r0, [pc, #172]	; (8001e9c <uavcan_register_Name_1_0_serialize_+0x224>)
 8001df0:	f00c fa8a 	bl	800e308 <__assert_func>
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8001df4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001df8:	9302      	str	r3, [sp, #8]
 8001dfa:	f04f 0200 	mov.w	r2, #0
 8001dfe:	f04f 0300 	mov.w	r3, #0
 8001e02:	e9cd 2300 	strd	r2, r3, [sp]
 8001e06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001e08:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001e0a:	6a38      	ldr	r0, [r7, #32]
 8001e0c:	f7ff fa2c 	bl	8001268 <nunavutSetUxx>
 8001e10:	4603      	mov	r3, r0
 8001e12:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        if (_err0_ < 0)
 8001e16:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	da02      	bge.n	8001e24 <uavcan_register_Name_1_0_serialize_+0x1ac>
        {
            return _err0_;
 8001e1e:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8001e22:	e032      	b.n	8001e8a <uavcan_register_Name_1_0_serialize_+0x212>
        }
        offset_bits += _pad0_;
 8001e24:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001e28:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001e2a:	4413      	add	r3, r2
 8001e2c:	637b      	str	r3, [r7, #52]	; 0x34
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e30:	f003 0307 	and.w	r3, r3, #7
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d005      	beq.n	8001e44 <uavcan_register_Name_1_0_serialize_+0x1cc>
 8001e38:	4b16      	ldr	r3, [pc, #88]	; (8001e94 <uavcan_register_Name_1_0_serialize_+0x21c>)
 8001e3a:	4a17      	ldr	r2, [pc, #92]	; (8001e98 <uavcan_register_Name_1_0_serialize_+0x220>)
 8001e3c:	219e      	movs	r1, #158	; 0x9e
 8001e3e:	4817      	ldr	r0, [pc, #92]	; (8001e9c <uavcan_register_Name_1_0_serialize_+0x224>)
 8001e40:	f00c fa62 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 8ULL);
 8001e44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e46:	2b07      	cmp	r3, #7
 8001e48:	d805      	bhi.n	8001e56 <uavcan_register_Name_1_0_serialize_+0x1de>
 8001e4a:	4b18      	ldr	r3, [pc, #96]	; (8001eac <uavcan_register_Name_1_0_serialize_+0x234>)
 8001e4c:	4a12      	ldr	r2, [pc, #72]	; (8001e98 <uavcan_register_Name_1_0_serialize_+0x220>)
 8001e4e:	21a1      	movs	r1, #161	; 0xa1
 8001e50:	4812      	ldr	r0, [pc, #72]	; (8001e9c <uavcan_register_Name_1_0_serialize_+0x224>)
 8001e52:	f00c fa59 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2048ULL);
 8001e56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e5c:	d905      	bls.n	8001e6a <uavcan_register_Name_1_0_serialize_+0x1f2>
 8001e5e:	4b14      	ldr	r3, [pc, #80]	; (8001eb0 <uavcan_register_Name_1_0_serialize_+0x238>)
 8001e60:	4a0d      	ldr	r2, [pc, #52]	; (8001e98 <uavcan_register_Name_1_0_serialize_+0x220>)
 8001e62:	21a2      	movs	r1, #162	; 0xa2
 8001e64:	480d      	ldr	r0, [pc, #52]	; (8001e9c <uavcan_register_Name_1_0_serialize_+0x224>)
 8001e66:	f00c fa4f 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001e6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e6c:	f003 0307 	and.w	r3, r3, #7
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d005      	beq.n	8001e80 <uavcan_register_Name_1_0_serialize_+0x208>
 8001e74:	4b07      	ldr	r3, [pc, #28]	; (8001e94 <uavcan_register_Name_1_0_serialize_+0x21c>)
 8001e76:	4a08      	ldr	r2, [pc, #32]	; (8001e98 <uavcan_register_Name_1_0_serialize_+0x220>)
 8001e78:	21a3      	movs	r1, #163	; 0xa3
 8001e7a:	4808      	ldr	r0, [pc, #32]	; (8001e9c <uavcan_register_Name_1_0_serialize_+0x224>)
 8001e7c:	f00c fa44 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8001e80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e82:	08da      	lsrs	r2, r3, #3
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3738      	adds	r7, #56	; 0x38
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e94:	08010f50 	.word	0x08010f50
 8001e98:	08013184 	.word	0x08013184
 8001e9c:	08010f68 	.word	0x08010f68
 8001ea0:	08010fd4 	.word	0x08010fd4
 8001ea4:	08011008 	.word	0x08011008
 8001ea8:	08011038 	.word	0x08011038
 8001eac:	08011044 	.word	0x08011044
 8001eb0:	08011058 	.word	0x08011058

08001eb4 <uavcan_register_Name_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Name_1_0_deserialize_(
    uavcan_register_Name_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b088      	sub	sp, #32
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d009      	beq.n	8001eda <uavcan_register_Name_1_0_deserialize_+0x26>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d006      	beq.n	8001eda <uavcan_register_Name_1_0_deserialize_+0x26>
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d106      	bne.n	8001ee0 <uavcan_register_Name_1_0_deserialize_+0x2c>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d002      	beq.n	8001ee0 <uavcan_register_Name_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8001eda:	f06f 0301 	mvn.w	r3, #1
 8001ede:	e093      	b.n	8002008 <uavcan_register_Name_1_0_deserialize_+0x154>
    }
    if (buffer == NULL)
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <uavcan_register_Name_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8001ee6:	4b4a      	ldr	r3, [pc, #296]	; (8002010 <uavcan_register_Name_1_0_deserialize_+0x15c>)
 8001ee8:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	00db      	lsls	r3, r3, #3
 8001ef4:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	61fb      	str	r3, [r7, #28]
    // saturated uint8[<=255] name
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	f003 0307 	and.w	r3, r3, #7
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d005      	beq.n	8001f10 <uavcan_register_Name_1_0_deserialize_+0x5c>
 8001f04:	4b43      	ldr	r3, [pc, #268]	; (8002014 <uavcan_register_Name_1_0_deserialize_+0x160>)
 8001f06:	4a44      	ldr	r2, [pc, #272]	; (8002018 <uavcan_register_Name_1_0_deserialize_+0x164>)
 8001f08:	21ca      	movs	r1, #202	; 0xca
 8001f0a:	4844      	ldr	r0, [pc, #272]	; (800201c <uavcan_register_Name_1_0_deserialize_+0x168>)
 8001f0c:	f00c f9fc 	bl	800e308 <__assert_func>
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	3308      	adds	r3, #8
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d309      	bcc.n	8001f2e <uavcan_register_Name_1_0_deserialize_+0x7a>
    {
        out_obj->name.count = buffer[offset_bits / 8U] & 255U;
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	08db      	lsrs	r3, r3, #3
 8001f1e:	68ba      	ldr	r2, [r7, #8]
 8001f20:	4413      	add	r3, r2
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	461a      	mov	r2, r3
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8001f2c:	e003      	b.n	8001f36 <uavcan_register_Name_1_0_deserialize_+0x82>
    }
    else
    {
        out_obj->name.count = 0U;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2200      	movs	r2, #0
 8001f32:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	3308      	adds	r3, #8
 8001f3a:	61fb      	str	r3, [r7, #28]
    if (out_obj->name.count > 255U)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001f42:	2bff      	cmp	r3, #255	; 0xff
 8001f44:	d902      	bls.n	8001f4c <uavcan_register_Name_1_0_deserialize_+0x98>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8001f46:	f06f 0309 	mvn.w	r3, #9
 8001f4a:	e05d      	b.n	8002008 <uavcan_register_Name_1_0_deserialize_+0x154>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	f003 0307 	and.w	r3, r3, #7
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d005      	beq.n	8001f62 <uavcan_register_Name_1_0_deserialize_+0xae>
 8001f56:	4b2f      	ldr	r3, [pc, #188]	; (8002014 <uavcan_register_Name_1_0_deserialize_+0x160>)
 8001f58:	4a2f      	ldr	r2, [pc, #188]	; (8002018 <uavcan_register_Name_1_0_deserialize_+0x164>)
 8001f5a:	21d9      	movs	r1, #217	; 0xd9
 8001f5c:	482f      	ldr	r0, [pc, #188]	; (800201c <uavcan_register_Name_1_0_deserialize_+0x168>)
 8001f5e:	f00c f9d3 	bl	800e308 <__assert_func>
    for (size_t _index1_ = 0U; _index1_ < out_obj->name.count; ++_index1_)
 8001f62:	2300      	movs	r3, #0
 8001f64:	61bb      	str	r3, [r7, #24]
 8001f66:	e025      	b.n	8001fb4 <uavcan_register_Name_1_0_deserialize_+0x100>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d005      	beq.n	8001f7e <uavcan_register_Name_1_0_deserialize_+0xca>
 8001f72:	4b28      	ldr	r3, [pc, #160]	; (8002014 <uavcan_register_Name_1_0_deserialize_+0x160>)
 8001f74:	4a28      	ldr	r2, [pc, #160]	; (8002018 <uavcan_register_Name_1_0_deserialize_+0x164>)
 8001f76:	21dc      	movs	r1, #220	; 0xdc
 8001f78:	4828      	ldr	r0, [pc, #160]	; (800201c <uavcan_register_Name_1_0_deserialize_+0x168>)
 8001f7a:	f00c f9c5 	bl	800e308 <__assert_func>
        if ((offset_bits + 8U) <= capacity_bits)
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	3308      	adds	r3, #8
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d30a      	bcc.n	8001f9e <uavcan_register_Name_1_0_deserialize_+0xea>
        {
            out_obj->name.elements[_index1_] = buffer[offset_bits / 8U] & 255U;
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	08db      	lsrs	r3, r3, #3
 8001f8c:	68ba      	ldr	r2, [r7, #8]
 8001f8e:	4413      	add	r3, r2
 8001f90:	7819      	ldrb	r1, [r3, #0]
 8001f92:	68fa      	ldr	r2, [r7, #12]
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	4413      	add	r3, r2
 8001f98:	460a      	mov	r2, r1
 8001f9a:	701a      	strb	r2, [r3, #0]
 8001f9c:	e004      	b.n	8001fa8 <uavcan_register_Name_1_0_deserialize_+0xf4>
        }
        else
        {
            out_obj->name.elements[_index1_] = 0U;
 8001f9e:	68fa      	ldr	r2, [r7, #12]
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	4413      	add	r3, r2
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	701a      	strb	r2, [r3, #0]
        }
        offset_bits += 8U;
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	3308      	adds	r3, #8
 8001fac:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->name.count; ++_index1_)
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	61bb      	str	r3, [r7, #24]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001fba:	69ba      	ldr	r2, [r7, #24]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d3d3      	bcc.n	8001f68 <uavcan_register_Name_1_0_deserialize_+0xb4>
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8001fc0:	69fb      	ldr	r3, [r7, #28]
 8001fc2:	3307      	adds	r3, #7
 8001fc4:	f023 0307 	bic.w	r3, r3, #7
 8001fc8:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	f003 0307 	and.w	r3, r3, #7
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d005      	beq.n	8001fe0 <uavcan_register_Name_1_0_deserialize_+0x12c>
 8001fd4:	4b0f      	ldr	r3, [pc, #60]	; (8002014 <uavcan_register_Name_1_0_deserialize_+0x160>)
 8001fd6:	4a10      	ldr	r2, [pc, #64]	; (8002018 <uavcan_register_Name_1_0_deserialize_+0x164>)
 8001fd8:	21e8      	movs	r1, #232	; 0xe8
 8001fda:	4810      	ldr	r0, [pc, #64]	; (800201c <uavcan_register_Name_1_0_deserialize_+0x168>)
 8001fdc:	f00c f994 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8001fe0:	6939      	ldr	r1, [r7, #16]
 8001fe2:	69f8      	ldr	r0, [r7, #28]
 8001fe4:	f7fe ff8e 	bl	8000f04 <nunavutChooseMin>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	08da      	lsrs	r2, r3, #3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	697a      	ldr	r2, [r7, #20]
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d205      	bcs.n	8002006 <uavcan_register_Name_1_0_deserialize_+0x152>
 8001ffa:	4b09      	ldr	r3, [pc, #36]	; (8002020 <uavcan_register_Name_1_0_deserialize_+0x16c>)
 8001ffc:	4a06      	ldr	r2, [pc, #24]	; (8002018 <uavcan_register_Name_1_0_deserialize_+0x164>)
 8001ffe:	21ea      	movs	r1, #234	; 0xea
 8002000:	4806      	ldr	r0, [pc, #24]	; (800201c <uavcan_register_Name_1_0_deserialize_+0x168>)
 8002002:	f00c f981 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 8002006:	2300      	movs	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	3720      	adds	r7, #32
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	08011070 	.word	0x08011070
 8002014:	08010f50 	.word	0x08010f50
 8002018:	0801312c 	.word	0x0801312c
 800201c:	08010f68 	.word	0x08010f68
 8002020:	08011074 	.word	0x08011074

08002024 <uavcan_register_List_Request_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_List_Request_1_0_deserialize_(
    uavcan_register_List_Request_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b088      	sub	sp, #32
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d009      	beq.n	800204a <uavcan_register_List_Request_1_0_deserialize_+0x26>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d006      	beq.n	800204a <uavcan_register_List_Request_1_0_deserialize_+0x26>
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d106      	bne.n	8002050 <uavcan_register_List_Request_1_0_deserialize_+0x2c>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d002      	beq.n	8002050 <uavcan_register_List_Request_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800204a:	f06f 0301 	mvn.w	r3, #1
 800204e:	e048      	b.n	80020e2 <uavcan_register_List_Request_1_0_deserialize_+0xbe>
    }
    if (buffer == NULL)
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d101      	bne.n	800205a <uavcan_register_List_Request_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002056:	4b25      	ldr	r3, [pc, #148]	; (80020ec <uavcan_register_List_Request_1_0_deserialize_+0xc8>)
 8002058:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	00db      	lsls	r3, r3, #3
 8002064:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002066:	2300      	movs	r3, #0
 8002068:	617b      	str	r3, [r7, #20]
    // saturated uint16 index
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	f003 0307 	and.w	r3, r3, #7
 8002070:	2b00      	cmp	r3, #0
 8002072:	d005      	beq.n	8002080 <uavcan_register_List_Request_1_0_deserialize_+0x5c>
 8002074:	4b1e      	ldr	r3, [pc, #120]	; (80020f0 <uavcan_register_List_Request_1_0_deserialize_+0xcc>)
 8002076:	4a1f      	ldr	r2, [pc, #124]	; (80020f4 <uavcan_register_List_Request_1_0_deserialize_+0xd0>)
 8002078:	21bf      	movs	r1, #191	; 0xbf
 800207a:	481f      	ldr	r0, [pc, #124]	; (80020f8 <uavcan_register_List_Request_1_0_deserialize_+0xd4>)
 800207c:	f00c f944 	bl	800e308 <__assert_func>
    out_obj->index = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8002080:	2310      	movs	r3, #16
 8002082:	697a      	ldr	r2, [r7, #20]
 8002084:	69f9      	ldr	r1, [r7, #28]
 8002086:	68b8      	ldr	r0, [r7, #8]
 8002088:	f7ff f9ca 	bl	8001420 <nunavutGetU16>
 800208c:	4603      	mov	r3, r0
 800208e:	461a      	mov	r2, r3
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	801a      	strh	r2, [r3, #0]
    offset_bits += 16U;
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	3310      	adds	r3, #16
 8002098:	617b      	str	r3, [r7, #20]
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	3307      	adds	r3, #7
 800209e:	f023 0307 	bic.w	r3, r3, #7
 80020a2:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	f003 0307 	and.w	r3, r3, #7
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d005      	beq.n	80020ba <uavcan_register_List_Request_1_0_deserialize_+0x96>
 80020ae:	4b10      	ldr	r3, [pc, #64]	; (80020f0 <uavcan_register_List_Request_1_0_deserialize_+0xcc>)
 80020b0:	4a10      	ldr	r2, [pc, #64]	; (80020f4 <uavcan_register_List_Request_1_0_deserialize_+0xd0>)
 80020b2:	21c3      	movs	r1, #195	; 0xc3
 80020b4:	4810      	ldr	r0, [pc, #64]	; (80020f8 <uavcan_register_List_Request_1_0_deserialize_+0xd4>)
 80020b6:	f00c f927 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80020ba:	69b9      	ldr	r1, [r7, #24]
 80020bc:	6978      	ldr	r0, [r7, #20]
 80020be:	f7fe ff21 	bl	8000f04 <nunavutChooseMin>
 80020c2:	4603      	mov	r3, r0
 80020c4:	08da      	lsrs	r2, r3, #3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	69fa      	ldr	r2, [r7, #28]
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d205      	bcs.n	80020e0 <uavcan_register_List_Request_1_0_deserialize_+0xbc>
 80020d4:	4b09      	ldr	r3, [pc, #36]	; (80020fc <uavcan_register_List_Request_1_0_deserialize_+0xd8>)
 80020d6:	4a07      	ldr	r2, [pc, #28]	; (80020f4 <uavcan_register_List_Request_1_0_deserialize_+0xd0>)
 80020d8:	21c5      	movs	r1, #197	; 0xc5
 80020da:	4807      	ldr	r0, [pc, #28]	; (80020f8 <uavcan_register_List_Request_1_0_deserialize_+0xd4>)
 80020dc:	f00c f914 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3720      	adds	r7, #32
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	08011070 	.word	0x08011070
 80020f0:	08010f50 	.word	0x08010f50
 80020f4:	0801308c 	.word	0x0801308c
 80020f8:	080110a0 	.word	0x080110a0
 80020fc:	08011074 	.word	0x08011074

08002100 <uavcan_register_List_Response_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_List_Response_1_0_serialize_(
    const uavcan_register_List_Response_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002100:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002104:	b08c      	sub	sp, #48	; 0x30
 8002106:	af04      	add	r7, sp, #16
 8002108:	60f8      	str	r0, [r7, #12]
 800210a:	60b9      	str	r1, [r7, #8]
 800210c:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d005      	beq.n	8002120 <uavcan_register_List_Response_1_0_serialize_+0x20>
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d002      	beq.n	8002120 <uavcan_register_List_Response_1_0_serialize_+0x20>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d102      	bne.n	8002126 <uavcan_register_List_Response_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002120:	f06f 0301 	mvn.w	r3, #1
 8002124:	e0f7      	b.n	8002316 <uavcan_register_List_Response_1_0_serialize_+0x216>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2048UL)
 800212c:	69bb      	ldr	r3, [r7, #24]
 800212e:	00db      	lsls	r3, r3, #3
 8002130:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002134:	d202      	bcs.n	800213c <uavcan_register_List_Response_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002136:	f06f 0302 	mvn.w	r3, #2
 800213a:	e0ec      	b.n	8002316 <uavcan_register_List_Response_1_0_serialize_+0x216>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800213c:	2300      	movs	r3, #0
 800213e:	61fb      	str	r3, [r7, #28]
    {   // uavcan.register.Name.1.0 name
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	2b00      	cmp	r3, #0
 8002148:	d006      	beq.n	8002158 <uavcan_register_List_Response_1_0_serialize_+0x58>
 800214a:	4b75      	ldr	r3, [pc, #468]	; (8002320 <uavcan_register_List_Response_1_0_serialize_+0x220>)
 800214c:	4a75      	ldr	r2, [pc, #468]	; (8002324 <uavcan_register_List_Response_1_0_serialize_+0x224>)
 800214e:	f240 1111 	movw	r1, #273	; 0x111
 8002152:	4875      	ldr	r0, [pc, #468]	; (8002328 <uavcan_register_List_Response_1_0_serialize_+0x228>)
 8002154:	f00c f8d8 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	f003 0307 	and.w	r3, r3, #7
 800215e:	2b00      	cmp	r3, #0
 8002160:	d006      	beq.n	8002170 <uavcan_register_List_Response_1_0_serialize_+0x70>
 8002162:	4b6f      	ldr	r3, [pc, #444]	; (8002320 <uavcan_register_List_Response_1_0_serialize_+0x220>)
 8002164:	4a6f      	ldr	r2, [pc, #444]	; (8002324 <uavcan_register_List_Response_1_0_serialize_+0x224>)
 8002166:	f44f 7189 	mov.w	r1, #274	; 0x112
 800216a:	486f      	ldr	r0, [pc, #444]	; (8002328 <uavcan_register_List_Response_1_0_serialize_+0x228>)
 800216c:	f00c f8cc 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2048ULL) <= (capacity_bytes * 8U));
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	2200      	movs	r2, #0
 8002174:	469a      	mov	sl, r3
 8002176:	4693      	mov	fp, r2
 8002178:	f51a 6400 	adds.w	r4, sl, #2048	; 0x800
 800217c:	f14b 0500 	adc.w	r5, fp, #0
 8002180:	69bb      	ldr	r3, [r7, #24]
 8002182:	00db      	lsls	r3, r3, #3
 8002184:	2200      	movs	r2, #0
 8002186:	4698      	mov	r8, r3
 8002188:	4691      	mov	r9, r2
 800218a:	45a0      	cmp	r8, r4
 800218c:	eb79 0305 	sbcs.w	r3, r9, r5
 8002190:	d206      	bcs.n	80021a0 <uavcan_register_List_Response_1_0_serialize_+0xa0>
 8002192:	4b66      	ldr	r3, [pc, #408]	; (800232c <uavcan_register_List_Response_1_0_serialize_+0x22c>)
 8002194:	4a63      	ldr	r2, [pc, #396]	; (8002324 <uavcan_register_List_Response_1_0_serialize_+0x224>)
 8002196:	f240 1113 	movw	r1, #275	; 0x113
 800219a:	4863      	ldr	r0, [pc, #396]	; (8002328 <uavcan_register_List_Response_1_0_serialize_+0x228>)
 800219c:	f00c f8b4 	bl	800e308 <__assert_func>
        size_t _size_bytes0_ = 256UL;  // Nested object (max) size, in bytes.
 80021a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021a4:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	f003 0307 	and.w	r3, r3, #7
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d006      	beq.n	80021be <uavcan_register_List_Response_1_0_serialize_+0xbe>
 80021b0:	4b5b      	ldr	r3, [pc, #364]	; (8002320 <uavcan_register_List_Response_1_0_serialize_+0x220>)
 80021b2:	4a5c      	ldr	r2, [pc, #368]	; (8002324 <uavcan_register_List_Response_1_0_serialize_+0x224>)
 80021b4:	f240 1115 	movw	r1, #277	; 0x115
 80021b8:	485b      	ldr	r0, [pc, #364]	; (8002328 <uavcan_register_List_Response_1_0_serialize_+0x228>)
 80021ba:	f00c f8a5 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	08da      	lsrs	r2, r3, #3
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	4413      	add	r3, r2
 80021c6:	69ba      	ldr	r2, [r7, #24]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d206      	bcs.n	80021da <uavcan_register_List_Response_1_0_serialize_+0xda>
 80021cc:	4b58      	ldr	r3, [pc, #352]	; (8002330 <uavcan_register_List_Response_1_0_serialize_+0x230>)
 80021ce:	4a55      	ldr	r2, [pc, #340]	; (8002324 <uavcan_register_List_Response_1_0_serialize_+0x224>)
 80021d0:	f44f 718b 	mov.w	r1, #278	; 0x116
 80021d4:	4854      	ldr	r0, [pc, #336]	; (8002328 <uavcan_register_List_Response_1_0_serialize_+0x228>)
 80021d6:	f00c f897 	bl	800e308 <__assert_func>
        int8_t _err2_ = uavcan_register_Name_1_0_serialize_(
 80021da:	68f8      	ldr	r0, [r7, #12]
            &obj->name, &buffer[offset_bits / 8U], &_size_bytes0_);
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	08db      	lsrs	r3, r3, #3
 80021e0:	68ba      	ldr	r2, [r7, #8]
 80021e2:	4413      	add	r3, r2
        int8_t _err2_ = uavcan_register_Name_1_0_serialize_(
 80021e4:	f107 0210 	add.w	r2, r7, #16
 80021e8:	4619      	mov	r1, r3
 80021ea:	f7ff fd45 	bl	8001c78 <uavcan_register_Name_1_0_serialize_>
 80021ee:	4603      	mov	r3, r0
 80021f0:	75fb      	strb	r3, [r7, #23]
        if (_err2_ < 0)
 80021f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	da02      	bge.n	8002200 <uavcan_register_List_Response_1_0_serialize_+0x100>
        {
            return _err2_;
 80021fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80021fe:	e08a      	b.n	8002316 <uavcan_register_List_Response_1_0_serialize_+0x216>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) >= 8ULL);
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	00db      	lsls	r3, r3, #3
 8002204:	2b07      	cmp	r3, #7
 8002206:	d806      	bhi.n	8002216 <uavcan_register_List_Response_1_0_serialize_+0x116>
 8002208:	4b4a      	ldr	r3, [pc, #296]	; (8002334 <uavcan_register_List_Response_1_0_serialize_+0x234>)
 800220a:	4a46      	ldr	r2, [pc, #280]	; (8002324 <uavcan_register_List_Response_1_0_serialize_+0x224>)
 800220c:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8002210:	4845      	ldr	r0, [pc, #276]	; (8002328 <uavcan_register_List_Response_1_0_serialize_+0x228>)
 8002212:	f00c f879 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) <= 2048ULL);
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	00db      	lsls	r3, r3, #3
 800221a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800221e:	d906      	bls.n	800222e <uavcan_register_List_Response_1_0_serialize_+0x12e>
 8002220:	4b45      	ldr	r3, [pc, #276]	; (8002338 <uavcan_register_List_Response_1_0_serialize_+0x238>)
 8002222:	4a40      	ldr	r2, [pc, #256]	; (8002324 <uavcan_register_List_Response_1_0_serialize_+0x224>)
 8002224:	f240 111f 	movw	r1, #287	; 0x11f
 8002228:	483f      	ldr	r0, [pc, #252]	; (8002328 <uavcan_register_List_Response_1_0_serialize_+0x228>)
 800222a:	f00c f86d 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	00db      	lsls	r3, r3, #3
 8002232:	69fa      	ldr	r2, [r7, #28]
 8002234:	4413      	add	r3, r2
 8002236:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	00db      	lsls	r3, r3, #3
 800223c:	69fa      	ldr	r2, [r7, #28]
 800223e:	429a      	cmp	r2, r3
 8002240:	d906      	bls.n	8002250 <uavcan_register_List_Response_1_0_serialize_+0x150>
 8002242:	4b3e      	ldr	r3, [pc, #248]	; (800233c <uavcan_register_List_Response_1_0_serialize_+0x23c>)
 8002244:	4a37      	ldr	r2, [pc, #220]	; (8002324 <uavcan_register_List_Response_1_0_serialize_+0x224>)
 8002246:	f240 1121 	movw	r1, #289	; 0x121
 800224a:	4837      	ldr	r0, [pc, #220]	; (8002328 <uavcan_register_List_Response_1_0_serialize_+0x228>)
 800224c:	f00c f85c 	bl	800e308 <__assert_func>
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	f003 0307 	and.w	r3, r3, #7
 8002256:	2b00      	cmp	r3, #0
 8002258:	d037      	beq.n	80022ca <uavcan_register_List_Response_1_0_serialize_+0x1ca>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	b2db      	uxtb	r3, r3
 800225e:	f003 0307 	and.w	r3, r3, #7
 8002262:	b2db      	uxtb	r3, r3
 8002264:	f1c3 0308 	rsb	r3, r3, #8
 8002268:	75bb      	strb	r3, [r7, #22]
        NUNAVUT_ASSERT(_pad1_ > 0);
 800226a:	7dbb      	ldrb	r3, [r7, #22]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d106      	bne.n	800227e <uavcan_register_List_Response_1_0_serialize_+0x17e>
 8002270:	4b33      	ldr	r3, [pc, #204]	; (8002340 <uavcan_register_List_Response_1_0_serialize_+0x240>)
 8002272:	4a2c      	ldr	r2, [pc, #176]	; (8002324 <uavcan_register_List_Response_1_0_serialize_+0x224>)
 8002274:	f44f 7193 	mov.w	r1, #294	; 0x126
 8002278:	482b      	ldr	r0, [pc, #172]	; (8002328 <uavcan_register_List_Response_1_0_serialize_+0x228>)
 800227a:	f00c f845 	bl	800e308 <__assert_func>
        const int8_t _err3_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 800227e:	7dbb      	ldrb	r3, [r7, #22]
 8002280:	9302      	str	r3, [sp, #8]
 8002282:	f04f 0200 	mov.w	r2, #0
 8002286:	f04f 0300 	mov.w	r3, #0
 800228a:	e9cd 2300 	strd	r2, r3, [sp]
 800228e:	69fa      	ldr	r2, [r7, #28]
 8002290:	69b9      	ldr	r1, [r7, #24]
 8002292:	68b8      	ldr	r0, [r7, #8]
 8002294:	f7fe ffe8 	bl	8001268 <nunavutSetUxx>
 8002298:	4603      	mov	r3, r0
 800229a:	757b      	strb	r3, [r7, #21]
        if (_err3_ < 0)
 800229c:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	da02      	bge.n	80022aa <uavcan_register_List_Response_1_0_serialize_+0x1aa>
        {
            return _err3_;
 80022a4:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80022a8:	e035      	b.n	8002316 <uavcan_register_List_Response_1_0_serialize_+0x216>
        }
        offset_bits += _pad1_;
 80022aa:	7dbb      	ldrb	r3, [r7, #22]
 80022ac:	69fa      	ldr	r2, [r7, #28]
 80022ae:	4413      	add	r3, r2
 80022b0:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	f003 0307 	and.w	r3, r3, #7
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d006      	beq.n	80022ca <uavcan_register_List_Response_1_0_serialize_+0x1ca>
 80022bc:	4b18      	ldr	r3, [pc, #96]	; (8002320 <uavcan_register_List_Response_1_0_serialize_+0x220>)
 80022be:	4a19      	ldr	r2, [pc, #100]	; (8002324 <uavcan_register_List_Response_1_0_serialize_+0x224>)
 80022c0:	f240 112d 	movw	r1, #301	; 0x12d
 80022c4:	4818      	ldr	r0, [pc, #96]	; (8002328 <uavcan_register_List_Response_1_0_serialize_+0x228>)
 80022c6:	f00c f81f 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 8ULL);
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	2b07      	cmp	r3, #7
 80022ce:	d806      	bhi.n	80022de <uavcan_register_List_Response_1_0_serialize_+0x1de>
 80022d0:	4b1c      	ldr	r3, [pc, #112]	; (8002344 <uavcan_register_List_Response_1_0_serialize_+0x244>)
 80022d2:	4a14      	ldr	r2, [pc, #80]	; (8002324 <uavcan_register_List_Response_1_0_serialize_+0x224>)
 80022d4:	f44f 7198 	mov.w	r1, #304	; 0x130
 80022d8:	4813      	ldr	r0, [pc, #76]	; (8002328 <uavcan_register_List_Response_1_0_serialize_+0x228>)
 80022da:	f00c f815 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2048ULL);
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80022e4:	d906      	bls.n	80022f4 <uavcan_register_List_Response_1_0_serialize_+0x1f4>
 80022e6:	4b18      	ldr	r3, [pc, #96]	; (8002348 <uavcan_register_List_Response_1_0_serialize_+0x248>)
 80022e8:	4a0e      	ldr	r2, [pc, #56]	; (8002324 <uavcan_register_List_Response_1_0_serialize_+0x224>)
 80022ea:	f240 1131 	movw	r1, #305	; 0x131
 80022ee:	480e      	ldr	r0, [pc, #56]	; (8002328 <uavcan_register_List_Response_1_0_serialize_+0x228>)
 80022f0:	f00c f80a 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	f003 0307 	and.w	r3, r3, #7
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d006      	beq.n	800230c <uavcan_register_List_Response_1_0_serialize_+0x20c>
 80022fe:	4b08      	ldr	r3, [pc, #32]	; (8002320 <uavcan_register_List_Response_1_0_serialize_+0x220>)
 8002300:	4a08      	ldr	r2, [pc, #32]	; (8002324 <uavcan_register_List_Response_1_0_serialize_+0x224>)
 8002302:	f44f 7199 	mov.w	r1, #306	; 0x132
 8002306:	4808      	ldr	r0, [pc, #32]	; (8002328 <uavcan_register_List_Response_1_0_serialize_+0x228>)
 8002308:	f00b fffe 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	08da      	lsrs	r2, r3, #3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3720      	adds	r7, #32
 800231a:	46bd      	mov	sp, r7
 800231c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002320:	08010f50 	.word	0x08010f50
 8002324:	08013154 	.word	0x08013154
 8002328:	080110a0 	.word	0x080110a0
 800232c:	08010fd4 	.word	0x08010fd4
 8002330:	0801110c 	.word	0x0801110c
 8002334:	08011144 	.word	0x08011144
 8002338:	08011164 	.word	0x08011164
 800233c:	08011184 	.word	0x08011184
 8002340:	080111ac 	.word	0x080111ac
 8002344:	08011044 	.word	0x08011044
 8002348:	08011058 	.word	0x08011058

0800234c <uavcan_register_List_Response_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_List_Response_1_0_deserialize_(
    uavcan_register_List_Response_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b08a      	sub	sp, #40	; 0x28
 8002350:	af00      	add	r7, sp, #0
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	60b9      	str	r1, [r7, #8]
 8002356:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d009      	beq.n	8002372 <uavcan_register_List_Response_1_0_deserialize_+0x26>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d006      	beq.n	8002372 <uavcan_register_List_Response_1_0_deserialize_+0x26>
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d106      	bne.n	8002378 <uavcan_register_List_Response_1_0_deserialize_+0x2c>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d002      	beq.n	8002378 <uavcan_register_List_Response_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002372:	f06f 0301 	mvn.w	r3, #1
 8002376:	e078      	b.n	800246a <uavcan_register_List_Response_1_0_deserialize_+0x11e>
    }
    if (buffer == NULL)
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d101      	bne.n	8002382 <uavcan_register_List_Response_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800237e:	4b3d      	ldr	r3, [pc, #244]	; (8002474 <uavcan_register_List_Response_1_0_deserialize_+0x128>)
 8002380:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	627b      	str	r3, [r7, #36]	; 0x24
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	623b      	str	r3, [r7, #32]
    size_t offset_bits = 0U;
 800238e:	2300      	movs	r3, #0
 8002390:	61fb      	str	r3, [r7, #28]
    // uavcan.register.Name.1.0 name
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	f003 0307 	and.w	r3, r3, #7
 8002398:	2b00      	cmp	r3, #0
 800239a:	d006      	beq.n	80023aa <uavcan_register_List_Response_1_0_deserialize_+0x5e>
 800239c:	4b36      	ldr	r3, [pc, #216]	; (8002478 <uavcan_register_List_Response_1_0_deserialize_+0x12c>)
 800239e:	4a37      	ldr	r2, [pc, #220]	; (800247c <uavcan_register_List_Response_1_0_deserialize_+0x130>)
 80023a0:	f240 1159 	movw	r1, #345	; 0x159
 80023a4:	4836      	ldr	r0, [pc, #216]	; (8002480 <uavcan_register_List_Response_1_0_deserialize_+0x134>)
 80023a6:	f00b ffaf 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	f003 0307 	and.w	r3, r3, #7
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d006      	beq.n	80023c2 <uavcan_register_List_Response_1_0_deserialize_+0x76>
 80023b4:	4b30      	ldr	r3, [pc, #192]	; (8002478 <uavcan_register_List_Response_1_0_deserialize_+0x12c>)
 80023b6:	4a31      	ldr	r2, [pc, #196]	; (800247c <uavcan_register_List_Response_1_0_deserialize_+0x130>)
 80023b8:	f44f 71ad 	mov.w	r1, #346	; 0x15a
 80023bc:	4830      	ldr	r0, [pc, #192]	; (8002480 <uavcan_register_List_Response_1_0_deserialize_+0x134>)
 80023be:	f00b ffa3 	bl	800e308 <__assert_func>
    {
        size_t _size_bytes1_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	08db      	lsrs	r3, r3, #3
 80023c6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7fe fd9b 	bl	8000f04 <nunavutChooseMin>
 80023ce:	4602      	mov	r2, r0
 80023d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d2:	1a9b      	subs	r3, r3, r2
 80023d4:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	f003 0307 	and.w	r3, r3, #7
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d006      	beq.n	80023ee <uavcan_register_List_Response_1_0_deserialize_+0xa2>
 80023e0:	4b25      	ldr	r3, [pc, #148]	; (8002478 <uavcan_register_List_Response_1_0_deserialize_+0x12c>)
 80023e2:	4a26      	ldr	r2, [pc, #152]	; (800247c <uavcan_register_List_Response_1_0_deserialize_+0x130>)
 80023e4:	f240 115d 	movw	r1, #349	; 0x15d
 80023e8:	4825      	ldr	r0, [pc, #148]	; (8002480 <uavcan_register_List_Response_1_0_deserialize_+0x134>)
 80023ea:	f00b ff8d 	bl	800e308 <__assert_func>
        const int8_t _err4_ = uavcan_register_Name_1_0_deserialize_(
 80023ee:	68f8      	ldr	r0, [r7, #12]
            &out_obj->name, &buffer[offset_bits / 8U], &_size_bytes1_);
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	08db      	lsrs	r3, r3, #3
        const int8_t _err4_ = uavcan_register_Name_1_0_deserialize_(
 80023f4:	68ba      	ldr	r2, [r7, #8]
 80023f6:	4413      	add	r3, r2
 80023f8:	f107 0214 	add.w	r2, r7, #20
 80023fc:	4619      	mov	r1, r3
 80023fe:	f7ff fd59 	bl	8001eb4 <uavcan_register_Name_1_0_deserialize_>
 8002402:	4603      	mov	r3, r0
 8002404:	76fb      	strb	r3, [r7, #27]
        if (_err4_ < 0)
 8002406:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800240a:	2b00      	cmp	r3, #0
 800240c:	da02      	bge.n	8002414 <uavcan_register_List_Response_1_0_deserialize_+0xc8>
        {
            return _err4_;
 800240e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002412:	e02a      	b.n	800246a <uavcan_register_List_Response_1_0_deserialize_+0x11e>
        }
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested serialized representation.
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	00db      	lsls	r3, r3, #3
 8002418:	69fa      	ldr	r2, [r7, #28]
 800241a:	4413      	add	r3, r2
 800241c:	61fb      	str	r3, [r7, #28]
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	3307      	adds	r3, #7
 8002422:	f023 0307 	bic.w	r3, r3, #7
 8002426:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	f003 0307 	and.w	r3, r3, #7
 800242e:	2b00      	cmp	r3, #0
 8002430:	d006      	beq.n	8002440 <uavcan_register_List_Response_1_0_deserialize_+0xf4>
 8002432:	4b11      	ldr	r3, [pc, #68]	; (8002478 <uavcan_register_List_Response_1_0_deserialize_+0x12c>)
 8002434:	4a11      	ldr	r2, [pc, #68]	; (800247c <uavcan_register_List_Response_1_0_deserialize_+0x130>)
 8002436:	f240 1167 	movw	r1, #359	; 0x167
 800243a:	4811      	ldr	r0, [pc, #68]	; (8002480 <uavcan_register_List_Response_1_0_deserialize_+0x134>)
 800243c:	f00b ff64 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002440:	6a39      	ldr	r1, [r7, #32]
 8002442:	69f8      	ldr	r0, [r7, #28]
 8002444:	f7fe fd5e 	bl	8000f04 <nunavutChooseMin>
 8002448:	4603      	mov	r3, r0
 800244a:	08da      	lsrs	r2, r3, #3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002456:	429a      	cmp	r2, r3
 8002458:	d206      	bcs.n	8002468 <uavcan_register_List_Response_1_0_deserialize_+0x11c>
 800245a:	4b0a      	ldr	r3, [pc, #40]	; (8002484 <uavcan_register_List_Response_1_0_deserialize_+0x138>)
 800245c:	4a07      	ldr	r2, [pc, #28]	; (800247c <uavcan_register_List_Response_1_0_deserialize_+0x130>)
 800245e:	f240 1169 	movw	r1, #361	; 0x169
 8002462:	4807      	ldr	r0, [pc, #28]	; (8002480 <uavcan_register_List_Response_1_0_deserialize_+0x134>)
 8002464:	f00b ff50 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3728      	adds	r7, #40	; 0x28
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	08011070 	.word	0x08011070
 8002478:	08010f50 	.word	0x08010f50
 800247c:	080130fc 	.word	0x080130fc
 8002480:	080110a0 	.word	0x080110a0
 8002484:	08011074 	.word	0x08011074

08002488 <uavcan_register_List_Response_1_0_initialize_>:
/// Initialize an instance to default values. Does nothing if @param out_obj is NULL.
/// This function intentionally leaves inactive elements uninitialized; for example, members of a variable-length
/// array beyond its length are left uninitialized; aliased union memory that is not used by the first union field
/// is left uninitialized, etc. If full zero-initialization is desired, just use memset(&obj, 0, sizeof(obj)).
static inline void uavcan_register_List_Response_1_0_initialize_(uavcan_register_List_Response_1_0* const out_obj)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
    if (out_obj != NULL)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d018      	beq.n	80024c8 <uavcan_register_List_Response_1_0_initialize_+0x40>
    {
        size_t size_bytes = 0;
 8002496:	2300      	movs	r3, #0
 8002498:	613b      	str	r3, [r7, #16]
        const uint8_t buf = 0;
 800249a:	2300      	movs	r3, #0
 800249c:	73fb      	strb	r3, [r7, #15]
        const int8_t err = uavcan_register_List_Response_1_0_deserialize_(out_obj, &buf, &size_bytes);
 800249e:	f107 0210 	add.w	r2, r7, #16
 80024a2:	f107 030f 	add.w	r3, r7, #15
 80024a6:	4619      	mov	r1, r3
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f7ff ff4f 	bl	800234c <uavcan_register_List_Response_1_0_deserialize_>
 80024ae:	4603      	mov	r3, r0
 80024b0:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(err >= 0);
 80024b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	da06      	bge.n	80024c8 <uavcan_register_List_Response_1_0_initialize_+0x40>
 80024ba:	4b05      	ldr	r3, [pc, #20]	; (80024d0 <uavcan_register_List_Response_1_0_initialize_+0x48>)
 80024bc:	4a05      	ldr	r2, [pc, #20]	; (80024d4 <uavcan_register_List_Response_1_0_initialize_+0x4c>)
 80024be:	f44f 71bc 	mov.w	r1, #376	; 0x178
 80024c2:	4805      	ldr	r0, [pc, #20]	; (80024d8 <uavcan_register_List_Response_1_0_initialize_+0x50>)
 80024c4:	f00b ff20 	bl	800e308 <__assert_func>
        (void) err;
    }
}
 80024c8:	bf00      	nop
 80024ca:	3718      	adds	r7, #24
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	080111b8 	.word	0x080111b8
 80024d4:	080130cc 	.word	0x080130cc
 80024d8:	080110a0 	.word	0x080110a0

080024dc <uavcan_node_Health_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Health_1_0_serialize_(
    const uavcan_node_Health_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80024dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024e0:	b08c      	sub	sp, #48	; 0x30
 80024e2:	af04      	add	r7, sp, #16
 80024e4:	60f8      	str	r0, [r7, #12]
 80024e6:	60b9      	str	r1, [r7, #8]
 80024e8:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d005      	beq.n	80024fc <uavcan_node_Health_1_0_serialize_+0x20>
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d002      	beq.n	80024fc <uavcan_node_Health_1_0_serialize_+0x20>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d102      	bne.n	8002502 <uavcan_node_Health_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80024fc:	f06f 0301 	mvn.w	r3, #1
 8002500:	e092      	b.n	8002628 <uavcan_node_Health_1_0_serialize_+0x14c>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	00db      	lsls	r3, r3, #3
 800250c:	2b07      	cmp	r3, #7
 800250e:	d802      	bhi.n	8002516 <uavcan_node_Health_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002510:	f06f 0302 	mvn.w	r3, #2
 8002514:	e088      	b.n	8002628 <uavcan_node_Health_1_0_serialize_+0x14c>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002516:	2300      	movs	r3, #0
 8002518:	61fb      	str	r3, [r7, #28]
    {   // saturated uint2 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	f003 0307 	and.w	r3, r3, #7
 8002520:	2b00      	cmp	r3, #0
 8002522:	d005      	beq.n	8002530 <uavcan_node_Health_1_0_serialize_+0x54>
 8002524:	4b43      	ldr	r3, [pc, #268]	; (8002634 <uavcan_node_Health_1_0_serialize_+0x158>)
 8002526:	4a44      	ldr	r2, [pc, #272]	; (8002638 <uavcan_node_Health_1_0_serialize_+0x15c>)
 8002528:	2185      	movs	r1, #133	; 0x85
 800252a:	4844      	ldr	r0, [pc, #272]	; (800263c <uavcan_node_Health_1_0_serialize_+0x160>)
 800252c:	f00b feec 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2ULL) <= (capacity_bytes * 8U));
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	2200      	movs	r2, #0
 8002534:	469a      	mov	sl, r3
 8002536:	4693      	mov	fp, r2
 8002538:	f11a 0402 	adds.w	r4, sl, #2
 800253c:	f14b 0500 	adc.w	r5, fp, #0
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	00db      	lsls	r3, r3, #3
 8002544:	2200      	movs	r2, #0
 8002546:	4698      	mov	r8, r3
 8002548:	4691      	mov	r9, r2
 800254a:	45a0      	cmp	r8, r4
 800254c:	eb79 0305 	sbcs.w	r3, r9, r5
 8002550:	d205      	bcs.n	800255e <uavcan_node_Health_1_0_serialize_+0x82>
 8002552:	4b3b      	ldr	r3, [pc, #236]	; (8002640 <uavcan_node_Health_1_0_serialize_+0x164>)
 8002554:	4a38      	ldr	r2, [pc, #224]	; (8002638 <uavcan_node_Health_1_0_serialize_+0x15c>)
 8002556:	2186      	movs	r1, #134	; 0x86
 8002558:	4838      	ldr	r0, [pc, #224]	; (800263c <uavcan_node_Health_1_0_serialize_+0x160>)
 800255a:	f00b fed5 	bl	800e308 <__assert_func>
        uint8_t _sat0_ = obj->value;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 3U)
 8002564:	7efb      	ldrb	r3, [r7, #27]
 8002566:	2b03      	cmp	r3, #3
 8002568:	d901      	bls.n	800256e <uavcan_node_Health_1_0_serialize_+0x92>
        {
            _sat0_ = 3U;
 800256a:	2303      	movs	r3, #3
 800256c:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	08db      	lsrs	r3, r3, #3
 8002572:	68ba      	ldr	r2, [r7, #8]
 8002574:	4413      	add	r3, r2
 8002576:	7efa      	ldrb	r2, [r7, #27]
 8002578:	701a      	strb	r2, [r3, #0]
        offset_bits += 2U;
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	3302      	adds	r3, #2
 800257e:	61fb      	str	r3, [r7, #28]
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	f003 0307 	and.w	r3, r3, #7
 8002586:	2b00      	cmp	r3, #0
 8002588:	d035      	beq.n	80025f6 <uavcan_node_Health_1_0_serialize_+0x11a>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	b2db      	uxtb	r3, r3
 800258e:	f003 0307 	and.w	r3, r3, #7
 8002592:	b2db      	uxtb	r3, r3
 8002594:	f1c3 0308 	rsb	r3, r3, #8
 8002598:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
 800259a:	7cfb      	ldrb	r3, [r7, #19]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d105      	bne.n	80025ac <uavcan_node_Health_1_0_serialize_+0xd0>
 80025a0:	4b28      	ldr	r3, [pc, #160]	; (8002644 <uavcan_node_Health_1_0_serialize_+0x168>)
 80025a2:	4a25      	ldr	r2, [pc, #148]	; (8002638 <uavcan_node_Health_1_0_serialize_+0x15c>)
 80025a4:	2192      	movs	r1, #146	; 0x92
 80025a6:	4825      	ldr	r0, [pc, #148]	; (800263c <uavcan_node_Health_1_0_serialize_+0x160>)
 80025a8:	f00b feae 	bl	800e308 <__assert_func>
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80025ac:	7cfb      	ldrb	r3, [r7, #19]
 80025ae:	9302      	str	r3, [sp, #8]
 80025b0:	f04f 0200 	mov.w	r2, #0
 80025b4:	f04f 0300 	mov.w	r3, #0
 80025b8:	e9cd 2300 	strd	r2, r3, [sp]
 80025bc:	69fa      	ldr	r2, [r7, #28]
 80025be:	6979      	ldr	r1, [r7, #20]
 80025c0:	68b8      	ldr	r0, [r7, #8]
 80025c2:	f7fe fe51 	bl	8001268 <nunavutSetUxx>
 80025c6:	4603      	mov	r3, r0
 80025c8:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 80025ca:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	da02      	bge.n	80025d8 <uavcan_node_Health_1_0_serialize_+0xfc>
        {
            return _err0_;
 80025d2:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80025d6:	e027      	b.n	8002628 <uavcan_node_Health_1_0_serialize_+0x14c>
        }
        offset_bits += _pad0_;
 80025d8:	7cfb      	ldrb	r3, [r7, #19]
 80025da:	69fa      	ldr	r2, [r7, #28]
 80025dc:	4413      	add	r3, r2
 80025de:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	f003 0307 	and.w	r3, r3, #7
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d005      	beq.n	80025f6 <uavcan_node_Health_1_0_serialize_+0x11a>
 80025ea:	4b12      	ldr	r3, [pc, #72]	; (8002634 <uavcan_node_Health_1_0_serialize_+0x158>)
 80025ec:	4a12      	ldr	r2, [pc, #72]	; (8002638 <uavcan_node_Health_1_0_serialize_+0x15c>)
 80025ee:	2199      	movs	r1, #153	; 0x99
 80025f0:	4812      	ldr	r0, [pc, #72]	; (800263c <uavcan_node_Health_1_0_serialize_+0x160>)
 80025f2:	f00b fe89 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits == 8ULL);
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	2b08      	cmp	r3, #8
 80025fa:	d005      	beq.n	8002608 <uavcan_node_Health_1_0_serialize_+0x12c>
 80025fc:	4b12      	ldr	r3, [pc, #72]	; (8002648 <uavcan_node_Health_1_0_serialize_+0x16c>)
 80025fe:	4a0e      	ldr	r2, [pc, #56]	; (8002638 <uavcan_node_Health_1_0_serialize_+0x15c>)
 8002600:	219c      	movs	r1, #156	; 0x9c
 8002602:	480e      	ldr	r0, [pc, #56]	; (800263c <uavcan_node_Health_1_0_serialize_+0x160>)
 8002604:	f00b fe80 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	f003 0307 	and.w	r3, r3, #7
 800260e:	2b00      	cmp	r3, #0
 8002610:	d005      	beq.n	800261e <uavcan_node_Health_1_0_serialize_+0x142>
 8002612:	4b08      	ldr	r3, [pc, #32]	; (8002634 <uavcan_node_Health_1_0_serialize_+0x158>)
 8002614:	4a08      	ldr	r2, [pc, #32]	; (8002638 <uavcan_node_Health_1_0_serialize_+0x15c>)
 8002616:	219d      	movs	r1, #157	; 0x9d
 8002618:	4808      	ldr	r0, [pc, #32]	; (800263c <uavcan_node_Health_1_0_serialize_+0x160>)
 800261a:	f00b fe75 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	08da      	lsrs	r2, r3, #3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3720      	adds	r7, #32
 800262c:	46bd      	mov	sp, r7
 800262e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002632:	bf00      	nop
 8002634:	08010f50 	.word	0x08010f50
 8002638:	08013028 	.word	0x08013028
 800263c:	080111c4 	.word	0x080111c4
 8002640:	0801122c 	.word	0x0801122c
 8002644:	08011038 	.word	0x08011038
 8002648:	0801125c 	.word	0x0801125c

0800264c <uavcan_node_Mode_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Mode_1_0_serialize_(
    const uavcan_node_Mode_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 800264c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002650:	b08c      	sub	sp, #48	; 0x30
 8002652:	af04      	add	r7, sp, #16
 8002654:	60f8      	str	r0, [r7, #12]
 8002656:	60b9      	str	r1, [r7, #8]
 8002658:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d005      	beq.n	800266c <uavcan_node_Mode_1_0_serialize_+0x20>
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d002      	beq.n	800266c <uavcan_node_Mode_1_0_serialize_+0x20>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d102      	bne.n	8002672 <uavcan_node_Mode_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800266c:	f06f 0301 	mvn.w	r3, #1
 8002670:	e092      	b.n	8002798 <uavcan_node_Mode_1_0_serialize_+0x14c>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	00db      	lsls	r3, r3, #3
 800267c:	2b07      	cmp	r3, #7
 800267e:	d802      	bhi.n	8002686 <uavcan_node_Mode_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002680:	f06f 0302 	mvn.w	r3, #2
 8002684:	e088      	b.n	8002798 <uavcan_node_Mode_1_0_serialize_+0x14c>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002686:	2300      	movs	r3, #0
 8002688:	61fb      	str	r3, [r7, #28]
    {   // saturated uint3 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	f003 0307 	and.w	r3, r3, #7
 8002690:	2b00      	cmp	r3, #0
 8002692:	d005      	beq.n	80026a0 <uavcan_node_Mode_1_0_serialize_+0x54>
 8002694:	4b43      	ldr	r3, [pc, #268]	; (80027a4 <uavcan_node_Mode_1_0_serialize_+0x158>)
 8002696:	4a44      	ldr	r2, [pc, #272]	; (80027a8 <uavcan_node_Mode_1_0_serialize_+0x15c>)
 8002698:	2185      	movs	r1, #133	; 0x85
 800269a:	4844      	ldr	r0, [pc, #272]	; (80027ac <uavcan_node_Mode_1_0_serialize_+0x160>)
 800269c:	f00b fe34 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 3ULL) <= (capacity_bytes * 8U));
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	2200      	movs	r2, #0
 80026a4:	469a      	mov	sl, r3
 80026a6:	4693      	mov	fp, r2
 80026a8:	f11a 0403 	adds.w	r4, sl, #3
 80026ac:	f14b 0500 	adc.w	r5, fp, #0
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	00db      	lsls	r3, r3, #3
 80026b4:	2200      	movs	r2, #0
 80026b6:	4698      	mov	r8, r3
 80026b8:	4691      	mov	r9, r2
 80026ba:	45a0      	cmp	r8, r4
 80026bc:	eb79 0305 	sbcs.w	r3, r9, r5
 80026c0:	d205      	bcs.n	80026ce <uavcan_node_Mode_1_0_serialize_+0x82>
 80026c2:	4b3b      	ldr	r3, [pc, #236]	; (80027b0 <uavcan_node_Mode_1_0_serialize_+0x164>)
 80026c4:	4a38      	ldr	r2, [pc, #224]	; (80027a8 <uavcan_node_Mode_1_0_serialize_+0x15c>)
 80026c6:	2186      	movs	r1, #134	; 0x86
 80026c8:	4838      	ldr	r0, [pc, #224]	; (80027ac <uavcan_node_Mode_1_0_serialize_+0x160>)
 80026ca:	f00b fe1d 	bl	800e308 <__assert_func>
        uint8_t _sat0_ = obj->value;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 7U)
 80026d4:	7efb      	ldrb	r3, [r7, #27]
 80026d6:	2b07      	cmp	r3, #7
 80026d8:	d901      	bls.n	80026de <uavcan_node_Mode_1_0_serialize_+0x92>
        {
            _sat0_ = 7U;
 80026da:	2307      	movs	r3, #7
 80026dc:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	08db      	lsrs	r3, r3, #3
 80026e2:	68ba      	ldr	r2, [r7, #8]
 80026e4:	4413      	add	r3, r2
 80026e6:	7efa      	ldrb	r2, [r7, #27]
 80026e8:	701a      	strb	r2, [r3, #0]
        offset_bits += 3U;
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	3303      	adds	r3, #3
 80026ee:	61fb      	str	r3, [r7, #28]
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	f003 0307 	and.w	r3, r3, #7
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d035      	beq.n	8002766 <uavcan_node_Mode_1_0_serialize_+0x11a>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	f003 0307 	and.w	r3, r3, #7
 8002702:	b2db      	uxtb	r3, r3
 8002704:	f1c3 0308 	rsb	r3, r3, #8
 8002708:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
 800270a:	7cfb      	ldrb	r3, [r7, #19]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d105      	bne.n	800271c <uavcan_node_Mode_1_0_serialize_+0xd0>
 8002710:	4b28      	ldr	r3, [pc, #160]	; (80027b4 <uavcan_node_Mode_1_0_serialize_+0x168>)
 8002712:	4a25      	ldr	r2, [pc, #148]	; (80027a8 <uavcan_node_Mode_1_0_serialize_+0x15c>)
 8002714:	2192      	movs	r1, #146	; 0x92
 8002716:	4825      	ldr	r0, [pc, #148]	; (80027ac <uavcan_node_Mode_1_0_serialize_+0x160>)
 8002718:	f00b fdf6 	bl	800e308 <__assert_func>
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800271c:	7cfb      	ldrb	r3, [r7, #19]
 800271e:	9302      	str	r3, [sp, #8]
 8002720:	f04f 0200 	mov.w	r2, #0
 8002724:	f04f 0300 	mov.w	r3, #0
 8002728:	e9cd 2300 	strd	r2, r3, [sp]
 800272c:	69fa      	ldr	r2, [r7, #28]
 800272e:	6979      	ldr	r1, [r7, #20]
 8002730:	68b8      	ldr	r0, [r7, #8]
 8002732:	f7fe fd99 	bl	8001268 <nunavutSetUxx>
 8002736:	4603      	mov	r3, r0
 8002738:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 800273a:	f997 3012 	ldrsb.w	r3, [r7, #18]
 800273e:	2b00      	cmp	r3, #0
 8002740:	da02      	bge.n	8002748 <uavcan_node_Mode_1_0_serialize_+0xfc>
        {
            return _err0_;
 8002742:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002746:	e027      	b.n	8002798 <uavcan_node_Mode_1_0_serialize_+0x14c>
        }
        offset_bits += _pad0_;
 8002748:	7cfb      	ldrb	r3, [r7, #19]
 800274a:	69fa      	ldr	r2, [r7, #28]
 800274c:	4413      	add	r3, r2
 800274e:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	f003 0307 	and.w	r3, r3, #7
 8002756:	2b00      	cmp	r3, #0
 8002758:	d005      	beq.n	8002766 <uavcan_node_Mode_1_0_serialize_+0x11a>
 800275a:	4b12      	ldr	r3, [pc, #72]	; (80027a4 <uavcan_node_Mode_1_0_serialize_+0x158>)
 800275c:	4a12      	ldr	r2, [pc, #72]	; (80027a8 <uavcan_node_Mode_1_0_serialize_+0x15c>)
 800275e:	2199      	movs	r1, #153	; 0x99
 8002760:	4812      	ldr	r0, [pc, #72]	; (80027ac <uavcan_node_Mode_1_0_serialize_+0x160>)
 8002762:	f00b fdd1 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits == 8ULL);
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	2b08      	cmp	r3, #8
 800276a:	d005      	beq.n	8002778 <uavcan_node_Mode_1_0_serialize_+0x12c>
 800276c:	4b12      	ldr	r3, [pc, #72]	; (80027b8 <uavcan_node_Mode_1_0_serialize_+0x16c>)
 800276e:	4a0e      	ldr	r2, [pc, #56]	; (80027a8 <uavcan_node_Mode_1_0_serialize_+0x15c>)
 8002770:	219c      	movs	r1, #156	; 0x9c
 8002772:	480e      	ldr	r0, [pc, #56]	; (80027ac <uavcan_node_Mode_1_0_serialize_+0x160>)
 8002774:	f00b fdc8 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	f003 0307 	and.w	r3, r3, #7
 800277e:	2b00      	cmp	r3, #0
 8002780:	d005      	beq.n	800278e <uavcan_node_Mode_1_0_serialize_+0x142>
 8002782:	4b08      	ldr	r3, [pc, #32]	; (80027a4 <uavcan_node_Mode_1_0_serialize_+0x158>)
 8002784:	4a08      	ldr	r2, [pc, #32]	; (80027a8 <uavcan_node_Mode_1_0_serialize_+0x15c>)
 8002786:	219d      	movs	r1, #157	; 0x9d
 8002788:	4808      	ldr	r0, [pc, #32]	; (80027ac <uavcan_node_Mode_1_0_serialize_+0x160>)
 800278a:	f00b fdbd 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	08da      	lsrs	r2, r3, #3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8002796:	2300      	movs	r3, #0
}
 8002798:	4618      	mov	r0, r3
 800279a:	3720      	adds	r7, #32
 800279c:	46bd      	mov	sp, r7
 800279e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027a2:	bf00      	nop
 80027a4:	08010f50 	.word	0x08010f50
 80027a8:	0801304c 	.word	0x0801304c
 80027ac:	08011270 	.word	0x08011270
 80027b0:	080112d8 	.word	0x080112d8
 80027b4:	08011038 	.word	0x08011038
 80027b8:	0801125c 	.word	0x0801125c

080027bc <uavcan_node_Heartbeat_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Heartbeat_1_0_serialize_(
    const uavcan_node_Heartbeat_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80027bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027c0:	b0a4      	sub	sp, #144	; 0x90
 80027c2:	af04      	add	r7, sp, #16
 80027c4:	65f8      	str	r0, [r7, #92]	; 0x5c
 80027c6:	65b9      	str	r1, [r7, #88]	; 0x58
 80027c8:	657a      	str	r2, [r7, #84]	; 0x54
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80027ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d005      	beq.n	80027dc <uavcan_node_Heartbeat_1_0_serialize_+0x20>
 80027d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d002      	beq.n	80027dc <uavcan_node_Heartbeat_1_0_serialize_+0x20>
 80027d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d102      	bne.n	80027e2 <uavcan_node_Heartbeat_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80027dc:	f06f 0301 	mvn.w	r3, #1
 80027e0:	e273      	b.n	8002cca <uavcan_node_Heartbeat_1_0_serialize_+0x50e>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80027e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	67bb      	str	r3, [r7, #120]	; 0x78
    if ((8U * (size_t) capacity_bytes) < 56UL)
 80027e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80027ea:	00db      	lsls	r3, r3, #3
 80027ec:	2b37      	cmp	r3, #55	; 0x37
 80027ee:	d802      	bhi.n	80027f6 <uavcan_node_Heartbeat_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80027f0:	f06f 0302 	mvn.w	r3, #2
 80027f4:	e269      	b.n	8002cca <uavcan_node_Heartbeat_1_0_serialize_+0x50e>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80027f6:	2300      	movs	r3, #0
 80027f8:	67fb      	str	r3, [r7, #124]	; 0x7c
    {   // saturated uint32 uptime
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80027fa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80027fc:	f003 0307 	and.w	r3, r3, #7
 8002800:	2b00      	cmp	r3, #0
 8002802:	d005      	beq.n	8002810 <uavcan_node_Heartbeat_1_0_serialize_+0x54>
 8002804:	4ba8      	ldr	r3, [pc, #672]	; (8002aa8 <uavcan_node_Heartbeat_1_0_serialize_+0x2ec>)
 8002806:	4aa9      	ldr	r2, [pc, #676]	; (8002aac <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8002808:	218a      	movs	r1, #138	; 0x8a
 800280a:	48a9      	ldr	r0, [pc, #676]	; (8002ab0 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 800280c:	f00b fd7c 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
 8002810:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002812:	2200      	movs	r2, #0
 8002814:	4698      	mov	r8, r3
 8002816:	4691      	mov	r9, r2
 8002818:	f118 0420 	adds.w	r4, r8, #32
 800281c:	f149 0500 	adc.w	r5, r9, #0
 8002820:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002822:	00db      	lsls	r3, r3, #3
 8002824:	2200      	movs	r2, #0
 8002826:	469a      	mov	sl, r3
 8002828:	4693      	mov	fp, r2
 800282a:	45a2      	cmp	sl, r4
 800282c:	eb7b 0305 	sbcs.w	r3, fp, r5
 8002830:	d205      	bcs.n	800283e <uavcan_node_Heartbeat_1_0_serialize_+0x82>
 8002832:	4ba0      	ldr	r3, [pc, #640]	; (8002ab4 <uavcan_node_Heartbeat_1_0_serialize_+0x2f8>)
 8002834:	4a9d      	ldr	r2, [pc, #628]	; (8002aac <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8002836:	218b      	movs	r1, #139	; 0x8b
 8002838:	489d      	ldr	r0, [pc, #628]	; (8002ab0 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 800283a:	f00b fd65 	bl	800e308 <__assert_func>
        // Saturation code not emitted -- native representation matches the serialized representation.
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, obj->uptime, 32U);
 800283e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2200      	movs	r2, #0
 8002844:	64bb      	str	r3, [r7, #72]	; 0x48
 8002846:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002848:	2320      	movs	r3, #32
 800284a:	9302      	str	r3, [sp, #8]
 800284c:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8002850:	e9cd 3400 	strd	r3, r4, [sp]
 8002854:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002856:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8002858:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800285a:	f7fe fd05 	bl	8001268 <nunavutSetUxx>
 800285e:	4603      	mov	r3, r0
 8002860:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
        if (_err0_ < 0)
 8002864:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 8002868:	2b00      	cmp	r3, #0
 800286a:	da02      	bge.n	8002872 <uavcan_node_Heartbeat_1_0_serialize_+0xb6>
        {
            return _err0_;
 800286c:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 8002870:	e22b      	b.n	8002cca <uavcan_node_Heartbeat_1_0_serialize_+0x50e>
        }
        offset_bits += 32U;
 8002872:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002874:	3320      	adds	r3, #32
 8002876:	67fb      	str	r3, [r7, #124]	; 0x7c
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002878:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800287a:	f003 0307 	and.w	r3, r3, #7
 800287e:	2b00      	cmp	r3, #0
 8002880:	d03a      	beq.n	80028f8 <uavcan_node_Heartbeat_1_0_serialize_+0x13c>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002882:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002884:	b2db      	uxtb	r3, r3
 8002886:	f003 0307 	and.w	r3, r3, #7
 800288a:	b2db      	uxtb	r3, r3
 800288c:	f1c3 0308 	rsb	r3, r3, #8
 8002890:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
        NUNAVUT_ASSERT(_pad0_ > 0);
 8002894:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8002898:	2b00      	cmp	r3, #0
 800289a:	d105      	bne.n	80028a8 <uavcan_node_Heartbeat_1_0_serialize_+0xec>
 800289c:	4b86      	ldr	r3, [pc, #536]	; (8002ab8 <uavcan_node_Heartbeat_1_0_serialize_+0x2fc>)
 800289e:	4a83      	ldr	r2, [pc, #524]	; (8002aac <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 80028a0:	2197      	movs	r1, #151	; 0x97
 80028a2:	4883      	ldr	r0, [pc, #524]	; (8002ab0 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 80028a4:	f00b fd30 	bl	800e308 <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80028a8:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80028ac:	9302      	str	r3, [sp, #8]
 80028ae:	f04f 0200 	mov.w	r2, #0
 80028b2:	f04f 0300 	mov.w	r3, #0
 80028b6:	e9cd 2300 	strd	r2, r3, [sp]
 80028ba:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80028bc:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80028be:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80028c0:	f7fe fcd2 	bl	8001268 <nunavutSetUxx>
 80028c4:	4603      	mov	r3, r0
 80028c6:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
        if (_err1_ < 0)
 80028ca:	f997 3075 	ldrsb.w	r3, [r7, #117]	; 0x75
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	da02      	bge.n	80028d8 <uavcan_node_Heartbeat_1_0_serialize_+0x11c>
        {
            return _err1_;
 80028d2:	f997 3075 	ldrsb.w	r3, [r7, #117]	; 0x75
 80028d6:	e1f8      	b.n	8002cca <uavcan_node_Heartbeat_1_0_serialize_+0x50e>
        }
        offset_bits += _pad0_;
 80028d8:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
 80028dc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80028de:	4413      	add	r3, r2
 80028e0:	67fb      	str	r3, [r7, #124]	; 0x7c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80028e2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80028e4:	f003 0307 	and.w	r3, r3, #7
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d005      	beq.n	80028f8 <uavcan_node_Heartbeat_1_0_serialize_+0x13c>
 80028ec:	4b6e      	ldr	r3, [pc, #440]	; (8002aa8 <uavcan_node_Heartbeat_1_0_serialize_+0x2ec>)
 80028ee:	4a6f      	ldr	r2, [pc, #444]	; (8002aac <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 80028f0:	219e      	movs	r1, #158	; 0x9e
 80028f2:	486f      	ldr	r0, [pc, #444]	; (8002ab0 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 80028f4:	f00b fd08 	bl	800e308 <__assert_func>
    }
    {   // uavcan.node.Health.1.0 health
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80028f8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80028fa:	f003 0307 	and.w	r3, r3, #7
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d005      	beq.n	800290e <uavcan_node_Heartbeat_1_0_serialize_+0x152>
 8002902:	4b69      	ldr	r3, [pc, #420]	; (8002aa8 <uavcan_node_Heartbeat_1_0_serialize_+0x2ec>)
 8002904:	4a69      	ldr	r2, [pc, #420]	; (8002aac <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8002906:	21a1      	movs	r1, #161	; 0xa1
 8002908:	4869      	ldr	r0, [pc, #420]	; (8002ab0 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 800290a:	f00b fcfd 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800290e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002910:	f003 0307 	and.w	r3, r3, #7
 8002914:	2b00      	cmp	r3, #0
 8002916:	d005      	beq.n	8002924 <uavcan_node_Heartbeat_1_0_serialize_+0x168>
 8002918:	4b63      	ldr	r3, [pc, #396]	; (8002aa8 <uavcan_node_Heartbeat_1_0_serialize_+0x2ec>)
 800291a:	4a64      	ldr	r2, [pc, #400]	; (8002aac <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 800291c:	21a2      	movs	r1, #162	; 0xa2
 800291e:	4864      	ldr	r0, [pc, #400]	; (8002ab0 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8002920:	f00b fcf2 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
 8002924:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002926:	2200      	movs	r2, #0
 8002928:	643b      	str	r3, [r7, #64]	; 0x40
 800292a:	647a      	str	r2, [r7, #68]	; 0x44
 800292c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8002930:	460b      	mov	r3, r1
 8002932:	3308      	adds	r3, #8
 8002934:	63bb      	str	r3, [r7, #56]	; 0x38
 8002936:	4613      	mov	r3, r2
 8002938:	f143 0300 	adc.w	r3, r3, #0
 800293c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800293e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002940:	00db      	lsls	r3, r3, #3
 8002942:	2200      	movs	r2, #0
 8002944:	633b      	str	r3, [r7, #48]	; 0x30
 8002946:	637a      	str	r2, [r7, #52]	; 0x34
 8002948:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800294c:	4623      	mov	r3, r4
 800294e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002952:	4602      	mov	r2, r0
 8002954:	4293      	cmp	r3, r2
 8002956:	462b      	mov	r3, r5
 8002958:	460a      	mov	r2, r1
 800295a:	4193      	sbcs	r3, r2
 800295c:	d205      	bcs.n	800296a <uavcan_node_Heartbeat_1_0_serialize_+0x1ae>
 800295e:	4b57      	ldr	r3, [pc, #348]	; (8002abc <uavcan_node_Heartbeat_1_0_serialize_+0x300>)
 8002960:	4a52      	ldr	r2, [pc, #328]	; (8002aac <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8002962:	21a3      	movs	r1, #163	; 0xa3
 8002964:	4852      	ldr	r0, [pc, #328]	; (8002ab0 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8002966:	f00b fccf 	bl	800e308 <__assert_func>
        size_t _size_bytes0_ = 1UL;  // Nested object (max) size, in bytes.
 800296a:	2301      	movs	r3, #1
 800296c:	66bb      	str	r3, [r7, #104]	; 0x68
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800296e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002970:	f003 0307 	and.w	r3, r3, #7
 8002974:	2b00      	cmp	r3, #0
 8002976:	d005      	beq.n	8002984 <uavcan_node_Heartbeat_1_0_serialize_+0x1c8>
 8002978:	4b4b      	ldr	r3, [pc, #300]	; (8002aa8 <uavcan_node_Heartbeat_1_0_serialize_+0x2ec>)
 800297a:	4a4c      	ldr	r2, [pc, #304]	; (8002aac <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 800297c:	21a5      	movs	r1, #165	; 0xa5
 800297e:	484c      	ldr	r0, [pc, #304]	; (8002ab0 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8002980:	f00b fcc2 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
 8002984:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002986:	08da      	lsrs	r2, r3, #3
 8002988:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800298a:	4413      	add	r3, r2
 800298c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800298e:	429a      	cmp	r2, r3
 8002990:	d205      	bcs.n	800299e <uavcan_node_Heartbeat_1_0_serialize_+0x1e2>
 8002992:	4b4b      	ldr	r3, [pc, #300]	; (8002ac0 <uavcan_node_Heartbeat_1_0_serialize_+0x304>)
 8002994:	4a45      	ldr	r2, [pc, #276]	; (8002aac <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8002996:	21a6      	movs	r1, #166	; 0xa6
 8002998:	4845      	ldr	r0, [pc, #276]	; (8002ab0 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 800299a:	f00b fcb5 	bl	800e308 <__assert_func>
        int8_t _err2_ = uavcan_node_Health_1_0_serialize_(
 800299e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029a0:	1d18      	adds	r0, r3, #4
            &obj->health, &buffer[offset_bits / 8U], &_size_bytes0_);
 80029a2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80029a4:	08da      	lsrs	r2, r3, #3
 80029a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80029a8:	1899      	adds	r1, r3, r2
        int8_t _err2_ = uavcan_node_Health_1_0_serialize_(
 80029aa:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80029ae:	461a      	mov	r2, r3
 80029b0:	f7ff fd94 	bl	80024dc <uavcan_node_Health_1_0_serialize_>
 80029b4:	4603      	mov	r3, r0
 80029b6:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
        if (_err2_ < 0)
 80029ba:	f997 3074 	ldrsb.w	r3, [r7, #116]	; 0x74
 80029be:	2b00      	cmp	r3, #0
 80029c0:	da02      	bge.n	80029c8 <uavcan_node_Heartbeat_1_0_serialize_+0x20c>
        {
            return _err2_;
 80029c2:	f997 3074 	ldrsb.w	r3, [r7, #116]	; 0x74
 80029c6:	e180      	b.n	8002cca <uavcan_node_Heartbeat_1_0_serialize_+0x50e>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 8ULL);
 80029c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80029ca:	00db      	lsls	r3, r3, #3
 80029cc:	2b08      	cmp	r3, #8
 80029ce:	d005      	beq.n	80029dc <uavcan_node_Heartbeat_1_0_serialize_+0x220>
 80029d0:	4b3c      	ldr	r3, [pc, #240]	; (8002ac4 <uavcan_node_Heartbeat_1_0_serialize_+0x308>)
 80029d2:	4a36      	ldr	r2, [pc, #216]	; (8002aac <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 80029d4:	21ae      	movs	r1, #174	; 0xae
 80029d6:	4836      	ldr	r0, [pc, #216]	; (8002ab0 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 80029d8:	f00b fc96 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 80029dc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80029de:	00db      	lsls	r3, r3, #3
 80029e0:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80029e2:	4413      	add	r3, r2
 80029e4:	67fb      	str	r3, [r7, #124]	; 0x7c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 80029e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80029e8:	00db      	lsls	r3, r3, #3
 80029ea:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d905      	bls.n	80029fc <uavcan_node_Heartbeat_1_0_serialize_+0x240>
 80029f0:	4b35      	ldr	r3, [pc, #212]	; (8002ac8 <uavcan_node_Heartbeat_1_0_serialize_+0x30c>)
 80029f2:	4a2e      	ldr	r2, [pc, #184]	; (8002aac <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 80029f4:	21b0      	movs	r1, #176	; 0xb0
 80029f6:	482e      	ldr	r0, [pc, #184]	; (8002ab0 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 80029f8:	f00b fc86 	bl	800e308 <__assert_func>
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80029fc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80029fe:	f003 0307 	and.w	r3, r3, #7
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d03a      	beq.n	8002a7c <uavcan_node_Heartbeat_1_0_serialize_+0x2c0>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 8002a06:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	f003 0307 	and.w	r3, r3, #7
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	f1c3 0308 	rsb	r3, r3, #8
 8002a14:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
        NUNAVUT_ASSERT(_pad1_ > 0);
 8002a18:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d105      	bne.n	8002a2c <uavcan_node_Heartbeat_1_0_serialize_+0x270>
 8002a20:	4b2a      	ldr	r3, [pc, #168]	; (8002acc <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 8002a22:	4a22      	ldr	r2, [pc, #136]	; (8002aac <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8002a24:	21b5      	movs	r1, #181	; 0xb5
 8002a26:	4822      	ldr	r0, [pc, #136]	; (8002ab0 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8002a28:	f00b fc6e 	bl	800e308 <__assert_func>
        const int8_t _err3_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8002a2c:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8002a30:	9302      	str	r3, [sp, #8]
 8002a32:	f04f 0200 	mov.w	r2, #0
 8002a36:	f04f 0300 	mov.w	r3, #0
 8002a3a:	e9cd 2300 	strd	r2, r3, [sp]
 8002a3e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002a40:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8002a42:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002a44:	f7fe fc10 	bl	8001268 <nunavutSetUxx>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
        if (_err3_ < 0)
 8002a4e:	f997 3072 	ldrsb.w	r3, [r7, #114]	; 0x72
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	da02      	bge.n	8002a5c <uavcan_node_Heartbeat_1_0_serialize_+0x2a0>
        {
            return _err3_;
 8002a56:	f997 3072 	ldrsb.w	r3, [r7, #114]	; 0x72
 8002a5a:	e136      	b.n	8002cca <uavcan_node_Heartbeat_1_0_serialize_+0x50e>
        }
        offset_bits += _pad1_;
 8002a5c:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8002a60:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002a62:	4413      	add	r3, r2
 8002a64:	67fb      	str	r3, [r7, #124]	; 0x7c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002a66:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a68:	f003 0307 	and.w	r3, r3, #7
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d005      	beq.n	8002a7c <uavcan_node_Heartbeat_1_0_serialize_+0x2c0>
 8002a70:	4b0d      	ldr	r3, [pc, #52]	; (8002aa8 <uavcan_node_Heartbeat_1_0_serialize_+0x2ec>)
 8002a72:	4a0e      	ldr	r2, [pc, #56]	; (8002aac <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8002a74:	21bc      	movs	r1, #188	; 0xbc
 8002a76:	480e      	ldr	r0, [pc, #56]	; (8002ab0 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8002a78:	f00b fc46 	bl	800e308 <__assert_func>
    }
    {   // uavcan.node.Mode.1.0 mode
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002a7c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a7e:	f003 0307 	and.w	r3, r3, #7
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d005      	beq.n	8002a92 <uavcan_node_Heartbeat_1_0_serialize_+0x2d6>
 8002a86:	4b08      	ldr	r3, [pc, #32]	; (8002aa8 <uavcan_node_Heartbeat_1_0_serialize_+0x2ec>)
 8002a88:	4a08      	ldr	r2, [pc, #32]	; (8002aac <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8002a8a:	21bf      	movs	r1, #191	; 0xbf
 8002a8c:	4808      	ldr	r0, [pc, #32]	; (8002ab0 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8002a8e:	f00b fc3b 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002a92:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a94:	f003 0307 	and.w	r3, r3, #7
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d019      	beq.n	8002ad0 <uavcan_node_Heartbeat_1_0_serialize_+0x314>
 8002a9c:	4b02      	ldr	r3, [pc, #8]	; (8002aa8 <uavcan_node_Heartbeat_1_0_serialize_+0x2ec>)
 8002a9e:	4a03      	ldr	r2, [pc, #12]	; (8002aac <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8002aa0:	21c0      	movs	r1, #192	; 0xc0
 8002aa2:	4803      	ldr	r0, [pc, #12]	; (8002ab0 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8002aa4:	f00b fc30 	bl	800e308 <__assert_func>
 8002aa8:	08010f50 	.word	0x08010f50
 8002aac:	08013000 	.word	0x08013000
 8002ab0:	08011308 	.word	0x08011308
 8002ab4:	08011374 	.word	0x08011374
 8002ab8:	08011038 	.word	0x08011038
 8002abc:	08011008 	.word	0x08011008
 8002ac0:	0801110c 	.word	0x0801110c
 8002ac4:	080113a4 	.word	0x080113a4
 8002ac8:	08011184 	.word	0x08011184
 8002acc:	080111ac 	.word	0x080111ac
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
 8002ad0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ad6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002ad8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8002adc:	460b      	mov	r3, r1
 8002ade:	3308      	adds	r3, #8
 8002ae0:	623b      	str	r3, [r7, #32]
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	f143 0300 	adc.w	r3, r3, #0
 8002ae8:	627b      	str	r3, [r7, #36]	; 0x24
 8002aea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002aec:	00db      	lsls	r3, r3, #3
 8002aee:	2200      	movs	r2, #0
 8002af0:	61bb      	str	r3, [r7, #24]
 8002af2:	61fa      	str	r2, [r7, #28]
 8002af4:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002af8:	4623      	mov	r3, r4
 8002afa:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002afe:	4602      	mov	r2, r0
 8002b00:	4293      	cmp	r3, r2
 8002b02:	462b      	mov	r3, r5
 8002b04:	460a      	mov	r2, r1
 8002b06:	4193      	sbcs	r3, r2
 8002b08:	d205      	bcs.n	8002b16 <uavcan_node_Heartbeat_1_0_serialize_+0x35a>
 8002b0a:	4b72      	ldr	r3, [pc, #456]	; (8002cd4 <uavcan_node_Heartbeat_1_0_serialize_+0x518>)
 8002b0c:	4a72      	ldr	r2, [pc, #456]	; (8002cd8 <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8002b0e:	21c1      	movs	r1, #193	; 0xc1
 8002b10:	4872      	ldr	r0, [pc, #456]	; (8002cdc <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8002b12:	f00b fbf9 	bl	800e308 <__assert_func>
        size_t _size_bytes1_ = 1UL;  // Nested object (max) size, in bytes.
 8002b16:	2301      	movs	r3, #1
 8002b18:	667b      	str	r3, [r7, #100]	; 0x64
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002b1a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b1c:	f003 0307 	and.w	r3, r3, #7
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d005      	beq.n	8002b30 <uavcan_node_Heartbeat_1_0_serialize_+0x374>
 8002b24:	4b6e      	ldr	r3, [pc, #440]	; (8002ce0 <uavcan_node_Heartbeat_1_0_serialize_+0x524>)
 8002b26:	4a6c      	ldr	r2, [pc, #432]	; (8002cd8 <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8002b28:	21c3      	movs	r1, #195	; 0xc3
 8002b2a:	486c      	ldr	r0, [pc, #432]	; (8002cdc <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8002b2c:	f00b fbec 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
 8002b30:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b32:	08da      	lsrs	r2, r3, #3
 8002b34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b36:	4413      	add	r3, r2
 8002b38:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d205      	bcs.n	8002b4a <uavcan_node_Heartbeat_1_0_serialize_+0x38e>
 8002b3e:	4b69      	ldr	r3, [pc, #420]	; (8002ce4 <uavcan_node_Heartbeat_1_0_serialize_+0x528>)
 8002b40:	4a65      	ldr	r2, [pc, #404]	; (8002cd8 <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8002b42:	21c4      	movs	r1, #196	; 0xc4
 8002b44:	4865      	ldr	r0, [pc, #404]	; (8002cdc <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8002b46:	f00b fbdf 	bl	800e308 <__assert_func>
        int8_t _err4_ = uavcan_node_Mode_1_0_serialize_(
 8002b4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b4c:	1d58      	adds	r0, r3, #5
            &obj->mode, &buffer[offset_bits / 8U], &_size_bytes1_);
 8002b4e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b50:	08db      	lsrs	r3, r3, #3
 8002b52:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002b54:	4413      	add	r3, r2
        int8_t _err4_ = uavcan_node_Mode_1_0_serialize_(
 8002b56:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	f7ff fd76 	bl	800264c <uavcan_node_Mode_1_0_serialize_>
 8002b60:	4603      	mov	r3, r0
 8002b62:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
        if (_err4_ < 0)
 8002b66:	f997 3071 	ldrsb.w	r3, [r7, #113]	; 0x71
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	da02      	bge.n	8002b74 <uavcan_node_Heartbeat_1_0_serialize_+0x3b8>
        {
            return _err4_;
 8002b6e:	f997 3071 	ldrsb.w	r3, [r7, #113]	; 0x71
 8002b72:	e0aa      	b.n	8002cca <uavcan_node_Heartbeat_1_0_serialize_+0x50e>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 8ULL);
 8002b74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b76:	00db      	lsls	r3, r3, #3
 8002b78:	2b08      	cmp	r3, #8
 8002b7a:	d005      	beq.n	8002b88 <uavcan_node_Heartbeat_1_0_serialize_+0x3cc>
 8002b7c:	4b5a      	ldr	r3, [pc, #360]	; (8002ce8 <uavcan_node_Heartbeat_1_0_serialize_+0x52c>)
 8002b7e:	4a56      	ldr	r2, [pc, #344]	; (8002cd8 <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8002b80:	21cc      	movs	r1, #204	; 0xcc
 8002b82:	4856      	ldr	r0, [pc, #344]	; (8002cdc <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8002b84:	f00b fbc0 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8002b88:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b8a:	00db      	lsls	r3, r3, #3
 8002b8c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002b8e:	4413      	add	r3, r2
 8002b90:	67fb      	str	r3, [r7, #124]	; 0x7c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 8002b92:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b94:	00db      	lsls	r3, r3, #3
 8002b96:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d905      	bls.n	8002ba8 <uavcan_node_Heartbeat_1_0_serialize_+0x3ec>
 8002b9c:	4b53      	ldr	r3, [pc, #332]	; (8002cec <uavcan_node_Heartbeat_1_0_serialize_+0x530>)
 8002b9e:	4a4e      	ldr	r2, [pc, #312]	; (8002cd8 <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8002ba0:	21ce      	movs	r1, #206	; 0xce
 8002ba2:	484e      	ldr	r0, [pc, #312]	; (8002cdc <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8002ba4:	f00b fbb0 	bl	800e308 <__assert_func>
    }
    {   // saturated uint8 vendor_specific_status_code
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002ba8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002baa:	f003 0307 	and.w	r3, r3, #7
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d005      	beq.n	8002bbe <uavcan_node_Heartbeat_1_0_serialize_+0x402>
 8002bb2:	4b4b      	ldr	r3, [pc, #300]	; (8002ce0 <uavcan_node_Heartbeat_1_0_serialize_+0x524>)
 8002bb4:	4a48      	ldr	r2, [pc, #288]	; (8002cd8 <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8002bb6:	21d1      	movs	r1, #209	; 0xd1
 8002bb8:	4848      	ldr	r0, [pc, #288]	; (8002cdc <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8002bba:	f00b fba5 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
 8002bbe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	613b      	str	r3, [r7, #16]
 8002bc4:	617a      	str	r2, [r7, #20]
 8002bc6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8002bca:	460b      	mov	r3, r1
 8002bcc:	3308      	adds	r3, #8
 8002bce:	60bb      	str	r3, [r7, #8]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	f143 0300 	adc.w	r3, r3, #0
 8002bd6:	60fb      	str	r3, [r7, #12]
 8002bd8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	2200      	movs	r2, #0
 8002bde:	603b      	str	r3, [r7, #0]
 8002be0:	607a      	str	r2, [r7, #4]
 8002be2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002be6:	4623      	mov	r3, r4
 8002be8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002bec:	4602      	mov	r2, r0
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	462b      	mov	r3, r5
 8002bf2:	460a      	mov	r2, r1
 8002bf4:	4193      	sbcs	r3, r2
 8002bf6:	d205      	bcs.n	8002c04 <uavcan_node_Heartbeat_1_0_serialize_+0x448>
 8002bf8:	4b36      	ldr	r3, [pc, #216]	; (8002cd4 <uavcan_node_Heartbeat_1_0_serialize_+0x518>)
 8002bfa:	4a37      	ldr	r2, [pc, #220]	; (8002cd8 <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8002bfc:	21d2      	movs	r1, #210	; 0xd2
 8002bfe:	4837      	ldr	r0, [pc, #220]	; (8002cdc <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8002c00:	f00b fb82 	bl	800e308 <__assert_func>
        // Saturation code not emitted -- native representation matches the serialized representation.
        buffer[offset_bits / 8U] = (uint8_t)(obj->vendor_specific_status_code);  // C std, 6.3.1.3 Signed and unsigned integers
 8002c04:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002c06:	08db      	lsrs	r3, r3, #3
 8002c08:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002c0a:	4413      	add	r3, r2
 8002c0c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002c0e:	7992      	ldrb	r2, [r2, #6]
 8002c10:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8002c12:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002c14:	3308      	adds	r3, #8
 8002c16:	67fb      	str	r3, [r7, #124]	; 0x7c
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002c18:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002c1a:	f003 0307 	and.w	r3, r3, #7
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d03a      	beq.n	8002c98 <uavcan_node_Heartbeat_1_0_serialize_+0x4dc>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8002c22:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	f003 0307 	and.w	r3, r3, #7
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	f1c3 0308 	rsb	r3, r3, #8
 8002c30:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
        NUNAVUT_ASSERT(_pad2_ > 0);
 8002c34:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d105      	bne.n	8002c48 <uavcan_node_Heartbeat_1_0_serialize_+0x48c>
 8002c3c:	4b2c      	ldr	r3, [pc, #176]	; (8002cf0 <uavcan_node_Heartbeat_1_0_serialize_+0x534>)
 8002c3e:	4a26      	ldr	r2, [pc, #152]	; (8002cd8 <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8002c40:	21da      	movs	r1, #218	; 0xda
 8002c42:	4826      	ldr	r0, [pc, #152]	; (8002cdc <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8002c44:	f00b fb60 	bl	800e308 <__assert_func>
        const int8_t _err5_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 8002c48:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 8002c4c:	9302      	str	r3, [sp, #8]
 8002c4e:	f04f 0200 	mov.w	r2, #0
 8002c52:	f04f 0300 	mov.w	r3, #0
 8002c56:	e9cd 2300 	strd	r2, r3, [sp]
 8002c5a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002c5c:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8002c5e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002c60:	f7fe fb02 	bl	8001268 <nunavutSetUxx>
 8002c64:	4603      	mov	r3, r0
 8002c66:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
        if (_err5_ < 0)
 8002c6a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	da02      	bge.n	8002c78 <uavcan_node_Heartbeat_1_0_serialize_+0x4bc>
        {
            return _err5_;
 8002c72:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8002c76:	e028      	b.n	8002cca <uavcan_node_Heartbeat_1_0_serialize_+0x50e>
        }
        offset_bits += _pad2_;
 8002c78:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 8002c7c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002c7e:	4413      	add	r3, r2
 8002c80:	67fb      	str	r3, [r7, #124]	; 0x7c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002c82:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002c84:	f003 0307 	and.w	r3, r3, #7
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d005      	beq.n	8002c98 <uavcan_node_Heartbeat_1_0_serialize_+0x4dc>
 8002c8c:	4b14      	ldr	r3, [pc, #80]	; (8002ce0 <uavcan_node_Heartbeat_1_0_serialize_+0x524>)
 8002c8e:	4a12      	ldr	r2, [pc, #72]	; (8002cd8 <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8002c90:	21e1      	movs	r1, #225	; 0xe1
 8002c92:	4812      	ldr	r0, [pc, #72]	; (8002cdc <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8002c94:	f00b fb38 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits == 56ULL);
 8002c98:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002c9a:	2b38      	cmp	r3, #56	; 0x38
 8002c9c:	d005      	beq.n	8002caa <uavcan_node_Heartbeat_1_0_serialize_+0x4ee>
 8002c9e:	4b15      	ldr	r3, [pc, #84]	; (8002cf4 <uavcan_node_Heartbeat_1_0_serialize_+0x538>)
 8002ca0:	4a0d      	ldr	r2, [pc, #52]	; (8002cd8 <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8002ca2:	21e4      	movs	r1, #228	; 0xe4
 8002ca4:	480d      	ldr	r0, [pc, #52]	; (8002cdc <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8002ca6:	f00b fb2f 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002caa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002cac:	f003 0307 	and.w	r3, r3, #7
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d005      	beq.n	8002cc0 <uavcan_node_Heartbeat_1_0_serialize_+0x504>
 8002cb4:	4b0a      	ldr	r3, [pc, #40]	; (8002ce0 <uavcan_node_Heartbeat_1_0_serialize_+0x524>)
 8002cb6:	4a08      	ldr	r2, [pc, #32]	; (8002cd8 <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8002cb8:	21e5      	movs	r1, #229	; 0xe5
 8002cba:	4808      	ldr	r0, [pc, #32]	; (8002cdc <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8002cbc:	f00b fb24 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002cc0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002cc2:	08da      	lsrs	r2, r3, #3
 8002cc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cc6:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8002cc8:	2300      	movs	r3, #0
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3780      	adds	r7, #128	; 0x80
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cd4:	08011008 	.word	0x08011008
 8002cd8:	08013000 	.word	0x08013000
 8002cdc:	08011308 	.word	0x08011308
 8002ce0:	08010f50 	.word	0x08010f50
 8002ce4:	080113c4 	.word	0x080113c4
 8002ce8:	080113fc 	.word	0x080113fc
 8002cec:	08011184 	.word	0x08011184
 8002cf0:	0801141c 	.word	0x0801141c
 8002cf4:	08011428 	.word	0x08011428

08002cf8 <uavcan_primitive_array_Real64_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real64_1_0_serialize_(
    const uavcan_primitive_array_Real64_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002cf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cfc:	b092      	sub	sp, #72	; 0x48
 8002cfe:	af04      	add	r7, sp, #16
 8002d00:	6278      	str	r0, [r7, #36]	; 0x24
 8002d02:	6239      	str	r1, [r7, #32]
 8002d04:	61fa      	str	r2, [r7, #28]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d005      	beq.n	8002d18 <uavcan_primitive_array_Real64_1_0_serialize_+0x20>
 8002d0c:	6a3b      	ldr	r3, [r7, #32]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d002      	beq.n	8002d18 <uavcan_primitive_array_Real64_1_0_serialize_+0x20>
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d102      	bne.n	8002d1e <uavcan_primitive_array_Real64_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002d18:	f06f 0301 	mvn.w	r3, #1
 8002d1c:	e107      	b.n	8002f2e <uavcan_primitive_array_Real64_1_0_serialize_+0x236>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	62fb      	str	r3, [r7, #44]	; 0x2c
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8002d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d26:	00db      	lsls	r3, r3, #3
 8002d28:	f640 0207 	movw	r2, #2055	; 0x807
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d802      	bhi.n	8002d36 <uavcan_primitive_array_Real64_1_0_serialize_+0x3e>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002d30:	f06f 0302 	mvn.w	r3, #2
 8002d34:	e0fb      	b.n	8002f2e <uavcan_primitive_array_Real64_1_0_serialize_+0x236>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002d36:	2300      	movs	r3, #0
 8002d38:	637b      	str	r3, [r7, #52]	; 0x34
    {   // saturated float64[<=32] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002d3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d3c:	f003 0307 	and.w	r3, r3, #7
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d005      	beq.n	8002d50 <uavcan_primitive_array_Real64_1_0_serialize_+0x58>
 8002d44:	4b7c      	ldr	r3, [pc, #496]	; (8002f38 <uavcan_primitive_array_Real64_1_0_serialize_+0x240>)
 8002d46:	4a7d      	ldr	r2, [pc, #500]	; (8002f3c <uavcan_primitive_array_Real64_1_0_serialize_+0x244>)
 8002d48:	2180      	movs	r1, #128	; 0x80
 8002d4a:	487d      	ldr	r0, [pc, #500]	; (8002f40 <uavcan_primitive_array_Real64_1_0_serialize_+0x248>)
 8002d4c:	f00b fadc 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 8002d50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d52:	2200      	movs	r2, #0
 8002d54:	613b      	str	r3, [r7, #16]
 8002d56:	617a      	str	r2, [r7, #20]
 8002d58:	f640 0308 	movw	r3, #2056	; 0x808
 8002d5c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002d60:	4602      	mov	r2, r0
 8002d62:	eb12 0803 	adds.w	r8, r2, r3
 8002d66:	460b      	mov	r3, r1
 8002d68:	f143 0900 	adc.w	r9, r3, #0
 8002d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d6e:	00db      	lsls	r3, r3, #3
 8002d70:	2200      	movs	r2, #0
 8002d72:	60bb      	str	r3, [r7, #8]
 8002d74:	60fa      	str	r2, [r7, #12]
 8002d76:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8002d7a:	460b      	mov	r3, r1
 8002d7c:	4543      	cmp	r3, r8
 8002d7e:	4613      	mov	r3, r2
 8002d80:	eb73 0309 	sbcs.w	r3, r3, r9
 8002d84:	d205      	bcs.n	8002d92 <uavcan_primitive_array_Real64_1_0_serialize_+0x9a>
 8002d86:	4b6f      	ldr	r3, [pc, #444]	; (8002f44 <uavcan_primitive_array_Real64_1_0_serialize_+0x24c>)
 8002d88:	4a6c      	ldr	r2, [pc, #432]	; (8002f3c <uavcan_primitive_array_Real64_1_0_serialize_+0x244>)
 8002d8a:	2181      	movs	r1, #129	; 0x81
 8002d8c:	486c      	ldr	r0, [pc, #432]	; (8002f40 <uavcan_primitive_array_Real64_1_0_serialize_+0x248>)
 8002d8e:	f00b fabb 	bl	800e308 <__assert_func>
        if (obj->value.count > 32)
 8002d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d94:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002d98:	2b20      	cmp	r3, #32
 8002d9a:	d902      	bls.n	8002da2 <uavcan_primitive_array_Real64_1_0_serialize_+0xaa>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8002d9c:	f06f 0309 	mvn.w	r3, #9
 8002da0:	e0c5      	b.n	8002f2e <uavcan_primitive_array_Real64_1_0_serialize_+0x236>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8002da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da4:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 8002da8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002daa:	08db      	lsrs	r3, r3, #3
 8002dac:	6a3a      	ldr	r2, [r7, #32]
 8002dae:	4413      	add	r3, r2
 8002db0:	b2ca      	uxtb	r2, r1
 8002db2:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8002db4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002db6:	3308      	adds	r3, #8
 8002db8:	637b      	str	r3, [r7, #52]	; 0x34
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002dba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dbc:	f003 0307 	and.w	r3, r3, #7
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d005      	beq.n	8002dd0 <uavcan_primitive_array_Real64_1_0_serialize_+0xd8>
 8002dc4:	4b5c      	ldr	r3, [pc, #368]	; (8002f38 <uavcan_primitive_array_Real64_1_0_serialize_+0x240>)
 8002dc6:	4a5d      	ldr	r2, [pc, #372]	; (8002f3c <uavcan_primitive_array_Real64_1_0_serialize_+0x244>)
 8002dc8:	2189      	movs	r1, #137	; 0x89
 8002dca:	485d      	ldr	r0, [pc, #372]	; (8002f40 <uavcan_primitive_array_Real64_1_0_serialize_+0x248>)
 8002dcc:	f00b fa9c 	bl	800e308 <__assert_func>
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	633b      	str	r3, [r7, #48]	; 0x30
 8002dd4:	e041      	b.n	8002e5a <uavcan_primitive_array_Real64_1_0_serialize_+0x162>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002dd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dd8:	f003 0307 	and.w	r3, r3, #7
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d005      	beq.n	8002dec <uavcan_primitive_array_Real64_1_0_serialize_+0xf4>
 8002de0:	4b55      	ldr	r3, [pc, #340]	; (8002f38 <uavcan_primitive_array_Real64_1_0_serialize_+0x240>)
 8002de2:	4a56      	ldr	r2, [pc, #344]	; (8002f3c <uavcan_primitive_array_Real64_1_0_serialize_+0x244>)
 8002de4:	218c      	movs	r1, #140	; 0x8c
 8002de6:	4856      	ldr	r0, [pc, #344]	; (8002f40 <uavcan_primitive_array_Real64_1_0_serialize_+0x248>)
 8002de8:	f00b fa8e 	bl	800e308 <__assert_func>
            NUNAVUT_ASSERT((offset_bits + 64ULL) <= (capacity_bytes * 8U));
 8002dec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dee:	2200      	movs	r2, #0
 8002df0:	469a      	mov	sl, r3
 8002df2:	4693      	mov	fp, r2
 8002df4:	f11a 0440 	adds.w	r4, sl, #64	; 0x40
 8002df8:	f14b 0500 	adc.w	r5, fp, #0
 8002dfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dfe:	00db      	lsls	r3, r3, #3
 8002e00:	2200      	movs	r2, #0
 8002e02:	603b      	str	r3, [r7, #0]
 8002e04:	607a      	str	r2, [r7, #4]
 8002e06:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	42a3      	cmp	r3, r4
 8002e0e:	4613      	mov	r3, r2
 8002e10:	41ab      	sbcs	r3, r5
 8002e12:	d205      	bcs.n	8002e20 <uavcan_primitive_array_Real64_1_0_serialize_+0x128>
 8002e14:	4b4c      	ldr	r3, [pc, #304]	; (8002f48 <uavcan_primitive_array_Real64_1_0_serialize_+0x250>)
 8002e16:	4a49      	ldr	r2, [pc, #292]	; (8002f3c <uavcan_primitive_array_Real64_1_0_serialize_+0x244>)
 8002e18:	218d      	movs	r1, #141	; 0x8d
 8002e1a:	4849      	ldr	r0, [pc, #292]	; (8002f40 <uavcan_primitive_array_Real64_1_0_serialize_+0x248>)
 8002e1c:	f00b fa74 	bl	800e308 <__assert_func>
            // Saturation code not emitted -- assume the native representation of float64 is conformant.
            static_assert(NUNAVUT_PLATFORM_IEEE754_DOUBLE, "Native IEEE754 binary64 required. TODO: relax constraint");
            const int8_t _err0_ = nunavutSetF64(&buffer[0], capacity_bytes, offset_bits, obj->value.elements[_index0_]);
 8002e20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e24:	00db      	lsls	r3, r3, #3
 8002e26:	4413      	add	r3, r2
 8002e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e2c:	e9cd 2300 	strd	r2, r3, [sp]
 8002e30:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e32:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002e34:	6a38      	ldr	r0, [r7, #32]
 8002e36:	f7fe feed 	bl	8001c14 <nunavutSetF64>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
            if (_err0_ < 0)
 8002e40:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	da02      	bge.n	8002e4e <uavcan_primitive_array_Real64_1_0_serialize_+0x156>
            {
                return _err0_;
 8002e48:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8002e4c:	e06f      	b.n	8002f2e <uavcan_primitive_array_Real64_1_0_serialize_+0x236>
            }
            offset_bits += 64U;
 8002e4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e50:	3340      	adds	r3, #64	; 0x40
 8002e52:	637b      	str	r3, [r7, #52]	; 0x34
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8002e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e56:	3301      	adds	r3, #1
 8002e58:	633b      	str	r3, [r7, #48]	; 0x30
 8002e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002e60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d3b7      	bcc.n	8002dd6 <uavcan_primitive_array_Real64_1_0_serialize_+0xde>
        }
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002e66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e68:	f003 0307 	and.w	r3, r3, #7
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d03a      	beq.n	8002ee6 <uavcan_primitive_array_Real64_1_0_serialize_+0x1ee>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002e70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	f003 0307 	and.w	r3, r3, #7
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	f1c3 0308 	rsb	r3, r3, #8
 8002e7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        NUNAVUT_ASSERT(_pad0_ > 0);
 8002e82:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d105      	bne.n	8002e96 <uavcan_primitive_array_Real64_1_0_serialize_+0x19e>
 8002e8a:	4b30      	ldr	r3, [pc, #192]	; (8002f4c <uavcan_primitive_array_Real64_1_0_serialize_+0x254>)
 8002e8c:	4a2b      	ldr	r2, [pc, #172]	; (8002f3c <uavcan_primitive_array_Real64_1_0_serialize_+0x244>)
 8002e8e:	219b      	movs	r1, #155	; 0x9b
 8002e90:	482b      	ldr	r0, [pc, #172]	; (8002f40 <uavcan_primitive_array_Real64_1_0_serialize_+0x248>)
 8002e92:	f00b fa39 	bl	800e308 <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002e96:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002e9a:	9302      	str	r3, [sp, #8]
 8002e9c:	f04f 0200 	mov.w	r2, #0
 8002ea0:	f04f 0300 	mov.w	r3, #0
 8002ea4:	e9cd 2300 	strd	r2, r3, [sp]
 8002ea8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002eaa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002eac:	6a38      	ldr	r0, [r7, #32]
 8002eae:	f7fe f9db 	bl	8001268 <nunavutSetUxx>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        if (_err1_ < 0)
 8002eb8:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	da02      	bge.n	8002ec6 <uavcan_primitive_array_Real64_1_0_serialize_+0x1ce>
        {
            return _err1_;
 8002ec0:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8002ec4:	e033      	b.n	8002f2e <uavcan_primitive_array_Real64_1_0_serialize_+0x236>
        }
        offset_bits += _pad0_;
 8002ec6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002eca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ecc:	4413      	add	r3, r2
 8002ece:	637b      	str	r3, [r7, #52]	; 0x34
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002ed0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ed2:	f003 0307 	and.w	r3, r3, #7
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d005      	beq.n	8002ee6 <uavcan_primitive_array_Real64_1_0_serialize_+0x1ee>
 8002eda:	4b17      	ldr	r3, [pc, #92]	; (8002f38 <uavcan_primitive_array_Real64_1_0_serialize_+0x240>)
 8002edc:	4a17      	ldr	r2, [pc, #92]	; (8002f3c <uavcan_primitive_array_Real64_1_0_serialize_+0x244>)
 8002ede:	21a2      	movs	r1, #162	; 0xa2
 8002ee0:	4817      	ldr	r0, [pc, #92]	; (8002f40 <uavcan_primitive_array_Real64_1_0_serialize_+0x248>)
 8002ee2:	f00b fa11 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 8ULL);
 8002ee6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ee8:	2b07      	cmp	r3, #7
 8002eea:	d805      	bhi.n	8002ef8 <uavcan_primitive_array_Real64_1_0_serialize_+0x200>
 8002eec:	4b18      	ldr	r3, [pc, #96]	; (8002f50 <uavcan_primitive_array_Real64_1_0_serialize_+0x258>)
 8002eee:	4a13      	ldr	r2, [pc, #76]	; (8002f3c <uavcan_primitive_array_Real64_1_0_serialize_+0x244>)
 8002ef0:	21a5      	movs	r1, #165	; 0xa5
 8002ef2:	4813      	ldr	r0, [pc, #76]	; (8002f40 <uavcan_primitive_array_Real64_1_0_serialize_+0x248>)
 8002ef4:	f00b fa08 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);
 8002ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002efa:	f640 0208 	movw	r2, #2056	; 0x808
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d905      	bls.n	8002f0e <uavcan_primitive_array_Real64_1_0_serialize_+0x216>
 8002f02:	4b14      	ldr	r3, [pc, #80]	; (8002f54 <uavcan_primitive_array_Real64_1_0_serialize_+0x25c>)
 8002f04:	4a0d      	ldr	r2, [pc, #52]	; (8002f3c <uavcan_primitive_array_Real64_1_0_serialize_+0x244>)
 8002f06:	21a6      	movs	r1, #166	; 0xa6
 8002f08:	480d      	ldr	r0, [pc, #52]	; (8002f40 <uavcan_primitive_array_Real64_1_0_serialize_+0x248>)
 8002f0a:	f00b f9fd 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002f0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f10:	f003 0307 	and.w	r3, r3, #7
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d005      	beq.n	8002f24 <uavcan_primitive_array_Real64_1_0_serialize_+0x22c>
 8002f18:	4b07      	ldr	r3, [pc, #28]	; (8002f38 <uavcan_primitive_array_Real64_1_0_serialize_+0x240>)
 8002f1a:	4a08      	ldr	r2, [pc, #32]	; (8002f3c <uavcan_primitive_array_Real64_1_0_serialize_+0x244>)
 8002f1c:	21a7      	movs	r1, #167	; 0xa7
 8002f1e:	4808      	ldr	r0, [pc, #32]	; (8002f40 <uavcan_primitive_array_Real64_1_0_serialize_+0x248>)
 8002f20:	f00b f9f2 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002f24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f26:	08da      	lsrs	r2, r3, #3
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3738      	adds	r7, #56	; 0x38
 8002f32:	46bd      	mov	sp, r7
 8002f34:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f38:	08010f50 	.word	0x08010f50
 8002f3c:	08013848 	.word	0x08013848
 8002f40:	08011440 	.word	0x08011440
 8002f44:	080114b4 	.word	0x080114b4
 8002f48:	080114e8 	.word	0x080114e8
 8002f4c:	08011038 	.word	0x08011038
 8002f50:	08011044 	.word	0x08011044
 8002f54:	08011518 	.word	0x08011518

08002f58 <uavcan_primitive_array_Real64_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real64_1_0_deserialize_(
    uavcan_primitive_array_Real64_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b088      	sub	sp, #32
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	60f8      	str	r0, [r7, #12]
 8002f60:	60b9      	str	r1, [r7, #8]
 8002f62:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d009      	beq.n	8002f7e <uavcan_primitive_array_Real64_1_0_deserialize_+0x26>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d006      	beq.n	8002f7e <uavcan_primitive_array_Real64_1_0_deserialize_+0x26>
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d106      	bne.n	8002f84 <uavcan_primitive_array_Real64_1_0_deserialize_+0x2c>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d002      	beq.n	8002f84 <uavcan_primitive_array_Real64_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002f7e:	f06f 0301 	mvn.w	r3, #1
 8002f82:	e08b      	b.n	800309c <uavcan_primitive_array_Real64_1_0_deserialize_+0x144>
    }
    if (buffer == NULL)
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d101      	bne.n	8002f8e <uavcan_primitive_array_Real64_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002f8a:	4b46      	ldr	r3, [pc, #280]	; (80030a4 <uavcan_primitive_array_Real64_1_0_deserialize_+0x14c>)
 8002f8c:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	00db      	lsls	r3, r3, #3
 8002f98:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	61fb      	str	r3, [r7, #28]
    // saturated float64[<=32] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	f003 0307 	and.w	r3, r3, #7
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d005      	beq.n	8002fb4 <uavcan_primitive_array_Real64_1_0_deserialize_+0x5c>
 8002fa8:	4b3f      	ldr	r3, [pc, #252]	; (80030a8 <uavcan_primitive_array_Real64_1_0_deserialize_+0x150>)
 8002faa:	4a40      	ldr	r2, [pc, #256]	; (80030ac <uavcan_primitive_array_Real64_1_0_deserialize_+0x154>)
 8002fac:	21ce      	movs	r1, #206	; 0xce
 8002fae:	4840      	ldr	r0, [pc, #256]	; (80030b0 <uavcan_primitive_array_Real64_1_0_deserialize_+0x158>)
 8002fb0:	f00b f9aa 	bl	800e308 <__assert_func>
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	3308      	adds	r3, #8
 8002fb8:	693a      	ldr	r2, [r7, #16]
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d309      	bcc.n	8002fd2 <uavcan_primitive_array_Real64_1_0_deserialize_+0x7a>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	08db      	lsrs	r3, r3, #3
 8002fc2:	68ba      	ldr	r2, [r7, #8]
 8002fc4:	4413      	add	r3, r2
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	461a      	mov	r2, r3
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8002fd0:	e003      	b.n	8002fda <uavcan_primitive_array_Real64_1_0_deserialize_+0x82>
    }
    else
    {
        out_obj->value.count = 0U;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	3308      	adds	r3, #8
 8002fde:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 32U)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002fe6:	2b20      	cmp	r3, #32
 8002fe8:	d902      	bls.n	8002ff0 <uavcan_primitive_array_Real64_1_0_deserialize_+0x98>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8002fea:	f06f 0309 	mvn.w	r3, #9
 8002fee:	e055      	b.n	800309c <uavcan_primitive_array_Real64_1_0_deserialize_+0x144>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	f003 0307 	and.w	r3, r3, #7
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d005      	beq.n	8003006 <uavcan_primitive_array_Real64_1_0_deserialize_+0xae>
 8002ffa:	4b2b      	ldr	r3, [pc, #172]	; (80030a8 <uavcan_primitive_array_Real64_1_0_deserialize_+0x150>)
 8002ffc:	4a2b      	ldr	r2, [pc, #172]	; (80030ac <uavcan_primitive_array_Real64_1_0_deserialize_+0x154>)
 8002ffe:	21dd      	movs	r1, #221	; 0xdd
 8003000:	482b      	ldr	r0, [pc, #172]	; (80030b0 <uavcan_primitive_array_Real64_1_0_deserialize_+0x158>)
 8003002:	f00b f981 	bl	800e308 <__assert_func>
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8003006:	2300      	movs	r3, #0
 8003008:	61bb      	str	r3, [r7, #24]
 800300a:	e01d      	b.n	8003048 <uavcan_primitive_array_Real64_1_0_deserialize_+0xf0>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	f003 0307 	and.w	r3, r3, #7
 8003012:	2b00      	cmp	r3, #0
 8003014:	d005      	beq.n	8003022 <uavcan_primitive_array_Real64_1_0_deserialize_+0xca>
 8003016:	4b24      	ldr	r3, [pc, #144]	; (80030a8 <uavcan_primitive_array_Real64_1_0_deserialize_+0x150>)
 8003018:	4a24      	ldr	r2, [pc, #144]	; (80030ac <uavcan_primitive_array_Real64_1_0_deserialize_+0x154>)
 800301a:	21e0      	movs	r1, #224	; 0xe0
 800301c:	4824      	ldr	r0, [pc, #144]	; (80030b0 <uavcan_primitive_array_Real64_1_0_deserialize_+0x158>)
 800301e:	f00b f973 	bl	800e308 <__assert_func>
        out_obj->value.elements[_index1_] = nunavutGetF64(&buffer[0], capacity_bytes, offset_bits);
 8003022:	69fa      	ldr	r2, [r7, #28]
 8003024:	6979      	ldr	r1, [r7, #20]
 8003026:	68b8      	ldr	r0, [r7, #8]
 8003028:	f7fe fe0e 	bl	8001c48 <nunavutGetF64>
 800302c:	4602      	mov	r2, r0
 800302e:	460b      	mov	r3, r1
 8003030:	68f8      	ldr	r0, [r7, #12]
 8003032:	69b9      	ldr	r1, [r7, #24]
 8003034:	00c9      	lsls	r1, r1, #3
 8003036:	4401      	add	r1, r0
 8003038:	e9c1 2300 	strd	r2, r3, [r1]
        offset_bits += 64U;
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	3340      	adds	r3, #64	; 0x40
 8003040:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	3301      	adds	r3, #1
 8003046:	61bb      	str	r3, [r7, #24]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800304e:	69ba      	ldr	r2, [r7, #24]
 8003050:	429a      	cmp	r2, r3
 8003052:	d3db      	bcc.n	800300c <uavcan_primitive_array_Real64_1_0_deserialize_+0xb4>
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	3307      	adds	r3, #7
 8003058:	f023 0307 	bic.w	r3, r3, #7
 800305c:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	f003 0307 	and.w	r3, r3, #7
 8003064:	2b00      	cmp	r3, #0
 8003066:	d005      	beq.n	8003074 <uavcan_primitive_array_Real64_1_0_deserialize_+0x11c>
 8003068:	4b0f      	ldr	r3, [pc, #60]	; (80030a8 <uavcan_primitive_array_Real64_1_0_deserialize_+0x150>)
 800306a:	4a10      	ldr	r2, [pc, #64]	; (80030ac <uavcan_primitive_array_Real64_1_0_deserialize_+0x154>)
 800306c:	21e5      	movs	r1, #229	; 0xe5
 800306e:	4810      	ldr	r0, [pc, #64]	; (80030b0 <uavcan_primitive_array_Real64_1_0_deserialize_+0x158>)
 8003070:	f00b f94a 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003074:	6939      	ldr	r1, [r7, #16]
 8003076:	69f8      	ldr	r0, [r7, #28]
 8003078:	f7fd ff44 	bl	8000f04 <nunavutChooseMin>
 800307c:	4603      	mov	r3, r0
 800307e:	08da      	lsrs	r2, r3, #3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	697a      	ldr	r2, [r7, #20]
 800308a:	429a      	cmp	r2, r3
 800308c:	d205      	bcs.n	800309a <uavcan_primitive_array_Real64_1_0_deserialize_+0x142>
 800308e:	4b09      	ldr	r3, [pc, #36]	; (80030b4 <uavcan_primitive_array_Real64_1_0_deserialize_+0x15c>)
 8003090:	4a06      	ldr	r2, [pc, #24]	; (80030ac <uavcan_primitive_array_Real64_1_0_deserialize_+0x154>)
 8003092:	21e7      	movs	r1, #231	; 0xe7
 8003094:	4806      	ldr	r0, [pc, #24]	; (80030b0 <uavcan_primitive_array_Real64_1_0_deserialize_+0x158>)
 8003096:	f00b f937 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 800309a:	2300      	movs	r3, #0
}
 800309c:	4618      	mov	r0, r3
 800309e:	3720      	adds	r7, #32
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	08011070 	.word	0x08011070
 80030a8:	08010f50 	.word	0x08010f50
 80030ac:	08013468 	.word	0x08013468
 80030b0:	08011440 	.word	0x08011440
 80030b4:	08011074 	.word	0x08011074

080030b8 <uavcan_primitive_Empty_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Empty_1_0_serialize_(
    const uavcan_primitive_Empty_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b085      	sub	sp, #20
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d005      	beq.n	80030d6 <uavcan_primitive_Empty_1_0_serialize_+0x1e>
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d002      	beq.n	80030d6 <uavcan_primitive_Empty_1_0_serialize_+0x1e>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d102      	bne.n	80030dc <uavcan_primitive_Empty_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80030d6:	f06f 0301 	mvn.w	r3, #1
 80030da:	e003      	b.n	80030e4 <uavcan_primitive_Empty_1_0_serialize_+0x2c>
    }
    *inout_buffer_size_bytes = 0U;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3714      	adds	r7, #20
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr

080030f0 <uavcan_primitive_Empty_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Empty_1_0_deserialize_(
    uavcan_primitive_Empty_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b085      	sub	sp, #20
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	60f8      	str	r0, [r7, #12]
 80030f8:	60b9      	str	r1, [r7, #8]
 80030fa:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d009      	beq.n	8003116 <uavcan_primitive_Empty_1_0_deserialize_+0x26>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d006      	beq.n	8003116 <uavcan_primitive_Empty_1_0_deserialize_+0x26>
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d106      	bne.n	800311c <uavcan_primitive_Empty_1_0_deserialize_+0x2c>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d002      	beq.n	800311c <uavcan_primitive_Empty_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003116:	f06f 0301 	mvn.w	r3, #1
 800311a:	e008      	b.n	800312e <uavcan_primitive_Empty_1_0_deserialize_+0x3e>
    }
    if (buffer == NULL)
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d101      	bne.n	8003126 <uavcan_primitive_Empty_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003122:	4b06      	ldr	r3, [pc, #24]	; (800313c <uavcan_primitive_Empty_1_0_deserialize_+0x4c>)
 8003124:	60bb      	str	r3, [r7, #8]
    }
    *inout_buffer_size_bytes = 0U;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2200      	movs	r2, #0
 800312a:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3714      	adds	r7, #20
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	08011070 	.word	0x08011070

08003140 <uavcan_primitive_String_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_String_1_0_serialize_(
    const uavcan_primitive_String_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003140:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003144:	b094      	sub	sp, #80	; 0x50
 8003146:	af04      	add	r7, sp, #16
 8003148:	62f8      	str	r0, [r7, #44]	; 0x2c
 800314a:	62b9      	str	r1, [r7, #40]	; 0x28
 800314c:	627a      	str	r2, [r7, #36]	; 0x24
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800314e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003150:	2b00      	cmp	r3, #0
 8003152:	d005      	beq.n	8003160 <uavcan_primitive_String_1_0_serialize_+0x20>
 8003154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003156:	2b00      	cmp	r3, #0
 8003158:	d002      	beq.n	8003160 <uavcan_primitive_String_1_0_serialize_+0x20>
 800315a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800315c:	2b00      	cmp	r3, #0
 800315e:	d102      	bne.n	8003166 <uavcan_primitive_String_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003160:	f06f 0301 	mvn.w	r3, #1
 8003164:	e108      	b.n	8003378 <uavcan_primitive_String_1_0_serialize_+0x238>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	637b      	str	r3, [r7, #52]	; 0x34
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 800316c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800316e:	00db      	lsls	r3, r3, #3
 8003170:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8003174:	d202      	bcs.n	800317c <uavcan_primitive_String_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003176:	f06f 0302 	mvn.w	r3, #2
 800317a:	e0fd      	b.n	8003378 <uavcan_primitive_String_1_0_serialize_+0x238>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800317c:	2300      	movs	r3, #0
 800317e:	63fb      	str	r3, [r7, #60]	; 0x3c
    {   // saturated uint8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003180:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003182:	f003 0307 	and.w	r3, r3, #7
 8003186:	2b00      	cmp	r3, #0
 8003188:	d005      	beq.n	8003196 <uavcan_primitive_String_1_0_serialize_+0x56>
 800318a:	4b7e      	ldr	r3, [pc, #504]	; (8003384 <uavcan_primitive_String_1_0_serialize_+0x244>)
 800318c:	4a7e      	ldr	r2, [pc, #504]	; (8003388 <uavcan_primitive_String_1_0_serialize_+0x248>)
 800318e:	2181      	movs	r1, #129	; 0x81
 8003190:	487e      	ldr	r0, [pc, #504]	; (800338c <uavcan_primitive_String_1_0_serialize_+0x24c>)
 8003192:	f00b f8b9 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
 8003196:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003198:	2200      	movs	r2, #0
 800319a:	469a      	mov	sl, r3
 800319c:	4693      	mov	fp, r2
 800319e:	f51a 6801 	adds.w	r8, sl, #2064	; 0x810
 80031a2:	f14b 0900 	adc.w	r9, fp, #0
 80031a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031a8:	00db      	lsls	r3, r3, #3
 80031aa:	2200      	movs	r2, #0
 80031ac:	61bb      	str	r3, [r7, #24]
 80031ae:	61fa      	str	r2, [r7, #28]
 80031b0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80031b4:	460b      	mov	r3, r1
 80031b6:	4543      	cmp	r3, r8
 80031b8:	4613      	mov	r3, r2
 80031ba:	eb73 0309 	sbcs.w	r3, r3, r9
 80031be:	d205      	bcs.n	80031cc <uavcan_primitive_String_1_0_serialize_+0x8c>
 80031c0:	4b73      	ldr	r3, [pc, #460]	; (8003390 <uavcan_primitive_String_1_0_serialize_+0x250>)
 80031c2:	4a71      	ldr	r2, [pc, #452]	; (8003388 <uavcan_primitive_String_1_0_serialize_+0x248>)
 80031c4:	2182      	movs	r1, #130	; 0x82
 80031c6:	4871      	ldr	r0, [pc, #452]	; (800338c <uavcan_primitive_String_1_0_serialize_+0x24c>)
 80031c8:	f00b f89e 	bl	800e308 <__assert_func>
        if (obj->value.count > 256)
 80031cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031ce:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80031d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031d6:	d902      	bls.n	80031de <uavcan_primitive_String_1_0_serialize_+0x9e>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80031d8:	f06f 0309 	mvn.w	r3, #9
 80031dc:	e0cc      	b.n	8003378 <uavcan_primitive_String_1_0_serialize_+0x238>
        }
        // Array length prefix: truncated uint16
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, obj->value.count, 16U);
 80031de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031e0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80031e4:	2200      	movs	r2, #0
 80031e6:	613b      	str	r3, [r7, #16]
 80031e8:	617a      	str	r2, [r7, #20]
 80031ea:	2310      	movs	r3, #16
 80031ec:	9302      	str	r3, [sp, #8]
 80031ee:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80031f2:	e9cd 2300 	strd	r2, r3, [sp]
 80031f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80031f8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80031fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80031fc:	f7fe f834 	bl	8001268 <nunavutSetUxx>
 8003200:	4603      	mov	r3, r0
 8003202:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (_err0_ < 0)
 8003206:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800320a:	2b00      	cmp	r3, #0
 800320c:	da02      	bge.n	8003214 <uavcan_primitive_String_1_0_serialize_+0xd4>
        {
            return _err0_;
 800320e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003212:	e0b1      	b.n	8003378 <uavcan_primitive_String_1_0_serialize_+0x238>
        }
        offset_bits += 16U;
 8003214:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003216:	3310      	adds	r3, #16
 8003218:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800321a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800321c:	f003 0307 	and.w	r3, r3, #7
 8003220:	2b00      	cmp	r3, #0
 8003222:	d005      	beq.n	8003230 <uavcan_primitive_String_1_0_serialize_+0xf0>
 8003224:	4b57      	ldr	r3, [pc, #348]	; (8003384 <uavcan_primitive_String_1_0_serialize_+0x244>)
 8003226:	4a58      	ldr	r2, [pc, #352]	; (8003388 <uavcan_primitive_String_1_0_serialize_+0x248>)
 8003228:	218e      	movs	r1, #142	; 0x8e
 800322a:	4858      	ldr	r0, [pc, #352]	; (800338c <uavcan_primitive_String_1_0_serialize_+0x24c>)
 800322c:	f00b f86c 	bl	800e308 <__assert_func>
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8003230:	2300      	movs	r3, #0
 8003232:	63bb      	str	r3, [r7, #56]	; 0x38
 8003234:	e037      	b.n	80032a6 <uavcan_primitive_String_1_0_serialize_+0x166>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003236:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003238:	f003 0307 	and.w	r3, r3, #7
 800323c:	2b00      	cmp	r3, #0
 800323e:	d005      	beq.n	800324c <uavcan_primitive_String_1_0_serialize_+0x10c>
 8003240:	4b50      	ldr	r3, [pc, #320]	; (8003384 <uavcan_primitive_String_1_0_serialize_+0x244>)
 8003242:	4a51      	ldr	r2, [pc, #324]	; (8003388 <uavcan_primitive_String_1_0_serialize_+0x248>)
 8003244:	2191      	movs	r1, #145	; 0x91
 8003246:	4851      	ldr	r0, [pc, #324]	; (800338c <uavcan_primitive_String_1_0_serialize_+0x24c>)
 8003248:	f00b f85e 	bl	800e308 <__assert_func>
            NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
 800324c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800324e:	2200      	movs	r2, #0
 8003250:	60bb      	str	r3, [r7, #8]
 8003252:	60fa      	str	r2, [r7, #12]
 8003254:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003258:	460b      	mov	r3, r1
 800325a:	f113 0408 	adds.w	r4, r3, #8
 800325e:	4613      	mov	r3, r2
 8003260:	f143 0500 	adc.w	r5, r3, #0
 8003264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003266:	00db      	lsls	r3, r3, #3
 8003268:	2200      	movs	r2, #0
 800326a:	603b      	str	r3, [r7, #0]
 800326c:	607a      	str	r2, [r7, #4]
 800326e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003272:	460b      	mov	r3, r1
 8003274:	42a3      	cmp	r3, r4
 8003276:	4613      	mov	r3, r2
 8003278:	41ab      	sbcs	r3, r5
 800327a:	d205      	bcs.n	8003288 <uavcan_primitive_String_1_0_serialize_+0x148>
 800327c:	4b45      	ldr	r3, [pc, #276]	; (8003394 <uavcan_primitive_String_1_0_serialize_+0x254>)
 800327e:	4a42      	ldr	r2, [pc, #264]	; (8003388 <uavcan_primitive_String_1_0_serialize_+0x248>)
 8003280:	2192      	movs	r1, #146	; 0x92
 8003282:	4842      	ldr	r0, [pc, #264]	; (800338c <uavcan_primitive_String_1_0_serialize_+0x24c>)
 8003284:	f00b f840 	bl	800e308 <__assert_func>
            // Saturation code not emitted -- native representation matches the serialized representation.
            buffer[offset_bits / 8U] = (uint8_t)(obj->value.elements[_index0_]);  // C std, 6.3.1.3 Signed and unsigned integers
 8003288:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800328a:	08db      	lsrs	r3, r3, #3
 800328c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800328e:	4413      	add	r3, r2
 8003290:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003292:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003294:	440a      	add	r2, r1
 8003296:	7812      	ldrb	r2, [r2, #0]
 8003298:	701a      	strb	r2, [r3, #0]
            offset_bits += 8U;
 800329a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800329c:	3308      	adds	r3, #8
 800329e:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 80032a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032a2:	3301      	adds	r3, #1
 80032a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80032a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032a8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80032ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d3c1      	bcc.n	8003236 <uavcan_primitive_String_1_0_serialize_+0xf6>
        }
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80032b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032b4:	f003 0307 	and.w	r3, r3, #7
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d03a      	beq.n	8003332 <uavcan_primitive_String_1_0_serialize_+0x1f2>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80032bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	f003 0307 	and.w	r3, r3, #7
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	f1c3 0308 	rsb	r3, r3, #8
 80032ca:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        NUNAVUT_ASSERT(_pad0_ > 0);
 80032ce:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d105      	bne.n	80032e2 <uavcan_primitive_String_1_0_serialize_+0x1a2>
 80032d6:	4b30      	ldr	r3, [pc, #192]	; (8003398 <uavcan_primitive_String_1_0_serialize_+0x258>)
 80032d8:	4a2b      	ldr	r2, [pc, #172]	; (8003388 <uavcan_primitive_String_1_0_serialize_+0x248>)
 80032da:	219b      	movs	r1, #155	; 0x9b
 80032dc:	482b      	ldr	r0, [pc, #172]	; (800338c <uavcan_primitive_String_1_0_serialize_+0x24c>)
 80032de:	f00b f813 	bl	800e308 <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80032e2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80032e6:	9302      	str	r3, [sp, #8]
 80032e8:	f04f 0200 	mov.w	r2, #0
 80032ec:	f04f 0300 	mov.w	r3, #0
 80032f0:	e9cd 2300 	strd	r2, r3, [sp]
 80032f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80032f6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80032f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032fa:	f7fd ffb5 	bl	8001268 <nunavutSetUxx>
 80032fe:	4603      	mov	r3, r0
 8003300:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
        if (_err1_ < 0)
 8003304:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8003308:	2b00      	cmp	r3, #0
 800330a:	da02      	bge.n	8003312 <uavcan_primitive_String_1_0_serialize_+0x1d2>
        {
            return _err1_;
 800330c:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8003310:	e032      	b.n	8003378 <uavcan_primitive_String_1_0_serialize_+0x238>
        }
        offset_bits += _pad0_;
 8003312:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003316:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003318:	4413      	add	r3, r2
 800331a:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800331c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800331e:	f003 0307 	and.w	r3, r3, #7
 8003322:	2b00      	cmp	r3, #0
 8003324:	d005      	beq.n	8003332 <uavcan_primitive_String_1_0_serialize_+0x1f2>
 8003326:	4b17      	ldr	r3, [pc, #92]	; (8003384 <uavcan_primitive_String_1_0_serialize_+0x244>)
 8003328:	4a17      	ldr	r2, [pc, #92]	; (8003388 <uavcan_primitive_String_1_0_serialize_+0x248>)
 800332a:	21a2      	movs	r1, #162	; 0xa2
 800332c:	4817      	ldr	r0, [pc, #92]	; (800338c <uavcan_primitive_String_1_0_serialize_+0x24c>)
 800332e:	f00a ffeb 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 16ULL);
 8003332:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003334:	2b0f      	cmp	r3, #15
 8003336:	d805      	bhi.n	8003344 <uavcan_primitive_String_1_0_serialize_+0x204>
 8003338:	4b18      	ldr	r3, [pc, #96]	; (800339c <uavcan_primitive_String_1_0_serialize_+0x25c>)
 800333a:	4a13      	ldr	r2, [pc, #76]	; (8003388 <uavcan_primitive_String_1_0_serialize_+0x248>)
 800333c:	21a5      	movs	r1, #165	; 0xa5
 800333e:	4813      	ldr	r0, [pc, #76]	; (800338c <uavcan_primitive_String_1_0_serialize_+0x24c>)
 8003340:	f00a ffe2 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);
 8003344:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003346:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 800334a:	d905      	bls.n	8003358 <uavcan_primitive_String_1_0_serialize_+0x218>
 800334c:	4b14      	ldr	r3, [pc, #80]	; (80033a0 <uavcan_primitive_String_1_0_serialize_+0x260>)
 800334e:	4a0e      	ldr	r2, [pc, #56]	; (8003388 <uavcan_primitive_String_1_0_serialize_+0x248>)
 8003350:	21a6      	movs	r1, #166	; 0xa6
 8003352:	480e      	ldr	r0, [pc, #56]	; (800338c <uavcan_primitive_String_1_0_serialize_+0x24c>)
 8003354:	f00a ffd8 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003358:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800335a:	f003 0307 	and.w	r3, r3, #7
 800335e:	2b00      	cmp	r3, #0
 8003360:	d005      	beq.n	800336e <uavcan_primitive_String_1_0_serialize_+0x22e>
 8003362:	4b08      	ldr	r3, [pc, #32]	; (8003384 <uavcan_primitive_String_1_0_serialize_+0x244>)
 8003364:	4a08      	ldr	r2, [pc, #32]	; (8003388 <uavcan_primitive_String_1_0_serialize_+0x248>)
 8003366:	21a7      	movs	r1, #167	; 0xa7
 8003368:	4808      	ldr	r0, [pc, #32]	; (800338c <uavcan_primitive_String_1_0_serialize_+0x24c>)
 800336a:	f00a ffcd 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800336e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003370:	08da      	lsrs	r2, r3, #3
 8003372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003374:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8003376:	2300      	movs	r3, #0
}
 8003378:	4618      	mov	r0, r3
 800337a:	3740      	adds	r7, #64	; 0x40
 800337c:	46bd      	mov	sp, r7
 800337e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003382:	bf00      	nop
 8003384:	08010f50 	.word	0x08010f50
 8003388:	08013644 	.word	0x08013644
 800338c:	08011530 	.word	0x08011530
 8003390:	080115a0 	.word	0x080115a0
 8003394:	08011008 	.word	0x08011008
 8003398:	08011038 	.word	0x08011038
 800339c:	080115d4 	.word	0x080115d4
 80033a0:	080115ec 	.word	0x080115ec

080033a4 <uavcan_primitive_String_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_String_1_0_deserialize_(
    uavcan_primitive_String_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b088      	sub	sp, #32
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d009      	beq.n	80033ca <uavcan_primitive_String_1_0_deserialize_+0x26>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d006      	beq.n	80033ca <uavcan_primitive_String_1_0_deserialize_+0x26>
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d106      	bne.n	80033d0 <uavcan_primitive_String_1_0_deserialize_+0x2c>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d002      	beq.n	80033d0 <uavcan_primitive_String_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80033ca:	f06f 0301 	mvn.w	r3, #1
 80033ce:	e08c      	b.n	80034ea <uavcan_primitive_String_1_0_deserialize_+0x146>
    }
    if (buffer == NULL)
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d101      	bne.n	80033da <uavcan_primitive_String_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80033d6:	4b47      	ldr	r3, [pc, #284]	; (80034f4 <uavcan_primitive_String_1_0_deserialize_+0x150>)
 80033d8:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	00db      	lsls	r3, r3, #3
 80033e4:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 80033e6:	2300      	movs	r3, #0
 80033e8:	61fb      	str	r3, [r7, #28]
    // saturated uint8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	f003 0307 	and.w	r3, r3, #7
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d005      	beq.n	8003400 <uavcan_primitive_String_1_0_deserialize_+0x5c>
 80033f4:	4b40      	ldr	r3, [pc, #256]	; (80034f8 <uavcan_primitive_String_1_0_deserialize_+0x154>)
 80033f6:	4a41      	ldr	r2, [pc, #260]	; (80034fc <uavcan_primitive_String_1_0_deserialize_+0x158>)
 80033f8:	21ce      	movs	r1, #206	; 0xce
 80033fa:	4841      	ldr	r0, [pc, #260]	; (8003500 <uavcan_primitive_String_1_0_deserialize_+0x15c>)
 80033fc:	f00a ff84 	bl	800e308 <__assert_func>
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8003400:	2310      	movs	r3, #16
 8003402:	69fa      	ldr	r2, [r7, #28]
 8003404:	6979      	ldr	r1, [r7, #20]
 8003406:	68b8      	ldr	r0, [r7, #8]
 8003408:	f7fe f80a 	bl	8001420 <nunavutGetU16>
 800340c:	4603      	mov	r3, r0
 800340e:	461a      	mov	r2, r3
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    offset_bits += 16U;
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	3310      	adds	r3, #16
 800341a:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 256U)
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003422:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003426:	d902      	bls.n	800342e <uavcan_primitive_String_1_0_deserialize_+0x8a>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003428:	f06f 0309 	mvn.w	r3, #9
 800342c:	e05d      	b.n	80034ea <uavcan_primitive_String_1_0_deserialize_+0x146>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	f003 0307 	and.w	r3, r3, #7
 8003434:	2b00      	cmp	r3, #0
 8003436:	d005      	beq.n	8003444 <uavcan_primitive_String_1_0_deserialize_+0xa0>
 8003438:	4b2f      	ldr	r3, [pc, #188]	; (80034f8 <uavcan_primitive_String_1_0_deserialize_+0x154>)
 800343a:	4a30      	ldr	r2, [pc, #192]	; (80034fc <uavcan_primitive_String_1_0_deserialize_+0x158>)
 800343c:	21d6      	movs	r1, #214	; 0xd6
 800343e:	4830      	ldr	r0, [pc, #192]	; (8003500 <uavcan_primitive_String_1_0_deserialize_+0x15c>)
 8003440:	f00a ff62 	bl	800e308 <__assert_func>
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8003444:	2300      	movs	r3, #0
 8003446:	61bb      	str	r3, [r7, #24]
 8003448:	e025      	b.n	8003496 <uavcan_primitive_String_1_0_deserialize_+0xf2>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	f003 0307 	and.w	r3, r3, #7
 8003450:	2b00      	cmp	r3, #0
 8003452:	d005      	beq.n	8003460 <uavcan_primitive_String_1_0_deserialize_+0xbc>
 8003454:	4b28      	ldr	r3, [pc, #160]	; (80034f8 <uavcan_primitive_String_1_0_deserialize_+0x154>)
 8003456:	4a29      	ldr	r2, [pc, #164]	; (80034fc <uavcan_primitive_String_1_0_deserialize_+0x158>)
 8003458:	21d9      	movs	r1, #217	; 0xd9
 800345a:	4829      	ldr	r0, [pc, #164]	; (8003500 <uavcan_primitive_String_1_0_deserialize_+0x15c>)
 800345c:	f00a ff54 	bl	800e308 <__assert_func>
        if ((offset_bits + 8U) <= capacity_bits)
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	3308      	adds	r3, #8
 8003464:	693a      	ldr	r2, [r7, #16]
 8003466:	429a      	cmp	r2, r3
 8003468:	d30a      	bcc.n	8003480 <uavcan_primitive_String_1_0_deserialize_+0xdc>
        {
            out_obj->value.elements[_index1_] = buffer[offset_bits / 8U] & 255U;
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	08db      	lsrs	r3, r3, #3
 800346e:	68ba      	ldr	r2, [r7, #8]
 8003470:	4413      	add	r3, r2
 8003472:	7819      	ldrb	r1, [r3, #0]
 8003474:	68fa      	ldr	r2, [r7, #12]
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	4413      	add	r3, r2
 800347a:	460a      	mov	r2, r1
 800347c:	701a      	strb	r2, [r3, #0]
 800347e:	e004      	b.n	800348a <uavcan_primitive_String_1_0_deserialize_+0xe6>
        }
        else
        {
            out_obj->value.elements[_index1_] = 0U;
 8003480:	68fa      	ldr	r2, [r7, #12]
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	4413      	add	r3, r2
 8003486:	2200      	movs	r2, #0
 8003488:	701a      	strb	r2, [r3, #0]
        }
        offset_bits += 8U;
 800348a:	69fb      	ldr	r3, [r7, #28]
 800348c:	3308      	adds	r3, #8
 800348e:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	3301      	adds	r3, #1
 8003494:	61bb      	str	r3, [r7, #24]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d3d3      	bcc.n	800344a <uavcan_primitive_String_1_0_deserialize_+0xa6>
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80034a2:	69fb      	ldr	r3, [r7, #28]
 80034a4:	3307      	adds	r3, #7
 80034a6:	f023 0307 	bic.w	r3, r3, #7
 80034aa:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	f003 0307 	and.w	r3, r3, #7
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d005      	beq.n	80034c2 <uavcan_primitive_String_1_0_deserialize_+0x11e>
 80034b6:	4b10      	ldr	r3, [pc, #64]	; (80034f8 <uavcan_primitive_String_1_0_deserialize_+0x154>)
 80034b8:	4a10      	ldr	r2, [pc, #64]	; (80034fc <uavcan_primitive_String_1_0_deserialize_+0x158>)
 80034ba:	21e5      	movs	r1, #229	; 0xe5
 80034bc:	4810      	ldr	r0, [pc, #64]	; (8003500 <uavcan_primitive_String_1_0_deserialize_+0x15c>)
 80034be:	f00a ff23 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80034c2:	6939      	ldr	r1, [r7, #16]
 80034c4:	69f8      	ldr	r0, [r7, #28]
 80034c6:	f7fd fd1d 	bl	8000f04 <nunavutChooseMin>
 80034ca:	4603      	mov	r3, r0
 80034cc:	08da      	lsrs	r2, r3, #3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	697a      	ldr	r2, [r7, #20]
 80034d8:	429a      	cmp	r2, r3
 80034da:	d205      	bcs.n	80034e8 <uavcan_primitive_String_1_0_deserialize_+0x144>
 80034dc:	4b09      	ldr	r3, [pc, #36]	; (8003504 <uavcan_primitive_String_1_0_deserialize_+0x160>)
 80034de:	4a07      	ldr	r2, [pc, #28]	; (80034fc <uavcan_primitive_String_1_0_deserialize_+0x158>)
 80034e0:	21e7      	movs	r1, #231	; 0xe7
 80034e2:	4807      	ldr	r0, [pc, #28]	; (8003500 <uavcan_primitive_String_1_0_deserialize_+0x15c>)
 80034e4:	f00a ff10 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3720      	adds	r7, #32
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	08011070 	.word	0x08011070
 80034f8:	08010f50 	.word	0x08010f50
 80034fc:	08013200 	.word	0x08013200
 8003500:	08011530 	.word	0x08011530
 8003504:	08011074 	.word	0x08011074

08003508 <uavcan_primitive_Unstructured_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Unstructured_1_0_serialize_(
    const uavcan_primitive_Unstructured_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003508:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800350c:	b094      	sub	sp, #80	; 0x50
 800350e:	af04      	add	r7, sp, #16
 8003510:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003512:	62b9      	str	r1, [r7, #40]	; 0x28
 8003514:	627a      	str	r2, [r7, #36]	; 0x24
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003518:	2b00      	cmp	r3, #0
 800351a:	d005      	beq.n	8003528 <uavcan_primitive_Unstructured_1_0_serialize_+0x20>
 800351c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800351e:	2b00      	cmp	r3, #0
 8003520:	d002      	beq.n	8003528 <uavcan_primitive_Unstructured_1_0_serialize_+0x20>
 8003522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003524:	2b00      	cmp	r3, #0
 8003526:	d102      	bne.n	800352e <uavcan_primitive_Unstructured_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003528:	f06f 0301 	mvn.w	r3, #1
 800352c:	e108      	b.n	8003740 <uavcan_primitive_Unstructured_1_0_serialize_+0x238>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800352e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	637b      	str	r3, [r7, #52]	; 0x34
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 8003534:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003536:	00db      	lsls	r3, r3, #3
 8003538:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 800353c:	d202      	bcs.n	8003544 <uavcan_primitive_Unstructured_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800353e:	f06f 0302 	mvn.w	r3, #2
 8003542:	e0fd      	b.n	8003740 <uavcan_primitive_Unstructured_1_0_serialize_+0x238>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003544:	2300      	movs	r3, #0
 8003546:	63fb      	str	r3, [r7, #60]	; 0x3c
    {   // saturated uint8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003548:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800354a:	f003 0307 	and.w	r3, r3, #7
 800354e:	2b00      	cmp	r3, #0
 8003550:	d005      	beq.n	800355e <uavcan_primitive_Unstructured_1_0_serialize_+0x56>
 8003552:	4b7e      	ldr	r3, [pc, #504]	; (800374c <uavcan_primitive_Unstructured_1_0_serialize_+0x244>)
 8003554:	4a7e      	ldr	r2, [pc, #504]	; (8003750 <uavcan_primitive_Unstructured_1_0_serialize_+0x248>)
 8003556:	2181      	movs	r1, #129	; 0x81
 8003558:	487e      	ldr	r0, [pc, #504]	; (8003754 <uavcan_primitive_Unstructured_1_0_serialize_+0x24c>)
 800355a:	f00a fed5 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
 800355e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003560:	2200      	movs	r2, #0
 8003562:	469a      	mov	sl, r3
 8003564:	4693      	mov	fp, r2
 8003566:	f51a 6801 	adds.w	r8, sl, #2064	; 0x810
 800356a:	f14b 0900 	adc.w	r9, fp, #0
 800356e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003570:	00db      	lsls	r3, r3, #3
 8003572:	2200      	movs	r2, #0
 8003574:	61bb      	str	r3, [r7, #24]
 8003576:	61fa      	str	r2, [r7, #28]
 8003578:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800357c:	460b      	mov	r3, r1
 800357e:	4543      	cmp	r3, r8
 8003580:	4613      	mov	r3, r2
 8003582:	eb73 0309 	sbcs.w	r3, r3, r9
 8003586:	d205      	bcs.n	8003594 <uavcan_primitive_Unstructured_1_0_serialize_+0x8c>
 8003588:	4b73      	ldr	r3, [pc, #460]	; (8003758 <uavcan_primitive_Unstructured_1_0_serialize_+0x250>)
 800358a:	4a71      	ldr	r2, [pc, #452]	; (8003750 <uavcan_primitive_Unstructured_1_0_serialize_+0x248>)
 800358c:	2182      	movs	r1, #130	; 0x82
 800358e:	4871      	ldr	r0, [pc, #452]	; (8003754 <uavcan_primitive_Unstructured_1_0_serialize_+0x24c>)
 8003590:	f00a feba 	bl	800e308 <__assert_func>
        if (obj->value.count > 256)
 8003594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003596:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800359a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800359e:	d902      	bls.n	80035a6 <uavcan_primitive_Unstructured_1_0_serialize_+0x9e>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80035a0:	f06f 0309 	mvn.w	r3, #9
 80035a4:	e0cc      	b.n	8003740 <uavcan_primitive_Unstructured_1_0_serialize_+0x238>
        }
        // Array length prefix: truncated uint16
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, obj->value.count, 16U);
 80035a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035a8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80035ac:	2200      	movs	r2, #0
 80035ae:	613b      	str	r3, [r7, #16]
 80035b0:	617a      	str	r2, [r7, #20]
 80035b2:	2310      	movs	r3, #16
 80035b4:	9302      	str	r3, [sp, #8]
 80035b6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80035ba:	e9cd 2300 	strd	r2, r3, [sp]
 80035be:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80035c0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80035c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80035c4:	f7fd fe50 	bl	8001268 <nunavutSetUxx>
 80035c8:	4603      	mov	r3, r0
 80035ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (_err0_ < 0)
 80035ce:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	da02      	bge.n	80035dc <uavcan_primitive_Unstructured_1_0_serialize_+0xd4>
        {
            return _err0_;
 80035d6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80035da:	e0b1      	b.n	8003740 <uavcan_primitive_Unstructured_1_0_serialize_+0x238>
        }
        offset_bits += 16U;
 80035dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035de:	3310      	adds	r3, #16
 80035e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80035e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035e4:	f003 0307 	and.w	r3, r3, #7
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d005      	beq.n	80035f8 <uavcan_primitive_Unstructured_1_0_serialize_+0xf0>
 80035ec:	4b57      	ldr	r3, [pc, #348]	; (800374c <uavcan_primitive_Unstructured_1_0_serialize_+0x244>)
 80035ee:	4a58      	ldr	r2, [pc, #352]	; (8003750 <uavcan_primitive_Unstructured_1_0_serialize_+0x248>)
 80035f0:	218e      	movs	r1, #142	; 0x8e
 80035f2:	4858      	ldr	r0, [pc, #352]	; (8003754 <uavcan_primitive_Unstructured_1_0_serialize_+0x24c>)
 80035f4:	f00a fe88 	bl	800e308 <__assert_func>
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 80035f8:	2300      	movs	r3, #0
 80035fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80035fc:	e037      	b.n	800366e <uavcan_primitive_Unstructured_1_0_serialize_+0x166>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80035fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003600:	f003 0307 	and.w	r3, r3, #7
 8003604:	2b00      	cmp	r3, #0
 8003606:	d005      	beq.n	8003614 <uavcan_primitive_Unstructured_1_0_serialize_+0x10c>
 8003608:	4b50      	ldr	r3, [pc, #320]	; (800374c <uavcan_primitive_Unstructured_1_0_serialize_+0x244>)
 800360a:	4a51      	ldr	r2, [pc, #324]	; (8003750 <uavcan_primitive_Unstructured_1_0_serialize_+0x248>)
 800360c:	2191      	movs	r1, #145	; 0x91
 800360e:	4851      	ldr	r0, [pc, #324]	; (8003754 <uavcan_primitive_Unstructured_1_0_serialize_+0x24c>)
 8003610:	f00a fe7a 	bl	800e308 <__assert_func>
            NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
 8003614:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003616:	2200      	movs	r2, #0
 8003618:	60bb      	str	r3, [r7, #8]
 800361a:	60fa      	str	r2, [r7, #12]
 800361c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003620:	460b      	mov	r3, r1
 8003622:	f113 0408 	adds.w	r4, r3, #8
 8003626:	4613      	mov	r3, r2
 8003628:	f143 0500 	adc.w	r5, r3, #0
 800362c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800362e:	00db      	lsls	r3, r3, #3
 8003630:	2200      	movs	r2, #0
 8003632:	603b      	str	r3, [r7, #0]
 8003634:	607a      	str	r2, [r7, #4]
 8003636:	e9d7 1200 	ldrd	r1, r2, [r7]
 800363a:	460b      	mov	r3, r1
 800363c:	42a3      	cmp	r3, r4
 800363e:	4613      	mov	r3, r2
 8003640:	41ab      	sbcs	r3, r5
 8003642:	d205      	bcs.n	8003650 <uavcan_primitive_Unstructured_1_0_serialize_+0x148>
 8003644:	4b45      	ldr	r3, [pc, #276]	; (800375c <uavcan_primitive_Unstructured_1_0_serialize_+0x254>)
 8003646:	4a42      	ldr	r2, [pc, #264]	; (8003750 <uavcan_primitive_Unstructured_1_0_serialize_+0x248>)
 8003648:	2192      	movs	r1, #146	; 0x92
 800364a:	4842      	ldr	r0, [pc, #264]	; (8003754 <uavcan_primitive_Unstructured_1_0_serialize_+0x24c>)
 800364c:	f00a fe5c 	bl	800e308 <__assert_func>
            // Saturation code not emitted -- native representation matches the serialized representation.
            buffer[offset_bits / 8U] = (uint8_t)(obj->value.elements[_index0_]);  // C std, 6.3.1.3 Signed and unsigned integers
 8003650:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003652:	08db      	lsrs	r3, r3, #3
 8003654:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003656:	4413      	add	r3, r2
 8003658:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800365a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800365c:	440a      	add	r2, r1
 800365e:	7812      	ldrb	r2, [r2, #0]
 8003660:	701a      	strb	r2, [r3, #0]
            offset_bits += 8U;
 8003662:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003664:	3308      	adds	r3, #8
 8003666:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8003668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800366a:	3301      	adds	r3, #1
 800366c:	63bb      	str	r3, [r7, #56]	; 0x38
 800366e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003670:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003674:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003676:	429a      	cmp	r2, r3
 8003678:	d3c1      	bcc.n	80035fe <uavcan_primitive_Unstructured_1_0_serialize_+0xf6>
        }
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800367a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800367c:	f003 0307 	and.w	r3, r3, #7
 8003680:	2b00      	cmp	r3, #0
 8003682:	d03a      	beq.n	80036fa <uavcan_primitive_Unstructured_1_0_serialize_+0x1f2>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003684:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003686:	b2db      	uxtb	r3, r3
 8003688:	f003 0307 	and.w	r3, r3, #7
 800368c:	b2db      	uxtb	r3, r3
 800368e:	f1c3 0308 	rsb	r3, r3, #8
 8003692:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        NUNAVUT_ASSERT(_pad0_ > 0);
 8003696:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800369a:	2b00      	cmp	r3, #0
 800369c:	d105      	bne.n	80036aa <uavcan_primitive_Unstructured_1_0_serialize_+0x1a2>
 800369e:	4b30      	ldr	r3, [pc, #192]	; (8003760 <uavcan_primitive_Unstructured_1_0_serialize_+0x258>)
 80036a0:	4a2b      	ldr	r2, [pc, #172]	; (8003750 <uavcan_primitive_Unstructured_1_0_serialize_+0x248>)
 80036a2:	219b      	movs	r1, #155	; 0x9b
 80036a4:	482b      	ldr	r0, [pc, #172]	; (8003754 <uavcan_primitive_Unstructured_1_0_serialize_+0x24c>)
 80036a6:	f00a fe2f 	bl	800e308 <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80036aa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80036ae:	9302      	str	r3, [sp, #8]
 80036b0:	f04f 0200 	mov.w	r2, #0
 80036b4:	f04f 0300 	mov.w	r3, #0
 80036b8:	e9cd 2300 	strd	r2, r3, [sp]
 80036bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80036be:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80036c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036c2:	f7fd fdd1 	bl	8001268 <nunavutSetUxx>
 80036c6:	4603      	mov	r3, r0
 80036c8:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
        if (_err1_ < 0)
 80036cc:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	da02      	bge.n	80036da <uavcan_primitive_Unstructured_1_0_serialize_+0x1d2>
        {
            return _err1_;
 80036d4:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 80036d8:	e032      	b.n	8003740 <uavcan_primitive_Unstructured_1_0_serialize_+0x238>
        }
        offset_bits += _pad0_;
 80036da:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80036de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80036e0:	4413      	add	r3, r2
 80036e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80036e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036e6:	f003 0307 	and.w	r3, r3, #7
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d005      	beq.n	80036fa <uavcan_primitive_Unstructured_1_0_serialize_+0x1f2>
 80036ee:	4b17      	ldr	r3, [pc, #92]	; (800374c <uavcan_primitive_Unstructured_1_0_serialize_+0x244>)
 80036f0:	4a17      	ldr	r2, [pc, #92]	; (8003750 <uavcan_primitive_Unstructured_1_0_serialize_+0x248>)
 80036f2:	21a2      	movs	r1, #162	; 0xa2
 80036f4:	4817      	ldr	r0, [pc, #92]	; (8003754 <uavcan_primitive_Unstructured_1_0_serialize_+0x24c>)
 80036f6:	f00a fe07 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 16ULL);
 80036fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036fc:	2b0f      	cmp	r3, #15
 80036fe:	d805      	bhi.n	800370c <uavcan_primitive_Unstructured_1_0_serialize_+0x204>
 8003700:	4b18      	ldr	r3, [pc, #96]	; (8003764 <uavcan_primitive_Unstructured_1_0_serialize_+0x25c>)
 8003702:	4a13      	ldr	r2, [pc, #76]	; (8003750 <uavcan_primitive_Unstructured_1_0_serialize_+0x248>)
 8003704:	21a5      	movs	r1, #165	; 0xa5
 8003706:	4813      	ldr	r0, [pc, #76]	; (8003754 <uavcan_primitive_Unstructured_1_0_serialize_+0x24c>)
 8003708:	f00a fdfe 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);
 800370c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800370e:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8003712:	d905      	bls.n	8003720 <uavcan_primitive_Unstructured_1_0_serialize_+0x218>
 8003714:	4b14      	ldr	r3, [pc, #80]	; (8003768 <uavcan_primitive_Unstructured_1_0_serialize_+0x260>)
 8003716:	4a0e      	ldr	r2, [pc, #56]	; (8003750 <uavcan_primitive_Unstructured_1_0_serialize_+0x248>)
 8003718:	21a6      	movs	r1, #166	; 0xa6
 800371a:	480e      	ldr	r0, [pc, #56]	; (8003754 <uavcan_primitive_Unstructured_1_0_serialize_+0x24c>)
 800371c:	f00a fdf4 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003720:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003722:	f003 0307 	and.w	r3, r3, #7
 8003726:	2b00      	cmp	r3, #0
 8003728:	d005      	beq.n	8003736 <uavcan_primitive_Unstructured_1_0_serialize_+0x22e>
 800372a:	4b08      	ldr	r3, [pc, #32]	; (800374c <uavcan_primitive_Unstructured_1_0_serialize_+0x244>)
 800372c:	4a08      	ldr	r2, [pc, #32]	; (8003750 <uavcan_primitive_Unstructured_1_0_serialize_+0x248>)
 800372e:	21a7      	movs	r1, #167	; 0xa7
 8003730:	4808      	ldr	r0, [pc, #32]	; (8003754 <uavcan_primitive_Unstructured_1_0_serialize_+0x24c>)
 8003732:	f00a fde9 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003736:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003738:	08da      	lsrs	r2, r3, #3
 800373a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373c:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 800373e:	2300      	movs	r3, #0
}
 8003740:	4618      	mov	r0, r3
 8003742:	3740      	adds	r7, #64	; 0x40
 8003744:	46bd      	mov	sp, r7
 8003746:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800374a:	bf00      	nop
 800374c:	08010f50 	.word	0x08010f50
 8003750:	0801366c 	.word	0x0801366c
 8003754:	08011604 	.word	0x08011604
 8003758:	080115a0 	.word	0x080115a0
 800375c:	08011008 	.word	0x08011008
 8003760:	08011038 	.word	0x08011038
 8003764:	080115d4 	.word	0x080115d4
 8003768:	080115ec 	.word	0x080115ec

0800376c <uavcan_primitive_Unstructured_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Unstructured_1_0_deserialize_(
    uavcan_primitive_Unstructured_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b088      	sub	sp, #32
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d009      	beq.n	8003792 <uavcan_primitive_Unstructured_1_0_deserialize_+0x26>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d006      	beq.n	8003792 <uavcan_primitive_Unstructured_1_0_deserialize_+0x26>
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d106      	bne.n	8003798 <uavcan_primitive_Unstructured_1_0_deserialize_+0x2c>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d002      	beq.n	8003798 <uavcan_primitive_Unstructured_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003792:	f06f 0301 	mvn.w	r3, #1
 8003796:	e08c      	b.n	80038b2 <uavcan_primitive_Unstructured_1_0_deserialize_+0x146>
    }
    if (buffer == NULL)
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d101      	bne.n	80037a2 <uavcan_primitive_Unstructured_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800379e:	4b47      	ldr	r3, [pc, #284]	; (80038bc <uavcan_primitive_Unstructured_1_0_deserialize_+0x150>)
 80037a0:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 80037ae:	2300      	movs	r3, #0
 80037b0:	61fb      	str	r3, [r7, #28]
    // saturated uint8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	f003 0307 	and.w	r3, r3, #7
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d005      	beq.n	80037c8 <uavcan_primitive_Unstructured_1_0_deserialize_+0x5c>
 80037bc:	4b40      	ldr	r3, [pc, #256]	; (80038c0 <uavcan_primitive_Unstructured_1_0_deserialize_+0x154>)
 80037be:	4a41      	ldr	r2, [pc, #260]	; (80038c4 <uavcan_primitive_Unstructured_1_0_deserialize_+0x158>)
 80037c0:	21ce      	movs	r1, #206	; 0xce
 80037c2:	4841      	ldr	r0, [pc, #260]	; (80038c8 <uavcan_primitive_Unstructured_1_0_deserialize_+0x15c>)
 80037c4:	f00a fda0 	bl	800e308 <__assert_func>
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 80037c8:	2310      	movs	r3, #16
 80037ca:	69fa      	ldr	r2, [r7, #28]
 80037cc:	6979      	ldr	r1, [r7, #20]
 80037ce:	68b8      	ldr	r0, [r7, #8]
 80037d0:	f7fd fe26 	bl	8001420 <nunavutGetU16>
 80037d4:	4603      	mov	r3, r0
 80037d6:	461a      	mov	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    offset_bits += 16U;
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	3310      	adds	r3, #16
 80037e2:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 256U)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80037ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037ee:	d902      	bls.n	80037f6 <uavcan_primitive_Unstructured_1_0_deserialize_+0x8a>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80037f0:	f06f 0309 	mvn.w	r3, #9
 80037f4:	e05d      	b.n	80038b2 <uavcan_primitive_Unstructured_1_0_deserialize_+0x146>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	f003 0307 	and.w	r3, r3, #7
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d005      	beq.n	800380c <uavcan_primitive_Unstructured_1_0_deserialize_+0xa0>
 8003800:	4b2f      	ldr	r3, [pc, #188]	; (80038c0 <uavcan_primitive_Unstructured_1_0_deserialize_+0x154>)
 8003802:	4a30      	ldr	r2, [pc, #192]	; (80038c4 <uavcan_primitive_Unstructured_1_0_deserialize_+0x158>)
 8003804:	21d6      	movs	r1, #214	; 0xd6
 8003806:	4830      	ldr	r0, [pc, #192]	; (80038c8 <uavcan_primitive_Unstructured_1_0_deserialize_+0x15c>)
 8003808:	f00a fd7e 	bl	800e308 <__assert_func>
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 800380c:	2300      	movs	r3, #0
 800380e:	61bb      	str	r3, [r7, #24]
 8003810:	e025      	b.n	800385e <uavcan_primitive_Unstructured_1_0_deserialize_+0xf2>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	f003 0307 	and.w	r3, r3, #7
 8003818:	2b00      	cmp	r3, #0
 800381a:	d005      	beq.n	8003828 <uavcan_primitive_Unstructured_1_0_deserialize_+0xbc>
 800381c:	4b28      	ldr	r3, [pc, #160]	; (80038c0 <uavcan_primitive_Unstructured_1_0_deserialize_+0x154>)
 800381e:	4a29      	ldr	r2, [pc, #164]	; (80038c4 <uavcan_primitive_Unstructured_1_0_deserialize_+0x158>)
 8003820:	21d9      	movs	r1, #217	; 0xd9
 8003822:	4829      	ldr	r0, [pc, #164]	; (80038c8 <uavcan_primitive_Unstructured_1_0_deserialize_+0x15c>)
 8003824:	f00a fd70 	bl	800e308 <__assert_func>
        if ((offset_bits + 8U) <= capacity_bits)
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	3308      	adds	r3, #8
 800382c:	693a      	ldr	r2, [r7, #16]
 800382e:	429a      	cmp	r2, r3
 8003830:	d30a      	bcc.n	8003848 <uavcan_primitive_Unstructured_1_0_deserialize_+0xdc>
        {
            out_obj->value.elements[_index1_] = buffer[offset_bits / 8U] & 255U;
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	08db      	lsrs	r3, r3, #3
 8003836:	68ba      	ldr	r2, [r7, #8]
 8003838:	4413      	add	r3, r2
 800383a:	7819      	ldrb	r1, [r3, #0]
 800383c:	68fa      	ldr	r2, [r7, #12]
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	4413      	add	r3, r2
 8003842:	460a      	mov	r2, r1
 8003844:	701a      	strb	r2, [r3, #0]
 8003846:	e004      	b.n	8003852 <uavcan_primitive_Unstructured_1_0_deserialize_+0xe6>
        }
        else
        {
            out_obj->value.elements[_index1_] = 0U;
 8003848:	68fa      	ldr	r2, [r7, #12]
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	4413      	add	r3, r2
 800384e:	2200      	movs	r2, #0
 8003850:	701a      	strb	r2, [r3, #0]
        }
        offset_bits += 8U;
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	3308      	adds	r3, #8
 8003856:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	3301      	adds	r3, #1
 800385c:	61bb      	str	r3, [r7, #24]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	429a      	cmp	r2, r3
 8003868:	d3d3      	bcc.n	8003812 <uavcan_primitive_Unstructured_1_0_deserialize_+0xa6>
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	3307      	adds	r3, #7
 800386e:	f023 0307 	bic.w	r3, r3, #7
 8003872:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	f003 0307 	and.w	r3, r3, #7
 800387a:	2b00      	cmp	r3, #0
 800387c:	d005      	beq.n	800388a <uavcan_primitive_Unstructured_1_0_deserialize_+0x11e>
 800387e:	4b10      	ldr	r3, [pc, #64]	; (80038c0 <uavcan_primitive_Unstructured_1_0_deserialize_+0x154>)
 8003880:	4a10      	ldr	r2, [pc, #64]	; (80038c4 <uavcan_primitive_Unstructured_1_0_deserialize_+0x158>)
 8003882:	21e5      	movs	r1, #229	; 0xe5
 8003884:	4810      	ldr	r0, [pc, #64]	; (80038c8 <uavcan_primitive_Unstructured_1_0_deserialize_+0x15c>)
 8003886:	f00a fd3f 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800388a:	6939      	ldr	r1, [r7, #16]
 800388c:	69f8      	ldr	r0, [r7, #28]
 800388e:	f7fd fb39 	bl	8000f04 <nunavutChooseMin>
 8003892:	4603      	mov	r3, r0
 8003894:	08da      	lsrs	r2, r3, #3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	697a      	ldr	r2, [r7, #20]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d205      	bcs.n	80038b0 <uavcan_primitive_Unstructured_1_0_deserialize_+0x144>
 80038a4:	4b09      	ldr	r3, [pc, #36]	; (80038cc <uavcan_primitive_Unstructured_1_0_deserialize_+0x160>)
 80038a6:	4a07      	ldr	r2, [pc, #28]	; (80038c4 <uavcan_primitive_Unstructured_1_0_deserialize_+0x158>)
 80038a8:	21e7      	movs	r1, #231	; 0xe7
 80038aa:	4807      	ldr	r0, [pc, #28]	; (80038c8 <uavcan_primitive_Unstructured_1_0_deserialize_+0x15c>)
 80038ac:	f00a fd2c 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 80038b0:	2300      	movs	r3, #0
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3720      	adds	r7, #32
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	08011070 	.word	0x08011070
 80038c0:	08010f50 	.word	0x08010f50
 80038c4:	0801322c 	.word	0x0801322c
 80038c8:	08011604 	.word	0x08011604
 80038cc:	08011074 	.word	0x08011074

080038d0 <uavcan_primitive_array_Bit_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Bit_1_0_serialize_(
    const uavcan_primitive_array_Bit_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80038d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038d4:	b08e      	sub	sp, #56	; 0x38
 80038d6:	af04      	add	r7, sp, #16
 80038d8:	6178      	str	r0, [r7, #20]
 80038da:	6139      	str	r1, [r7, #16]
 80038dc:	60fa      	str	r2, [r7, #12]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d005      	beq.n	80038f0 <uavcan_primitive_array_Bit_1_0_serialize_+0x20>
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d002      	beq.n	80038f0 <uavcan_primitive_array_Bit_1_0_serialize_+0x20>
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d102      	bne.n	80038f6 <uavcan_primitive_array_Bit_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80038f0:	f06f 0301 	mvn.w	r3, #1
 80038f4:	e0cd      	b.n	8003a92 <uavcan_primitive_array_Bit_1_0_serialize_+0x1c2>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	623b      	str	r3, [r7, #32]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 80038fc:	6a3b      	ldr	r3, [r7, #32]
 80038fe:	00db      	lsls	r3, r3, #3
 8003900:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8003904:	d202      	bcs.n	800390c <uavcan_primitive_array_Bit_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003906:	f06f 0302 	mvn.w	r3, #2
 800390a:	e0c2      	b.n	8003a92 <uavcan_primitive_array_Bit_1_0_serialize_+0x1c2>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800390c:	2300      	movs	r3, #0
 800390e:	627b      	str	r3, [r7, #36]	; 0x24
    {   // saturated bool[<=2048] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003912:	f003 0307 	and.w	r3, r3, #7
 8003916:	2b00      	cmp	r3, #0
 8003918:	d005      	beq.n	8003926 <uavcan_primitive_array_Bit_1_0_serialize_+0x56>
 800391a:	4b60      	ldr	r3, [pc, #384]	; (8003a9c <uavcan_primitive_array_Bit_1_0_serialize_+0x1cc>)
 800391c:	4a60      	ldr	r2, [pc, #384]	; (8003aa0 <uavcan_primitive_array_Bit_1_0_serialize_+0x1d0>)
 800391e:	2182      	movs	r1, #130	; 0x82
 8003920:	4860      	ldr	r0, [pc, #384]	; (8003aa4 <uavcan_primitive_array_Bit_1_0_serialize_+0x1d4>)
 8003922:	f00a fcf1 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
 8003926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003928:	2200      	movs	r2, #0
 800392a:	469a      	mov	sl, r3
 800392c:	4693      	mov	fp, r2
 800392e:	f51a 6401 	adds.w	r4, sl, #2064	; 0x810
 8003932:	f14b 0500 	adc.w	r5, fp, #0
 8003936:	6a3b      	ldr	r3, [r7, #32]
 8003938:	00db      	lsls	r3, r3, #3
 800393a:	2200      	movs	r2, #0
 800393c:	4698      	mov	r8, r3
 800393e:	4691      	mov	r9, r2
 8003940:	45a0      	cmp	r8, r4
 8003942:	eb79 0305 	sbcs.w	r3, r9, r5
 8003946:	d205      	bcs.n	8003954 <uavcan_primitive_array_Bit_1_0_serialize_+0x84>
 8003948:	4b57      	ldr	r3, [pc, #348]	; (8003aa8 <uavcan_primitive_array_Bit_1_0_serialize_+0x1d8>)
 800394a:	4a55      	ldr	r2, [pc, #340]	; (8003aa0 <uavcan_primitive_array_Bit_1_0_serialize_+0x1d0>)
 800394c:	2183      	movs	r1, #131	; 0x83
 800394e:	4855      	ldr	r0, [pc, #340]	; (8003aa4 <uavcan_primitive_array_Bit_1_0_serialize_+0x1d4>)
 8003950:	f00a fcda 	bl	800e308 <__assert_func>
        if (obj->value.count > 2048)
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800395a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800395e:	d902      	bls.n	8003966 <uavcan_primitive_array_Bit_1_0_serialize_+0x96>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003960:	f06f 0309 	mvn.w	r3, #9
 8003964:	e095      	b.n	8003a92 <uavcan_primitive_array_Bit_1_0_serialize_+0x1c2>
        }
        // Array length prefix: truncated uint16
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, obj->value.count, 16U);
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800396c:	2200      	movs	r2, #0
 800396e:	603b      	str	r3, [r7, #0]
 8003970:	607a      	str	r2, [r7, #4]
 8003972:	2310      	movs	r3, #16
 8003974:	9302      	str	r3, [sp, #8]
 8003976:	e9d7 3400 	ldrd	r3, r4, [r7]
 800397a:	e9cd 3400 	strd	r3, r4, [sp]
 800397e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003980:	6a39      	ldr	r1, [r7, #32]
 8003982:	6938      	ldr	r0, [r7, #16]
 8003984:	f7fd fc70 	bl	8001268 <nunavutSetUxx>
 8003988:	4603      	mov	r3, r0
 800398a:	77fb      	strb	r3, [r7, #31]
        if (_err0_ < 0)
 800398c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003990:	2b00      	cmp	r3, #0
 8003992:	da02      	bge.n	800399a <uavcan_primitive_array_Bit_1_0_serialize_+0xca>
        {
            return _err0_;
 8003994:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003998:	e07b      	b.n	8003a92 <uavcan_primitive_array_Bit_1_0_serialize_+0x1c2>
        }
        offset_bits += 16U;
 800399a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399c:	3310      	adds	r3, #16
 800399e:	627b      	str	r3, [r7, #36]	; 0x24
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80039a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a2:	f003 0307 	and.w	r3, r3, #7
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d005      	beq.n	80039b6 <uavcan_primitive_array_Bit_1_0_serialize_+0xe6>
 80039aa:	4b3c      	ldr	r3, [pc, #240]	; (8003a9c <uavcan_primitive_array_Bit_1_0_serialize_+0x1cc>)
 80039ac:	4a3c      	ldr	r2, [pc, #240]	; (8003aa0 <uavcan_primitive_array_Bit_1_0_serialize_+0x1d0>)
 80039ae:	218f      	movs	r1, #143	; 0x8f
 80039b0:	483c      	ldr	r0, [pc, #240]	; (8003aa4 <uavcan_primitive_array_Bit_1_0_serialize_+0x1d4>)
 80039b2:	f00a fca9 	bl	800e308 <__assert_func>
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count, &obj->value.bitpacked[0], 0U);
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	2100      	movs	r1, #0
 80039c0:	9100      	str	r1, [sp, #0]
 80039c2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80039c4:	6938      	ldr	r0, [r7, #16]
 80039c6:	f7fd fac7 	bl	8000f58 <nunavutCopyBits>
        offset_bits += obj->value.count;
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80039d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039d2:	4413      	add	r3, r2
 80039d4:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80039d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d8:	f003 0307 	and.w	r3, r3, #7
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d035      	beq.n	8003a4c <uavcan_primitive_array_Bit_1_0_serialize_+0x17c>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80039e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	f003 0307 	and.w	r3, r3, #7
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	f1c3 0308 	rsb	r3, r3, #8
 80039ee:	77bb      	strb	r3, [r7, #30]
        NUNAVUT_ASSERT(_pad0_ > 0);
 80039f0:	7fbb      	ldrb	r3, [r7, #30]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d105      	bne.n	8003a02 <uavcan_primitive_array_Bit_1_0_serialize_+0x132>
 80039f6:	4b2d      	ldr	r3, [pc, #180]	; (8003aac <uavcan_primitive_array_Bit_1_0_serialize_+0x1dc>)
 80039f8:	4a29      	ldr	r2, [pc, #164]	; (8003aa0 <uavcan_primitive_array_Bit_1_0_serialize_+0x1d0>)
 80039fa:	2197      	movs	r1, #151	; 0x97
 80039fc:	4829      	ldr	r0, [pc, #164]	; (8003aa4 <uavcan_primitive_array_Bit_1_0_serialize_+0x1d4>)
 80039fe:	f00a fc83 	bl	800e308 <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003a02:	7fbb      	ldrb	r3, [r7, #30]
 8003a04:	9302      	str	r3, [sp, #8]
 8003a06:	f04f 0200 	mov.w	r2, #0
 8003a0a:	f04f 0300 	mov.w	r3, #0
 8003a0e:	e9cd 2300 	strd	r2, r3, [sp]
 8003a12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a14:	6a39      	ldr	r1, [r7, #32]
 8003a16:	6938      	ldr	r0, [r7, #16]
 8003a18:	f7fd fc26 	bl	8001268 <nunavutSetUxx>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	777b      	strb	r3, [r7, #29]
        if (_err1_ < 0)
 8003a20:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	da02      	bge.n	8003a2e <uavcan_primitive_array_Bit_1_0_serialize_+0x15e>
        {
            return _err1_;
 8003a28:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8003a2c:	e031      	b.n	8003a92 <uavcan_primitive_array_Bit_1_0_serialize_+0x1c2>
        }
        offset_bits += _pad0_;
 8003a2e:	7fbb      	ldrb	r3, [r7, #30]
 8003a30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a32:	4413      	add	r3, r2
 8003a34:	627b      	str	r3, [r7, #36]	; 0x24
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a38:	f003 0307 	and.w	r3, r3, #7
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d005      	beq.n	8003a4c <uavcan_primitive_array_Bit_1_0_serialize_+0x17c>
 8003a40:	4b16      	ldr	r3, [pc, #88]	; (8003a9c <uavcan_primitive_array_Bit_1_0_serialize_+0x1cc>)
 8003a42:	4a17      	ldr	r2, [pc, #92]	; (8003aa0 <uavcan_primitive_array_Bit_1_0_serialize_+0x1d0>)
 8003a44:	219e      	movs	r1, #158	; 0x9e
 8003a46:	4817      	ldr	r0, [pc, #92]	; (8003aa4 <uavcan_primitive_array_Bit_1_0_serialize_+0x1d4>)
 8003a48:	f00a fc5e 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 16ULL);
 8003a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a4e:	2b0f      	cmp	r3, #15
 8003a50:	d805      	bhi.n	8003a5e <uavcan_primitive_array_Bit_1_0_serialize_+0x18e>
 8003a52:	4b17      	ldr	r3, [pc, #92]	; (8003ab0 <uavcan_primitive_array_Bit_1_0_serialize_+0x1e0>)
 8003a54:	4a12      	ldr	r2, [pc, #72]	; (8003aa0 <uavcan_primitive_array_Bit_1_0_serialize_+0x1d0>)
 8003a56:	21a1      	movs	r1, #161	; 0xa1
 8003a58:	4812      	ldr	r0, [pc, #72]	; (8003aa4 <uavcan_primitive_array_Bit_1_0_serialize_+0x1d4>)
 8003a5a:	f00a fc55 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);
 8003a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a60:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8003a64:	d905      	bls.n	8003a72 <uavcan_primitive_array_Bit_1_0_serialize_+0x1a2>
 8003a66:	4b13      	ldr	r3, [pc, #76]	; (8003ab4 <uavcan_primitive_array_Bit_1_0_serialize_+0x1e4>)
 8003a68:	4a0d      	ldr	r2, [pc, #52]	; (8003aa0 <uavcan_primitive_array_Bit_1_0_serialize_+0x1d0>)
 8003a6a:	21a2      	movs	r1, #162	; 0xa2
 8003a6c:	480d      	ldr	r0, [pc, #52]	; (8003aa4 <uavcan_primitive_array_Bit_1_0_serialize_+0x1d4>)
 8003a6e:	f00a fc4b 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a74:	f003 0307 	and.w	r3, r3, #7
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d005      	beq.n	8003a88 <uavcan_primitive_array_Bit_1_0_serialize_+0x1b8>
 8003a7c:	4b07      	ldr	r3, [pc, #28]	; (8003a9c <uavcan_primitive_array_Bit_1_0_serialize_+0x1cc>)
 8003a7e:	4a08      	ldr	r2, [pc, #32]	; (8003aa0 <uavcan_primitive_array_Bit_1_0_serialize_+0x1d0>)
 8003a80:	21a3      	movs	r1, #163	; 0xa3
 8003a82:	4808      	ldr	r0, [pc, #32]	; (8003aa4 <uavcan_primitive_array_Bit_1_0_serialize_+0x1d4>)
 8003a84:	f00a fc40 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a8a:	08da      	lsrs	r2, r3, #3
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3728      	adds	r7, #40	; 0x28
 8003a96:	46bd      	mov	sp, r7
 8003a98:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a9c:	08010f50 	.word	0x08010f50
 8003aa0:	0801369c 	.word	0x0801369c
 8003aa4:	08011678 	.word	0x08011678
 8003aa8:	080115a0 	.word	0x080115a0
 8003aac:	08011038 	.word	0x08011038
 8003ab0:	080115d4 	.word	0x080115d4
 8003ab4:	080115ec 	.word	0x080115ec

08003ab8 <uavcan_primitive_array_Bit_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Bit_1_0_deserialize_(
    uavcan_primitive_array_Bit_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b08a      	sub	sp, #40	; 0x28
 8003abc:	af02      	add	r7, sp, #8
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d009      	beq.n	8003ade <uavcan_primitive_array_Bit_1_0_deserialize_+0x26>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d006      	beq.n	8003ade <uavcan_primitive_array_Bit_1_0_deserialize_+0x26>
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d106      	bne.n	8003ae4 <uavcan_primitive_array_Bit_1_0_deserialize_+0x2c>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d002      	beq.n	8003ae4 <uavcan_primitive_array_Bit_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003ade:	f06f 0301 	mvn.w	r3, #1
 8003ae2:	e06d      	b.n	8003bc0 <uavcan_primitive_array_Bit_1_0_deserialize_+0x108>
    }
    if (buffer == NULL)
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d101      	bne.n	8003aee <uavcan_primitive_array_Bit_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003aea:	4b37      	ldr	r3, [pc, #220]	; (8003bc8 <uavcan_primitive_array_Bit_1_0_deserialize_+0x110>)
 8003aec:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003afa:	2300      	movs	r3, #0
 8003afc:	617b      	str	r3, [r7, #20]
    // saturated bool[<=2048] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	f003 0307 	and.w	r3, r3, #7
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d005      	beq.n	8003b14 <uavcan_primitive_array_Bit_1_0_deserialize_+0x5c>
 8003b08:	4b30      	ldr	r3, [pc, #192]	; (8003bcc <uavcan_primitive_array_Bit_1_0_deserialize_+0x114>)
 8003b0a:	4a31      	ldr	r2, [pc, #196]	; (8003bd0 <uavcan_primitive_array_Bit_1_0_deserialize_+0x118>)
 8003b0c:	21ca      	movs	r1, #202	; 0xca
 8003b0e:	4831      	ldr	r0, [pc, #196]	; (8003bd4 <uavcan_primitive_array_Bit_1_0_deserialize_+0x11c>)
 8003b10:	f00a fbfa 	bl	800e308 <__assert_func>
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8003b14:	2310      	movs	r3, #16
 8003b16:	697a      	ldr	r2, [r7, #20]
 8003b18:	69f9      	ldr	r1, [r7, #28]
 8003b1a:	68b8      	ldr	r0, [r7, #8]
 8003b1c:	f7fd fc80 	bl	8001420 <nunavutGetU16>
 8003b20:	4603      	mov	r3, r0
 8003b22:	461a      	mov	r2, r3
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    offset_bits += 16U;
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	3310      	adds	r3, #16
 8003b2e:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 2048U)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003b36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b3a:	d902      	bls.n	8003b42 <uavcan_primitive_array_Bit_1_0_deserialize_+0x8a>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003b3c:	f06f 0309 	mvn.w	r3, #9
 8003b40:	e03e      	b.n	8003bc0 <uavcan_primitive_array_Bit_1_0_deserialize_+0x108>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	f003 0307 	and.w	r3, r3, #7
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d005      	beq.n	8003b58 <uavcan_primitive_array_Bit_1_0_deserialize_+0xa0>
 8003b4c:	4b1f      	ldr	r3, [pc, #124]	; (8003bcc <uavcan_primitive_array_Bit_1_0_deserialize_+0x114>)
 8003b4e:	4a20      	ldr	r2, [pc, #128]	; (8003bd0 <uavcan_primitive_array_Bit_1_0_deserialize_+0x118>)
 8003b50:	21d2      	movs	r1, #210	; 0xd2
 8003b52:	4820      	ldr	r0, [pc, #128]	; (8003bd4 <uavcan_primitive_array_Bit_1_0_deserialize_+0x11c>)
 8003b54:	f00a fbd8 	bl	800e308 <__assert_func>
    nunavutGetBits(&out_obj->value.bitpacked[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count);
 8003b58:	68f8      	ldr	r0, [r7, #12]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003b60:	9300      	str	r3, [sp, #0]
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	69fa      	ldr	r2, [r7, #28]
 8003b66:	68b9      	ldr	r1, [r7, #8]
 8003b68:	f7fd fb3c 	bl	80011e4 <nunavutGetBits>
    offset_bits += out_obj->value.count;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003b72:	697a      	ldr	r2, [r7, #20]
 8003b74:	4413      	add	r3, r2
 8003b76:	617b      	str	r3, [r7, #20]
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	3307      	adds	r3, #7
 8003b7c:	f023 0307 	bic.w	r3, r3, #7
 8003b80:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	f003 0307 	and.w	r3, r3, #7
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d005      	beq.n	8003b98 <uavcan_primitive_array_Bit_1_0_deserialize_+0xe0>
 8003b8c:	4b0f      	ldr	r3, [pc, #60]	; (8003bcc <uavcan_primitive_array_Bit_1_0_deserialize_+0x114>)
 8003b8e:	4a10      	ldr	r2, [pc, #64]	; (8003bd0 <uavcan_primitive_array_Bit_1_0_deserialize_+0x118>)
 8003b90:	21d6      	movs	r1, #214	; 0xd6
 8003b92:	4810      	ldr	r0, [pc, #64]	; (8003bd4 <uavcan_primitive_array_Bit_1_0_deserialize_+0x11c>)
 8003b94:	f00a fbb8 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003b98:	69b9      	ldr	r1, [r7, #24]
 8003b9a:	6978      	ldr	r0, [r7, #20]
 8003b9c:	f7fd f9b2 	bl	8000f04 <nunavutChooseMin>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	08da      	lsrs	r2, r3, #3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	69fa      	ldr	r2, [r7, #28]
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d205      	bcs.n	8003bbe <uavcan_primitive_array_Bit_1_0_deserialize_+0x106>
 8003bb2:	4b09      	ldr	r3, [pc, #36]	; (8003bd8 <uavcan_primitive_array_Bit_1_0_deserialize_+0x120>)
 8003bb4:	4a06      	ldr	r2, [pc, #24]	; (8003bd0 <uavcan_primitive_array_Bit_1_0_deserialize_+0x118>)
 8003bb6:	21d8      	movs	r1, #216	; 0xd8
 8003bb8:	4806      	ldr	r0, [pc, #24]	; (8003bd4 <uavcan_primitive_array_Bit_1_0_deserialize_+0x11c>)
 8003bba:	f00a fba5 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 8003bbe:	2300      	movs	r3, #0
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3720      	adds	r7, #32
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	08011070 	.word	0x08011070
 8003bcc:	08010f50 	.word	0x08010f50
 8003bd0:	0801325c 	.word	0x0801325c
 8003bd4:	08011678 	.word	0x08011678
 8003bd8:	08011074 	.word	0x08011074

08003bdc <uavcan_primitive_array_Integer16_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer16_1_0_serialize_(
    const uavcan_primitive_array_Integer16_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003bdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003be0:	b094      	sub	sp, #80	; 0x50
 8003be2:	af04      	add	r7, sp, #16
 8003be4:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003be6:	62b9      	str	r1, [r7, #40]	; 0x28
 8003be8:	627a      	str	r2, [r7, #36]	; 0x24
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d005      	beq.n	8003bfc <uavcan_primitive_array_Integer16_1_0_serialize_+0x20>
 8003bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d002      	beq.n	8003bfc <uavcan_primitive_array_Integer16_1_0_serialize_+0x20>
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d102      	bne.n	8003c02 <uavcan_primitive_array_Integer16_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003bfc:	f06f 0301 	mvn.w	r3, #1
 8003c00:	e10d      	b.n	8003e1e <uavcan_primitive_array_Integer16_1_0_serialize_+0x242>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	637b      	str	r3, [r7, #52]	; 0x34
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8003c08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c0a:	00da      	lsls	r2, r3, #3
 8003c0c:	f640 0307 	movw	r3, #2055	; 0x807
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d802      	bhi.n	8003c1a <uavcan_primitive_array_Integer16_1_0_serialize_+0x3e>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003c14:	f06f 0302 	mvn.w	r3, #2
 8003c18:	e101      	b.n	8003e1e <uavcan_primitive_array_Integer16_1_0_serialize_+0x242>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	63fb      	str	r3, [r7, #60]	; 0x3c
    {   // saturated int16[<=128] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003c1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c20:	f003 0307 	and.w	r3, r3, #7
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d005      	beq.n	8003c34 <uavcan_primitive_array_Integer16_1_0_serialize_+0x58>
 8003c28:	4b7f      	ldr	r3, [pc, #508]	; (8003e28 <uavcan_primitive_array_Integer16_1_0_serialize_+0x24c>)
 8003c2a:	4a80      	ldr	r2, [pc, #512]	; (8003e2c <uavcan_primitive_array_Integer16_1_0_serialize_+0x250>)
 8003c2c:	2181      	movs	r1, #129	; 0x81
 8003c2e:	4880      	ldr	r0, [pc, #512]	; (8003e30 <uavcan_primitive_array_Integer16_1_0_serialize_+0x254>)
 8003c30:	f00a fb6a 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 8003c34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c36:	2200      	movs	r2, #0
 8003c38:	469a      	mov	sl, r3
 8003c3a:	4693      	mov	fp, r2
 8003c3c:	f640 0308 	movw	r3, #2056	; 0x808
 8003c40:	eb1a 0803 	adds.w	r8, sl, r3
 8003c44:	f14b 0900 	adc.w	r9, fp, #0
 8003c48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c4a:	00db      	lsls	r3, r3, #3
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	61bb      	str	r3, [r7, #24]
 8003c50:	61fa      	str	r2, [r7, #28]
 8003c52:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003c56:	460b      	mov	r3, r1
 8003c58:	4543      	cmp	r3, r8
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	eb73 0309 	sbcs.w	r3, r3, r9
 8003c60:	d205      	bcs.n	8003c6e <uavcan_primitive_array_Integer16_1_0_serialize_+0x92>
 8003c62:	4b74      	ldr	r3, [pc, #464]	; (8003e34 <uavcan_primitive_array_Integer16_1_0_serialize_+0x258>)
 8003c64:	4a71      	ldr	r2, [pc, #452]	; (8003e2c <uavcan_primitive_array_Integer16_1_0_serialize_+0x250>)
 8003c66:	2182      	movs	r1, #130	; 0x82
 8003c68:	4871      	ldr	r0, [pc, #452]	; (8003e30 <uavcan_primitive_array_Integer16_1_0_serialize_+0x254>)
 8003c6a:	f00a fb4d 	bl	800e308 <__assert_func>
        if (obj->value.count > 128)
 8003c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c70:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003c74:	2b80      	cmp	r3, #128	; 0x80
 8003c76:	d902      	bls.n	8003c7e <uavcan_primitive_array_Integer16_1_0_serialize_+0xa2>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003c78:	f06f 0309 	mvn.w	r3, #9
 8003c7c:	e0cf      	b.n	8003e1e <uavcan_primitive_array_Integer16_1_0_serialize_+0x242>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8003c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c80:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 8003c84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c86:	08db      	lsrs	r3, r3, #3
 8003c88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c8a:	4413      	add	r3, r2
 8003c8c:	b2ca      	uxtb	r2, r1
 8003c8e:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8003c90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c92:	3308      	adds	r3, #8
 8003c94:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003c96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c98:	f003 0307 	and.w	r3, r3, #7
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d005      	beq.n	8003cac <uavcan_primitive_array_Integer16_1_0_serialize_+0xd0>
 8003ca0:	4b61      	ldr	r3, [pc, #388]	; (8003e28 <uavcan_primitive_array_Integer16_1_0_serialize_+0x24c>)
 8003ca2:	4a62      	ldr	r2, [pc, #392]	; (8003e2c <uavcan_primitive_array_Integer16_1_0_serialize_+0x250>)
 8003ca4:	218a      	movs	r1, #138	; 0x8a
 8003ca6:	4862      	ldr	r0, [pc, #392]	; (8003e30 <uavcan_primitive_array_Integer16_1_0_serialize_+0x254>)
 8003ca8:	f00a fb2e 	bl	800e308 <__assert_func>
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8003cac:	2300      	movs	r3, #0
 8003cae:	63bb      	str	r3, [r7, #56]	; 0x38
 8003cb0:	e04b      	b.n	8003d4a <uavcan_primitive_array_Integer16_1_0_serialize_+0x16e>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003cb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cb4:	f003 0307 	and.w	r3, r3, #7
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d005      	beq.n	8003cc8 <uavcan_primitive_array_Integer16_1_0_serialize_+0xec>
 8003cbc:	4b5a      	ldr	r3, [pc, #360]	; (8003e28 <uavcan_primitive_array_Integer16_1_0_serialize_+0x24c>)
 8003cbe:	4a5b      	ldr	r2, [pc, #364]	; (8003e2c <uavcan_primitive_array_Integer16_1_0_serialize_+0x250>)
 8003cc0:	218d      	movs	r1, #141	; 0x8d
 8003cc2:	485b      	ldr	r0, [pc, #364]	; (8003e30 <uavcan_primitive_array_Integer16_1_0_serialize_+0x254>)
 8003cc4:	f00a fb20 	bl	800e308 <__assert_func>
            NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
 8003cc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cca:	2200      	movs	r2, #0
 8003ccc:	613b      	str	r3, [r7, #16]
 8003cce:	617a      	str	r2, [r7, #20]
 8003cd0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	f113 0410 	adds.w	r4, r3, #16
 8003cda:	4613      	mov	r3, r2
 8003cdc:	f143 0500 	adc.w	r5, r3, #0
 8003ce0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ce2:	00db      	lsls	r3, r3, #3
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	60bb      	str	r3, [r7, #8]
 8003ce8:	60fa      	str	r2, [r7, #12]
 8003cea:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003cee:	460b      	mov	r3, r1
 8003cf0:	42a3      	cmp	r3, r4
 8003cf2:	4613      	mov	r3, r2
 8003cf4:	41ab      	sbcs	r3, r5
 8003cf6:	d205      	bcs.n	8003d04 <uavcan_primitive_array_Integer16_1_0_serialize_+0x128>
 8003cf8:	4b4f      	ldr	r3, [pc, #316]	; (8003e38 <uavcan_primitive_array_Integer16_1_0_serialize_+0x25c>)
 8003cfa:	4a4c      	ldr	r2, [pc, #304]	; (8003e2c <uavcan_primitive_array_Integer16_1_0_serialize_+0x250>)
 8003cfc:	218e      	movs	r1, #142	; 0x8e
 8003cfe:	484c      	ldr	r0, [pc, #304]	; (8003e30 <uavcan_primitive_array_Integer16_1_0_serialize_+0x254>)
 8003d00:	f00a fb02 	bl	800e308 <__assert_func>
            // Saturation code not emitted -- native representation matches the serialized representation.
            const int8_t _err0_ = nunavutSetIxx(&buffer[0], capacity_bytes, offset_bits, obj->value.elements[_index0_], 16U);
 8003d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d08:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8003d0c:	b21b      	sxth	r3, r3
 8003d0e:	17da      	asrs	r2, r3, #31
 8003d10:	603b      	str	r3, [r7, #0]
 8003d12:	607a      	str	r2, [r7, #4]
 8003d14:	2310      	movs	r3, #16
 8003d16:	9302      	str	r3, [sp, #8]
 8003d18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d1c:	e9cd 2300 	strd	r2, r3, [sp]
 8003d20:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003d22:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003d24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d26:	f7fd fb23 	bl	8001370 <nunavutSetIxx>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
            if (_err0_ < 0)
 8003d30:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	da02      	bge.n	8003d3e <uavcan_primitive_array_Integer16_1_0_serialize_+0x162>
            {
                return _err0_;
 8003d38:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8003d3c:	e06f      	b.n	8003e1e <uavcan_primitive_array_Integer16_1_0_serialize_+0x242>
            }
            offset_bits += 16U;
 8003d3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d40:	3310      	adds	r3, #16
 8003d42:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8003d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d46:	3301      	adds	r3, #1
 8003d48:	63bb      	str	r3, [r7, #56]	; 0x38
 8003d4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d4c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003d50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d3ad      	bcc.n	8003cb2 <uavcan_primitive_array_Integer16_1_0_serialize_+0xd6>
        }
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003d56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d58:	f003 0307 	and.w	r3, r3, #7
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d03a      	beq.n	8003dd6 <uavcan_primitive_array_Integer16_1_0_serialize_+0x1fa>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003d60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	f003 0307 	and.w	r3, r3, #7
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	f1c3 0308 	rsb	r3, r3, #8
 8003d6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        NUNAVUT_ASSERT(_pad0_ > 0);
 8003d72:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d105      	bne.n	8003d86 <uavcan_primitive_array_Integer16_1_0_serialize_+0x1aa>
 8003d7a:	4b30      	ldr	r3, [pc, #192]	; (8003e3c <uavcan_primitive_array_Integer16_1_0_serialize_+0x260>)
 8003d7c:	4a2b      	ldr	r2, [pc, #172]	; (8003e2c <uavcan_primitive_array_Integer16_1_0_serialize_+0x250>)
 8003d7e:	219b      	movs	r1, #155	; 0x9b
 8003d80:	482b      	ldr	r0, [pc, #172]	; (8003e30 <uavcan_primitive_array_Integer16_1_0_serialize_+0x254>)
 8003d82:	f00a fac1 	bl	800e308 <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003d86:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003d8a:	9302      	str	r3, [sp, #8]
 8003d8c:	f04f 0200 	mov.w	r2, #0
 8003d90:	f04f 0300 	mov.w	r3, #0
 8003d94:	e9cd 2300 	strd	r2, r3, [sp]
 8003d98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003d9a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003d9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d9e:	f7fd fa63 	bl	8001268 <nunavutSetUxx>
 8003da2:	4603      	mov	r3, r0
 8003da4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        if (_err1_ < 0)
 8003da8:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	da02      	bge.n	8003db6 <uavcan_primitive_array_Integer16_1_0_serialize_+0x1da>
        {
            return _err1_;
 8003db0:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8003db4:	e033      	b.n	8003e1e <uavcan_primitive_array_Integer16_1_0_serialize_+0x242>
        }
        offset_bits += _pad0_;
 8003db6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003dba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003dbc:	4413      	add	r3, r2
 8003dbe:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003dc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dc2:	f003 0307 	and.w	r3, r3, #7
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d005      	beq.n	8003dd6 <uavcan_primitive_array_Integer16_1_0_serialize_+0x1fa>
 8003dca:	4b17      	ldr	r3, [pc, #92]	; (8003e28 <uavcan_primitive_array_Integer16_1_0_serialize_+0x24c>)
 8003dcc:	4a17      	ldr	r2, [pc, #92]	; (8003e2c <uavcan_primitive_array_Integer16_1_0_serialize_+0x250>)
 8003dce:	21a2      	movs	r1, #162	; 0xa2
 8003dd0:	4817      	ldr	r0, [pc, #92]	; (8003e30 <uavcan_primitive_array_Integer16_1_0_serialize_+0x254>)
 8003dd2:	f00a fa99 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 8ULL);
 8003dd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dd8:	2b07      	cmp	r3, #7
 8003dda:	d805      	bhi.n	8003de8 <uavcan_primitive_array_Integer16_1_0_serialize_+0x20c>
 8003ddc:	4b18      	ldr	r3, [pc, #96]	; (8003e40 <uavcan_primitive_array_Integer16_1_0_serialize_+0x264>)
 8003dde:	4a13      	ldr	r2, [pc, #76]	; (8003e2c <uavcan_primitive_array_Integer16_1_0_serialize_+0x250>)
 8003de0:	21a5      	movs	r1, #165	; 0xa5
 8003de2:	4813      	ldr	r0, [pc, #76]	; (8003e30 <uavcan_primitive_array_Integer16_1_0_serialize_+0x254>)
 8003de4:	f00a fa90 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);
 8003de8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dea:	f640 0208 	movw	r2, #2056	; 0x808
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d905      	bls.n	8003dfe <uavcan_primitive_array_Integer16_1_0_serialize_+0x222>
 8003df2:	4b14      	ldr	r3, [pc, #80]	; (8003e44 <uavcan_primitive_array_Integer16_1_0_serialize_+0x268>)
 8003df4:	4a0d      	ldr	r2, [pc, #52]	; (8003e2c <uavcan_primitive_array_Integer16_1_0_serialize_+0x250>)
 8003df6:	21a6      	movs	r1, #166	; 0xa6
 8003df8:	480d      	ldr	r0, [pc, #52]	; (8003e30 <uavcan_primitive_array_Integer16_1_0_serialize_+0x254>)
 8003dfa:	f00a fa85 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003dfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e00:	f003 0307 	and.w	r3, r3, #7
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d005      	beq.n	8003e14 <uavcan_primitive_array_Integer16_1_0_serialize_+0x238>
 8003e08:	4b07      	ldr	r3, [pc, #28]	; (8003e28 <uavcan_primitive_array_Integer16_1_0_serialize_+0x24c>)
 8003e0a:	4a08      	ldr	r2, [pc, #32]	; (8003e2c <uavcan_primitive_array_Integer16_1_0_serialize_+0x250>)
 8003e0c:	21a7      	movs	r1, #167	; 0xa7
 8003e0e:	4808      	ldr	r0, [pc, #32]	; (8003e30 <uavcan_primitive_array_Integer16_1_0_serialize_+0x254>)
 8003e10:	f00a fa7a 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003e14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e16:	08da      	lsrs	r2, r3, #3
 8003e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1a:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3740      	adds	r7, #64	; 0x40
 8003e22:	46bd      	mov	sp, r7
 8003e24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e28:	08010f50 	.word	0x08010f50
 8003e2c:	08013728 	.word	0x08013728
 8003e30:	080116e8 	.word	0x080116e8
 8003e34:	080114b4 	.word	0x080114b4
 8003e38:	08011760 	.word	0x08011760
 8003e3c:	08011038 	.word	0x08011038
 8003e40:	08011044 	.word	0x08011044
 8003e44:	08011518 	.word	0x08011518

08003e48 <uavcan_primitive_array_Integer16_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer16_1_0_deserialize_(
    uavcan_primitive_array_Integer16_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b088      	sub	sp, #32
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	60b9      	str	r1, [r7, #8]
 8003e52:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d009      	beq.n	8003e6e <uavcan_primitive_array_Integer16_1_0_deserialize_+0x26>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d006      	beq.n	8003e6e <uavcan_primitive_array_Integer16_1_0_deserialize_+0x26>
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d106      	bne.n	8003e74 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x2c>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d002      	beq.n	8003e74 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003e6e:	f06f 0301 	mvn.w	r3, #1
 8003e72:	e08a      	b.n	8003f8a <uavcan_primitive_array_Integer16_1_0_deserialize_+0x142>
    }
    if (buffer == NULL)
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d101      	bne.n	8003e7e <uavcan_primitive_array_Integer16_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003e7a:	4b46      	ldr	r3, [pc, #280]	; (8003f94 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x14c>)
 8003e7c:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	00db      	lsls	r3, r3, #3
 8003e88:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	61fb      	str	r3, [r7, #28]
    // saturated int16[<=128] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003e8e:	69fb      	ldr	r3, [r7, #28]
 8003e90:	f003 0307 	and.w	r3, r3, #7
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d005      	beq.n	8003ea4 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x5c>
 8003e98:	4b3f      	ldr	r3, [pc, #252]	; (8003f98 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x150>)
 8003e9a:	4a40      	ldr	r2, [pc, #256]	; (8003f9c <uavcan_primitive_array_Integer16_1_0_deserialize_+0x154>)
 8003e9c:	21ce      	movs	r1, #206	; 0xce
 8003e9e:	4840      	ldr	r0, [pc, #256]	; (8003fa0 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x158>)
 8003ea0:	f00a fa32 	bl	800e308 <__assert_func>
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	3308      	adds	r3, #8
 8003ea8:	693a      	ldr	r2, [r7, #16]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d309      	bcc.n	8003ec2 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x7a>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	08db      	lsrs	r3, r3, #3
 8003eb2:	68ba      	ldr	r2, [r7, #8]
 8003eb4:	4413      	add	r3, r2
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	461a      	mov	r2, r3
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8003ec0:	e003      	b.n	8003eca <uavcan_primitive_array_Integer16_1_0_deserialize_+0x82>
    }
    else
    {
        out_obj->value.count = 0U;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	3308      	adds	r3, #8
 8003ece:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 128U)
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003ed6:	2b80      	cmp	r3, #128	; 0x80
 8003ed8:	d902      	bls.n	8003ee0 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x98>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003eda:	f06f 0309 	mvn.w	r3, #9
 8003ede:	e054      	b.n	8003f8a <uavcan_primitive_array_Integer16_1_0_deserialize_+0x142>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	f003 0307 	and.w	r3, r3, #7
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d005      	beq.n	8003ef6 <uavcan_primitive_array_Integer16_1_0_deserialize_+0xae>
 8003eea:	4b2b      	ldr	r3, [pc, #172]	; (8003f98 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x150>)
 8003eec:	4a2b      	ldr	r2, [pc, #172]	; (8003f9c <uavcan_primitive_array_Integer16_1_0_deserialize_+0x154>)
 8003eee:	21dd      	movs	r1, #221	; 0xdd
 8003ef0:	482b      	ldr	r0, [pc, #172]	; (8003fa0 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x158>)
 8003ef2:	f00a fa09 	bl	800e308 <__assert_func>
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	61bb      	str	r3, [r7, #24]
 8003efa:	e01c      	b.n	8003f36 <uavcan_primitive_array_Integer16_1_0_deserialize_+0xee>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	f003 0307 	and.w	r3, r3, #7
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d005      	beq.n	8003f12 <uavcan_primitive_array_Integer16_1_0_deserialize_+0xca>
 8003f06:	4b24      	ldr	r3, [pc, #144]	; (8003f98 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x150>)
 8003f08:	4a24      	ldr	r2, [pc, #144]	; (8003f9c <uavcan_primitive_array_Integer16_1_0_deserialize_+0x154>)
 8003f0a:	21e0      	movs	r1, #224	; 0xe0
 8003f0c:	4824      	ldr	r0, [pc, #144]	; (8003fa0 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x158>)
 8003f0e:	f00a f9fb 	bl	800e308 <__assert_func>
        out_obj->value.elements[_index1_] = nunavutGetI16(&buffer[0], capacity_bytes, offset_bits, 16);
 8003f12:	2310      	movs	r3, #16
 8003f14:	69fa      	ldr	r2, [r7, #28]
 8003f16:	6979      	ldr	r1, [r7, #20]
 8003f18:	68b8      	ldr	r0, [r7, #8]
 8003f1a:	f7fd fc54 	bl	80017c6 <nunavutGetI16>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	4619      	mov	r1, r3
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	69ba      	ldr	r2, [r7, #24]
 8003f26:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        offset_bits += 16U;
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	3310      	adds	r3, #16
 8003f2e:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	3301      	adds	r3, #1
 8003f34:	61bb      	str	r3, [r7, #24]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003f3c:	69ba      	ldr	r2, [r7, #24]
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d3dc      	bcc.n	8003efc <uavcan_primitive_array_Integer16_1_0_deserialize_+0xb4>
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	3307      	adds	r3, #7
 8003f46:	f023 0307 	bic.w	r3, r3, #7
 8003f4a:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	f003 0307 	and.w	r3, r3, #7
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d005      	beq.n	8003f62 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x11a>
 8003f56:	4b10      	ldr	r3, [pc, #64]	; (8003f98 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x150>)
 8003f58:	4a10      	ldr	r2, [pc, #64]	; (8003f9c <uavcan_primitive_array_Integer16_1_0_deserialize_+0x154>)
 8003f5a:	21e5      	movs	r1, #229	; 0xe5
 8003f5c:	4810      	ldr	r0, [pc, #64]	; (8003fa0 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x158>)
 8003f5e:	f00a f9d3 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003f62:	6939      	ldr	r1, [r7, #16]
 8003f64:	69f8      	ldr	r0, [r7, #28]
 8003f66:	f7fc ffcd 	bl	8000f04 <nunavutChooseMin>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	08da      	lsrs	r2, r3, #3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	697a      	ldr	r2, [r7, #20]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d205      	bcs.n	8003f88 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x140>
 8003f7c:	4b09      	ldr	r3, [pc, #36]	; (8003fa4 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x15c>)
 8003f7e:	4a07      	ldr	r2, [pc, #28]	; (8003f9c <uavcan_primitive_array_Integer16_1_0_deserialize_+0x154>)
 8003f80:	21e7      	movs	r1, #231	; 0xe7
 8003f82:	4807      	ldr	r0, [pc, #28]	; (8003fa0 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x158>)
 8003f84:	f00a f9c0 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3720      	adds	r7, #32
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	08011070 	.word	0x08011070
 8003f98:	08010f50 	.word	0x08010f50
 8003f9c:	08013320 	.word	0x08013320
 8003fa0:	080116e8 	.word	0x080116e8
 8003fa4:	08011074 	.word	0x08011074

08003fa8 <uavcan_primitive_array_Integer32_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer32_1_0_serialize_(
    const uavcan_primitive_array_Integer32_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003fa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fac:	b094      	sub	sp, #80	; 0x50
 8003fae:	af04      	add	r7, sp, #16
 8003fb0:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003fb2:	62b9      	str	r1, [r7, #40]	; 0x28
 8003fb4:	627a      	str	r2, [r7, #36]	; 0x24
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003fb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d005      	beq.n	8003fc8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x20>
 8003fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d002      	beq.n	8003fc8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x20>
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d102      	bne.n	8003fce <uavcan_primitive_array_Integer32_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003fc8:	f06f 0301 	mvn.w	r3, #1
 8003fcc:	e10c      	b.n	80041e8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x240>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	637b      	str	r3, [r7, #52]	; 0x34
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8003fd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fd6:	00da      	lsls	r2, r3, #3
 8003fd8:	f640 0307 	movw	r3, #2055	; 0x807
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d802      	bhi.n	8003fe6 <uavcan_primitive_array_Integer32_1_0_serialize_+0x3e>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003fe0:	f06f 0302 	mvn.w	r3, #2
 8003fe4:	e100      	b.n	80041e8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x240>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	63fb      	str	r3, [r7, #60]	; 0x3c
    {   // saturated int32[<=64] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8003fea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fec:	f003 0307 	and.w	r3, r3, #7
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d005      	beq.n	8004000 <uavcan_primitive_array_Integer32_1_0_serialize_+0x58>
 8003ff4:	4b7f      	ldr	r3, [pc, #508]	; (80041f4 <uavcan_primitive_array_Integer32_1_0_serialize_+0x24c>)
 8003ff6:	4a80      	ldr	r2, [pc, #512]	; (80041f8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x250>)
 8003ff8:	2181      	movs	r1, #129	; 0x81
 8003ffa:	4880      	ldr	r0, [pc, #512]	; (80041fc <uavcan_primitive_array_Integer32_1_0_serialize_+0x254>)
 8003ffc:	f00a f984 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 8004000:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004002:	2200      	movs	r2, #0
 8004004:	469a      	mov	sl, r3
 8004006:	4693      	mov	fp, r2
 8004008:	f640 0308 	movw	r3, #2056	; 0x808
 800400c:	eb1a 0803 	adds.w	r8, sl, r3
 8004010:	f14b 0900 	adc.w	r9, fp, #0
 8004014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004016:	00db      	lsls	r3, r3, #3
 8004018:	2200      	movs	r2, #0
 800401a:	61bb      	str	r3, [r7, #24]
 800401c:	61fa      	str	r2, [r7, #28]
 800401e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004022:	460b      	mov	r3, r1
 8004024:	4543      	cmp	r3, r8
 8004026:	4613      	mov	r3, r2
 8004028:	eb73 0309 	sbcs.w	r3, r3, r9
 800402c:	d205      	bcs.n	800403a <uavcan_primitive_array_Integer32_1_0_serialize_+0x92>
 800402e:	4b74      	ldr	r3, [pc, #464]	; (8004200 <uavcan_primitive_array_Integer32_1_0_serialize_+0x258>)
 8004030:	4a71      	ldr	r2, [pc, #452]	; (80041f8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x250>)
 8004032:	2182      	movs	r1, #130	; 0x82
 8004034:	4871      	ldr	r0, [pc, #452]	; (80041fc <uavcan_primitive_array_Integer32_1_0_serialize_+0x254>)
 8004036:	f00a f967 	bl	800e308 <__assert_func>
        if (obj->value.count > 64)
 800403a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800403c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004040:	2b40      	cmp	r3, #64	; 0x40
 8004042:	d902      	bls.n	800404a <uavcan_primitive_array_Integer32_1_0_serialize_+0xa2>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004044:	f06f 0309 	mvn.w	r3, #9
 8004048:	e0ce      	b.n	80041e8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x240>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 800404a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800404c:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 8004050:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004052:	08db      	lsrs	r3, r3, #3
 8004054:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004056:	4413      	add	r3, r2
 8004058:	b2ca      	uxtb	r2, r1
 800405a:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 800405c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800405e:	3308      	adds	r3, #8
 8004060:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004062:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004064:	f003 0307 	and.w	r3, r3, #7
 8004068:	2b00      	cmp	r3, #0
 800406a:	d005      	beq.n	8004078 <uavcan_primitive_array_Integer32_1_0_serialize_+0xd0>
 800406c:	4b61      	ldr	r3, [pc, #388]	; (80041f4 <uavcan_primitive_array_Integer32_1_0_serialize_+0x24c>)
 800406e:	4a62      	ldr	r2, [pc, #392]	; (80041f8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x250>)
 8004070:	218a      	movs	r1, #138	; 0x8a
 8004072:	4862      	ldr	r0, [pc, #392]	; (80041fc <uavcan_primitive_array_Integer32_1_0_serialize_+0x254>)
 8004074:	f00a f948 	bl	800e308 <__assert_func>
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8004078:	2300      	movs	r3, #0
 800407a:	63bb      	str	r3, [r7, #56]	; 0x38
 800407c:	e04a      	b.n	8004114 <uavcan_primitive_array_Integer32_1_0_serialize_+0x16c>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800407e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004080:	f003 0307 	and.w	r3, r3, #7
 8004084:	2b00      	cmp	r3, #0
 8004086:	d005      	beq.n	8004094 <uavcan_primitive_array_Integer32_1_0_serialize_+0xec>
 8004088:	4b5a      	ldr	r3, [pc, #360]	; (80041f4 <uavcan_primitive_array_Integer32_1_0_serialize_+0x24c>)
 800408a:	4a5b      	ldr	r2, [pc, #364]	; (80041f8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x250>)
 800408c:	218d      	movs	r1, #141	; 0x8d
 800408e:	485b      	ldr	r0, [pc, #364]	; (80041fc <uavcan_primitive_array_Integer32_1_0_serialize_+0x254>)
 8004090:	f00a f93a 	bl	800e308 <__assert_func>
            NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
 8004094:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004096:	2200      	movs	r2, #0
 8004098:	613b      	str	r3, [r7, #16]
 800409a:	617a      	str	r2, [r7, #20]
 800409c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80040a0:	460b      	mov	r3, r1
 80040a2:	f113 0420 	adds.w	r4, r3, #32
 80040a6:	4613      	mov	r3, r2
 80040a8:	f143 0500 	adc.w	r5, r3, #0
 80040ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040ae:	00db      	lsls	r3, r3, #3
 80040b0:	2200      	movs	r2, #0
 80040b2:	60bb      	str	r3, [r7, #8]
 80040b4:	60fa      	str	r2, [r7, #12]
 80040b6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80040ba:	460b      	mov	r3, r1
 80040bc:	42a3      	cmp	r3, r4
 80040be:	4613      	mov	r3, r2
 80040c0:	41ab      	sbcs	r3, r5
 80040c2:	d205      	bcs.n	80040d0 <uavcan_primitive_array_Integer32_1_0_serialize_+0x128>
 80040c4:	4b4f      	ldr	r3, [pc, #316]	; (8004204 <uavcan_primitive_array_Integer32_1_0_serialize_+0x25c>)
 80040c6:	4a4c      	ldr	r2, [pc, #304]	; (80041f8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x250>)
 80040c8:	218e      	movs	r1, #142	; 0x8e
 80040ca:	484c      	ldr	r0, [pc, #304]	; (80041fc <uavcan_primitive_array_Integer32_1_0_serialize_+0x254>)
 80040cc:	f00a f91c 	bl	800e308 <__assert_func>
            // Saturation code not emitted -- native representation matches the serialized representation.
            const int8_t _err0_ = nunavutSetIxx(&buffer[0], capacity_bytes, offset_bits, obj->value.elements[_index0_], 32U);
 80040d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80040d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040d8:	17da      	asrs	r2, r3, #31
 80040da:	603b      	str	r3, [r7, #0]
 80040dc:	607a      	str	r2, [r7, #4]
 80040de:	2320      	movs	r3, #32
 80040e0:	9302      	str	r3, [sp, #8]
 80040e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80040e6:	e9cd 2300 	strd	r2, r3, [sp]
 80040ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80040ec:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80040ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80040f0:	f7fd f93e 	bl	8001370 <nunavutSetIxx>
 80040f4:	4603      	mov	r3, r0
 80040f6:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
            if (_err0_ < 0)
 80040fa:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 80040fe:	2b00      	cmp	r3, #0
 8004100:	da02      	bge.n	8004108 <uavcan_primitive_array_Integer32_1_0_serialize_+0x160>
            {
                return _err0_;
 8004102:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8004106:	e06f      	b.n	80041e8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x240>
            }
            offset_bits += 32U;
 8004108:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800410a:	3320      	adds	r3, #32
 800410c:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 800410e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004110:	3301      	adds	r3, #1
 8004112:	63bb      	str	r3, [r7, #56]	; 0x38
 8004114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004116:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800411a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800411c:	429a      	cmp	r2, r3
 800411e:	d3ae      	bcc.n	800407e <uavcan_primitive_array_Integer32_1_0_serialize_+0xd6>
        }
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004120:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004122:	f003 0307 	and.w	r3, r3, #7
 8004126:	2b00      	cmp	r3, #0
 8004128:	d03a      	beq.n	80041a0 <uavcan_primitive_array_Integer32_1_0_serialize_+0x1f8>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800412a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800412c:	b2db      	uxtb	r3, r3
 800412e:	f003 0307 	and.w	r3, r3, #7
 8004132:	b2db      	uxtb	r3, r3
 8004134:	f1c3 0308 	rsb	r3, r3, #8
 8004138:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        NUNAVUT_ASSERT(_pad0_ > 0);
 800413c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004140:	2b00      	cmp	r3, #0
 8004142:	d105      	bne.n	8004150 <uavcan_primitive_array_Integer32_1_0_serialize_+0x1a8>
 8004144:	4b30      	ldr	r3, [pc, #192]	; (8004208 <uavcan_primitive_array_Integer32_1_0_serialize_+0x260>)
 8004146:	4a2c      	ldr	r2, [pc, #176]	; (80041f8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x250>)
 8004148:	219b      	movs	r1, #155	; 0x9b
 800414a:	482c      	ldr	r0, [pc, #176]	; (80041fc <uavcan_primitive_array_Integer32_1_0_serialize_+0x254>)
 800414c:	f00a f8dc 	bl	800e308 <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004150:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004154:	9302      	str	r3, [sp, #8]
 8004156:	f04f 0200 	mov.w	r2, #0
 800415a:	f04f 0300 	mov.w	r3, #0
 800415e:	e9cd 2300 	strd	r2, r3, [sp]
 8004162:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004164:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004166:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004168:	f7fd f87e 	bl	8001268 <nunavutSetUxx>
 800416c:	4603      	mov	r3, r0
 800416e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        if (_err1_ < 0)
 8004172:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8004176:	2b00      	cmp	r3, #0
 8004178:	da02      	bge.n	8004180 <uavcan_primitive_array_Integer32_1_0_serialize_+0x1d8>
        {
            return _err1_;
 800417a:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 800417e:	e033      	b.n	80041e8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x240>
        }
        offset_bits += _pad0_;
 8004180:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004184:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004186:	4413      	add	r3, r2
 8004188:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800418a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800418c:	f003 0307 	and.w	r3, r3, #7
 8004190:	2b00      	cmp	r3, #0
 8004192:	d005      	beq.n	80041a0 <uavcan_primitive_array_Integer32_1_0_serialize_+0x1f8>
 8004194:	4b17      	ldr	r3, [pc, #92]	; (80041f4 <uavcan_primitive_array_Integer32_1_0_serialize_+0x24c>)
 8004196:	4a18      	ldr	r2, [pc, #96]	; (80041f8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x250>)
 8004198:	21a2      	movs	r1, #162	; 0xa2
 800419a:	4818      	ldr	r0, [pc, #96]	; (80041fc <uavcan_primitive_array_Integer32_1_0_serialize_+0x254>)
 800419c:	f00a f8b4 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 8ULL);
 80041a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041a2:	2b07      	cmp	r3, #7
 80041a4:	d805      	bhi.n	80041b2 <uavcan_primitive_array_Integer32_1_0_serialize_+0x20a>
 80041a6:	4b19      	ldr	r3, [pc, #100]	; (800420c <uavcan_primitive_array_Integer32_1_0_serialize_+0x264>)
 80041a8:	4a13      	ldr	r2, [pc, #76]	; (80041f8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x250>)
 80041aa:	21a5      	movs	r1, #165	; 0xa5
 80041ac:	4813      	ldr	r0, [pc, #76]	; (80041fc <uavcan_primitive_array_Integer32_1_0_serialize_+0x254>)
 80041ae:	f00a f8ab 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);
 80041b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041b4:	f640 0208 	movw	r2, #2056	; 0x808
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d905      	bls.n	80041c8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x220>
 80041bc:	4b14      	ldr	r3, [pc, #80]	; (8004210 <uavcan_primitive_array_Integer32_1_0_serialize_+0x268>)
 80041be:	4a0e      	ldr	r2, [pc, #56]	; (80041f8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x250>)
 80041c0:	21a6      	movs	r1, #166	; 0xa6
 80041c2:	480e      	ldr	r0, [pc, #56]	; (80041fc <uavcan_primitive_array_Integer32_1_0_serialize_+0x254>)
 80041c4:	f00a f8a0 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80041c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041ca:	f003 0307 	and.w	r3, r3, #7
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d005      	beq.n	80041de <uavcan_primitive_array_Integer32_1_0_serialize_+0x236>
 80041d2:	4b08      	ldr	r3, [pc, #32]	; (80041f4 <uavcan_primitive_array_Integer32_1_0_serialize_+0x24c>)
 80041d4:	4a08      	ldr	r2, [pc, #32]	; (80041f8 <uavcan_primitive_array_Integer32_1_0_serialize_+0x250>)
 80041d6:	21a7      	movs	r1, #167	; 0xa7
 80041d8:	4808      	ldr	r0, [pc, #32]	; (80041fc <uavcan_primitive_array_Integer32_1_0_serialize_+0x254>)
 80041da:	f00a f895 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80041de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041e0:	08da      	lsrs	r2, r3, #3
 80041e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e4:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3740      	adds	r7, #64	; 0x40
 80041ec:	46bd      	mov	sp, r7
 80041ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041f2:	bf00      	nop
 80041f4:	08010f50 	.word	0x08010f50
 80041f8:	080136f8 	.word	0x080136f8
 80041fc:	08011790 	.word	0x08011790
 8004200:	080114b4 	.word	0x080114b4
 8004204:	08011374 	.word	0x08011374
 8004208:	08011038 	.word	0x08011038
 800420c:	08011044 	.word	0x08011044
 8004210:	08011518 	.word	0x08011518

08004214 <uavcan_primitive_array_Integer32_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer32_1_0_deserialize_(
    uavcan_primitive_array_Integer32_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b088      	sub	sp, #32
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d009      	beq.n	800423a <uavcan_primitive_array_Integer32_1_0_deserialize_+0x26>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d006      	beq.n	800423a <uavcan_primitive_array_Integer32_1_0_deserialize_+0x26>
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d106      	bne.n	8004240 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x2c>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d002      	beq.n	8004240 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800423a:	f06f 0301 	mvn.w	r3, #1
 800423e:	e089      	b.n	8004354 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x140>
    }
    if (buffer == NULL)
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d101      	bne.n	800424a <uavcan_primitive_array_Integer32_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004246:	4b45      	ldr	r3, [pc, #276]	; (800435c <uavcan_primitive_array_Integer32_1_0_deserialize_+0x148>)
 8004248:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	00db      	lsls	r3, r3, #3
 8004254:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 8004256:	2300      	movs	r3, #0
 8004258:	61fb      	str	r3, [r7, #28]
    // saturated int32[<=64] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	f003 0307 	and.w	r3, r3, #7
 8004260:	2b00      	cmp	r3, #0
 8004262:	d005      	beq.n	8004270 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x5c>
 8004264:	4b3e      	ldr	r3, [pc, #248]	; (8004360 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x14c>)
 8004266:	4a3f      	ldr	r2, [pc, #252]	; (8004364 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x150>)
 8004268:	21ce      	movs	r1, #206	; 0xce
 800426a:	483f      	ldr	r0, [pc, #252]	; (8004368 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x154>)
 800426c:	f00a f84c 	bl	800e308 <__assert_func>
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	3308      	adds	r3, #8
 8004274:	693a      	ldr	r2, [r7, #16]
 8004276:	429a      	cmp	r2, r3
 8004278:	d309      	bcc.n	800428e <uavcan_primitive_array_Integer32_1_0_deserialize_+0x7a>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	08db      	lsrs	r3, r3, #3
 800427e:	68ba      	ldr	r2, [r7, #8]
 8004280:	4413      	add	r3, r2
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	461a      	mov	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800428c:	e003      	b.n	8004296 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x82>
    }
    else
    {
        out_obj->value.count = 0U;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	3308      	adds	r3, #8
 800429a:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 64U)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80042a2:	2b40      	cmp	r3, #64	; 0x40
 80042a4:	d902      	bls.n	80042ac <uavcan_primitive_array_Integer32_1_0_deserialize_+0x98>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80042a6:	f06f 0309 	mvn.w	r3, #9
 80042aa:	e053      	b.n	8004354 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x140>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80042ac:	69fb      	ldr	r3, [r7, #28]
 80042ae:	f003 0307 	and.w	r3, r3, #7
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d005      	beq.n	80042c2 <uavcan_primitive_array_Integer32_1_0_deserialize_+0xae>
 80042b6:	4b2a      	ldr	r3, [pc, #168]	; (8004360 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x14c>)
 80042b8:	4a2a      	ldr	r2, [pc, #168]	; (8004364 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x150>)
 80042ba:	21dd      	movs	r1, #221	; 0xdd
 80042bc:	482a      	ldr	r0, [pc, #168]	; (8004368 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x154>)
 80042be:	f00a f823 	bl	800e308 <__assert_func>
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 80042c2:	2300      	movs	r3, #0
 80042c4:	61bb      	str	r3, [r7, #24]
 80042c6:	e01b      	b.n	8004300 <uavcan_primitive_array_Integer32_1_0_deserialize_+0xec>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	f003 0307 	and.w	r3, r3, #7
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d005      	beq.n	80042de <uavcan_primitive_array_Integer32_1_0_deserialize_+0xca>
 80042d2:	4b23      	ldr	r3, [pc, #140]	; (8004360 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x14c>)
 80042d4:	4a23      	ldr	r2, [pc, #140]	; (8004364 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x150>)
 80042d6:	21e0      	movs	r1, #224	; 0xe0
 80042d8:	4823      	ldr	r0, [pc, #140]	; (8004368 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x154>)
 80042da:	f00a f815 	bl	800e308 <__assert_func>
        out_obj->value.elements[_index1_] = nunavutGetI32(&buffer[0], capacity_bytes, offset_bits, 32);
 80042de:	2320      	movs	r3, #32
 80042e0:	69fa      	ldr	r2, [r7, #28]
 80042e2:	6979      	ldr	r1, [r7, #20]
 80042e4:	68b8      	ldr	r0, [r7, #8]
 80042e6:	f7fd fac5 	bl	8001874 <nunavutGetI32>
 80042ea:	4601      	mov	r1, r0
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	69ba      	ldr	r2, [r7, #24]
 80042f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        offset_bits += 32U;
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	3320      	adds	r3, #32
 80042f8:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 80042fa:	69bb      	ldr	r3, [r7, #24]
 80042fc:	3301      	adds	r3, #1
 80042fe:	61bb      	str	r3, [r7, #24]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004306:	69ba      	ldr	r2, [r7, #24]
 8004308:	429a      	cmp	r2, r3
 800430a:	d3dd      	bcc.n	80042c8 <uavcan_primitive_array_Integer32_1_0_deserialize_+0xb4>
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	3307      	adds	r3, #7
 8004310:	f023 0307 	bic.w	r3, r3, #7
 8004314:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	f003 0307 	and.w	r3, r3, #7
 800431c:	2b00      	cmp	r3, #0
 800431e:	d005      	beq.n	800432c <uavcan_primitive_array_Integer32_1_0_deserialize_+0x118>
 8004320:	4b0f      	ldr	r3, [pc, #60]	; (8004360 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x14c>)
 8004322:	4a10      	ldr	r2, [pc, #64]	; (8004364 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x150>)
 8004324:	21e5      	movs	r1, #229	; 0xe5
 8004326:	4810      	ldr	r0, [pc, #64]	; (8004368 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x154>)
 8004328:	f009 ffee 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800432c:	6939      	ldr	r1, [r7, #16]
 800432e:	69f8      	ldr	r0, [r7, #28]
 8004330:	f7fc fde8 	bl	8000f04 <nunavutChooseMin>
 8004334:	4603      	mov	r3, r0
 8004336:	08da      	lsrs	r2, r3, #3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	697a      	ldr	r2, [r7, #20]
 8004342:	429a      	cmp	r2, r3
 8004344:	d205      	bcs.n	8004352 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x13e>
 8004346:	4b09      	ldr	r3, [pc, #36]	; (800436c <uavcan_primitive_array_Integer32_1_0_deserialize_+0x158>)
 8004348:	4a06      	ldr	r2, [pc, #24]	; (8004364 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x150>)
 800434a:	21e7      	movs	r1, #231	; 0xe7
 800434c:	4806      	ldr	r0, [pc, #24]	; (8004368 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x154>)
 800434e:	f009 ffdb 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 8004352:	2300      	movs	r3, #0
}
 8004354:	4618      	mov	r0, r3
 8004356:	3720      	adds	r7, #32
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	08011070 	.word	0x08011070
 8004360:	08010f50 	.word	0x08010f50
 8004364:	080132dc 	.word	0x080132dc
 8004368:	08011790 	.word	0x08011790
 800436c:	08011074 	.word	0x08011074

08004370 <uavcan_primitive_array_Integer64_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer64_1_0_serialize_(
    const uavcan_primitive_array_Integer64_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004370:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004374:	b092      	sub	sp, #72	; 0x48
 8004376:	af04      	add	r7, sp, #16
 8004378:	6278      	str	r0, [r7, #36]	; 0x24
 800437a:	6239      	str	r1, [r7, #32]
 800437c:	61fa      	str	r2, [r7, #28]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800437e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004380:	2b00      	cmp	r3, #0
 8004382:	d005      	beq.n	8004390 <uavcan_primitive_array_Integer64_1_0_serialize_+0x20>
 8004384:	6a3b      	ldr	r3, [r7, #32]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d002      	beq.n	8004390 <uavcan_primitive_array_Integer64_1_0_serialize_+0x20>
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d102      	bne.n	8004396 <uavcan_primitive_array_Integer64_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004390:	f06f 0301 	mvn.w	r3, #1
 8004394:	e109      	b.n	80045aa <uavcan_primitive_array_Integer64_1_0_serialize_+0x23a>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	62fb      	str	r3, [r7, #44]	; 0x2c
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 800439c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800439e:	00db      	lsls	r3, r3, #3
 80043a0:	f640 0207 	movw	r2, #2055	; 0x807
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d802      	bhi.n	80043ae <uavcan_primitive_array_Integer64_1_0_serialize_+0x3e>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80043a8:	f06f 0302 	mvn.w	r3, #2
 80043ac:	e0fd      	b.n	80045aa <uavcan_primitive_array_Integer64_1_0_serialize_+0x23a>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80043ae:	2300      	movs	r3, #0
 80043b0:	637b      	str	r3, [r7, #52]	; 0x34
    {   // saturated int64[<=32] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80043b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043b4:	f003 0307 	and.w	r3, r3, #7
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d005      	beq.n	80043c8 <uavcan_primitive_array_Integer64_1_0_serialize_+0x58>
 80043bc:	4b7d      	ldr	r3, [pc, #500]	; (80045b4 <uavcan_primitive_array_Integer64_1_0_serialize_+0x244>)
 80043be:	4a7e      	ldr	r2, [pc, #504]	; (80045b8 <uavcan_primitive_array_Integer64_1_0_serialize_+0x248>)
 80043c0:	2181      	movs	r1, #129	; 0x81
 80043c2:	487e      	ldr	r0, [pc, #504]	; (80045bc <uavcan_primitive_array_Integer64_1_0_serialize_+0x24c>)
 80043c4:	f009 ffa0 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 80043c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043ca:	2200      	movs	r2, #0
 80043cc:	613b      	str	r3, [r7, #16]
 80043ce:	617a      	str	r2, [r7, #20]
 80043d0:	f640 0308 	movw	r3, #2056	; 0x808
 80043d4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80043d8:	4602      	mov	r2, r0
 80043da:	eb12 0803 	adds.w	r8, r2, r3
 80043de:	460b      	mov	r3, r1
 80043e0:	f143 0900 	adc.w	r9, r3, #0
 80043e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043e6:	00db      	lsls	r3, r3, #3
 80043e8:	2200      	movs	r2, #0
 80043ea:	60bb      	str	r3, [r7, #8]
 80043ec:	60fa      	str	r2, [r7, #12]
 80043ee:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80043f2:	460b      	mov	r3, r1
 80043f4:	4543      	cmp	r3, r8
 80043f6:	4613      	mov	r3, r2
 80043f8:	eb73 0309 	sbcs.w	r3, r3, r9
 80043fc:	d205      	bcs.n	800440a <uavcan_primitive_array_Integer64_1_0_serialize_+0x9a>
 80043fe:	4b70      	ldr	r3, [pc, #448]	; (80045c0 <uavcan_primitive_array_Integer64_1_0_serialize_+0x250>)
 8004400:	4a6d      	ldr	r2, [pc, #436]	; (80045b8 <uavcan_primitive_array_Integer64_1_0_serialize_+0x248>)
 8004402:	2182      	movs	r1, #130	; 0x82
 8004404:	486d      	ldr	r0, [pc, #436]	; (80045bc <uavcan_primitive_array_Integer64_1_0_serialize_+0x24c>)
 8004406:	f009 ff7f 	bl	800e308 <__assert_func>
        if (obj->value.count > 32)
 800440a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004410:	2b20      	cmp	r3, #32
 8004412:	d902      	bls.n	800441a <uavcan_primitive_array_Integer64_1_0_serialize_+0xaa>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004414:	f06f 0309 	mvn.w	r3, #9
 8004418:	e0c7      	b.n	80045aa <uavcan_primitive_array_Integer64_1_0_serialize_+0x23a>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 800441a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441c:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 8004420:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004422:	08db      	lsrs	r3, r3, #3
 8004424:	6a3a      	ldr	r2, [r7, #32]
 8004426:	4413      	add	r3, r2
 8004428:	b2ca      	uxtb	r2, r1
 800442a:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 800442c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800442e:	3308      	adds	r3, #8
 8004430:	637b      	str	r3, [r7, #52]	; 0x34
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004432:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004434:	f003 0307 	and.w	r3, r3, #7
 8004438:	2b00      	cmp	r3, #0
 800443a:	d005      	beq.n	8004448 <uavcan_primitive_array_Integer64_1_0_serialize_+0xd8>
 800443c:	4b5d      	ldr	r3, [pc, #372]	; (80045b4 <uavcan_primitive_array_Integer64_1_0_serialize_+0x244>)
 800443e:	4a5e      	ldr	r2, [pc, #376]	; (80045b8 <uavcan_primitive_array_Integer64_1_0_serialize_+0x248>)
 8004440:	218a      	movs	r1, #138	; 0x8a
 8004442:	485e      	ldr	r0, [pc, #376]	; (80045bc <uavcan_primitive_array_Integer64_1_0_serialize_+0x24c>)
 8004444:	f009 ff60 	bl	800e308 <__assert_func>
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8004448:	2300      	movs	r3, #0
 800444a:	633b      	str	r3, [r7, #48]	; 0x30
 800444c:	e043      	b.n	80044d6 <uavcan_primitive_array_Integer64_1_0_serialize_+0x166>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800444e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004450:	f003 0307 	and.w	r3, r3, #7
 8004454:	2b00      	cmp	r3, #0
 8004456:	d005      	beq.n	8004464 <uavcan_primitive_array_Integer64_1_0_serialize_+0xf4>
 8004458:	4b56      	ldr	r3, [pc, #344]	; (80045b4 <uavcan_primitive_array_Integer64_1_0_serialize_+0x244>)
 800445a:	4a57      	ldr	r2, [pc, #348]	; (80045b8 <uavcan_primitive_array_Integer64_1_0_serialize_+0x248>)
 800445c:	218d      	movs	r1, #141	; 0x8d
 800445e:	4857      	ldr	r0, [pc, #348]	; (80045bc <uavcan_primitive_array_Integer64_1_0_serialize_+0x24c>)
 8004460:	f009 ff52 	bl	800e308 <__assert_func>
            NUNAVUT_ASSERT((offset_bits + 64ULL) <= (capacity_bytes * 8U));
 8004464:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004466:	2200      	movs	r2, #0
 8004468:	469a      	mov	sl, r3
 800446a:	4693      	mov	fp, r2
 800446c:	f11a 0440 	adds.w	r4, sl, #64	; 0x40
 8004470:	f14b 0500 	adc.w	r5, fp, #0
 8004474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004476:	00db      	lsls	r3, r3, #3
 8004478:	2200      	movs	r2, #0
 800447a:	603b      	str	r3, [r7, #0]
 800447c:	607a      	str	r2, [r7, #4]
 800447e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004482:	460b      	mov	r3, r1
 8004484:	42a3      	cmp	r3, r4
 8004486:	4613      	mov	r3, r2
 8004488:	41ab      	sbcs	r3, r5
 800448a:	d205      	bcs.n	8004498 <uavcan_primitive_array_Integer64_1_0_serialize_+0x128>
 800448c:	4b4d      	ldr	r3, [pc, #308]	; (80045c4 <uavcan_primitive_array_Integer64_1_0_serialize_+0x254>)
 800448e:	4a4a      	ldr	r2, [pc, #296]	; (80045b8 <uavcan_primitive_array_Integer64_1_0_serialize_+0x248>)
 8004490:	218e      	movs	r1, #142	; 0x8e
 8004492:	484a      	ldr	r0, [pc, #296]	; (80045bc <uavcan_primitive_array_Integer64_1_0_serialize_+0x24c>)
 8004494:	f009 ff38 	bl	800e308 <__assert_func>
            // Saturation code not emitted -- native representation matches the serialized representation.
            const int8_t _err0_ = nunavutSetIxx(&buffer[0], capacity_bytes, offset_bits, obj->value.elements[_index0_], 64U);
 8004498:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800449a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800449c:	00db      	lsls	r3, r3, #3
 800449e:	4413      	add	r3, r2
 80044a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a4:	2140      	movs	r1, #64	; 0x40
 80044a6:	9102      	str	r1, [sp, #8]
 80044a8:	e9cd 2300 	strd	r2, r3, [sp]
 80044ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80044ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80044b0:	6a38      	ldr	r0, [r7, #32]
 80044b2:	f7fc ff5d 	bl	8001370 <nunavutSetIxx>
 80044b6:	4603      	mov	r3, r0
 80044b8:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
            if (_err0_ < 0)
 80044bc:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	da02      	bge.n	80044ca <uavcan_primitive_array_Integer64_1_0_serialize_+0x15a>
            {
                return _err0_;
 80044c4:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80044c8:	e06f      	b.n	80045aa <uavcan_primitive_array_Integer64_1_0_serialize_+0x23a>
            }
            offset_bits += 64U;
 80044ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044cc:	3340      	adds	r3, #64	; 0x40
 80044ce:	637b      	str	r3, [r7, #52]	; 0x34
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 80044d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044d2:	3301      	adds	r3, #1
 80044d4:	633b      	str	r3, [r7, #48]	; 0x30
 80044d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80044dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044de:	429a      	cmp	r2, r3
 80044e0:	d3b5      	bcc.n	800444e <uavcan_primitive_array_Integer64_1_0_serialize_+0xde>
        }
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80044e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044e4:	f003 0307 	and.w	r3, r3, #7
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d03a      	beq.n	8004562 <uavcan_primitive_array_Integer64_1_0_serialize_+0x1f2>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80044ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	f003 0307 	and.w	r3, r3, #7
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	f1c3 0308 	rsb	r3, r3, #8
 80044fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        NUNAVUT_ASSERT(_pad0_ > 0);
 80044fe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004502:	2b00      	cmp	r3, #0
 8004504:	d105      	bne.n	8004512 <uavcan_primitive_array_Integer64_1_0_serialize_+0x1a2>
 8004506:	4b30      	ldr	r3, [pc, #192]	; (80045c8 <uavcan_primitive_array_Integer64_1_0_serialize_+0x258>)
 8004508:	4a2b      	ldr	r2, [pc, #172]	; (80045b8 <uavcan_primitive_array_Integer64_1_0_serialize_+0x248>)
 800450a:	219b      	movs	r1, #155	; 0x9b
 800450c:	482b      	ldr	r0, [pc, #172]	; (80045bc <uavcan_primitive_array_Integer64_1_0_serialize_+0x24c>)
 800450e:	f009 fefb 	bl	800e308 <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004512:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004516:	9302      	str	r3, [sp, #8]
 8004518:	f04f 0200 	mov.w	r2, #0
 800451c:	f04f 0300 	mov.w	r3, #0
 8004520:	e9cd 2300 	strd	r2, r3, [sp]
 8004524:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004526:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004528:	6a38      	ldr	r0, [r7, #32]
 800452a:	f7fc fe9d 	bl	8001268 <nunavutSetUxx>
 800452e:	4603      	mov	r3, r0
 8004530:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        if (_err1_ < 0)
 8004534:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8004538:	2b00      	cmp	r3, #0
 800453a:	da02      	bge.n	8004542 <uavcan_primitive_array_Integer64_1_0_serialize_+0x1d2>
        {
            return _err1_;
 800453c:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8004540:	e033      	b.n	80045aa <uavcan_primitive_array_Integer64_1_0_serialize_+0x23a>
        }
        offset_bits += _pad0_;
 8004542:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004546:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004548:	4413      	add	r3, r2
 800454a:	637b      	str	r3, [r7, #52]	; 0x34
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800454c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800454e:	f003 0307 	and.w	r3, r3, #7
 8004552:	2b00      	cmp	r3, #0
 8004554:	d005      	beq.n	8004562 <uavcan_primitive_array_Integer64_1_0_serialize_+0x1f2>
 8004556:	4b17      	ldr	r3, [pc, #92]	; (80045b4 <uavcan_primitive_array_Integer64_1_0_serialize_+0x244>)
 8004558:	4a17      	ldr	r2, [pc, #92]	; (80045b8 <uavcan_primitive_array_Integer64_1_0_serialize_+0x248>)
 800455a:	21a2      	movs	r1, #162	; 0xa2
 800455c:	4817      	ldr	r0, [pc, #92]	; (80045bc <uavcan_primitive_array_Integer64_1_0_serialize_+0x24c>)
 800455e:	f009 fed3 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 8ULL);
 8004562:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004564:	2b07      	cmp	r3, #7
 8004566:	d805      	bhi.n	8004574 <uavcan_primitive_array_Integer64_1_0_serialize_+0x204>
 8004568:	4b18      	ldr	r3, [pc, #96]	; (80045cc <uavcan_primitive_array_Integer64_1_0_serialize_+0x25c>)
 800456a:	4a13      	ldr	r2, [pc, #76]	; (80045b8 <uavcan_primitive_array_Integer64_1_0_serialize_+0x248>)
 800456c:	21a5      	movs	r1, #165	; 0xa5
 800456e:	4813      	ldr	r0, [pc, #76]	; (80045bc <uavcan_primitive_array_Integer64_1_0_serialize_+0x24c>)
 8004570:	f009 feca 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);
 8004574:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004576:	f640 0208 	movw	r2, #2056	; 0x808
 800457a:	4293      	cmp	r3, r2
 800457c:	d905      	bls.n	800458a <uavcan_primitive_array_Integer64_1_0_serialize_+0x21a>
 800457e:	4b14      	ldr	r3, [pc, #80]	; (80045d0 <uavcan_primitive_array_Integer64_1_0_serialize_+0x260>)
 8004580:	4a0d      	ldr	r2, [pc, #52]	; (80045b8 <uavcan_primitive_array_Integer64_1_0_serialize_+0x248>)
 8004582:	21a6      	movs	r1, #166	; 0xa6
 8004584:	480d      	ldr	r0, [pc, #52]	; (80045bc <uavcan_primitive_array_Integer64_1_0_serialize_+0x24c>)
 8004586:	f009 febf 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800458a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800458c:	f003 0307 	and.w	r3, r3, #7
 8004590:	2b00      	cmp	r3, #0
 8004592:	d005      	beq.n	80045a0 <uavcan_primitive_array_Integer64_1_0_serialize_+0x230>
 8004594:	4b07      	ldr	r3, [pc, #28]	; (80045b4 <uavcan_primitive_array_Integer64_1_0_serialize_+0x244>)
 8004596:	4a08      	ldr	r2, [pc, #32]	; (80045b8 <uavcan_primitive_array_Integer64_1_0_serialize_+0x248>)
 8004598:	21a7      	movs	r1, #167	; 0xa7
 800459a:	4808      	ldr	r0, [pc, #32]	; (80045bc <uavcan_primitive_array_Integer64_1_0_serialize_+0x24c>)
 800459c:	f009 feb4 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80045a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045a2:	08da      	lsrs	r2, r3, #3
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 80045a8:	2300      	movs	r3, #0
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3738      	adds	r7, #56	; 0x38
 80045ae:	46bd      	mov	sp, r7
 80045b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045b4:	08010f50 	.word	0x08010f50
 80045b8:	080136c8 	.word	0x080136c8
 80045bc:	08011808 	.word	0x08011808
 80045c0:	080114b4 	.word	0x080114b4
 80045c4:	080114e8 	.word	0x080114e8
 80045c8:	08011038 	.word	0x08011038
 80045cc:	08011044 	.word	0x08011044
 80045d0:	08011518 	.word	0x08011518

080045d4 <uavcan_primitive_array_Integer64_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer64_1_0_deserialize_(
    uavcan_primitive_array_Integer64_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b088      	sub	sp, #32
 80045d8:	af00      	add	r7, sp, #0
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	60b9      	str	r1, [r7, #8]
 80045de:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d009      	beq.n	80045fa <uavcan_primitive_array_Integer64_1_0_deserialize_+0x26>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d006      	beq.n	80045fa <uavcan_primitive_array_Integer64_1_0_deserialize_+0x26>
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d106      	bne.n	8004600 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x2c>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d002      	beq.n	8004600 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80045fa:	f06f 0301 	mvn.w	r3, #1
 80045fe:	e08c      	b.n	800471a <uavcan_primitive_array_Integer64_1_0_deserialize_+0x146>
    }
    if (buffer == NULL)
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d101      	bne.n	800460a <uavcan_primitive_array_Integer64_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004606:	4b47      	ldr	r3, [pc, #284]	; (8004724 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x150>)
 8004608:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	00db      	lsls	r3, r3, #3
 8004614:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 8004616:	2300      	movs	r3, #0
 8004618:	61fb      	str	r3, [r7, #28]
    // saturated int64[<=32] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	f003 0307 	and.w	r3, r3, #7
 8004620:	2b00      	cmp	r3, #0
 8004622:	d005      	beq.n	8004630 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x5c>
 8004624:	4b40      	ldr	r3, [pc, #256]	; (8004728 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x154>)
 8004626:	4a41      	ldr	r2, [pc, #260]	; (800472c <uavcan_primitive_array_Integer64_1_0_deserialize_+0x158>)
 8004628:	21ce      	movs	r1, #206	; 0xce
 800462a:	4841      	ldr	r0, [pc, #260]	; (8004730 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x15c>)
 800462c:	f009 fe6c 	bl	800e308 <__assert_func>
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	3308      	adds	r3, #8
 8004634:	693a      	ldr	r2, [r7, #16]
 8004636:	429a      	cmp	r2, r3
 8004638:	d309      	bcc.n	800464e <uavcan_primitive_array_Integer64_1_0_deserialize_+0x7a>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	08db      	lsrs	r3, r3, #3
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	4413      	add	r3, r2
 8004642:	781b      	ldrb	r3, [r3, #0]
 8004644:	461a      	mov	r2, r3
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800464c:	e003      	b.n	8004656 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x82>
    }
    else
    {
        out_obj->value.count = 0U;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2200      	movs	r2, #0
 8004652:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	3308      	adds	r3, #8
 800465a:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 32U)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004662:	2b20      	cmp	r3, #32
 8004664:	d902      	bls.n	800466c <uavcan_primitive_array_Integer64_1_0_deserialize_+0x98>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004666:	f06f 0309 	mvn.w	r3, #9
 800466a:	e056      	b.n	800471a <uavcan_primitive_array_Integer64_1_0_deserialize_+0x146>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	f003 0307 	and.w	r3, r3, #7
 8004672:	2b00      	cmp	r3, #0
 8004674:	d005      	beq.n	8004682 <uavcan_primitive_array_Integer64_1_0_deserialize_+0xae>
 8004676:	4b2c      	ldr	r3, [pc, #176]	; (8004728 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x154>)
 8004678:	4a2c      	ldr	r2, [pc, #176]	; (800472c <uavcan_primitive_array_Integer64_1_0_deserialize_+0x158>)
 800467a:	21dd      	movs	r1, #221	; 0xdd
 800467c:	482c      	ldr	r0, [pc, #176]	; (8004730 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x15c>)
 800467e:	f009 fe43 	bl	800e308 <__assert_func>
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8004682:	2300      	movs	r3, #0
 8004684:	61bb      	str	r3, [r7, #24]
 8004686:	e01e      	b.n	80046c6 <uavcan_primitive_array_Integer64_1_0_deserialize_+0xf2>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	f003 0307 	and.w	r3, r3, #7
 800468e:	2b00      	cmp	r3, #0
 8004690:	d005      	beq.n	800469e <uavcan_primitive_array_Integer64_1_0_deserialize_+0xca>
 8004692:	4b25      	ldr	r3, [pc, #148]	; (8004728 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x154>)
 8004694:	4a25      	ldr	r2, [pc, #148]	; (800472c <uavcan_primitive_array_Integer64_1_0_deserialize_+0x158>)
 8004696:	21e0      	movs	r1, #224	; 0xe0
 8004698:	4825      	ldr	r0, [pc, #148]	; (8004730 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x15c>)
 800469a:	f009 fe35 	bl	800e308 <__assert_func>
        out_obj->value.elements[_index1_] = nunavutGetI64(&buffer[0], capacity_bytes, offset_bits, 64);
 800469e:	2340      	movs	r3, #64	; 0x40
 80046a0:	69fa      	ldr	r2, [r7, #28]
 80046a2:	6979      	ldr	r1, [r7, #20]
 80046a4:	68b8      	ldr	r0, [r7, #8]
 80046a6:	f7fd f937 	bl	8001918 <nunavutGetI64>
 80046aa:	4602      	mov	r2, r0
 80046ac:	460b      	mov	r3, r1
 80046ae:	68f8      	ldr	r0, [r7, #12]
 80046b0:	69b9      	ldr	r1, [r7, #24]
 80046b2:	00c9      	lsls	r1, r1, #3
 80046b4:	4401      	add	r1, r0
 80046b6:	e9c1 2300 	strd	r2, r3, [r1]
        offset_bits += 64U;
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	3340      	adds	r3, #64	; 0x40
 80046be:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 80046c0:	69bb      	ldr	r3, [r7, #24]
 80046c2:	3301      	adds	r3, #1
 80046c4:	61bb      	str	r3, [r7, #24]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80046cc:	69ba      	ldr	r2, [r7, #24]
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d3da      	bcc.n	8004688 <uavcan_primitive_array_Integer64_1_0_deserialize_+0xb4>
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	3307      	adds	r3, #7
 80046d6:	f023 0307 	bic.w	r3, r3, #7
 80046da:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	f003 0307 	and.w	r3, r3, #7
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d005      	beq.n	80046f2 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x11e>
 80046e6:	4b10      	ldr	r3, [pc, #64]	; (8004728 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x154>)
 80046e8:	4a10      	ldr	r2, [pc, #64]	; (800472c <uavcan_primitive_array_Integer64_1_0_deserialize_+0x158>)
 80046ea:	21e5      	movs	r1, #229	; 0xe5
 80046ec:	4810      	ldr	r0, [pc, #64]	; (8004730 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x15c>)
 80046ee:	f009 fe0b 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80046f2:	6939      	ldr	r1, [r7, #16]
 80046f4:	69f8      	ldr	r0, [r7, #28]
 80046f6:	f7fc fc05 	bl	8000f04 <nunavutChooseMin>
 80046fa:	4603      	mov	r3, r0
 80046fc:	08da      	lsrs	r2, r3, #3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	697a      	ldr	r2, [r7, #20]
 8004708:	429a      	cmp	r2, r3
 800470a:	d205      	bcs.n	8004718 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x144>
 800470c:	4b09      	ldr	r3, [pc, #36]	; (8004734 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x160>)
 800470e:	4a07      	ldr	r2, [pc, #28]	; (800472c <uavcan_primitive_array_Integer64_1_0_deserialize_+0x158>)
 8004710:	21e7      	movs	r1, #231	; 0xe7
 8004712:	4807      	ldr	r0, [pc, #28]	; (8004730 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x15c>)
 8004714:	f009 fdf8 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 8004718:	2300      	movs	r3, #0
}
 800471a:	4618      	mov	r0, r3
 800471c:	3720      	adds	r7, #32
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	08011070 	.word	0x08011070
 8004728:	08010f50 	.word	0x08010f50
 800472c:	08013298 	.word	0x08013298
 8004730:	08011808 	.word	0x08011808
 8004734:	08011074 	.word	0x08011074

08004738 <uavcan_primitive_array_Integer8_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer8_1_0_serialize_(
    const uavcan_primitive_array_Integer8_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004738:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800473c:	b094      	sub	sp, #80	; 0x50
 800473e:	af04      	add	r7, sp, #16
 8004740:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004742:	62b9      	str	r1, [r7, #40]	; 0x28
 8004744:	627a      	str	r2, [r7, #36]	; 0x24
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004748:	2b00      	cmp	r3, #0
 800474a:	d005      	beq.n	8004758 <uavcan_primitive_array_Integer8_1_0_serialize_+0x20>
 800474c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800474e:	2b00      	cmp	r3, #0
 8004750:	d002      	beq.n	8004758 <uavcan_primitive_array_Integer8_1_0_serialize_+0x20>
 8004752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004754:	2b00      	cmp	r3, #0
 8004756:	d102      	bne.n	800475e <uavcan_primitive_array_Integer8_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004758:	f06f 0301 	mvn.w	r3, #1
 800475c:	e10a      	b.n	8004974 <uavcan_primitive_array_Integer8_1_0_serialize_+0x23c>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800475e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	637b      	str	r3, [r7, #52]	; 0x34
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 8004764:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004766:	00db      	lsls	r3, r3, #3
 8004768:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 800476c:	d202      	bcs.n	8004774 <uavcan_primitive_array_Integer8_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800476e:	f06f 0302 	mvn.w	r3, #2
 8004772:	e0ff      	b.n	8004974 <uavcan_primitive_array_Integer8_1_0_serialize_+0x23c>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004774:	2300      	movs	r3, #0
 8004776:	63fb      	str	r3, [r7, #60]	; 0x3c
    {   // saturated int8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004778:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800477a:	f003 0307 	and.w	r3, r3, #7
 800477e:	2b00      	cmp	r3, #0
 8004780:	d005      	beq.n	800478e <uavcan_primitive_array_Integer8_1_0_serialize_+0x56>
 8004782:	4b7f      	ldr	r3, [pc, #508]	; (8004980 <uavcan_primitive_array_Integer8_1_0_serialize_+0x248>)
 8004784:	4a7f      	ldr	r2, [pc, #508]	; (8004984 <uavcan_primitive_array_Integer8_1_0_serialize_+0x24c>)
 8004786:	2181      	movs	r1, #129	; 0x81
 8004788:	487f      	ldr	r0, [pc, #508]	; (8004988 <uavcan_primitive_array_Integer8_1_0_serialize_+0x250>)
 800478a:	f009 fdbd 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
 800478e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004790:	2200      	movs	r2, #0
 8004792:	469a      	mov	sl, r3
 8004794:	4693      	mov	fp, r2
 8004796:	f51a 6801 	adds.w	r8, sl, #2064	; 0x810
 800479a:	f14b 0900 	adc.w	r9, fp, #0
 800479e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047a0:	00db      	lsls	r3, r3, #3
 80047a2:	2200      	movs	r2, #0
 80047a4:	61bb      	str	r3, [r7, #24]
 80047a6:	61fa      	str	r2, [r7, #28]
 80047a8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80047ac:	460b      	mov	r3, r1
 80047ae:	4543      	cmp	r3, r8
 80047b0:	4613      	mov	r3, r2
 80047b2:	eb73 0309 	sbcs.w	r3, r3, r9
 80047b6:	d205      	bcs.n	80047c4 <uavcan_primitive_array_Integer8_1_0_serialize_+0x8c>
 80047b8:	4b74      	ldr	r3, [pc, #464]	; (800498c <uavcan_primitive_array_Integer8_1_0_serialize_+0x254>)
 80047ba:	4a72      	ldr	r2, [pc, #456]	; (8004984 <uavcan_primitive_array_Integer8_1_0_serialize_+0x24c>)
 80047bc:	2182      	movs	r1, #130	; 0x82
 80047be:	4872      	ldr	r0, [pc, #456]	; (8004988 <uavcan_primitive_array_Integer8_1_0_serialize_+0x250>)
 80047c0:	f009 fda2 	bl	800e308 <__assert_func>
        if (obj->value.count > 256)
 80047c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047c6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80047ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047ce:	d902      	bls.n	80047d6 <uavcan_primitive_array_Integer8_1_0_serialize_+0x9e>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80047d0:	f06f 0309 	mvn.w	r3, #9
 80047d4:	e0ce      	b.n	8004974 <uavcan_primitive_array_Integer8_1_0_serialize_+0x23c>
        }
        // Array length prefix: truncated uint16
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, obj->value.count, 16U);
 80047d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047d8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80047dc:	2200      	movs	r2, #0
 80047de:	613b      	str	r3, [r7, #16]
 80047e0:	617a      	str	r2, [r7, #20]
 80047e2:	2310      	movs	r3, #16
 80047e4:	9302      	str	r3, [sp, #8]
 80047e6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80047ea:	e9cd 2300 	strd	r2, r3, [sp]
 80047ee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80047f0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80047f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047f4:	f7fc fd38 	bl	8001268 <nunavutSetUxx>
 80047f8:	4603      	mov	r3, r0
 80047fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (_err0_ < 0)
 80047fe:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004802:	2b00      	cmp	r3, #0
 8004804:	da02      	bge.n	800480c <uavcan_primitive_array_Integer8_1_0_serialize_+0xd4>
        {
            return _err0_;
 8004806:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800480a:	e0b3      	b.n	8004974 <uavcan_primitive_array_Integer8_1_0_serialize_+0x23c>
        }
        offset_bits += 16U;
 800480c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800480e:	3310      	adds	r3, #16
 8004810:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004814:	f003 0307 	and.w	r3, r3, #7
 8004818:	2b00      	cmp	r3, #0
 800481a:	d005      	beq.n	8004828 <uavcan_primitive_array_Integer8_1_0_serialize_+0xf0>
 800481c:	4b58      	ldr	r3, [pc, #352]	; (8004980 <uavcan_primitive_array_Integer8_1_0_serialize_+0x248>)
 800481e:	4a59      	ldr	r2, [pc, #356]	; (8004984 <uavcan_primitive_array_Integer8_1_0_serialize_+0x24c>)
 8004820:	218e      	movs	r1, #142	; 0x8e
 8004822:	4859      	ldr	r0, [pc, #356]	; (8004988 <uavcan_primitive_array_Integer8_1_0_serialize_+0x250>)
 8004824:	f009 fd70 	bl	800e308 <__assert_func>
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8004828:	2300      	movs	r3, #0
 800482a:	63bb      	str	r3, [r7, #56]	; 0x38
 800482c:	e039      	b.n	80048a2 <uavcan_primitive_array_Integer8_1_0_serialize_+0x16a>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800482e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004830:	f003 0307 	and.w	r3, r3, #7
 8004834:	2b00      	cmp	r3, #0
 8004836:	d005      	beq.n	8004844 <uavcan_primitive_array_Integer8_1_0_serialize_+0x10c>
 8004838:	4b51      	ldr	r3, [pc, #324]	; (8004980 <uavcan_primitive_array_Integer8_1_0_serialize_+0x248>)
 800483a:	4a52      	ldr	r2, [pc, #328]	; (8004984 <uavcan_primitive_array_Integer8_1_0_serialize_+0x24c>)
 800483c:	2191      	movs	r1, #145	; 0x91
 800483e:	4852      	ldr	r0, [pc, #328]	; (8004988 <uavcan_primitive_array_Integer8_1_0_serialize_+0x250>)
 8004840:	f009 fd62 	bl	800e308 <__assert_func>
            NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
 8004844:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004846:	2200      	movs	r2, #0
 8004848:	60bb      	str	r3, [r7, #8]
 800484a:	60fa      	str	r2, [r7, #12]
 800484c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004850:	460b      	mov	r3, r1
 8004852:	f113 0408 	adds.w	r4, r3, #8
 8004856:	4613      	mov	r3, r2
 8004858:	f143 0500 	adc.w	r5, r3, #0
 800485c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800485e:	00db      	lsls	r3, r3, #3
 8004860:	2200      	movs	r2, #0
 8004862:	603b      	str	r3, [r7, #0]
 8004864:	607a      	str	r2, [r7, #4]
 8004866:	e9d7 1200 	ldrd	r1, r2, [r7]
 800486a:	460b      	mov	r3, r1
 800486c:	42a3      	cmp	r3, r4
 800486e:	4613      	mov	r3, r2
 8004870:	41ab      	sbcs	r3, r5
 8004872:	d205      	bcs.n	8004880 <uavcan_primitive_array_Integer8_1_0_serialize_+0x148>
 8004874:	4b46      	ldr	r3, [pc, #280]	; (8004990 <uavcan_primitive_array_Integer8_1_0_serialize_+0x258>)
 8004876:	4a43      	ldr	r2, [pc, #268]	; (8004984 <uavcan_primitive_array_Integer8_1_0_serialize_+0x24c>)
 8004878:	2192      	movs	r1, #146	; 0x92
 800487a:	4843      	ldr	r0, [pc, #268]	; (8004988 <uavcan_primitive_array_Integer8_1_0_serialize_+0x250>)
 800487c:	f009 fd44 	bl	800e308 <__assert_func>
            // Saturation code not emitted -- native representation matches the serialized representation.
            buffer[offset_bits / 8U] = (uint8_t)(obj->value.elements[_index0_]);  // C std, 6.3.1.3 Signed and unsigned integers
 8004880:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004884:	4413      	add	r3, r2
 8004886:	f993 1000 	ldrsb.w	r1, [r3]
 800488a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800488c:	08db      	lsrs	r3, r3, #3
 800488e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004890:	4413      	add	r3, r2
 8004892:	b2ca      	uxtb	r2, r1
 8004894:	701a      	strb	r2, [r3, #0]
            offset_bits += 8U;
 8004896:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004898:	3308      	adds	r3, #8
 800489a:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 800489c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800489e:	3301      	adds	r3, #1
 80048a0:	63bb      	str	r3, [r7, #56]	; 0x38
 80048a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048a4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80048a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d3bf      	bcc.n	800482e <uavcan_primitive_array_Integer8_1_0_serialize_+0xf6>
        }
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80048ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048b0:	f003 0307 	and.w	r3, r3, #7
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d03a      	beq.n	800492e <uavcan_primitive_array_Integer8_1_0_serialize_+0x1f6>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80048b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	f003 0307 	and.w	r3, r3, #7
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	f1c3 0308 	rsb	r3, r3, #8
 80048c6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        NUNAVUT_ASSERT(_pad0_ > 0);
 80048ca:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d105      	bne.n	80048de <uavcan_primitive_array_Integer8_1_0_serialize_+0x1a6>
 80048d2:	4b30      	ldr	r3, [pc, #192]	; (8004994 <uavcan_primitive_array_Integer8_1_0_serialize_+0x25c>)
 80048d4:	4a2b      	ldr	r2, [pc, #172]	; (8004984 <uavcan_primitive_array_Integer8_1_0_serialize_+0x24c>)
 80048d6:	219b      	movs	r1, #155	; 0x9b
 80048d8:	482b      	ldr	r0, [pc, #172]	; (8004988 <uavcan_primitive_array_Integer8_1_0_serialize_+0x250>)
 80048da:	f009 fd15 	bl	800e308 <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80048de:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80048e2:	9302      	str	r3, [sp, #8]
 80048e4:	f04f 0200 	mov.w	r2, #0
 80048e8:	f04f 0300 	mov.w	r3, #0
 80048ec:	e9cd 2300 	strd	r2, r3, [sp]
 80048f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80048f2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80048f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048f6:	f7fc fcb7 	bl	8001268 <nunavutSetUxx>
 80048fa:	4603      	mov	r3, r0
 80048fc:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
        if (_err1_ < 0)
 8004900:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8004904:	2b00      	cmp	r3, #0
 8004906:	da02      	bge.n	800490e <uavcan_primitive_array_Integer8_1_0_serialize_+0x1d6>
        {
            return _err1_;
 8004908:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 800490c:	e032      	b.n	8004974 <uavcan_primitive_array_Integer8_1_0_serialize_+0x23c>
        }
        offset_bits += _pad0_;
 800490e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8004912:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004914:	4413      	add	r3, r2
 8004916:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004918:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800491a:	f003 0307 	and.w	r3, r3, #7
 800491e:	2b00      	cmp	r3, #0
 8004920:	d005      	beq.n	800492e <uavcan_primitive_array_Integer8_1_0_serialize_+0x1f6>
 8004922:	4b17      	ldr	r3, [pc, #92]	; (8004980 <uavcan_primitive_array_Integer8_1_0_serialize_+0x248>)
 8004924:	4a17      	ldr	r2, [pc, #92]	; (8004984 <uavcan_primitive_array_Integer8_1_0_serialize_+0x24c>)
 8004926:	21a2      	movs	r1, #162	; 0xa2
 8004928:	4817      	ldr	r0, [pc, #92]	; (8004988 <uavcan_primitive_array_Integer8_1_0_serialize_+0x250>)
 800492a:	f009 fced 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 16ULL);
 800492e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004930:	2b0f      	cmp	r3, #15
 8004932:	d805      	bhi.n	8004940 <uavcan_primitive_array_Integer8_1_0_serialize_+0x208>
 8004934:	4b18      	ldr	r3, [pc, #96]	; (8004998 <uavcan_primitive_array_Integer8_1_0_serialize_+0x260>)
 8004936:	4a13      	ldr	r2, [pc, #76]	; (8004984 <uavcan_primitive_array_Integer8_1_0_serialize_+0x24c>)
 8004938:	21a5      	movs	r1, #165	; 0xa5
 800493a:	4813      	ldr	r0, [pc, #76]	; (8004988 <uavcan_primitive_array_Integer8_1_0_serialize_+0x250>)
 800493c:	f009 fce4 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);
 8004940:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004942:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8004946:	d905      	bls.n	8004954 <uavcan_primitive_array_Integer8_1_0_serialize_+0x21c>
 8004948:	4b14      	ldr	r3, [pc, #80]	; (800499c <uavcan_primitive_array_Integer8_1_0_serialize_+0x264>)
 800494a:	4a0e      	ldr	r2, [pc, #56]	; (8004984 <uavcan_primitive_array_Integer8_1_0_serialize_+0x24c>)
 800494c:	21a6      	movs	r1, #166	; 0xa6
 800494e:	480e      	ldr	r0, [pc, #56]	; (8004988 <uavcan_primitive_array_Integer8_1_0_serialize_+0x250>)
 8004950:	f009 fcda 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004954:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004956:	f003 0307 	and.w	r3, r3, #7
 800495a:	2b00      	cmp	r3, #0
 800495c:	d005      	beq.n	800496a <uavcan_primitive_array_Integer8_1_0_serialize_+0x232>
 800495e:	4b08      	ldr	r3, [pc, #32]	; (8004980 <uavcan_primitive_array_Integer8_1_0_serialize_+0x248>)
 8004960:	4a08      	ldr	r2, [pc, #32]	; (8004984 <uavcan_primitive_array_Integer8_1_0_serialize_+0x24c>)
 8004962:	21a7      	movs	r1, #167	; 0xa7
 8004964:	4808      	ldr	r0, [pc, #32]	; (8004988 <uavcan_primitive_array_Integer8_1_0_serialize_+0x250>)
 8004966:	f009 fccf 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800496a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800496c:	08da      	lsrs	r2, r3, #3
 800496e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004970:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8004972:	2300      	movs	r3, #0
}
 8004974:	4618      	mov	r0, r3
 8004976:	3740      	adds	r7, #64	; 0x40
 8004978:	46bd      	mov	sp, r7
 800497a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800497e:	bf00      	nop
 8004980:	08010f50 	.word	0x08010f50
 8004984:	08013758 	.word	0x08013758
 8004988:	08011880 	.word	0x08011880
 800498c:	080115a0 	.word	0x080115a0
 8004990:	08011008 	.word	0x08011008
 8004994:	08011038 	.word	0x08011038
 8004998:	080115d4 	.word	0x080115d4
 800499c:	080115ec 	.word	0x080115ec

080049a0 <uavcan_primitive_array_Integer8_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer8_1_0_deserialize_(
    uavcan_primitive_array_Integer8_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b088      	sub	sp, #32
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	60f8      	str	r0, [r7, #12]
 80049a8:	60b9      	str	r1, [r7, #8]
 80049aa:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d009      	beq.n	80049c6 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x26>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d006      	beq.n	80049c6 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x26>
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d106      	bne.n	80049cc <uavcan_primitive_array_Integer8_1_0_deserialize_+0x2c>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d002      	beq.n	80049cc <uavcan_primitive_array_Integer8_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80049c6:	f06f 0301 	mvn.w	r3, #1
 80049ca:	e084      	b.n	8004ad6 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x136>
    }
    if (buffer == NULL)
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80049d2:	4b43      	ldr	r3, [pc, #268]	; (8004ae0 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x140>)
 80049d4:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	00db      	lsls	r3, r3, #3
 80049e0:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 80049e2:	2300      	movs	r3, #0
 80049e4:	61fb      	str	r3, [r7, #28]
    // saturated int8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	f003 0307 	and.w	r3, r3, #7
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d005      	beq.n	80049fc <uavcan_primitive_array_Integer8_1_0_deserialize_+0x5c>
 80049f0:	4b3c      	ldr	r3, [pc, #240]	; (8004ae4 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x144>)
 80049f2:	4a3d      	ldr	r2, [pc, #244]	; (8004ae8 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x148>)
 80049f4:	21ce      	movs	r1, #206	; 0xce
 80049f6:	483d      	ldr	r0, [pc, #244]	; (8004aec <uavcan_primitive_array_Integer8_1_0_deserialize_+0x14c>)
 80049f8:	f009 fc86 	bl	800e308 <__assert_func>
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 80049fc:	2310      	movs	r3, #16
 80049fe:	69fa      	ldr	r2, [r7, #28]
 8004a00:	6979      	ldr	r1, [r7, #20]
 8004a02:	68b8      	ldr	r0, [r7, #8]
 8004a04:	f7fc fd0c 	bl	8001420 <nunavutGetU16>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    offset_bits += 16U;
 8004a12:	69fb      	ldr	r3, [r7, #28]
 8004a14:	3310      	adds	r3, #16
 8004a16:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 256U)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004a1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a22:	d902      	bls.n	8004a2a <uavcan_primitive_array_Integer8_1_0_deserialize_+0x8a>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004a24:	f06f 0309 	mvn.w	r3, #9
 8004a28:	e055      	b.n	8004ad6 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x136>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	f003 0307 	and.w	r3, r3, #7
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d005      	beq.n	8004a40 <uavcan_primitive_array_Integer8_1_0_deserialize_+0xa0>
 8004a34:	4b2b      	ldr	r3, [pc, #172]	; (8004ae4 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x144>)
 8004a36:	4a2c      	ldr	r2, [pc, #176]	; (8004ae8 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x148>)
 8004a38:	21d6      	movs	r1, #214	; 0xd6
 8004a3a:	482c      	ldr	r0, [pc, #176]	; (8004aec <uavcan_primitive_array_Integer8_1_0_deserialize_+0x14c>)
 8004a3c:	f009 fc64 	bl	800e308 <__assert_func>
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8004a40:	2300      	movs	r3, #0
 8004a42:	61bb      	str	r3, [r7, #24]
 8004a44:	e01d      	b.n	8004a82 <uavcan_primitive_array_Integer8_1_0_deserialize_+0xe2>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	f003 0307 	and.w	r3, r3, #7
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d005      	beq.n	8004a5c <uavcan_primitive_array_Integer8_1_0_deserialize_+0xbc>
 8004a50:	4b24      	ldr	r3, [pc, #144]	; (8004ae4 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x144>)
 8004a52:	4a25      	ldr	r2, [pc, #148]	; (8004ae8 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x148>)
 8004a54:	21d9      	movs	r1, #217	; 0xd9
 8004a56:	4825      	ldr	r0, [pc, #148]	; (8004aec <uavcan_primitive_array_Integer8_1_0_deserialize_+0x14c>)
 8004a58:	f009 fc56 	bl	800e308 <__assert_func>
        out_obj->value.elements[_index1_] = nunavutGetI8(&buffer[0], capacity_bytes, offset_bits, 8);
 8004a5c:	2308      	movs	r3, #8
 8004a5e:	69fa      	ldr	r2, [r7, #28]
 8004a60:	6979      	ldr	r1, [r7, #20]
 8004a62:	68b8      	ldr	r0, [r7, #8]
 8004a64:	f7fc fe58 	bl	8001718 <nunavutGetI8>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	68fa      	ldr	r2, [r7, #12]
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	4413      	add	r3, r2
 8004a72:	460a      	mov	r2, r1
 8004a74:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8004a76:	69fb      	ldr	r3, [r7, #28]
 8004a78:	3308      	adds	r3, #8
 8004a7a:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8004a7c:	69bb      	ldr	r3, [r7, #24]
 8004a7e:	3301      	adds	r3, #1
 8004a80:	61bb      	str	r3, [r7, #24]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004a88:	69ba      	ldr	r2, [r7, #24]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d3db      	bcc.n	8004a46 <uavcan_primitive_array_Integer8_1_0_deserialize_+0xa6>
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	3307      	adds	r3, #7
 8004a92:	f023 0307 	bic.w	r3, r3, #7
 8004a96:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004a98:	69fb      	ldr	r3, [r7, #28]
 8004a9a:	f003 0307 	and.w	r3, r3, #7
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d005      	beq.n	8004aae <uavcan_primitive_array_Integer8_1_0_deserialize_+0x10e>
 8004aa2:	4b10      	ldr	r3, [pc, #64]	; (8004ae4 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x144>)
 8004aa4:	4a10      	ldr	r2, [pc, #64]	; (8004ae8 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x148>)
 8004aa6:	21de      	movs	r1, #222	; 0xde
 8004aa8:	4810      	ldr	r0, [pc, #64]	; (8004aec <uavcan_primitive_array_Integer8_1_0_deserialize_+0x14c>)
 8004aaa:	f009 fc2d 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004aae:	6939      	ldr	r1, [r7, #16]
 8004ab0:	69f8      	ldr	r0, [r7, #28]
 8004ab2:	f7fc fa27 	bl	8000f04 <nunavutChooseMin>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	08da      	lsrs	r2, r3, #3
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	697a      	ldr	r2, [r7, #20]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d205      	bcs.n	8004ad4 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x134>
 8004ac8:	4b09      	ldr	r3, [pc, #36]	; (8004af0 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x150>)
 8004aca:	4a07      	ldr	r2, [pc, #28]	; (8004ae8 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x148>)
 8004acc:	21e0      	movs	r1, #224	; 0xe0
 8004ace:	4807      	ldr	r0, [pc, #28]	; (8004aec <uavcan_primitive_array_Integer8_1_0_deserialize_+0x14c>)
 8004ad0:	f009 fc1a 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 8004ad4:	2300      	movs	r3, #0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3720      	adds	r7, #32
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	08011070 	.word	0x08011070
 8004ae4:	08010f50 	.word	0x08010f50
 8004ae8:	08013354 	.word	0x08013354
 8004aec:	08011880 	.word	0x08011880
 8004af0:	08011074 	.word	0x08011074

08004af4 <uavcan_primitive_array_Natural16_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural16_1_0_serialize_(
    const uavcan_primitive_array_Natural16_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004af4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004af8:	b094      	sub	sp, #80	; 0x50
 8004afa:	af04      	add	r7, sp, #16
 8004afc:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004afe:	62b9      	str	r1, [r7, #40]	; 0x28
 8004b00:	627a      	str	r2, [r7, #36]	; 0x24
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d005      	beq.n	8004b14 <uavcan_primitive_array_Natural16_1_0_serialize_+0x20>
 8004b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d002      	beq.n	8004b14 <uavcan_primitive_array_Natural16_1_0_serialize_+0x20>
 8004b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d102      	bne.n	8004b1a <uavcan_primitive_array_Natural16_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004b14:	f06f 0301 	mvn.w	r3, #1
 8004b18:	e10d      	b.n	8004d36 <uavcan_primitive_array_Natural16_1_0_serialize_+0x242>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	637b      	str	r3, [r7, #52]	; 0x34
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8004b20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b22:	00da      	lsls	r2, r3, #3
 8004b24:	f640 0307 	movw	r3, #2055	; 0x807
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d802      	bhi.n	8004b32 <uavcan_primitive_array_Natural16_1_0_serialize_+0x3e>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004b2c:	f06f 0302 	mvn.w	r3, #2
 8004b30:	e101      	b.n	8004d36 <uavcan_primitive_array_Natural16_1_0_serialize_+0x242>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004b32:	2300      	movs	r3, #0
 8004b34:	63fb      	str	r3, [r7, #60]	; 0x3c
    {   // saturated uint16[<=128] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004b36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b38:	f003 0307 	and.w	r3, r3, #7
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d005      	beq.n	8004b4c <uavcan_primitive_array_Natural16_1_0_serialize_+0x58>
 8004b40:	4b7f      	ldr	r3, [pc, #508]	; (8004d40 <uavcan_primitive_array_Natural16_1_0_serialize_+0x24c>)
 8004b42:	4a80      	ldr	r2, [pc, #512]	; (8004d44 <uavcan_primitive_array_Natural16_1_0_serialize_+0x250>)
 8004b44:	2181      	movs	r1, #129	; 0x81
 8004b46:	4880      	ldr	r0, [pc, #512]	; (8004d48 <uavcan_primitive_array_Natural16_1_0_serialize_+0x254>)
 8004b48:	f009 fbde 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 8004b4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b4e:	2200      	movs	r2, #0
 8004b50:	469a      	mov	sl, r3
 8004b52:	4693      	mov	fp, r2
 8004b54:	f640 0308 	movw	r3, #2056	; 0x808
 8004b58:	eb1a 0803 	adds.w	r8, sl, r3
 8004b5c:	f14b 0900 	adc.w	r9, fp, #0
 8004b60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b62:	00db      	lsls	r3, r3, #3
 8004b64:	2200      	movs	r2, #0
 8004b66:	61bb      	str	r3, [r7, #24]
 8004b68:	61fa      	str	r2, [r7, #28]
 8004b6a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004b6e:	460b      	mov	r3, r1
 8004b70:	4543      	cmp	r3, r8
 8004b72:	4613      	mov	r3, r2
 8004b74:	eb73 0309 	sbcs.w	r3, r3, r9
 8004b78:	d205      	bcs.n	8004b86 <uavcan_primitive_array_Natural16_1_0_serialize_+0x92>
 8004b7a:	4b74      	ldr	r3, [pc, #464]	; (8004d4c <uavcan_primitive_array_Natural16_1_0_serialize_+0x258>)
 8004b7c:	4a71      	ldr	r2, [pc, #452]	; (8004d44 <uavcan_primitive_array_Natural16_1_0_serialize_+0x250>)
 8004b7e:	2182      	movs	r1, #130	; 0x82
 8004b80:	4871      	ldr	r0, [pc, #452]	; (8004d48 <uavcan_primitive_array_Natural16_1_0_serialize_+0x254>)
 8004b82:	f009 fbc1 	bl	800e308 <__assert_func>
        if (obj->value.count > 128)
 8004b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b88:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004b8c:	2b80      	cmp	r3, #128	; 0x80
 8004b8e:	d902      	bls.n	8004b96 <uavcan_primitive_array_Natural16_1_0_serialize_+0xa2>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004b90:	f06f 0309 	mvn.w	r3, #9
 8004b94:	e0cf      	b.n	8004d36 <uavcan_primitive_array_Natural16_1_0_serialize_+0x242>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8004b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b98:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 8004b9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b9e:	08db      	lsrs	r3, r3, #3
 8004ba0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ba2:	4413      	add	r3, r2
 8004ba4:	b2ca      	uxtb	r2, r1
 8004ba6:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8004ba8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004baa:	3308      	adds	r3, #8
 8004bac:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004bae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bb0:	f003 0307 	and.w	r3, r3, #7
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d005      	beq.n	8004bc4 <uavcan_primitive_array_Natural16_1_0_serialize_+0xd0>
 8004bb8:	4b61      	ldr	r3, [pc, #388]	; (8004d40 <uavcan_primitive_array_Natural16_1_0_serialize_+0x24c>)
 8004bba:	4a62      	ldr	r2, [pc, #392]	; (8004d44 <uavcan_primitive_array_Natural16_1_0_serialize_+0x250>)
 8004bbc:	218a      	movs	r1, #138	; 0x8a
 8004bbe:	4862      	ldr	r0, [pc, #392]	; (8004d48 <uavcan_primitive_array_Natural16_1_0_serialize_+0x254>)
 8004bc0:	f009 fba2 	bl	800e308 <__assert_func>
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	63bb      	str	r3, [r7, #56]	; 0x38
 8004bc8:	e04b      	b.n	8004c62 <uavcan_primitive_array_Natural16_1_0_serialize_+0x16e>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004bca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bcc:	f003 0307 	and.w	r3, r3, #7
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d005      	beq.n	8004be0 <uavcan_primitive_array_Natural16_1_0_serialize_+0xec>
 8004bd4:	4b5a      	ldr	r3, [pc, #360]	; (8004d40 <uavcan_primitive_array_Natural16_1_0_serialize_+0x24c>)
 8004bd6:	4a5b      	ldr	r2, [pc, #364]	; (8004d44 <uavcan_primitive_array_Natural16_1_0_serialize_+0x250>)
 8004bd8:	218d      	movs	r1, #141	; 0x8d
 8004bda:	485b      	ldr	r0, [pc, #364]	; (8004d48 <uavcan_primitive_array_Natural16_1_0_serialize_+0x254>)
 8004bdc:	f009 fb94 	bl	800e308 <__assert_func>
            NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
 8004be0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004be2:	2200      	movs	r2, #0
 8004be4:	613b      	str	r3, [r7, #16]
 8004be6:	617a      	str	r2, [r7, #20]
 8004be8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004bec:	460b      	mov	r3, r1
 8004bee:	f113 0410 	adds.w	r4, r3, #16
 8004bf2:	4613      	mov	r3, r2
 8004bf4:	f143 0500 	adc.w	r5, r3, #0
 8004bf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bfa:	00db      	lsls	r3, r3, #3
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	60bb      	str	r3, [r7, #8]
 8004c00:	60fa      	str	r2, [r7, #12]
 8004c02:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004c06:	460b      	mov	r3, r1
 8004c08:	42a3      	cmp	r3, r4
 8004c0a:	4613      	mov	r3, r2
 8004c0c:	41ab      	sbcs	r3, r5
 8004c0e:	d205      	bcs.n	8004c1c <uavcan_primitive_array_Natural16_1_0_serialize_+0x128>
 8004c10:	4b4f      	ldr	r3, [pc, #316]	; (8004d50 <uavcan_primitive_array_Natural16_1_0_serialize_+0x25c>)
 8004c12:	4a4c      	ldr	r2, [pc, #304]	; (8004d44 <uavcan_primitive_array_Natural16_1_0_serialize_+0x250>)
 8004c14:	218e      	movs	r1, #142	; 0x8e
 8004c16:	484c      	ldr	r0, [pc, #304]	; (8004d48 <uavcan_primitive_array_Natural16_1_0_serialize_+0x254>)
 8004c18:	f009 fb76 	bl	800e308 <__assert_func>
            // Saturation code not emitted -- native representation matches the serialized representation.
            const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, obj->value.elements[_index0_], 16U);
 8004c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c20:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	2200      	movs	r2, #0
 8004c28:	603b      	str	r3, [r7, #0]
 8004c2a:	607a      	str	r2, [r7, #4]
 8004c2c:	2310      	movs	r3, #16
 8004c2e:	9302      	str	r3, [sp, #8]
 8004c30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c34:	e9cd 2300 	strd	r2, r3, [sp]
 8004c38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004c3a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004c3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c3e:	f7fc fb13 	bl	8001268 <nunavutSetUxx>
 8004c42:	4603      	mov	r3, r0
 8004c44:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
            if (_err0_ < 0)
 8004c48:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	da02      	bge.n	8004c56 <uavcan_primitive_array_Natural16_1_0_serialize_+0x162>
            {
                return _err0_;
 8004c50:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8004c54:	e06f      	b.n	8004d36 <uavcan_primitive_array_Natural16_1_0_serialize_+0x242>
            }
            offset_bits += 16U;
 8004c56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c58:	3310      	adds	r3, #16
 8004c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8004c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c5e:	3301      	adds	r3, #1
 8004c60:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c64:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004c68:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d3ad      	bcc.n	8004bca <uavcan_primitive_array_Natural16_1_0_serialize_+0xd6>
        }
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004c6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c70:	f003 0307 	and.w	r3, r3, #7
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d03a      	beq.n	8004cee <uavcan_primitive_array_Natural16_1_0_serialize_+0x1fa>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8004c78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	f003 0307 	and.w	r3, r3, #7
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	f1c3 0308 	rsb	r3, r3, #8
 8004c86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        NUNAVUT_ASSERT(_pad0_ > 0);
 8004c8a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d105      	bne.n	8004c9e <uavcan_primitive_array_Natural16_1_0_serialize_+0x1aa>
 8004c92:	4b30      	ldr	r3, [pc, #192]	; (8004d54 <uavcan_primitive_array_Natural16_1_0_serialize_+0x260>)
 8004c94:	4a2b      	ldr	r2, [pc, #172]	; (8004d44 <uavcan_primitive_array_Natural16_1_0_serialize_+0x250>)
 8004c96:	219b      	movs	r1, #155	; 0x9b
 8004c98:	482b      	ldr	r0, [pc, #172]	; (8004d48 <uavcan_primitive_array_Natural16_1_0_serialize_+0x254>)
 8004c9a:	f009 fb35 	bl	800e308 <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004c9e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004ca2:	9302      	str	r3, [sp, #8]
 8004ca4:	f04f 0200 	mov.w	r2, #0
 8004ca8:	f04f 0300 	mov.w	r3, #0
 8004cac:	e9cd 2300 	strd	r2, r3, [sp]
 8004cb0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004cb2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004cb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cb6:	f7fc fad7 	bl	8001268 <nunavutSetUxx>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        if (_err1_ < 0)
 8004cc0:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	da02      	bge.n	8004cce <uavcan_primitive_array_Natural16_1_0_serialize_+0x1da>
        {
            return _err1_;
 8004cc8:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8004ccc:	e033      	b.n	8004d36 <uavcan_primitive_array_Natural16_1_0_serialize_+0x242>
        }
        offset_bits += _pad0_;
 8004cce:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004cd2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004cd4:	4413      	add	r3, r2
 8004cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004cd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cda:	f003 0307 	and.w	r3, r3, #7
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d005      	beq.n	8004cee <uavcan_primitive_array_Natural16_1_0_serialize_+0x1fa>
 8004ce2:	4b17      	ldr	r3, [pc, #92]	; (8004d40 <uavcan_primitive_array_Natural16_1_0_serialize_+0x24c>)
 8004ce4:	4a17      	ldr	r2, [pc, #92]	; (8004d44 <uavcan_primitive_array_Natural16_1_0_serialize_+0x250>)
 8004ce6:	21a2      	movs	r1, #162	; 0xa2
 8004ce8:	4817      	ldr	r0, [pc, #92]	; (8004d48 <uavcan_primitive_array_Natural16_1_0_serialize_+0x254>)
 8004cea:	f009 fb0d 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 8ULL);
 8004cee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cf0:	2b07      	cmp	r3, #7
 8004cf2:	d805      	bhi.n	8004d00 <uavcan_primitive_array_Natural16_1_0_serialize_+0x20c>
 8004cf4:	4b18      	ldr	r3, [pc, #96]	; (8004d58 <uavcan_primitive_array_Natural16_1_0_serialize_+0x264>)
 8004cf6:	4a13      	ldr	r2, [pc, #76]	; (8004d44 <uavcan_primitive_array_Natural16_1_0_serialize_+0x250>)
 8004cf8:	21a5      	movs	r1, #165	; 0xa5
 8004cfa:	4813      	ldr	r0, [pc, #76]	; (8004d48 <uavcan_primitive_array_Natural16_1_0_serialize_+0x254>)
 8004cfc:	f009 fb04 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);
 8004d00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d02:	f640 0208 	movw	r2, #2056	; 0x808
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d905      	bls.n	8004d16 <uavcan_primitive_array_Natural16_1_0_serialize_+0x222>
 8004d0a:	4b14      	ldr	r3, [pc, #80]	; (8004d5c <uavcan_primitive_array_Natural16_1_0_serialize_+0x268>)
 8004d0c:	4a0d      	ldr	r2, [pc, #52]	; (8004d44 <uavcan_primitive_array_Natural16_1_0_serialize_+0x250>)
 8004d0e:	21a6      	movs	r1, #166	; 0xa6
 8004d10:	480d      	ldr	r0, [pc, #52]	; (8004d48 <uavcan_primitive_array_Natural16_1_0_serialize_+0x254>)
 8004d12:	f009 faf9 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004d16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d18:	f003 0307 	and.w	r3, r3, #7
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d005      	beq.n	8004d2c <uavcan_primitive_array_Natural16_1_0_serialize_+0x238>
 8004d20:	4b07      	ldr	r3, [pc, #28]	; (8004d40 <uavcan_primitive_array_Natural16_1_0_serialize_+0x24c>)
 8004d22:	4a08      	ldr	r2, [pc, #32]	; (8004d44 <uavcan_primitive_array_Natural16_1_0_serialize_+0x250>)
 8004d24:	21a7      	movs	r1, #167	; 0xa7
 8004d26:	4808      	ldr	r0, [pc, #32]	; (8004d48 <uavcan_primitive_array_Natural16_1_0_serialize_+0x254>)
 8004d28:	f009 faee 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004d2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d2e:	08da      	lsrs	r2, r3, #3
 8004d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d32:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3740      	adds	r7, #64	; 0x40
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d40:	08010f50 	.word	0x08010f50
 8004d44:	080137e8 	.word	0x080137e8
 8004d48:	080118f8 	.word	0x080118f8
 8004d4c:	080114b4 	.word	0x080114b4
 8004d50:	08011760 	.word	0x08011760
 8004d54:	08011038 	.word	0x08011038
 8004d58:	08011044 	.word	0x08011044
 8004d5c:	08011518 	.word	0x08011518

08004d60 <uavcan_primitive_array_Natural16_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural16_1_0_deserialize_(
    uavcan_primitive_array_Natural16_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b088      	sub	sp, #32
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	60f8      	str	r0, [r7, #12]
 8004d68:	60b9      	str	r1, [r7, #8]
 8004d6a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d009      	beq.n	8004d86 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x26>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d006      	beq.n	8004d86 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x26>
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d106      	bne.n	8004d8c <uavcan_primitive_array_Natural16_1_0_deserialize_+0x2c>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d002      	beq.n	8004d8c <uavcan_primitive_array_Natural16_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004d86:	f06f 0301 	mvn.w	r3, #1
 8004d8a:	e08a      	b.n	8004ea2 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x142>
    }
    if (buffer == NULL)
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d101      	bne.n	8004d96 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004d92:	4b46      	ldr	r3, [pc, #280]	; (8004eac <uavcan_primitive_array_Natural16_1_0_deserialize_+0x14c>)
 8004d94:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	00db      	lsls	r3, r3, #3
 8004da0:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 8004da2:	2300      	movs	r3, #0
 8004da4:	61fb      	str	r3, [r7, #28]
    // saturated uint16[<=128] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	f003 0307 	and.w	r3, r3, #7
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d005      	beq.n	8004dbc <uavcan_primitive_array_Natural16_1_0_deserialize_+0x5c>
 8004db0:	4b3f      	ldr	r3, [pc, #252]	; (8004eb0 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x150>)
 8004db2:	4a40      	ldr	r2, [pc, #256]	; (8004eb4 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x154>)
 8004db4:	21ce      	movs	r1, #206	; 0xce
 8004db6:	4840      	ldr	r0, [pc, #256]	; (8004eb8 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x158>)
 8004db8:	f009 faa6 	bl	800e308 <__assert_func>
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	3308      	adds	r3, #8
 8004dc0:	693a      	ldr	r2, [r7, #16]
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	d309      	bcc.n	8004dda <uavcan_primitive_array_Natural16_1_0_deserialize_+0x7a>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	08db      	lsrs	r3, r3, #3
 8004dca:	68ba      	ldr	r2, [r7, #8]
 8004dcc:	4413      	add	r3, r2
 8004dce:	781b      	ldrb	r3, [r3, #0]
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004dd8:	e003      	b.n	8004de2 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x82>
    }
    else
    {
        out_obj->value.count = 0U;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 8004de2:	69fb      	ldr	r3, [r7, #28]
 8004de4:	3308      	adds	r3, #8
 8004de6:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 128U)
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004dee:	2b80      	cmp	r3, #128	; 0x80
 8004df0:	d902      	bls.n	8004df8 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x98>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004df2:	f06f 0309 	mvn.w	r3, #9
 8004df6:	e054      	b.n	8004ea2 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x142>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	f003 0307 	and.w	r3, r3, #7
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d005      	beq.n	8004e0e <uavcan_primitive_array_Natural16_1_0_deserialize_+0xae>
 8004e02:	4b2b      	ldr	r3, [pc, #172]	; (8004eb0 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x150>)
 8004e04:	4a2b      	ldr	r2, [pc, #172]	; (8004eb4 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x154>)
 8004e06:	21dd      	movs	r1, #221	; 0xdd
 8004e08:	482b      	ldr	r0, [pc, #172]	; (8004eb8 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x158>)
 8004e0a:	f009 fa7d 	bl	800e308 <__assert_func>
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8004e0e:	2300      	movs	r3, #0
 8004e10:	61bb      	str	r3, [r7, #24]
 8004e12:	e01c      	b.n	8004e4e <uavcan_primitive_array_Natural16_1_0_deserialize_+0xee>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	f003 0307 	and.w	r3, r3, #7
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d005      	beq.n	8004e2a <uavcan_primitive_array_Natural16_1_0_deserialize_+0xca>
 8004e1e:	4b24      	ldr	r3, [pc, #144]	; (8004eb0 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x150>)
 8004e20:	4a24      	ldr	r2, [pc, #144]	; (8004eb4 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x154>)
 8004e22:	21e0      	movs	r1, #224	; 0xe0
 8004e24:	4824      	ldr	r0, [pc, #144]	; (8004eb8 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x158>)
 8004e26:	f009 fa6f 	bl	800e308 <__assert_func>
        out_obj->value.elements[_index1_] = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8004e2a:	2310      	movs	r3, #16
 8004e2c:	69fa      	ldr	r2, [r7, #28]
 8004e2e:	6979      	ldr	r1, [r7, #20]
 8004e30:	68b8      	ldr	r0, [r7, #8]
 8004e32:	f7fc faf5 	bl	8001420 <nunavutGetU16>
 8004e36:	4603      	mov	r3, r0
 8004e38:	4619      	mov	r1, r3
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	69ba      	ldr	r2, [r7, #24]
 8004e3e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        offset_bits += 16U;
 8004e42:	69fb      	ldr	r3, [r7, #28]
 8004e44:	3310      	adds	r3, #16
 8004e46:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8004e48:	69bb      	ldr	r3, [r7, #24]
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	61bb      	str	r3, [r7, #24]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004e54:	69ba      	ldr	r2, [r7, #24]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d3dc      	bcc.n	8004e14 <uavcan_primitive_array_Natural16_1_0_deserialize_+0xb4>
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	3307      	adds	r3, #7
 8004e5e:	f023 0307 	bic.w	r3, r3, #7
 8004e62:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	f003 0307 	and.w	r3, r3, #7
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d005      	beq.n	8004e7a <uavcan_primitive_array_Natural16_1_0_deserialize_+0x11a>
 8004e6e:	4b10      	ldr	r3, [pc, #64]	; (8004eb0 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x150>)
 8004e70:	4a10      	ldr	r2, [pc, #64]	; (8004eb4 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x154>)
 8004e72:	21e5      	movs	r1, #229	; 0xe5
 8004e74:	4810      	ldr	r0, [pc, #64]	; (8004eb8 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x158>)
 8004e76:	f009 fa47 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004e7a:	6939      	ldr	r1, [r7, #16]
 8004e7c:	69f8      	ldr	r0, [r7, #28]
 8004e7e:	f7fc f841 	bl	8000f04 <nunavutChooseMin>
 8004e82:	4603      	mov	r3, r0
 8004e84:	08da      	lsrs	r2, r3, #3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	697a      	ldr	r2, [r7, #20]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d205      	bcs.n	8004ea0 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x140>
 8004e94:	4b09      	ldr	r3, [pc, #36]	; (8004ebc <uavcan_primitive_array_Natural16_1_0_deserialize_+0x15c>)
 8004e96:	4a07      	ldr	r2, [pc, #28]	; (8004eb4 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x154>)
 8004e98:	21e7      	movs	r1, #231	; 0xe7
 8004e9a:	4807      	ldr	r0, [pc, #28]	; (8004eb8 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x158>)
 8004e9c:	f009 fa34 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 8004ea0:	2300      	movs	r3, #0
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3720      	adds	r7, #32
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	08011070 	.word	0x08011070
 8004eb0:	08010f50 	.word	0x08010f50
 8004eb4:	08013400 	.word	0x08013400
 8004eb8:	080118f8 	.word	0x080118f8
 8004ebc:	08011074 	.word	0x08011074

08004ec0 <uavcan_primitive_array_Natural32_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural32_1_0_serialize_(
    const uavcan_primitive_array_Natural32_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004ec0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ec4:	b094      	sub	sp, #80	; 0x50
 8004ec6:	af04      	add	r7, sp, #16
 8004ec8:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004eca:	62b9      	str	r1, [r7, #40]	; 0x28
 8004ecc:	627a      	str	r2, [r7, #36]	; 0x24
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d005      	beq.n	8004ee0 <uavcan_primitive_array_Natural32_1_0_serialize_+0x20>
 8004ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d002      	beq.n	8004ee0 <uavcan_primitive_array_Natural32_1_0_serialize_+0x20>
 8004eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d102      	bne.n	8004ee6 <uavcan_primitive_array_Natural32_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004ee0:	f06f 0301 	mvn.w	r3, #1
 8004ee4:	e10c      	b.n	8005100 <uavcan_primitive_array_Natural32_1_0_serialize_+0x240>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	637b      	str	r3, [r7, #52]	; 0x34
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8004eec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004eee:	00da      	lsls	r2, r3, #3
 8004ef0:	f640 0307 	movw	r3, #2055	; 0x807
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d802      	bhi.n	8004efe <uavcan_primitive_array_Natural32_1_0_serialize_+0x3e>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004ef8:	f06f 0302 	mvn.w	r3, #2
 8004efc:	e100      	b.n	8005100 <uavcan_primitive_array_Natural32_1_0_serialize_+0x240>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004efe:	2300      	movs	r3, #0
 8004f00:	63fb      	str	r3, [r7, #60]	; 0x3c
    {   // saturated uint32[<=64] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004f02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f04:	f003 0307 	and.w	r3, r3, #7
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d005      	beq.n	8004f18 <uavcan_primitive_array_Natural32_1_0_serialize_+0x58>
 8004f0c:	4b7f      	ldr	r3, [pc, #508]	; (800510c <uavcan_primitive_array_Natural32_1_0_serialize_+0x24c>)
 8004f0e:	4a80      	ldr	r2, [pc, #512]	; (8005110 <uavcan_primitive_array_Natural32_1_0_serialize_+0x250>)
 8004f10:	2181      	movs	r1, #129	; 0x81
 8004f12:	4880      	ldr	r0, [pc, #512]	; (8005114 <uavcan_primitive_array_Natural32_1_0_serialize_+0x254>)
 8004f14:	f009 f9f8 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 8004f18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	469a      	mov	sl, r3
 8004f1e:	4693      	mov	fp, r2
 8004f20:	f640 0308 	movw	r3, #2056	; 0x808
 8004f24:	eb1a 0803 	adds.w	r8, sl, r3
 8004f28:	f14b 0900 	adc.w	r9, fp, #0
 8004f2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f2e:	00db      	lsls	r3, r3, #3
 8004f30:	2200      	movs	r2, #0
 8004f32:	61bb      	str	r3, [r7, #24]
 8004f34:	61fa      	str	r2, [r7, #28]
 8004f36:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004f3a:	460b      	mov	r3, r1
 8004f3c:	4543      	cmp	r3, r8
 8004f3e:	4613      	mov	r3, r2
 8004f40:	eb73 0309 	sbcs.w	r3, r3, r9
 8004f44:	d205      	bcs.n	8004f52 <uavcan_primitive_array_Natural32_1_0_serialize_+0x92>
 8004f46:	4b74      	ldr	r3, [pc, #464]	; (8005118 <uavcan_primitive_array_Natural32_1_0_serialize_+0x258>)
 8004f48:	4a71      	ldr	r2, [pc, #452]	; (8005110 <uavcan_primitive_array_Natural32_1_0_serialize_+0x250>)
 8004f4a:	2182      	movs	r1, #130	; 0x82
 8004f4c:	4871      	ldr	r0, [pc, #452]	; (8005114 <uavcan_primitive_array_Natural32_1_0_serialize_+0x254>)
 8004f4e:	f009 f9db 	bl	800e308 <__assert_func>
        if (obj->value.count > 64)
 8004f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f54:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004f58:	2b40      	cmp	r3, #64	; 0x40
 8004f5a:	d902      	bls.n	8004f62 <uavcan_primitive_array_Natural32_1_0_serialize_+0xa2>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004f5c:	f06f 0309 	mvn.w	r3, #9
 8004f60:	e0ce      	b.n	8005100 <uavcan_primitive_array_Natural32_1_0_serialize_+0x240>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8004f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f64:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 8004f68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f6a:	08db      	lsrs	r3, r3, #3
 8004f6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f6e:	4413      	add	r3, r2
 8004f70:	b2ca      	uxtb	r2, r1
 8004f72:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8004f74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f76:	3308      	adds	r3, #8
 8004f78:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004f7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f7c:	f003 0307 	and.w	r3, r3, #7
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d005      	beq.n	8004f90 <uavcan_primitive_array_Natural32_1_0_serialize_+0xd0>
 8004f84:	4b61      	ldr	r3, [pc, #388]	; (800510c <uavcan_primitive_array_Natural32_1_0_serialize_+0x24c>)
 8004f86:	4a62      	ldr	r2, [pc, #392]	; (8005110 <uavcan_primitive_array_Natural32_1_0_serialize_+0x250>)
 8004f88:	218a      	movs	r1, #138	; 0x8a
 8004f8a:	4862      	ldr	r0, [pc, #392]	; (8005114 <uavcan_primitive_array_Natural32_1_0_serialize_+0x254>)
 8004f8c:	f009 f9bc 	bl	800e308 <__assert_func>
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8004f90:	2300      	movs	r3, #0
 8004f92:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f94:	e04a      	b.n	800502c <uavcan_primitive_array_Natural32_1_0_serialize_+0x16c>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8004f96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f98:	f003 0307 	and.w	r3, r3, #7
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d005      	beq.n	8004fac <uavcan_primitive_array_Natural32_1_0_serialize_+0xec>
 8004fa0:	4b5a      	ldr	r3, [pc, #360]	; (800510c <uavcan_primitive_array_Natural32_1_0_serialize_+0x24c>)
 8004fa2:	4a5b      	ldr	r2, [pc, #364]	; (8005110 <uavcan_primitive_array_Natural32_1_0_serialize_+0x250>)
 8004fa4:	218d      	movs	r1, #141	; 0x8d
 8004fa6:	485b      	ldr	r0, [pc, #364]	; (8005114 <uavcan_primitive_array_Natural32_1_0_serialize_+0x254>)
 8004fa8:	f009 f9ae 	bl	800e308 <__assert_func>
            NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
 8004fac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fae:	2200      	movs	r2, #0
 8004fb0:	613b      	str	r3, [r7, #16]
 8004fb2:	617a      	str	r2, [r7, #20]
 8004fb4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004fb8:	460b      	mov	r3, r1
 8004fba:	f113 0420 	adds.w	r4, r3, #32
 8004fbe:	4613      	mov	r3, r2
 8004fc0:	f143 0500 	adc.w	r5, r3, #0
 8004fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fc6:	00db      	lsls	r3, r3, #3
 8004fc8:	2200      	movs	r2, #0
 8004fca:	60bb      	str	r3, [r7, #8]
 8004fcc:	60fa      	str	r2, [r7, #12]
 8004fce:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004fd2:	460b      	mov	r3, r1
 8004fd4:	42a3      	cmp	r3, r4
 8004fd6:	4613      	mov	r3, r2
 8004fd8:	41ab      	sbcs	r3, r5
 8004fda:	d205      	bcs.n	8004fe8 <uavcan_primitive_array_Natural32_1_0_serialize_+0x128>
 8004fdc:	4b4f      	ldr	r3, [pc, #316]	; (800511c <uavcan_primitive_array_Natural32_1_0_serialize_+0x25c>)
 8004fde:	4a4c      	ldr	r2, [pc, #304]	; (8005110 <uavcan_primitive_array_Natural32_1_0_serialize_+0x250>)
 8004fe0:	218e      	movs	r1, #142	; 0x8e
 8004fe2:	484c      	ldr	r0, [pc, #304]	; (8005114 <uavcan_primitive_array_Natural32_1_0_serialize_+0x254>)
 8004fe4:	f009 f990 	bl	800e308 <__assert_func>
            // Saturation code not emitted -- native representation matches the serialized representation.
            const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, obj->value.elements[_index0_], 32U);
 8004fe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004fec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	603b      	str	r3, [r7, #0]
 8004ff4:	607a      	str	r2, [r7, #4]
 8004ff6:	2320      	movs	r3, #32
 8004ff8:	9302      	str	r3, [sp, #8]
 8004ffa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ffe:	e9cd 2300 	strd	r2, r3, [sp]
 8005002:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005004:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005006:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005008:	f7fc f92e 	bl	8001268 <nunavutSetUxx>
 800500c:	4603      	mov	r3, r0
 800500e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
            if (_err0_ < 0)
 8005012:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8005016:	2b00      	cmp	r3, #0
 8005018:	da02      	bge.n	8005020 <uavcan_primitive_array_Natural32_1_0_serialize_+0x160>
            {
                return _err0_;
 800501a:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 800501e:	e06f      	b.n	8005100 <uavcan_primitive_array_Natural32_1_0_serialize_+0x240>
            }
            offset_bits += 32U;
 8005020:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005022:	3320      	adds	r3, #32
 8005024:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8005026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005028:	3301      	adds	r3, #1
 800502a:	63bb      	str	r3, [r7, #56]	; 0x38
 800502c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800502e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8005032:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005034:	429a      	cmp	r2, r3
 8005036:	d3ae      	bcc.n	8004f96 <uavcan_primitive_array_Natural32_1_0_serialize_+0xd6>
        }
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005038:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800503a:	f003 0307 	and.w	r3, r3, #7
 800503e:	2b00      	cmp	r3, #0
 8005040:	d03a      	beq.n	80050b8 <uavcan_primitive_array_Natural32_1_0_serialize_+0x1f8>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8005042:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005044:	b2db      	uxtb	r3, r3
 8005046:	f003 0307 	and.w	r3, r3, #7
 800504a:	b2db      	uxtb	r3, r3
 800504c:	f1c3 0308 	rsb	r3, r3, #8
 8005050:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        NUNAVUT_ASSERT(_pad0_ > 0);
 8005054:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005058:	2b00      	cmp	r3, #0
 800505a:	d105      	bne.n	8005068 <uavcan_primitive_array_Natural32_1_0_serialize_+0x1a8>
 800505c:	4b30      	ldr	r3, [pc, #192]	; (8005120 <uavcan_primitive_array_Natural32_1_0_serialize_+0x260>)
 800505e:	4a2c      	ldr	r2, [pc, #176]	; (8005110 <uavcan_primitive_array_Natural32_1_0_serialize_+0x250>)
 8005060:	219b      	movs	r1, #155	; 0x9b
 8005062:	482c      	ldr	r0, [pc, #176]	; (8005114 <uavcan_primitive_array_Natural32_1_0_serialize_+0x254>)
 8005064:	f009 f950 	bl	800e308 <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8005068:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800506c:	9302      	str	r3, [sp, #8]
 800506e:	f04f 0200 	mov.w	r2, #0
 8005072:	f04f 0300 	mov.w	r3, #0
 8005076:	e9cd 2300 	strd	r2, r3, [sp]
 800507a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800507c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800507e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005080:	f7fc f8f2 	bl	8001268 <nunavutSetUxx>
 8005084:	4603      	mov	r3, r0
 8005086:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        if (_err1_ < 0)
 800508a:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 800508e:	2b00      	cmp	r3, #0
 8005090:	da02      	bge.n	8005098 <uavcan_primitive_array_Natural32_1_0_serialize_+0x1d8>
        {
            return _err1_;
 8005092:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8005096:	e033      	b.n	8005100 <uavcan_primitive_array_Natural32_1_0_serialize_+0x240>
        }
        offset_bits += _pad0_;
 8005098:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800509c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800509e:	4413      	add	r3, r2
 80050a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80050a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050a4:	f003 0307 	and.w	r3, r3, #7
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d005      	beq.n	80050b8 <uavcan_primitive_array_Natural32_1_0_serialize_+0x1f8>
 80050ac:	4b17      	ldr	r3, [pc, #92]	; (800510c <uavcan_primitive_array_Natural32_1_0_serialize_+0x24c>)
 80050ae:	4a18      	ldr	r2, [pc, #96]	; (8005110 <uavcan_primitive_array_Natural32_1_0_serialize_+0x250>)
 80050b0:	21a2      	movs	r1, #162	; 0xa2
 80050b2:	4818      	ldr	r0, [pc, #96]	; (8005114 <uavcan_primitive_array_Natural32_1_0_serialize_+0x254>)
 80050b4:	f009 f928 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 8ULL);
 80050b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050ba:	2b07      	cmp	r3, #7
 80050bc:	d805      	bhi.n	80050ca <uavcan_primitive_array_Natural32_1_0_serialize_+0x20a>
 80050be:	4b19      	ldr	r3, [pc, #100]	; (8005124 <uavcan_primitive_array_Natural32_1_0_serialize_+0x264>)
 80050c0:	4a13      	ldr	r2, [pc, #76]	; (8005110 <uavcan_primitive_array_Natural32_1_0_serialize_+0x250>)
 80050c2:	21a5      	movs	r1, #165	; 0xa5
 80050c4:	4813      	ldr	r0, [pc, #76]	; (8005114 <uavcan_primitive_array_Natural32_1_0_serialize_+0x254>)
 80050c6:	f009 f91f 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);
 80050ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050cc:	f640 0208 	movw	r2, #2056	; 0x808
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d905      	bls.n	80050e0 <uavcan_primitive_array_Natural32_1_0_serialize_+0x220>
 80050d4:	4b14      	ldr	r3, [pc, #80]	; (8005128 <uavcan_primitive_array_Natural32_1_0_serialize_+0x268>)
 80050d6:	4a0e      	ldr	r2, [pc, #56]	; (8005110 <uavcan_primitive_array_Natural32_1_0_serialize_+0x250>)
 80050d8:	21a6      	movs	r1, #166	; 0xa6
 80050da:	480e      	ldr	r0, [pc, #56]	; (8005114 <uavcan_primitive_array_Natural32_1_0_serialize_+0x254>)
 80050dc:	f009 f914 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80050e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050e2:	f003 0307 	and.w	r3, r3, #7
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d005      	beq.n	80050f6 <uavcan_primitive_array_Natural32_1_0_serialize_+0x236>
 80050ea:	4b08      	ldr	r3, [pc, #32]	; (800510c <uavcan_primitive_array_Natural32_1_0_serialize_+0x24c>)
 80050ec:	4a08      	ldr	r2, [pc, #32]	; (8005110 <uavcan_primitive_array_Natural32_1_0_serialize_+0x250>)
 80050ee:	21a7      	movs	r1, #167	; 0xa7
 80050f0:	4808      	ldr	r0, [pc, #32]	; (8005114 <uavcan_primitive_array_Natural32_1_0_serialize_+0x254>)
 80050f2:	f009 f909 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80050f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050f8:	08da      	lsrs	r2, r3, #3
 80050fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050fc:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 80050fe:	2300      	movs	r3, #0
}
 8005100:	4618      	mov	r0, r3
 8005102:	3740      	adds	r7, #64	; 0x40
 8005104:	46bd      	mov	sp, r7
 8005106:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800510a:	bf00      	nop
 800510c:	08010f50 	.word	0x08010f50
 8005110:	080137b8 	.word	0x080137b8
 8005114:	08011970 	.word	0x08011970
 8005118:	080114b4 	.word	0x080114b4
 800511c:	08011374 	.word	0x08011374
 8005120:	08011038 	.word	0x08011038
 8005124:	08011044 	.word	0x08011044
 8005128:	08011518 	.word	0x08011518

0800512c <uavcan_primitive_array_Natural32_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural32_1_0_deserialize_(
    uavcan_primitive_array_Natural32_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b088      	sub	sp, #32
 8005130:	af00      	add	r7, sp, #0
 8005132:	60f8      	str	r0, [r7, #12]
 8005134:	60b9      	str	r1, [r7, #8]
 8005136:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d009      	beq.n	8005152 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x26>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d006      	beq.n	8005152 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x26>
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d106      	bne.n	8005158 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x2c>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d002      	beq.n	8005158 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005152:	f06f 0301 	mvn.w	r3, #1
 8005156:	e089      	b.n	800526c <uavcan_primitive_array_Natural32_1_0_deserialize_+0x140>
    }
    if (buffer == NULL)
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d101      	bne.n	8005162 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800515e:	4b45      	ldr	r3, [pc, #276]	; (8005274 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x148>)
 8005160:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	00db      	lsls	r3, r3, #3
 800516c:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 800516e:	2300      	movs	r3, #0
 8005170:	61fb      	str	r3, [r7, #28]
    // saturated uint32[<=64] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	f003 0307 	and.w	r3, r3, #7
 8005178:	2b00      	cmp	r3, #0
 800517a:	d005      	beq.n	8005188 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x5c>
 800517c:	4b3e      	ldr	r3, [pc, #248]	; (8005278 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x14c>)
 800517e:	4a3f      	ldr	r2, [pc, #252]	; (800527c <uavcan_primitive_array_Natural32_1_0_deserialize_+0x150>)
 8005180:	21ce      	movs	r1, #206	; 0xce
 8005182:	483f      	ldr	r0, [pc, #252]	; (8005280 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x154>)
 8005184:	f009 f8c0 	bl	800e308 <__assert_func>
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8005188:	69fb      	ldr	r3, [r7, #28]
 800518a:	3308      	adds	r3, #8
 800518c:	693a      	ldr	r2, [r7, #16]
 800518e:	429a      	cmp	r2, r3
 8005190:	d309      	bcc.n	80051a6 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x7a>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	08db      	lsrs	r3, r3, #3
 8005196:	68ba      	ldr	r2, [r7, #8]
 8005198:	4413      	add	r3, r2
 800519a:	781b      	ldrb	r3, [r3, #0]
 800519c:	461a      	mov	r2, r3
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80051a4:	e003      	b.n	80051ae <uavcan_primitive_array_Natural32_1_0_deserialize_+0x82>
    }
    else
    {
        out_obj->value.count = 0U;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2200      	movs	r2, #0
 80051aa:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 80051ae:	69fb      	ldr	r3, [r7, #28]
 80051b0:	3308      	adds	r3, #8
 80051b2:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 64U)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80051ba:	2b40      	cmp	r3, #64	; 0x40
 80051bc:	d902      	bls.n	80051c4 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x98>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80051be:	f06f 0309 	mvn.w	r3, #9
 80051c2:	e053      	b.n	800526c <uavcan_primitive_array_Natural32_1_0_deserialize_+0x140>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	f003 0307 	and.w	r3, r3, #7
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d005      	beq.n	80051da <uavcan_primitive_array_Natural32_1_0_deserialize_+0xae>
 80051ce:	4b2a      	ldr	r3, [pc, #168]	; (8005278 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x14c>)
 80051d0:	4a2a      	ldr	r2, [pc, #168]	; (800527c <uavcan_primitive_array_Natural32_1_0_deserialize_+0x150>)
 80051d2:	21dd      	movs	r1, #221	; 0xdd
 80051d4:	482a      	ldr	r0, [pc, #168]	; (8005280 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x154>)
 80051d6:	f009 f897 	bl	800e308 <__assert_func>
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 80051da:	2300      	movs	r3, #0
 80051dc:	61bb      	str	r3, [r7, #24]
 80051de:	e01b      	b.n	8005218 <uavcan_primitive_array_Natural32_1_0_deserialize_+0xec>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	f003 0307 	and.w	r3, r3, #7
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d005      	beq.n	80051f6 <uavcan_primitive_array_Natural32_1_0_deserialize_+0xca>
 80051ea:	4b23      	ldr	r3, [pc, #140]	; (8005278 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x14c>)
 80051ec:	4a23      	ldr	r2, [pc, #140]	; (800527c <uavcan_primitive_array_Natural32_1_0_deserialize_+0x150>)
 80051ee:	21e0      	movs	r1, #224	; 0xe0
 80051f0:	4823      	ldr	r0, [pc, #140]	; (8005280 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x154>)
 80051f2:	f009 f889 	bl	800e308 <__assert_func>
        out_obj->value.elements[_index1_] = nunavutGetU32(&buffer[0], capacity_bytes, offset_bits, 32);
 80051f6:	2320      	movs	r3, #32
 80051f8:	69fa      	ldr	r2, [r7, #28]
 80051fa:	6979      	ldr	r1, [r7, #20]
 80051fc:	68b8      	ldr	r0, [r7, #8]
 80051fe:	f7fc f955 	bl	80014ac <nunavutGetU32>
 8005202:	4601      	mov	r1, r0
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	69ba      	ldr	r2, [r7, #24]
 8005208:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        offset_bits += 32U;
 800520c:	69fb      	ldr	r3, [r7, #28]
 800520e:	3320      	adds	r3, #32
 8005210:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8005212:	69bb      	ldr	r3, [r7, #24]
 8005214:	3301      	adds	r3, #1
 8005216:	61bb      	str	r3, [r7, #24]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800521e:	69ba      	ldr	r2, [r7, #24]
 8005220:	429a      	cmp	r2, r3
 8005222:	d3dd      	bcc.n	80051e0 <uavcan_primitive_array_Natural32_1_0_deserialize_+0xb4>
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8005224:	69fb      	ldr	r3, [r7, #28]
 8005226:	3307      	adds	r3, #7
 8005228:	f023 0307 	bic.w	r3, r3, #7
 800522c:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800522e:	69fb      	ldr	r3, [r7, #28]
 8005230:	f003 0307 	and.w	r3, r3, #7
 8005234:	2b00      	cmp	r3, #0
 8005236:	d005      	beq.n	8005244 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x118>
 8005238:	4b0f      	ldr	r3, [pc, #60]	; (8005278 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x14c>)
 800523a:	4a10      	ldr	r2, [pc, #64]	; (800527c <uavcan_primitive_array_Natural32_1_0_deserialize_+0x150>)
 800523c:	21e5      	movs	r1, #229	; 0xe5
 800523e:	4810      	ldr	r0, [pc, #64]	; (8005280 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x154>)
 8005240:	f009 f862 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8005244:	6939      	ldr	r1, [r7, #16]
 8005246:	69f8      	ldr	r0, [r7, #28]
 8005248:	f7fb fe5c 	bl	8000f04 <nunavutChooseMin>
 800524c:	4603      	mov	r3, r0
 800524e:	08da      	lsrs	r2, r3, #3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	429a      	cmp	r2, r3
 800525c:	d205      	bcs.n	800526a <uavcan_primitive_array_Natural32_1_0_deserialize_+0x13e>
 800525e:	4b09      	ldr	r3, [pc, #36]	; (8005284 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x158>)
 8005260:	4a06      	ldr	r2, [pc, #24]	; (800527c <uavcan_primitive_array_Natural32_1_0_deserialize_+0x150>)
 8005262:	21e7      	movs	r1, #231	; 0xe7
 8005264:	4806      	ldr	r0, [pc, #24]	; (8005280 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x154>)
 8005266:	f009 f84f 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 800526a:	2300      	movs	r3, #0
}
 800526c:	4618      	mov	r0, r3
 800526e:	3720      	adds	r7, #32
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}
 8005274:	08011070 	.word	0x08011070
 8005278:	08010f50 	.word	0x08010f50
 800527c:	080133cc 	.word	0x080133cc
 8005280:	08011970 	.word	0x08011970
 8005284:	08011074 	.word	0x08011074

08005288 <uavcan_primitive_array_Natural64_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural64_1_0_serialize_(
    const uavcan_primitive_array_Natural64_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8005288:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800528c:	b092      	sub	sp, #72	; 0x48
 800528e:	af04      	add	r7, sp, #16
 8005290:	6278      	str	r0, [r7, #36]	; 0x24
 8005292:	6239      	str	r1, [r7, #32]
 8005294:	61fa      	str	r2, [r7, #28]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8005296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005298:	2b00      	cmp	r3, #0
 800529a:	d005      	beq.n	80052a8 <uavcan_primitive_array_Natural64_1_0_serialize_+0x20>
 800529c:	6a3b      	ldr	r3, [r7, #32]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d002      	beq.n	80052a8 <uavcan_primitive_array_Natural64_1_0_serialize_+0x20>
 80052a2:	69fb      	ldr	r3, [r7, #28]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d102      	bne.n	80052ae <uavcan_primitive_array_Natural64_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80052a8:	f06f 0301 	mvn.w	r3, #1
 80052ac:	e109      	b.n	80054c2 <uavcan_primitive_array_Natural64_1_0_serialize_+0x23a>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80052ae:	69fb      	ldr	r3, [r7, #28]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 80052b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052b6:	00db      	lsls	r3, r3, #3
 80052b8:	f640 0207 	movw	r2, #2055	; 0x807
 80052bc:	4293      	cmp	r3, r2
 80052be:	d802      	bhi.n	80052c6 <uavcan_primitive_array_Natural64_1_0_serialize_+0x3e>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80052c0:	f06f 0302 	mvn.w	r3, #2
 80052c4:	e0fd      	b.n	80054c2 <uavcan_primitive_array_Natural64_1_0_serialize_+0x23a>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80052c6:	2300      	movs	r3, #0
 80052c8:	637b      	str	r3, [r7, #52]	; 0x34
    {   // saturated uint64[<=32] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80052ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052cc:	f003 0307 	and.w	r3, r3, #7
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d005      	beq.n	80052e0 <uavcan_primitive_array_Natural64_1_0_serialize_+0x58>
 80052d4:	4b7d      	ldr	r3, [pc, #500]	; (80054cc <uavcan_primitive_array_Natural64_1_0_serialize_+0x244>)
 80052d6:	4a7e      	ldr	r2, [pc, #504]	; (80054d0 <uavcan_primitive_array_Natural64_1_0_serialize_+0x248>)
 80052d8:	2181      	movs	r1, #129	; 0x81
 80052da:	487e      	ldr	r0, [pc, #504]	; (80054d4 <uavcan_primitive_array_Natural64_1_0_serialize_+0x24c>)
 80052dc:	f009 f814 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 80052e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052e2:	2200      	movs	r2, #0
 80052e4:	613b      	str	r3, [r7, #16]
 80052e6:	617a      	str	r2, [r7, #20]
 80052e8:	f640 0308 	movw	r3, #2056	; 0x808
 80052ec:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80052f0:	4602      	mov	r2, r0
 80052f2:	eb12 0803 	adds.w	r8, r2, r3
 80052f6:	460b      	mov	r3, r1
 80052f8:	f143 0900 	adc.w	r9, r3, #0
 80052fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052fe:	00db      	lsls	r3, r3, #3
 8005300:	2200      	movs	r2, #0
 8005302:	60bb      	str	r3, [r7, #8]
 8005304:	60fa      	str	r2, [r7, #12]
 8005306:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800530a:	460b      	mov	r3, r1
 800530c:	4543      	cmp	r3, r8
 800530e:	4613      	mov	r3, r2
 8005310:	eb73 0309 	sbcs.w	r3, r3, r9
 8005314:	d205      	bcs.n	8005322 <uavcan_primitive_array_Natural64_1_0_serialize_+0x9a>
 8005316:	4b70      	ldr	r3, [pc, #448]	; (80054d8 <uavcan_primitive_array_Natural64_1_0_serialize_+0x250>)
 8005318:	4a6d      	ldr	r2, [pc, #436]	; (80054d0 <uavcan_primitive_array_Natural64_1_0_serialize_+0x248>)
 800531a:	2182      	movs	r1, #130	; 0x82
 800531c:	486d      	ldr	r0, [pc, #436]	; (80054d4 <uavcan_primitive_array_Natural64_1_0_serialize_+0x24c>)
 800531e:	f008 fff3 	bl	800e308 <__assert_func>
        if (obj->value.count > 32)
 8005322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005324:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8005328:	2b20      	cmp	r3, #32
 800532a:	d902      	bls.n	8005332 <uavcan_primitive_array_Natural64_1_0_serialize_+0xaa>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800532c:	f06f 0309 	mvn.w	r3, #9
 8005330:	e0c7      	b.n	80054c2 <uavcan_primitive_array_Natural64_1_0_serialize_+0x23a>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8005332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005334:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 8005338:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800533a:	08db      	lsrs	r3, r3, #3
 800533c:	6a3a      	ldr	r2, [r7, #32]
 800533e:	4413      	add	r3, r2
 8005340:	b2ca      	uxtb	r2, r1
 8005342:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8005344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005346:	3308      	adds	r3, #8
 8005348:	637b      	str	r3, [r7, #52]	; 0x34
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800534a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800534c:	f003 0307 	and.w	r3, r3, #7
 8005350:	2b00      	cmp	r3, #0
 8005352:	d005      	beq.n	8005360 <uavcan_primitive_array_Natural64_1_0_serialize_+0xd8>
 8005354:	4b5d      	ldr	r3, [pc, #372]	; (80054cc <uavcan_primitive_array_Natural64_1_0_serialize_+0x244>)
 8005356:	4a5e      	ldr	r2, [pc, #376]	; (80054d0 <uavcan_primitive_array_Natural64_1_0_serialize_+0x248>)
 8005358:	218a      	movs	r1, #138	; 0x8a
 800535a:	485e      	ldr	r0, [pc, #376]	; (80054d4 <uavcan_primitive_array_Natural64_1_0_serialize_+0x24c>)
 800535c:	f008 ffd4 	bl	800e308 <__assert_func>
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8005360:	2300      	movs	r3, #0
 8005362:	633b      	str	r3, [r7, #48]	; 0x30
 8005364:	e043      	b.n	80053ee <uavcan_primitive_array_Natural64_1_0_serialize_+0x166>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005366:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005368:	f003 0307 	and.w	r3, r3, #7
 800536c:	2b00      	cmp	r3, #0
 800536e:	d005      	beq.n	800537c <uavcan_primitive_array_Natural64_1_0_serialize_+0xf4>
 8005370:	4b56      	ldr	r3, [pc, #344]	; (80054cc <uavcan_primitive_array_Natural64_1_0_serialize_+0x244>)
 8005372:	4a57      	ldr	r2, [pc, #348]	; (80054d0 <uavcan_primitive_array_Natural64_1_0_serialize_+0x248>)
 8005374:	218d      	movs	r1, #141	; 0x8d
 8005376:	4857      	ldr	r0, [pc, #348]	; (80054d4 <uavcan_primitive_array_Natural64_1_0_serialize_+0x24c>)
 8005378:	f008 ffc6 	bl	800e308 <__assert_func>
            NUNAVUT_ASSERT((offset_bits + 64ULL) <= (capacity_bytes * 8U));
 800537c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800537e:	2200      	movs	r2, #0
 8005380:	469a      	mov	sl, r3
 8005382:	4693      	mov	fp, r2
 8005384:	f11a 0440 	adds.w	r4, sl, #64	; 0x40
 8005388:	f14b 0500 	adc.w	r5, fp, #0
 800538c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800538e:	00db      	lsls	r3, r3, #3
 8005390:	2200      	movs	r2, #0
 8005392:	603b      	str	r3, [r7, #0]
 8005394:	607a      	str	r2, [r7, #4]
 8005396:	e9d7 1200 	ldrd	r1, r2, [r7]
 800539a:	460b      	mov	r3, r1
 800539c:	42a3      	cmp	r3, r4
 800539e:	4613      	mov	r3, r2
 80053a0:	41ab      	sbcs	r3, r5
 80053a2:	d205      	bcs.n	80053b0 <uavcan_primitive_array_Natural64_1_0_serialize_+0x128>
 80053a4:	4b4d      	ldr	r3, [pc, #308]	; (80054dc <uavcan_primitive_array_Natural64_1_0_serialize_+0x254>)
 80053a6:	4a4a      	ldr	r2, [pc, #296]	; (80054d0 <uavcan_primitive_array_Natural64_1_0_serialize_+0x248>)
 80053a8:	218e      	movs	r1, #142	; 0x8e
 80053aa:	484a      	ldr	r0, [pc, #296]	; (80054d4 <uavcan_primitive_array_Natural64_1_0_serialize_+0x24c>)
 80053ac:	f008 ffac 	bl	800e308 <__assert_func>
            // Saturation code not emitted -- native representation matches the serialized representation.
            const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, obj->value.elements[_index0_], 64U);
 80053b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053b4:	00db      	lsls	r3, r3, #3
 80053b6:	4413      	add	r3, r2
 80053b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053bc:	2140      	movs	r1, #64	; 0x40
 80053be:	9102      	str	r1, [sp, #8]
 80053c0:	e9cd 2300 	strd	r2, r3, [sp]
 80053c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80053c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80053c8:	6a38      	ldr	r0, [r7, #32]
 80053ca:	f7fb ff4d 	bl	8001268 <nunavutSetUxx>
 80053ce:	4603      	mov	r3, r0
 80053d0:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
            if (_err0_ < 0)
 80053d4:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80053d8:	2b00      	cmp	r3, #0
 80053da:	da02      	bge.n	80053e2 <uavcan_primitive_array_Natural64_1_0_serialize_+0x15a>
            {
                return _err0_;
 80053dc:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80053e0:	e06f      	b.n	80054c2 <uavcan_primitive_array_Natural64_1_0_serialize_+0x23a>
            }
            offset_bits += 64U;
 80053e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053e4:	3340      	adds	r3, #64	; 0x40
 80053e6:	637b      	str	r3, [r7, #52]	; 0x34
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 80053e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ea:	3301      	adds	r3, #1
 80053ec:	633b      	str	r3, [r7, #48]	; 0x30
 80053ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80053f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053f6:	429a      	cmp	r2, r3
 80053f8:	d3b5      	bcc.n	8005366 <uavcan_primitive_array_Natural64_1_0_serialize_+0xde>
        }
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80053fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053fc:	f003 0307 	and.w	r3, r3, #7
 8005400:	2b00      	cmp	r3, #0
 8005402:	d03a      	beq.n	800547a <uavcan_primitive_array_Natural64_1_0_serialize_+0x1f2>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8005404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005406:	b2db      	uxtb	r3, r3
 8005408:	f003 0307 	and.w	r3, r3, #7
 800540c:	b2db      	uxtb	r3, r3
 800540e:	f1c3 0308 	rsb	r3, r3, #8
 8005412:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        NUNAVUT_ASSERT(_pad0_ > 0);
 8005416:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800541a:	2b00      	cmp	r3, #0
 800541c:	d105      	bne.n	800542a <uavcan_primitive_array_Natural64_1_0_serialize_+0x1a2>
 800541e:	4b30      	ldr	r3, [pc, #192]	; (80054e0 <uavcan_primitive_array_Natural64_1_0_serialize_+0x258>)
 8005420:	4a2b      	ldr	r2, [pc, #172]	; (80054d0 <uavcan_primitive_array_Natural64_1_0_serialize_+0x248>)
 8005422:	219b      	movs	r1, #155	; 0x9b
 8005424:	482b      	ldr	r0, [pc, #172]	; (80054d4 <uavcan_primitive_array_Natural64_1_0_serialize_+0x24c>)
 8005426:	f008 ff6f 	bl	800e308 <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800542a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800542e:	9302      	str	r3, [sp, #8]
 8005430:	f04f 0200 	mov.w	r2, #0
 8005434:	f04f 0300 	mov.w	r3, #0
 8005438:	e9cd 2300 	strd	r2, r3, [sp]
 800543c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800543e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005440:	6a38      	ldr	r0, [r7, #32]
 8005442:	f7fb ff11 	bl	8001268 <nunavutSetUxx>
 8005446:	4603      	mov	r3, r0
 8005448:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        if (_err1_ < 0)
 800544c:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8005450:	2b00      	cmp	r3, #0
 8005452:	da02      	bge.n	800545a <uavcan_primitive_array_Natural64_1_0_serialize_+0x1d2>
        {
            return _err1_;
 8005454:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8005458:	e033      	b.n	80054c2 <uavcan_primitive_array_Natural64_1_0_serialize_+0x23a>
        }
        offset_bits += _pad0_;
 800545a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800545e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005460:	4413      	add	r3, r2
 8005462:	637b      	str	r3, [r7, #52]	; 0x34
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005464:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005466:	f003 0307 	and.w	r3, r3, #7
 800546a:	2b00      	cmp	r3, #0
 800546c:	d005      	beq.n	800547a <uavcan_primitive_array_Natural64_1_0_serialize_+0x1f2>
 800546e:	4b17      	ldr	r3, [pc, #92]	; (80054cc <uavcan_primitive_array_Natural64_1_0_serialize_+0x244>)
 8005470:	4a17      	ldr	r2, [pc, #92]	; (80054d0 <uavcan_primitive_array_Natural64_1_0_serialize_+0x248>)
 8005472:	21a2      	movs	r1, #162	; 0xa2
 8005474:	4817      	ldr	r0, [pc, #92]	; (80054d4 <uavcan_primitive_array_Natural64_1_0_serialize_+0x24c>)
 8005476:	f008 ff47 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 8ULL);
 800547a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800547c:	2b07      	cmp	r3, #7
 800547e:	d805      	bhi.n	800548c <uavcan_primitive_array_Natural64_1_0_serialize_+0x204>
 8005480:	4b18      	ldr	r3, [pc, #96]	; (80054e4 <uavcan_primitive_array_Natural64_1_0_serialize_+0x25c>)
 8005482:	4a13      	ldr	r2, [pc, #76]	; (80054d0 <uavcan_primitive_array_Natural64_1_0_serialize_+0x248>)
 8005484:	21a5      	movs	r1, #165	; 0xa5
 8005486:	4813      	ldr	r0, [pc, #76]	; (80054d4 <uavcan_primitive_array_Natural64_1_0_serialize_+0x24c>)
 8005488:	f008 ff3e 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);
 800548c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800548e:	f640 0208 	movw	r2, #2056	; 0x808
 8005492:	4293      	cmp	r3, r2
 8005494:	d905      	bls.n	80054a2 <uavcan_primitive_array_Natural64_1_0_serialize_+0x21a>
 8005496:	4b14      	ldr	r3, [pc, #80]	; (80054e8 <uavcan_primitive_array_Natural64_1_0_serialize_+0x260>)
 8005498:	4a0d      	ldr	r2, [pc, #52]	; (80054d0 <uavcan_primitive_array_Natural64_1_0_serialize_+0x248>)
 800549a:	21a6      	movs	r1, #166	; 0xa6
 800549c:	480d      	ldr	r0, [pc, #52]	; (80054d4 <uavcan_primitive_array_Natural64_1_0_serialize_+0x24c>)
 800549e:	f008 ff33 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80054a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054a4:	f003 0307 	and.w	r3, r3, #7
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d005      	beq.n	80054b8 <uavcan_primitive_array_Natural64_1_0_serialize_+0x230>
 80054ac:	4b07      	ldr	r3, [pc, #28]	; (80054cc <uavcan_primitive_array_Natural64_1_0_serialize_+0x244>)
 80054ae:	4a08      	ldr	r2, [pc, #32]	; (80054d0 <uavcan_primitive_array_Natural64_1_0_serialize_+0x248>)
 80054b0:	21a7      	movs	r1, #167	; 0xa7
 80054b2:	4808      	ldr	r0, [pc, #32]	; (80054d4 <uavcan_primitive_array_Natural64_1_0_serialize_+0x24c>)
 80054b4:	f008 ff28 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80054b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054ba:	08da      	lsrs	r2, r3, #3
 80054bc:	69fb      	ldr	r3, [r7, #28]
 80054be:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3738      	adds	r7, #56	; 0x38
 80054c6:	46bd      	mov	sp, r7
 80054c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054cc:	08010f50 	.word	0x08010f50
 80054d0:	08013788 	.word	0x08013788
 80054d4:	080119e8 	.word	0x080119e8
 80054d8:	080114b4 	.word	0x080114b4
 80054dc:	080114e8 	.word	0x080114e8
 80054e0:	08011038 	.word	0x08011038
 80054e4:	08011044 	.word	0x08011044
 80054e8:	08011518 	.word	0x08011518

080054ec <uavcan_primitive_array_Natural64_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural64_1_0_deserialize_(
    uavcan_primitive_array_Natural64_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b088      	sub	sp, #32
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d009      	beq.n	8005512 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x26>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d006      	beq.n	8005512 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x26>
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d106      	bne.n	8005518 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x2c>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d002      	beq.n	8005518 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005512:	f06f 0301 	mvn.w	r3, #1
 8005516:	e08c      	b.n	8005632 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x146>
    }
    if (buffer == NULL)
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d101      	bne.n	8005522 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800551e:	4b47      	ldr	r3, [pc, #284]	; (800563c <uavcan_primitive_array_Natural64_1_0_deserialize_+0x150>)
 8005520:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	00db      	lsls	r3, r3, #3
 800552c:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 800552e:	2300      	movs	r3, #0
 8005530:	61fb      	str	r3, [r7, #28]
    // saturated uint64[<=32] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	f003 0307 	and.w	r3, r3, #7
 8005538:	2b00      	cmp	r3, #0
 800553a:	d005      	beq.n	8005548 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x5c>
 800553c:	4b40      	ldr	r3, [pc, #256]	; (8005640 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x154>)
 800553e:	4a41      	ldr	r2, [pc, #260]	; (8005644 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x158>)
 8005540:	21ce      	movs	r1, #206	; 0xce
 8005542:	4841      	ldr	r0, [pc, #260]	; (8005648 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x15c>)
 8005544:	f008 fee0 	bl	800e308 <__assert_func>
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	3308      	adds	r3, #8
 800554c:	693a      	ldr	r2, [r7, #16]
 800554e:	429a      	cmp	r2, r3
 8005550:	d309      	bcc.n	8005566 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x7a>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	08db      	lsrs	r3, r3, #3
 8005556:	68ba      	ldr	r2, [r7, #8]
 8005558:	4413      	add	r3, r2
 800555a:	781b      	ldrb	r3, [r3, #0]
 800555c:	461a      	mov	r2, r3
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8005564:	e003      	b.n	800556e <uavcan_primitive_array_Natural64_1_0_deserialize_+0x82>
    }
    else
    {
        out_obj->value.count = 0U;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2200      	movs	r2, #0
 800556a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	3308      	adds	r3, #8
 8005572:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 32U)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800557a:	2b20      	cmp	r3, #32
 800557c:	d902      	bls.n	8005584 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x98>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800557e:	f06f 0309 	mvn.w	r3, #9
 8005582:	e056      	b.n	8005632 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x146>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	f003 0307 	and.w	r3, r3, #7
 800558a:	2b00      	cmp	r3, #0
 800558c:	d005      	beq.n	800559a <uavcan_primitive_array_Natural64_1_0_deserialize_+0xae>
 800558e:	4b2c      	ldr	r3, [pc, #176]	; (8005640 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x154>)
 8005590:	4a2c      	ldr	r2, [pc, #176]	; (8005644 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x158>)
 8005592:	21dd      	movs	r1, #221	; 0xdd
 8005594:	482c      	ldr	r0, [pc, #176]	; (8005648 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x15c>)
 8005596:	f008 feb7 	bl	800e308 <__assert_func>
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 800559a:	2300      	movs	r3, #0
 800559c:	61bb      	str	r3, [r7, #24]
 800559e:	e01e      	b.n	80055de <uavcan_primitive_array_Natural64_1_0_deserialize_+0xf2>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	f003 0307 	and.w	r3, r3, #7
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d005      	beq.n	80055b6 <uavcan_primitive_array_Natural64_1_0_deserialize_+0xca>
 80055aa:	4b25      	ldr	r3, [pc, #148]	; (8005640 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x154>)
 80055ac:	4a25      	ldr	r2, [pc, #148]	; (8005644 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x158>)
 80055ae:	21e0      	movs	r1, #224	; 0xe0
 80055b0:	4825      	ldr	r0, [pc, #148]	; (8005648 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x15c>)
 80055b2:	f008 fea9 	bl	800e308 <__assert_func>
        out_obj->value.elements[_index1_] = nunavutGetU64(&buffer[0], capacity_bytes, offset_bits, 64);
 80055b6:	2340      	movs	r3, #64	; 0x40
 80055b8:	69fa      	ldr	r2, [r7, #28]
 80055ba:	6979      	ldr	r1, [r7, #20]
 80055bc:	68b8      	ldr	r0, [r7, #8]
 80055be:	f7fb ffbf 	bl	8001540 <nunavutGetU64>
 80055c2:	4602      	mov	r2, r0
 80055c4:	460b      	mov	r3, r1
 80055c6:	68f8      	ldr	r0, [r7, #12]
 80055c8:	69b9      	ldr	r1, [r7, #24]
 80055ca:	00c9      	lsls	r1, r1, #3
 80055cc:	4401      	add	r1, r0
 80055ce:	e9c1 2300 	strd	r2, r3, [r1]
        offset_bits += 64U;
 80055d2:	69fb      	ldr	r3, [r7, #28]
 80055d4:	3340      	adds	r3, #64	; 0x40
 80055d6:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 80055d8:	69bb      	ldr	r3, [r7, #24]
 80055da:	3301      	adds	r3, #1
 80055dc:	61bb      	str	r3, [r7, #24]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80055e4:	69ba      	ldr	r2, [r7, #24]
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d3da      	bcc.n	80055a0 <uavcan_primitive_array_Natural64_1_0_deserialize_+0xb4>
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	3307      	adds	r3, #7
 80055ee:	f023 0307 	bic.w	r3, r3, #7
 80055f2:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80055f4:	69fb      	ldr	r3, [r7, #28]
 80055f6:	f003 0307 	and.w	r3, r3, #7
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d005      	beq.n	800560a <uavcan_primitive_array_Natural64_1_0_deserialize_+0x11e>
 80055fe:	4b10      	ldr	r3, [pc, #64]	; (8005640 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x154>)
 8005600:	4a10      	ldr	r2, [pc, #64]	; (8005644 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x158>)
 8005602:	21e5      	movs	r1, #229	; 0xe5
 8005604:	4810      	ldr	r0, [pc, #64]	; (8005648 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x15c>)
 8005606:	f008 fe7f 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800560a:	6939      	ldr	r1, [r7, #16]
 800560c:	69f8      	ldr	r0, [r7, #28]
 800560e:	f7fb fc79 	bl	8000f04 <nunavutChooseMin>
 8005612:	4603      	mov	r3, r0
 8005614:	08da      	lsrs	r2, r3, #3
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	697a      	ldr	r2, [r7, #20]
 8005620:	429a      	cmp	r2, r3
 8005622:	d205      	bcs.n	8005630 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x144>
 8005624:	4b09      	ldr	r3, [pc, #36]	; (800564c <uavcan_primitive_array_Natural64_1_0_deserialize_+0x160>)
 8005626:	4a07      	ldr	r2, [pc, #28]	; (8005644 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x158>)
 8005628:	21e7      	movs	r1, #231	; 0xe7
 800562a:	4807      	ldr	r0, [pc, #28]	; (8005648 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x15c>)
 800562c:	f008 fe6c 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 8005630:	2300      	movs	r3, #0
}
 8005632:	4618      	mov	r0, r3
 8005634:	3720      	adds	r7, #32
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
 800563a:	bf00      	nop
 800563c:	08011070 	.word	0x08011070
 8005640:	08010f50 	.word	0x08010f50
 8005644:	08013398 	.word	0x08013398
 8005648:	080119e8 	.word	0x080119e8
 800564c:	08011074 	.word	0x08011074

08005650 <uavcan_primitive_array_Natural8_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural8_1_0_serialize_(
    const uavcan_primitive_array_Natural8_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8005650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005654:	b094      	sub	sp, #80	; 0x50
 8005656:	af04      	add	r7, sp, #16
 8005658:	62f8      	str	r0, [r7, #44]	; 0x2c
 800565a:	62b9      	str	r1, [r7, #40]	; 0x28
 800565c:	627a      	str	r2, [r7, #36]	; 0x24
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800565e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005660:	2b00      	cmp	r3, #0
 8005662:	d005      	beq.n	8005670 <uavcan_primitive_array_Natural8_1_0_serialize_+0x20>
 8005664:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005666:	2b00      	cmp	r3, #0
 8005668:	d002      	beq.n	8005670 <uavcan_primitive_array_Natural8_1_0_serialize_+0x20>
 800566a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800566c:	2b00      	cmp	r3, #0
 800566e:	d102      	bne.n	8005676 <uavcan_primitive_array_Natural8_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005670:	f06f 0301 	mvn.w	r3, #1
 8005674:	e108      	b.n	8005888 <uavcan_primitive_array_Natural8_1_0_serialize_+0x238>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	637b      	str	r3, [r7, #52]	; 0x34
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 800567c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800567e:	00db      	lsls	r3, r3, #3
 8005680:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8005684:	d202      	bcs.n	800568c <uavcan_primitive_array_Natural8_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8005686:	f06f 0302 	mvn.w	r3, #2
 800568a:	e0fd      	b.n	8005888 <uavcan_primitive_array_Natural8_1_0_serialize_+0x238>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800568c:	2300      	movs	r3, #0
 800568e:	63fb      	str	r3, [r7, #60]	; 0x3c
    {   // saturated uint8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005690:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005692:	f003 0307 	and.w	r3, r3, #7
 8005696:	2b00      	cmp	r3, #0
 8005698:	d005      	beq.n	80056a6 <uavcan_primitive_array_Natural8_1_0_serialize_+0x56>
 800569a:	4b7e      	ldr	r3, [pc, #504]	; (8005894 <uavcan_primitive_array_Natural8_1_0_serialize_+0x244>)
 800569c:	4a7e      	ldr	r2, [pc, #504]	; (8005898 <uavcan_primitive_array_Natural8_1_0_serialize_+0x248>)
 800569e:	2181      	movs	r1, #129	; 0x81
 80056a0:	487e      	ldr	r0, [pc, #504]	; (800589c <uavcan_primitive_array_Natural8_1_0_serialize_+0x24c>)
 80056a2:	f008 fe31 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
 80056a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056a8:	2200      	movs	r2, #0
 80056aa:	469a      	mov	sl, r3
 80056ac:	4693      	mov	fp, r2
 80056ae:	f51a 6801 	adds.w	r8, sl, #2064	; 0x810
 80056b2:	f14b 0900 	adc.w	r9, fp, #0
 80056b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056b8:	00db      	lsls	r3, r3, #3
 80056ba:	2200      	movs	r2, #0
 80056bc:	61bb      	str	r3, [r7, #24]
 80056be:	61fa      	str	r2, [r7, #28]
 80056c0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80056c4:	460b      	mov	r3, r1
 80056c6:	4543      	cmp	r3, r8
 80056c8:	4613      	mov	r3, r2
 80056ca:	eb73 0309 	sbcs.w	r3, r3, r9
 80056ce:	d205      	bcs.n	80056dc <uavcan_primitive_array_Natural8_1_0_serialize_+0x8c>
 80056d0:	4b73      	ldr	r3, [pc, #460]	; (80058a0 <uavcan_primitive_array_Natural8_1_0_serialize_+0x250>)
 80056d2:	4a71      	ldr	r2, [pc, #452]	; (8005898 <uavcan_primitive_array_Natural8_1_0_serialize_+0x248>)
 80056d4:	2182      	movs	r1, #130	; 0x82
 80056d6:	4871      	ldr	r0, [pc, #452]	; (800589c <uavcan_primitive_array_Natural8_1_0_serialize_+0x24c>)
 80056d8:	f008 fe16 	bl	800e308 <__assert_func>
        if (obj->value.count > 256)
 80056dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056de:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80056e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056e6:	d902      	bls.n	80056ee <uavcan_primitive_array_Natural8_1_0_serialize_+0x9e>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80056e8:	f06f 0309 	mvn.w	r3, #9
 80056ec:	e0cc      	b.n	8005888 <uavcan_primitive_array_Natural8_1_0_serialize_+0x238>
        }
        // Array length prefix: truncated uint16
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, obj->value.count, 16U);
 80056ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056f0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80056f4:	2200      	movs	r2, #0
 80056f6:	613b      	str	r3, [r7, #16]
 80056f8:	617a      	str	r2, [r7, #20]
 80056fa:	2310      	movs	r3, #16
 80056fc:	9302      	str	r3, [sp, #8]
 80056fe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005702:	e9cd 2300 	strd	r2, r3, [sp]
 8005706:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005708:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800570a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800570c:	f7fb fdac 	bl	8001268 <nunavutSetUxx>
 8005710:	4603      	mov	r3, r0
 8005712:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (_err0_ < 0)
 8005716:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800571a:	2b00      	cmp	r3, #0
 800571c:	da02      	bge.n	8005724 <uavcan_primitive_array_Natural8_1_0_serialize_+0xd4>
        {
            return _err0_;
 800571e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8005722:	e0b1      	b.n	8005888 <uavcan_primitive_array_Natural8_1_0_serialize_+0x238>
        }
        offset_bits += 16U;
 8005724:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005726:	3310      	adds	r3, #16
 8005728:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800572a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800572c:	f003 0307 	and.w	r3, r3, #7
 8005730:	2b00      	cmp	r3, #0
 8005732:	d005      	beq.n	8005740 <uavcan_primitive_array_Natural8_1_0_serialize_+0xf0>
 8005734:	4b57      	ldr	r3, [pc, #348]	; (8005894 <uavcan_primitive_array_Natural8_1_0_serialize_+0x244>)
 8005736:	4a58      	ldr	r2, [pc, #352]	; (8005898 <uavcan_primitive_array_Natural8_1_0_serialize_+0x248>)
 8005738:	218e      	movs	r1, #142	; 0x8e
 800573a:	4858      	ldr	r0, [pc, #352]	; (800589c <uavcan_primitive_array_Natural8_1_0_serialize_+0x24c>)
 800573c:	f008 fde4 	bl	800e308 <__assert_func>
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8005740:	2300      	movs	r3, #0
 8005742:	63bb      	str	r3, [r7, #56]	; 0x38
 8005744:	e037      	b.n	80057b6 <uavcan_primitive_array_Natural8_1_0_serialize_+0x166>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005746:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005748:	f003 0307 	and.w	r3, r3, #7
 800574c:	2b00      	cmp	r3, #0
 800574e:	d005      	beq.n	800575c <uavcan_primitive_array_Natural8_1_0_serialize_+0x10c>
 8005750:	4b50      	ldr	r3, [pc, #320]	; (8005894 <uavcan_primitive_array_Natural8_1_0_serialize_+0x244>)
 8005752:	4a51      	ldr	r2, [pc, #324]	; (8005898 <uavcan_primitive_array_Natural8_1_0_serialize_+0x248>)
 8005754:	2191      	movs	r1, #145	; 0x91
 8005756:	4851      	ldr	r0, [pc, #324]	; (800589c <uavcan_primitive_array_Natural8_1_0_serialize_+0x24c>)
 8005758:	f008 fdd6 	bl	800e308 <__assert_func>
            NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
 800575c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800575e:	2200      	movs	r2, #0
 8005760:	60bb      	str	r3, [r7, #8]
 8005762:	60fa      	str	r2, [r7, #12]
 8005764:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005768:	460b      	mov	r3, r1
 800576a:	f113 0408 	adds.w	r4, r3, #8
 800576e:	4613      	mov	r3, r2
 8005770:	f143 0500 	adc.w	r5, r3, #0
 8005774:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005776:	00db      	lsls	r3, r3, #3
 8005778:	2200      	movs	r2, #0
 800577a:	603b      	str	r3, [r7, #0]
 800577c:	607a      	str	r2, [r7, #4]
 800577e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005782:	460b      	mov	r3, r1
 8005784:	42a3      	cmp	r3, r4
 8005786:	4613      	mov	r3, r2
 8005788:	41ab      	sbcs	r3, r5
 800578a:	d205      	bcs.n	8005798 <uavcan_primitive_array_Natural8_1_0_serialize_+0x148>
 800578c:	4b45      	ldr	r3, [pc, #276]	; (80058a4 <uavcan_primitive_array_Natural8_1_0_serialize_+0x254>)
 800578e:	4a42      	ldr	r2, [pc, #264]	; (8005898 <uavcan_primitive_array_Natural8_1_0_serialize_+0x248>)
 8005790:	2192      	movs	r1, #146	; 0x92
 8005792:	4842      	ldr	r0, [pc, #264]	; (800589c <uavcan_primitive_array_Natural8_1_0_serialize_+0x24c>)
 8005794:	f008 fdb8 	bl	800e308 <__assert_func>
            // Saturation code not emitted -- native representation matches the serialized representation.
            buffer[offset_bits / 8U] = (uint8_t)(obj->value.elements[_index0_]);  // C std, 6.3.1.3 Signed and unsigned integers
 8005798:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800579a:	08db      	lsrs	r3, r3, #3
 800579c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800579e:	4413      	add	r3, r2
 80057a0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80057a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80057a4:	440a      	add	r2, r1
 80057a6:	7812      	ldrb	r2, [r2, #0]
 80057a8:	701a      	strb	r2, [r3, #0]
            offset_bits += 8U;
 80057aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057ac:	3308      	adds	r3, #8
 80057ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 80057b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057b2:	3301      	adds	r3, #1
 80057b4:	63bb      	str	r3, [r7, #56]	; 0x38
 80057b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057b8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80057bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80057be:	429a      	cmp	r2, r3
 80057c0:	d3c1      	bcc.n	8005746 <uavcan_primitive_array_Natural8_1_0_serialize_+0xf6>
        }
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80057c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057c4:	f003 0307 	and.w	r3, r3, #7
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d03a      	beq.n	8005842 <uavcan_primitive_array_Natural8_1_0_serialize_+0x1f2>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80057cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057ce:	b2db      	uxtb	r3, r3
 80057d0:	f003 0307 	and.w	r3, r3, #7
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	f1c3 0308 	rsb	r3, r3, #8
 80057da:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        NUNAVUT_ASSERT(_pad0_ > 0);
 80057de:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d105      	bne.n	80057f2 <uavcan_primitive_array_Natural8_1_0_serialize_+0x1a2>
 80057e6:	4b30      	ldr	r3, [pc, #192]	; (80058a8 <uavcan_primitive_array_Natural8_1_0_serialize_+0x258>)
 80057e8:	4a2b      	ldr	r2, [pc, #172]	; (8005898 <uavcan_primitive_array_Natural8_1_0_serialize_+0x248>)
 80057ea:	219b      	movs	r1, #155	; 0x9b
 80057ec:	482b      	ldr	r0, [pc, #172]	; (800589c <uavcan_primitive_array_Natural8_1_0_serialize_+0x24c>)
 80057ee:	f008 fd8b 	bl	800e308 <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80057f2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80057f6:	9302      	str	r3, [sp, #8]
 80057f8:	f04f 0200 	mov.w	r2, #0
 80057fc:	f04f 0300 	mov.w	r3, #0
 8005800:	e9cd 2300 	strd	r2, r3, [sp]
 8005804:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005806:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005808:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800580a:	f7fb fd2d 	bl	8001268 <nunavutSetUxx>
 800580e:	4603      	mov	r3, r0
 8005810:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
        if (_err1_ < 0)
 8005814:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8005818:	2b00      	cmp	r3, #0
 800581a:	da02      	bge.n	8005822 <uavcan_primitive_array_Natural8_1_0_serialize_+0x1d2>
        {
            return _err1_;
 800581c:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8005820:	e032      	b.n	8005888 <uavcan_primitive_array_Natural8_1_0_serialize_+0x238>
        }
        offset_bits += _pad0_;
 8005822:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8005826:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005828:	4413      	add	r3, r2
 800582a:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800582c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800582e:	f003 0307 	and.w	r3, r3, #7
 8005832:	2b00      	cmp	r3, #0
 8005834:	d005      	beq.n	8005842 <uavcan_primitive_array_Natural8_1_0_serialize_+0x1f2>
 8005836:	4b17      	ldr	r3, [pc, #92]	; (8005894 <uavcan_primitive_array_Natural8_1_0_serialize_+0x244>)
 8005838:	4a17      	ldr	r2, [pc, #92]	; (8005898 <uavcan_primitive_array_Natural8_1_0_serialize_+0x248>)
 800583a:	21a2      	movs	r1, #162	; 0xa2
 800583c:	4817      	ldr	r0, [pc, #92]	; (800589c <uavcan_primitive_array_Natural8_1_0_serialize_+0x24c>)
 800583e:	f008 fd63 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 16ULL);
 8005842:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005844:	2b0f      	cmp	r3, #15
 8005846:	d805      	bhi.n	8005854 <uavcan_primitive_array_Natural8_1_0_serialize_+0x204>
 8005848:	4b18      	ldr	r3, [pc, #96]	; (80058ac <uavcan_primitive_array_Natural8_1_0_serialize_+0x25c>)
 800584a:	4a13      	ldr	r2, [pc, #76]	; (8005898 <uavcan_primitive_array_Natural8_1_0_serialize_+0x248>)
 800584c:	21a5      	movs	r1, #165	; 0xa5
 800584e:	4813      	ldr	r0, [pc, #76]	; (800589c <uavcan_primitive_array_Natural8_1_0_serialize_+0x24c>)
 8005850:	f008 fd5a 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);
 8005854:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005856:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 800585a:	d905      	bls.n	8005868 <uavcan_primitive_array_Natural8_1_0_serialize_+0x218>
 800585c:	4b14      	ldr	r3, [pc, #80]	; (80058b0 <uavcan_primitive_array_Natural8_1_0_serialize_+0x260>)
 800585e:	4a0e      	ldr	r2, [pc, #56]	; (8005898 <uavcan_primitive_array_Natural8_1_0_serialize_+0x248>)
 8005860:	21a6      	movs	r1, #166	; 0xa6
 8005862:	480e      	ldr	r0, [pc, #56]	; (800589c <uavcan_primitive_array_Natural8_1_0_serialize_+0x24c>)
 8005864:	f008 fd50 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005868:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800586a:	f003 0307 	and.w	r3, r3, #7
 800586e:	2b00      	cmp	r3, #0
 8005870:	d005      	beq.n	800587e <uavcan_primitive_array_Natural8_1_0_serialize_+0x22e>
 8005872:	4b08      	ldr	r3, [pc, #32]	; (8005894 <uavcan_primitive_array_Natural8_1_0_serialize_+0x244>)
 8005874:	4a08      	ldr	r2, [pc, #32]	; (8005898 <uavcan_primitive_array_Natural8_1_0_serialize_+0x248>)
 8005876:	21a7      	movs	r1, #167	; 0xa7
 8005878:	4808      	ldr	r0, [pc, #32]	; (800589c <uavcan_primitive_array_Natural8_1_0_serialize_+0x24c>)
 800587a:	f008 fd45 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800587e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005880:	08da      	lsrs	r2, r3, #3
 8005882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005884:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8005886:	2300      	movs	r3, #0
}
 8005888:	4618      	mov	r0, r3
 800588a:	3740      	adds	r7, #64	; 0x40
 800588c:	46bd      	mov	sp, r7
 800588e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005892:	bf00      	nop
 8005894:	08010f50 	.word	0x08010f50
 8005898:	08013818 	.word	0x08013818
 800589c:	08011a60 	.word	0x08011a60
 80058a0:	080115a0 	.word	0x080115a0
 80058a4:	08011008 	.word	0x08011008
 80058a8:	08011038 	.word	0x08011038
 80058ac:	080115d4 	.word	0x080115d4
 80058b0:	080115ec 	.word	0x080115ec

080058b4 <uavcan_primitive_array_Natural8_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural8_1_0_deserialize_(
    uavcan_primitive_array_Natural8_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b088      	sub	sp, #32
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d009      	beq.n	80058da <uavcan_primitive_array_Natural8_1_0_deserialize_+0x26>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d006      	beq.n	80058da <uavcan_primitive_array_Natural8_1_0_deserialize_+0x26>
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d106      	bne.n	80058e0 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x2c>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d002      	beq.n	80058e0 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80058da:	f06f 0301 	mvn.w	r3, #1
 80058de:	e08c      	b.n	80059fa <uavcan_primitive_array_Natural8_1_0_deserialize_+0x146>
    }
    if (buffer == NULL)
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d101      	bne.n	80058ea <uavcan_primitive_array_Natural8_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80058e6:	4b47      	ldr	r3, [pc, #284]	; (8005a04 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x150>)
 80058e8:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	00db      	lsls	r3, r3, #3
 80058f4:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 80058f6:	2300      	movs	r3, #0
 80058f8:	61fb      	str	r3, [r7, #28]
    // saturated uint8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	f003 0307 	and.w	r3, r3, #7
 8005900:	2b00      	cmp	r3, #0
 8005902:	d005      	beq.n	8005910 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x5c>
 8005904:	4b40      	ldr	r3, [pc, #256]	; (8005a08 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x154>)
 8005906:	4a41      	ldr	r2, [pc, #260]	; (8005a0c <uavcan_primitive_array_Natural8_1_0_deserialize_+0x158>)
 8005908:	21ce      	movs	r1, #206	; 0xce
 800590a:	4841      	ldr	r0, [pc, #260]	; (8005a10 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x15c>)
 800590c:	f008 fcfc 	bl	800e308 <__assert_func>
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8005910:	2310      	movs	r3, #16
 8005912:	69fa      	ldr	r2, [r7, #28]
 8005914:	6979      	ldr	r1, [r7, #20]
 8005916:	68b8      	ldr	r0, [r7, #8]
 8005918:	f7fb fd82 	bl	8001420 <nunavutGetU16>
 800591c:	4603      	mov	r3, r0
 800591e:	461a      	mov	r2, r3
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    offset_bits += 16U;
 8005926:	69fb      	ldr	r3, [r7, #28]
 8005928:	3310      	adds	r3, #16
 800592a:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 256U)
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8005932:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005936:	d902      	bls.n	800593e <uavcan_primitive_array_Natural8_1_0_deserialize_+0x8a>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8005938:	f06f 0309 	mvn.w	r3, #9
 800593c:	e05d      	b.n	80059fa <uavcan_primitive_array_Natural8_1_0_deserialize_+0x146>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800593e:	69fb      	ldr	r3, [r7, #28]
 8005940:	f003 0307 	and.w	r3, r3, #7
 8005944:	2b00      	cmp	r3, #0
 8005946:	d005      	beq.n	8005954 <uavcan_primitive_array_Natural8_1_0_deserialize_+0xa0>
 8005948:	4b2f      	ldr	r3, [pc, #188]	; (8005a08 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x154>)
 800594a:	4a30      	ldr	r2, [pc, #192]	; (8005a0c <uavcan_primitive_array_Natural8_1_0_deserialize_+0x158>)
 800594c:	21d6      	movs	r1, #214	; 0xd6
 800594e:	4830      	ldr	r0, [pc, #192]	; (8005a10 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x15c>)
 8005950:	f008 fcda 	bl	800e308 <__assert_func>
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8005954:	2300      	movs	r3, #0
 8005956:	61bb      	str	r3, [r7, #24]
 8005958:	e025      	b.n	80059a6 <uavcan_primitive_array_Natural8_1_0_deserialize_+0xf2>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800595a:	69fb      	ldr	r3, [r7, #28]
 800595c:	f003 0307 	and.w	r3, r3, #7
 8005960:	2b00      	cmp	r3, #0
 8005962:	d005      	beq.n	8005970 <uavcan_primitive_array_Natural8_1_0_deserialize_+0xbc>
 8005964:	4b28      	ldr	r3, [pc, #160]	; (8005a08 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x154>)
 8005966:	4a29      	ldr	r2, [pc, #164]	; (8005a0c <uavcan_primitive_array_Natural8_1_0_deserialize_+0x158>)
 8005968:	21d9      	movs	r1, #217	; 0xd9
 800596a:	4829      	ldr	r0, [pc, #164]	; (8005a10 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x15c>)
 800596c:	f008 fccc 	bl	800e308 <__assert_func>
        if ((offset_bits + 8U) <= capacity_bits)
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	3308      	adds	r3, #8
 8005974:	693a      	ldr	r2, [r7, #16]
 8005976:	429a      	cmp	r2, r3
 8005978:	d30a      	bcc.n	8005990 <uavcan_primitive_array_Natural8_1_0_deserialize_+0xdc>
        {
            out_obj->value.elements[_index1_] = buffer[offset_bits / 8U] & 255U;
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	08db      	lsrs	r3, r3, #3
 800597e:	68ba      	ldr	r2, [r7, #8]
 8005980:	4413      	add	r3, r2
 8005982:	7819      	ldrb	r1, [r3, #0]
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	4413      	add	r3, r2
 800598a:	460a      	mov	r2, r1
 800598c:	701a      	strb	r2, [r3, #0]
 800598e:	e004      	b.n	800599a <uavcan_primitive_array_Natural8_1_0_deserialize_+0xe6>
        }
        else
        {
            out_obj->value.elements[_index1_] = 0U;
 8005990:	68fa      	ldr	r2, [r7, #12]
 8005992:	69bb      	ldr	r3, [r7, #24]
 8005994:	4413      	add	r3, r2
 8005996:	2200      	movs	r2, #0
 8005998:	701a      	strb	r2, [r3, #0]
        }
        offset_bits += 8U;
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	3308      	adds	r3, #8
 800599e:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	3301      	adds	r3, #1
 80059a4:	61bb      	str	r3, [r7, #24]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80059ac:	69ba      	ldr	r2, [r7, #24]
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d3d3      	bcc.n	800595a <uavcan_primitive_array_Natural8_1_0_deserialize_+0xa6>
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80059b2:	69fb      	ldr	r3, [r7, #28]
 80059b4:	3307      	adds	r3, #7
 80059b6:	f023 0307 	bic.w	r3, r3, #7
 80059ba:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80059bc:	69fb      	ldr	r3, [r7, #28]
 80059be:	f003 0307 	and.w	r3, r3, #7
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d005      	beq.n	80059d2 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x11e>
 80059c6:	4b10      	ldr	r3, [pc, #64]	; (8005a08 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x154>)
 80059c8:	4a10      	ldr	r2, [pc, #64]	; (8005a0c <uavcan_primitive_array_Natural8_1_0_deserialize_+0x158>)
 80059ca:	21e5      	movs	r1, #229	; 0xe5
 80059cc:	4810      	ldr	r0, [pc, #64]	; (8005a10 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x15c>)
 80059ce:	f008 fc9b 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80059d2:	6939      	ldr	r1, [r7, #16]
 80059d4:	69f8      	ldr	r0, [r7, #28]
 80059d6:	f7fb fa95 	bl	8000f04 <nunavutChooseMin>
 80059da:	4603      	mov	r3, r0
 80059dc:	08da      	lsrs	r2, r3, #3
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	697a      	ldr	r2, [r7, #20]
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d205      	bcs.n	80059f8 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x144>
 80059ec:	4b09      	ldr	r3, [pc, #36]	; (8005a14 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x160>)
 80059ee:	4a07      	ldr	r2, [pc, #28]	; (8005a0c <uavcan_primitive_array_Natural8_1_0_deserialize_+0x158>)
 80059f0:	21e7      	movs	r1, #231	; 0xe7
 80059f2:	4807      	ldr	r0, [pc, #28]	; (8005a10 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x15c>)
 80059f4:	f008 fc88 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3720      	adds	r7, #32
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	08011070 	.word	0x08011070
 8005a08:	08010f50 	.word	0x08010f50
 8005a0c:	08013434 	.word	0x08013434
 8005a10:	08011a60 	.word	0x08011a60
 8005a14:	08011074 	.word	0x08011074

08005a18 <uavcan_primitive_array_Real16_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real16_1_0_serialize_(
    const uavcan_primitive_array_Real16_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8005a18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a1c:	b094      	sub	sp, #80	; 0x50
 8005a1e:	af04      	add	r7, sp, #16
 8005a20:	6278      	str	r0, [r7, #36]	; 0x24
 8005a22:	6239      	str	r1, [r7, #32]
 8005a24:	61fa      	str	r2, [r7, #28]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8005a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d005      	beq.n	8005a38 <uavcan_primitive_array_Real16_1_0_serialize_+0x20>
 8005a2c:	6a3b      	ldr	r3, [r7, #32]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d002      	beq.n	8005a38 <uavcan_primitive_array_Real16_1_0_serialize_+0x20>
 8005a32:	69fb      	ldr	r3, [r7, #28]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d102      	bne.n	8005a3e <uavcan_primitive_array_Real16_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005a38:	f06f 0301 	mvn.w	r3, #1
 8005a3c:	e130      	b.n	8005ca0 <uavcan_primitive_array_Real16_1_0_serialize_+0x288>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	633b      	str	r3, [r7, #48]	; 0x30
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8005a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a46:	00db      	lsls	r3, r3, #3
 8005a48:	f640 0207 	movw	r2, #2055	; 0x807
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d802      	bhi.n	8005a56 <uavcan_primitive_array_Real16_1_0_serialize_+0x3e>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8005a50:	f06f 0302 	mvn.w	r3, #2
 8005a54:	e124      	b.n	8005ca0 <uavcan_primitive_array_Real16_1_0_serialize_+0x288>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8005a56:	2300      	movs	r3, #0
 8005a58:	63fb      	str	r3, [r7, #60]	; 0x3c
    {   // saturated float16[<=128] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005a5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a5c:	f003 0307 	and.w	r3, r3, #7
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d005      	beq.n	8005a70 <uavcan_primitive_array_Real16_1_0_serialize_+0x58>
 8005a64:	4b91      	ldr	r3, [pc, #580]	; (8005cac <uavcan_primitive_array_Real16_1_0_serialize_+0x294>)
 8005a66:	4a92      	ldr	r2, [pc, #584]	; (8005cb0 <uavcan_primitive_array_Real16_1_0_serialize_+0x298>)
 8005a68:	2180      	movs	r1, #128	; 0x80
 8005a6a:	4892      	ldr	r0, [pc, #584]	; (8005cb4 <uavcan_primitive_array_Real16_1_0_serialize_+0x29c>)
 8005a6c:	f008 fc4c 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 8005a70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a72:	2200      	movs	r2, #0
 8005a74:	613b      	str	r3, [r7, #16]
 8005a76:	617a      	str	r2, [r7, #20]
 8005a78:	f640 0308 	movw	r3, #2056	; 0x808
 8005a7c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005a80:	4602      	mov	r2, r0
 8005a82:	eb12 0803 	adds.w	r8, r2, r3
 8005a86:	460b      	mov	r3, r1
 8005a88:	f143 0900 	adc.w	r9, r3, #0
 8005a8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a8e:	00db      	lsls	r3, r3, #3
 8005a90:	2200      	movs	r2, #0
 8005a92:	60bb      	str	r3, [r7, #8]
 8005a94:	60fa      	str	r2, [r7, #12]
 8005a96:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005a9a:	460b      	mov	r3, r1
 8005a9c:	4543      	cmp	r3, r8
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	eb73 0309 	sbcs.w	r3, r3, r9
 8005aa4:	d205      	bcs.n	8005ab2 <uavcan_primitive_array_Real16_1_0_serialize_+0x9a>
 8005aa6:	4b84      	ldr	r3, [pc, #528]	; (8005cb8 <uavcan_primitive_array_Real16_1_0_serialize_+0x2a0>)
 8005aa8:	4a81      	ldr	r2, [pc, #516]	; (8005cb0 <uavcan_primitive_array_Real16_1_0_serialize_+0x298>)
 8005aaa:	2181      	movs	r1, #129	; 0x81
 8005aac:	4881      	ldr	r0, [pc, #516]	; (8005cb4 <uavcan_primitive_array_Real16_1_0_serialize_+0x29c>)
 8005aae:	f008 fc2b 	bl	800e308 <__assert_func>
        if (obj->value.count > 128)
 8005ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005ab8:	2b80      	cmp	r3, #128	; 0x80
 8005aba:	d902      	bls.n	8005ac2 <uavcan_primitive_array_Real16_1_0_serialize_+0xaa>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8005abc:	f06f 0309 	mvn.w	r3, #9
 8005ac0:	e0ee      	b.n	8005ca0 <uavcan_primitive_array_Real16_1_0_serialize_+0x288>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8005ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac4:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 8005ac8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005aca:	08db      	lsrs	r3, r3, #3
 8005acc:	6a3a      	ldr	r2, [r7, #32]
 8005ace:	4413      	add	r3, r2
 8005ad0:	b2ca      	uxtb	r2, r1
 8005ad2:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8005ad4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ad6:	3308      	adds	r3, #8
 8005ad8:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005ada:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005adc:	f003 0307 	and.w	r3, r3, #7
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d005      	beq.n	8005af0 <uavcan_primitive_array_Real16_1_0_serialize_+0xd8>
 8005ae4:	4b71      	ldr	r3, [pc, #452]	; (8005cac <uavcan_primitive_array_Real16_1_0_serialize_+0x294>)
 8005ae6:	4a72      	ldr	r2, [pc, #456]	; (8005cb0 <uavcan_primitive_array_Real16_1_0_serialize_+0x298>)
 8005ae8:	2189      	movs	r1, #137	; 0x89
 8005aea:	4872      	ldr	r0, [pc, #456]	; (8005cb4 <uavcan_primitive_array_Real16_1_0_serialize_+0x29c>)
 8005aec:	f008 fc0c 	bl	800e308 <__assert_func>
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8005af0:	2300      	movs	r3, #0
 8005af2:	63bb      	str	r3, [r7, #56]	; 0x38
 8005af4:	e06a      	b.n	8005bcc <uavcan_primitive_array_Real16_1_0_serialize_+0x1b4>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005af6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005af8:	f003 0307 	and.w	r3, r3, #7
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d005      	beq.n	8005b0c <uavcan_primitive_array_Real16_1_0_serialize_+0xf4>
 8005b00:	4b6a      	ldr	r3, [pc, #424]	; (8005cac <uavcan_primitive_array_Real16_1_0_serialize_+0x294>)
 8005b02:	4a6b      	ldr	r2, [pc, #428]	; (8005cb0 <uavcan_primitive_array_Real16_1_0_serialize_+0x298>)
 8005b04:	218c      	movs	r1, #140	; 0x8c
 8005b06:	486b      	ldr	r0, [pc, #428]	; (8005cb4 <uavcan_primitive_array_Real16_1_0_serialize_+0x29c>)
 8005b08:	f008 fbfe 	bl	800e308 <__assert_func>
            NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
 8005b0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b0e:	2200      	movs	r2, #0
 8005b10:	469a      	mov	sl, r3
 8005b12:	4693      	mov	fp, r2
 8005b14:	f11a 0410 	adds.w	r4, sl, #16
 8005b18:	f14b 0500 	adc.w	r5, fp, #0
 8005b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b1e:	00db      	lsls	r3, r3, #3
 8005b20:	2200      	movs	r2, #0
 8005b22:	603b      	str	r3, [r7, #0]
 8005b24:	607a      	str	r2, [r7, #4]
 8005b26:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005b2a:	460b      	mov	r3, r1
 8005b2c:	42a3      	cmp	r3, r4
 8005b2e:	4613      	mov	r3, r2
 8005b30:	41ab      	sbcs	r3, r5
 8005b32:	d205      	bcs.n	8005b40 <uavcan_primitive_array_Real16_1_0_serialize_+0x128>
 8005b34:	4b61      	ldr	r3, [pc, #388]	; (8005cbc <uavcan_primitive_array_Real16_1_0_serialize_+0x2a4>)
 8005b36:	4a5e      	ldr	r2, [pc, #376]	; (8005cb0 <uavcan_primitive_array_Real16_1_0_serialize_+0x298>)
 8005b38:	218d      	movs	r1, #141	; 0x8d
 8005b3a:	485e      	ldr	r0, [pc, #376]	; (8005cb4 <uavcan_primitive_array_Real16_1_0_serialize_+0x29c>)
 8005b3c:	f008 fbe4 	bl	800e308 <__assert_func>
            float _sat0_ = obj->value.elements[_index0_];
 8005b40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b44:	009b      	lsls	r3, r3, #2
 8005b46:	4413      	add	r3, r2
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	637b      	str	r3, [r7, #52]	; 0x34
            if (isfinite(_sat0_))
 8005b4c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8005b50:	eef0 7ae7 	vabs.f32	s15, s15
 8005b54:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8005cc0 <uavcan_primitive_array_Real16_1_0_serialize_+0x2a8>
 8005b58:	eef4 7a47 	vcmp.f32	s15, s14
 8005b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b60:	bf8c      	ite	hi
 8005b62:	2301      	movhi	r3, #1
 8005b64:	2300      	movls	r3, #0
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	f083 0301 	eor.w	r3, r3, #1
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d015      	beq.n	8005b9e <uavcan_primitive_array_Real16_1_0_serialize_+0x186>
            {
                if (_sat0_ < ((float) -65504.0))
 8005b72:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8005b76:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8005cc4 <uavcan_primitive_array_Real16_1_0_serialize_+0x2ac>
 8005b7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b82:	d501      	bpl.n	8005b88 <uavcan_primitive_array_Real16_1_0_serialize_+0x170>
                {
                    _sat0_ = ((float) -65504.0);
 8005b84:	4b50      	ldr	r3, [pc, #320]	; (8005cc8 <uavcan_primitive_array_Real16_1_0_serialize_+0x2b0>)
 8005b86:	637b      	str	r3, [r7, #52]	; 0x34
                }
                if (_sat0_ > ((float) 65504.0))
 8005b88:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8005b8c:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8005ccc <uavcan_primitive_array_Real16_1_0_serialize_+0x2b4>
 8005b90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b98:	dd01      	ble.n	8005b9e <uavcan_primitive_array_Real16_1_0_serialize_+0x186>
                {
                    _sat0_ = ((float) 65504.0);
 8005b9a:	4b4d      	ldr	r3, [pc, #308]	; (8005cd0 <uavcan_primitive_array_Real16_1_0_serialize_+0x2b8>)
 8005b9c:	637b      	str	r3, [r7, #52]	; 0x34
                }
            }
            const int8_t _err0_ = nunavutSetF16(&buffer[0], capacity_bytes, offset_bits, _sat0_);
 8005b9e:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 8005ba2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005ba4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005ba6:	6a38      	ldr	r0, [r7, #32]
 8005ba8:	f7fb ffcc 	bl	8001b44 <nunavutSetF16>
 8005bac:	4603      	mov	r3, r0
 8005bae:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            if (_err0_ < 0)
 8005bb2:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	da02      	bge.n	8005bc0 <uavcan_primitive_array_Real16_1_0_serialize_+0x1a8>
            {
                return _err0_;
 8005bba:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8005bbe:	e06f      	b.n	8005ca0 <uavcan_primitive_array_Real16_1_0_serialize_+0x288>
            }
            offset_bits += 16U;
 8005bc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bc2:	3310      	adds	r3, #16
 8005bc4:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8005bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bc8:	3301      	adds	r3, #1
 8005bca:	63bb      	str	r3, [r7, #56]	; 0x38
 8005bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bce:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005bd2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d38e      	bcc.n	8005af6 <uavcan_primitive_array_Real16_1_0_serialize_+0xde>
        }
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005bd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bda:	f003 0307 	and.w	r3, r3, #7
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d03a      	beq.n	8005c58 <uavcan_primitive_array_Real16_1_0_serialize_+0x240>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8005be2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	f003 0307 	and.w	r3, r3, #7
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	f1c3 0308 	rsb	r3, r3, #8
 8005bf0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        NUNAVUT_ASSERT(_pad0_ > 0);
 8005bf4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d105      	bne.n	8005c08 <uavcan_primitive_array_Real16_1_0_serialize_+0x1f0>
 8005bfc:	4b35      	ldr	r3, [pc, #212]	; (8005cd4 <uavcan_primitive_array_Real16_1_0_serialize_+0x2bc>)
 8005bfe:	4a2c      	ldr	r2, [pc, #176]	; (8005cb0 <uavcan_primitive_array_Real16_1_0_serialize_+0x298>)
 8005c00:	21a5      	movs	r1, #165	; 0xa5
 8005c02:	482c      	ldr	r0, [pc, #176]	; (8005cb4 <uavcan_primitive_array_Real16_1_0_serialize_+0x29c>)
 8005c04:	f008 fb80 	bl	800e308 <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8005c08:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005c0c:	9302      	str	r3, [sp, #8]
 8005c0e:	f04f 0200 	mov.w	r2, #0
 8005c12:	f04f 0300 	mov.w	r3, #0
 8005c16:	e9cd 2300 	strd	r2, r3, [sp]
 8005c1a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005c1c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005c1e:	6a38      	ldr	r0, [r7, #32]
 8005c20:	f7fb fb22 	bl	8001268 <nunavutSetUxx>
 8005c24:	4603      	mov	r3, r0
 8005c26:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        if (_err1_ < 0)
 8005c2a:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	da02      	bge.n	8005c38 <uavcan_primitive_array_Real16_1_0_serialize_+0x220>
        {
            return _err1_;
 8005c32:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8005c36:	e033      	b.n	8005ca0 <uavcan_primitive_array_Real16_1_0_serialize_+0x288>
        }
        offset_bits += _pad0_;
 8005c38:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005c3c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005c3e:	4413      	add	r3, r2
 8005c40:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005c42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c44:	f003 0307 	and.w	r3, r3, #7
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d005      	beq.n	8005c58 <uavcan_primitive_array_Real16_1_0_serialize_+0x240>
 8005c4c:	4b17      	ldr	r3, [pc, #92]	; (8005cac <uavcan_primitive_array_Real16_1_0_serialize_+0x294>)
 8005c4e:	4a18      	ldr	r2, [pc, #96]	; (8005cb0 <uavcan_primitive_array_Real16_1_0_serialize_+0x298>)
 8005c50:	21ac      	movs	r1, #172	; 0xac
 8005c52:	4818      	ldr	r0, [pc, #96]	; (8005cb4 <uavcan_primitive_array_Real16_1_0_serialize_+0x29c>)
 8005c54:	f008 fb58 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 8ULL);
 8005c58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c5a:	2b07      	cmp	r3, #7
 8005c5c:	d805      	bhi.n	8005c6a <uavcan_primitive_array_Real16_1_0_serialize_+0x252>
 8005c5e:	4b1e      	ldr	r3, [pc, #120]	; (8005cd8 <uavcan_primitive_array_Real16_1_0_serialize_+0x2c0>)
 8005c60:	4a13      	ldr	r2, [pc, #76]	; (8005cb0 <uavcan_primitive_array_Real16_1_0_serialize_+0x298>)
 8005c62:	21af      	movs	r1, #175	; 0xaf
 8005c64:	4813      	ldr	r0, [pc, #76]	; (8005cb4 <uavcan_primitive_array_Real16_1_0_serialize_+0x29c>)
 8005c66:	f008 fb4f 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);
 8005c6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c6c:	f640 0208 	movw	r2, #2056	; 0x808
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d905      	bls.n	8005c80 <uavcan_primitive_array_Real16_1_0_serialize_+0x268>
 8005c74:	4b19      	ldr	r3, [pc, #100]	; (8005cdc <uavcan_primitive_array_Real16_1_0_serialize_+0x2c4>)
 8005c76:	4a0e      	ldr	r2, [pc, #56]	; (8005cb0 <uavcan_primitive_array_Real16_1_0_serialize_+0x298>)
 8005c78:	21b0      	movs	r1, #176	; 0xb0
 8005c7a:	480e      	ldr	r0, [pc, #56]	; (8005cb4 <uavcan_primitive_array_Real16_1_0_serialize_+0x29c>)
 8005c7c:	f008 fb44 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005c80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c82:	f003 0307 	and.w	r3, r3, #7
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d005      	beq.n	8005c96 <uavcan_primitive_array_Real16_1_0_serialize_+0x27e>
 8005c8a:	4b08      	ldr	r3, [pc, #32]	; (8005cac <uavcan_primitive_array_Real16_1_0_serialize_+0x294>)
 8005c8c:	4a08      	ldr	r2, [pc, #32]	; (8005cb0 <uavcan_primitive_array_Real16_1_0_serialize_+0x298>)
 8005c8e:	21b1      	movs	r1, #177	; 0xb1
 8005c90:	4808      	ldr	r0, [pc, #32]	; (8005cb4 <uavcan_primitive_array_Real16_1_0_serialize_+0x29c>)
 8005c92:	f008 fb39 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8005c96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c98:	08da      	lsrs	r2, r3, #3
 8005c9a:	69fb      	ldr	r3, [r7, #28]
 8005c9c:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8005c9e:	2300      	movs	r3, #0
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3740      	adds	r7, #64	; 0x40
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005caa:	bf00      	nop
 8005cac:	08010f50 	.word	0x08010f50
 8005cb0:	080138a8 	.word	0x080138a8
 8005cb4:	08011ad8 	.word	0x08011ad8
 8005cb8:	080114b4 	.word	0x080114b4
 8005cbc:	08011760 	.word	0x08011760
 8005cc0:	7f7fffff 	.word	0x7f7fffff
 8005cc4:	c77fe000 	.word	0xc77fe000
 8005cc8:	c77fe000 	.word	0xc77fe000
 8005ccc:	477fe000 	.word	0x477fe000
 8005cd0:	477fe000 	.word	0x477fe000
 8005cd4:	08011038 	.word	0x08011038
 8005cd8:	08011044 	.word	0x08011044
 8005cdc:	08011518 	.word	0x08011518

08005ce0 <uavcan_primitive_array_Real16_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real16_1_0_deserialize_(
    uavcan_primitive_array_Real16_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b088      	sub	sp, #32
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	60f8      	str	r0, [r7, #12]
 8005ce8:	60b9      	str	r1, [r7, #8]
 8005cea:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d009      	beq.n	8005d06 <uavcan_primitive_array_Real16_1_0_deserialize_+0x26>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d006      	beq.n	8005d06 <uavcan_primitive_array_Real16_1_0_deserialize_+0x26>
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d106      	bne.n	8005d0c <uavcan_primitive_array_Real16_1_0_deserialize_+0x2c>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d002      	beq.n	8005d0c <uavcan_primitive_array_Real16_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005d06:	f06f 0301 	mvn.w	r3, #1
 8005d0a:	e08b      	b.n	8005e24 <uavcan_primitive_array_Real16_1_0_deserialize_+0x144>
    }
    if (buffer == NULL)
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d101      	bne.n	8005d16 <uavcan_primitive_array_Real16_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8005d12:	4b46      	ldr	r3, [pc, #280]	; (8005e2c <uavcan_primitive_array_Real16_1_0_deserialize_+0x14c>)
 8005d14:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	00db      	lsls	r3, r3, #3
 8005d20:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 8005d22:	2300      	movs	r3, #0
 8005d24:	61fb      	str	r3, [r7, #28]
    // saturated float16[<=128] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005d26:	69fb      	ldr	r3, [r7, #28]
 8005d28:	f003 0307 	and.w	r3, r3, #7
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d005      	beq.n	8005d3c <uavcan_primitive_array_Real16_1_0_deserialize_+0x5c>
 8005d30:	4b3f      	ldr	r3, [pc, #252]	; (8005e30 <uavcan_primitive_array_Real16_1_0_deserialize_+0x150>)
 8005d32:	4a40      	ldr	r2, [pc, #256]	; (8005e34 <uavcan_primitive_array_Real16_1_0_deserialize_+0x154>)
 8005d34:	21d8      	movs	r1, #216	; 0xd8
 8005d36:	4840      	ldr	r0, [pc, #256]	; (8005e38 <uavcan_primitive_array_Real16_1_0_deserialize_+0x158>)
 8005d38:	f008 fae6 	bl	800e308 <__assert_func>
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8005d3c:	69fb      	ldr	r3, [r7, #28]
 8005d3e:	3308      	adds	r3, #8
 8005d40:	693a      	ldr	r2, [r7, #16]
 8005d42:	429a      	cmp	r2, r3
 8005d44:	d309      	bcc.n	8005d5a <uavcan_primitive_array_Real16_1_0_deserialize_+0x7a>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8005d46:	69fb      	ldr	r3, [r7, #28]
 8005d48:	08db      	lsrs	r3, r3, #3
 8005d4a:	68ba      	ldr	r2, [r7, #8]
 8005d4c:	4413      	add	r3, r2
 8005d4e:	781b      	ldrb	r3, [r3, #0]
 8005d50:	461a      	mov	r2, r3
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 8005d58:	e003      	b.n	8005d62 <uavcan_primitive_array_Real16_1_0_deserialize_+0x82>
    }
    else
    {
        out_obj->value.count = 0U;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    }
    offset_bits += 8U;
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	3308      	adds	r3, #8
 8005d66:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 128U)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005d6e:	2b80      	cmp	r3, #128	; 0x80
 8005d70:	d902      	bls.n	8005d78 <uavcan_primitive_array_Real16_1_0_deserialize_+0x98>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8005d72:	f06f 0309 	mvn.w	r3, #9
 8005d76:	e055      	b.n	8005e24 <uavcan_primitive_array_Real16_1_0_deserialize_+0x144>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005d78:	69fb      	ldr	r3, [r7, #28]
 8005d7a:	f003 0307 	and.w	r3, r3, #7
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d005      	beq.n	8005d8e <uavcan_primitive_array_Real16_1_0_deserialize_+0xae>
 8005d82:	4b2b      	ldr	r3, [pc, #172]	; (8005e30 <uavcan_primitive_array_Real16_1_0_deserialize_+0x150>)
 8005d84:	4a2b      	ldr	r2, [pc, #172]	; (8005e34 <uavcan_primitive_array_Real16_1_0_deserialize_+0x154>)
 8005d86:	21e7      	movs	r1, #231	; 0xe7
 8005d88:	482b      	ldr	r0, [pc, #172]	; (8005e38 <uavcan_primitive_array_Real16_1_0_deserialize_+0x158>)
 8005d8a:	f008 fabd 	bl	800e308 <__assert_func>
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8005d8e:	2300      	movs	r3, #0
 8005d90:	61bb      	str	r3, [r7, #24]
 8005d92:	e01d      	b.n	8005dd0 <uavcan_primitive_array_Real16_1_0_deserialize_+0xf0>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	f003 0307 	and.w	r3, r3, #7
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d005      	beq.n	8005daa <uavcan_primitive_array_Real16_1_0_deserialize_+0xca>
 8005d9e:	4b24      	ldr	r3, [pc, #144]	; (8005e30 <uavcan_primitive_array_Real16_1_0_deserialize_+0x150>)
 8005da0:	4a24      	ldr	r2, [pc, #144]	; (8005e34 <uavcan_primitive_array_Real16_1_0_deserialize_+0x154>)
 8005da2:	21ea      	movs	r1, #234	; 0xea
 8005da4:	4824      	ldr	r0, [pc, #144]	; (8005e38 <uavcan_primitive_array_Real16_1_0_deserialize_+0x158>)
 8005da6:	f008 faaf 	bl	800e308 <__assert_func>
        out_obj->value.elements[_index1_] = nunavutGetF16(&buffer[0], capacity_bytes, offset_bits);
 8005daa:	69fa      	ldr	r2, [r7, #28]
 8005dac:	6979      	ldr	r1, [r7, #20]
 8005dae:	68b8      	ldr	r0, [r7, #8]
 8005db0:	f7fb fee7 	bl	8001b82 <nunavutGetF16>
 8005db4:	eef0 7a40 	vmov.f32	s15, s0
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	4413      	add	r3, r2
 8005dc0:	edc3 7a00 	vstr	s15, [r3]
        offset_bits += 16U;
 8005dc4:	69fb      	ldr	r3, [r7, #28]
 8005dc6:	3310      	adds	r3, #16
 8005dc8:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8005dca:	69bb      	ldr	r3, [r7, #24]
 8005dcc:	3301      	adds	r3, #1
 8005dce:	61bb      	str	r3, [r7, #24]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005dd6:	69ba      	ldr	r2, [r7, #24]
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d3db      	bcc.n	8005d94 <uavcan_primitive_array_Real16_1_0_deserialize_+0xb4>
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8005ddc:	69fb      	ldr	r3, [r7, #28]
 8005dde:	3307      	adds	r3, #7
 8005de0:	f023 0307 	bic.w	r3, r3, #7
 8005de4:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005de6:	69fb      	ldr	r3, [r7, #28]
 8005de8:	f003 0307 	and.w	r3, r3, #7
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d005      	beq.n	8005dfc <uavcan_primitive_array_Real16_1_0_deserialize_+0x11c>
 8005df0:	4b0f      	ldr	r3, [pc, #60]	; (8005e30 <uavcan_primitive_array_Real16_1_0_deserialize_+0x150>)
 8005df2:	4a10      	ldr	r2, [pc, #64]	; (8005e34 <uavcan_primitive_array_Real16_1_0_deserialize_+0x154>)
 8005df4:	21ef      	movs	r1, #239	; 0xef
 8005df6:	4810      	ldr	r0, [pc, #64]	; (8005e38 <uavcan_primitive_array_Real16_1_0_deserialize_+0x158>)
 8005df8:	f008 fa86 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8005dfc:	6939      	ldr	r1, [r7, #16]
 8005dfe:	69f8      	ldr	r0, [r7, #28]
 8005e00:	f7fb f880 	bl	8000f04 <nunavutChooseMin>
 8005e04:	4603      	mov	r3, r0
 8005e06:	08da      	lsrs	r2, r3, #3
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	697a      	ldr	r2, [r7, #20]
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d205      	bcs.n	8005e22 <uavcan_primitive_array_Real16_1_0_deserialize_+0x142>
 8005e16:	4b09      	ldr	r3, [pc, #36]	; (8005e3c <uavcan_primitive_array_Real16_1_0_deserialize_+0x15c>)
 8005e18:	4a06      	ldr	r2, [pc, #24]	; (8005e34 <uavcan_primitive_array_Real16_1_0_deserialize_+0x154>)
 8005e1a:	21f1      	movs	r1, #241	; 0xf1
 8005e1c:	4806      	ldr	r0, [pc, #24]	; (8005e38 <uavcan_primitive_array_Real16_1_0_deserialize_+0x158>)
 8005e1e:	f008 fa73 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 8005e22:	2300      	movs	r3, #0
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3720      	adds	r7, #32
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd80      	pop	{r7, pc}
 8005e2c:	08011070 	.word	0x08011070
 8005e30:	08010f50 	.word	0x08010f50
 8005e34:	080134c8 	.word	0x080134c8
 8005e38:	08011ad8 	.word	0x08011ad8
 8005e3c:	08011074 	.word	0x08011074

08005e40 <uavcan_primitive_array_Real32_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real32_1_0_serialize_(
    const uavcan_primitive_array_Real32_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8005e40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e44:	b092      	sub	sp, #72	; 0x48
 8005e46:	af04      	add	r7, sp, #16
 8005e48:	6278      	str	r0, [r7, #36]	; 0x24
 8005e4a:	6239      	str	r1, [r7, #32]
 8005e4c:	61fa      	str	r2, [r7, #28]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8005e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d005      	beq.n	8005e60 <uavcan_primitive_array_Real32_1_0_serialize_+0x20>
 8005e54:	6a3b      	ldr	r3, [r7, #32]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d002      	beq.n	8005e60 <uavcan_primitive_array_Real32_1_0_serialize_+0x20>
 8005e5a:	69fb      	ldr	r3, [r7, #28]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d102      	bne.n	8005e66 <uavcan_primitive_array_Real32_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005e60:	f06f 0301 	mvn.w	r3, #1
 8005e64:	e107      	b.n	8006076 <uavcan_primitive_array_Real32_1_0_serialize_+0x236>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005e66:	69fb      	ldr	r3, [r7, #28]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8005e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e6e:	00db      	lsls	r3, r3, #3
 8005e70:	f640 0207 	movw	r2, #2055	; 0x807
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d802      	bhi.n	8005e7e <uavcan_primitive_array_Real32_1_0_serialize_+0x3e>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8005e78:	f06f 0302 	mvn.w	r3, #2
 8005e7c:	e0fb      	b.n	8006076 <uavcan_primitive_array_Real32_1_0_serialize_+0x236>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8005e7e:	2300      	movs	r3, #0
 8005e80:	637b      	str	r3, [r7, #52]	; 0x34
    {   // saturated float32[<=64] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005e82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e84:	f003 0307 	and.w	r3, r3, #7
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d005      	beq.n	8005e98 <uavcan_primitive_array_Real32_1_0_serialize_+0x58>
 8005e8c:	4b7c      	ldr	r3, [pc, #496]	; (8006080 <uavcan_primitive_array_Real32_1_0_serialize_+0x240>)
 8005e8e:	4a7d      	ldr	r2, [pc, #500]	; (8006084 <uavcan_primitive_array_Real32_1_0_serialize_+0x244>)
 8005e90:	2180      	movs	r1, #128	; 0x80
 8005e92:	487d      	ldr	r0, [pc, #500]	; (8006088 <uavcan_primitive_array_Real32_1_0_serialize_+0x248>)
 8005e94:	f008 fa38 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 8005e98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	613b      	str	r3, [r7, #16]
 8005e9e:	617a      	str	r2, [r7, #20]
 8005ea0:	f640 0308 	movw	r3, #2056	; 0x808
 8005ea4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	eb12 0803 	adds.w	r8, r2, r3
 8005eae:	460b      	mov	r3, r1
 8005eb0:	f143 0900 	adc.w	r9, r3, #0
 8005eb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eb6:	00db      	lsls	r3, r3, #3
 8005eb8:	2200      	movs	r2, #0
 8005eba:	60bb      	str	r3, [r7, #8]
 8005ebc:	60fa      	str	r2, [r7, #12]
 8005ebe:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	4543      	cmp	r3, r8
 8005ec6:	4613      	mov	r3, r2
 8005ec8:	eb73 0309 	sbcs.w	r3, r3, r9
 8005ecc:	d205      	bcs.n	8005eda <uavcan_primitive_array_Real32_1_0_serialize_+0x9a>
 8005ece:	4b6f      	ldr	r3, [pc, #444]	; (800608c <uavcan_primitive_array_Real32_1_0_serialize_+0x24c>)
 8005ed0:	4a6c      	ldr	r2, [pc, #432]	; (8006084 <uavcan_primitive_array_Real32_1_0_serialize_+0x244>)
 8005ed2:	2181      	movs	r1, #129	; 0x81
 8005ed4:	486c      	ldr	r0, [pc, #432]	; (8006088 <uavcan_primitive_array_Real32_1_0_serialize_+0x248>)
 8005ed6:	f008 fa17 	bl	800e308 <__assert_func>
        if (obj->value.count > 64)
 8005eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005edc:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8005ee0:	2b40      	cmp	r3, #64	; 0x40
 8005ee2:	d902      	bls.n	8005eea <uavcan_primitive_array_Real32_1_0_serialize_+0xaa>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8005ee4:	f06f 0309 	mvn.w	r3, #9
 8005ee8:	e0c5      	b.n	8006076 <uavcan_primitive_array_Real32_1_0_serialize_+0x236>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8005eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eec:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 8005ef0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ef2:	08db      	lsrs	r3, r3, #3
 8005ef4:	6a3a      	ldr	r2, [r7, #32]
 8005ef6:	4413      	add	r3, r2
 8005ef8:	b2ca      	uxtb	r2, r1
 8005efa:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8005efc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005efe:	3308      	adds	r3, #8
 8005f00:	637b      	str	r3, [r7, #52]	; 0x34
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005f02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f04:	f003 0307 	and.w	r3, r3, #7
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d005      	beq.n	8005f18 <uavcan_primitive_array_Real32_1_0_serialize_+0xd8>
 8005f0c:	4b5c      	ldr	r3, [pc, #368]	; (8006080 <uavcan_primitive_array_Real32_1_0_serialize_+0x240>)
 8005f0e:	4a5d      	ldr	r2, [pc, #372]	; (8006084 <uavcan_primitive_array_Real32_1_0_serialize_+0x244>)
 8005f10:	2189      	movs	r1, #137	; 0x89
 8005f12:	485d      	ldr	r0, [pc, #372]	; (8006088 <uavcan_primitive_array_Real32_1_0_serialize_+0x248>)
 8005f14:	f008 f9f8 	bl	800e308 <__assert_func>
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8005f18:	2300      	movs	r3, #0
 8005f1a:	633b      	str	r3, [r7, #48]	; 0x30
 8005f1c:	e041      	b.n	8005fa2 <uavcan_primitive_array_Real32_1_0_serialize_+0x162>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8005f1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f20:	f003 0307 	and.w	r3, r3, #7
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d005      	beq.n	8005f34 <uavcan_primitive_array_Real32_1_0_serialize_+0xf4>
 8005f28:	4b55      	ldr	r3, [pc, #340]	; (8006080 <uavcan_primitive_array_Real32_1_0_serialize_+0x240>)
 8005f2a:	4a56      	ldr	r2, [pc, #344]	; (8006084 <uavcan_primitive_array_Real32_1_0_serialize_+0x244>)
 8005f2c:	218c      	movs	r1, #140	; 0x8c
 8005f2e:	4856      	ldr	r0, [pc, #344]	; (8006088 <uavcan_primitive_array_Real32_1_0_serialize_+0x248>)
 8005f30:	f008 f9ea 	bl	800e308 <__assert_func>
            NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
 8005f34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f36:	2200      	movs	r2, #0
 8005f38:	469a      	mov	sl, r3
 8005f3a:	4693      	mov	fp, r2
 8005f3c:	f11a 0420 	adds.w	r4, sl, #32
 8005f40:	f14b 0500 	adc.w	r5, fp, #0
 8005f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f46:	00db      	lsls	r3, r3, #3
 8005f48:	2200      	movs	r2, #0
 8005f4a:	603b      	str	r3, [r7, #0]
 8005f4c:	607a      	str	r2, [r7, #4]
 8005f4e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005f52:	460b      	mov	r3, r1
 8005f54:	42a3      	cmp	r3, r4
 8005f56:	4613      	mov	r3, r2
 8005f58:	41ab      	sbcs	r3, r5
 8005f5a:	d205      	bcs.n	8005f68 <uavcan_primitive_array_Real32_1_0_serialize_+0x128>
 8005f5c:	4b4c      	ldr	r3, [pc, #304]	; (8006090 <uavcan_primitive_array_Real32_1_0_serialize_+0x250>)
 8005f5e:	4a49      	ldr	r2, [pc, #292]	; (8006084 <uavcan_primitive_array_Real32_1_0_serialize_+0x244>)
 8005f60:	218d      	movs	r1, #141	; 0x8d
 8005f62:	4849      	ldr	r0, [pc, #292]	; (8006088 <uavcan_primitive_array_Real32_1_0_serialize_+0x248>)
 8005f64:	f008 f9d0 	bl	800e308 <__assert_func>
            // Saturation code not emitted -- assume the native representation of float32 is conformant.
            static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
            const int8_t _err0_ = nunavutSetF32(&buffer[0], capacity_bytes, offset_bits, obj->value.elements[_index0_]);
 8005f68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f6c:	009b      	lsls	r3, r3, #2
 8005f6e:	4413      	add	r3, r2
 8005f70:	edd3 7a00 	vldr	s15, [r3]
 8005f74:	eeb0 0a67 	vmov.f32	s0, s15
 8005f78:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f7a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005f7c:	6a38      	ldr	r0, [r7, #32]
 8005f7e:	f7fb fe17 	bl	8001bb0 <nunavutSetF32>
 8005f82:	4603      	mov	r3, r0
 8005f84:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
            if (_err0_ < 0)
 8005f88:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	da02      	bge.n	8005f96 <uavcan_primitive_array_Real32_1_0_serialize_+0x156>
            {
                return _err0_;
 8005f90:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8005f94:	e06f      	b.n	8006076 <uavcan_primitive_array_Real32_1_0_serialize_+0x236>
            }
            offset_bits += 32U;
 8005f96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f98:	3320      	adds	r3, #32
 8005f9a:	637b      	str	r3, [r7, #52]	; 0x34
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8005f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f9e:	3301      	adds	r3, #1
 8005fa0:	633b      	str	r3, [r7, #48]	; 0x30
 8005fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8005fa8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d3b7      	bcc.n	8005f1e <uavcan_primitive_array_Real32_1_0_serialize_+0xde>
        }
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005fae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fb0:	f003 0307 	and.w	r3, r3, #7
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d03a      	beq.n	800602e <uavcan_primitive_array_Real32_1_0_serialize_+0x1ee>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8005fb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	f003 0307 	and.w	r3, r3, #7
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	f1c3 0308 	rsb	r3, r3, #8
 8005fc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        NUNAVUT_ASSERT(_pad0_ > 0);
 8005fca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d105      	bne.n	8005fde <uavcan_primitive_array_Real32_1_0_serialize_+0x19e>
 8005fd2:	4b30      	ldr	r3, [pc, #192]	; (8006094 <uavcan_primitive_array_Real32_1_0_serialize_+0x254>)
 8005fd4:	4a2b      	ldr	r2, [pc, #172]	; (8006084 <uavcan_primitive_array_Real32_1_0_serialize_+0x244>)
 8005fd6:	219b      	movs	r1, #155	; 0x9b
 8005fd8:	482b      	ldr	r0, [pc, #172]	; (8006088 <uavcan_primitive_array_Real32_1_0_serialize_+0x248>)
 8005fda:	f008 f995 	bl	800e308 <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8005fde:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005fe2:	9302      	str	r3, [sp, #8]
 8005fe4:	f04f 0200 	mov.w	r2, #0
 8005fe8:	f04f 0300 	mov.w	r3, #0
 8005fec:	e9cd 2300 	strd	r2, r3, [sp]
 8005ff0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ff2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005ff4:	6a38      	ldr	r0, [r7, #32]
 8005ff6:	f7fb f937 	bl	8001268 <nunavutSetUxx>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        if (_err1_ < 0)
 8006000:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8006004:	2b00      	cmp	r3, #0
 8006006:	da02      	bge.n	800600e <uavcan_primitive_array_Real32_1_0_serialize_+0x1ce>
        {
            return _err1_;
 8006008:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 800600c:	e033      	b.n	8006076 <uavcan_primitive_array_Real32_1_0_serialize_+0x236>
        }
        offset_bits += _pad0_;
 800600e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006012:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006014:	4413      	add	r3, r2
 8006016:	637b      	str	r3, [r7, #52]	; 0x34
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006018:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800601a:	f003 0307 	and.w	r3, r3, #7
 800601e:	2b00      	cmp	r3, #0
 8006020:	d005      	beq.n	800602e <uavcan_primitive_array_Real32_1_0_serialize_+0x1ee>
 8006022:	4b17      	ldr	r3, [pc, #92]	; (8006080 <uavcan_primitive_array_Real32_1_0_serialize_+0x240>)
 8006024:	4a17      	ldr	r2, [pc, #92]	; (8006084 <uavcan_primitive_array_Real32_1_0_serialize_+0x244>)
 8006026:	21a2      	movs	r1, #162	; 0xa2
 8006028:	4817      	ldr	r0, [pc, #92]	; (8006088 <uavcan_primitive_array_Real32_1_0_serialize_+0x248>)
 800602a:	f008 f96d 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 8ULL);
 800602e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006030:	2b07      	cmp	r3, #7
 8006032:	d805      	bhi.n	8006040 <uavcan_primitive_array_Real32_1_0_serialize_+0x200>
 8006034:	4b18      	ldr	r3, [pc, #96]	; (8006098 <uavcan_primitive_array_Real32_1_0_serialize_+0x258>)
 8006036:	4a13      	ldr	r2, [pc, #76]	; (8006084 <uavcan_primitive_array_Real32_1_0_serialize_+0x244>)
 8006038:	21a5      	movs	r1, #165	; 0xa5
 800603a:	4813      	ldr	r0, [pc, #76]	; (8006088 <uavcan_primitive_array_Real32_1_0_serialize_+0x248>)
 800603c:	f008 f964 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);
 8006040:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006042:	f640 0208 	movw	r2, #2056	; 0x808
 8006046:	4293      	cmp	r3, r2
 8006048:	d905      	bls.n	8006056 <uavcan_primitive_array_Real32_1_0_serialize_+0x216>
 800604a:	4b14      	ldr	r3, [pc, #80]	; (800609c <uavcan_primitive_array_Real32_1_0_serialize_+0x25c>)
 800604c:	4a0d      	ldr	r2, [pc, #52]	; (8006084 <uavcan_primitive_array_Real32_1_0_serialize_+0x244>)
 800604e:	21a6      	movs	r1, #166	; 0xa6
 8006050:	480d      	ldr	r0, [pc, #52]	; (8006088 <uavcan_primitive_array_Real32_1_0_serialize_+0x248>)
 8006052:	f008 f959 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006056:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006058:	f003 0307 	and.w	r3, r3, #7
 800605c:	2b00      	cmp	r3, #0
 800605e:	d005      	beq.n	800606c <uavcan_primitive_array_Real32_1_0_serialize_+0x22c>
 8006060:	4b07      	ldr	r3, [pc, #28]	; (8006080 <uavcan_primitive_array_Real32_1_0_serialize_+0x240>)
 8006062:	4a08      	ldr	r2, [pc, #32]	; (8006084 <uavcan_primitive_array_Real32_1_0_serialize_+0x244>)
 8006064:	21a7      	movs	r1, #167	; 0xa7
 8006066:	4808      	ldr	r0, [pc, #32]	; (8006088 <uavcan_primitive_array_Real32_1_0_serialize_+0x248>)
 8006068:	f008 f94e 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800606c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800606e:	08da      	lsrs	r2, r3, #3
 8006070:	69fb      	ldr	r3, [r7, #28]
 8006072:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	3738      	adds	r7, #56	; 0x38
 800607a:	46bd      	mov	sp, r7
 800607c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006080:	08010f50 	.word	0x08010f50
 8006084:	08013878 	.word	0x08013878
 8006088:	08011b4c 	.word	0x08011b4c
 800608c:	080114b4 	.word	0x080114b4
 8006090:	08011374 	.word	0x08011374
 8006094:	08011038 	.word	0x08011038
 8006098:	08011044 	.word	0x08011044
 800609c:	08011518 	.word	0x08011518

080060a0 <uavcan_primitive_array_Real32_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real32_1_0_deserialize_(
    uavcan_primitive_array_Real32_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b088      	sub	sp, #32
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d009      	beq.n	80060c6 <uavcan_primitive_array_Real32_1_0_deserialize_+0x26>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d006      	beq.n	80060c6 <uavcan_primitive_array_Real32_1_0_deserialize_+0x26>
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d106      	bne.n	80060cc <uavcan_primitive_array_Real32_1_0_deserialize_+0x2c>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d002      	beq.n	80060cc <uavcan_primitive_array_Real32_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80060c6:	f06f 0301 	mvn.w	r3, #1
 80060ca:	e08b      	b.n	80061e4 <uavcan_primitive_array_Real32_1_0_deserialize_+0x144>
    }
    if (buffer == NULL)
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d101      	bne.n	80060d6 <uavcan_primitive_array_Real32_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80060d2:	4b46      	ldr	r3, [pc, #280]	; (80061ec <uavcan_primitive_array_Real32_1_0_deserialize_+0x14c>)
 80060d4:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	00db      	lsls	r3, r3, #3
 80060e0:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 80060e2:	2300      	movs	r3, #0
 80060e4:	61fb      	str	r3, [r7, #28]
    // saturated float32[<=64] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80060e6:	69fb      	ldr	r3, [r7, #28]
 80060e8:	f003 0307 	and.w	r3, r3, #7
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d005      	beq.n	80060fc <uavcan_primitive_array_Real32_1_0_deserialize_+0x5c>
 80060f0:	4b3f      	ldr	r3, [pc, #252]	; (80061f0 <uavcan_primitive_array_Real32_1_0_deserialize_+0x150>)
 80060f2:	4a40      	ldr	r2, [pc, #256]	; (80061f4 <uavcan_primitive_array_Real32_1_0_deserialize_+0x154>)
 80060f4:	21ce      	movs	r1, #206	; 0xce
 80060f6:	4840      	ldr	r0, [pc, #256]	; (80061f8 <uavcan_primitive_array_Real32_1_0_deserialize_+0x158>)
 80060f8:	f008 f906 	bl	800e308 <__assert_func>
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 80060fc:	69fb      	ldr	r3, [r7, #28]
 80060fe:	3308      	adds	r3, #8
 8006100:	693a      	ldr	r2, [r7, #16]
 8006102:	429a      	cmp	r2, r3
 8006104:	d309      	bcc.n	800611a <uavcan_primitive_array_Real32_1_0_deserialize_+0x7a>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8006106:	69fb      	ldr	r3, [r7, #28]
 8006108:	08db      	lsrs	r3, r3, #3
 800610a:	68ba      	ldr	r2, [r7, #8]
 800610c:	4413      	add	r3, r2
 800610e:	781b      	ldrb	r3, [r3, #0]
 8006110:	461a      	mov	r2, r3
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8006118:	e003      	b.n	8006122 <uavcan_primitive_array_Real32_1_0_deserialize_+0x82>
    }
    else
    {
        out_obj->value.count = 0U;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2200      	movs	r2, #0
 800611e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	3308      	adds	r3, #8
 8006126:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 64U)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800612e:	2b40      	cmp	r3, #64	; 0x40
 8006130:	d902      	bls.n	8006138 <uavcan_primitive_array_Real32_1_0_deserialize_+0x98>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8006132:	f06f 0309 	mvn.w	r3, #9
 8006136:	e055      	b.n	80061e4 <uavcan_primitive_array_Real32_1_0_deserialize_+0x144>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	f003 0307 	and.w	r3, r3, #7
 800613e:	2b00      	cmp	r3, #0
 8006140:	d005      	beq.n	800614e <uavcan_primitive_array_Real32_1_0_deserialize_+0xae>
 8006142:	4b2b      	ldr	r3, [pc, #172]	; (80061f0 <uavcan_primitive_array_Real32_1_0_deserialize_+0x150>)
 8006144:	4a2b      	ldr	r2, [pc, #172]	; (80061f4 <uavcan_primitive_array_Real32_1_0_deserialize_+0x154>)
 8006146:	21dd      	movs	r1, #221	; 0xdd
 8006148:	482b      	ldr	r0, [pc, #172]	; (80061f8 <uavcan_primitive_array_Real32_1_0_deserialize_+0x158>)
 800614a:	f008 f8dd 	bl	800e308 <__assert_func>
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 800614e:	2300      	movs	r3, #0
 8006150:	61bb      	str	r3, [r7, #24]
 8006152:	e01d      	b.n	8006190 <uavcan_primitive_array_Real32_1_0_deserialize_+0xf0>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006154:	69fb      	ldr	r3, [r7, #28]
 8006156:	f003 0307 	and.w	r3, r3, #7
 800615a:	2b00      	cmp	r3, #0
 800615c:	d005      	beq.n	800616a <uavcan_primitive_array_Real32_1_0_deserialize_+0xca>
 800615e:	4b24      	ldr	r3, [pc, #144]	; (80061f0 <uavcan_primitive_array_Real32_1_0_deserialize_+0x150>)
 8006160:	4a24      	ldr	r2, [pc, #144]	; (80061f4 <uavcan_primitive_array_Real32_1_0_deserialize_+0x154>)
 8006162:	21e0      	movs	r1, #224	; 0xe0
 8006164:	4824      	ldr	r0, [pc, #144]	; (80061f8 <uavcan_primitive_array_Real32_1_0_deserialize_+0x158>)
 8006166:	f008 f8cf 	bl	800e308 <__assert_func>
        out_obj->value.elements[_index1_] = nunavutGetF32(&buffer[0], capacity_bytes, offset_bits);
 800616a:	69fa      	ldr	r2, [r7, #28]
 800616c:	6979      	ldr	r1, [r7, #20]
 800616e:	68b8      	ldr	r0, [r7, #8]
 8006170:	f7fb fd3a 	bl	8001be8 <nunavutGetF32>
 8006174:	eef0 7a40 	vmov.f32	s15, s0
 8006178:	68fa      	ldr	r2, [r7, #12]
 800617a:	69bb      	ldr	r3, [r7, #24]
 800617c:	009b      	lsls	r3, r3, #2
 800617e:	4413      	add	r3, r2
 8006180:	edc3 7a00 	vstr	s15, [r3]
        offset_bits += 32U;
 8006184:	69fb      	ldr	r3, [r7, #28]
 8006186:	3320      	adds	r3, #32
 8006188:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 800618a:	69bb      	ldr	r3, [r7, #24]
 800618c:	3301      	adds	r3, #1
 800618e:	61bb      	str	r3, [r7, #24]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8006196:	69ba      	ldr	r2, [r7, #24]
 8006198:	429a      	cmp	r2, r3
 800619a:	d3db      	bcc.n	8006154 <uavcan_primitive_array_Real32_1_0_deserialize_+0xb4>
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800619c:	69fb      	ldr	r3, [r7, #28]
 800619e:	3307      	adds	r3, #7
 80061a0:	f023 0307 	bic.w	r3, r3, #7
 80061a4:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80061a6:	69fb      	ldr	r3, [r7, #28]
 80061a8:	f003 0307 	and.w	r3, r3, #7
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d005      	beq.n	80061bc <uavcan_primitive_array_Real32_1_0_deserialize_+0x11c>
 80061b0:	4b0f      	ldr	r3, [pc, #60]	; (80061f0 <uavcan_primitive_array_Real32_1_0_deserialize_+0x150>)
 80061b2:	4a10      	ldr	r2, [pc, #64]	; (80061f4 <uavcan_primitive_array_Real32_1_0_deserialize_+0x154>)
 80061b4:	21e5      	movs	r1, #229	; 0xe5
 80061b6:	4810      	ldr	r0, [pc, #64]	; (80061f8 <uavcan_primitive_array_Real32_1_0_deserialize_+0x158>)
 80061b8:	f008 f8a6 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80061bc:	6939      	ldr	r1, [r7, #16]
 80061be:	69f8      	ldr	r0, [r7, #28]
 80061c0:	f7fa fea0 	bl	8000f04 <nunavutChooseMin>
 80061c4:	4603      	mov	r3, r0
 80061c6:	08da      	lsrs	r2, r3, #3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	697a      	ldr	r2, [r7, #20]
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d205      	bcs.n	80061e2 <uavcan_primitive_array_Real32_1_0_deserialize_+0x142>
 80061d6:	4b09      	ldr	r3, [pc, #36]	; (80061fc <uavcan_primitive_array_Real32_1_0_deserialize_+0x15c>)
 80061d8:	4a06      	ldr	r2, [pc, #24]	; (80061f4 <uavcan_primitive_array_Real32_1_0_deserialize_+0x154>)
 80061da:	21e7      	movs	r1, #231	; 0xe7
 80061dc:	4806      	ldr	r0, [pc, #24]	; (80061f8 <uavcan_primitive_array_Real32_1_0_deserialize_+0x158>)
 80061de:	f008 f893 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3720      	adds	r7, #32
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	08011070 	.word	0x08011070
 80061f0:	08010f50 	.word	0x08010f50
 80061f4:	08013498 	.word	0x08013498
 80061f8:	08011b4c 	.word	0x08011b4c
 80061fc:	08011074 	.word	0x08011074

08006200 <uavcan_register_Value_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Value_1_0_serialize_(
    const uavcan_register_Value_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8006200:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006204:	b0ec      	sub	sp, #432	; 0x1b0
 8006206:	af04      	add	r7, sp, #16
 8006208:	f8c7 0144 	str.w	r0, [r7, #324]	; 0x144
 800620c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
 8006210:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8006214:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8006218:	2b00      	cmp	r3, #0
 800621a:	d007      	beq.n	800622c <uavcan_register_Value_1_0_serialize_+0x2c>
 800621c:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8006220:	2b00      	cmp	r3, #0
 8006222:	d003      	beq.n	800622c <uavcan_register_Value_1_0_serialize_+0x2c>
 8006224:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8006228:	2b00      	cmp	r3, #0
 800622a:	d103      	bne.n	8006234 <uavcan_register_Value_1_0_serialize_+0x34>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800622c:	f06f 0301 	mvn.w	r3, #1
 8006230:	f001 bb89 	b.w	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8006234:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
    if ((8U * (size_t) capacity_bytes) < 2072UL)
 800623e:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8006242:	00da      	lsls	r2, r3, #3
 8006244:	f640 0317 	movw	r3, #2071	; 0x817
 8006248:	429a      	cmp	r2, r3
 800624a:	d803      	bhi.n	8006254 <uavcan_register_Value_1_0_serialize_+0x54>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800624c:	f06f 0302 	mvn.w	r3, #2
 8006250:	f001 bb79 	b.w	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8006254:	2300      	movs	r3, #0
 8006256:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
    {   // Union tag field: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->_tag_);  // C std, 6.3.1.3 Signed and unsigned integers
 800625a:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800625e:	08da      	lsrs	r2, r3, #3
 8006260:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8006264:	441a      	add	r2, r3
 8006266:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800626a:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800626e:	7013      	strb	r3, [r2, #0]
        offset_bits += 8U;
 8006270:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006274:	3308      	adds	r3, #8
 8006276:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
    }
    if (0U == obj->_tag_)  // uavcan.primitive.Empty.1.0 empty
 800627a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800627e:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8006282:	2b00      	cmp	r3, #0
 8006284:	d17c      	bne.n	8006380 <uavcan_register_Value_1_0_serialize_+0x180>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006286:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800628a:	f003 0307 	and.w	r3, r3, #7
 800628e:	2b00      	cmp	r3, #0
 8006290:	d005      	beq.n	800629e <uavcan_register_Value_1_0_serialize_+0x9e>
 8006292:	4bc1      	ldr	r3, [pc, #772]	; (8006598 <uavcan_register_Value_1_0_serialize_+0x398>)
 8006294:	4ac1      	ldr	r2, [pc, #772]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 8006296:	21be      	movs	r1, #190	; 0xbe
 8006298:	48c1      	ldr	r0, [pc, #772]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 800629a:	f008 f835 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800629e:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80062a2:	f003 0307 	and.w	r3, r3, #7
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d005      	beq.n	80062b6 <uavcan_register_Value_1_0_serialize_+0xb6>
 80062aa:	4bbb      	ldr	r3, [pc, #748]	; (8006598 <uavcan_register_Value_1_0_serialize_+0x398>)
 80062ac:	4abb      	ldr	r2, [pc, #748]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 80062ae:	21bf      	movs	r1, #191	; 0xbf
 80062b0:	48bb      	ldr	r0, [pc, #748]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 80062b2:	f008 f829 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 0ULL) <= (capacity_bytes * 8U));
 80062b6:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80062ba:	00db      	lsls	r3, r3, #3
 80062bc:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80062c0:	429a      	cmp	r2, r3
 80062c2:	d905      	bls.n	80062d0 <uavcan_register_Value_1_0_serialize_+0xd0>
 80062c4:	4bb7      	ldr	r3, [pc, #732]	; (80065a4 <uavcan_register_Value_1_0_serialize_+0x3a4>)
 80062c6:	4ab5      	ldr	r2, [pc, #724]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 80062c8:	21c0      	movs	r1, #192	; 0xc0
 80062ca:	48b5      	ldr	r0, [pc, #724]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 80062cc:	f008 f81c 	bl	800e308 <__assert_func>
        size_t _size_bytes0_ = 0UL;  // Nested object (max) size, in bytes.
 80062d0:	2300      	movs	r3, #0
 80062d2:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80062d6:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80062da:	f003 0307 	and.w	r3, r3, #7
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d005      	beq.n	80062ee <uavcan_register_Value_1_0_serialize_+0xee>
 80062e2:	4bad      	ldr	r3, [pc, #692]	; (8006598 <uavcan_register_Value_1_0_serialize_+0x398>)
 80062e4:	4aad      	ldr	r2, [pc, #692]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 80062e6:	21c2      	movs	r1, #194	; 0xc2
 80062e8:	48ad      	ldr	r0, [pc, #692]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 80062ea:	f008 f80d 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
 80062ee:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80062f2:	08da      	lsrs	r2, r3, #3
 80062f4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80062f8:	4413      	add	r3, r2
 80062fa:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80062fe:	429a      	cmp	r2, r3
 8006300:	d205      	bcs.n	800630e <uavcan_register_Value_1_0_serialize_+0x10e>
 8006302:	4ba9      	ldr	r3, [pc, #676]	; (80065a8 <uavcan_register_Value_1_0_serialize_+0x3a8>)
 8006304:	4aa5      	ldr	r2, [pc, #660]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 8006306:	21c3      	movs	r1, #195	; 0xc3
 8006308:	48a5      	ldr	r0, [pc, #660]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 800630a:	f007 fffd 	bl	800e308 <__assert_func>
        int8_t _err0_ = uavcan_primitive_Empty_1_0_serialize_(
 800630e:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
            &obj->empty, &buffer[offset_bits / 8U], &_size_bytes0_);
 8006312:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006316:	08db      	lsrs	r3, r3, #3
 8006318:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 800631c:	4413      	add	r3, r2
        int8_t _err0_ = uavcan_primitive_Empty_1_0_serialize_(
 800631e:	f507 72c0 	add.w	r2, r7, #384	; 0x180
 8006322:	4619      	mov	r1, r3
 8006324:	f7fc fec8 	bl	80030b8 <uavcan_primitive_Empty_1_0_serialize_>
 8006328:	4603      	mov	r3, r0
 800632a:	f887 3189 	strb.w	r3, [r7, #393]	; 0x189
        if (_err0_ < 0)
 800632e:	f997 3189 	ldrsb.w	r3, [r7, #393]	; 0x189
 8006332:	2b00      	cmp	r3, #0
 8006334:	da03      	bge.n	800633e <uavcan_register_Value_1_0_serialize_+0x13e>
        {
            return _err0_;
 8006336:	f997 3189 	ldrsb.w	r3, [r7, #393]	; 0x189
 800633a:	f001 bb04 	b.w	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 0ULL);
 800633e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006342:	00db      	lsls	r3, r3, #3
 8006344:	2b00      	cmp	r3, #0
 8006346:	d005      	beq.n	8006354 <uavcan_register_Value_1_0_serialize_+0x154>
 8006348:	4b98      	ldr	r3, [pc, #608]	; (80065ac <uavcan_register_Value_1_0_serialize_+0x3ac>)
 800634a:	4a94      	ldr	r2, [pc, #592]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 800634c:	21cb      	movs	r1, #203	; 0xcb
 800634e:	4894      	ldr	r0, [pc, #592]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 8006350:	f007 ffda 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8006354:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006358:	00db      	lsls	r3, r3, #3
 800635a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800635e:	4413      	add	r3, r2
 8006360:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 8006364:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8006368:	00db      	lsls	r3, r3, #3
 800636a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800636e:	429a      	cmp	r2, r3
 8006370:	f241 8273 	bls.w	800785a <uavcan_register_Value_1_0_serialize_+0x165a>
 8006374:	4b8e      	ldr	r3, [pc, #568]	; (80065b0 <uavcan_register_Value_1_0_serialize_+0x3b0>)
 8006376:	4a89      	ldr	r2, [pc, #548]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 8006378:	21cd      	movs	r1, #205	; 0xcd
 800637a:	4889      	ldr	r0, [pc, #548]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 800637c:	f007 ffc4 	bl	800e308 <__assert_func>
    }
    else if (1U == obj->_tag_)  // uavcan.primitive.String.1.0 string
 8006380:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8006384:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8006388:	2b01      	cmp	r3, #1
 800638a:	f040 80a1 	bne.w	80064d0 <uavcan_register_Value_1_0_serialize_+0x2d0>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800638e:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006392:	f003 0307 	and.w	r3, r3, #7
 8006396:	2b00      	cmp	r3, #0
 8006398:	d005      	beq.n	80063a6 <uavcan_register_Value_1_0_serialize_+0x1a6>
 800639a:	4b7f      	ldr	r3, [pc, #508]	; (8006598 <uavcan_register_Value_1_0_serialize_+0x398>)
 800639c:	4a7f      	ldr	r2, [pc, #508]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 800639e:	21d1      	movs	r1, #209	; 0xd1
 80063a0:	487f      	ldr	r0, [pc, #508]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 80063a2:	f007 ffb1 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80063a6:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80063aa:	f003 0307 	and.w	r3, r3, #7
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d005      	beq.n	80063be <uavcan_register_Value_1_0_serialize_+0x1be>
 80063b2:	4b79      	ldr	r3, [pc, #484]	; (8006598 <uavcan_register_Value_1_0_serialize_+0x398>)
 80063b4:	4a79      	ldr	r2, [pc, #484]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 80063b6:	21d2      	movs	r1, #210	; 0xd2
 80063b8:	4879      	ldr	r0, [pc, #484]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 80063ba:	f007 ffa5 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
 80063be:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80063c2:	2200      	movs	r2, #0
 80063c4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 80063c8:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 80063cc:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	; 0x130
 80063d0:	460b      	mov	r3, r1
 80063d2:	f513 6401 	adds.w	r4, r3, #2064	; 0x810
 80063d6:	4613      	mov	r3, r2
 80063d8:	f143 0500 	adc.w	r5, r3, #0
 80063dc:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80063e0:	00db      	lsls	r3, r3, #3
 80063e2:	2200      	movs	r2, #0
 80063e4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80063e8:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 80063ec:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	; 0x128
 80063f0:	460b      	mov	r3, r1
 80063f2:	42a3      	cmp	r3, r4
 80063f4:	4613      	mov	r3, r2
 80063f6:	41ab      	sbcs	r3, r5
 80063f8:	d205      	bcs.n	8006406 <uavcan_register_Value_1_0_serialize_+0x206>
 80063fa:	4b6e      	ldr	r3, [pc, #440]	; (80065b4 <uavcan_register_Value_1_0_serialize_+0x3b4>)
 80063fc:	4a67      	ldr	r2, [pc, #412]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 80063fe:	21d3      	movs	r1, #211	; 0xd3
 8006400:	4867      	ldr	r0, [pc, #412]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 8006402:	f007 ff81 	bl	800e308 <__assert_func>
        size_t _size_bytes1_ = 258UL;  // Nested object (max) size, in bytes.
 8006406:	f44f 7381 	mov.w	r3, #258	; 0x102
 800640a:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800640e:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006412:	f003 0307 	and.w	r3, r3, #7
 8006416:	2b00      	cmp	r3, #0
 8006418:	d005      	beq.n	8006426 <uavcan_register_Value_1_0_serialize_+0x226>
 800641a:	4b5f      	ldr	r3, [pc, #380]	; (8006598 <uavcan_register_Value_1_0_serialize_+0x398>)
 800641c:	4a5f      	ldr	r2, [pc, #380]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 800641e:	21d5      	movs	r1, #213	; 0xd5
 8006420:	485f      	ldr	r0, [pc, #380]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 8006422:	f007 ff71 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
 8006426:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800642a:	08da      	lsrs	r2, r3, #3
 800642c:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8006430:	4413      	add	r3, r2
 8006432:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8006436:	429a      	cmp	r2, r3
 8006438:	d205      	bcs.n	8006446 <uavcan_register_Value_1_0_serialize_+0x246>
 800643a:	4b5f      	ldr	r3, [pc, #380]	; (80065b8 <uavcan_register_Value_1_0_serialize_+0x3b8>)
 800643c:	4a57      	ldr	r2, [pc, #348]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 800643e:	21d6      	movs	r1, #214	; 0xd6
 8006440:	4857      	ldr	r0, [pc, #348]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 8006442:	f007 ff61 	bl	800e308 <__assert_func>
        int8_t _err1_ = uavcan_primitive_String_1_0_serialize_(
 8006446:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
            &obj->_string, &buffer[offset_bits / 8U], &_size_bytes1_);
 800644a:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800644e:	08db      	lsrs	r3, r3, #3
 8006450:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 8006454:	4413      	add	r3, r2
        int8_t _err1_ = uavcan_primitive_String_1_0_serialize_(
 8006456:	f507 72be 	add.w	r2, r7, #380	; 0x17c
 800645a:	4619      	mov	r1, r3
 800645c:	f7fc fe70 	bl	8003140 <uavcan_primitive_String_1_0_serialize_>
 8006460:	4603      	mov	r3, r0
 8006462:	f887 318a 	strb.w	r3, [r7, #394]	; 0x18a
        if (_err1_ < 0)
 8006466:	f997 318a 	ldrsb.w	r3, [r7, #394]	; 0x18a
 800646a:	2b00      	cmp	r3, #0
 800646c:	da03      	bge.n	8006476 <uavcan_register_Value_1_0_serialize_+0x276>
        {
            return _err1_;
 800646e:	f997 318a 	ldrsb.w	r3, [r7, #394]	; 0x18a
 8006472:	f001 ba68 	b.w	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) >= 16ULL);
 8006476:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 800647a:	00db      	lsls	r3, r3, #3
 800647c:	2b0f      	cmp	r3, #15
 800647e:	d805      	bhi.n	800648c <uavcan_register_Value_1_0_serialize_+0x28c>
 8006480:	4b4e      	ldr	r3, [pc, #312]	; (80065bc <uavcan_register_Value_1_0_serialize_+0x3bc>)
 8006482:	4a46      	ldr	r2, [pc, #280]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 8006484:	21de      	movs	r1, #222	; 0xde
 8006486:	4846      	ldr	r0, [pc, #280]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 8006488:	f007 ff3e 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) <= 2064ULL);
 800648c:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8006490:	00db      	lsls	r3, r3, #3
 8006492:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8006496:	d905      	bls.n	80064a4 <uavcan_register_Value_1_0_serialize_+0x2a4>
 8006498:	4b49      	ldr	r3, [pc, #292]	; (80065c0 <uavcan_register_Value_1_0_serialize_+0x3c0>)
 800649a:	4a40      	ldr	r2, [pc, #256]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 800649c:	21df      	movs	r1, #223	; 0xdf
 800649e:	4840      	ldr	r0, [pc, #256]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 80064a0:	f007 ff32 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 80064a4:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 80064a8:	00db      	lsls	r3, r3, #3
 80064aa:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80064ae:	4413      	add	r3, r2
 80064b0:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 80064b4:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80064b8:	00db      	lsls	r3, r3, #3
 80064ba:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80064be:	429a      	cmp	r2, r3
 80064c0:	f241 81cb 	bls.w	800785a <uavcan_register_Value_1_0_serialize_+0x165a>
 80064c4:	4b3a      	ldr	r3, [pc, #232]	; (80065b0 <uavcan_register_Value_1_0_serialize_+0x3b0>)
 80064c6:	4a35      	ldr	r2, [pc, #212]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 80064c8:	21e1      	movs	r1, #225	; 0xe1
 80064ca:	4835      	ldr	r0, [pc, #212]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 80064cc:	f007 ff1c 	bl	800e308 <__assert_func>
    }
    else if (2U == obj->_tag_)  // uavcan.primitive.Unstructured.1.0 unstructured
 80064d0:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80064d4:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80064d8:	2b02      	cmp	r3, #2
 80064da:	f040 80ba 	bne.w	8006652 <uavcan_register_Value_1_0_serialize_+0x452>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80064de:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80064e2:	f003 0307 	and.w	r3, r3, #7
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d005      	beq.n	80064f6 <uavcan_register_Value_1_0_serialize_+0x2f6>
 80064ea:	4b2b      	ldr	r3, [pc, #172]	; (8006598 <uavcan_register_Value_1_0_serialize_+0x398>)
 80064ec:	4a2b      	ldr	r2, [pc, #172]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 80064ee:	21e5      	movs	r1, #229	; 0xe5
 80064f0:	482b      	ldr	r0, [pc, #172]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 80064f2:	f007 ff09 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80064f6:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80064fa:	f003 0307 	and.w	r3, r3, #7
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d005      	beq.n	800650e <uavcan_register_Value_1_0_serialize_+0x30e>
 8006502:	4b25      	ldr	r3, [pc, #148]	; (8006598 <uavcan_register_Value_1_0_serialize_+0x398>)
 8006504:	4a25      	ldr	r2, [pc, #148]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 8006506:	21e6      	movs	r1, #230	; 0xe6
 8006508:	4825      	ldr	r0, [pc, #148]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 800650a:	f007 fefd 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
 800650e:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006512:	2200      	movs	r2, #0
 8006514:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006518:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 800651c:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	; 0x120
 8006520:	460b      	mov	r3, r1
 8006522:	f513 6801 	adds.w	r8, r3, #2064	; 0x810
 8006526:	4613      	mov	r3, r2
 8006528:	f143 0900 	adc.w	r9, r3, #0
 800652c:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8006530:	00db      	lsls	r3, r3, #3
 8006532:	2200      	movs	r2, #0
 8006534:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8006538:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800653c:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	; 0x118
 8006540:	460b      	mov	r3, r1
 8006542:	4543      	cmp	r3, r8
 8006544:	4613      	mov	r3, r2
 8006546:	eb73 0309 	sbcs.w	r3, r3, r9
 800654a:	d205      	bcs.n	8006558 <uavcan_register_Value_1_0_serialize_+0x358>
 800654c:	4b19      	ldr	r3, [pc, #100]	; (80065b4 <uavcan_register_Value_1_0_serialize_+0x3b4>)
 800654e:	4a13      	ldr	r2, [pc, #76]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 8006550:	21e7      	movs	r1, #231	; 0xe7
 8006552:	4813      	ldr	r0, [pc, #76]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 8006554:	f007 fed8 	bl	800e308 <__assert_func>
        size_t _size_bytes2_ = 258UL;  // Nested object (max) size, in bytes.
 8006558:	f44f 7381 	mov.w	r3, #258	; 0x102
 800655c:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006560:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006564:	f003 0307 	and.w	r3, r3, #7
 8006568:	2b00      	cmp	r3, #0
 800656a:	d005      	beq.n	8006578 <uavcan_register_Value_1_0_serialize_+0x378>
 800656c:	4b0a      	ldr	r3, [pc, #40]	; (8006598 <uavcan_register_Value_1_0_serialize_+0x398>)
 800656e:	4a0b      	ldr	r2, [pc, #44]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 8006570:	21e9      	movs	r1, #233	; 0xe9
 8006572:	480b      	ldr	r0, [pc, #44]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 8006574:	f007 fec8 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes2_) <= capacity_bytes);
 8006578:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800657c:	08da      	lsrs	r2, r3, #3
 800657e:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8006582:	4413      	add	r3, r2
 8006584:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8006588:	429a      	cmp	r2, r3
 800658a:	d21d      	bcs.n	80065c8 <uavcan_register_Value_1_0_serialize_+0x3c8>
 800658c:	4b0d      	ldr	r3, [pc, #52]	; (80065c4 <uavcan_register_Value_1_0_serialize_+0x3c4>)
 800658e:	4a03      	ldr	r2, [pc, #12]	; (800659c <uavcan_register_Value_1_0_serialize_+0x39c>)
 8006590:	21ea      	movs	r1, #234	; 0xea
 8006592:	4803      	ldr	r0, [pc, #12]	; (80065a0 <uavcan_register_Value_1_0_serialize_+0x3a0>)
 8006594:	f007 feb8 	bl	800e308 <__assert_func>
 8006598:	08010f50 	.word	0x08010f50
 800659c:	0801361c 	.word	0x0801361c
 80065a0:	08011bc0 	.word	0x08011bc0
 80065a4:	08011c2c 	.word	0x08011c2c
 80065a8:	0801110c 	.word	0x0801110c
 80065ac:	08011c5c 	.word	0x08011c5c
 80065b0:	08011184 	.word	0x08011184
 80065b4:	080115a0 	.word	0x080115a0
 80065b8:	080113c4 	.word	0x080113c4
 80065bc:	08011c7c 	.word	0x08011c7c
 80065c0:	08011c9c 	.word	0x08011c9c
 80065c4:	08011cbc 	.word	0x08011cbc
        int8_t _err2_ = uavcan_primitive_Unstructured_1_0_serialize_(
 80065c8:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
            &obj->unstructured, &buffer[offset_bits / 8U], &_size_bytes2_);
 80065cc:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80065d0:	08db      	lsrs	r3, r3, #3
 80065d2:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 80065d6:	4413      	add	r3, r2
        int8_t _err2_ = uavcan_primitive_Unstructured_1_0_serialize_(
 80065d8:	f507 72bc 	add.w	r2, r7, #376	; 0x178
 80065dc:	4619      	mov	r1, r3
 80065de:	f7fc ff93 	bl	8003508 <uavcan_primitive_Unstructured_1_0_serialize_>
 80065e2:	4603      	mov	r3, r0
 80065e4:	f887 318b 	strb.w	r3, [r7, #395]	; 0x18b
        if (_err2_ < 0)
 80065e8:	f997 318b 	ldrsb.w	r3, [r7, #395]	; 0x18b
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	da03      	bge.n	80065f8 <uavcan_register_Value_1_0_serialize_+0x3f8>
        {
            return _err2_;
 80065f0:	f997 318b 	ldrsb.w	r3, [r7, #395]	; 0x18b
 80065f4:	f001 b9a7 	b.w	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) >= 16ULL);
 80065f8:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 80065fc:	00db      	lsls	r3, r3, #3
 80065fe:	2b0f      	cmp	r3, #15
 8006600:	d805      	bhi.n	800660e <uavcan_register_Value_1_0_serialize_+0x40e>
 8006602:	4bc7      	ldr	r3, [pc, #796]	; (8006920 <uavcan_register_Value_1_0_serialize_+0x720>)
 8006604:	4ac7      	ldr	r2, [pc, #796]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 8006606:	21f2      	movs	r1, #242	; 0xf2
 8006608:	48c7      	ldr	r0, [pc, #796]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 800660a:	f007 fe7d 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) <= 2064ULL);
 800660e:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8006612:	00db      	lsls	r3, r3, #3
 8006614:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8006618:	d905      	bls.n	8006626 <uavcan_register_Value_1_0_serialize_+0x426>
 800661a:	4bc4      	ldr	r3, [pc, #784]	; (800692c <uavcan_register_Value_1_0_serialize_+0x72c>)
 800661c:	4ac1      	ldr	r2, [pc, #772]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 800661e:	21f3      	movs	r1, #243	; 0xf3
 8006620:	48c1      	ldr	r0, [pc, #772]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 8006622:	f007 fe71 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested object.
 8006626:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 800662a:	00db      	lsls	r3, r3, #3
 800662c:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8006630:	4413      	add	r3, r2
 8006632:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 8006636:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 800663a:	00db      	lsls	r3, r3, #3
 800663c:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8006640:	429a      	cmp	r2, r3
 8006642:	f241 810a 	bls.w	800785a <uavcan_register_Value_1_0_serialize_+0x165a>
 8006646:	4bba      	ldr	r3, [pc, #744]	; (8006930 <uavcan_register_Value_1_0_serialize_+0x730>)
 8006648:	4ab6      	ldr	r2, [pc, #728]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 800664a:	21f5      	movs	r1, #245	; 0xf5
 800664c:	48b6      	ldr	r0, [pc, #728]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 800664e:	f007 fe5b 	bl	800e308 <__assert_func>
    }
    else if (3U == obj->_tag_)  // uavcan.primitive.array.Bit.1.0 bit
 8006652:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8006656:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800665a:	2b03      	cmp	r3, #3
 800665c:	f040 80a5 	bne.w	80067aa <uavcan_register_Value_1_0_serialize_+0x5aa>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006660:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006664:	f003 0307 	and.w	r3, r3, #7
 8006668:	2b00      	cmp	r3, #0
 800666a:	d005      	beq.n	8006678 <uavcan_register_Value_1_0_serialize_+0x478>
 800666c:	4bb1      	ldr	r3, [pc, #708]	; (8006934 <uavcan_register_Value_1_0_serialize_+0x734>)
 800666e:	4aad      	ldr	r2, [pc, #692]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 8006670:	21f9      	movs	r1, #249	; 0xf9
 8006672:	48ad      	ldr	r0, [pc, #692]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 8006674:	f007 fe48 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006678:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800667c:	f003 0307 	and.w	r3, r3, #7
 8006680:	2b00      	cmp	r3, #0
 8006682:	d005      	beq.n	8006690 <uavcan_register_Value_1_0_serialize_+0x490>
 8006684:	4bab      	ldr	r3, [pc, #684]	; (8006934 <uavcan_register_Value_1_0_serialize_+0x734>)
 8006686:	4aa7      	ldr	r2, [pc, #668]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 8006688:	21fa      	movs	r1, #250	; 0xfa
 800668a:	48a7      	ldr	r0, [pc, #668]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 800668c:	f007 fe3c 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
 8006690:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006694:	2200      	movs	r2, #0
 8006696:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800669a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
 800669e:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	; 0x110
 80066a2:	460b      	mov	r3, r1
 80066a4:	f513 6a01 	adds.w	sl, r3, #2064	; 0x810
 80066a8:	4613      	mov	r3, r2
 80066aa:	f143 0b00 	adc.w	fp, r3, #0
 80066ae:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80066b2:	00db      	lsls	r3, r3, #3
 80066b4:	2200      	movs	r2, #0
 80066b6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80066ba:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 80066be:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 80066c2:	460b      	mov	r3, r1
 80066c4:	4553      	cmp	r3, sl
 80066c6:	4613      	mov	r3, r2
 80066c8:	eb73 030b 	sbcs.w	r3, r3, fp
 80066cc:	d205      	bcs.n	80066da <uavcan_register_Value_1_0_serialize_+0x4da>
 80066ce:	4b9a      	ldr	r3, [pc, #616]	; (8006938 <uavcan_register_Value_1_0_serialize_+0x738>)
 80066d0:	4a94      	ldr	r2, [pc, #592]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 80066d2:	21fb      	movs	r1, #251	; 0xfb
 80066d4:	4894      	ldr	r0, [pc, #592]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 80066d6:	f007 fe17 	bl	800e308 <__assert_func>
        size_t _size_bytes3_ = 258UL;  // Nested object (max) size, in bytes.
 80066da:	f44f 7381 	mov.w	r3, #258	; 0x102
 80066de:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80066e2:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80066e6:	f003 0307 	and.w	r3, r3, #7
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d005      	beq.n	80066fa <uavcan_register_Value_1_0_serialize_+0x4fa>
 80066ee:	4b91      	ldr	r3, [pc, #580]	; (8006934 <uavcan_register_Value_1_0_serialize_+0x734>)
 80066f0:	4a8c      	ldr	r2, [pc, #560]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 80066f2:	21fd      	movs	r1, #253	; 0xfd
 80066f4:	488c      	ldr	r0, [pc, #560]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 80066f6:	f007 fe07 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes3_) <= capacity_bytes);
 80066fa:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80066fe:	08da      	lsrs	r2, r3, #3
 8006700:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8006704:	4413      	add	r3, r2
 8006706:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800670a:	429a      	cmp	r2, r3
 800670c:	d205      	bcs.n	800671a <uavcan_register_Value_1_0_serialize_+0x51a>
 800670e:	4b8b      	ldr	r3, [pc, #556]	; (800693c <uavcan_register_Value_1_0_serialize_+0x73c>)
 8006710:	4a84      	ldr	r2, [pc, #528]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 8006712:	21fe      	movs	r1, #254	; 0xfe
 8006714:	4884      	ldr	r0, [pc, #528]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 8006716:	f007 fdf7 	bl	800e308 <__assert_func>
        int8_t _err3_ = uavcan_primitive_array_Bit_1_0_serialize_(
 800671a:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
            &obj->bit, &buffer[offset_bits / 8U], &_size_bytes3_);
 800671e:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006722:	08db      	lsrs	r3, r3, #3
 8006724:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 8006728:	4413      	add	r3, r2
        int8_t _err3_ = uavcan_primitive_array_Bit_1_0_serialize_(
 800672a:	f507 72ba 	add.w	r2, r7, #372	; 0x174
 800672e:	4619      	mov	r1, r3
 8006730:	f7fd f8ce 	bl	80038d0 <uavcan_primitive_array_Bit_1_0_serialize_>
 8006734:	4603      	mov	r3, r0
 8006736:	f887 318c 	strb.w	r3, [r7, #396]	; 0x18c
        if (_err3_ < 0)
 800673a:	f997 318c 	ldrsb.w	r3, [r7, #396]	; 0x18c
 800673e:	2b00      	cmp	r3, #0
 8006740:	da03      	bge.n	800674a <uavcan_register_Value_1_0_serialize_+0x54a>
        {
            return _err3_;
 8006742:	f997 318c 	ldrsb.w	r3, [r7, #396]	; 0x18c
 8006746:	f001 b8fe 	b.w	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes3_ * 8U) >= 16ULL);
 800674a:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 800674e:	00db      	lsls	r3, r3, #3
 8006750:	2b0f      	cmp	r3, #15
 8006752:	d806      	bhi.n	8006762 <uavcan_register_Value_1_0_serialize_+0x562>
 8006754:	4b7a      	ldr	r3, [pc, #488]	; (8006940 <uavcan_register_Value_1_0_serialize_+0x740>)
 8006756:	4a73      	ldr	r2, [pc, #460]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 8006758:	f44f 7183 	mov.w	r1, #262	; 0x106
 800675c:	4872      	ldr	r0, [pc, #456]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 800675e:	f007 fdd3 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((_size_bytes3_ * 8U) <= 2064ULL);
 8006762:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8006766:	00db      	lsls	r3, r3, #3
 8006768:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 800676c:	d906      	bls.n	800677c <uavcan_register_Value_1_0_serialize_+0x57c>
 800676e:	4b75      	ldr	r3, [pc, #468]	; (8006944 <uavcan_register_Value_1_0_serialize_+0x744>)
 8006770:	4a6c      	ldr	r2, [pc, #432]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 8006772:	f240 1107 	movw	r1, #263	; 0x107
 8006776:	486c      	ldr	r0, [pc, #432]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 8006778:	f007 fdc6 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested object.
 800677c:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8006780:	00db      	lsls	r3, r3, #3
 8006782:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8006786:	4413      	add	r3, r2
 8006788:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 800678c:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8006790:	00db      	lsls	r3, r3, #3
 8006792:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8006796:	429a      	cmp	r2, r3
 8006798:	f241 805f 	bls.w	800785a <uavcan_register_Value_1_0_serialize_+0x165a>
 800679c:	4b64      	ldr	r3, [pc, #400]	; (8006930 <uavcan_register_Value_1_0_serialize_+0x730>)
 800679e:	4a61      	ldr	r2, [pc, #388]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 80067a0:	f240 1109 	movw	r1, #265	; 0x109
 80067a4:	4860      	ldr	r0, [pc, #384]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 80067a6:	f007 fdaf 	bl	800e308 <__assert_func>
    }
    else if (4U == obj->_tag_)  // uavcan.primitive.array.Integer64.1.0 integer64
 80067aa:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80067ae:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80067b2:	2b04      	cmp	r3, #4
 80067b4:	f040 80d0 	bne.w	8006958 <uavcan_register_Value_1_0_serialize_+0x758>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80067b8:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80067bc:	f003 0307 	and.w	r3, r3, #7
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d006      	beq.n	80067d2 <uavcan_register_Value_1_0_serialize_+0x5d2>
 80067c4:	4b5b      	ldr	r3, [pc, #364]	; (8006934 <uavcan_register_Value_1_0_serialize_+0x734>)
 80067c6:	4a57      	ldr	r2, [pc, #348]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 80067c8:	f240 110d 	movw	r1, #269	; 0x10d
 80067cc:	4856      	ldr	r0, [pc, #344]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 80067ce:	f007 fd9b 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80067d2:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80067d6:	f003 0307 	and.w	r3, r3, #7
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d006      	beq.n	80067ec <uavcan_register_Value_1_0_serialize_+0x5ec>
 80067de:	4b55      	ldr	r3, [pc, #340]	; (8006934 <uavcan_register_Value_1_0_serialize_+0x734>)
 80067e0:	4a50      	ldr	r2, [pc, #320]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 80067e2:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80067e6:	4850      	ldr	r0, [pc, #320]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 80067e8:	f007 fd8e 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 80067ec:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80067f0:	2200      	movs	r2, #0
 80067f2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80067f6:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 80067fa:	f640 0308 	movw	r3, #2056	; 0x808
 80067fe:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	; 0x100
 8006802:	4602      	mov	r2, r0
 8006804:	18d3      	adds	r3, r2, r3
 8006806:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800680a:	460b      	mov	r3, r1
 800680c:	f143 0300 	adc.w	r3, r3, #0
 8006810:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006814:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8006818:	00db      	lsls	r3, r3, #3
 800681a:	2200      	movs	r2, #0
 800681c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006820:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8006824:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 8006828:	4623      	mov	r3, r4
 800682a:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 800682e:	4602      	mov	r2, r0
 8006830:	4293      	cmp	r3, r2
 8006832:	462b      	mov	r3, r5
 8006834:	460a      	mov	r2, r1
 8006836:	4193      	sbcs	r3, r2
 8006838:	d206      	bcs.n	8006848 <uavcan_register_Value_1_0_serialize_+0x648>
 800683a:	4b43      	ldr	r3, [pc, #268]	; (8006948 <uavcan_register_Value_1_0_serialize_+0x748>)
 800683c:	4a39      	ldr	r2, [pc, #228]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 800683e:	f240 110f 	movw	r1, #271	; 0x10f
 8006842:	4839      	ldr	r0, [pc, #228]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 8006844:	f007 fd60 	bl	800e308 <__assert_func>
        size_t _size_bytes4_ = 257UL;  // Nested object (max) size, in bytes.
 8006848:	f240 1301 	movw	r3, #257	; 0x101
 800684c:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006850:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006854:	f003 0307 	and.w	r3, r3, #7
 8006858:	2b00      	cmp	r3, #0
 800685a:	d006      	beq.n	800686a <uavcan_register_Value_1_0_serialize_+0x66a>
 800685c:	4b35      	ldr	r3, [pc, #212]	; (8006934 <uavcan_register_Value_1_0_serialize_+0x734>)
 800685e:	4a31      	ldr	r2, [pc, #196]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 8006860:	f240 1111 	movw	r1, #273	; 0x111
 8006864:	4830      	ldr	r0, [pc, #192]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 8006866:	f007 fd4f 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes4_) <= capacity_bytes);
 800686a:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800686e:	08da      	lsrs	r2, r3, #3
 8006870:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8006874:	4413      	add	r3, r2
 8006876:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800687a:	429a      	cmp	r2, r3
 800687c:	d206      	bcs.n	800688c <uavcan_register_Value_1_0_serialize_+0x68c>
 800687e:	4b33      	ldr	r3, [pc, #204]	; (800694c <uavcan_register_Value_1_0_serialize_+0x74c>)
 8006880:	4a28      	ldr	r2, [pc, #160]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 8006882:	f44f 7189 	mov.w	r1, #274	; 0x112
 8006886:	4828      	ldr	r0, [pc, #160]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 8006888:	f007 fd3e 	bl	800e308 <__assert_func>
        int8_t _err4_ = uavcan_primitive_array_Integer64_1_0_serialize_(
 800688c:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
            &obj->integer64, &buffer[offset_bits / 8U], &_size_bytes4_);
 8006890:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006894:	08db      	lsrs	r3, r3, #3
 8006896:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 800689a:	4413      	add	r3, r2
        int8_t _err4_ = uavcan_primitive_array_Integer64_1_0_serialize_(
 800689c:	f507 72b8 	add.w	r2, r7, #368	; 0x170
 80068a0:	4619      	mov	r1, r3
 80068a2:	f7fd fd65 	bl	8004370 <uavcan_primitive_array_Integer64_1_0_serialize_>
 80068a6:	4603      	mov	r3, r0
 80068a8:	f887 318d 	strb.w	r3, [r7, #397]	; 0x18d
        if (_err4_ < 0)
 80068ac:	f997 318d 	ldrsb.w	r3, [r7, #397]	; 0x18d
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	da03      	bge.n	80068bc <uavcan_register_Value_1_0_serialize_+0x6bc>
        {
            return _err4_;
 80068b4:	f997 318d 	ldrsb.w	r3, [r7, #397]	; 0x18d
 80068b8:	f001 b845 	b.w	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes4_ * 8U) >= 8ULL);
 80068bc:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 80068c0:	00db      	lsls	r3, r3, #3
 80068c2:	2b07      	cmp	r3, #7
 80068c4:	d806      	bhi.n	80068d4 <uavcan_register_Value_1_0_serialize_+0x6d4>
 80068c6:	4b22      	ldr	r3, [pc, #136]	; (8006950 <uavcan_register_Value_1_0_serialize_+0x750>)
 80068c8:	4a16      	ldr	r2, [pc, #88]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 80068ca:	f44f 718d 	mov.w	r1, #282	; 0x11a
 80068ce:	4816      	ldr	r0, [pc, #88]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 80068d0:	f007 fd1a 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((_size_bytes4_ * 8U) <= 2056ULL);
 80068d4:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 80068d8:	00db      	lsls	r3, r3, #3
 80068da:	f640 0208 	movw	r2, #2056	; 0x808
 80068de:	4293      	cmp	r3, r2
 80068e0:	d906      	bls.n	80068f0 <uavcan_register_Value_1_0_serialize_+0x6f0>
 80068e2:	4b1c      	ldr	r3, [pc, #112]	; (8006954 <uavcan_register_Value_1_0_serialize_+0x754>)
 80068e4:	4a0f      	ldr	r2, [pc, #60]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 80068e6:	f240 111b 	movw	r1, #283	; 0x11b
 80068ea:	480f      	ldr	r0, [pc, #60]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 80068ec:	f007 fd0c 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes4_ * 8U;  // Advance by the size of the nested object.
 80068f0:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 80068f4:	00db      	lsls	r3, r3, #3
 80068f6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80068fa:	4413      	add	r3, r2
 80068fc:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 8006900:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8006904:	00db      	lsls	r3, r3, #3
 8006906:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800690a:	429a      	cmp	r2, r3
 800690c:	f240 87a5 	bls.w	800785a <uavcan_register_Value_1_0_serialize_+0x165a>
 8006910:	4b07      	ldr	r3, [pc, #28]	; (8006930 <uavcan_register_Value_1_0_serialize_+0x730>)
 8006912:	4a04      	ldr	r2, [pc, #16]	; (8006924 <uavcan_register_Value_1_0_serialize_+0x724>)
 8006914:	f240 111d 	movw	r1, #285	; 0x11d
 8006918:	4803      	ldr	r0, [pc, #12]	; (8006928 <uavcan_register_Value_1_0_serialize_+0x728>)
 800691a:	f007 fcf5 	bl	800e308 <__assert_func>
 800691e:	bf00      	nop
 8006920:	08011cf4 	.word	0x08011cf4
 8006924:	0801361c 	.word	0x0801361c
 8006928:	08011bc0 	.word	0x08011bc0
 800692c:	08011d14 	.word	0x08011d14
 8006930:	08011184 	.word	0x08011184
 8006934:	08010f50 	.word	0x08010f50
 8006938:	080115a0 	.word	0x080115a0
 800693c:	08011d34 	.word	0x08011d34
 8006940:	08011d6c 	.word	0x08011d6c
 8006944:	08011d8c 	.word	0x08011d8c
 8006948:	080114b4 	.word	0x080114b4
 800694c:	08011dac 	.word	0x08011dac
 8006950:	08011de4 	.word	0x08011de4
 8006954:	08011e04 	.word	0x08011e04
    }
    else if (5U == obj->_tag_)  // uavcan.primitive.array.Integer32.1.0 integer32
 8006958:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800695c:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8006960:	2b05      	cmp	r3, #5
 8006962:	f040 80b3 	bne.w	8006acc <uavcan_register_Value_1_0_serialize_+0x8cc>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006966:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800696a:	f003 0307 	and.w	r3, r3, #7
 800696e:	2b00      	cmp	r3, #0
 8006970:	d006      	beq.n	8006980 <uavcan_register_Value_1_0_serialize_+0x780>
 8006972:	4bc4      	ldr	r3, [pc, #784]	; (8006c84 <uavcan_register_Value_1_0_serialize_+0xa84>)
 8006974:	4ac4      	ldr	r2, [pc, #784]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 8006976:	f240 1121 	movw	r1, #289	; 0x121
 800697a:	48c4      	ldr	r0, [pc, #784]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 800697c:	f007 fcc4 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006980:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006984:	f003 0307 	and.w	r3, r3, #7
 8006988:	2b00      	cmp	r3, #0
 800698a:	d006      	beq.n	800699a <uavcan_register_Value_1_0_serialize_+0x79a>
 800698c:	4bbd      	ldr	r3, [pc, #756]	; (8006c84 <uavcan_register_Value_1_0_serialize_+0xa84>)
 800698e:	4abe      	ldr	r2, [pc, #760]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 8006990:	f44f 7191 	mov.w	r1, #290	; 0x122
 8006994:	48bd      	ldr	r0, [pc, #756]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 8006996:	f007 fcb7 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 800699a:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800699e:	2200      	movs	r2, #0
 80069a0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80069a4:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80069a8:	f640 0308 	movw	r3, #2056	; 0x808
 80069ac:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 80069b0:	4602      	mov	r2, r0
 80069b2:	18d3      	adds	r3, r2, r3
 80069b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80069b8:	460b      	mov	r3, r1
 80069ba:	f143 0300 	adc.w	r3, r3, #0
 80069be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80069c2:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80069c6:	00db      	lsls	r3, r3, #3
 80069c8:	2200      	movs	r2, #0
 80069ca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80069ce:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80069d2:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 80069d6:	4623      	mov	r3, r4
 80069d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80069dc:	4602      	mov	r2, r0
 80069de:	4293      	cmp	r3, r2
 80069e0:	462b      	mov	r3, r5
 80069e2:	460a      	mov	r2, r1
 80069e4:	4193      	sbcs	r3, r2
 80069e6:	d206      	bcs.n	80069f6 <uavcan_register_Value_1_0_serialize_+0x7f6>
 80069e8:	4ba9      	ldr	r3, [pc, #676]	; (8006c90 <uavcan_register_Value_1_0_serialize_+0xa90>)
 80069ea:	4aa7      	ldr	r2, [pc, #668]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 80069ec:	f240 1123 	movw	r1, #291	; 0x123
 80069f0:	48a6      	ldr	r0, [pc, #664]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 80069f2:	f007 fc89 	bl	800e308 <__assert_func>
        size_t _size_bytes5_ = 257UL;  // Nested object (max) size, in bytes.
 80069f6:	f240 1301 	movw	r3, #257	; 0x101
 80069fa:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80069fe:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006a02:	f003 0307 	and.w	r3, r3, #7
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d006      	beq.n	8006a18 <uavcan_register_Value_1_0_serialize_+0x818>
 8006a0a:	4b9e      	ldr	r3, [pc, #632]	; (8006c84 <uavcan_register_Value_1_0_serialize_+0xa84>)
 8006a0c:	4a9e      	ldr	r2, [pc, #632]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 8006a0e:	f240 1125 	movw	r1, #293	; 0x125
 8006a12:	489e      	ldr	r0, [pc, #632]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 8006a14:	f007 fc78 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes5_) <= capacity_bytes);
 8006a18:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006a1c:	08da      	lsrs	r2, r3, #3
 8006a1e:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8006a22:	4413      	add	r3, r2
 8006a24:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8006a28:	429a      	cmp	r2, r3
 8006a2a:	d206      	bcs.n	8006a3a <uavcan_register_Value_1_0_serialize_+0x83a>
 8006a2c:	4b99      	ldr	r3, [pc, #612]	; (8006c94 <uavcan_register_Value_1_0_serialize_+0xa94>)
 8006a2e:	4a96      	ldr	r2, [pc, #600]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 8006a30:	f44f 7193 	mov.w	r1, #294	; 0x126
 8006a34:	4895      	ldr	r0, [pc, #596]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 8006a36:	f007 fc67 	bl	800e308 <__assert_func>
        int8_t _err5_ = uavcan_primitive_array_Integer32_1_0_serialize_(
 8006a3a:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
            &obj->integer32, &buffer[offset_bits / 8U], &_size_bytes5_);
 8006a3e:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006a42:	08db      	lsrs	r3, r3, #3
 8006a44:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 8006a48:	4413      	add	r3, r2
        int8_t _err5_ = uavcan_primitive_array_Integer32_1_0_serialize_(
 8006a4a:	f507 72b6 	add.w	r2, r7, #364	; 0x16c
 8006a4e:	4619      	mov	r1, r3
 8006a50:	f7fd faaa 	bl	8003fa8 <uavcan_primitive_array_Integer32_1_0_serialize_>
 8006a54:	4603      	mov	r3, r0
 8006a56:	f887 318e 	strb.w	r3, [r7, #398]	; 0x18e
        if (_err5_ < 0)
 8006a5a:	f997 318e 	ldrsb.w	r3, [r7, #398]	; 0x18e
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	da03      	bge.n	8006a6a <uavcan_register_Value_1_0_serialize_+0x86a>
        {
            return _err5_;
 8006a62:	f997 318e 	ldrsb.w	r3, [r7, #398]	; 0x18e
 8006a66:	f000 bf6e 	b.w	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) >= 8ULL);
 8006a6a:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8006a6e:	00db      	lsls	r3, r3, #3
 8006a70:	2b07      	cmp	r3, #7
 8006a72:	d806      	bhi.n	8006a82 <uavcan_register_Value_1_0_serialize_+0x882>
 8006a74:	4b88      	ldr	r3, [pc, #544]	; (8006c98 <uavcan_register_Value_1_0_serialize_+0xa98>)
 8006a76:	4a84      	ldr	r2, [pc, #528]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 8006a78:	f44f 7197 	mov.w	r1, #302	; 0x12e
 8006a7c:	4883      	ldr	r0, [pc, #524]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 8006a7e:	f007 fc43 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) <= 2056ULL);
 8006a82:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8006a86:	00db      	lsls	r3, r3, #3
 8006a88:	f640 0208 	movw	r2, #2056	; 0x808
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d906      	bls.n	8006a9e <uavcan_register_Value_1_0_serialize_+0x89e>
 8006a90:	4b82      	ldr	r3, [pc, #520]	; (8006c9c <uavcan_register_Value_1_0_serialize_+0xa9c>)
 8006a92:	4a7d      	ldr	r2, [pc, #500]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 8006a94:	f240 112f 	movw	r1, #303	; 0x12f
 8006a98:	487c      	ldr	r0, [pc, #496]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 8006a9a:	f007 fc35 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes5_ * 8U;  // Advance by the size of the nested object.
 8006a9e:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8006aa2:	00db      	lsls	r3, r3, #3
 8006aa4:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8006aa8:	4413      	add	r3, r2
 8006aaa:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 8006aae:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8006ab2:	00db      	lsls	r3, r3, #3
 8006ab4:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	f240 86ce 	bls.w	800785a <uavcan_register_Value_1_0_serialize_+0x165a>
 8006abe:	4b78      	ldr	r3, [pc, #480]	; (8006ca0 <uavcan_register_Value_1_0_serialize_+0xaa0>)
 8006ac0:	4a71      	ldr	r2, [pc, #452]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 8006ac2:	f240 1131 	movw	r1, #305	; 0x131
 8006ac6:	4871      	ldr	r0, [pc, #452]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 8006ac8:	f007 fc1e 	bl	800e308 <__assert_func>
    }
    else if (6U == obj->_tag_)  // uavcan.primitive.array.Integer16.1.0 integer16
 8006acc:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8006ad0:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8006ad4:	2b06      	cmp	r3, #6
 8006ad6:	f040 80b3 	bne.w	8006c40 <uavcan_register_Value_1_0_serialize_+0xa40>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006ada:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006ade:	f003 0307 	and.w	r3, r3, #7
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d006      	beq.n	8006af4 <uavcan_register_Value_1_0_serialize_+0x8f4>
 8006ae6:	4b67      	ldr	r3, [pc, #412]	; (8006c84 <uavcan_register_Value_1_0_serialize_+0xa84>)
 8006ae8:	4a67      	ldr	r2, [pc, #412]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 8006aea:	f240 1135 	movw	r1, #309	; 0x135
 8006aee:	4867      	ldr	r0, [pc, #412]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 8006af0:	f007 fc0a 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006af4:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006af8:	f003 0307 	and.w	r3, r3, #7
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d006      	beq.n	8006b0e <uavcan_register_Value_1_0_serialize_+0x90e>
 8006b00:	4b60      	ldr	r3, [pc, #384]	; (8006c84 <uavcan_register_Value_1_0_serialize_+0xa84>)
 8006b02:	4a61      	ldr	r2, [pc, #388]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 8006b04:	f44f 719b 	mov.w	r1, #310	; 0x136
 8006b08:	4860      	ldr	r0, [pc, #384]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 8006b0a:	f007 fbfd 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 8006b0e:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006b12:	2200      	movs	r2, #0
 8006b14:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006b18:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006b1c:	f640 0308 	movw	r3, #2056	; 0x808
 8006b20:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8006b24:	4602      	mov	r2, r0
 8006b26:	18d3      	adds	r3, r2, r3
 8006b28:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006b2c:	460b      	mov	r3, r1
 8006b2e:	f143 0300 	adc.w	r3, r3, #0
 8006b32:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006b36:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8006b3a:	00db      	lsls	r3, r3, #3
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006b42:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006b46:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	; 0xc0
 8006b4a:	4623      	mov	r3, r4
 8006b4c:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006b50:	4602      	mov	r2, r0
 8006b52:	4293      	cmp	r3, r2
 8006b54:	462b      	mov	r3, r5
 8006b56:	460a      	mov	r2, r1
 8006b58:	4193      	sbcs	r3, r2
 8006b5a:	d206      	bcs.n	8006b6a <uavcan_register_Value_1_0_serialize_+0x96a>
 8006b5c:	4b4c      	ldr	r3, [pc, #304]	; (8006c90 <uavcan_register_Value_1_0_serialize_+0xa90>)
 8006b5e:	4a4a      	ldr	r2, [pc, #296]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 8006b60:	f240 1137 	movw	r1, #311	; 0x137
 8006b64:	4849      	ldr	r0, [pc, #292]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 8006b66:	f007 fbcf 	bl	800e308 <__assert_func>
        size_t _size_bytes6_ = 257UL;  // Nested object (max) size, in bytes.
 8006b6a:	f240 1301 	movw	r3, #257	; 0x101
 8006b6e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006b72:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006b76:	f003 0307 	and.w	r3, r3, #7
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d006      	beq.n	8006b8c <uavcan_register_Value_1_0_serialize_+0x98c>
 8006b7e:	4b41      	ldr	r3, [pc, #260]	; (8006c84 <uavcan_register_Value_1_0_serialize_+0xa84>)
 8006b80:	4a41      	ldr	r2, [pc, #260]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 8006b82:	f240 1139 	movw	r1, #313	; 0x139
 8006b86:	4841      	ldr	r0, [pc, #260]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 8006b88:	f007 fbbe 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes6_) <= capacity_bytes);
 8006b8c:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006b90:	08da      	lsrs	r2, r3, #3
 8006b92:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8006b96:	4413      	add	r3, r2
 8006b98:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	d206      	bcs.n	8006bae <uavcan_register_Value_1_0_serialize_+0x9ae>
 8006ba0:	4b40      	ldr	r3, [pc, #256]	; (8006ca4 <uavcan_register_Value_1_0_serialize_+0xaa4>)
 8006ba2:	4a39      	ldr	r2, [pc, #228]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 8006ba4:	f44f 719d 	mov.w	r1, #314	; 0x13a
 8006ba8:	4838      	ldr	r0, [pc, #224]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 8006baa:	f007 fbad 	bl	800e308 <__assert_func>
        int8_t _err6_ = uavcan_primitive_array_Integer16_1_0_serialize_(
 8006bae:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
            &obj->integer16, &buffer[offset_bits / 8U], &_size_bytes6_);
 8006bb2:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006bb6:	08db      	lsrs	r3, r3, #3
 8006bb8:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 8006bbc:	4413      	add	r3, r2
        int8_t _err6_ = uavcan_primitive_array_Integer16_1_0_serialize_(
 8006bbe:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8006bc2:	4619      	mov	r1, r3
 8006bc4:	f7fd f80a 	bl	8003bdc <uavcan_primitive_array_Integer16_1_0_serialize_>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	f887 318f 	strb.w	r3, [r7, #399]	; 0x18f
        if (_err6_ < 0)
 8006bce:	f997 318f 	ldrsb.w	r3, [r7, #399]	; 0x18f
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	da03      	bge.n	8006bde <uavcan_register_Value_1_0_serialize_+0x9de>
        {
            return _err6_;
 8006bd6:	f997 318f 	ldrsb.w	r3, [r7, #399]	; 0x18f
 8006bda:	f000 beb4 	b.w	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes6_ * 8U) >= 8ULL);
 8006bde:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8006be2:	00db      	lsls	r3, r3, #3
 8006be4:	2b07      	cmp	r3, #7
 8006be6:	d806      	bhi.n	8006bf6 <uavcan_register_Value_1_0_serialize_+0x9f6>
 8006be8:	4b2f      	ldr	r3, [pc, #188]	; (8006ca8 <uavcan_register_Value_1_0_serialize_+0xaa8>)
 8006bea:	4a27      	ldr	r2, [pc, #156]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 8006bec:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8006bf0:	4826      	ldr	r0, [pc, #152]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 8006bf2:	f007 fb89 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((_size_bytes6_ * 8U) <= 2056ULL);
 8006bf6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8006bfa:	00db      	lsls	r3, r3, #3
 8006bfc:	f640 0208 	movw	r2, #2056	; 0x808
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d906      	bls.n	8006c12 <uavcan_register_Value_1_0_serialize_+0xa12>
 8006c04:	4b29      	ldr	r3, [pc, #164]	; (8006cac <uavcan_register_Value_1_0_serialize_+0xaac>)
 8006c06:	4a20      	ldr	r2, [pc, #128]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 8006c08:	f240 1143 	movw	r1, #323	; 0x143
 8006c0c:	481f      	ldr	r0, [pc, #124]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 8006c0e:	f007 fb7b 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes6_ * 8U;  // Advance by the size of the nested object.
 8006c12:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8006c16:	00db      	lsls	r3, r3, #3
 8006c18:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8006c1c:	4413      	add	r3, r2
 8006c1e:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 8006c22:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8006c26:	00db      	lsls	r3, r3, #3
 8006c28:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	f240 8614 	bls.w	800785a <uavcan_register_Value_1_0_serialize_+0x165a>
 8006c32:	4b1b      	ldr	r3, [pc, #108]	; (8006ca0 <uavcan_register_Value_1_0_serialize_+0xaa0>)
 8006c34:	4a14      	ldr	r2, [pc, #80]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 8006c36:	f240 1145 	movw	r1, #325	; 0x145
 8006c3a:	4814      	ldr	r0, [pc, #80]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 8006c3c:	f007 fb64 	bl	800e308 <__assert_func>
    }
    else if (7U == obj->_tag_)  // uavcan.primitive.array.Integer8.1.0 integer8
 8006c40:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8006c44:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8006c48:	2b07      	cmp	r3, #7
 8006c4a:	f040 80c8 	bne.w	8006dde <uavcan_register_Value_1_0_serialize_+0xbde>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006c4e:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006c52:	f003 0307 	and.w	r3, r3, #7
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d006      	beq.n	8006c68 <uavcan_register_Value_1_0_serialize_+0xa68>
 8006c5a:	4b0a      	ldr	r3, [pc, #40]	; (8006c84 <uavcan_register_Value_1_0_serialize_+0xa84>)
 8006c5c:	4a0a      	ldr	r2, [pc, #40]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 8006c5e:	f240 1149 	movw	r1, #329	; 0x149
 8006c62:	480a      	ldr	r0, [pc, #40]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 8006c64:	f007 fb50 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006c68:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006c6c:	f003 0307 	and.w	r3, r3, #7
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d01d      	beq.n	8006cb0 <uavcan_register_Value_1_0_serialize_+0xab0>
 8006c74:	4b03      	ldr	r3, [pc, #12]	; (8006c84 <uavcan_register_Value_1_0_serialize_+0xa84>)
 8006c76:	4a04      	ldr	r2, [pc, #16]	; (8006c88 <uavcan_register_Value_1_0_serialize_+0xa88>)
 8006c78:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8006c7c:	4803      	ldr	r0, [pc, #12]	; (8006c8c <uavcan_register_Value_1_0_serialize_+0xa8c>)
 8006c7e:	f007 fb43 	bl	800e308 <__assert_func>
 8006c82:	bf00      	nop
 8006c84:	08010f50 	.word	0x08010f50
 8006c88:	0801361c 	.word	0x0801361c
 8006c8c:	08011bc0 	.word	0x08011bc0
 8006c90:	080114b4 	.word	0x080114b4
 8006c94:	08011e24 	.word	0x08011e24
 8006c98:	08011e5c 	.word	0x08011e5c
 8006c9c:	08011e7c 	.word	0x08011e7c
 8006ca0:	08011184 	.word	0x08011184
 8006ca4:	08011e9c 	.word	0x08011e9c
 8006ca8:	08011ed4 	.word	0x08011ed4
 8006cac:	08011ef4 	.word	0x08011ef4
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
 8006cb0:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006cba:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006cbe:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8006cc2:	460b      	mov	r3, r1
 8006cc4:	f513 6301 	adds.w	r3, r3, #2064	; 0x810
 8006cc8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006ccc:	4613      	mov	r3, r2
 8006cce:	f143 0300 	adc.w	r3, r3, #0
 8006cd2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006cd6:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8006cda:	00db      	lsls	r3, r3, #3
 8006cdc:	2200      	movs	r2, #0
 8006cde:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006ce2:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006ce6:	e9d7 452a 	ldrd	r4, r5, [r7, #168]	; 0xa8
 8006cea:	4623      	mov	r3, r4
 8006cec:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	462b      	mov	r3, r5
 8006cf6:	460a      	mov	r2, r1
 8006cf8:	4193      	sbcs	r3, r2
 8006cfa:	d206      	bcs.n	8006d0a <uavcan_register_Value_1_0_serialize_+0xb0a>
 8006cfc:	4bc4      	ldr	r3, [pc, #784]	; (8007010 <uavcan_register_Value_1_0_serialize_+0xe10>)
 8006cfe:	4ac5      	ldr	r2, [pc, #788]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8006d00:	f240 114b 	movw	r1, #331	; 0x14b
 8006d04:	48c4      	ldr	r0, [pc, #784]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 8006d06:	f007 faff 	bl	800e308 <__assert_func>
        size_t _size_bytes7_ = 258UL;  // Nested object (max) size, in bytes.
 8006d0a:	f44f 7381 	mov.w	r3, #258	; 0x102
 8006d0e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006d12:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006d16:	f003 0307 	and.w	r3, r3, #7
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d006      	beq.n	8006d2c <uavcan_register_Value_1_0_serialize_+0xb2c>
 8006d1e:	4bbf      	ldr	r3, [pc, #764]	; (800701c <uavcan_register_Value_1_0_serialize_+0xe1c>)
 8006d20:	4abc      	ldr	r2, [pc, #752]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8006d22:	f240 114d 	movw	r1, #333	; 0x14d
 8006d26:	48bc      	ldr	r0, [pc, #752]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 8006d28:	f007 faee 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes7_) <= capacity_bytes);
 8006d2c:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006d30:	08da      	lsrs	r2, r3, #3
 8006d32:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8006d36:	4413      	add	r3, r2
 8006d38:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d206      	bcs.n	8006d4e <uavcan_register_Value_1_0_serialize_+0xb4e>
 8006d40:	4bb7      	ldr	r3, [pc, #732]	; (8007020 <uavcan_register_Value_1_0_serialize_+0xe20>)
 8006d42:	4ab4      	ldr	r2, [pc, #720]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8006d44:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 8006d48:	48b3      	ldr	r0, [pc, #716]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 8006d4a:	f007 fadd 	bl	800e308 <__assert_func>
        int8_t _err7_ = uavcan_primitive_array_Integer8_1_0_serialize_(
 8006d4e:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
            &obj->integer8, &buffer[offset_bits / 8U], &_size_bytes7_);
 8006d52:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006d56:	08db      	lsrs	r3, r3, #3
 8006d58:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 8006d5c:	4413      	add	r3, r2
        int8_t _err7_ = uavcan_primitive_array_Integer8_1_0_serialize_(
 8006d5e:	f507 72b2 	add.w	r2, r7, #356	; 0x164
 8006d62:	4619      	mov	r1, r3
 8006d64:	f7fd fce8 	bl	8004738 <uavcan_primitive_array_Integer8_1_0_serialize_>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	f887 3190 	strb.w	r3, [r7, #400]	; 0x190
        if (_err7_ < 0)
 8006d6e:	f997 3190 	ldrsb.w	r3, [r7, #400]	; 0x190
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	da03      	bge.n	8006d7e <uavcan_register_Value_1_0_serialize_+0xb7e>
        {
            return _err7_;
 8006d76:	f997 3190 	ldrsb.w	r3, [r7, #400]	; 0x190
 8006d7a:	f000 bde4 	b.w	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes7_ * 8U) >= 16ULL);
 8006d7e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8006d82:	00db      	lsls	r3, r3, #3
 8006d84:	2b0f      	cmp	r3, #15
 8006d86:	d806      	bhi.n	8006d96 <uavcan_register_Value_1_0_serialize_+0xb96>
 8006d88:	4ba6      	ldr	r3, [pc, #664]	; (8007024 <uavcan_register_Value_1_0_serialize_+0xe24>)
 8006d8a:	4aa2      	ldr	r2, [pc, #648]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8006d8c:	f44f 71ab 	mov.w	r1, #342	; 0x156
 8006d90:	48a1      	ldr	r0, [pc, #644]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 8006d92:	f007 fab9 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((_size_bytes7_ * 8U) <= 2064ULL);
 8006d96:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8006d9a:	00db      	lsls	r3, r3, #3
 8006d9c:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8006da0:	d906      	bls.n	8006db0 <uavcan_register_Value_1_0_serialize_+0xbb0>
 8006da2:	4ba1      	ldr	r3, [pc, #644]	; (8007028 <uavcan_register_Value_1_0_serialize_+0xe28>)
 8006da4:	4a9b      	ldr	r2, [pc, #620]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8006da6:	f240 1157 	movw	r1, #343	; 0x157
 8006daa:	489b      	ldr	r0, [pc, #620]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 8006dac:	f007 faac 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes7_ * 8U;  // Advance by the size of the nested object.
 8006db0:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8006db4:	00db      	lsls	r3, r3, #3
 8006db6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8006dba:	4413      	add	r3, r2
 8006dbc:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 8006dc0:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8006dc4:	00db      	lsls	r3, r3, #3
 8006dc6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8006dca:	429a      	cmp	r2, r3
 8006dcc:	f240 8545 	bls.w	800785a <uavcan_register_Value_1_0_serialize_+0x165a>
 8006dd0:	4b96      	ldr	r3, [pc, #600]	; (800702c <uavcan_register_Value_1_0_serialize_+0xe2c>)
 8006dd2:	4a90      	ldr	r2, [pc, #576]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8006dd4:	f240 1159 	movw	r1, #345	; 0x159
 8006dd8:	488f      	ldr	r0, [pc, #572]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 8006dda:	f007 fa95 	bl	800e308 <__assert_func>
    }
    else if (8U == obj->_tag_)  // uavcan.primitive.array.Natural64.1.0 natural64
 8006dde:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8006de2:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8006de6:	2b08      	cmp	r3, #8
 8006de8:	f040 80b3 	bne.w	8006f52 <uavcan_register_Value_1_0_serialize_+0xd52>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006dec:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006df0:	f003 0307 	and.w	r3, r3, #7
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d006      	beq.n	8006e06 <uavcan_register_Value_1_0_serialize_+0xc06>
 8006df8:	4b88      	ldr	r3, [pc, #544]	; (800701c <uavcan_register_Value_1_0_serialize_+0xe1c>)
 8006dfa:	4a86      	ldr	r2, [pc, #536]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8006dfc:	f240 115d 	movw	r1, #349	; 0x15d
 8006e00:	4885      	ldr	r0, [pc, #532]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 8006e02:	f007 fa81 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006e06:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006e0a:	f003 0307 	and.w	r3, r3, #7
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d006      	beq.n	8006e20 <uavcan_register_Value_1_0_serialize_+0xc20>
 8006e12:	4b82      	ldr	r3, [pc, #520]	; (800701c <uavcan_register_Value_1_0_serialize_+0xe1c>)
 8006e14:	4a7f      	ldr	r2, [pc, #508]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8006e16:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8006e1a:	487f      	ldr	r0, [pc, #508]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 8006e1c:	f007 fa74 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 8006e20:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006e24:	2200      	movs	r2, #0
 8006e26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006e2a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006e2e:	f640 0308 	movw	r3, #2056	; 0x808
 8006e32:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8006e36:	4602      	mov	r2, r0
 8006e38:	18d3      	adds	r3, r2, r3
 8006e3a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006e3e:	460b      	mov	r3, r1
 8006e40:	f143 0300 	adc.w	r3, r3, #0
 8006e44:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006e48:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8006e4c:	00db      	lsls	r3, r3, #3
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006e54:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006e58:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006e5c:	4623      	mov	r3, r4
 8006e5e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006e62:	4602      	mov	r2, r0
 8006e64:	4293      	cmp	r3, r2
 8006e66:	462b      	mov	r3, r5
 8006e68:	460a      	mov	r2, r1
 8006e6a:	4193      	sbcs	r3, r2
 8006e6c:	d206      	bcs.n	8006e7c <uavcan_register_Value_1_0_serialize_+0xc7c>
 8006e6e:	4b70      	ldr	r3, [pc, #448]	; (8007030 <uavcan_register_Value_1_0_serialize_+0xe30>)
 8006e70:	4a68      	ldr	r2, [pc, #416]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8006e72:	f240 115f 	movw	r1, #351	; 0x15f
 8006e76:	4868      	ldr	r0, [pc, #416]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 8006e78:	f007 fa46 	bl	800e308 <__assert_func>
        size_t _size_bytes8_ = 257UL;  // Nested object (max) size, in bytes.
 8006e7c:	f240 1301 	movw	r3, #257	; 0x101
 8006e80:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006e84:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006e88:	f003 0307 	and.w	r3, r3, #7
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d006      	beq.n	8006e9e <uavcan_register_Value_1_0_serialize_+0xc9e>
 8006e90:	4b62      	ldr	r3, [pc, #392]	; (800701c <uavcan_register_Value_1_0_serialize_+0xe1c>)
 8006e92:	4a60      	ldr	r2, [pc, #384]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8006e94:	f240 1161 	movw	r1, #353	; 0x161
 8006e98:	485f      	ldr	r0, [pc, #380]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 8006e9a:	f007 fa35 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes8_) <= capacity_bytes);
 8006e9e:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006ea2:	08da      	lsrs	r2, r3, #3
 8006ea4:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8006ea8:	4413      	add	r3, r2
 8006eaa:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8006eae:	429a      	cmp	r2, r3
 8006eb0:	d206      	bcs.n	8006ec0 <uavcan_register_Value_1_0_serialize_+0xcc0>
 8006eb2:	4b60      	ldr	r3, [pc, #384]	; (8007034 <uavcan_register_Value_1_0_serialize_+0xe34>)
 8006eb4:	4a57      	ldr	r2, [pc, #348]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8006eb6:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006eba:	4857      	ldr	r0, [pc, #348]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 8006ebc:	f007 fa24 	bl	800e308 <__assert_func>
        int8_t _err8_ = uavcan_primitive_array_Natural64_1_0_serialize_(
 8006ec0:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
            &obj->natural64, &buffer[offset_bits / 8U], &_size_bytes8_);
 8006ec4:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006ec8:	08db      	lsrs	r3, r3, #3
 8006eca:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 8006ece:	4413      	add	r3, r2
        int8_t _err8_ = uavcan_primitive_array_Natural64_1_0_serialize_(
 8006ed0:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	f7fe f9d7 	bl	8005288 <uavcan_primitive_array_Natural64_1_0_serialize_>
 8006eda:	4603      	mov	r3, r0
 8006edc:	f887 3191 	strb.w	r3, [r7, #401]	; 0x191
        if (_err8_ < 0)
 8006ee0:	f997 3191 	ldrsb.w	r3, [r7, #401]	; 0x191
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	da03      	bge.n	8006ef0 <uavcan_register_Value_1_0_serialize_+0xcf0>
        {
            return _err8_;
 8006ee8:	f997 3191 	ldrsb.w	r3, [r7, #401]	; 0x191
 8006eec:	f000 bd2b 	b.w	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes8_ * 8U) >= 8ULL);
 8006ef0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8006ef4:	00db      	lsls	r3, r3, #3
 8006ef6:	2b07      	cmp	r3, #7
 8006ef8:	d806      	bhi.n	8006f08 <uavcan_register_Value_1_0_serialize_+0xd08>
 8006efa:	4b4f      	ldr	r3, [pc, #316]	; (8007038 <uavcan_register_Value_1_0_serialize_+0xe38>)
 8006efc:	4a45      	ldr	r2, [pc, #276]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8006efe:	f44f 71b5 	mov.w	r1, #362	; 0x16a
 8006f02:	4845      	ldr	r0, [pc, #276]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 8006f04:	f007 fa00 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((_size_bytes8_ * 8U) <= 2056ULL);
 8006f08:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8006f0c:	00db      	lsls	r3, r3, #3
 8006f0e:	f640 0208 	movw	r2, #2056	; 0x808
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d906      	bls.n	8006f24 <uavcan_register_Value_1_0_serialize_+0xd24>
 8006f16:	4b49      	ldr	r3, [pc, #292]	; (800703c <uavcan_register_Value_1_0_serialize_+0xe3c>)
 8006f18:	4a3e      	ldr	r2, [pc, #248]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8006f1a:	f240 116b 	movw	r1, #363	; 0x16b
 8006f1e:	483e      	ldr	r0, [pc, #248]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 8006f20:	f007 f9f2 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes8_ * 8U;  // Advance by the size of the nested object.
 8006f24:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8006f28:	00db      	lsls	r3, r3, #3
 8006f2a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8006f2e:	4413      	add	r3, r2
 8006f30:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 8006f34:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8006f38:	00db      	lsls	r3, r3, #3
 8006f3a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	f240 848b 	bls.w	800785a <uavcan_register_Value_1_0_serialize_+0x165a>
 8006f44:	4b39      	ldr	r3, [pc, #228]	; (800702c <uavcan_register_Value_1_0_serialize_+0xe2c>)
 8006f46:	4a33      	ldr	r2, [pc, #204]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8006f48:	f240 116d 	movw	r1, #365	; 0x16d
 8006f4c:	4832      	ldr	r0, [pc, #200]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 8006f4e:	f007 f9db 	bl	800e308 <__assert_func>
    }
    else if (9U == obj->_tag_)  // uavcan.primitive.array.Natural32.1.0 natural32
 8006f52:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8006f56:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8006f5a:	2b09      	cmp	r3, #9
 8006f5c:	f040 80ca 	bne.w	80070f4 <uavcan_register_Value_1_0_serialize_+0xef4>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006f60:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006f64:	f003 0307 	and.w	r3, r3, #7
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d006      	beq.n	8006f7a <uavcan_register_Value_1_0_serialize_+0xd7a>
 8006f6c:	4b2b      	ldr	r3, [pc, #172]	; (800701c <uavcan_register_Value_1_0_serialize_+0xe1c>)
 8006f6e:	4a29      	ldr	r2, [pc, #164]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8006f70:	f240 1171 	movw	r1, #369	; 0x171
 8006f74:	4828      	ldr	r0, [pc, #160]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 8006f76:	f007 f9c7 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006f7a:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006f7e:	f003 0307 	and.w	r3, r3, #7
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d006      	beq.n	8006f94 <uavcan_register_Value_1_0_serialize_+0xd94>
 8006f86:	4b25      	ldr	r3, [pc, #148]	; (800701c <uavcan_register_Value_1_0_serialize_+0xe1c>)
 8006f88:	4a22      	ldr	r2, [pc, #136]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8006f8a:	f44f 71b9 	mov.w	r1, #370	; 0x172
 8006f8e:	4822      	ldr	r0, [pc, #136]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 8006f90:	f007 f9ba 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 8006f94:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006f9e:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006fa2:	f640 0308 	movw	r3, #2056	; 0x808
 8006fa6:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8006faa:	4602      	mov	r2, r0
 8006fac:	18d3      	adds	r3, r2, r3
 8006fae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006fb2:	460b      	mov	r3, r1
 8006fb4:	f143 0300 	adc.w	r3, r3, #0
 8006fb8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006fbc:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8006fc0:	00db      	lsls	r3, r3, #3
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	67bb      	str	r3, [r7, #120]	; 0x78
 8006fc6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006fc8:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8006fcc:	4623      	mov	r3, r4
 8006fce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	462b      	mov	r3, r5
 8006fd8:	460a      	mov	r2, r1
 8006fda:	4193      	sbcs	r3, r2
 8006fdc:	d206      	bcs.n	8006fec <uavcan_register_Value_1_0_serialize_+0xdec>
 8006fde:	4b14      	ldr	r3, [pc, #80]	; (8007030 <uavcan_register_Value_1_0_serialize_+0xe30>)
 8006fe0:	4a0c      	ldr	r2, [pc, #48]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8006fe2:	f240 1173 	movw	r1, #371	; 0x173
 8006fe6:	480c      	ldr	r0, [pc, #48]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 8006fe8:	f007 f98e 	bl	800e308 <__assert_func>
        size_t _size_bytes9_ = 257UL;  // Nested object (max) size, in bytes.
 8006fec:	f240 1301 	movw	r3, #257	; 0x101
 8006ff0:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8006ff4:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8006ff8:	f003 0307 	and.w	r3, r3, #7
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d01f      	beq.n	8007040 <uavcan_register_Value_1_0_serialize_+0xe40>
 8007000:	4b06      	ldr	r3, [pc, #24]	; (800701c <uavcan_register_Value_1_0_serialize_+0xe1c>)
 8007002:	4a04      	ldr	r2, [pc, #16]	; (8007014 <uavcan_register_Value_1_0_serialize_+0xe14>)
 8007004:	f240 1175 	movw	r1, #373	; 0x175
 8007008:	4803      	ldr	r0, [pc, #12]	; (8007018 <uavcan_register_Value_1_0_serialize_+0xe18>)
 800700a:	f007 f97d 	bl	800e308 <__assert_func>
 800700e:	bf00      	nop
 8007010:	080115a0 	.word	0x080115a0
 8007014:	0801361c 	.word	0x0801361c
 8007018:	08011bc0 	.word	0x08011bc0
 800701c:	08010f50 	.word	0x08010f50
 8007020:	08011f14 	.word	0x08011f14
 8007024:	08011f4c 	.word	0x08011f4c
 8007028:	08011f6c 	.word	0x08011f6c
 800702c:	08011184 	.word	0x08011184
 8007030:	080114b4 	.word	0x080114b4
 8007034:	08011f8c 	.word	0x08011f8c
 8007038:	08011fc4 	.word	0x08011fc4
 800703c:	08011fe4 	.word	0x08011fe4
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes9_) <= capacity_bytes);
 8007040:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8007044:	08da      	lsrs	r2, r3, #3
 8007046:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800704a:	4413      	add	r3, r2
 800704c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8007050:	429a      	cmp	r2, r3
 8007052:	d206      	bcs.n	8007062 <uavcan_register_Value_1_0_serialize_+0xe62>
 8007054:	4bc7      	ldr	r3, [pc, #796]	; (8007374 <uavcan_register_Value_1_0_serialize_+0x1174>)
 8007056:	4ac8      	ldr	r2, [pc, #800]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 8007058:	f44f 71bb 	mov.w	r1, #374	; 0x176
 800705c:	48c7      	ldr	r0, [pc, #796]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 800705e:	f007 f953 	bl	800e308 <__assert_func>
        int8_t _err9_ = uavcan_primitive_array_Natural32_1_0_serialize_(
 8007062:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
            &obj->natural32, &buffer[offset_bits / 8U], &_size_bytes9_);
 8007066:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800706a:	08db      	lsrs	r3, r3, #3
 800706c:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 8007070:	4413      	add	r3, r2
        int8_t _err9_ = uavcan_primitive_array_Natural32_1_0_serialize_(
 8007072:	f507 72ae 	add.w	r2, r7, #348	; 0x15c
 8007076:	4619      	mov	r1, r3
 8007078:	f7fd ff22 	bl	8004ec0 <uavcan_primitive_array_Natural32_1_0_serialize_>
 800707c:	4603      	mov	r3, r0
 800707e:	f887 3192 	strb.w	r3, [r7, #402]	; 0x192
        if (_err9_ < 0)
 8007082:	f997 3192 	ldrsb.w	r3, [r7, #402]	; 0x192
 8007086:	2b00      	cmp	r3, #0
 8007088:	da03      	bge.n	8007092 <uavcan_register_Value_1_0_serialize_+0xe92>
        {
            return _err9_;
 800708a:	f997 3192 	ldrsb.w	r3, [r7, #402]	; 0x192
 800708e:	f000 bc5a 	b.w	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes9_ * 8U) >= 8ULL);
 8007092:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8007096:	00db      	lsls	r3, r3, #3
 8007098:	2b07      	cmp	r3, #7
 800709a:	d806      	bhi.n	80070aa <uavcan_register_Value_1_0_serialize_+0xeaa>
 800709c:	4bb8      	ldr	r3, [pc, #736]	; (8007380 <uavcan_register_Value_1_0_serialize_+0x1180>)
 800709e:	4ab6      	ldr	r2, [pc, #728]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 80070a0:	f44f 71bf 	mov.w	r1, #382	; 0x17e
 80070a4:	48b5      	ldr	r0, [pc, #724]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 80070a6:	f007 f92f 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((_size_bytes9_ * 8U) <= 2056ULL);
 80070aa:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80070ae:	00db      	lsls	r3, r3, #3
 80070b0:	f640 0208 	movw	r2, #2056	; 0x808
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d906      	bls.n	80070c6 <uavcan_register_Value_1_0_serialize_+0xec6>
 80070b8:	4bb2      	ldr	r3, [pc, #712]	; (8007384 <uavcan_register_Value_1_0_serialize_+0x1184>)
 80070ba:	4aaf      	ldr	r2, [pc, #700]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 80070bc:	f240 117f 	movw	r1, #383	; 0x17f
 80070c0:	48ae      	ldr	r0, [pc, #696]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 80070c2:	f007 f921 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes9_ * 8U;  // Advance by the size of the nested object.
 80070c6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80070ca:	00db      	lsls	r3, r3, #3
 80070cc:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80070d0:	4413      	add	r3, r2
 80070d2:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 80070d6:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80070da:	00db      	lsls	r3, r3, #3
 80070dc:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80070e0:	429a      	cmp	r2, r3
 80070e2:	f240 83ba 	bls.w	800785a <uavcan_register_Value_1_0_serialize_+0x165a>
 80070e6:	4ba8      	ldr	r3, [pc, #672]	; (8007388 <uavcan_register_Value_1_0_serialize_+0x1188>)
 80070e8:	4aa3      	ldr	r2, [pc, #652]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 80070ea:	f240 1181 	movw	r1, #385	; 0x181
 80070ee:	48a3      	ldr	r0, [pc, #652]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 80070f0:	f007 f90a 	bl	800e308 <__assert_func>
    }
    else if (10U == obj->_tag_)  // uavcan.primitive.array.Natural16.1.0 natural16
 80070f4:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80070f8:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80070fc:	2b0a      	cmp	r3, #10
 80070fe:	f040 80ac 	bne.w	800725a <uavcan_register_Value_1_0_serialize_+0x105a>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007102:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8007106:	f003 0307 	and.w	r3, r3, #7
 800710a:	2b00      	cmp	r3, #0
 800710c:	d006      	beq.n	800711c <uavcan_register_Value_1_0_serialize_+0xf1c>
 800710e:	4b9f      	ldr	r3, [pc, #636]	; (800738c <uavcan_register_Value_1_0_serialize_+0x118c>)
 8007110:	4a99      	ldr	r2, [pc, #612]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 8007112:	f240 1185 	movw	r1, #389	; 0x185
 8007116:	4899      	ldr	r0, [pc, #612]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 8007118:	f007 f8f6 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800711c:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8007120:	f003 0307 	and.w	r3, r3, #7
 8007124:	2b00      	cmp	r3, #0
 8007126:	d006      	beq.n	8007136 <uavcan_register_Value_1_0_serialize_+0xf36>
 8007128:	4b98      	ldr	r3, [pc, #608]	; (800738c <uavcan_register_Value_1_0_serialize_+0x118c>)
 800712a:	4a93      	ldr	r2, [pc, #588]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 800712c:	f44f 71c3 	mov.w	r1, #390	; 0x186
 8007130:	4892      	ldr	r0, [pc, #584]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 8007132:	f007 f8e9 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 8007136:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800713a:	2200      	movs	r2, #0
 800713c:	673b      	str	r3, [r7, #112]	; 0x70
 800713e:	677a      	str	r2, [r7, #116]	; 0x74
 8007140:	f640 0308 	movw	r3, #2056	; 0x808
 8007144:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8007148:	4602      	mov	r2, r0
 800714a:	18d3      	adds	r3, r2, r3
 800714c:	66bb      	str	r3, [r7, #104]	; 0x68
 800714e:	460b      	mov	r3, r1
 8007150:	f143 0300 	adc.w	r3, r3, #0
 8007154:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007156:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 800715a:	00db      	lsls	r3, r3, #3
 800715c:	2200      	movs	r2, #0
 800715e:	663b      	str	r3, [r7, #96]	; 0x60
 8007160:	667a      	str	r2, [r7, #100]	; 0x64
 8007162:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8007166:	4623      	mov	r3, r4
 8007168:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800716c:	4602      	mov	r2, r0
 800716e:	4293      	cmp	r3, r2
 8007170:	462b      	mov	r3, r5
 8007172:	460a      	mov	r2, r1
 8007174:	4193      	sbcs	r3, r2
 8007176:	d206      	bcs.n	8007186 <uavcan_register_Value_1_0_serialize_+0xf86>
 8007178:	4b85      	ldr	r3, [pc, #532]	; (8007390 <uavcan_register_Value_1_0_serialize_+0x1190>)
 800717a:	4a7f      	ldr	r2, [pc, #508]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 800717c:	f240 1187 	movw	r1, #391	; 0x187
 8007180:	487e      	ldr	r0, [pc, #504]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 8007182:	f007 f8c1 	bl	800e308 <__assert_func>
        size_t _size_bytes10_ = 257UL;  // Nested object (max) size, in bytes.
 8007186:	f240 1301 	movw	r3, #257	; 0x101
 800718a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800718e:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8007192:	f003 0307 	and.w	r3, r3, #7
 8007196:	2b00      	cmp	r3, #0
 8007198:	d006      	beq.n	80071a8 <uavcan_register_Value_1_0_serialize_+0xfa8>
 800719a:	4b7c      	ldr	r3, [pc, #496]	; (800738c <uavcan_register_Value_1_0_serialize_+0x118c>)
 800719c:	4a76      	ldr	r2, [pc, #472]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 800719e:	f240 1189 	movw	r1, #393	; 0x189
 80071a2:	4876      	ldr	r0, [pc, #472]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 80071a4:	f007 f8b0 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes10_) <= capacity_bytes);
 80071a8:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80071ac:	08da      	lsrs	r2, r3, #3
 80071ae:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80071b2:	4413      	add	r3, r2
 80071b4:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80071b8:	429a      	cmp	r2, r3
 80071ba:	d206      	bcs.n	80071ca <uavcan_register_Value_1_0_serialize_+0xfca>
 80071bc:	4b75      	ldr	r3, [pc, #468]	; (8007394 <uavcan_register_Value_1_0_serialize_+0x1194>)
 80071be:	4a6e      	ldr	r2, [pc, #440]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 80071c0:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 80071c4:	486d      	ldr	r0, [pc, #436]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 80071c6:	f007 f89f 	bl	800e308 <__assert_func>
        int8_t _err10_ = uavcan_primitive_array_Natural16_1_0_serialize_(
 80071ca:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
            &obj->natural16, &buffer[offset_bits / 8U], &_size_bytes10_);
 80071ce:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80071d2:	08db      	lsrs	r3, r3, #3
 80071d4:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 80071d8:	4413      	add	r3, r2
        int8_t _err10_ = uavcan_primitive_array_Natural16_1_0_serialize_(
 80071da:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 80071de:	4619      	mov	r1, r3
 80071e0:	f7fd fc88 	bl	8004af4 <uavcan_primitive_array_Natural16_1_0_serialize_>
 80071e4:	4603      	mov	r3, r0
 80071e6:	f887 3193 	strb.w	r3, [r7, #403]	; 0x193
        if (_err10_ < 0)
 80071ea:	f997 3193 	ldrsb.w	r3, [r7, #403]	; 0x193
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	da02      	bge.n	80071f8 <uavcan_register_Value_1_0_serialize_+0xff8>
        {
            return _err10_;
 80071f2:	f997 3193 	ldrsb.w	r3, [r7, #403]	; 0x193
 80071f6:	e3a6      	b.n	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes10_ * 8U) >= 8ULL);
 80071f8:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80071fc:	00db      	lsls	r3, r3, #3
 80071fe:	2b07      	cmp	r3, #7
 8007200:	d806      	bhi.n	8007210 <uavcan_register_Value_1_0_serialize_+0x1010>
 8007202:	4b65      	ldr	r3, [pc, #404]	; (8007398 <uavcan_register_Value_1_0_serialize_+0x1198>)
 8007204:	4a5c      	ldr	r2, [pc, #368]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 8007206:	f44f 71c9 	mov.w	r1, #402	; 0x192
 800720a:	485c      	ldr	r0, [pc, #368]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 800720c:	f007 f87c 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((_size_bytes10_ * 8U) <= 2056ULL);
 8007210:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8007214:	00db      	lsls	r3, r3, #3
 8007216:	f640 0208 	movw	r2, #2056	; 0x808
 800721a:	4293      	cmp	r3, r2
 800721c:	d906      	bls.n	800722c <uavcan_register_Value_1_0_serialize_+0x102c>
 800721e:	4b5f      	ldr	r3, [pc, #380]	; (800739c <uavcan_register_Value_1_0_serialize_+0x119c>)
 8007220:	4a55      	ldr	r2, [pc, #340]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 8007222:	f240 1193 	movw	r1, #403	; 0x193
 8007226:	4855      	ldr	r0, [pc, #340]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 8007228:	f007 f86e 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes10_ * 8U;  // Advance by the size of the nested object.
 800722c:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8007230:	00db      	lsls	r3, r3, #3
 8007232:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8007236:	4413      	add	r3, r2
 8007238:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 800723c:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8007240:	00db      	lsls	r3, r3, #3
 8007242:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8007246:	429a      	cmp	r2, r3
 8007248:	f240 8307 	bls.w	800785a <uavcan_register_Value_1_0_serialize_+0x165a>
 800724c:	4b4e      	ldr	r3, [pc, #312]	; (8007388 <uavcan_register_Value_1_0_serialize_+0x1188>)
 800724e:	4a4a      	ldr	r2, [pc, #296]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 8007250:	f240 1195 	movw	r1, #405	; 0x195
 8007254:	4849      	ldr	r0, [pc, #292]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 8007256:	f007 f857 	bl	800e308 <__assert_func>
    }
    else if (11U == obj->_tag_)  // uavcan.primitive.array.Natural8.1.0 natural8
 800725a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800725e:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8007262:	2b0b      	cmp	r3, #11
 8007264:	f040 80c6 	bne.w	80073f4 <uavcan_register_Value_1_0_serialize_+0x11f4>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007268:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800726c:	f003 0307 	and.w	r3, r3, #7
 8007270:	2b00      	cmp	r3, #0
 8007272:	d006      	beq.n	8007282 <uavcan_register_Value_1_0_serialize_+0x1082>
 8007274:	4b45      	ldr	r3, [pc, #276]	; (800738c <uavcan_register_Value_1_0_serialize_+0x118c>)
 8007276:	4a40      	ldr	r2, [pc, #256]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 8007278:	f240 1199 	movw	r1, #409	; 0x199
 800727c:	483f      	ldr	r0, [pc, #252]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 800727e:	f007 f843 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007282:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8007286:	f003 0307 	and.w	r3, r3, #7
 800728a:	2b00      	cmp	r3, #0
 800728c:	d006      	beq.n	800729c <uavcan_register_Value_1_0_serialize_+0x109c>
 800728e:	4b3f      	ldr	r3, [pc, #252]	; (800738c <uavcan_register_Value_1_0_serialize_+0x118c>)
 8007290:	4a39      	ldr	r2, [pc, #228]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 8007292:	f44f 71cd 	mov.w	r1, #410	; 0x19a
 8007296:	4839      	ldr	r0, [pc, #228]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 8007298:	f007 f836 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
 800729c:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80072a0:	2200      	movs	r2, #0
 80072a2:	65bb      	str	r3, [r7, #88]	; 0x58
 80072a4:	65fa      	str	r2, [r7, #92]	; 0x5c
 80072a6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80072aa:	460b      	mov	r3, r1
 80072ac:	f513 6301 	adds.w	r3, r3, #2064	; 0x810
 80072b0:	653b      	str	r3, [r7, #80]	; 0x50
 80072b2:	4613      	mov	r3, r2
 80072b4:	f143 0300 	adc.w	r3, r3, #0
 80072b8:	657b      	str	r3, [r7, #84]	; 0x54
 80072ba:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80072be:	00db      	lsls	r3, r3, #3
 80072c0:	2200      	movs	r2, #0
 80072c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80072c4:	64fa      	str	r2, [r7, #76]	; 0x4c
 80072c6:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80072ca:	4623      	mov	r3, r4
 80072cc:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80072d0:	4602      	mov	r2, r0
 80072d2:	4293      	cmp	r3, r2
 80072d4:	462b      	mov	r3, r5
 80072d6:	460a      	mov	r2, r1
 80072d8:	4193      	sbcs	r3, r2
 80072da:	d206      	bcs.n	80072ea <uavcan_register_Value_1_0_serialize_+0x10ea>
 80072dc:	4b30      	ldr	r3, [pc, #192]	; (80073a0 <uavcan_register_Value_1_0_serialize_+0x11a0>)
 80072de:	4a26      	ldr	r2, [pc, #152]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 80072e0:	f240 119b 	movw	r1, #411	; 0x19b
 80072e4:	4825      	ldr	r0, [pc, #148]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 80072e6:	f007 f80f 	bl	800e308 <__assert_func>
        size_t _size_bytes11_ = 258UL;  // Nested object (max) size, in bytes.
 80072ea:	f44f 7381 	mov.w	r3, #258	; 0x102
 80072ee:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80072f2:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80072f6:	f003 0307 	and.w	r3, r3, #7
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d006      	beq.n	800730c <uavcan_register_Value_1_0_serialize_+0x110c>
 80072fe:	4b23      	ldr	r3, [pc, #140]	; (800738c <uavcan_register_Value_1_0_serialize_+0x118c>)
 8007300:	4a1d      	ldr	r2, [pc, #116]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 8007302:	f240 119d 	movw	r1, #413	; 0x19d
 8007306:	481d      	ldr	r0, [pc, #116]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 8007308:	f006 fffe 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes11_) <= capacity_bytes);
 800730c:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8007310:	08da      	lsrs	r2, r3, #3
 8007312:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8007316:	4413      	add	r3, r2
 8007318:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800731c:	429a      	cmp	r2, r3
 800731e:	d206      	bcs.n	800732e <uavcan_register_Value_1_0_serialize_+0x112e>
 8007320:	4b20      	ldr	r3, [pc, #128]	; (80073a4 <uavcan_register_Value_1_0_serialize_+0x11a4>)
 8007322:	4a15      	ldr	r2, [pc, #84]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 8007324:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 8007328:	4814      	ldr	r0, [pc, #80]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 800732a:	f006 ffed 	bl	800e308 <__assert_func>
        int8_t _err11_ = uavcan_primitive_array_Natural8_1_0_serialize_(
 800732e:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
            &obj->natural8, &buffer[offset_bits / 8U], &_size_bytes11_);
 8007332:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8007336:	08db      	lsrs	r3, r3, #3
 8007338:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 800733c:	4413      	add	r3, r2
        int8_t _err11_ = uavcan_primitive_array_Natural8_1_0_serialize_(
 800733e:	f507 72aa 	add.w	r2, r7, #340	; 0x154
 8007342:	4619      	mov	r1, r3
 8007344:	f7fe f984 	bl	8005650 <uavcan_primitive_array_Natural8_1_0_serialize_>
 8007348:	4603      	mov	r3, r0
 800734a:	f887 3194 	strb.w	r3, [r7, #404]	; 0x194
        if (_err11_ < 0)
 800734e:	f997 3194 	ldrsb.w	r3, [r7, #404]	; 0x194
 8007352:	2b00      	cmp	r3, #0
 8007354:	da02      	bge.n	800735c <uavcan_register_Value_1_0_serialize_+0x115c>
        {
            return _err11_;
 8007356:	f997 3194 	ldrsb.w	r3, [r7, #404]	; 0x194
 800735a:	e2f4      	b.n	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes11_ * 8U) >= 16ULL);
 800735c:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8007360:	00db      	lsls	r3, r3, #3
 8007362:	2b0f      	cmp	r3, #15
 8007364:	d822      	bhi.n	80073ac <uavcan_register_Value_1_0_serialize_+0x11ac>
 8007366:	4b10      	ldr	r3, [pc, #64]	; (80073a8 <uavcan_register_Value_1_0_serialize_+0x11a8>)
 8007368:	4a03      	ldr	r2, [pc, #12]	; (8007378 <uavcan_register_Value_1_0_serialize_+0x1178>)
 800736a:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
 800736e:	4803      	ldr	r0, [pc, #12]	; (800737c <uavcan_register_Value_1_0_serialize_+0x117c>)
 8007370:	f006 ffca 	bl	800e308 <__assert_func>
 8007374:	08012004 	.word	0x08012004
 8007378:	0801361c 	.word	0x0801361c
 800737c:	08011bc0 	.word	0x08011bc0
 8007380:	0801203c 	.word	0x0801203c
 8007384:	0801205c 	.word	0x0801205c
 8007388:	08011184 	.word	0x08011184
 800738c:	08010f50 	.word	0x08010f50
 8007390:	080114b4 	.word	0x080114b4
 8007394:	0801207c 	.word	0x0801207c
 8007398:	080120b4 	.word	0x080120b4
 800739c:	080120d4 	.word	0x080120d4
 80073a0:	080115a0 	.word	0x080115a0
 80073a4:	080120f8 	.word	0x080120f8
 80073a8:	08012130 	.word	0x08012130
        NUNAVUT_ASSERT((_size_bytes11_ * 8U) <= 2064ULL);
 80073ac:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80073b0:	00db      	lsls	r3, r3, #3
 80073b2:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 80073b6:	d906      	bls.n	80073c6 <uavcan_register_Value_1_0_serialize_+0x11c6>
 80073b8:	4bc1      	ldr	r3, [pc, #772]	; (80076c0 <uavcan_register_Value_1_0_serialize_+0x14c0>)
 80073ba:	4ac2      	ldr	r2, [pc, #776]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 80073bc:	f240 11a7 	movw	r1, #423	; 0x1a7
 80073c0:	48c1      	ldr	r0, [pc, #772]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 80073c2:	f006 ffa1 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes11_ * 8U;  // Advance by the size of the nested object.
 80073c6:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80073ca:	00db      	lsls	r3, r3, #3
 80073cc:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80073d0:	4413      	add	r3, r2
 80073d2:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 80073d6:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80073da:	00db      	lsls	r3, r3, #3
 80073dc:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80073e0:	429a      	cmp	r2, r3
 80073e2:	f240 823a 	bls.w	800785a <uavcan_register_Value_1_0_serialize_+0x165a>
 80073e6:	4bb9      	ldr	r3, [pc, #740]	; (80076cc <uavcan_register_Value_1_0_serialize_+0x14cc>)
 80073e8:	4ab6      	ldr	r2, [pc, #728]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 80073ea:	f240 11a9 	movw	r1, #425	; 0x1a9
 80073ee:	48b6      	ldr	r0, [pc, #728]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 80073f0:	f006 ff8a 	bl	800e308 <__assert_func>
    }
    else if (12U == obj->_tag_)  // uavcan.primitive.array.Real64.1.0 real64
 80073f4:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80073f8:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80073fc:	2b0c      	cmp	r3, #12
 80073fe:	f040 80ac 	bne.w	800755a <uavcan_register_Value_1_0_serialize_+0x135a>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007402:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8007406:	f003 0307 	and.w	r3, r3, #7
 800740a:	2b00      	cmp	r3, #0
 800740c:	d006      	beq.n	800741c <uavcan_register_Value_1_0_serialize_+0x121c>
 800740e:	4bb0      	ldr	r3, [pc, #704]	; (80076d0 <uavcan_register_Value_1_0_serialize_+0x14d0>)
 8007410:	4aac      	ldr	r2, [pc, #688]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 8007412:	f240 11ad 	movw	r1, #429	; 0x1ad
 8007416:	48ac      	ldr	r0, [pc, #688]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 8007418:	f006 ff76 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800741c:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8007420:	f003 0307 	and.w	r3, r3, #7
 8007424:	2b00      	cmp	r3, #0
 8007426:	d006      	beq.n	8007436 <uavcan_register_Value_1_0_serialize_+0x1236>
 8007428:	4ba9      	ldr	r3, [pc, #676]	; (80076d0 <uavcan_register_Value_1_0_serialize_+0x14d0>)
 800742a:	4aa6      	ldr	r2, [pc, #664]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 800742c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007430:	48a5      	ldr	r0, [pc, #660]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 8007432:	f006 ff69 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 8007436:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800743a:	2200      	movs	r2, #0
 800743c:	643b      	str	r3, [r7, #64]	; 0x40
 800743e:	647a      	str	r2, [r7, #68]	; 0x44
 8007440:	f640 0308 	movw	r3, #2056	; 0x808
 8007444:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007448:	4602      	mov	r2, r0
 800744a:	18d3      	adds	r3, r2, r3
 800744c:	63bb      	str	r3, [r7, #56]	; 0x38
 800744e:	460b      	mov	r3, r1
 8007450:	f143 0300 	adc.w	r3, r3, #0
 8007454:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007456:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 800745a:	00db      	lsls	r3, r3, #3
 800745c:	2200      	movs	r2, #0
 800745e:	633b      	str	r3, [r7, #48]	; 0x30
 8007460:	637a      	str	r2, [r7, #52]	; 0x34
 8007462:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007466:	4623      	mov	r3, r4
 8007468:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800746c:	4602      	mov	r2, r0
 800746e:	4293      	cmp	r3, r2
 8007470:	462b      	mov	r3, r5
 8007472:	460a      	mov	r2, r1
 8007474:	4193      	sbcs	r3, r2
 8007476:	d206      	bcs.n	8007486 <uavcan_register_Value_1_0_serialize_+0x1286>
 8007478:	4b96      	ldr	r3, [pc, #600]	; (80076d4 <uavcan_register_Value_1_0_serialize_+0x14d4>)
 800747a:	4a92      	ldr	r2, [pc, #584]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 800747c:	f240 11af 	movw	r1, #431	; 0x1af
 8007480:	4891      	ldr	r0, [pc, #580]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 8007482:	f006 ff41 	bl	800e308 <__assert_func>
        size_t _size_bytes12_ = 257UL;  // Nested object (max) size, in bytes.
 8007486:	f240 1301 	movw	r3, #257	; 0x101
 800748a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800748e:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8007492:	f003 0307 	and.w	r3, r3, #7
 8007496:	2b00      	cmp	r3, #0
 8007498:	d006      	beq.n	80074a8 <uavcan_register_Value_1_0_serialize_+0x12a8>
 800749a:	4b8d      	ldr	r3, [pc, #564]	; (80076d0 <uavcan_register_Value_1_0_serialize_+0x14d0>)
 800749c:	4a89      	ldr	r2, [pc, #548]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 800749e:	f240 11b1 	movw	r1, #433	; 0x1b1
 80074a2:	4889      	ldr	r0, [pc, #548]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 80074a4:	f006 ff30 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes12_) <= capacity_bytes);
 80074a8:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80074ac:	08da      	lsrs	r2, r3, #3
 80074ae:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80074b2:	4413      	add	r3, r2
 80074b4:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d206      	bcs.n	80074ca <uavcan_register_Value_1_0_serialize_+0x12ca>
 80074bc:	4b86      	ldr	r3, [pc, #536]	; (80076d8 <uavcan_register_Value_1_0_serialize_+0x14d8>)
 80074be:	4a81      	ldr	r2, [pc, #516]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 80074c0:	f44f 71d9 	mov.w	r1, #434	; 0x1b2
 80074c4:	4880      	ldr	r0, [pc, #512]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 80074c6:	f006 ff1f 	bl	800e308 <__assert_func>
        int8_t _err12_ = uavcan_primitive_array_Real64_1_0_serialize_(
 80074ca:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
            &obj->real64, &buffer[offset_bits / 8U], &_size_bytes12_);
 80074ce:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80074d2:	08db      	lsrs	r3, r3, #3
 80074d4:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 80074d8:	4413      	add	r3, r2
        int8_t _err12_ = uavcan_primitive_array_Real64_1_0_serialize_(
 80074da:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 80074de:	4619      	mov	r1, r3
 80074e0:	f7fb fc0a 	bl	8002cf8 <uavcan_primitive_array_Real64_1_0_serialize_>
 80074e4:	4603      	mov	r3, r0
 80074e6:	f887 3195 	strb.w	r3, [r7, #405]	; 0x195
        if (_err12_ < 0)
 80074ea:	f997 3195 	ldrsb.w	r3, [r7, #405]	; 0x195
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	da02      	bge.n	80074f8 <uavcan_register_Value_1_0_serialize_+0x12f8>
        {
            return _err12_;
 80074f2:	f997 3195 	ldrsb.w	r3, [r7, #405]	; 0x195
 80074f6:	e226      	b.n	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes12_ * 8U) >= 8ULL);
 80074f8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80074fc:	00db      	lsls	r3, r3, #3
 80074fe:	2b07      	cmp	r3, #7
 8007500:	d806      	bhi.n	8007510 <uavcan_register_Value_1_0_serialize_+0x1310>
 8007502:	4b76      	ldr	r3, [pc, #472]	; (80076dc <uavcan_register_Value_1_0_serialize_+0x14dc>)
 8007504:	4a6f      	ldr	r2, [pc, #444]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 8007506:	f44f 71dd 	mov.w	r1, #442	; 0x1ba
 800750a:	486f      	ldr	r0, [pc, #444]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 800750c:	f006 fefc 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((_size_bytes12_ * 8U) <= 2056ULL);
 8007510:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8007514:	00db      	lsls	r3, r3, #3
 8007516:	f640 0208 	movw	r2, #2056	; 0x808
 800751a:	4293      	cmp	r3, r2
 800751c:	d906      	bls.n	800752c <uavcan_register_Value_1_0_serialize_+0x132c>
 800751e:	4b70      	ldr	r3, [pc, #448]	; (80076e0 <uavcan_register_Value_1_0_serialize_+0x14e0>)
 8007520:	4a68      	ldr	r2, [pc, #416]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 8007522:	f240 11bb 	movw	r1, #443	; 0x1bb
 8007526:	4868      	ldr	r0, [pc, #416]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 8007528:	f006 feee 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes12_ * 8U;  // Advance by the size of the nested object.
 800752c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8007530:	00db      	lsls	r3, r3, #3
 8007532:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8007536:	4413      	add	r3, r2
 8007538:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 800753c:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8007540:	00db      	lsls	r3, r3, #3
 8007542:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8007546:	429a      	cmp	r2, r3
 8007548:	f240 8187 	bls.w	800785a <uavcan_register_Value_1_0_serialize_+0x165a>
 800754c:	4b5f      	ldr	r3, [pc, #380]	; (80076cc <uavcan_register_Value_1_0_serialize_+0x14cc>)
 800754e:	4a5d      	ldr	r2, [pc, #372]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 8007550:	f240 11bd 	movw	r1, #445	; 0x1bd
 8007554:	485c      	ldr	r0, [pc, #368]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 8007556:	f006 fed7 	bl	800e308 <__assert_func>
    }
    else if (13U == obj->_tag_)  // uavcan.primitive.array.Real32.1.0 real32
 800755a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800755e:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8007562:	2b0d      	cmp	r3, #13
 8007564:	f040 80c4 	bne.w	80076f0 <uavcan_register_Value_1_0_serialize_+0x14f0>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007568:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800756c:	f003 0307 	and.w	r3, r3, #7
 8007570:	2b00      	cmp	r3, #0
 8007572:	d006      	beq.n	8007582 <uavcan_register_Value_1_0_serialize_+0x1382>
 8007574:	4b56      	ldr	r3, [pc, #344]	; (80076d0 <uavcan_register_Value_1_0_serialize_+0x14d0>)
 8007576:	4a53      	ldr	r2, [pc, #332]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 8007578:	f240 11c1 	movw	r1, #449	; 0x1c1
 800757c:	4852      	ldr	r0, [pc, #328]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 800757e:	f006 fec3 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007582:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8007586:	f003 0307 	and.w	r3, r3, #7
 800758a:	2b00      	cmp	r3, #0
 800758c:	d006      	beq.n	800759c <uavcan_register_Value_1_0_serialize_+0x139c>
 800758e:	4b50      	ldr	r3, [pc, #320]	; (80076d0 <uavcan_register_Value_1_0_serialize_+0x14d0>)
 8007590:	4a4c      	ldr	r2, [pc, #304]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 8007592:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8007596:	484c      	ldr	r0, [pc, #304]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 8007598:	f006 feb6 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 800759c:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80075a0:	2200      	movs	r2, #0
 80075a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80075a4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80075a6:	f640 0308 	movw	r3, #2056	; 0x808
 80075aa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80075ae:	4602      	mov	r2, r0
 80075b0:	18d3      	adds	r3, r2, r3
 80075b2:	623b      	str	r3, [r7, #32]
 80075b4:	460b      	mov	r3, r1
 80075b6:	f143 0300 	adc.w	r3, r3, #0
 80075ba:	627b      	str	r3, [r7, #36]	; 0x24
 80075bc:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80075c0:	00db      	lsls	r3, r3, #3
 80075c2:	2200      	movs	r2, #0
 80075c4:	61bb      	str	r3, [r7, #24]
 80075c6:	61fa      	str	r2, [r7, #28]
 80075c8:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80075cc:	4623      	mov	r3, r4
 80075ce:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80075d2:	4602      	mov	r2, r0
 80075d4:	4293      	cmp	r3, r2
 80075d6:	462b      	mov	r3, r5
 80075d8:	460a      	mov	r2, r1
 80075da:	4193      	sbcs	r3, r2
 80075dc:	d206      	bcs.n	80075ec <uavcan_register_Value_1_0_serialize_+0x13ec>
 80075de:	4b3d      	ldr	r3, [pc, #244]	; (80076d4 <uavcan_register_Value_1_0_serialize_+0x14d4>)
 80075e0:	4a38      	ldr	r2, [pc, #224]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 80075e2:	f240 11c3 	movw	r1, #451	; 0x1c3
 80075e6:	4838      	ldr	r0, [pc, #224]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 80075e8:	f006 fe8e 	bl	800e308 <__assert_func>
        size_t _size_bytes13_ = 257UL;  // Nested object (max) size, in bytes.
 80075ec:	f240 1301 	movw	r3, #257	; 0x101
 80075f0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80075f4:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80075f8:	f003 0307 	and.w	r3, r3, #7
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d006      	beq.n	800760e <uavcan_register_Value_1_0_serialize_+0x140e>
 8007600:	4b33      	ldr	r3, [pc, #204]	; (80076d0 <uavcan_register_Value_1_0_serialize_+0x14d0>)
 8007602:	4a30      	ldr	r2, [pc, #192]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 8007604:	f240 11c5 	movw	r1, #453	; 0x1c5
 8007608:	482f      	ldr	r0, [pc, #188]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 800760a:	f006 fe7d 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes13_) <= capacity_bytes);
 800760e:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8007612:	08da      	lsrs	r2, r3, #3
 8007614:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8007618:	4413      	add	r3, r2
 800761a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800761e:	429a      	cmp	r2, r3
 8007620:	d206      	bcs.n	8007630 <uavcan_register_Value_1_0_serialize_+0x1430>
 8007622:	4b30      	ldr	r3, [pc, #192]	; (80076e4 <uavcan_register_Value_1_0_serialize_+0x14e4>)
 8007624:	4a27      	ldr	r2, [pc, #156]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 8007626:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 800762a:	4827      	ldr	r0, [pc, #156]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 800762c:	f006 fe6c 	bl	800e308 <__assert_func>
        int8_t _err13_ = uavcan_primitive_array_Real32_1_0_serialize_(
 8007630:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
            &obj->real32, &buffer[offset_bits / 8U], &_size_bytes13_);
 8007634:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8007638:	08db      	lsrs	r3, r3, #3
 800763a:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 800763e:	4413      	add	r3, r2
        int8_t _err13_ = uavcan_primitive_array_Real32_1_0_serialize_(
 8007640:	f507 72a6 	add.w	r2, r7, #332	; 0x14c
 8007644:	4619      	mov	r1, r3
 8007646:	f7fe fbfb 	bl	8005e40 <uavcan_primitive_array_Real32_1_0_serialize_>
 800764a:	4603      	mov	r3, r0
 800764c:	f887 3196 	strb.w	r3, [r7, #406]	; 0x196
        if (_err13_ < 0)
 8007650:	f997 3196 	ldrsb.w	r3, [r7, #406]	; 0x196
 8007654:	2b00      	cmp	r3, #0
 8007656:	da02      	bge.n	800765e <uavcan_register_Value_1_0_serialize_+0x145e>
        {
            return _err13_;
 8007658:	f997 3196 	ldrsb.w	r3, [r7, #406]	; 0x196
 800765c:	e173      	b.n	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes13_ * 8U) >= 8ULL);
 800765e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8007662:	00db      	lsls	r3, r3, #3
 8007664:	2b07      	cmp	r3, #7
 8007666:	d806      	bhi.n	8007676 <uavcan_register_Value_1_0_serialize_+0x1476>
 8007668:	4b1f      	ldr	r3, [pc, #124]	; (80076e8 <uavcan_register_Value_1_0_serialize_+0x14e8>)
 800766a:	4a16      	ldr	r2, [pc, #88]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 800766c:	f44f 71e7 	mov.w	r1, #462	; 0x1ce
 8007670:	4815      	ldr	r0, [pc, #84]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 8007672:	f006 fe49 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((_size_bytes13_ * 8U) <= 2056ULL);
 8007676:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800767a:	00db      	lsls	r3, r3, #3
 800767c:	f640 0208 	movw	r2, #2056	; 0x808
 8007680:	4293      	cmp	r3, r2
 8007682:	d906      	bls.n	8007692 <uavcan_register_Value_1_0_serialize_+0x1492>
 8007684:	4b19      	ldr	r3, [pc, #100]	; (80076ec <uavcan_register_Value_1_0_serialize_+0x14ec>)
 8007686:	4a0f      	ldr	r2, [pc, #60]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 8007688:	f240 11cf 	movw	r1, #463	; 0x1cf
 800768c:	480e      	ldr	r0, [pc, #56]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 800768e:	f006 fe3b 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes13_ * 8U;  // Advance by the size of the nested object.
 8007692:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8007696:	00db      	lsls	r3, r3, #3
 8007698:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800769c:	4413      	add	r3, r2
 800769e:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 80076a2:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80076a6:	00db      	lsls	r3, r3, #3
 80076a8:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80076ac:	429a      	cmp	r2, r3
 80076ae:	f240 80d4 	bls.w	800785a <uavcan_register_Value_1_0_serialize_+0x165a>
 80076b2:	4b06      	ldr	r3, [pc, #24]	; (80076cc <uavcan_register_Value_1_0_serialize_+0x14cc>)
 80076b4:	4a03      	ldr	r2, [pc, #12]	; (80076c4 <uavcan_register_Value_1_0_serialize_+0x14c4>)
 80076b6:	f240 11d1 	movw	r1, #465	; 0x1d1
 80076ba:	4803      	ldr	r0, [pc, #12]	; (80076c8 <uavcan_register_Value_1_0_serialize_+0x14c8>)
 80076bc:	f006 fe24 	bl	800e308 <__assert_func>
 80076c0:	08012150 	.word	0x08012150
 80076c4:	0801361c 	.word	0x0801361c
 80076c8:	08011bc0 	.word	0x08011bc0
 80076cc:	08011184 	.word	0x08011184
 80076d0:	08010f50 	.word	0x08010f50
 80076d4:	080114b4 	.word	0x080114b4
 80076d8:	08012174 	.word	0x08012174
 80076dc:	080121ac 	.word	0x080121ac
 80076e0:	080121cc 	.word	0x080121cc
 80076e4:	080121f0 	.word	0x080121f0
 80076e8:	08012228 	.word	0x08012228
 80076ec:	08012248 	.word	0x08012248
    }
    else if (14U == obj->_tag_)  // uavcan.primitive.array.Real16.1.0 real16
 80076f0:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80076f4:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80076f8:	2b0e      	cmp	r3, #14
 80076fa:	f040 80ab 	bne.w	8007854 <uavcan_register_Value_1_0_serialize_+0x1654>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80076fe:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8007702:	f003 0307 	and.w	r3, r3, #7
 8007706:	2b00      	cmp	r3, #0
 8007708:	d006      	beq.n	8007718 <uavcan_register_Value_1_0_serialize_+0x1518>
 800770a:	4b92      	ldr	r3, [pc, #584]	; (8007954 <uavcan_register_Value_1_0_serialize_+0x1754>)
 800770c:	4a92      	ldr	r2, [pc, #584]	; (8007958 <uavcan_register_Value_1_0_serialize_+0x1758>)
 800770e:	f240 11d5 	movw	r1, #469	; 0x1d5
 8007712:	4892      	ldr	r0, [pc, #584]	; (800795c <uavcan_register_Value_1_0_serialize_+0x175c>)
 8007714:	f006 fdf8 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007718:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800771c:	f003 0307 	and.w	r3, r3, #7
 8007720:	2b00      	cmp	r3, #0
 8007722:	d006      	beq.n	8007732 <uavcan_register_Value_1_0_serialize_+0x1532>
 8007724:	4b8b      	ldr	r3, [pc, #556]	; (8007954 <uavcan_register_Value_1_0_serialize_+0x1754>)
 8007726:	4a8c      	ldr	r2, [pc, #560]	; (8007958 <uavcan_register_Value_1_0_serialize_+0x1758>)
 8007728:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 800772c:	488b      	ldr	r0, [pc, #556]	; (800795c <uavcan_register_Value_1_0_serialize_+0x175c>)
 800772e:	f006 fdeb 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
 8007732:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8007736:	2200      	movs	r2, #0
 8007738:	613b      	str	r3, [r7, #16]
 800773a:	617a      	str	r2, [r7, #20]
 800773c:	f640 0308 	movw	r3, #2056	; 0x808
 8007740:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007744:	4602      	mov	r2, r0
 8007746:	18d3      	adds	r3, r2, r3
 8007748:	60bb      	str	r3, [r7, #8]
 800774a:	460b      	mov	r3, r1
 800774c:	f143 0300 	adc.w	r3, r3, #0
 8007750:	60fb      	str	r3, [r7, #12]
 8007752:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8007756:	00db      	lsls	r3, r3, #3
 8007758:	2200      	movs	r2, #0
 800775a:	603b      	str	r3, [r7, #0]
 800775c:	607a      	str	r2, [r7, #4]
 800775e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007762:	4623      	mov	r3, r4
 8007764:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007768:	4602      	mov	r2, r0
 800776a:	4293      	cmp	r3, r2
 800776c:	462b      	mov	r3, r5
 800776e:	460a      	mov	r2, r1
 8007770:	4193      	sbcs	r3, r2
 8007772:	d206      	bcs.n	8007782 <uavcan_register_Value_1_0_serialize_+0x1582>
 8007774:	4b7a      	ldr	r3, [pc, #488]	; (8007960 <uavcan_register_Value_1_0_serialize_+0x1760>)
 8007776:	4a78      	ldr	r2, [pc, #480]	; (8007958 <uavcan_register_Value_1_0_serialize_+0x1758>)
 8007778:	f240 11d7 	movw	r1, #471	; 0x1d7
 800777c:	4877      	ldr	r0, [pc, #476]	; (800795c <uavcan_register_Value_1_0_serialize_+0x175c>)
 800777e:	f006 fdc3 	bl	800e308 <__assert_func>
        size_t _size_bytes14_ = 257UL;  // Nested object (max) size, in bytes.
 8007782:	f240 1301 	movw	r3, #257	; 0x101
 8007786:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800778a:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800778e:	f003 0307 	and.w	r3, r3, #7
 8007792:	2b00      	cmp	r3, #0
 8007794:	d006      	beq.n	80077a4 <uavcan_register_Value_1_0_serialize_+0x15a4>
 8007796:	4b6f      	ldr	r3, [pc, #444]	; (8007954 <uavcan_register_Value_1_0_serialize_+0x1754>)
 8007798:	4a6f      	ldr	r2, [pc, #444]	; (8007958 <uavcan_register_Value_1_0_serialize_+0x1758>)
 800779a:	f240 11d9 	movw	r1, #473	; 0x1d9
 800779e:	486f      	ldr	r0, [pc, #444]	; (800795c <uavcan_register_Value_1_0_serialize_+0x175c>)
 80077a0:	f006 fdb2 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes14_) <= capacity_bytes);
 80077a4:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80077a8:	08da      	lsrs	r2, r3, #3
 80077aa:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80077ae:	4413      	add	r3, r2
 80077b0:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80077b4:	429a      	cmp	r2, r3
 80077b6:	d206      	bcs.n	80077c6 <uavcan_register_Value_1_0_serialize_+0x15c6>
 80077b8:	4b6a      	ldr	r3, [pc, #424]	; (8007964 <uavcan_register_Value_1_0_serialize_+0x1764>)
 80077ba:	4a67      	ldr	r2, [pc, #412]	; (8007958 <uavcan_register_Value_1_0_serialize_+0x1758>)
 80077bc:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 80077c0:	4866      	ldr	r0, [pc, #408]	; (800795c <uavcan_register_Value_1_0_serialize_+0x175c>)
 80077c2:	f006 fda1 	bl	800e308 <__assert_func>
        int8_t _err14_ = uavcan_primitive_array_Real16_1_0_serialize_(
 80077c6:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
            &obj->real16, &buffer[offset_bits / 8U], &_size_bytes14_);
 80077ca:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80077ce:	08db      	lsrs	r3, r3, #3
 80077d0:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 80077d4:	4413      	add	r3, r2
        int8_t _err14_ = uavcan_primitive_array_Real16_1_0_serialize_(
 80077d6:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 80077da:	4619      	mov	r1, r3
 80077dc:	f7fe f91c 	bl	8005a18 <uavcan_primitive_array_Real16_1_0_serialize_>
 80077e0:	4603      	mov	r3, r0
 80077e2:	f887 3197 	strb.w	r3, [r7, #407]	; 0x197
        if (_err14_ < 0)
 80077e6:	f997 3197 	ldrsb.w	r3, [r7, #407]	; 0x197
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	da02      	bge.n	80077f4 <uavcan_register_Value_1_0_serialize_+0x15f4>
        {
            return _err14_;
 80077ee:	f997 3197 	ldrsb.w	r3, [r7, #407]	; 0x197
 80077f2:	e0a8      	b.n	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes14_ * 8U) >= 8ULL);
 80077f4:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80077f8:	00db      	lsls	r3, r3, #3
 80077fa:	2b07      	cmp	r3, #7
 80077fc:	d806      	bhi.n	800780c <uavcan_register_Value_1_0_serialize_+0x160c>
 80077fe:	4b5a      	ldr	r3, [pc, #360]	; (8007968 <uavcan_register_Value_1_0_serialize_+0x1768>)
 8007800:	4a55      	ldr	r2, [pc, #340]	; (8007958 <uavcan_register_Value_1_0_serialize_+0x1758>)
 8007802:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 8007806:	4855      	ldr	r0, [pc, #340]	; (800795c <uavcan_register_Value_1_0_serialize_+0x175c>)
 8007808:	f006 fd7e 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((_size_bytes14_ * 8U) <= 2056ULL);
 800780c:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8007810:	00db      	lsls	r3, r3, #3
 8007812:	f640 0208 	movw	r2, #2056	; 0x808
 8007816:	4293      	cmp	r3, r2
 8007818:	d906      	bls.n	8007828 <uavcan_register_Value_1_0_serialize_+0x1628>
 800781a:	4b54      	ldr	r3, [pc, #336]	; (800796c <uavcan_register_Value_1_0_serialize_+0x176c>)
 800781c:	4a4e      	ldr	r2, [pc, #312]	; (8007958 <uavcan_register_Value_1_0_serialize_+0x1758>)
 800781e:	f240 11e3 	movw	r1, #483	; 0x1e3
 8007822:	484e      	ldr	r0, [pc, #312]	; (800795c <uavcan_register_Value_1_0_serialize_+0x175c>)
 8007824:	f006 fd70 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes14_ * 8U;  // Advance by the size of the nested object.
 8007828:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800782c:	00db      	lsls	r3, r3, #3
 800782e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8007832:	4413      	add	r3, r2
 8007834:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 8007838:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 800783c:	00db      	lsls	r3, r3, #3
 800783e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8007842:	429a      	cmp	r2, r3
 8007844:	d909      	bls.n	800785a <uavcan_register_Value_1_0_serialize_+0x165a>
 8007846:	4b4a      	ldr	r3, [pc, #296]	; (8007970 <uavcan_register_Value_1_0_serialize_+0x1770>)
 8007848:	4a43      	ldr	r2, [pc, #268]	; (8007958 <uavcan_register_Value_1_0_serialize_+0x1758>)
 800784a:	f240 11e5 	movw	r1, #485	; 0x1e5
 800784e:	4843      	ldr	r0, [pc, #268]	; (800795c <uavcan_register_Value_1_0_serialize_+0x175c>)
 8007850:	f006 fd5a 	bl	800e308 <__assert_func>
    }
    else
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_UNION_TAG;
 8007854:	f06f 030a 	mvn.w	r3, #10
 8007858:	e075      	b.n	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800785a:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800785e:	f003 0307 	and.w	r3, r3, #7
 8007862:	2b00      	cmp	r3, #0
 8007864:	d043      	beq.n	80078ee <uavcan_register_Value_1_0_serialize_+0x16ee>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8007866:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800786a:	b2db      	uxtb	r3, r3
 800786c:	f003 0307 	and.w	r3, r3, #7
 8007870:	b2db      	uxtb	r3, r3
 8007872:	f1c3 0308 	rsb	r3, r3, #8
 8007876:	f887 3188 	strb.w	r3, [r7, #392]	; 0x188
        NUNAVUT_ASSERT(_pad0_ > 0);
 800787a:	f897 3188 	ldrb.w	r3, [r7, #392]	; 0x188
 800787e:	2b00      	cmp	r3, #0
 8007880:	d106      	bne.n	8007890 <uavcan_register_Value_1_0_serialize_+0x1690>
 8007882:	4b3c      	ldr	r3, [pc, #240]	; (8007974 <uavcan_register_Value_1_0_serialize_+0x1774>)
 8007884:	4a34      	ldr	r2, [pc, #208]	; (8007958 <uavcan_register_Value_1_0_serialize_+0x1758>)
 8007886:	f44f 71f7 	mov.w	r1, #494	; 0x1ee
 800788a:	4834      	ldr	r0, [pc, #208]	; (800795c <uavcan_register_Value_1_0_serialize_+0x175c>)
 800788c:	f006 fd3c 	bl	800e308 <__assert_func>
        const int8_t _err15_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8007890:	f897 3188 	ldrb.w	r3, [r7, #392]	; 0x188
 8007894:	9302      	str	r3, [sp, #8]
 8007896:	f04f 0200 	mov.w	r2, #0
 800789a:	f04f 0300 	mov.w	r3, #0
 800789e:	e9cd 2300 	strd	r2, r3, [sp]
 80078a2:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80078a6:	f8d7 1198 	ldr.w	r1, [r7, #408]	; 0x198
 80078aa:	f8d7 0140 	ldr.w	r0, [r7, #320]	; 0x140
 80078ae:	f7f9 fcdb 	bl	8001268 <nunavutSetUxx>
 80078b2:	4603      	mov	r3, r0
 80078b4:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
        if (_err15_ < 0)
 80078b8:	f997 3187 	ldrsb.w	r3, [r7, #391]	; 0x187
 80078bc:	2b00      	cmp	r3, #0
 80078be:	da02      	bge.n	80078c6 <uavcan_register_Value_1_0_serialize_+0x16c6>
        {
            return _err15_;
 80078c0:	f997 3187 	ldrsb.w	r3, [r7, #391]	; 0x187
 80078c4:	e03f      	b.n	8007946 <uavcan_register_Value_1_0_serialize_+0x1746>
        }
        offset_bits += _pad0_;
 80078c6:	f897 3188 	ldrb.w	r3, [r7, #392]	; 0x188
 80078ca:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80078ce:	4413      	add	r3, r2
 80078d0:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80078d4:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80078d8:	f003 0307 	and.w	r3, r3, #7
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d006      	beq.n	80078ee <uavcan_register_Value_1_0_serialize_+0x16ee>
 80078e0:	4b1c      	ldr	r3, [pc, #112]	; (8007954 <uavcan_register_Value_1_0_serialize_+0x1754>)
 80078e2:	4a1d      	ldr	r2, [pc, #116]	; (8007958 <uavcan_register_Value_1_0_serialize_+0x1758>)
 80078e4:	f240 11f5 	movw	r1, #501	; 0x1f5
 80078e8:	481c      	ldr	r0, [pc, #112]	; (800795c <uavcan_register_Value_1_0_serialize_+0x175c>)
 80078ea:	f006 fd0d 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 8ULL);
 80078ee:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80078f2:	2b07      	cmp	r3, #7
 80078f4:	d806      	bhi.n	8007904 <uavcan_register_Value_1_0_serialize_+0x1704>
 80078f6:	4b20      	ldr	r3, [pc, #128]	; (8007978 <uavcan_register_Value_1_0_serialize_+0x1778>)
 80078f8:	4a17      	ldr	r2, [pc, #92]	; (8007958 <uavcan_register_Value_1_0_serialize_+0x1758>)
 80078fa:	f44f 71fc 	mov.w	r1, #504	; 0x1f8
 80078fe:	4817      	ldr	r0, [pc, #92]	; (800795c <uavcan_register_Value_1_0_serialize_+0x175c>)
 8007900:	f006 fd02 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2072ULL);
 8007904:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8007908:	f640 0218 	movw	r2, #2072	; 0x818
 800790c:	4293      	cmp	r3, r2
 800790e:	d906      	bls.n	800791e <uavcan_register_Value_1_0_serialize_+0x171e>
 8007910:	4b1a      	ldr	r3, [pc, #104]	; (800797c <uavcan_register_Value_1_0_serialize_+0x177c>)
 8007912:	4a11      	ldr	r2, [pc, #68]	; (8007958 <uavcan_register_Value_1_0_serialize_+0x1758>)
 8007914:	f240 11f9 	movw	r1, #505	; 0x1f9
 8007918:	4810      	ldr	r0, [pc, #64]	; (800795c <uavcan_register_Value_1_0_serialize_+0x175c>)
 800791a:	f006 fcf5 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800791e:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8007922:	f003 0307 	and.w	r3, r3, #7
 8007926:	2b00      	cmp	r3, #0
 8007928:	d006      	beq.n	8007938 <uavcan_register_Value_1_0_serialize_+0x1738>
 800792a:	4b0a      	ldr	r3, [pc, #40]	; (8007954 <uavcan_register_Value_1_0_serialize_+0x1754>)
 800792c:	4a0a      	ldr	r2, [pc, #40]	; (8007958 <uavcan_register_Value_1_0_serialize_+0x1758>)
 800792e:	f44f 71fd 	mov.w	r1, #506	; 0x1fa
 8007932:	480a      	ldr	r0, [pc, #40]	; (800795c <uavcan_register_Value_1_0_serialize_+0x175c>)
 8007934:	f006 fce8 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8007938:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800793c:	08da      	lsrs	r2, r3, #3
 800793e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8007942:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8007944:	2300      	movs	r3, #0
}
 8007946:	4618      	mov	r0, r3
 8007948:	f507 77d0 	add.w	r7, r7, #416	; 0x1a0
 800794c:	46bd      	mov	sp, r7
 800794e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007952:	bf00      	nop
 8007954:	08010f50 	.word	0x08010f50
 8007958:	0801361c 	.word	0x0801361c
 800795c:	08011bc0 	.word	0x08011bc0
 8007960:	080114b4 	.word	0x080114b4
 8007964:	0801226c 	.word	0x0801226c
 8007968:	080122a4 	.word	0x080122a4
 800796c:	080122c4 	.word	0x080122c4
 8007970:	08011184 	.word	0x08011184
 8007974:	08011038 	.word	0x08011038
 8007978:	08011044 	.word	0x08011044
 800797c:	080122e8 	.word	0x080122e8

08007980 <uavcan_register_Value_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Value_1_0_deserialize_(
    uavcan_register_Value_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b09a      	sub	sp, #104	; 0x68
 8007984:	af00      	add	r7, sp, #0
 8007986:	60f8      	str	r0, [r7, #12]
 8007988:	60b9      	str	r1, [r7, #8]
 800798a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d009      	beq.n	80079a6 <uavcan_register_Value_1_0_deserialize_+0x26>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d006      	beq.n	80079a6 <uavcan_register_Value_1_0_deserialize_+0x26>
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d107      	bne.n	80079ae <uavcan_register_Value_1_0_deserialize_+0x2e>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d003      	beq.n	80079ae <uavcan_register_Value_1_0_deserialize_+0x2e>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80079a6:	f06f 0301 	mvn.w	r3, #1
 80079aa:	f000 bce9 	b.w	8008380 <uavcan_register_Value_1_0_deserialize_+0xa00>
    }
    if (buffer == NULL)
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d101      	bne.n	80079b8 <uavcan_register_Value_1_0_deserialize_+0x38>
    {
        buffer = (const uint8_t*)"";
 80079b4:	4bab      	ldr	r3, [pc, #684]	; (8007c64 <uavcan_register_Value_1_0_deserialize_+0x2e4>)
 80079b6:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	663b      	str	r3, [r7, #96]	; 0x60
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80079be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80079c0:	00db      	lsls	r3, r3, #3
 80079c2:	65fb      	str	r3, [r7, #92]	; 0x5c
    size_t offset_bits = 0U;
 80079c4:	2300      	movs	r3, #0
 80079c6:	667b      	str	r3, [r7, #100]	; 0x64
    // Union tag field: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 80079c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80079ca:	3308      	adds	r3, #8
 80079cc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d308      	bcc.n	80079e4 <uavcan_register_Value_1_0_deserialize_+0x64>
    {
        out_obj->_tag_ = buffer[offset_bits / 8U] & 255U;
 80079d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80079d4:	08db      	lsrs	r3, r3, #3
 80079d6:	68ba      	ldr	r2, [r7, #8]
 80079d8:	4413      	add	r3, r2
 80079da:	781a      	ldrb	r2, [r3, #0]
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
 80079e2:	e003      	b.n	80079ec <uavcan_register_Value_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->_tag_ = 0U;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2200      	movs	r2, #0
 80079e8:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
    }
    offset_bits += 8U;
 80079ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80079ee:	3308      	adds	r3, #8
 80079f0:	667b      	str	r3, [r7, #100]	; 0x64
    if (0U == out_obj->_tag_)  // uavcan.primitive.Empty.1.0 empty
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d149      	bne.n	8007a90 <uavcan_register_Value_1_0_deserialize_+0x110>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80079fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80079fe:	f003 0307 	and.w	r3, r3, #7
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d006      	beq.n	8007a14 <uavcan_register_Value_1_0_deserialize_+0x94>
 8007a06:	4b98      	ldr	r3, [pc, #608]	; (8007c68 <uavcan_register_Value_1_0_deserialize_+0x2e8>)
 8007a08:	4a98      	ldr	r2, [pc, #608]	; (8007c6c <uavcan_register_Value_1_0_deserialize_+0x2ec>)
 8007a0a:	f44f 710b 	mov.w	r1, #556	; 0x22c
 8007a0e:	4898      	ldr	r0, [pc, #608]	; (8007c70 <uavcan_register_Value_1_0_deserialize_+0x2f0>)
 8007a10:	f006 fc7a 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007a14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007a16:	f003 0307 	and.w	r3, r3, #7
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d006      	beq.n	8007a2c <uavcan_register_Value_1_0_deserialize_+0xac>
 8007a1e:	4b92      	ldr	r3, [pc, #584]	; (8007c68 <uavcan_register_Value_1_0_deserialize_+0x2e8>)
 8007a20:	4a92      	ldr	r2, [pc, #584]	; (8007c6c <uavcan_register_Value_1_0_deserialize_+0x2ec>)
 8007a22:	f240 212d 	movw	r1, #557	; 0x22d
 8007a26:	4892      	ldr	r0, [pc, #584]	; (8007c70 <uavcan_register_Value_1_0_deserialize_+0x2f0>)
 8007a28:	f006 fc6e 	bl	800e308 <__assert_func>
        {
            size_t _size_bytes15_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8007a2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007a2e:	08db      	lsrs	r3, r3, #3
 8007a30:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007a32:	4618      	mov	r0, r3
 8007a34:	f7f9 fa66 	bl	8000f04 <nunavutChooseMin>
 8007a38:	4602      	mov	r2, r0
 8007a3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007a3c:	1a9b      	subs	r3, r3, r2
 8007a3e:	64bb      	str	r3, [r7, #72]	; 0x48
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007a40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007a42:	f003 0307 	and.w	r3, r3, #7
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d006      	beq.n	8007a58 <uavcan_register_Value_1_0_deserialize_+0xd8>
 8007a4a:	4b87      	ldr	r3, [pc, #540]	; (8007c68 <uavcan_register_Value_1_0_deserialize_+0x2e8>)
 8007a4c:	4a87      	ldr	r2, [pc, #540]	; (8007c6c <uavcan_register_Value_1_0_deserialize_+0x2ec>)
 8007a4e:	f44f 710c 	mov.w	r1, #560	; 0x230
 8007a52:	4887      	ldr	r0, [pc, #540]	; (8007c70 <uavcan_register_Value_1_0_deserialize_+0x2f0>)
 8007a54:	f006 fc58 	bl	800e308 <__assert_func>
            const int8_t _err16_ = uavcan_primitive_Empty_1_0_deserialize_(
 8007a58:	68f8      	ldr	r0, [r7, #12]
                &out_obj->empty, &buffer[offset_bits / 8U], &_size_bytes15_);
 8007a5a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007a5c:	08db      	lsrs	r3, r3, #3
            const int8_t _err16_ = uavcan_primitive_Empty_1_0_deserialize_(
 8007a5e:	68ba      	ldr	r2, [r7, #8]
 8007a60:	4413      	add	r3, r2
 8007a62:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8007a66:	4619      	mov	r1, r3
 8007a68:	f7fb fb42 	bl	80030f0 <uavcan_primitive_Empty_1_0_deserialize_>
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
            if (_err16_ < 0)
 8007a72:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	da03      	bge.n	8007a82 <uavcan_register_Value_1_0_deserialize_+0x102>
            {
                return _err16_;
 8007a7a:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 8007a7e:	f000 bc7f 	b.w	8008380 <uavcan_register_Value_1_0_deserialize_+0xa00>
            }
            offset_bits += _size_bytes15_ * 8U;  // Advance by the size of the nested serialized representation.
 8007a82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a84:	00db      	lsls	r3, r3, #3
 8007a86:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007a88:	4413      	add	r3, r2
 8007a8a:	667b      	str	r3, [r7, #100]	; 0x64
 8007a8c:	f000 bc52 	b.w	8008334 <uavcan_register_Value_1_0_deserialize_+0x9b4>
        }
    }
    else if (1U == out_obj->_tag_)  // uavcan.primitive.String.1.0 string
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8007a96:	2b01      	cmp	r3, #1
 8007a98:	d149      	bne.n	8007b2e <uavcan_register_Value_1_0_deserialize_+0x1ae>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007a9a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007a9c:	f003 0307 	and.w	r3, r3, #7
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d006      	beq.n	8007ab2 <uavcan_register_Value_1_0_deserialize_+0x132>
 8007aa4:	4b70      	ldr	r3, [pc, #448]	; (8007c68 <uavcan_register_Value_1_0_deserialize_+0x2e8>)
 8007aa6:	4a71      	ldr	r2, [pc, #452]	; (8007c6c <uavcan_register_Value_1_0_deserialize_+0x2ec>)
 8007aa8:	f44f 710f 	mov.w	r1, #572	; 0x23c
 8007aac:	4870      	ldr	r0, [pc, #448]	; (8007c70 <uavcan_register_Value_1_0_deserialize_+0x2f0>)
 8007aae:	f006 fc2b 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007ab2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007ab4:	f003 0307 	and.w	r3, r3, #7
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d006      	beq.n	8007aca <uavcan_register_Value_1_0_deserialize_+0x14a>
 8007abc:	4b6a      	ldr	r3, [pc, #424]	; (8007c68 <uavcan_register_Value_1_0_deserialize_+0x2e8>)
 8007abe:	4a6b      	ldr	r2, [pc, #428]	; (8007c6c <uavcan_register_Value_1_0_deserialize_+0x2ec>)
 8007ac0:	f240 213d 	movw	r1, #573	; 0x23d
 8007ac4:	486a      	ldr	r0, [pc, #424]	; (8007c70 <uavcan_register_Value_1_0_deserialize_+0x2f0>)
 8007ac6:	f006 fc1f 	bl	800e308 <__assert_func>
        {
            size_t _size_bytes16_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8007aca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007acc:	08db      	lsrs	r3, r3, #3
 8007ace:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	f7f9 fa17 	bl	8000f04 <nunavutChooseMin>
 8007ad6:	4602      	mov	r2, r0
 8007ad8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007ada:	1a9b      	subs	r3, r3, r2
 8007adc:	647b      	str	r3, [r7, #68]	; 0x44
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007ade:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007ae0:	f003 0307 	and.w	r3, r3, #7
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d006      	beq.n	8007af6 <uavcan_register_Value_1_0_deserialize_+0x176>
 8007ae8:	4b5f      	ldr	r3, [pc, #380]	; (8007c68 <uavcan_register_Value_1_0_deserialize_+0x2e8>)
 8007aea:	4a60      	ldr	r2, [pc, #384]	; (8007c6c <uavcan_register_Value_1_0_deserialize_+0x2ec>)
 8007aec:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007af0:	485f      	ldr	r0, [pc, #380]	; (8007c70 <uavcan_register_Value_1_0_deserialize_+0x2f0>)
 8007af2:	f006 fc09 	bl	800e308 <__assert_func>
            const int8_t _err17_ = uavcan_primitive_String_1_0_deserialize_(
 8007af6:	68f8      	ldr	r0, [r7, #12]
                &out_obj->_string, &buffer[offset_bits / 8U], &_size_bytes16_);
 8007af8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007afa:	08db      	lsrs	r3, r3, #3
            const int8_t _err17_ = uavcan_primitive_String_1_0_deserialize_(
 8007afc:	68ba      	ldr	r2, [r7, #8]
 8007afe:	4413      	add	r3, r2
 8007b00:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8007b04:	4619      	mov	r1, r3
 8007b06:	f7fb fc4d 	bl	80033a4 <uavcan_primitive_String_1_0_deserialize_>
 8007b0a:	4603      	mov	r3, r0
 8007b0c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
            if (_err17_ < 0)
 8007b10:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	da03      	bge.n	8007b20 <uavcan_register_Value_1_0_deserialize_+0x1a0>
            {
                return _err17_;
 8007b18:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8007b1c:	f000 bc30 	b.w	8008380 <uavcan_register_Value_1_0_deserialize_+0xa00>
            }
            offset_bits += _size_bytes16_ * 8U;  // Advance by the size of the nested serialized representation.
 8007b20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b22:	00db      	lsls	r3, r3, #3
 8007b24:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007b26:	4413      	add	r3, r2
 8007b28:	667b      	str	r3, [r7, #100]	; 0x64
 8007b2a:	f000 bc03 	b.w	8008334 <uavcan_register_Value_1_0_deserialize_+0x9b4>
        }
    }
    else if (2U == out_obj->_tag_)  // uavcan.primitive.Unstructured.1.0 unstructured
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8007b34:	2b02      	cmp	r3, #2
 8007b36:	d147      	bne.n	8007bc8 <uavcan_register_Value_1_0_deserialize_+0x248>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007b38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b3a:	f003 0307 	and.w	r3, r3, #7
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d006      	beq.n	8007b50 <uavcan_register_Value_1_0_deserialize_+0x1d0>
 8007b42:	4b49      	ldr	r3, [pc, #292]	; (8007c68 <uavcan_register_Value_1_0_deserialize_+0x2e8>)
 8007b44:	4a49      	ldr	r2, [pc, #292]	; (8007c6c <uavcan_register_Value_1_0_deserialize_+0x2ec>)
 8007b46:	f44f 7113 	mov.w	r1, #588	; 0x24c
 8007b4a:	4849      	ldr	r0, [pc, #292]	; (8007c70 <uavcan_register_Value_1_0_deserialize_+0x2f0>)
 8007b4c:	f006 fbdc 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007b50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b52:	f003 0307 	and.w	r3, r3, #7
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d006      	beq.n	8007b68 <uavcan_register_Value_1_0_deserialize_+0x1e8>
 8007b5a:	4b43      	ldr	r3, [pc, #268]	; (8007c68 <uavcan_register_Value_1_0_deserialize_+0x2e8>)
 8007b5c:	4a43      	ldr	r2, [pc, #268]	; (8007c6c <uavcan_register_Value_1_0_deserialize_+0x2ec>)
 8007b5e:	f240 214d 	movw	r1, #589	; 0x24d
 8007b62:	4843      	ldr	r0, [pc, #268]	; (8007c70 <uavcan_register_Value_1_0_deserialize_+0x2f0>)
 8007b64:	f006 fbd0 	bl	800e308 <__assert_func>
        {
            size_t _size_bytes17_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8007b68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b6a:	08db      	lsrs	r3, r3, #3
 8007b6c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f7f9 f9c8 	bl	8000f04 <nunavutChooseMin>
 8007b74:	4602      	mov	r2, r0
 8007b76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007b78:	1a9b      	subs	r3, r3, r2
 8007b7a:	643b      	str	r3, [r7, #64]	; 0x40
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007b7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b7e:	f003 0307 	and.w	r3, r3, #7
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d006      	beq.n	8007b94 <uavcan_register_Value_1_0_deserialize_+0x214>
 8007b86:	4b38      	ldr	r3, [pc, #224]	; (8007c68 <uavcan_register_Value_1_0_deserialize_+0x2e8>)
 8007b88:	4a38      	ldr	r2, [pc, #224]	; (8007c6c <uavcan_register_Value_1_0_deserialize_+0x2ec>)
 8007b8a:	f44f 7114 	mov.w	r1, #592	; 0x250
 8007b8e:	4838      	ldr	r0, [pc, #224]	; (8007c70 <uavcan_register_Value_1_0_deserialize_+0x2f0>)
 8007b90:	f006 fbba 	bl	800e308 <__assert_func>
            const int8_t _err18_ = uavcan_primitive_Unstructured_1_0_deserialize_(
 8007b94:	68f8      	ldr	r0, [r7, #12]
                &out_obj->unstructured, &buffer[offset_bits / 8U], &_size_bytes17_);
 8007b96:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b98:	08db      	lsrs	r3, r3, #3
            const int8_t _err18_ = uavcan_primitive_Unstructured_1_0_deserialize_(
 8007b9a:	68ba      	ldr	r2, [r7, #8]
 8007b9c:	4413      	add	r3, r2
 8007b9e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8007ba2:	4619      	mov	r1, r3
 8007ba4:	f7fb fde2 	bl	800376c <uavcan_primitive_Unstructured_1_0_deserialize_>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
            if (_err18_ < 0)
 8007bae:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	da02      	bge.n	8007bbc <uavcan_register_Value_1_0_deserialize_+0x23c>
            {
                return _err18_;
 8007bb6:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8007bba:	e3e1      	b.n	8008380 <uavcan_register_Value_1_0_deserialize_+0xa00>
            }
            offset_bits += _size_bytes17_ * 8U;  // Advance by the size of the nested serialized representation.
 8007bbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007bbe:	00db      	lsls	r3, r3, #3
 8007bc0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007bc2:	4413      	add	r3, r2
 8007bc4:	667b      	str	r3, [r7, #100]	; 0x64
 8007bc6:	e3b5      	b.n	8008334 <uavcan_register_Value_1_0_deserialize_+0x9b4>
        }
    }
    else if (3U == out_obj->_tag_)  // uavcan.primitive.array.Bit.1.0 bit
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8007bce:	2b03      	cmp	r3, #3
 8007bd0:	d150      	bne.n	8007c74 <uavcan_register_Value_1_0_deserialize_+0x2f4>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007bd2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007bd4:	f003 0307 	and.w	r3, r3, #7
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d006      	beq.n	8007bea <uavcan_register_Value_1_0_deserialize_+0x26a>
 8007bdc:	4b22      	ldr	r3, [pc, #136]	; (8007c68 <uavcan_register_Value_1_0_deserialize_+0x2e8>)
 8007bde:	4a23      	ldr	r2, [pc, #140]	; (8007c6c <uavcan_register_Value_1_0_deserialize_+0x2ec>)
 8007be0:	f44f 7117 	mov.w	r1, #604	; 0x25c
 8007be4:	4822      	ldr	r0, [pc, #136]	; (8007c70 <uavcan_register_Value_1_0_deserialize_+0x2f0>)
 8007be6:	f006 fb8f 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007bea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007bec:	f003 0307 	and.w	r3, r3, #7
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d006      	beq.n	8007c02 <uavcan_register_Value_1_0_deserialize_+0x282>
 8007bf4:	4b1c      	ldr	r3, [pc, #112]	; (8007c68 <uavcan_register_Value_1_0_deserialize_+0x2e8>)
 8007bf6:	4a1d      	ldr	r2, [pc, #116]	; (8007c6c <uavcan_register_Value_1_0_deserialize_+0x2ec>)
 8007bf8:	f240 215d 	movw	r1, #605	; 0x25d
 8007bfc:	481c      	ldr	r0, [pc, #112]	; (8007c70 <uavcan_register_Value_1_0_deserialize_+0x2f0>)
 8007bfe:	f006 fb83 	bl	800e308 <__assert_func>
        {
            size_t _size_bytes18_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8007c02:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c04:	08db      	lsrs	r3, r3, #3
 8007c06:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007c08:	4618      	mov	r0, r3
 8007c0a:	f7f9 f97b 	bl	8000f04 <nunavutChooseMin>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007c12:	1a9b      	subs	r3, r3, r2
 8007c14:	63fb      	str	r3, [r7, #60]	; 0x3c
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007c16:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c18:	f003 0307 	and.w	r3, r3, #7
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d006      	beq.n	8007c2e <uavcan_register_Value_1_0_deserialize_+0x2ae>
 8007c20:	4b11      	ldr	r3, [pc, #68]	; (8007c68 <uavcan_register_Value_1_0_deserialize_+0x2e8>)
 8007c22:	4a12      	ldr	r2, [pc, #72]	; (8007c6c <uavcan_register_Value_1_0_deserialize_+0x2ec>)
 8007c24:	f44f 7118 	mov.w	r1, #608	; 0x260
 8007c28:	4811      	ldr	r0, [pc, #68]	; (8007c70 <uavcan_register_Value_1_0_deserialize_+0x2f0>)
 8007c2a:	f006 fb6d 	bl	800e308 <__assert_func>
            const int8_t _err19_ = uavcan_primitive_array_Bit_1_0_deserialize_(
 8007c2e:	68f8      	ldr	r0, [r7, #12]
                &out_obj->bit, &buffer[offset_bits / 8U], &_size_bytes18_);
 8007c30:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c32:	08db      	lsrs	r3, r3, #3
            const int8_t _err19_ = uavcan_primitive_array_Bit_1_0_deserialize_(
 8007c34:	68ba      	ldr	r2, [r7, #8]
 8007c36:	4413      	add	r3, r2
 8007c38:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8007c3c:	4619      	mov	r1, r3
 8007c3e:	f7fb ff3b 	bl	8003ab8 <uavcan_primitive_array_Bit_1_0_deserialize_>
 8007c42:	4603      	mov	r3, r0
 8007c44:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
            if (_err19_ < 0)
 8007c48:	f997 3050 	ldrsb.w	r3, [r7, #80]	; 0x50
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	da02      	bge.n	8007c56 <uavcan_register_Value_1_0_deserialize_+0x2d6>
            {
                return _err19_;
 8007c50:	f997 3050 	ldrsb.w	r3, [r7, #80]	; 0x50
 8007c54:	e394      	b.n	8008380 <uavcan_register_Value_1_0_deserialize_+0xa00>
            }
            offset_bits += _size_bytes18_ * 8U;  // Advance by the size of the nested serialized representation.
 8007c56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c58:	00db      	lsls	r3, r3, #3
 8007c5a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007c5c:	4413      	add	r3, r2
 8007c5e:	667b      	str	r3, [r7, #100]	; 0x64
 8007c60:	e368      	b.n	8008334 <uavcan_register_Value_1_0_deserialize_+0x9b4>
 8007c62:	bf00      	nop
 8007c64:	08011070 	.word	0x08011070
 8007c68:	08010f50 	.word	0x08010f50
 8007c6c:	080131d8 	.word	0x080131d8
 8007c70:	08011bc0 	.word	0x08011bc0
        }
    }
    else if (4U == out_obj->_tag_)  // uavcan.primitive.array.Integer64.1.0 integer64
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8007c7a:	2b04      	cmp	r3, #4
 8007c7c:	d147      	bne.n	8007d0e <uavcan_register_Value_1_0_deserialize_+0x38e>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007c7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c80:	f003 0307 	and.w	r3, r3, #7
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d006      	beq.n	8007c96 <uavcan_register_Value_1_0_deserialize_+0x316>
 8007c88:	4bae      	ldr	r3, [pc, #696]	; (8007f44 <uavcan_register_Value_1_0_deserialize_+0x5c4>)
 8007c8a:	4aaf      	ldr	r2, [pc, #700]	; (8007f48 <uavcan_register_Value_1_0_deserialize_+0x5c8>)
 8007c8c:	f44f 711b 	mov.w	r1, #620	; 0x26c
 8007c90:	48ae      	ldr	r0, [pc, #696]	; (8007f4c <uavcan_register_Value_1_0_deserialize_+0x5cc>)
 8007c92:	f006 fb39 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007c96:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c98:	f003 0307 	and.w	r3, r3, #7
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d006      	beq.n	8007cae <uavcan_register_Value_1_0_deserialize_+0x32e>
 8007ca0:	4ba8      	ldr	r3, [pc, #672]	; (8007f44 <uavcan_register_Value_1_0_deserialize_+0x5c4>)
 8007ca2:	4aa9      	ldr	r2, [pc, #676]	; (8007f48 <uavcan_register_Value_1_0_deserialize_+0x5c8>)
 8007ca4:	f240 216d 	movw	r1, #621	; 0x26d
 8007ca8:	48a8      	ldr	r0, [pc, #672]	; (8007f4c <uavcan_register_Value_1_0_deserialize_+0x5cc>)
 8007caa:	f006 fb2d 	bl	800e308 <__assert_func>
        {
            size_t _size_bytes19_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8007cae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007cb0:	08db      	lsrs	r3, r3, #3
 8007cb2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	f7f9 f925 	bl	8000f04 <nunavutChooseMin>
 8007cba:	4602      	mov	r2, r0
 8007cbc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007cbe:	1a9b      	subs	r3, r3, r2
 8007cc0:	63bb      	str	r3, [r7, #56]	; 0x38
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007cc2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007cc4:	f003 0307 	and.w	r3, r3, #7
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d006      	beq.n	8007cda <uavcan_register_Value_1_0_deserialize_+0x35a>
 8007ccc:	4b9d      	ldr	r3, [pc, #628]	; (8007f44 <uavcan_register_Value_1_0_deserialize_+0x5c4>)
 8007cce:	4a9e      	ldr	r2, [pc, #632]	; (8007f48 <uavcan_register_Value_1_0_deserialize_+0x5c8>)
 8007cd0:	f44f 711c 	mov.w	r1, #624	; 0x270
 8007cd4:	489d      	ldr	r0, [pc, #628]	; (8007f4c <uavcan_register_Value_1_0_deserialize_+0x5cc>)
 8007cd6:	f006 fb17 	bl	800e308 <__assert_func>
            const int8_t _err20_ = uavcan_primitive_array_Integer64_1_0_deserialize_(
 8007cda:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer64, &buffer[offset_bits / 8U], &_size_bytes19_);
 8007cdc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007cde:	08db      	lsrs	r3, r3, #3
            const int8_t _err20_ = uavcan_primitive_array_Integer64_1_0_deserialize_(
 8007ce0:	68ba      	ldr	r2, [r7, #8]
 8007ce2:	4413      	add	r3, r2
 8007ce4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8007ce8:	4619      	mov	r1, r3
 8007cea:	f7fc fc73 	bl	80045d4 <uavcan_primitive_array_Integer64_1_0_deserialize_>
 8007cee:	4603      	mov	r3, r0
 8007cf0:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
            if (_err20_ < 0)
 8007cf4:	f997 3051 	ldrsb.w	r3, [r7, #81]	; 0x51
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	da02      	bge.n	8007d02 <uavcan_register_Value_1_0_deserialize_+0x382>
            {
                return _err20_;
 8007cfc:	f997 3051 	ldrsb.w	r3, [r7, #81]	; 0x51
 8007d00:	e33e      	b.n	8008380 <uavcan_register_Value_1_0_deserialize_+0xa00>
            }
            offset_bits += _size_bytes19_ * 8U;  // Advance by the size of the nested serialized representation.
 8007d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d04:	00db      	lsls	r3, r3, #3
 8007d06:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007d08:	4413      	add	r3, r2
 8007d0a:	667b      	str	r3, [r7, #100]	; 0x64
 8007d0c:	e312      	b.n	8008334 <uavcan_register_Value_1_0_deserialize_+0x9b4>
        }
    }
    else if (5U == out_obj->_tag_)  // uavcan.primitive.array.Integer32.1.0 integer32
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8007d14:	2b05      	cmp	r3, #5
 8007d16:	d147      	bne.n	8007da8 <uavcan_register_Value_1_0_deserialize_+0x428>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007d18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d1a:	f003 0307 	and.w	r3, r3, #7
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d006      	beq.n	8007d30 <uavcan_register_Value_1_0_deserialize_+0x3b0>
 8007d22:	4b88      	ldr	r3, [pc, #544]	; (8007f44 <uavcan_register_Value_1_0_deserialize_+0x5c4>)
 8007d24:	4a88      	ldr	r2, [pc, #544]	; (8007f48 <uavcan_register_Value_1_0_deserialize_+0x5c8>)
 8007d26:	f44f 711f 	mov.w	r1, #636	; 0x27c
 8007d2a:	4888      	ldr	r0, [pc, #544]	; (8007f4c <uavcan_register_Value_1_0_deserialize_+0x5cc>)
 8007d2c:	f006 faec 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007d30:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d32:	f003 0307 	and.w	r3, r3, #7
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d006      	beq.n	8007d48 <uavcan_register_Value_1_0_deserialize_+0x3c8>
 8007d3a:	4b82      	ldr	r3, [pc, #520]	; (8007f44 <uavcan_register_Value_1_0_deserialize_+0x5c4>)
 8007d3c:	4a82      	ldr	r2, [pc, #520]	; (8007f48 <uavcan_register_Value_1_0_deserialize_+0x5c8>)
 8007d3e:	f240 217d 	movw	r1, #637	; 0x27d
 8007d42:	4882      	ldr	r0, [pc, #520]	; (8007f4c <uavcan_register_Value_1_0_deserialize_+0x5cc>)
 8007d44:	f006 fae0 	bl	800e308 <__assert_func>
        {
            size_t _size_bytes20_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8007d48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d4a:	08db      	lsrs	r3, r3, #3
 8007d4c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007d4e:	4618      	mov	r0, r3
 8007d50:	f7f9 f8d8 	bl	8000f04 <nunavutChooseMin>
 8007d54:	4602      	mov	r2, r0
 8007d56:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007d58:	1a9b      	subs	r3, r3, r2
 8007d5a:	637b      	str	r3, [r7, #52]	; 0x34
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007d5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d5e:	f003 0307 	and.w	r3, r3, #7
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d006      	beq.n	8007d74 <uavcan_register_Value_1_0_deserialize_+0x3f4>
 8007d66:	4b77      	ldr	r3, [pc, #476]	; (8007f44 <uavcan_register_Value_1_0_deserialize_+0x5c4>)
 8007d68:	4a77      	ldr	r2, [pc, #476]	; (8007f48 <uavcan_register_Value_1_0_deserialize_+0x5c8>)
 8007d6a:	f44f 7120 	mov.w	r1, #640	; 0x280
 8007d6e:	4877      	ldr	r0, [pc, #476]	; (8007f4c <uavcan_register_Value_1_0_deserialize_+0x5cc>)
 8007d70:	f006 faca 	bl	800e308 <__assert_func>
            const int8_t _err21_ = uavcan_primitive_array_Integer32_1_0_deserialize_(
 8007d74:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer32, &buffer[offset_bits / 8U], &_size_bytes20_);
 8007d76:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d78:	08db      	lsrs	r3, r3, #3
            const int8_t _err21_ = uavcan_primitive_array_Integer32_1_0_deserialize_(
 8007d7a:	68ba      	ldr	r2, [r7, #8]
 8007d7c:	4413      	add	r3, r2
 8007d7e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8007d82:	4619      	mov	r1, r3
 8007d84:	f7fc fa46 	bl	8004214 <uavcan_primitive_array_Integer32_1_0_deserialize_>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
            if (_err21_ < 0)
 8007d8e:	f997 3052 	ldrsb.w	r3, [r7, #82]	; 0x52
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	da02      	bge.n	8007d9c <uavcan_register_Value_1_0_deserialize_+0x41c>
            {
                return _err21_;
 8007d96:	f997 3052 	ldrsb.w	r3, [r7, #82]	; 0x52
 8007d9a:	e2f1      	b.n	8008380 <uavcan_register_Value_1_0_deserialize_+0xa00>
            }
            offset_bits += _size_bytes20_ * 8U;  // Advance by the size of the nested serialized representation.
 8007d9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d9e:	00db      	lsls	r3, r3, #3
 8007da0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007da2:	4413      	add	r3, r2
 8007da4:	667b      	str	r3, [r7, #100]	; 0x64
 8007da6:	e2c5      	b.n	8008334 <uavcan_register_Value_1_0_deserialize_+0x9b4>
        }
    }
    else if (6U == out_obj->_tag_)  // uavcan.primitive.array.Integer16.1.0 integer16
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8007dae:	2b06      	cmp	r3, #6
 8007db0:	d147      	bne.n	8007e42 <uavcan_register_Value_1_0_deserialize_+0x4c2>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007db2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007db4:	f003 0307 	and.w	r3, r3, #7
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d006      	beq.n	8007dca <uavcan_register_Value_1_0_deserialize_+0x44a>
 8007dbc:	4b61      	ldr	r3, [pc, #388]	; (8007f44 <uavcan_register_Value_1_0_deserialize_+0x5c4>)
 8007dbe:	4a62      	ldr	r2, [pc, #392]	; (8007f48 <uavcan_register_Value_1_0_deserialize_+0x5c8>)
 8007dc0:	f44f 7123 	mov.w	r1, #652	; 0x28c
 8007dc4:	4861      	ldr	r0, [pc, #388]	; (8007f4c <uavcan_register_Value_1_0_deserialize_+0x5cc>)
 8007dc6:	f006 fa9f 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007dca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007dcc:	f003 0307 	and.w	r3, r3, #7
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d006      	beq.n	8007de2 <uavcan_register_Value_1_0_deserialize_+0x462>
 8007dd4:	4b5b      	ldr	r3, [pc, #364]	; (8007f44 <uavcan_register_Value_1_0_deserialize_+0x5c4>)
 8007dd6:	4a5c      	ldr	r2, [pc, #368]	; (8007f48 <uavcan_register_Value_1_0_deserialize_+0x5c8>)
 8007dd8:	f240 218d 	movw	r1, #653	; 0x28d
 8007ddc:	485b      	ldr	r0, [pc, #364]	; (8007f4c <uavcan_register_Value_1_0_deserialize_+0x5cc>)
 8007dde:	f006 fa93 	bl	800e308 <__assert_func>
        {
            size_t _size_bytes21_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8007de2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007de4:	08db      	lsrs	r3, r3, #3
 8007de6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007de8:	4618      	mov	r0, r3
 8007dea:	f7f9 f88b 	bl	8000f04 <nunavutChooseMin>
 8007dee:	4602      	mov	r2, r0
 8007df0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007df2:	1a9b      	subs	r3, r3, r2
 8007df4:	633b      	str	r3, [r7, #48]	; 0x30
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007df6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007df8:	f003 0307 	and.w	r3, r3, #7
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d006      	beq.n	8007e0e <uavcan_register_Value_1_0_deserialize_+0x48e>
 8007e00:	4b50      	ldr	r3, [pc, #320]	; (8007f44 <uavcan_register_Value_1_0_deserialize_+0x5c4>)
 8007e02:	4a51      	ldr	r2, [pc, #324]	; (8007f48 <uavcan_register_Value_1_0_deserialize_+0x5c8>)
 8007e04:	f44f 7124 	mov.w	r1, #656	; 0x290
 8007e08:	4850      	ldr	r0, [pc, #320]	; (8007f4c <uavcan_register_Value_1_0_deserialize_+0x5cc>)
 8007e0a:	f006 fa7d 	bl	800e308 <__assert_func>
            const int8_t _err22_ = uavcan_primitive_array_Integer16_1_0_deserialize_(
 8007e0e:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer16, &buffer[offset_bits / 8U], &_size_bytes21_);
 8007e10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007e12:	08db      	lsrs	r3, r3, #3
            const int8_t _err22_ = uavcan_primitive_array_Integer16_1_0_deserialize_(
 8007e14:	68ba      	ldr	r2, [r7, #8]
 8007e16:	4413      	add	r3, r2
 8007e18:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8007e1c:	4619      	mov	r1, r3
 8007e1e:	f7fc f813 	bl	8003e48 <uavcan_primitive_array_Integer16_1_0_deserialize_>
 8007e22:	4603      	mov	r3, r0
 8007e24:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
            if (_err22_ < 0)
 8007e28:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	da02      	bge.n	8007e36 <uavcan_register_Value_1_0_deserialize_+0x4b6>
            {
                return _err22_;
 8007e30:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 8007e34:	e2a4      	b.n	8008380 <uavcan_register_Value_1_0_deserialize_+0xa00>
            }
            offset_bits += _size_bytes21_ * 8U;  // Advance by the size of the nested serialized representation.
 8007e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e38:	00db      	lsls	r3, r3, #3
 8007e3a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007e3c:	4413      	add	r3, r2
 8007e3e:	667b      	str	r3, [r7, #100]	; 0x64
 8007e40:	e278      	b.n	8008334 <uavcan_register_Value_1_0_deserialize_+0x9b4>
        }
    }
    else if (7U == out_obj->_tag_)  // uavcan.primitive.array.Integer8.1.0 integer8
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8007e48:	2b07      	cmp	r3, #7
 8007e4a:	d147      	bne.n	8007edc <uavcan_register_Value_1_0_deserialize_+0x55c>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007e4c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007e4e:	f003 0307 	and.w	r3, r3, #7
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d006      	beq.n	8007e64 <uavcan_register_Value_1_0_deserialize_+0x4e4>
 8007e56:	4b3b      	ldr	r3, [pc, #236]	; (8007f44 <uavcan_register_Value_1_0_deserialize_+0x5c4>)
 8007e58:	4a3b      	ldr	r2, [pc, #236]	; (8007f48 <uavcan_register_Value_1_0_deserialize_+0x5c8>)
 8007e5a:	f44f 7127 	mov.w	r1, #668	; 0x29c
 8007e5e:	483b      	ldr	r0, [pc, #236]	; (8007f4c <uavcan_register_Value_1_0_deserialize_+0x5cc>)
 8007e60:	f006 fa52 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007e64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007e66:	f003 0307 	and.w	r3, r3, #7
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d006      	beq.n	8007e7c <uavcan_register_Value_1_0_deserialize_+0x4fc>
 8007e6e:	4b35      	ldr	r3, [pc, #212]	; (8007f44 <uavcan_register_Value_1_0_deserialize_+0x5c4>)
 8007e70:	4a35      	ldr	r2, [pc, #212]	; (8007f48 <uavcan_register_Value_1_0_deserialize_+0x5c8>)
 8007e72:	f240 219d 	movw	r1, #669	; 0x29d
 8007e76:	4835      	ldr	r0, [pc, #212]	; (8007f4c <uavcan_register_Value_1_0_deserialize_+0x5cc>)
 8007e78:	f006 fa46 	bl	800e308 <__assert_func>
        {
            size_t _size_bytes22_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8007e7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007e7e:	08db      	lsrs	r3, r3, #3
 8007e80:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007e82:	4618      	mov	r0, r3
 8007e84:	f7f9 f83e 	bl	8000f04 <nunavutChooseMin>
 8007e88:	4602      	mov	r2, r0
 8007e8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007e8c:	1a9b      	subs	r3, r3, r2
 8007e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007e90:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007e92:	f003 0307 	and.w	r3, r3, #7
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d006      	beq.n	8007ea8 <uavcan_register_Value_1_0_deserialize_+0x528>
 8007e9a:	4b2a      	ldr	r3, [pc, #168]	; (8007f44 <uavcan_register_Value_1_0_deserialize_+0x5c4>)
 8007e9c:	4a2a      	ldr	r2, [pc, #168]	; (8007f48 <uavcan_register_Value_1_0_deserialize_+0x5c8>)
 8007e9e:	f44f 7128 	mov.w	r1, #672	; 0x2a0
 8007ea2:	482a      	ldr	r0, [pc, #168]	; (8007f4c <uavcan_register_Value_1_0_deserialize_+0x5cc>)
 8007ea4:	f006 fa30 	bl	800e308 <__assert_func>
            const int8_t _err23_ = uavcan_primitive_array_Integer8_1_0_deserialize_(
 8007ea8:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer8, &buffer[offset_bits / 8U], &_size_bytes22_);
 8007eaa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007eac:	08db      	lsrs	r3, r3, #3
            const int8_t _err23_ = uavcan_primitive_array_Integer8_1_0_deserialize_(
 8007eae:	68ba      	ldr	r2, [r7, #8]
 8007eb0:	4413      	add	r3, r2
 8007eb2:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8007eb6:	4619      	mov	r1, r3
 8007eb8:	f7fc fd72 	bl	80049a0 <uavcan_primitive_array_Integer8_1_0_deserialize_>
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
            if (_err23_ < 0)
 8007ec2:	f997 3054 	ldrsb.w	r3, [r7, #84]	; 0x54
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	da02      	bge.n	8007ed0 <uavcan_register_Value_1_0_deserialize_+0x550>
            {
                return _err23_;
 8007eca:	f997 3054 	ldrsb.w	r3, [r7, #84]	; 0x54
 8007ece:	e257      	b.n	8008380 <uavcan_register_Value_1_0_deserialize_+0xa00>
            }
            offset_bits += _size_bytes22_ * 8U;  // Advance by the size of the nested serialized representation.
 8007ed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ed2:	00db      	lsls	r3, r3, #3
 8007ed4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007ed6:	4413      	add	r3, r2
 8007ed8:	667b      	str	r3, [r7, #100]	; 0x64
 8007eda:	e22b      	b.n	8008334 <uavcan_register_Value_1_0_deserialize_+0x9b4>
        }
    }
    else if (8U == out_obj->_tag_)  // uavcan.primitive.array.Natural64.1.0 natural64
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8007ee2:	2b08      	cmp	r3, #8
 8007ee4:	d14e      	bne.n	8007f84 <uavcan_register_Value_1_0_deserialize_+0x604>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007ee6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007ee8:	f003 0307 	and.w	r3, r3, #7
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d006      	beq.n	8007efe <uavcan_register_Value_1_0_deserialize_+0x57e>
 8007ef0:	4b14      	ldr	r3, [pc, #80]	; (8007f44 <uavcan_register_Value_1_0_deserialize_+0x5c4>)
 8007ef2:	4a15      	ldr	r2, [pc, #84]	; (8007f48 <uavcan_register_Value_1_0_deserialize_+0x5c8>)
 8007ef4:	f44f 712b 	mov.w	r1, #684	; 0x2ac
 8007ef8:	4814      	ldr	r0, [pc, #80]	; (8007f4c <uavcan_register_Value_1_0_deserialize_+0x5cc>)
 8007efa:	f006 fa05 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007efe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007f00:	f003 0307 	and.w	r3, r3, #7
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d006      	beq.n	8007f16 <uavcan_register_Value_1_0_deserialize_+0x596>
 8007f08:	4b0e      	ldr	r3, [pc, #56]	; (8007f44 <uavcan_register_Value_1_0_deserialize_+0x5c4>)
 8007f0a:	4a0f      	ldr	r2, [pc, #60]	; (8007f48 <uavcan_register_Value_1_0_deserialize_+0x5c8>)
 8007f0c:	f240 21ad 	movw	r1, #685	; 0x2ad
 8007f10:	480e      	ldr	r0, [pc, #56]	; (8007f4c <uavcan_register_Value_1_0_deserialize_+0x5cc>)
 8007f12:	f006 f9f9 	bl	800e308 <__assert_func>
        {
            size_t _size_bytes23_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8007f16:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007f18:	08db      	lsrs	r3, r3, #3
 8007f1a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	f7f8 fff1 	bl	8000f04 <nunavutChooseMin>
 8007f22:	4602      	mov	r2, r0
 8007f24:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007f26:	1a9b      	subs	r3, r3, r2
 8007f28:	62bb      	str	r3, [r7, #40]	; 0x28
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007f2a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007f2c:	f003 0307 	and.w	r3, r3, #7
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d00d      	beq.n	8007f50 <uavcan_register_Value_1_0_deserialize_+0x5d0>
 8007f34:	4b03      	ldr	r3, [pc, #12]	; (8007f44 <uavcan_register_Value_1_0_deserialize_+0x5c4>)
 8007f36:	4a04      	ldr	r2, [pc, #16]	; (8007f48 <uavcan_register_Value_1_0_deserialize_+0x5c8>)
 8007f38:	f44f 712c 	mov.w	r1, #688	; 0x2b0
 8007f3c:	4803      	ldr	r0, [pc, #12]	; (8007f4c <uavcan_register_Value_1_0_deserialize_+0x5cc>)
 8007f3e:	f006 f9e3 	bl	800e308 <__assert_func>
 8007f42:	bf00      	nop
 8007f44:	08010f50 	.word	0x08010f50
 8007f48:	080131d8 	.word	0x080131d8
 8007f4c:	08011bc0 	.word	0x08011bc0
            const int8_t _err24_ = uavcan_primitive_array_Natural64_1_0_deserialize_(
 8007f50:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural64, &buffer[offset_bits / 8U], &_size_bytes23_);
 8007f52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007f54:	08db      	lsrs	r3, r3, #3
            const int8_t _err24_ = uavcan_primitive_array_Natural64_1_0_deserialize_(
 8007f56:	68ba      	ldr	r2, [r7, #8]
 8007f58:	4413      	add	r3, r2
 8007f5a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007f5e:	4619      	mov	r1, r3
 8007f60:	f7fd fac4 	bl	80054ec <uavcan_primitive_array_Natural64_1_0_deserialize_>
 8007f64:	4603      	mov	r3, r0
 8007f66:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            if (_err24_ < 0)
 8007f6a:	f997 3055 	ldrsb.w	r3, [r7, #85]	; 0x55
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	da02      	bge.n	8007f78 <uavcan_register_Value_1_0_deserialize_+0x5f8>
            {
                return _err24_;
 8007f72:	f997 3055 	ldrsb.w	r3, [r7, #85]	; 0x55
 8007f76:	e203      	b.n	8008380 <uavcan_register_Value_1_0_deserialize_+0xa00>
            }
            offset_bits += _size_bytes23_ * 8U;  // Advance by the size of the nested serialized representation.
 8007f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f7a:	00db      	lsls	r3, r3, #3
 8007f7c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007f7e:	4413      	add	r3, r2
 8007f80:	667b      	str	r3, [r7, #100]	; 0x64
 8007f82:	e1d7      	b.n	8008334 <uavcan_register_Value_1_0_deserialize_+0x9b4>
        }
    }
    else if (9U == out_obj->_tag_)  // uavcan.primitive.array.Natural32.1.0 natural32
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8007f8a:	2b09      	cmp	r3, #9
 8007f8c:	d147      	bne.n	800801e <uavcan_register_Value_1_0_deserialize_+0x69e>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007f8e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007f90:	f003 0307 	and.w	r3, r3, #7
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d006      	beq.n	8007fa6 <uavcan_register_Value_1_0_deserialize_+0x626>
 8007f98:	4bae      	ldr	r3, [pc, #696]	; (8008254 <uavcan_register_Value_1_0_deserialize_+0x8d4>)
 8007f9a:	4aaf      	ldr	r2, [pc, #700]	; (8008258 <uavcan_register_Value_1_0_deserialize_+0x8d8>)
 8007f9c:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8007fa0:	48ae      	ldr	r0, [pc, #696]	; (800825c <uavcan_register_Value_1_0_deserialize_+0x8dc>)
 8007fa2:	f006 f9b1 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007fa6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007fa8:	f003 0307 	and.w	r3, r3, #7
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d006      	beq.n	8007fbe <uavcan_register_Value_1_0_deserialize_+0x63e>
 8007fb0:	4ba8      	ldr	r3, [pc, #672]	; (8008254 <uavcan_register_Value_1_0_deserialize_+0x8d4>)
 8007fb2:	4aa9      	ldr	r2, [pc, #676]	; (8008258 <uavcan_register_Value_1_0_deserialize_+0x8d8>)
 8007fb4:	f240 21bd 	movw	r1, #701	; 0x2bd
 8007fb8:	48a8      	ldr	r0, [pc, #672]	; (800825c <uavcan_register_Value_1_0_deserialize_+0x8dc>)
 8007fba:	f006 f9a5 	bl	800e308 <__assert_func>
        {
            size_t _size_bytes24_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8007fbe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007fc0:	08db      	lsrs	r3, r3, #3
 8007fc2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f7f8 ff9d 	bl	8000f04 <nunavutChooseMin>
 8007fca:	4602      	mov	r2, r0
 8007fcc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007fce:	1a9b      	subs	r3, r3, r2
 8007fd0:	627b      	str	r3, [r7, #36]	; 0x24
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8007fd2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007fd4:	f003 0307 	and.w	r3, r3, #7
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d006      	beq.n	8007fea <uavcan_register_Value_1_0_deserialize_+0x66a>
 8007fdc:	4b9d      	ldr	r3, [pc, #628]	; (8008254 <uavcan_register_Value_1_0_deserialize_+0x8d4>)
 8007fde:	4a9e      	ldr	r2, [pc, #632]	; (8008258 <uavcan_register_Value_1_0_deserialize_+0x8d8>)
 8007fe0:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 8007fe4:	489d      	ldr	r0, [pc, #628]	; (800825c <uavcan_register_Value_1_0_deserialize_+0x8dc>)
 8007fe6:	f006 f98f 	bl	800e308 <__assert_func>
            const int8_t _err25_ = uavcan_primitive_array_Natural32_1_0_deserialize_(
 8007fea:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural32, &buffer[offset_bits / 8U], &_size_bytes24_);
 8007fec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007fee:	08db      	lsrs	r3, r3, #3
            const int8_t _err25_ = uavcan_primitive_array_Natural32_1_0_deserialize_(
 8007ff0:	68ba      	ldr	r2, [r7, #8]
 8007ff2:	4413      	add	r3, r2
 8007ff4:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	f7fd f897 	bl	800512c <uavcan_primitive_array_Natural32_1_0_deserialize_>
 8007ffe:	4603      	mov	r3, r0
 8008000:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
            if (_err25_ < 0)
 8008004:	f997 3056 	ldrsb.w	r3, [r7, #86]	; 0x56
 8008008:	2b00      	cmp	r3, #0
 800800a:	da02      	bge.n	8008012 <uavcan_register_Value_1_0_deserialize_+0x692>
            {
                return _err25_;
 800800c:	f997 3056 	ldrsb.w	r3, [r7, #86]	; 0x56
 8008010:	e1b6      	b.n	8008380 <uavcan_register_Value_1_0_deserialize_+0xa00>
            }
            offset_bits += _size_bytes24_ * 8U;  // Advance by the size of the nested serialized representation.
 8008012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008014:	00db      	lsls	r3, r3, #3
 8008016:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008018:	4413      	add	r3, r2
 800801a:	667b      	str	r3, [r7, #100]	; 0x64
 800801c:	e18a      	b.n	8008334 <uavcan_register_Value_1_0_deserialize_+0x9b4>
        }
    }
    else if (10U == out_obj->_tag_)  // uavcan.primitive.array.Natural16.1.0 natural16
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8008024:	2b0a      	cmp	r3, #10
 8008026:	d147      	bne.n	80080b8 <uavcan_register_Value_1_0_deserialize_+0x738>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008028:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800802a:	f003 0307 	and.w	r3, r3, #7
 800802e:	2b00      	cmp	r3, #0
 8008030:	d006      	beq.n	8008040 <uavcan_register_Value_1_0_deserialize_+0x6c0>
 8008032:	4b88      	ldr	r3, [pc, #544]	; (8008254 <uavcan_register_Value_1_0_deserialize_+0x8d4>)
 8008034:	4a88      	ldr	r2, [pc, #544]	; (8008258 <uavcan_register_Value_1_0_deserialize_+0x8d8>)
 8008036:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 800803a:	4888      	ldr	r0, [pc, #544]	; (800825c <uavcan_register_Value_1_0_deserialize_+0x8dc>)
 800803c:	f006 f964 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008040:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008042:	f003 0307 	and.w	r3, r3, #7
 8008046:	2b00      	cmp	r3, #0
 8008048:	d006      	beq.n	8008058 <uavcan_register_Value_1_0_deserialize_+0x6d8>
 800804a:	4b82      	ldr	r3, [pc, #520]	; (8008254 <uavcan_register_Value_1_0_deserialize_+0x8d4>)
 800804c:	4a82      	ldr	r2, [pc, #520]	; (8008258 <uavcan_register_Value_1_0_deserialize_+0x8d8>)
 800804e:	f240 21cd 	movw	r1, #717	; 0x2cd
 8008052:	4882      	ldr	r0, [pc, #520]	; (800825c <uavcan_register_Value_1_0_deserialize_+0x8dc>)
 8008054:	f006 f958 	bl	800e308 <__assert_func>
        {
            size_t _size_bytes25_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8008058:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800805a:	08db      	lsrs	r3, r3, #3
 800805c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800805e:	4618      	mov	r0, r3
 8008060:	f7f8 ff50 	bl	8000f04 <nunavutChooseMin>
 8008064:	4602      	mov	r2, r0
 8008066:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008068:	1a9b      	subs	r3, r3, r2
 800806a:	623b      	str	r3, [r7, #32]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800806c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800806e:	f003 0307 	and.w	r3, r3, #7
 8008072:	2b00      	cmp	r3, #0
 8008074:	d006      	beq.n	8008084 <uavcan_register_Value_1_0_deserialize_+0x704>
 8008076:	4b77      	ldr	r3, [pc, #476]	; (8008254 <uavcan_register_Value_1_0_deserialize_+0x8d4>)
 8008078:	4a77      	ldr	r2, [pc, #476]	; (8008258 <uavcan_register_Value_1_0_deserialize_+0x8d8>)
 800807a:	f44f 7134 	mov.w	r1, #720	; 0x2d0
 800807e:	4877      	ldr	r0, [pc, #476]	; (800825c <uavcan_register_Value_1_0_deserialize_+0x8dc>)
 8008080:	f006 f942 	bl	800e308 <__assert_func>
            const int8_t _err26_ = uavcan_primitive_array_Natural16_1_0_deserialize_(
 8008084:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural16, &buffer[offset_bits / 8U], &_size_bytes25_);
 8008086:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008088:	08db      	lsrs	r3, r3, #3
            const int8_t _err26_ = uavcan_primitive_array_Natural16_1_0_deserialize_(
 800808a:	68ba      	ldr	r2, [r7, #8]
 800808c:	4413      	add	r3, r2
 800808e:	f107 0220 	add.w	r2, r7, #32
 8008092:	4619      	mov	r1, r3
 8008094:	f7fc fe64 	bl	8004d60 <uavcan_primitive_array_Natural16_1_0_deserialize_>
 8008098:	4603      	mov	r3, r0
 800809a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
            if (_err26_ < 0)
 800809e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	da02      	bge.n	80080ac <uavcan_register_Value_1_0_deserialize_+0x72c>
            {
                return _err26_;
 80080a6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80080aa:	e169      	b.n	8008380 <uavcan_register_Value_1_0_deserialize_+0xa00>
            }
            offset_bits += _size_bytes25_ * 8U;  // Advance by the size of the nested serialized representation.
 80080ac:	6a3b      	ldr	r3, [r7, #32]
 80080ae:	00db      	lsls	r3, r3, #3
 80080b0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80080b2:	4413      	add	r3, r2
 80080b4:	667b      	str	r3, [r7, #100]	; 0x64
 80080b6:	e13d      	b.n	8008334 <uavcan_register_Value_1_0_deserialize_+0x9b4>
        }
    }
    else if (11U == out_obj->_tag_)  // uavcan.primitive.array.Natural8.1.0 natural8
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80080be:	2b0b      	cmp	r3, #11
 80080c0:	d147      	bne.n	8008152 <uavcan_register_Value_1_0_deserialize_+0x7d2>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80080c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80080c4:	f003 0307 	and.w	r3, r3, #7
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d006      	beq.n	80080da <uavcan_register_Value_1_0_deserialize_+0x75a>
 80080cc:	4b61      	ldr	r3, [pc, #388]	; (8008254 <uavcan_register_Value_1_0_deserialize_+0x8d4>)
 80080ce:	4a62      	ldr	r2, [pc, #392]	; (8008258 <uavcan_register_Value_1_0_deserialize_+0x8d8>)
 80080d0:	f44f 7137 	mov.w	r1, #732	; 0x2dc
 80080d4:	4861      	ldr	r0, [pc, #388]	; (800825c <uavcan_register_Value_1_0_deserialize_+0x8dc>)
 80080d6:	f006 f917 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80080da:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80080dc:	f003 0307 	and.w	r3, r3, #7
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d006      	beq.n	80080f2 <uavcan_register_Value_1_0_deserialize_+0x772>
 80080e4:	4b5b      	ldr	r3, [pc, #364]	; (8008254 <uavcan_register_Value_1_0_deserialize_+0x8d4>)
 80080e6:	4a5c      	ldr	r2, [pc, #368]	; (8008258 <uavcan_register_Value_1_0_deserialize_+0x8d8>)
 80080e8:	f240 21dd 	movw	r1, #733	; 0x2dd
 80080ec:	485b      	ldr	r0, [pc, #364]	; (800825c <uavcan_register_Value_1_0_deserialize_+0x8dc>)
 80080ee:	f006 f90b 	bl	800e308 <__assert_func>
        {
            size_t _size_bytes26_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80080f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80080f4:	08db      	lsrs	r3, r3, #3
 80080f6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80080f8:	4618      	mov	r0, r3
 80080fa:	f7f8 ff03 	bl	8000f04 <nunavutChooseMin>
 80080fe:	4602      	mov	r2, r0
 8008100:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008102:	1a9b      	subs	r3, r3, r2
 8008104:	61fb      	str	r3, [r7, #28]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008106:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008108:	f003 0307 	and.w	r3, r3, #7
 800810c:	2b00      	cmp	r3, #0
 800810e:	d006      	beq.n	800811e <uavcan_register_Value_1_0_deserialize_+0x79e>
 8008110:	4b50      	ldr	r3, [pc, #320]	; (8008254 <uavcan_register_Value_1_0_deserialize_+0x8d4>)
 8008112:	4a51      	ldr	r2, [pc, #324]	; (8008258 <uavcan_register_Value_1_0_deserialize_+0x8d8>)
 8008114:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 8008118:	4850      	ldr	r0, [pc, #320]	; (800825c <uavcan_register_Value_1_0_deserialize_+0x8dc>)
 800811a:	f006 f8f5 	bl	800e308 <__assert_func>
            const int8_t _err27_ = uavcan_primitive_array_Natural8_1_0_deserialize_(
 800811e:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural8, &buffer[offset_bits / 8U], &_size_bytes26_);
 8008120:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008122:	08db      	lsrs	r3, r3, #3
            const int8_t _err27_ = uavcan_primitive_array_Natural8_1_0_deserialize_(
 8008124:	68ba      	ldr	r2, [r7, #8]
 8008126:	4413      	add	r3, r2
 8008128:	f107 021c 	add.w	r2, r7, #28
 800812c:	4619      	mov	r1, r3
 800812e:	f7fd fbc1 	bl	80058b4 <uavcan_primitive_array_Natural8_1_0_deserialize_>
 8008132:	4603      	mov	r3, r0
 8008134:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
            if (_err27_ < 0)
 8008138:	f997 3058 	ldrsb.w	r3, [r7, #88]	; 0x58
 800813c:	2b00      	cmp	r3, #0
 800813e:	da02      	bge.n	8008146 <uavcan_register_Value_1_0_deserialize_+0x7c6>
            {
                return _err27_;
 8008140:	f997 3058 	ldrsb.w	r3, [r7, #88]	; 0x58
 8008144:	e11c      	b.n	8008380 <uavcan_register_Value_1_0_deserialize_+0xa00>
            }
            offset_bits += _size_bytes26_ * 8U;  // Advance by the size of the nested serialized representation.
 8008146:	69fb      	ldr	r3, [r7, #28]
 8008148:	00db      	lsls	r3, r3, #3
 800814a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800814c:	4413      	add	r3, r2
 800814e:	667b      	str	r3, [r7, #100]	; 0x64
 8008150:	e0f0      	b.n	8008334 <uavcan_register_Value_1_0_deserialize_+0x9b4>
        }
    }
    else if (12U == out_obj->_tag_)  // uavcan.primitive.array.Real64.1.0 real64
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8008158:	2b0c      	cmp	r3, #12
 800815a:	d147      	bne.n	80081ec <uavcan_register_Value_1_0_deserialize_+0x86c>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800815c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800815e:	f003 0307 	and.w	r3, r3, #7
 8008162:	2b00      	cmp	r3, #0
 8008164:	d006      	beq.n	8008174 <uavcan_register_Value_1_0_deserialize_+0x7f4>
 8008166:	4b3b      	ldr	r3, [pc, #236]	; (8008254 <uavcan_register_Value_1_0_deserialize_+0x8d4>)
 8008168:	4a3b      	ldr	r2, [pc, #236]	; (8008258 <uavcan_register_Value_1_0_deserialize_+0x8d8>)
 800816a:	f44f 713b 	mov.w	r1, #748	; 0x2ec
 800816e:	483b      	ldr	r0, [pc, #236]	; (800825c <uavcan_register_Value_1_0_deserialize_+0x8dc>)
 8008170:	f006 f8ca 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008174:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008176:	f003 0307 	and.w	r3, r3, #7
 800817a:	2b00      	cmp	r3, #0
 800817c:	d006      	beq.n	800818c <uavcan_register_Value_1_0_deserialize_+0x80c>
 800817e:	4b35      	ldr	r3, [pc, #212]	; (8008254 <uavcan_register_Value_1_0_deserialize_+0x8d4>)
 8008180:	4a35      	ldr	r2, [pc, #212]	; (8008258 <uavcan_register_Value_1_0_deserialize_+0x8d8>)
 8008182:	f240 21ed 	movw	r1, #749	; 0x2ed
 8008186:	4835      	ldr	r0, [pc, #212]	; (800825c <uavcan_register_Value_1_0_deserialize_+0x8dc>)
 8008188:	f006 f8be 	bl	800e308 <__assert_func>
        {
            size_t _size_bytes27_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800818c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800818e:	08db      	lsrs	r3, r3, #3
 8008190:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8008192:	4618      	mov	r0, r3
 8008194:	f7f8 feb6 	bl	8000f04 <nunavutChooseMin>
 8008198:	4602      	mov	r2, r0
 800819a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800819c:	1a9b      	subs	r3, r3, r2
 800819e:	61bb      	str	r3, [r7, #24]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80081a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80081a2:	f003 0307 	and.w	r3, r3, #7
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d006      	beq.n	80081b8 <uavcan_register_Value_1_0_deserialize_+0x838>
 80081aa:	4b2a      	ldr	r3, [pc, #168]	; (8008254 <uavcan_register_Value_1_0_deserialize_+0x8d4>)
 80081ac:	4a2a      	ldr	r2, [pc, #168]	; (8008258 <uavcan_register_Value_1_0_deserialize_+0x8d8>)
 80081ae:	f44f 713c 	mov.w	r1, #752	; 0x2f0
 80081b2:	482a      	ldr	r0, [pc, #168]	; (800825c <uavcan_register_Value_1_0_deserialize_+0x8dc>)
 80081b4:	f006 f8a8 	bl	800e308 <__assert_func>
            const int8_t _err28_ = uavcan_primitive_array_Real64_1_0_deserialize_(
 80081b8:	68f8      	ldr	r0, [r7, #12]
                &out_obj->real64, &buffer[offset_bits / 8U], &_size_bytes27_);
 80081ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80081bc:	08db      	lsrs	r3, r3, #3
            const int8_t _err28_ = uavcan_primitive_array_Real64_1_0_deserialize_(
 80081be:	68ba      	ldr	r2, [r7, #8]
 80081c0:	4413      	add	r3, r2
 80081c2:	f107 0218 	add.w	r2, r7, #24
 80081c6:	4619      	mov	r1, r3
 80081c8:	f7fa fec6 	bl	8002f58 <uavcan_primitive_array_Real64_1_0_deserialize_>
 80081cc:	4603      	mov	r3, r0
 80081ce:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
            if (_err28_ < 0)
 80081d2:	f997 3059 	ldrsb.w	r3, [r7, #89]	; 0x59
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	da02      	bge.n	80081e0 <uavcan_register_Value_1_0_deserialize_+0x860>
            {
                return _err28_;
 80081da:	f997 3059 	ldrsb.w	r3, [r7, #89]	; 0x59
 80081de:	e0cf      	b.n	8008380 <uavcan_register_Value_1_0_deserialize_+0xa00>
            }
            offset_bits += _size_bytes27_ * 8U;  // Advance by the size of the nested serialized representation.
 80081e0:	69bb      	ldr	r3, [r7, #24]
 80081e2:	00db      	lsls	r3, r3, #3
 80081e4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80081e6:	4413      	add	r3, r2
 80081e8:	667b      	str	r3, [r7, #100]	; 0x64
 80081ea:	e0a3      	b.n	8008334 <uavcan_register_Value_1_0_deserialize_+0x9b4>
        }
    }
    else if (13U == out_obj->_tag_)  // uavcan.primitive.array.Real32.1.0 real32
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80081f2:	2b0d      	cmp	r3, #13
 80081f4:	d14e      	bne.n	8008294 <uavcan_register_Value_1_0_deserialize_+0x914>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80081f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80081f8:	f003 0307 	and.w	r3, r3, #7
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d006      	beq.n	800820e <uavcan_register_Value_1_0_deserialize_+0x88e>
 8008200:	4b14      	ldr	r3, [pc, #80]	; (8008254 <uavcan_register_Value_1_0_deserialize_+0x8d4>)
 8008202:	4a15      	ldr	r2, [pc, #84]	; (8008258 <uavcan_register_Value_1_0_deserialize_+0x8d8>)
 8008204:	f44f 713f 	mov.w	r1, #764	; 0x2fc
 8008208:	4814      	ldr	r0, [pc, #80]	; (800825c <uavcan_register_Value_1_0_deserialize_+0x8dc>)
 800820a:	f006 f87d 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800820e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008210:	f003 0307 	and.w	r3, r3, #7
 8008214:	2b00      	cmp	r3, #0
 8008216:	d006      	beq.n	8008226 <uavcan_register_Value_1_0_deserialize_+0x8a6>
 8008218:	4b0e      	ldr	r3, [pc, #56]	; (8008254 <uavcan_register_Value_1_0_deserialize_+0x8d4>)
 800821a:	4a0f      	ldr	r2, [pc, #60]	; (8008258 <uavcan_register_Value_1_0_deserialize_+0x8d8>)
 800821c:	f240 21fd 	movw	r1, #765	; 0x2fd
 8008220:	480e      	ldr	r0, [pc, #56]	; (800825c <uavcan_register_Value_1_0_deserialize_+0x8dc>)
 8008222:	f006 f871 	bl	800e308 <__assert_func>
        {
            size_t _size_bytes28_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8008226:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008228:	08db      	lsrs	r3, r3, #3
 800822a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800822c:	4618      	mov	r0, r3
 800822e:	f7f8 fe69 	bl	8000f04 <nunavutChooseMin>
 8008232:	4602      	mov	r2, r0
 8008234:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008236:	1a9b      	subs	r3, r3, r2
 8008238:	617b      	str	r3, [r7, #20]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800823a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800823c:	f003 0307 	and.w	r3, r3, #7
 8008240:	2b00      	cmp	r3, #0
 8008242:	d00d      	beq.n	8008260 <uavcan_register_Value_1_0_deserialize_+0x8e0>
 8008244:	4b03      	ldr	r3, [pc, #12]	; (8008254 <uavcan_register_Value_1_0_deserialize_+0x8d4>)
 8008246:	4a04      	ldr	r2, [pc, #16]	; (8008258 <uavcan_register_Value_1_0_deserialize_+0x8d8>)
 8008248:	f44f 7140 	mov.w	r1, #768	; 0x300
 800824c:	4803      	ldr	r0, [pc, #12]	; (800825c <uavcan_register_Value_1_0_deserialize_+0x8dc>)
 800824e:	f006 f85b 	bl	800e308 <__assert_func>
 8008252:	bf00      	nop
 8008254:	08010f50 	.word	0x08010f50
 8008258:	080131d8 	.word	0x080131d8
 800825c:	08011bc0 	.word	0x08011bc0
            const int8_t _err29_ = uavcan_primitive_array_Real32_1_0_deserialize_(
 8008260:	68f8      	ldr	r0, [r7, #12]
                &out_obj->real32, &buffer[offset_bits / 8U], &_size_bytes28_);
 8008262:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008264:	08db      	lsrs	r3, r3, #3
            const int8_t _err29_ = uavcan_primitive_array_Real32_1_0_deserialize_(
 8008266:	68ba      	ldr	r2, [r7, #8]
 8008268:	4413      	add	r3, r2
 800826a:	f107 0214 	add.w	r2, r7, #20
 800826e:	4619      	mov	r1, r3
 8008270:	f7fd ff16 	bl	80060a0 <uavcan_primitive_array_Real32_1_0_deserialize_>
 8008274:	4603      	mov	r3, r0
 8008276:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
            if (_err29_ < 0)
 800827a:	f997 305a 	ldrsb.w	r3, [r7, #90]	; 0x5a
 800827e:	2b00      	cmp	r3, #0
 8008280:	da02      	bge.n	8008288 <uavcan_register_Value_1_0_deserialize_+0x908>
            {
                return _err29_;
 8008282:	f997 305a 	ldrsb.w	r3, [r7, #90]	; 0x5a
 8008286:	e07b      	b.n	8008380 <uavcan_register_Value_1_0_deserialize_+0xa00>
            }
            offset_bits += _size_bytes28_ * 8U;  // Advance by the size of the nested serialized representation.
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	00db      	lsls	r3, r3, #3
 800828c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800828e:	4413      	add	r3, r2
 8008290:	667b      	str	r3, [r7, #100]	; 0x64
 8008292:	e04f      	b.n	8008334 <uavcan_register_Value_1_0_deserialize_+0x9b4>
        }
    }
    else if (14U == out_obj->_tag_)  // uavcan.primitive.array.Real16.1.0 real16
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800829a:	2b0e      	cmp	r3, #14
 800829c:	d147      	bne.n	800832e <uavcan_register_Value_1_0_deserialize_+0x9ae>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800829e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80082a0:	f003 0307 	and.w	r3, r3, #7
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d006      	beq.n	80082b6 <uavcan_register_Value_1_0_deserialize_+0x936>
 80082a8:	4b37      	ldr	r3, [pc, #220]	; (8008388 <uavcan_register_Value_1_0_deserialize_+0xa08>)
 80082aa:	4a38      	ldr	r2, [pc, #224]	; (800838c <uavcan_register_Value_1_0_deserialize_+0xa0c>)
 80082ac:	f44f 7143 	mov.w	r1, #780	; 0x30c
 80082b0:	4837      	ldr	r0, [pc, #220]	; (8008390 <uavcan_register_Value_1_0_deserialize_+0xa10>)
 80082b2:	f006 f829 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80082b6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80082b8:	f003 0307 	and.w	r3, r3, #7
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d006      	beq.n	80082ce <uavcan_register_Value_1_0_deserialize_+0x94e>
 80082c0:	4b31      	ldr	r3, [pc, #196]	; (8008388 <uavcan_register_Value_1_0_deserialize_+0xa08>)
 80082c2:	4a32      	ldr	r2, [pc, #200]	; (800838c <uavcan_register_Value_1_0_deserialize_+0xa0c>)
 80082c4:	f240 310d 	movw	r1, #781	; 0x30d
 80082c8:	4831      	ldr	r0, [pc, #196]	; (8008390 <uavcan_register_Value_1_0_deserialize_+0xa10>)
 80082ca:	f006 f81d 	bl	800e308 <__assert_func>
        {
            size_t _size_bytes29_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80082ce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80082d0:	08db      	lsrs	r3, r3, #3
 80082d2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80082d4:	4618      	mov	r0, r3
 80082d6:	f7f8 fe15 	bl	8000f04 <nunavutChooseMin>
 80082da:	4602      	mov	r2, r0
 80082dc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80082de:	1a9b      	subs	r3, r3, r2
 80082e0:	613b      	str	r3, [r7, #16]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80082e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80082e4:	f003 0307 	and.w	r3, r3, #7
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d006      	beq.n	80082fa <uavcan_register_Value_1_0_deserialize_+0x97a>
 80082ec:	4b26      	ldr	r3, [pc, #152]	; (8008388 <uavcan_register_Value_1_0_deserialize_+0xa08>)
 80082ee:	4a27      	ldr	r2, [pc, #156]	; (800838c <uavcan_register_Value_1_0_deserialize_+0xa0c>)
 80082f0:	f44f 7144 	mov.w	r1, #784	; 0x310
 80082f4:	4826      	ldr	r0, [pc, #152]	; (8008390 <uavcan_register_Value_1_0_deserialize_+0xa10>)
 80082f6:	f006 f807 	bl	800e308 <__assert_func>
            const int8_t _err30_ = uavcan_primitive_array_Real16_1_0_deserialize_(
 80082fa:	68f8      	ldr	r0, [r7, #12]
                &out_obj->real16, &buffer[offset_bits / 8U], &_size_bytes29_);
 80082fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80082fe:	08db      	lsrs	r3, r3, #3
            const int8_t _err30_ = uavcan_primitive_array_Real16_1_0_deserialize_(
 8008300:	68ba      	ldr	r2, [r7, #8]
 8008302:	4413      	add	r3, r2
 8008304:	f107 0210 	add.w	r2, r7, #16
 8008308:	4619      	mov	r1, r3
 800830a:	f7fd fce9 	bl	8005ce0 <uavcan_primitive_array_Real16_1_0_deserialize_>
 800830e:	4603      	mov	r3, r0
 8008310:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
            if (_err30_ < 0)
 8008314:	f997 305b 	ldrsb.w	r3, [r7, #91]	; 0x5b
 8008318:	2b00      	cmp	r3, #0
 800831a:	da02      	bge.n	8008322 <uavcan_register_Value_1_0_deserialize_+0x9a2>
            {
                return _err30_;
 800831c:	f997 305b 	ldrsb.w	r3, [r7, #91]	; 0x5b
 8008320:	e02e      	b.n	8008380 <uavcan_register_Value_1_0_deserialize_+0xa00>
            }
            offset_bits += _size_bytes29_ * 8U;  // Advance by the size of the nested serialized representation.
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	00db      	lsls	r3, r3, #3
 8008326:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008328:	4413      	add	r3, r2
 800832a:	667b      	str	r3, [r7, #100]	; 0x64
 800832c:	e002      	b.n	8008334 <uavcan_register_Value_1_0_deserialize_+0x9b4>
        }
    }
    else
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_UNION_TAG;
 800832e:	f06f 030a 	mvn.w	r3, #10
 8008332:	e025      	b.n	8008380 <uavcan_register_Value_1_0_deserialize_+0xa00>
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8008334:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008336:	3307      	adds	r3, #7
 8008338:	f023 0307 	bic.w	r3, r3, #7
 800833c:	667b      	str	r3, [r7, #100]	; 0x64
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800833e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008340:	f003 0307 	and.w	r3, r3, #7
 8008344:	2b00      	cmp	r3, #0
 8008346:	d006      	beq.n	8008356 <uavcan_register_Value_1_0_deserialize_+0x9d6>
 8008348:	4b0f      	ldr	r3, [pc, #60]	; (8008388 <uavcan_register_Value_1_0_deserialize_+0xa08>)
 800834a:	4a10      	ldr	r2, [pc, #64]	; (800838c <uavcan_register_Value_1_0_deserialize_+0xa0c>)
 800834c:	f240 311f 	movw	r1, #799	; 0x31f
 8008350:	480f      	ldr	r0, [pc, #60]	; (8008390 <uavcan_register_Value_1_0_deserialize_+0xa10>)
 8008352:	f005 ffd9 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8008356:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8008358:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800835a:	f7f8 fdd3 	bl	8000f04 <nunavutChooseMin>
 800835e:	4603      	mov	r3, r0
 8008360:	08da      	lsrs	r2, r3, #3
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800836c:	429a      	cmp	r2, r3
 800836e:	d206      	bcs.n	800837e <uavcan_register_Value_1_0_deserialize_+0x9fe>
 8008370:	4b08      	ldr	r3, [pc, #32]	; (8008394 <uavcan_register_Value_1_0_deserialize_+0xa14>)
 8008372:	4a06      	ldr	r2, [pc, #24]	; (800838c <uavcan_register_Value_1_0_deserialize_+0xa0c>)
 8008374:	f240 3121 	movw	r1, #801	; 0x321
 8008378:	4805      	ldr	r0, [pc, #20]	; (8008390 <uavcan_register_Value_1_0_deserialize_+0xa10>)
 800837a:	f005 ffc5 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 800837e:	2300      	movs	r3, #0
}
 8008380:	4618      	mov	r0, r3
 8008382:	3768      	adds	r7, #104	; 0x68
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}
 8008388:	08010f50 	.word	0x08010f50
 800838c:	080131d8 	.word	0x080131d8
 8008390:	08011bc0 	.word	0x08011bc0
 8008394:	08011074 	.word	0x08011074

08008398 <uavcan_register_Value_1_0_initialize_>:
/// Initialize an instance to default values. Does nothing if @param out_obj is NULL.
/// This function intentionally leaves inactive elements uninitialized; for example, members of a variable-length
/// array beyond its length are left uninitialized; aliased union memory that is not used by the first union field
/// is left uninitialized, etc. If full zero-initialization is desired, just use memset(&obj, 0, sizeof(obj)).
static inline void uavcan_register_Value_1_0_initialize_(uavcan_register_Value_1_0* const out_obj)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b086      	sub	sp, #24
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
    if (out_obj != NULL)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d018      	beq.n	80083d8 <uavcan_register_Value_1_0_initialize_+0x40>
    {
        size_t size_bytes = 0;
 80083a6:	2300      	movs	r3, #0
 80083a8:	613b      	str	r3, [r7, #16]
        const uint8_t buf = 0;
 80083aa:	2300      	movs	r3, #0
 80083ac:	73fb      	strb	r3, [r7, #15]
        const int8_t err = uavcan_register_Value_1_0_deserialize_(out_obj, &buf, &size_bytes);
 80083ae:	f107 0210 	add.w	r2, r7, #16
 80083b2:	f107 030f 	add.w	r3, r7, #15
 80083b6:	4619      	mov	r1, r3
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f7ff fae1 	bl	8007980 <uavcan_register_Value_1_0_deserialize_>
 80083be:	4603      	mov	r3, r0
 80083c0:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(err >= 0);
 80083c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	da06      	bge.n	80083d8 <uavcan_register_Value_1_0_initialize_+0x40>
 80083ca:	4b05      	ldr	r3, [pc, #20]	; (80083e0 <uavcan_register_Value_1_0_initialize_+0x48>)
 80083cc:	4a05      	ldr	r2, [pc, #20]	; (80083e4 <uavcan_register_Value_1_0_initialize_+0x4c>)
 80083ce:	f44f 714c 	mov.w	r1, #816	; 0x330
 80083d2:	4805      	ldr	r0, [pc, #20]	; (80083e8 <uavcan_register_Value_1_0_initialize_+0x50>)
 80083d4:	f005 ff98 	bl	800e308 <__assert_func>
        (void) err;
    }
}
 80083d8:	bf00      	nop
 80083da:	3718      	adds	r7, #24
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}
 80083e0:	080111b8 	.word	0x080111b8
 80083e4:	08013590 	.word	0x08013590
 80083e8:	08011bc0 	.word	0x08011bc0

080083ec <uavcan_register_Value_1_0_select_empty_>:
/// Mark option "empty" active without initializing it. Does nothing if @param obj is NULL.
static inline void uavcan_register_Value_1_0_select_empty_(uavcan_register_Value_1_0* const obj)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b083      	sub	sp, #12
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
    if (obj != NULL)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d003      	beq.n	8008402 <uavcan_register_Value_1_0_select_empty_+0x16>
    {
        obj->_tag_ = 0;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2200      	movs	r2, #0
 80083fe:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
    }
}
 8008402:	bf00      	nop
 8008404:	370c      	adds	r7, #12
 8008406:	46bd      	mov	sp, r7
 8008408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840c:	4770      	bx	lr

0800840e <uavcan_register_Value_1_0_select_natural16_>:
    return ((obj != NULL) && (obj->_tag_ == 9));
}

/// Mark option "natural16" active without initializing it. Does nothing if @param obj is NULL.
static inline void uavcan_register_Value_1_0_select_natural16_(uavcan_register_Value_1_0* const obj)
{
 800840e:	b480      	push	{r7}
 8008410:	b083      	sub	sp, #12
 8008412:	af00      	add	r7, sp, #0
 8008414:	6078      	str	r0, [r7, #4]
    if (obj != NULL)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d003      	beq.n	8008424 <uavcan_register_Value_1_0_select_natural16_+0x16>
    {
        obj->_tag_ = 10;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	220a      	movs	r2, #10
 8008420:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
    }
}
 8008424:	bf00      	nop
 8008426:	370c      	adds	r7, #12
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr

08008430 <uavcan_time_SynchronizedTimestamp_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_time_SynchronizedTimestamp_1_0_serialize_(
    const uavcan_time_SynchronizedTimestamp_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8008430:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008434:	b08c      	sub	sp, #48	; 0x30
 8008436:	af04      	add	r7, sp, #16
 8008438:	60f8      	str	r0, [r7, #12]
 800843a:	60b9      	str	r1, [r7, #8]
 800843c:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d005      	beq.n	8008450 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x20>
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d002      	beq.n	8008450 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x20>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d102      	bne.n	8008456 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8008450:	f06f 0301 	mvn.w	r3, #1
 8008454:	e099      	b.n	800858a <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x15a>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 56UL)
 800845c:	69bb      	ldr	r3, [r7, #24]
 800845e:	00db      	lsls	r3, r3, #3
 8008460:	2b37      	cmp	r3, #55	; 0x37
 8008462:	d802      	bhi.n	800846a <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8008464:	f06f 0302 	mvn.w	r3, #2
 8008468:	e08f      	b.n	800858a <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x15a>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800846a:	2300      	movs	r3, #0
 800846c:	61fb      	str	r3, [r7, #28]
    {   // truncated uint56 microsecond
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800846e:	69fb      	ldr	r3, [r7, #28]
 8008470:	f003 0307 	and.w	r3, r3, #7
 8008474:	2b00      	cmp	r3, #0
 8008476:	d005      	beq.n	8008484 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x54>
 8008478:	4b46      	ldr	r3, [pc, #280]	; (8008594 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x164>)
 800847a:	4a47      	ldr	r2, [pc, #284]	; (8008598 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x168>)
 800847c:	217c      	movs	r1, #124	; 0x7c
 800847e:	4847      	ldr	r0, [pc, #284]	; (800859c <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x16c>)
 8008480:	f005 ff42 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 56ULL) <= (capacity_bytes * 8U));
 8008484:	69fb      	ldr	r3, [r7, #28]
 8008486:	2200      	movs	r2, #0
 8008488:	469a      	mov	sl, r3
 800848a:	4693      	mov	fp, r2
 800848c:	f11a 0438 	adds.w	r4, sl, #56	; 0x38
 8008490:	f14b 0500 	adc.w	r5, fp, #0
 8008494:	69bb      	ldr	r3, [r7, #24]
 8008496:	00db      	lsls	r3, r3, #3
 8008498:	2200      	movs	r2, #0
 800849a:	4698      	mov	r8, r3
 800849c:	4691      	mov	r9, r2
 800849e:	45a0      	cmp	r8, r4
 80084a0:	eb79 0305 	sbcs.w	r3, r9, r5
 80084a4:	d205      	bcs.n	80084b2 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x82>
 80084a6:	4b3e      	ldr	r3, [pc, #248]	; (80085a0 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x170>)
 80084a8:	4a3b      	ldr	r2, [pc, #236]	; (8008598 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x168>)
 80084aa:	217d      	movs	r1, #125	; 0x7d
 80084ac:	483b      	ldr	r0, [pc, #236]	; (800859c <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x16c>)
 80084ae:	f005 ff2b 	bl	800e308 <__assert_func>
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, obj->microsecond, 56U);
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084b8:	2138      	movs	r1, #56	; 0x38
 80084ba:	9102      	str	r1, [sp, #8]
 80084bc:	e9cd 2300 	strd	r2, r3, [sp]
 80084c0:	69fa      	ldr	r2, [r7, #28]
 80084c2:	69b9      	ldr	r1, [r7, #24]
 80084c4:	68b8      	ldr	r0, [r7, #8]
 80084c6:	f7f8 fecf 	bl	8001268 <nunavutSetUxx>
 80084ca:	4603      	mov	r3, r0
 80084cc:	75fb      	strb	r3, [r7, #23]
        if (_err0_ < 0)
 80084ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	da02      	bge.n	80084dc <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xac>
        {
            return _err0_;
 80084d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80084da:	e056      	b.n	800858a <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x15a>
        }
        offset_bits += 56U;
 80084dc:	69fb      	ldr	r3, [r7, #28]
 80084de:	3338      	adds	r3, #56	; 0x38
 80084e0:	61fb      	str	r3, [r7, #28]
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80084e2:	69fb      	ldr	r3, [r7, #28]
 80084e4:	f003 0307 	and.w	r3, r3, #7
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d035      	beq.n	8008558 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x128>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80084ec:	69fb      	ldr	r3, [r7, #28]
 80084ee:	b2db      	uxtb	r3, r3
 80084f0:	f003 0307 	and.w	r3, r3, #7
 80084f4:	b2db      	uxtb	r3, r3
 80084f6:	f1c3 0308 	rsb	r3, r3, #8
 80084fa:	75bb      	strb	r3, [r7, #22]
        NUNAVUT_ASSERT(_pad0_ > 0);
 80084fc:	7dbb      	ldrb	r3, [r7, #22]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d105      	bne.n	800850e <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xde>
 8008502:	4b28      	ldr	r3, [pc, #160]	; (80085a4 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x174>)
 8008504:	4a24      	ldr	r2, [pc, #144]	; (8008598 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x168>)
 8008506:	2188      	movs	r1, #136	; 0x88
 8008508:	4824      	ldr	r0, [pc, #144]	; (800859c <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x16c>)
 800850a:	f005 fefd 	bl	800e308 <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800850e:	7dbb      	ldrb	r3, [r7, #22]
 8008510:	9302      	str	r3, [sp, #8]
 8008512:	f04f 0200 	mov.w	r2, #0
 8008516:	f04f 0300 	mov.w	r3, #0
 800851a:	e9cd 2300 	strd	r2, r3, [sp]
 800851e:	69fa      	ldr	r2, [r7, #28]
 8008520:	69b9      	ldr	r1, [r7, #24]
 8008522:	68b8      	ldr	r0, [r7, #8]
 8008524:	f7f8 fea0 	bl	8001268 <nunavutSetUxx>
 8008528:	4603      	mov	r3, r0
 800852a:	757b      	strb	r3, [r7, #21]
        if (_err1_ < 0)
 800852c:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8008530:	2b00      	cmp	r3, #0
 8008532:	da02      	bge.n	800853a <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x10a>
        {
            return _err1_;
 8008534:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8008538:	e027      	b.n	800858a <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x15a>
        }
        offset_bits += _pad0_;
 800853a:	7dbb      	ldrb	r3, [r7, #22]
 800853c:	69fa      	ldr	r2, [r7, #28]
 800853e:	4413      	add	r3, r2
 8008540:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008542:	69fb      	ldr	r3, [r7, #28]
 8008544:	f003 0307 	and.w	r3, r3, #7
 8008548:	2b00      	cmp	r3, #0
 800854a:	d005      	beq.n	8008558 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x128>
 800854c:	4b11      	ldr	r3, [pc, #68]	; (8008594 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x164>)
 800854e:	4a12      	ldr	r2, [pc, #72]	; (8008598 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x168>)
 8008550:	218f      	movs	r1, #143	; 0x8f
 8008552:	4812      	ldr	r0, [pc, #72]	; (800859c <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x16c>)
 8008554:	f005 fed8 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits == 56ULL);
 8008558:	69fb      	ldr	r3, [r7, #28]
 800855a:	2b38      	cmp	r3, #56	; 0x38
 800855c:	d005      	beq.n	800856a <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x13a>
 800855e:	4b12      	ldr	r3, [pc, #72]	; (80085a8 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x178>)
 8008560:	4a0d      	ldr	r2, [pc, #52]	; (8008598 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x168>)
 8008562:	2192      	movs	r1, #146	; 0x92
 8008564:	480d      	ldr	r0, [pc, #52]	; (800859c <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x16c>)
 8008566:	f005 fecf 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800856a:	69fb      	ldr	r3, [r7, #28]
 800856c:	f003 0307 	and.w	r3, r3, #7
 8008570:	2b00      	cmp	r3, #0
 8008572:	d005      	beq.n	8008580 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x150>
 8008574:	4b07      	ldr	r3, [pc, #28]	; (8008594 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x164>)
 8008576:	4a08      	ldr	r2, [pc, #32]	; (8008598 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x168>)
 8008578:	2193      	movs	r1, #147	; 0x93
 800857a:	4808      	ldr	r0, [pc, #32]	; (800859c <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x16c>)
 800857c:	f005 fec4 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8008580:	69fb      	ldr	r3, [r7, #28]
 8008582:	08da      	lsrs	r2, r3, #3
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8008588:	2300      	movs	r3, #0
}
 800858a:	4618      	mov	r0, r3
 800858c:	3720      	adds	r7, #32
 800858e:	46bd      	mov	sp, r7
 8008590:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008594:	08010f50 	.word	0x08010f50
 8008598:	080135e8 	.word	0x080135e8
 800859c:	08012300 	.word	0x08012300
 80085a0:	08012378 	.word	0x08012378
 80085a4:	08011038 	.word	0x08011038
 80085a8:	08011428 	.word	0x08011428

080085ac <uavcan_time_SynchronizedTimestamp_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_time_SynchronizedTimestamp_1_0_deserialize_(
    uavcan_time_SynchronizedTimestamp_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b088      	sub	sp, #32
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	60f8      	str	r0, [r7, #12]
 80085b4:	60b9      	str	r1, [r7, #8]
 80085b6:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d009      	beq.n	80085d2 <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0x26>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d006      	beq.n	80085d2 <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0x26>
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d106      	bne.n	80085d8 <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0x2c>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d002      	beq.n	80085d8 <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80085d2:	f06f 0301 	mvn.w	r3, #1
 80085d6:	e049      	b.n	800866c <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0xc0>
    }
    if (buffer == NULL)
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d101      	bne.n	80085e2 <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80085de:	4b25      	ldr	r3, [pc, #148]	; (8008674 <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0xc8>)
 80085e0:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80085e8:	69fb      	ldr	r3, [r7, #28]
 80085ea:	00db      	lsls	r3, r3, #3
 80085ec:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 80085ee:	2300      	movs	r3, #0
 80085f0:	617b      	str	r3, [r7, #20]
    // truncated uint56 microsecond
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	f003 0307 	and.w	r3, r3, #7
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d005      	beq.n	8008608 <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0x5c>
 80085fc:	4b1e      	ldr	r3, [pc, #120]	; (8008678 <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0xcc>)
 80085fe:	4a1f      	ldr	r2, [pc, #124]	; (800867c <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0xd0>)
 8008600:	21ba      	movs	r1, #186	; 0xba
 8008602:	481f      	ldr	r0, [pc, #124]	; (8008680 <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0xd4>)
 8008604:	f005 fe80 	bl	800e308 <__assert_func>
    out_obj->microsecond = nunavutGetU64(&buffer[0], capacity_bytes, offset_bits, 56);
 8008608:	2338      	movs	r3, #56	; 0x38
 800860a:	697a      	ldr	r2, [r7, #20]
 800860c:	69f9      	ldr	r1, [r7, #28]
 800860e:	68b8      	ldr	r0, [r7, #8]
 8008610:	f7f8 ff96 	bl	8001540 <nunavutGetU64>
 8008614:	4602      	mov	r2, r0
 8008616:	460b      	mov	r3, r1
 8008618:	68f9      	ldr	r1, [r7, #12]
 800861a:	e9c1 2300 	strd	r2, r3, [r1]
    offset_bits += 56U;
 800861e:	697b      	ldr	r3, [r7, #20]
 8008620:	3338      	adds	r3, #56	; 0x38
 8008622:	617b      	str	r3, [r7, #20]
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8008624:	697b      	ldr	r3, [r7, #20]
 8008626:	3307      	adds	r3, #7
 8008628:	f023 0307 	bic.w	r3, r3, #7
 800862c:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	f003 0307 	and.w	r3, r3, #7
 8008634:	2b00      	cmp	r3, #0
 8008636:	d005      	beq.n	8008644 <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0x98>
 8008638:	4b0f      	ldr	r3, [pc, #60]	; (8008678 <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0xcc>)
 800863a:	4a10      	ldr	r2, [pc, #64]	; (800867c <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0xd0>)
 800863c:	21be      	movs	r1, #190	; 0xbe
 800863e:	4810      	ldr	r0, [pc, #64]	; (8008680 <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0xd4>)
 8008640:	f005 fe62 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8008644:	69b9      	ldr	r1, [r7, #24]
 8008646:	6978      	ldr	r0, [r7, #20]
 8008648:	f7f8 fc5c 	bl	8000f04 <nunavutChooseMin>
 800864c:	4603      	mov	r3, r0
 800864e:	08da      	lsrs	r2, r3, #3
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	69fa      	ldr	r2, [r7, #28]
 800865a:	429a      	cmp	r2, r3
 800865c:	d205      	bcs.n	800866a <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0xbe>
 800865e:	4b09      	ldr	r3, [pc, #36]	; (8008684 <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0xd8>)
 8008660:	4a06      	ldr	r2, [pc, #24]	; (800867c <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0xd0>)
 8008662:	21c0      	movs	r1, #192	; 0xc0
 8008664:	4806      	ldr	r0, [pc, #24]	; (8008680 <uavcan_time_SynchronizedTimestamp_1_0_deserialize_+0xd4>)
 8008666:	f005 fe4f 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 800866a:	2300      	movs	r3, #0
}
 800866c:	4618      	mov	r0, r3
 800866e:	3720      	adds	r7, #32
 8008670:	46bd      	mov	sp, r7
 8008672:	bd80      	pop	{r7, pc}
 8008674:	08011070 	.word	0x08011070
 8008678:	08010f50 	.word	0x08010f50
 800867c:	0801355c 	.word	0x0801355c
 8008680:	08012300 	.word	0x08012300
 8008684:	08011074 	.word	0x08011074

08008688 <uavcan_register_Access_Request_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Access_Request_1_0_deserialize_(
    uavcan_register_Access_Request_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b08a      	sub	sp, #40	; 0x28
 800868c:	af00      	add	r7, sp, #0
 800868e:	60f8      	str	r0, [r7, #12]
 8008690:	60b9      	str	r1, [r7, #8]
 8008692:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d009      	beq.n	80086ae <uavcan_register_Access_Request_1_0_deserialize_+0x26>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d006      	beq.n	80086ae <uavcan_register_Access_Request_1_0_deserialize_+0x26>
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d106      	bne.n	80086b4 <uavcan_register_Access_Request_1_0_deserialize_+0x2c>
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d002      	beq.n	80086b4 <uavcan_register_Access_Request_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80086ae:	f06f 0301 	mvn.w	r3, #1
 80086b2:	e0bf      	b.n	8008834 <uavcan_register_Access_Request_1_0_deserialize_+0x1ac>
    }
    if (buffer == NULL)
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d101      	bne.n	80086be <uavcan_register_Access_Request_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80086ba:	4b60      	ldr	r3, [pc, #384]	; (800883c <uavcan_register_Access_Request_1_0_deserialize_+0x1b4>)
 80086bc:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	627b      	str	r3, [r7, #36]	; 0x24
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80086c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086c6:	00db      	lsls	r3, r3, #3
 80086c8:	623b      	str	r3, [r7, #32]
    size_t offset_bits = 0U;
 80086ca:	2300      	movs	r3, #0
 80086cc:	61fb      	str	r3, [r7, #28]
    // uavcan.register.Name.1.0 name
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80086ce:	69fb      	ldr	r3, [r7, #28]
 80086d0:	f003 0307 	and.w	r3, r3, #7
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d005      	beq.n	80086e4 <uavcan_register_Access_Request_1_0_deserialize_+0x5c>
 80086d8:	4b59      	ldr	r3, [pc, #356]	; (8008840 <uavcan_register_Access_Request_1_0_deserialize_+0x1b8>)
 80086da:	4a5a      	ldr	r2, [pc, #360]	; (8008844 <uavcan_register_Access_Request_1_0_deserialize_+0x1bc>)
 80086dc:	21ec      	movs	r1, #236	; 0xec
 80086de:	485a      	ldr	r0, [pc, #360]	; (8008848 <uavcan_register_Access_Request_1_0_deserialize_+0x1c0>)
 80086e0:	f005 fe12 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80086e4:	69fb      	ldr	r3, [r7, #28]
 80086e6:	f003 0307 	and.w	r3, r3, #7
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d005      	beq.n	80086fa <uavcan_register_Access_Request_1_0_deserialize_+0x72>
 80086ee:	4b54      	ldr	r3, [pc, #336]	; (8008840 <uavcan_register_Access_Request_1_0_deserialize_+0x1b8>)
 80086f0:	4a54      	ldr	r2, [pc, #336]	; (8008844 <uavcan_register_Access_Request_1_0_deserialize_+0x1bc>)
 80086f2:	21ed      	movs	r1, #237	; 0xed
 80086f4:	4854      	ldr	r0, [pc, #336]	; (8008848 <uavcan_register_Access_Request_1_0_deserialize_+0x1c0>)
 80086f6:	f005 fe07 	bl	800e308 <__assert_func>
    {
        size_t _size_bytes2_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80086fa:	69fb      	ldr	r3, [r7, #28]
 80086fc:	08db      	lsrs	r3, r3, #3
 80086fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008700:	4618      	mov	r0, r3
 8008702:	f7f8 fbff 	bl	8000f04 <nunavutChooseMin>
 8008706:	4602      	mov	r2, r0
 8008708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870a:	1a9b      	subs	r3, r3, r2
 800870c:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800870e:	69fb      	ldr	r3, [r7, #28]
 8008710:	f003 0307 	and.w	r3, r3, #7
 8008714:	2b00      	cmp	r3, #0
 8008716:	d005      	beq.n	8008724 <uavcan_register_Access_Request_1_0_deserialize_+0x9c>
 8008718:	4b49      	ldr	r3, [pc, #292]	; (8008840 <uavcan_register_Access_Request_1_0_deserialize_+0x1b8>)
 800871a:	4a4a      	ldr	r2, [pc, #296]	; (8008844 <uavcan_register_Access_Request_1_0_deserialize_+0x1bc>)
 800871c:	21f0      	movs	r1, #240	; 0xf0
 800871e:	484a      	ldr	r0, [pc, #296]	; (8008848 <uavcan_register_Access_Request_1_0_deserialize_+0x1c0>)
 8008720:	f005 fdf2 	bl	800e308 <__assert_func>
        const int8_t _err4_ = uavcan_register_Name_1_0_deserialize_(
 8008724:	68f8      	ldr	r0, [r7, #12]
            &out_obj->name, &buffer[offset_bits / 8U], &_size_bytes2_);
 8008726:	69fb      	ldr	r3, [r7, #28]
 8008728:	08db      	lsrs	r3, r3, #3
        const int8_t _err4_ = uavcan_register_Name_1_0_deserialize_(
 800872a:	68ba      	ldr	r2, [r7, #8]
 800872c:	4413      	add	r3, r2
 800872e:	f107 0214 	add.w	r2, r7, #20
 8008732:	4619      	mov	r1, r3
 8008734:	f7f9 fbbe 	bl	8001eb4 <uavcan_register_Name_1_0_deserialize_>
 8008738:	4603      	mov	r3, r0
 800873a:	76fb      	strb	r3, [r7, #27]
        if (_err4_ < 0)
 800873c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008740:	2b00      	cmp	r3, #0
 8008742:	da02      	bge.n	800874a <uavcan_register_Access_Request_1_0_deserialize_+0xc2>
        {
            return _err4_;
 8008744:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008748:	e074      	b.n	8008834 <uavcan_register_Access_Request_1_0_deserialize_+0x1ac>
        }
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested serialized representation.
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	00db      	lsls	r3, r3, #3
 800874e:	69fa      	ldr	r2, [r7, #28]
 8008750:	4413      	add	r3, r2
 8008752:	61fb      	str	r3, [r7, #28]
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8008754:	69fb      	ldr	r3, [r7, #28]
 8008756:	3307      	adds	r3, #7
 8008758:	f023 0307 	bic.w	r3, r3, #7
 800875c:	61fb      	str	r3, [r7, #28]
    // uavcan.register.Value.1.0 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800875e:	69fb      	ldr	r3, [r7, #28]
 8008760:	f003 0307 	and.w	r3, r3, #7
 8008764:	2b00      	cmp	r3, #0
 8008766:	d005      	beq.n	8008774 <uavcan_register_Access_Request_1_0_deserialize_+0xec>
 8008768:	4b35      	ldr	r3, [pc, #212]	; (8008840 <uavcan_register_Access_Request_1_0_deserialize_+0x1b8>)
 800876a:	4a36      	ldr	r2, [pc, #216]	; (8008844 <uavcan_register_Access_Request_1_0_deserialize_+0x1bc>)
 800876c:	21fb      	movs	r1, #251	; 0xfb
 800876e:	4836      	ldr	r0, [pc, #216]	; (8008848 <uavcan_register_Access_Request_1_0_deserialize_+0x1c0>)
 8008770:	f005 fdca 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008774:	69fb      	ldr	r3, [r7, #28]
 8008776:	f003 0307 	and.w	r3, r3, #7
 800877a:	2b00      	cmp	r3, #0
 800877c:	d005      	beq.n	800878a <uavcan_register_Access_Request_1_0_deserialize_+0x102>
 800877e:	4b30      	ldr	r3, [pc, #192]	; (8008840 <uavcan_register_Access_Request_1_0_deserialize_+0x1b8>)
 8008780:	4a30      	ldr	r2, [pc, #192]	; (8008844 <uavcan_register_Access_Request_1_0_deserialize_+0x1bc>)
 8008782:	21fc      	movs	r1, #252	; 0xfc
 8008784:	4830      	ldr	r0, [pc, #192]	; (8008848 <uavcan_register_Access_Request_1_0_deserialize_+0x1c0>)
 8008786:	f005 fdbf 	bl	800e308 <__assert_func>
    {
        size_t _size_bytes3_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800878a:	69fb      	ldr	r3, [r7, #28]
 800878c:	08db      	lsrs	r3, r3, #3
 800878e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008790:	4618      	mov	r0, r3
 8008792:	f7f8 fbb7 	bl	8000f04 <nunavutChooseMin>
 8008796:	4602      	mov	r2, r0
 8008798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800879a:	1a9b      	subs	r3, r3, r2
 800879c:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800879e:	69fb      	ldr	r3, [r7, #28]
 80087a0:	f003 0307 	and.w	r3, r3, #7
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d005      	beq.n	80087b4 <uavcan_register_Access_Request_1_0_deserialize_+0x12c>
 80087a8:	4b25      	ldr	r3, [pc, #148]	; (8008840 <uavcan_register_Access_Request_1_0_deserialize_+0x1b8>)
 80087aa:	4a26      	ldr	r2, [pc, #152]	; (8008844 <uavcan_register_Access_Request_1_0_deserialize_+0x1bc>)
 80087ac:	21ff      	movs	r1, #255	; 0xff
 80087ae:	4826      	ldr	r0, [pc, #152]	; (8008848 <uavcan_register_Access_Request_1_0_deserialize_+0x1c0>)
 80087b0:	f005 fdaa 	bl	800e308 <__assert_func>
        const int8_t _err5_ = uavcan_register_Value_1_0_deserialize_(
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	f503 7084 	add.w	r0, r3, #264	; 0x108
            &out_obj->value, &buffer[offset_bits / 8U], &_size_bytes3_);
 80087ba:	69fb      	ldr	r3, [r7, #28]
 80087bc:	08db      	lsrs	r3, r3, #3
        const int8_t _err5_ = uavcan_register_Value_1_0_deserialize_(
 80087be:	68ba      	ldr	r2, [r7, #8]
 80087c0:	4413      	add	r3, r2
 80087c2:	f107 0210 	add.w	r2, r7, #16
 80087c6:	4619      	mov	r1, r3
 80087c8:	f7ff f8da 	bl	8007980 <uavcan_register_Value_1_0_deserialize_>
 80087cc:	4603      	mov	r3, r0
 80087ce:	76bb      	strb	r3, [r7, #26]
        if (_err5_ < 0)
 80087d0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	da02      	bge.n	80087de <uavcan_register_Access_Request_1_0_deserialize_+0x156>
        {
            return _err5_;
 80087d8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80087dc:	e02a      	b.n	8008834 <uavcan_register_Access_Request_1_0_deserialize_+0x1ac>
        }
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested serialized representation.
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	00db      	lsls	r3, r3, #3
 80087e2:	69fa      	ldr	r2, [r7, #28]
 80087e4:	4413      	add	r3, r2
 80087e6:	61fb      	str	r3, [r7, #28]
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80087e8:	69fb      	ldr	r3, [r7, #28]
 80087ea:	3307      	adds	r3, #7
 80087ec:	f023 0307 	bic.w	r3, r3, #7
 80087f0:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80087f2:	69fb      	ldr	r3, [r7, #28]
 80087f4:	f003 0307 	and.w	r3, r3, #7
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d006      	beq.n	800880a <uavcan_register_Access_Request_1_0_deserialize_+0x182>
 80087fc:	4b10      	ldr	r3, [pc, #64]	; (8008840 <uavcan_register_Access_Request_1_0_deserialize_+0x1b8>)
 80087fe:	4a11      	ldr	r2, [pc, #68]	; (8008844 <uavcan_register_Access_Request_1_0_deserialize_+0x1bc>)
 8008800:	f240 1109 	movw	r1, #265	; 0x109
 8008804:	4810      	ldr	r0, [pc, #64]	; (8008848 <uavcan_register_Access_Request_1_0_deserialize_+0x1c0>)
 8008806:	f005 fd7f 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800880a:	6a39      	ldr	r1, [r7, #32]
 800880c:	69f8      	ldr	r0, [r7, #28]
 800880e:	f7f8 fb79 	bl	8000f04 <nunavutChooseMin>
 8008812:	4603      	mov	r3, r0
 8008814:	08da      	lsrs	r2, r3, #3
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008820:	429a      	cmp	r2, r3
 8008822:	d206      	bcs.n	8008832 <uavcan_register_Access_Request_1_0_deserialize_+0x1aa>
 8008824:	4b09      	ldr	r3, [pc, #36]	; (800884c <uavcan_register_Access_Request_1_0_deserialize_+0x1c4>)
 8008826:	4a07      	ldr	r2, [pc, #28]	; (8008844 <uavcan_register_Access_Request_1_0_deserialize_+0x1bc>)
 8008828:	f240 110b 	movw	r1, #267	; 0x10b
 800882c:	4806      	ldr	r0, [pc, #24]	; (8008848 <uavcan_register_Access_Request_1_0_deserialize_+0x1c0>)
 800882e:	f005 fd6b 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 8008832:	2300      	movs	r3, #0
}
 8008834:	4618      	mov	r0, r3
 8008836:	3728      	adds	r7, #40	; 0x28
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}
 800883c:	08011070 	.word	0x08011070
 8008840:	08010f50 	.word	0x08010f50
 8008844:	080131a8 	.word	0x080131a8
 8008848:	080123a8 	.word	0x080123a8
 800884c:	08011074 	.word	0x08011074

08008850 <uavcan_register_Access_Response_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Access_Response_1_0_serialize_(
    const uavcan_register_Access_Response_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8008850:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008854:	b0a6      	sub	sp, #152	; 0x98
 8008856:	af04      	add	r7, sp, #16
 8008858:	66f8      	str	r0, [r7, #108]	; 0x6c
 800885a:	66b9      	str	r1, [r7, #104]	; 0x68
 800885c:	667a      	str	r2, [r7, #100]	; 0x64
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800885e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008860:	2b00      	cmp	r3, #0
 8008862:	d005      	beq.n	8008870 <uavcan_register_Access_Response_1_0_serialize_+0x20>
 8008864:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008866:	2b00      	cmp	r3, #0
 8008868:	d002      	beq.n	8008870 <uavcan_register_Access_Response_1_0_serialize_+0x20>
 800886a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800886c:	2b00      	cmp	r3, #0
 800886e:	d102      	bne.n	8008876 <uavcan_register_Access_Response_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8008870:	f06f 0301 	mvn.w	r3, #1
 8008874:	e2f8      	b.n	8008e68 <uavcan_register_Access_Response_1_0_serialize_+0x618>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8008876:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if ((8U * (size_t) capacity_bytes) < 2136UL)
 800887e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008882:	00da      	lsls	r2, r3, #3
 8008884:	f640 0357 	movw	r3, #2135	; 0x857
 8008888:	429a      	cmp	r2, r3
 800888a:	d802      	bhi.n	8008892 <uavcan_register_Access_Response_1_0_serialize_+0x42>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800888c:	f06f 0302 	mvn.w	r3, #2
 8008890:	e2ea      	b.n	8008e68 <uavcan_register_Access_Response_1_0_serialize_+0x618>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8008892:	2300      	movs	r3, #0
 8008894:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    {   // uavcan.time.SynchronizedTimestamp.1.0 timestamp
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008898:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800889c:	f003 0307 	and.w	r3, r3, #7
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d006      	beq.n	80088b2 <uavcan_register_Access_Response_1_0_serialize_+0x62>
 80088a4:	4bc2      	ldr	r3, [pc, #776]	; (8008bb0 <uavcan_register_Access_Response_1_0_serialize_+0x360>)
 80088a6:	4ac3      	ldr	r2, [pc, #780]	; (8008bb4 <uavcan_register_Access_Response_1_0_serialize_+0x364>)
 80088a8:	f44f 71b0 	mov.w	r1, #352	; 0x160
 80088ac:	48c2      	ldr	r0, [pc, #776]	; (8008bb8 <uavcan_register_Access_Response_1_0_serialize_+0x368>)
 80088ae:	f005 fd2b 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80088b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80088b6:	f003 0307 	and.w	r3, r3, #7
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d006      	beq.n	80088cc <uavcan_register_Access_Response_1_0_serialize_+0x7c>
 80088be:	4bbc      	ldr	r3, [pc, #752]	; (8008bb0 <uavcan_register_Access_Response_1_0_serialize_+0x360>)
 80088c0:	4abc      	ldr	r2, [pc, #752]	; (8008bb4 <uavcan_register_Access_Response_1_0_serialize_+0x364>)
 80088c2:	f240 1161 	movw	r1, #353	; 0x161
 80088c6:	48bc      	ldr	r0, [pc, #752]	; (8008bb8 <uavcan_register_Access_Response_1_0_serialize_+0x368>)
 80088c8:	f005 fd1e 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 56ULL) <= (capacity_bytes * 8U));
 80088cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80088d0:	2200      	movs	r2, #0
 80088d2:	4698      	mov	r8, r3
 80088d4:	4691      	mov	r9, r2
 80088d6:	f118 0438 	adds.w	r4, r8, #56	; 0x38
 80088da:	f149 0500 	adc.w	r5, r9, #0
 80088de:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80088e2:	00db      	lsls	r3, r3, #3
 80088e4:	2200      	movs	r2, #0
 80088e6:	469a      	mov	sl, r3
 80088e8:	4693      	mov	fp, r2
 80088ea:	45a2      	cmp	sl, r4
 80088ec:	eb7b 0305 	sbcs.w	r3, fp, r5
 80088f0:	d206      	bcs.n	8008900 <uavcan_register_Access_Response_1_0_serialize_+0xb0>
 80088f2:	4bb2      	ldr	r3, [pc, #712]	; (8008bbc <uavcan_register_Access_Response_1_0_serialize_+0x36c>)
 80088f4:	4aaf      	ldr	r2, [pc, #700]	; (8008bb4 <uavcan_register_Access_Response_1_0_serialize_+0x364>)
 80088f6:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80088fa:	48af      	ldr	r0, [pc, #700]	; (8008bb8 <uavcan_register_Access_Response_1_0_serialize_+0x368>)
 80088fc:	f005 fd04 	bl	800e308 <__assert_func>
        size_t _size_bytes4_ = 7UL;  // Nested object (max) size, in bytes.
 8008900:	2307      	movs	r3, #7
 8008902:	677b      	str	r3, [r7, #116]	; 0x74
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008904:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008908:	f003 0307 	and.w	r3, r3, #7
 800890c:	2b00      	cmp	r3, #0
 800890e:	d006      	beq.n	800891e <uavcan_register_Access_Response_1_0_serialize_+0xce>
 8008910:	4ba7      	ldr	r3, [pc, #668]	; (8008bb0 <uavcan_register_Access_Response_1_0_serialize_+0x360>)
 8008912:	4aa8      	ldr	r2, [pc, #672]	; (8008bb4 <uavcan_register_Access_Response_1_0_serialize_+0x364>)
 8008914:	f44f 71b2 	mov.w	r1, #356	; 0x164
 8008918:	48a7      	ldr	r0, [pc, #668]	; (8008bb8 <uavcan_register_Access_Response_1_0_serialize_+0x368>)
 800891a:	f005 fcf5 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes4_) <= capacity_bytes);
 800891e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008922:	08da      	lsrs	r2, r3, #3
 8008924:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008926:	441a      	add	r2, r3
 8008928:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800892c:	4293      	cmp	r3, r2
 800892e:	d206      	bcs.n	800893e <uavcan_register_Access_Response_1_0_serialize_+0xee>
 8008930:	4ba3      	ldr	r3, [pc, #652]	; (8008bc0 <uavcan_register_Access_Response_1_0_serialize_+0x370>)
 8008932:	4aa0      	ldr	r2, [pc, #640]	; (8008bb4 <uavcan_register_Access_Response_1_0_serialize_+0x364>)
 8008934:	f240 1165 	movw	r1, #357	; 0x165
 8008938:	489f      	ldr	r0, [pc, #636]	; (8008bb8 <uavcan_register_Access_Response_1_0_serialize_+0x368>)
 800893a:	f005 fce5 	bl	800e308 <__assert_func>
        int8_t _err6_ = uavcan_time_SynchronizedTimestamp_1_0_serialize_(
 800893e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
            &obj->timestamp, &buffer[offset_bits / 8U], &_size_bytes4_);
 8008940:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008944:	08da      	lsrs	r2, r3, #3
 8008946:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008948:	1899      	adds	r1, r3, r2
        int8_t _err6_ = uavcan_time_SynchronizedTimestamp_1_0_serialize_(
 800894a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800894e:	461a      	mov	r2, r3
 8008950:	f7ff fd6e 	bl	8008430 <uavcan_time_SynchronizedTimestamp_1_0_serialize_>
 8008954:	4603      	mov	r3, r0
 8008956:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
        if (_err6_ < 0)
 800895a:	f997 307f 	ldrsb.w	r3, [r7, #127]	; 0x7f
 800895e:	2b00      	cmp	r3, #0
 8008960:	da02      	bge.n	8008968 <uavcan_register_Access_Response_1_0_serialize_+0x118>
        {
            return _err6_;
 8008962:	f997 307f 	ldrsb.w	r3, [r7, #127]	; 0x7f
 8008966:	e27f      	b.n	8008e68 <uavcan_register_Access_Response_1_0_serialize_+0x618>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes4_ * 8U) == 56ULL);
 8008968:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800896a:	00db      	lsls	r3, r3, #3
 800896c:	2b38      	cmp	r3, #56	; 0x38
 800896e:	d006      	beq.n	800897e <uavcan_register_Access_Response_1_0_serialize_+0x12e>
 8008970:	4b94      	ldr	r3, [pc, #592]	; (8008bc4 <uavcan_register_Access_Response_1_0_serialize_+0x374>)
 8008972:	4a90      	ldr	r2, [pc, #576]	; (8008bb4 <uavcan_register_Access_Response_1_0_serialize_+0x364>)
 8008974:	f240 116d 	movw	r1, #365	; 0x16d
 8008978:	488f      	ldr	r0, [pc, #572]	; (8008bb8 <uavcan_register_Access_Response_1_0_serialize_+0x368>)
 800897a:	f005 fcc5 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes4_ * 8U;  // Advance by the size of the nested object.
 800897e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008980:	00da      	lsls	r2, r3, #3
 8008982:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008986:	4413      	add	r3, r2
 8008988:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 800898c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008990:	00da      	lsls	r2, r3, #3
 8008992:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008996:	4293      	cmp	r3, r2
 8008998:	d906      	bls.n	80089a8 <uavcan_register_Access_Response_1_0_serialize_+0x158>
 800899a:	4b8b      	ldr	r3, [pc, #556]	; (8008bc8 <uavcan_register_Access_Response_1_0_serialize_+0x378>)
 800899c:	4a85      	ldr	r2, [pc, #532]	; (8008bb4 <uavcan_register_Access_Response_1_0_serialize_+0x364>)
 800899e:	f240 116f 	movw	r1, #367	; 0x16f
 80089a2:	4885      	ldr	r0, [pc, #532]	; (8008bb8 <uavcan_register_Access_Response_1_0_serialize_+0x368>)
 80089a4:	f005 fcb0 	bl	800e308 <__assert_func>
    }
    {   // saturated bool mutable
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80089a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80089ac:	f003 0307 	and.w	r3, r3, #7
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d006      	beq.n	80089c2 <uavcan_register_Access_Response_1_0_serialize_+0x172>
 80089b4:	4b7e      	ldr	r3, [pc, #504]	; (8008bb0 <uavcan_register_Access_Response_1_0_serialize_+0x360>)
 80089b6:	4a7f      	ldr	r2, [pc, #508]	; (8008bb4 <uavcan_register_Access_Response_1_0_serialize_+0x364>)
 80089b8:	f44f 71b9 	mov.w	r1, #370	; 0x172
 80089bc:	487e      	ldr	r0, [pc, #504]	; (8008bb8 <uavcan_register_Access_Response_1_0_serialize_+0x368>)
 80089be:	f005 fca3 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 1ULL) <= (capacity_bytes * 8U));
 80089c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80089c6:	2200      	movs	r2, #0
 80089c8:	65bb      	str	r3, [r7, #88]	; 0x58
 80089ca:	65fa      	str	r2, [r7, #92]	; 0x5c
 80089cc:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80089d0:	460b      	mov	r3, r1
 80089d2:	3301      	adds	r3, #1
 80089d4:	653b      	str	r3, [r7, #80]	; 0x50
 80089d6:	4613      	mov	r3, r2
 80089d8:	f143 0300 	adc.w	r3, r3, #0
 80089dc:	657b      	str	r3, [r7, #84]	; 0x54
 80089de:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80089e2:	00db      	lsls	r3, r3, #3
 80089e4:	2200      	movs	r2, #0
 80089e6:	64bb      	str	r3, [r7, #72]	; 0x48
 80089e8:	64fa      	str	r2, [r7, #76]	; 0x4c
 80089ea:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80089ee:	4623      	mov	r3, r4
 80089f0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80089f4:	4602      	mov	r2, r0
 80089f6:	4293      	cmp	r3, r2
 80089f8:	462b      	mov	r3, r5
 80089fa:	460a      	mov	r2, r1
 80089fc:	4193      	sbcs	r3, r2
 80089fe:	d206      	bcs.n	8008a0e <uavcan_register_Access_Response_1_0_serialize_+0x1be>
 8008a00:	4b72      	ldr	r3, [pc, #456]	; (8008bcc <uavcan_register_Access_Response_1_0_serialize_+0x37c>)
 8008a02:	4a6c      	ldr	r2, [pc, #432]	; (8008bb4 <uavcan_register_Access_Response_1_0_serialize_+0x364>)
 8008a04:	f240 1173 	movw	r1, #371	; 0x173
 8008a08:	486b      	ldr	r0, [pc, #428]	; (8008bb8 <uavcan_register_Access_Response_1_0_serialize_+0x368>)
 8008a0a:	f005 fc7d 	bl	800e308 <__assert_func>
        buffer[offset_bits / 8U] = obj->_mutable ? 1U : 0U;
 8008a0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a10:	7a1b      	ldrb	r3, [r3, #8]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d001      	beq.n	8008a1a <uavcan_register_Access_Response_1_0_serialize_+0x1ca>
 8008a16:	2101      	movs	r1, #1
 8008a18:	e000      	b.n	8008a1c <uavcan_register_Access_Response_1_0_serialize_+0x1cc>
 8008a1a:	2100      	movs	r1, #0
 8008a1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008a20:	08da      	lsrs	r2, r3, #3
 8008a22:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008a24:	441a      	add	r2, r3
 8008a26:	460b      	mov	r3, r1
 8008a28:	7013      	strb	r3, [r2, #0]
        offset_bits += 1U;
 8008a2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008a2e:	3301      	adds	r3, #1
 8008a30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    }
    {   // saturated bool persistent
        NUNAVUT_ASSERT((offset_bits + 1ULL) <= (capacity_bytes * 8U));
 8008a34:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008a38:	2200      	movs	r2, #0
 8008a3a:	643b      	str	r3, [r7, #64]	; 0x40
 8008a3c:	647a      	str	r2, [r7, #68]	; 0x44
 8008a3e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8008a42:	460b      	mov	r3, r1
 8008a44:	3301      	adds	r3, #1
 8008a46:	63bb      	str	r3, [r7, #56]	; 0x38
 8008a48:	4613      	mov	r3, r2
 8008a4a:	f143 0300 	adc.w	r3, r3, #0
 8008a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a50:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008a54:	00db      	lsls	r3, r3, #3
 8008a56:	2200      	movs	r2, #0
 8008a58:	633b      	str	r3, [r7, #48]	; 0x30
 8008a5a:	637a      	str	r2, [r7, #52]	; 0x34
 8008a5c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008a60:	4623      	mov	r3, r4
 8008a62:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8008a66:	4602      	mov	r2, r0
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	462b      	mov	r3, r5
 8008a6c:	460a      	mov	r2, r1
 8008a6e:	4193      	sbcs	r3, r2
 8008a70:	d206      	bcs.n	8008a80 <uavcan_register_Access_Response_1_0_serialize_+0x230>
 8008a72:	4b56      	ldr	r3, [pc, #344]	; (8008bcc <uavcan_register_Access_Response_1_0_serialize_+0x37c>)
 8008a74:	4a4f      	ldr	r2, [pc, #316]	; (8008bb4 <uavcan_register_Access_Response_1_0_serialize_+0x364>)
 8008a76:	f44f 71bc 	mov.w	r1, #376	; 0x178
 8008a7a:	484f      	ldr	r0, [pc, #316]	; (8008bb8 <uavcan_register_Access_Response_1_0_serialize_+0x368>)
 8008a7c:	f005 fc44 	bl	800e308 <__assert_func>
        if (obj->persistent)
 8008a80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a82:	7a5b      	ldrb	r3, [r3, #9]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d016      	beq.n	8008ab6 <uavcan_register_Access_Response_1_0_serialize_+0x266>
        {
            buffer[offset_bits / 8U] = (uint8_t)(buffer[offset_bits / 8U] | (1U << (offset_bits % 8U)));
 8008a88:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008a8c:	08db      	lsrs	r3, r3, #3
 8008a8e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008a90:	4413      	add	r3, r2
 8008a92:	7818      	ldrb	r0, [r3, #0]
 8008a94:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008a98:	f003 0207 	and.w	r2, r3, #7
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	4093      	lsls	r3, r2
 8008aa0:	b2d9      	uxtb	r1, r3
 8008aa2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008aa6:	08da      	lsrs	r2, r3, #3
 8008aa8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008aaa:	441a      	add	r2, r3
 8008aac:	ea40 0301 	orr.w	r3, r0, r1
 8008ab0:	b2db      	uxtb	r3, r3
 8008ab2:	7013      	strb	r3, [r2, #0]
 8008ab4:	e017      	b.n	8008ae6 <uavcan_register_Access_Response_1_0_serialize_+0x296>
        }
        else
        {
            buffer[offset_bits / 8U] = (uint8_t)(buffer[offset_bits / 8U] & ~(1U << (offset_bits % 8U)));
 8008ab6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008aba:	08db      	lsrs	r3, r3, #3
 8008abc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008abe:	4413      	add	r3, r2
 8008ac0:	7818      	ldrb	r0, [r3, #0]
 8008ac2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ac6:	f003 0207 	and.w	r2, r3, #7
 8008aca:	2301      	movs	r3, #1
 8008acc:	4093      	lsls	r3, r2
 8008ace:	b2db      	uxtb	r3, r3
 8008ad0:	43db      	mvns	r3, r3
 8008ad2:	b2d9      	uxtb	r1, r3
 8008ad4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ad8:	08da      	lsrs	r2, r3, #3
 8008ada:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008adc:	441a      	add	r2, r3
 8008ade:	ea00 0301 	and.w	r3, r0, r1
 8008ae2:	b2db      	uxtb	r3, r3
 8008ae4:	7013      	strb	r3, [r2, #0]
        }
        offset_bits += 1U;
 8008ae6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008aea:	3301      	adds	r3, #1
 8008aec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    }
    {   // void6
        NUNAVUT_ASSERT((offset_bits + 6ULL) <= (capacity_bytes * 8U));
 8008af0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008af4:	2200      	movs	r2, #0
 8008af6:	62bb      	str	r3, [r7, #40]	; 0x28
 8008af8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008afa:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8008afe:	460b      	mov	r3, r1
 8008b00:	3306      	adds	r3, #6
 8008b02:	623b      	str	r3, [r7, #32]
 8008b04:	4613      	mov	r3, r2
 8008b06:	f143 0300 	adc.w	r3, r3, #0
 8008b0a:	627b      	str	r3, [r7, #36]	; 0x24
 8008b0c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008b10:	00db      	lsls	r3, r3, #3
 8008b12:	2200      	movs	r2, #0
 8008b14:	61bb      	str	r3, [r7, #24]
 8008b16:	61fa      	str	r2, [r7, #28]
 8008b18:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8008b1c:	4623      	mov	r3, r4
 8008b1e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008b22:	4602      	mov	r2, r0
 8008b24:	4293      	cmp	r3, r2
 8008b26:	462b      	mov	r3, r5
 8008b28:	460a      	mov	r2, r1
 8008b2a:	4193      	sbcs	r3, r2
 8008b2c:	d206      	bcs.n	8008b3c <uavcan_register_Access_Response_1_0_serialize_+0x2ec>
 8008b2e:	4b28      	ldr	r3, [pc, #160]	; (8008bd0 <uavcan_register_Access_Response_1_0_serialize_+0x380>)
 8008b30:	4a20      	ldr	r2, [pc, #128]	; (8008bb4 <uavcan_register_Access_Response_1_0_serialize_+0x364>)
 8008b32:	f44f 71c2 	mov.w	r1, #388	; 0x184
 8008b36:	4820      	ldr	r0, [pc, #128]	; (8008bb8 <uavcan_register_Access_Response_1_0_serialize_+0x368>)
 8008b38:	f005 fbe6 	bl	800e308 <__assert_func>
        const int8_t _err7_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, 6U);  // Optimize?
 8008b3c:	2306      	movs	r3, #6
 8008b3e:	9302      	str	r3, [sp, #8]
 8008b40:	f04f 0200 	mov.w	r2, #0
 8008b44:	f04f 0300 	mov.w	r3, #0
 8008b48:	e9cd 2300 	strd	r2, r3, [sp]
 8008b4c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008b50:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8008b54:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8008b56:	f7f8 fb87 	bl	8001268 <nunavutSetUxx>
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
        if (_err7_ < 0)
 8008b60:	f997 307e 	ldrsb.w	r3, [r7, #126]	; 0x7e
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	da02      	bge.n	8008b6e <uavcan_register_Access_Response_1_0_serialize_+0x31e>
        {
            return _err7_;
 8008b68:	f997 307e 	ldrsb.w	r3, [r7, #126]	; 0x7e
 8008b6c:	e17c      	b.n	8008e68 <uavcan_register_Access_Response_1_0_serialize_+0x618>
        }
        offset_bits += 6UL;
 8008b6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008b72:	3306      	adds	r3, #6
 8008b74:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8008b78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008b7c:	f003 0307 	and.w	r3, r3, #7
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d057      	beq.n	8008c34 <uavcan_register_Access_Response_1_0_serialize_+0x3e4>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8008b84:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008b88:	b2db      	uxtb	r3, r3
 8008b8a:	f003 0307 	and.w	r3, r3, #7
 8008b8e:	b2db      	uxtb	r3, r3
 8008b90:	f1c3 0308 	rsb	r3, r3, #8
 8008b94:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
        NUNAVUT_ASSERT(_pad2_ > 0);
 8008b98:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d11b      	bne.n	8008bd8 <uavcan_register_Access_Response_1_0_serialize_+0x388>
 8008ba0:	4b0c      	ldr	r3, [pc, #48]	; (8008bd4 <uavcan_register_Access_Response_1_0_serialize_+0x384>)
 8008ba2:	4a04      	ldr	r2, [pc, #16]	; (8008bb4 <uavcan_register_Access_Response_1_0_serialize_+0x364>)
 8008ba4:	f240 118f 	movw	r1, #399	; 0x18f
 8008ba8:	4803      	ldr	r0, [pc, #12]	; (8008bb8 <uavcan_register_Access_Response_1_0_serialize_+0x368>)
 8008baa:	f005 fbad 	bl	800e308 <__assert_func>
 8008bae:	bf00      	nop
 8008bb0:	08010f50 	.word	0x08010f50
 8008bb4:	080135b8 	.word	0x080135b8
 8008bb8:	080123a8 	.word	0x080123a8
 8008bbc:	08012378 	.word	0x08012378
 8008bc0:	08011dac 	.word	0x08011dac
 8008bc4:	08012414 	.word	0x08012414
 8008bc8:	08011184 	.word	0x08011184
 8008bcc:	08012434 	.word	0x08012434
 8008bd0:	08012464 	.word	0x08012464
 8008bd4:	0801141c 	.word	0x0801141c
        const int8_t _err8_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 8008bd8:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 8008bdc:	9302      	str	r3, [sp, #8]
 8008bde:	f04f 0200 	mov.w	r2, #0
 8008be2:	f04f 0300 	mov.w	r3, #0
 8008be6:	e9cd 2300 	strd	r2, r3, [sp]
 8008bea:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008bee:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8008bf2:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8008bf4:	f7f8 fb38 	bl	8001268 <nunavutSetUxx>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
        if (_err8_ < 0)
 8008bfe:	f997 307c 	ldrsb.w	r3, [r7, #124]	; 0x7c
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	da02      	bge.n	8008c0c <uavcan_register_Access_Response_1_0_serialize_+0x3bc>
        {
            return _err8_;
 8008c06:	f997 307c 	ldrsb.w	r3, [r7, #124]	; 0x7c
 8008c0a:	e12d      	b.n	8008e68 <uavcan_register_Access_Response_1_0_serialize_+0x618>
        }
        offset_bits += _pad2_;
 8008c0c:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 8008c10:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008c14:	4413      	add	r3, r2
 8008c16:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008c1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008c1e:	f003 0307 	and.w	r3, r3, #7
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d006      	beq.n	8008c34 <uavcan_register_Access_Response_1_0_serialize_+0x3e4>
 8008c26:	4b93      	ldr	r3, [pc, #588]	; (8008e74 <uavcan_register_Access_Response_1_0_serialize_+0x624>)
 8008c28:	4a93      	ldr	r2, [pc, #588]	; (8008e78 <uavcan_register_Access_Response_1_0_serialize_+0x628>)
 8008c2a:	f44f 71cb 	mov.w	r1, #406	; 0x196
 8008c2e:	4893      	ldr	r0, [pc, #588]	; (8008e7c <uavcan_register_Access_Response_1_0_serialize_+0x62c>)
 8008c30:	f005 fb6a 	bl	800e308 <__assert_func>
    }
    {   // uavcan.register.Value.1.0 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008c34:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008c38:	f003 0307 	and.w	r3, r3, #7
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d006      	beq.n	8008c4e <uavcan_register_Access_Response_1_0_serialize_+0x3fe>
 8008c40:	4b8c      	ldr	r3, [pc, #560]	; (8008e74 <uavcan_register_Access_Response_1_0_serialize_+0x624>)
 8008c42:	4a8d      	ldr	r2, [pc, #564]	; (8008e78 <uavcan_register_Access_Response_1_0_serialize_+0x628>)
 8008c44:	f240 1199 	movw	r1, #409	; 0x199
 8008c48:	488c      	ldr	r0, [pc, #560]	; (8008e7c <uavcan_register_Access_Response_1_0_serialize_+0x62c>)
 8008c4a:	f005 fb5d 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008c4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008c52:	f003 0307 	and.w	r3, r3, #7
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d006      	beq.n	8008c68 <uavcan_register_Access_Response_1_0_serialize_+0x418>
 8008c5a:	4b86      	ldr	r3, [pc, #536]	; (8008e74 <uavcan_register_Access_Response_1_0_serialize_+0x624>)
 8008c5c:	4a86      	ldr	r2, [pc, #536]	; (8008e78 <uavcan_register_Access_Response_1_0_serialize_+0x628>)
 8008c5e:	f44f 71cd 	mov.w	r1, #410	; 0x19a
 8008c62:	4886      	ldr	r0, [pc, #536]	; (8008e7c <uavcan_register_Access_Response_1_0_serialize_+0x62c>)
 8008c64:	f005 fb50 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2072ULL) <= (capacity_bytes * 8U));
 8008c68:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	613b      	str	r3, [r7, #16]
 8008c70:	617a      	str	r2, [r7, #20]
 8008c72:	f640 0318 	movw	r3, #2072	; 0x818
 8008c76:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	18d3      	adds	r3, r2, r3
 8008c7e:	60bb      	str	r3, [r7, #8]
 8008c80:	460b      	mov	r3, r1
 8008c82:	f143 0300 	adc.w	r3, r3, #0
 8008c86:	60fb      	str	r3, [r7, #12]
 8008c88:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008c8c:	00db      	lsls	r3, r3, #3
 8008c8e:	2200      	movs	r2, #0
 8008c90:	603b      	str	r3, [r7, #0]
 8008c92:	607a      	str	r2, [r7, #4]
 8008c94:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008c98:	4623      	mov	r3, r4
 8008c9a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008c9e:	4602      	mov	r2, r0
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	462b      	mov	r3, r5
 8008ca4:	460a      	mov	r2, r1
 8008ca6:	4193      	sbcs	r3, r2
 8008ca8:	d206      	bcs.n	8008cb8 <uavcan_register_Access_Response_1_0_serialize_+0x468>
 8008caa:	4b75      	ldr	r3, [pc, #468]	; (8008e80 <uavcan_register_Access_Response_1_0_serialize_+0x630>)
 8008cac:	4a72      	ldr	r2, [pc, #456]	; (8008e78 <uavcan_register_Access_Response_1_0_serialize_+0x628>)
 8008cae:	f240 119b 	movw	r1, #411	; 0x19b
 8008cb2:	4872      	ldr	r0, [pc, #456]	; (8008e7c <uavcan_register_Access_Response_1_0_serialize_+0x62c>)
 8008cb4:	f005 fb28 	bl	800e308 <__assert_func>
        size_t _size_bytes5_ = 259UL;  // Nested object (max) size, in bytes.
 8008cb8:	f240 1303 	movw	r3, #259	; 0x103
 8008cbc:	673b      	str	r3, [r7, #112]	; 0x70
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008cbe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008cc2:	f003 0307 	and.w	r3, r3, #7
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d006      	beq.n	8008cd8 <uavcan_register_Access_Response_1_0_serialize_+0x488>
 8008cca:	4b6a      	ldr	r3, [pc, #424]	; (8008e74 <uavcan_register_Access_Response_1_0_serialize_+0x624>)
 8008ccc:	4a6a      	ldr	r2, [pc, #424]	; (8008e78 <uavcan_register_Access_Response_1_0_serialize_+0x628>)
 8008cce:	f240 119d 	movw	r1, #413	; 0x19d
 8008cd2:	486a      	ldr	r0, [pc, #424]	; (8008e7c <uavcan_register_Access_Response_1_0_serialize_+0x62c>)
 8008cd4:	f005 fb18 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes5_) <= capacity_bytes);
 8008cd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008cdc:	08da      	lsrs	r2, r3, #3
 8008cde:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008ce0:	4413      	add	r3, r2
 8008ce2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008ce6:	429a      	cmp	r2, r3
 8008ce8:	d206      	bcs.n	8008cf8 <uavcan_register_Access_Response_1_0_serialize_+0x4a8>
 8008cea:	4b66      	ldr	r3, [pc, #408]	; (8008e84 <uavcan_register_Access_Response_1_0_serialize_+0x634>)
 8008cec:	4a62      	ldr	r2, [pc, #392]	; (8008e78 <uavcan_register_Access_Response_1_0_serialize_+0x628>)
 8008cee:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 8008cf2:	4862      	ldr	r0, [pc, #392]	; (8008e7c <uavcan_register_Access_Response_1_0_serialize_+0x62c>)
 8008cf4:	f005 fb08 	bl	800e308 <__assert_func>
        int8_t _err9_ = uavcan_register_Value_1_0_serialize_(
 8008cf8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cfa:	f103 0010 	add.w	r0, r3, #16
            &obj->value, &buffer[offset_bits / 8U], &_size_bytes5_);
 8008cfe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008d02:	08db      	lsrs	r3, r3, #3
 8008d04:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008d06:	4413      	add	r3, r2
        int8_t _err9_ = uavcan_register_Value_1_0_serialize_(
 8008d08:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8008d0c:	4619      	mov	r1, r3
 8008d0e:	f7fd fa77 	bl	8006200 <uavcan_register_Value_1_0_serialize_>
 8008d12:	4603      	mov	r3, r0
 8008d14:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
        if (_err9_ < 0)
 8008d18:	f997 307b 	ldrsb.w	r3, [r7, #123]	; 0x7b
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	da02      	bge.n	8008d26 <uavcan_register_Access_Response_1_0_serialize_+0x4d6>
        {
            return _err9_;
 8008d20:	f997 307b 	ldrsb.w	r3, [r7, #123]	; 0x7b
 8008d24:	e0a0      	b.n	8008e68 <uavcan_register_Access_Response_1_0_serialize_+0x618>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) >= 8ULL);
 8008d26:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008d28:	00db      	lsls	r3, r3, #3
 8008d2a:	2b07      	cmp	r3, #7
 8008d2c:	d806      	bhi.n	8008d3c <uavcan_register_Access_Response_1_0_serialize_+0x4ec>
 8008d2e:	4b56      	ldr	r3, [pc, #344]	; (8008e88 <uavcan_register_Access_Response_1_0_serialize_+0x638>)
 8008d30:	4a51      	ldr	r2, [pc, #324]	; (8008e78 <uavcan_register_Access_Response_1_0_serialize_+0x628>)
 8008d32:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
 8008d36:	4851      	ldr	r0, [pc, #324]	; (8008e7c <uavcan_register_Access_Response_1_0_serialize_+0x62c>)
 8008d38:	f005 fae6 	bl	800e308 <__assert_func>
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) <= 2072ULL);
 8008d3c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008d3e:	00db      	lsls	r3, r3, #3
 8008d40:	f640 0218 	movw	r2, #2072	; 0x818
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d906      	bls.n	8008d56 <uavcan_register_Access_Response_1_0_serialize_+0x506>
 8008d48:	4b50      	ldr	r3, [pc, #320]	; (8008e8c <uavcan_register_Access_Response_1_0_serialize_+0x63c>)
 8008d4a:	4a4b      	ldr	r2, [pc, #300]	; (8008e78 <uavcan_register_Access_Response_1_0_serialize_+0x628>)
 8008d4c:	f240 11a7 	movw	r1, #423	; 0x1a7
 8008d50:	484a      	ldr	r0, [pc, #296]	; (8008e7c <uavcan_register_Access_Response_1_0_serialize_+0x62c>)
 8008d52:	f005 fad9 	bl	800e308 <__assert_func>
        offset_bits += _size_bytes5_ * 8U;  // Advance by the size of the nested object.
 8008d56:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008d58:	00db      	lsls	r3, r3, #3
 8008d5a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008d5e:	4413      	add	r3, r2
 8008d60:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 8008d64:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008d68:	00db      	lsls	r3, r3, #3
 8008d6a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008d6e:	429a      	cmp	r2, r3
 8008d70:	d906      	bls.n	8008d80 <uavcan_register_Access_Response_1_0_serialize_+0x530>
 8008d72:	4b47      	ldr	r3, [pc, #284]	; (8008e90 <uavcan_register_Access_Response_1_0_serialize_+0x640>)
 8008d74:	4a40      	ldr	r2, [pc, #256]	; (8008e78 <uavcan_register_Access_Response_1_0_serialize_+0x628>)
 8008d76:	f240 11a9 	movw	r1, #425	; 0x1a9
 8008d7a:	4840      	ldr	r0, [pc, #256]	; (8008e7c <uavcan_register_Access_Response_1_0_serialize_+0x62c>)
 8008d7c:	f005 fac4 	bl	800e308 <__assert_func>
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8008d80:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008d84:	f003 0307 	and.w	r3, r3, #7
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d042      	beq.n	8008e12 <uavcan_register_Access_Response_1_0_serialize_+0x5c2>
    {
        const uint8_t _pad3_ = (uint8_t)(8U - offset_bits % 8U);
 8008d8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008d90:	b2db      	uxtb	r3, r3
 8008d92:	f003 0307 	and.w	r3, r3, #7
 8008d96:	b2db      	uxtb	r3, r3
 8008d98:	f1c3 0308 	rsb	r3, r3, #8
 8008d9c:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
        NUNAVUT_ASSERT(_pad3_ > 0);
 8008da0:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d106      	bne.n	8008db6 <uavcan_register_Access_Response_1_0_serialize_+0x566>
 8008da8:	4b3a      	ldr	r3, [pc, #232]	; (8008e94 <uavcan_register_Access_Response_1_0_serialize_+0x644>)
 8008daa:	4a33      	ldr	r2, [pc, #204]	; (8008e78 <uavcan_register_Access_Response_1_0_serialize_+0x628>)
 8008dac:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008db0:	4832      	ldr	r0, [pc, #200]	; (8008e7c <uavcan_register_Access_Response_1_0_serialize_+0x62c>)
 8008db2:	f005 faa9 	bl	800e308 <__assert_func>
        const int8_t _err10_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad3_);  // Optimize?
 8008db6:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8008dba:	9302      	str	r3, [sp, #8]
 8008dbc:	f04f 0200 	mov.w	r2, #0
 8008dc0:	f04f 0300 	mov.w	r3, #0
 8008dc4:	e9cd 2300 	strd	r2, r3, [sp]
 8008dc8:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008dcc:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8008dd0:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8008dd2:	f7f8 fa49 	bl	8001268 <nunavutSetUxx>
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	f887 3079 	strb.w	r3, [r7, #121]	; 0x79
        if (_err10_ < 0)
 8008ddc:	f997 3079 	ldrsb.w	r3, [r7, #121]	; 0x79
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	da02      	bge.n	8008dea <uavcan_register_Access_Response_1_0_serialize_+0x59a>
        {
            return _err10_;
 8008de4:	f997 3079 	ldrsb.w	r3, [r7, #121]	; 0x79
 8008de8:	e03e      	b.n	8008e68 <uavcan_register_Access_Response_1_0_serialize_+0x618>
        }
        offset_bits += _pad3_;
 8008dea:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8008dee:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008df2:	4413      	add	r3, r2
 8008df4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008df8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008dfc:	f003 0307 	and.w	r3, r3, #7
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d006      	beq.n	8008e12 <uavcan_register_Access_Response_1_0_serialize_+0x5c2>
 8008e04:	4b1b      	ldr	r3, [pc, #108]	; (8008e74 <uavcan_register_Access_Response_1_0_serialize_+0x624>)
 8008e06:	4a1c      	ldr	r2, [pc, #112]	; (8008e78 <uavcan_register_Access_Response_1_0_serialize_+0x628>)
 8008e08:	f240 11b5 	movw	r1, #437	; 0x1b5
 8008e0c:	481b      	ldr	r0, [pc, #108]	; (8008e7c <uavcan_register_Access_Response_1_0_serialize_+0x62c>)
 8008e0e:	f005 fa7b 	bl	800e308 <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 72ULL);
 8008e12:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008e16:	2b47      	cmp	r3, #71	; 0x47
 8008e18:	d806      	bhi.n	8008e28 <uavcan_register_Access_Response_1_0_serialize_+0x5d8>
 8008e1a:	4b1f      	ldr	r3, [pc, #124]	; (8008e98 <uavcan_register_Access_Response_1_0_serialize_+0x648>)
 8008e1c:	4a16      	ldr	r2, [pc, #88]	; (8008e78 <uavcan_register_Access_Response_1_0_serialize_+0x628>)
 8008e1e:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 8008e22:	4816      	ldr	r0, [pc, #88]	; (8008e7c <uavcan_register_Access_Response_1_0_serialize_+0x62c>)
 8008e24:	f005 fa70 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2136ULL);
 8008e28:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008e2c:	f640 0258 	movw	r2, #2136	; 0x858
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d906      	bls.n	8008e42 <uavcan_register_Access_Response_1_0_serialize_+0x5f2>
 8008e34:	4b19      	ldr	r3, [pc, #100]	; (8008e9c <uavcan_register_Access_Response_1_0_serialize_+0x64c>)
 8008e36:	4a10      	ldr	r2, [pc, #64]	; (8008e78 <uavcan_register_Access_Response_1_0_serialize_+0x628>)
 8008e38:	f240 11b9 	movw	r1, #441	; 0x1b9
 8008e3c:	480f      	ldr	r0, [pc, #60]	; (8008e7c <uavcan_register_Access_Response_1_0_serialize_+0x62c>)
 8008e3e:	f005 fa63 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008e42:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008e46:	f003 0307 	and.w	r3, r3, #7
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d006      	beq.n	8008e5c <uavcan_register_Access_Response_1_0_serialize_+0x60c>
 8008e4e:	4b09      	ldr	r3, [pc, #36]	; (8008e74 <uavcan_register_Access_Response_1_0_serialize_+0x624>)
 8008e50:	4a09      	ldr	r2, [pc, #36]	; (8008e78 <uavcan_register_Access_Response_1_0_serialize_+0x628>)
 8008e52:	f44f 71dd 	mov.w	r1, #442	; 0x1ba
 8008e56:	4809      	ldr	r0, [pc, #36]	; (8008e7c <uavcan_register_Access_Response_1_0_serialize_+0x62c>)
 8008e58:	f005 fa56 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8008e5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008e60:	08da      	lsrs	r2, r3, #3
 8008e62:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e64:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8008e66:	2300      	movs	r3, #0
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3788      	adds	r7, #136	; 0x88
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008e72:	bf00      	nop
 8008e74:	08010f50 	.word	0x08010f50
 8008e78:	080135b8 	.word	0x080135b8
 8008e7c:	080123a8 	.word	0x080123a8
 8008e80:	08012494 	.word	0x08012494
 8008e84:	08011e24 	.word	0x08011e24
 8008e88:	08011e5c 	.word	0x08011e5c
 8008e8c:	080124c8 	.word	0x080124c8
 8008e90:	08011184 	.word	0x08011184
 8008e94:	080124e8 	.word	0x080124e8
 8008e98:	080124f4 	.word	0x080124f4
 8008e9c:	0801250c 	.word	0x0801250c

08008ea0 <uavcan_register_Access_Response_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Access_Response_1_0_deserialize_(
    uavcan_register_Access_Response_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b08a      	sub	sp, #40	; 0x28
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	60f8      	str	r0, [r7, #12]
 8008ea8:	60b9      	str	r1, [r7, #8]
 8008eaa:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d009      	beq.n	8008ec6 <uavcan_register_Access_Response_1_0_deserialize_+0x26>
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d006      	beq.n	8008ec6 <uavcan_register_Access_Response_1_0_deserialize_+0x26>
 8008eb8:	68bb      	ldr	r3, [r7, #8]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d106      	bne.n	8008ecc <uavcan_register_Access_Response_1_0_deserialize_+0x2c>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d002      	beq.n	8008ecc <uavcan_register_Access_Response_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8008ec6:	f06f 0301 	mvn.w	r3, #1
 8008eca:	e10c      	b.n	80090e6 <uavcan_register_Access_Response_1_0_deserialize_+0x246>
    }
    if (buffer == NULL)
 8008ecc:	68bb      	ldr	r3, [r7, #8]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d101      	bne.n	8008ed6 <uavcan_register_Access_Response_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8008ed2:	4b87      	ldr	r3, [pc, #540]	; (80090f0 <uavcan_register_Access_Response_1_0_deserialize_+0x250>)
 8008ed4:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	627b      	str	r3, [r7, #36]	; 0x24
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8008edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ede:	00db      	lsls	r3, r3, #3
 8008ee0:	623b      	str	r3, [r7, #32]
    size_t offset_bits = 0U;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	61fb      	str	r3, [r7, #28]
    // uavcan.time.SynchronizedTimestamp.1.0 timestamp
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008ee6:	69fb      	ldr	r3, [r7, #28]
 8008ee8:	f003 0307 	and.w	r3, r3, #7
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d006      	beq.n	8008efe <uavcan_register_Access_Response_1_0_deserialize_+0x5e>
 8008ef0:	4b80      	ldr	r3, [pc, #512]	; (80090f4 <uavcan_register_Access_Response_1_0_deserialize_+0x254>)
 8008ef2:	4a81      	ldr	r2, [pc, #516]	; (80090f8 <uavcan_register_Access_Response_1_0_deserialize_+0x258>)
 8008ef4:	f240 11e1 	movw	r1, #481	; 0x1e1
 8008ef8:	4880      	ldr	r0, [pc, #512]	; (80090fc <uavcan_register_Access_Response_1_0_deserialize_+0x25c>)
 8008efa:	f005 fa05 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008efe:	69fb      	ldr	r3, [r7, #28]
 8008f00:	f003 0307 	and.w	r3, r3, #7
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d006      	beq.n	8008f16 <uavcan_register_Access_Response_1_0_deserialize_+0x76>
 8008f08:	4b7a      	ldr	r3, [pc, #488]	; (80090f4 <uavcan_register_Access_Response_1_0_deserialize_+0x254>)
 8008f0a:	4a7b      	ldr	r2, [pc, #492]	; (80090f8 <uavcan_register_Access_Response_1_0_deserialize_+0x258>)
 8008f0c:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 8008f10:	487a      	ldr	r0, [pc, #488]	; (80090fc <uavcan_register_Access_Response_1_0_deserialize_+0x25c>)
 8008f12:	f005 f9f9 	bl	800e308 <__assert_func>
    {
        size_t _size_bytes6_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8008f16:	69fb      	ldr	r3, [r7, #28]
 8008f18:	08db      	lsrs	r3, r3, #3
 8008f1a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	f7f7 fff1 	bl	8000f04 <nunavutChooseMin>
 8008f22:	4602      	mov	r2, r0
 8008f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f26:	1a9b      	subs	r3, r3, r2
 8008f28:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008f2a:	69fb      	ldr	r3, [r7, #28]
 8008f2c:	f003 0307 	and.w	r3, r3, #7
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d006      	beq.n	8008f42 <uavcan_register_Access_Response_1_0_deserialize_+0xa2>
 8008f34:	4b6f      	ldr	r3, [pc, #444]	; (80090f4 <uavcan_register_Access_Response_1_0_deserialize_+0x254>)
 8008f36:	4a70      	ldr	r2, [pc, #448]	; (80090f8 <uavcan_register_Access_Response_1_0_deserialize_+0x258>)
 8008f38:	f240 11e5 	movw	r1, #485	; 0x1e5
 8008f3c:	486f      	ldr	r0, [pc, #444]	; (80090fc <uavcan_register_Access_Response_1_0_deserialize_+0x25c>)
 8008f3e:	f005 f9e3 	bl	800e308 <__assert_func>
        const int8_t _err11_ = uavcan_time_SynchronizedTimestamp_1_0_deserialize_(
 8008f42:	68f8      	ldr	r0, [r7, #12]
            &out_obj->timestamp, &buffer[offset_bits / 8U], &_size_bytes6_);
 8008f44:	69fb      	ldr	r3, [r7, #28]
 8008f46:	08db      	lsrs	r3, r3, #3
        const int8_t _err11_ = uavcan_time_SynchronizedTimestamp_1_0_deserialize_(
 8008f48:	68ba      	ldr	r2, [r7, #8]
 8008f4a:	4413      	add	r3, r2
 8008f4c:	f107 0214 	add.w	r2, r7, #20
 8008f50:	4619      	mov	r1, r3
 8008f52:	f7ff fb2b 	bl	80085ac <uavcan_time_SynchronizedTimestamp_1_0_deserialize_>
 8008f56:	4603      	mov	r3, r0
 8008f58:	76fb      	strb	r3, [r7, #27]
        if (_err11_ < 0)
 8008f5a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	da02      	bge.n	8008f68 <uavcan_register_Access_Response_1_0_deserialize_+0xc8>
        {
            return _err11_;
 8008f62:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008f66:	e0be      	b.n	80090e6 <uavcan_register_Access_Response_1_0_deserialize_+0x246>
        }
        offset_bits += _size_bytes6_ * 8U;  // Advance by the size of the nested serialized representation.
 8008f68:	697b      	ldr	r3, [r7, #20]
 8008f6a:	00db      	lsls	r3, r3, #3
 8008f6c:	69fa      	ldr	r2, [r7, #28]
 8008f6e:	4413      	add	r3, r2
 8008f70:	61fb      	str	r3, [r7, #28]
    }
    // saturated bool mutable
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8008f72:	69fb      	ldr	r3, [r7, #28]
 8008f74:	f003 0307 	and.w	r3, r3, #7
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d006      	beq.n	8008f8a <uavcan_register_Access_Response_1_0_deserialize_+0xea>
 8008f7c:	4b5d      	ldr	r3, [pc, #372]	; (80090f4 <uavcan_register_Access_Response_1_0_deserialize_+0x254>)
 8008f7e:	4a5e      	ldr	r2, [pc, #376]	; (80090f8 <uavcan_register_Access_Response_1_0_deserialize_+0x258>)
 8008f80:	f240 11ef 	movw	r1, #495	; 0x1ef
 8008f84:	485d      	ldr	r0, [pc, #372]	; (80090fc <uavcan_register_Access_Response_1_0_deserialize_+0x25c>)
 8008f86:	f005 f9bf 	bl	800e308 <__assert_func>
    if (offset_bits < capacity_bits)
 8008f8a:	69fa      	ldr	r2, [r7, #28]
 8008f8c:	6a3b      	ldr	r3, [r7, #32]
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	d20e      	bcs.n	8008fb0 <uavcan_register_Access_Response_1_0_deserialize_+0x110>
    {
        out_obj->_mutable = (buffer[offset_bits / 8U] & 1U) != 0U;
 8008f92:	69fb      	ldr	r3, [r7, #28]
 8008f94:	08db      	lsrs	r3, r3, #3
 8008f96:	68ba      	ldr	r2, [r7, #8]
 8008f98:	4413      	add	r3, r2
 8008f9a:	781b      	ldrb	r3, [r3, #0]
 8008f9c:	f003 0301 	and.w	r3, r3, #1
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	bf14      	ite	ne
 8008fa4:	2301      	movne	r3, #1
 8008fa6:	2300      	moveq	r3, #0
 8008fa8:	b2da      	uxtb	r2, r3
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	721a      	strb	r2, [r3, #8]
 8008fae:	e002      	b.n	8008fb6 <uavcan_register_Access_Response_1_0_deserialize_+0x116>
    }
    else
    {
        out_obj->_mutable = false;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	721a      	strb	r2, [r3, #8]
    }
    offset_bits += 1U;
 8008fb6:	69fb      	ldr	r3, [r7, #28]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	61fb      	str	r3, [r7, #28]
    // saturated bool persistent
    if (offset_bits < capacity_bits)
 8008fbc:	69fa      	ldr	r2, [r7, #28]
 8008fbe:	6a3b      	ldr	r3, [r7, #32]
 8008fc0:	429a      	cmp	r2, r3
 8008fc2:	d214      	bcs.n	8008fee <uavcan_register_Access_Response_1_0_deserialize_+0x14e>
    {
        out_obj->persistent = (buffer[offset_bits / 8U] & (1U << (offset_bits % 8U))) != 0U;
 8008fc4:	69fb      	ldr	r3, [r7, #28]
 8008fc6:	08db      	lsrs	r3, r3, #3
 8008fc8:	68ba      	ldr	r2, [r7, #8]
 8008fca:	4413      	add	r3, r2
 8008fcc:	781b      	ldrb	r3, [r3, #0]
 8008fce:	461a      	mov	r2, r3
 8008fd0:	69fb      	ldr	r3, [r7, #28]
 8008fd2:	f003 0307 	and.w	r3, r3, #7
 8008fd6:	fa22 f303 	lsr.w	r3, r2, r3
 8008fda:	f003 0301 	and.w	r3, r3, #1
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	bf14      	ite	ne
 8008fe2:	2301      	movne	r3, #1
 8008fe4:	2300      	moveq	r3, #0
 8008fe6:	b2da      	uxtb	r2, r3
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	725a      	strb	r2, [r3, #9]
 8008fec:	e002      	b.n	8008ff4 <uavcan_register_Access_Response_1_0_deserialize_+0x154>
    }
    else
    {
        out_obj->persistent = false;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	725a      	strb	r2, [r3, #9]
    }
    offset_bits += 1U;
 8008ff4:	69fb      	ldr	r3, [r7, #28]
 8008ff6:	3301      	adds	r3, #1
 8008ff8:	61fb      	str	r3, [r7, #28]
    // void6
    offset_bits += 6;
 8008ffa:	69fb      	ldr	r3, [r7, #28]
 8008ffc:	3306      	adds	r3, #6
 8008ffe:	61fb      	str	r3, [r7, #28]
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8009000:	69fb      	ldr	r3, [r7, #28]
 8009002:	3307      	adds	r3, #7
 8009004:	f023 0307 	bic.w	r3, r3, #7
 8009008:	61fb      	str	r3, [r7, #28]
    // uavcan.register.Value.1.0 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800900a:	69fb      	ldr	r3, [r7, #28]
 800900c:	f003 0307 	and.w	r3, r3, #7
 8009010:	2b00      	cmp	r3, #0
 8009012:	d006      	beq.n	8009022 <uavcan_register_Access_Response_1_0_deserialize_+0x182>
 8009014:	4b37      	ldr	r3, [pc, #220]	; (80090f4 <uavcan_register_Access_Response_1_0_deserialize_+0x254>)
 8009016:	4a38      	ldr	r2, [pc, #224]	; (80090f8 <uavcan_register_Access_Response_1_0_deserialize_+0x258>)
 8009018:	f240 2107 	movw	r1, #519	; 0x207
 800901c:	4837      	ldr	r0, [pc, #220]	; (80090fc <uavcan_register_Access_Response_1_0_deserialize_+0x25c>)
 800901e:	f005 f973 	bl	800e308 <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8009022:	69fb      	ldr	r3, [r7, #28]
 8009024:	f003 0307 	and.w	r3, r3, #7
 8009028:	2b00      	cmp	r3, #0
 800902a:	d006      	beq.n	800903a <uavcan_register_Access_Response_1_0_deserialize_+0x19a>
 800902c:	4b31      	ldr	r3, [pc, #196]	; (80090f4 <uavcan_register_Access_Response_1_0_deserialize_+0x254>)
 800902e:	4a32      	ldr	r2, [pc, #200]	; (80090f8 <uavcan_register_Access_Response_1_0_deserialize_+0x258>)
 8009030:	f44f 7102 	mov.w	r1, #520	; 0x208
 8009034:	4831      	ldr	r0, [pc, #196]	; (80090fc <uavcan_register_Access_Response_1_0_deserialize_+0x25c>)
 8009036:	f005 f967 	bl	800e308 <__assert_func>
    {
        size_t _size_bytes7_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800903a:	69fb      	ldr	r3, [r7, #28]
 800903c:	08db      	lsrs	r3, r3, #3
 800903e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009040:	4618      	mov	r0, r3
 8009042:	f7f7 ff5f 	bl	8000f04 <nunavutChooseMin>
 8009046:	4602      	mov	r2, r0
 8009048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800904a:	1a9b      	subs	r3, r3, r2
 800904c:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800904e:	69fb      	ldr	r3, [r7, #28]
 8009050:	f003 0307 	and.w	r3, r3, #7
 8009054:	2b00      	cmp	r3, #0
 8009056:	d006      	beq.n	8009066 <uavcan_register_Access_Response_1_0_deserialize_+0x1c6>
 8009058:	4b26      	ldr	r3, [pc, #152]	; (80090f4 <uavcan_register_Access_Response_1_0_deserialize_+0x254>)
 800905a:	4a27      	ldr	r2, [pc, #156]	; (80090f8 <uavcan_register_Access_Response_1_0_deserialize_+0x258>)
 800905c:	f240 210b 	movw	r1, #523	; 0x20b
 8009060:	4826      	ldr	r0, [pc, #152]	; (80090fc <uavcan_register_Access_Response_1_0_deserialize_+0x25c>)
 8009062:	f005 f951 	bl	800e308 <__assert_func>
        const int8_t _err12_ = uavcan_register_Value_1_0_deserialize_(
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	f103 0010 	add.w	r0, r3, #16
            &out_obj->value, &buffer[offset_bits / 8U], &_size_bytes7_);
 800906c:	69fb      	ldr	r3, [r7, #28]
 800906e:	08db      	lsrs	r3, r3, #3
        const int8_t _err12_ = uavcan_register_Value_1_0_deserialize_(
 8009070:	68ba      	ldr	r2, [r7, #8]
 8009072:	4413      	add	r3, r2
 8009074:	f107 0210 	add.w	r2, r7, #16
 8009078:	4619      	mov	r1, r3
 800907a:	f7fe fc81 	bl	8007980 <uavcan_register_Value_1_0_deserialize_>
 800907e:	4603      	mov	r3, r0
 8009080:	76bb      	strb	r3, [r7, #26]
        if (_err12_ < 0)
 8009082:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8009086:	2b00      	cmp	r3, #0
 8009088:	da02      	bge.n	8009090 <uavcan_register_Access_Response_1_0_deserialize_+0x1f0>
        {
            return _err12_;
 800908a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800908e:	e02a      	b.n	80090e6 <uavcan_register_Access_Response_1_0_deserialize_+0x246>
        }
        offset_bits += _size_bytes7_ * 8U;  // Advance by the size of the nested serialized representation.
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	00db      	lsls	r3, r3, #3
 8009094:	69fa      	ldr	r2, [r7, #28]
 8009096:	4413      	add	r3, r2
 8009098:	61fb      	str	r3, [r7, #28]
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800909a:	69fb      	ldr	r3, [r7, #28]
 800909c:	3307      	adds	r3, #7
 800909e:	f023 0307 	bic.w	r3, r3, #7
 80090a2:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80090a4:	69fb      	ldr	r3, [r7, #28]
 80090a6:	f003 0307 	and.w	r3, r3, #7
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d006      	beq.n	80090bc <uavcan_register_Access_Response_1_0_deserialize_+0x21c>
 80090ae:	4b11      	ldr	r3, [pc, #68]	; (80090f4 <uavcan_register_Access_Response_1_0_deserialize_+0x254>)
 80090b0:	4a11      	ldr	r2, [pc, #68]	; (80090f8 <uavcan_register_Access_Response_1_0_deserialize_+0x258>)
 80090b2:	f240 2115 	movw	r1, #533	; 0x215
 80090b6:	4811      	ldr	r0, [pc, #68]	; (80090fc <uavcan_register_Access_Response_1_0_deserialize_+0x25c>)
 80090b8:	f005 f926 	bl	800e308 <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80090bc:	6a39      	ldr	r1, [r7, #32]
 80090be:	69f8      	ldr	r0, [r7, #28]
 80090c0:	f7f7 ff20 	bl	8000f04 <nunavutChooseMin>
 80090c4:	4603      	mov	r3, r0
 80090c6:	08da      	lsrs	r2, r3, #3
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090d2:	429a      	cmp	r2, r3
 80090d4:	d206      	bcs.n	80090e4 <uavcan_register_Access_Response_1_0_deserialize_+0x244>
 80090d6:	4b0a      	ldr	r3, [pc, #40]	; (8009100 <uavcan_register_Access_Response_1_0_deserialize_+0x260>)
 80090d8:	4a07      	ldr	r2, [pc, #28]	; (80090f8 <uavcan_register_Access_Response_1_0_deserialize_+0x258>)
 80090da:	f240 2117 	movw	r1, #535	; 0x217
 80090de:	4807      	ldr	r0, [pc, #28]	; (80090fc <uavcan_register_Access_Response_1_0_deserialize_+0x25c>)
 80090e0:	f005 f912 	bl	800e308 <__assert_func>
    return NUNAVUT_SUCCESS;
 80090e4:	2300      	movs	r3, #0
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	3728      	adds	r7, #40	; 0x28
 80090ea:	46bd      	mov	sp, r7
 80090ec:	bd80      	pop	{r7, pc}
 80090ee:	bf00      	nop
 80090f0:	08011070 	.word	0x08011070
 80090f4:	08010f50 	.word	0x08010f50
 80090f8:	08013528 	.word	0x08013528
 80090fc:	080123a8 	.word	0x080123a8
 8009100:	08011074 	.word	0x08011074

08009104 <uavcan_register_Access_Response_1_0_initialize_>:
/// Initialize an instance to default values. Does nothing if @param out_obj is NULL.
/// This function intentionally leaves inactive elements uninitialized; for example, members of a variable-length
/// array beyond its length are left uninitialized; aliased union memory that is not used by the first union field
/// is left uninitialized, etc. If full zero-initialization is desired, just use memset(&obj, 0, sizeof(obj)).
static inline void uavcan_register_Access_Response_1_0_initialize_(uavcan_register_Access_Response_1_0* const out_obj)
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b086      	sub	sp, #24
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
    if (out_obj != NULL)
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d018      	beq.n	8009144 <uavcan_register_Access_Response_1_0_initialize_+0x40>
    {
        size_t size_bytes = 0;
 8009112:	2300      	movs	r3, #0
 8009114:	613b      	str	r3, [r7, #16]
        const uint8_t buf = 0;
 8009116:	2300      	movs	r3, #0
 8009118:	73fb      	strb	r3, [r7, #15]
        const int8_t err = uavcan_register_Access_Response_1_0_deserialize_(out_obj, &buf, &size_bytes);
 800911a:	f107 0210 	add.w	r2, r7, #16
 800911e:	f107 030f 	add.w	r3, r7, #15
 8009122:	4619      	mov	r1, r3
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f7ff febb 	bl	8008ea0 <uavcan_register_Access_Response_1_0_deserialize_>
 800912a:	4603      	mov	r3, r0
 800912c:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(err >= 0);
 800912e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009132:	2b00      	cmp	r3, #0
 8009134:	da06      	bge.n	8009144 <uavcan_register_Access_Response_1_0_initialize_+0x40>
 8009136:	4b05      	ldr	r3, [pc, #20]	; (800914c <uavcan_register_Access_Response_1_0_initialize_+0x48>)
 8009138:	4a05      	ldr	r2, [pc, #20]	; (8009150 <uavcan_register_Access_Response_1_0_initialize_+0x4c>)
 800913a:	f240 2126 	movw	r1, #550	; 0x226
 800913e:	4805      	ldr	r0, [pc, #20]	; (8009154 <uavcan_register_Access_Response_1_0_initialize_+0x50>)
 8009140:	f005 f8e2 	bl	800e308 <__assert_func>
        (void) err;
    }
}
 8009144:	bf00      	nop
 8009146:	3718      	adds	r7, #24
 8009148:	46bd      	mov	sp, r7
 800914a:	bd80      	pop	{r7, pc}
 800914c:	080111b8 	.word	0x080111b8
 8009150:	080134f8 	.word	0x080134f8
 8009154:	080123a8 	.word	0x080123a8

08009158 <micros>:
// Application-specific function prototypes
void process_canard_TX_queue(void);

// return useconds - not implemented yet
uint32_t micros(void)
{
 8009158:	b480      	push	{r7}
 800915a:	af00      	add	r7, sp, #0
  return 0;
 800915c:	2300      	movs	r3, #0
}
 800915e:	4618      	mov	r0, r3
 8009160:	46bd      	mov	sp, r7
 8009162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009166:	4770      	bx	lr

08009168 <initCyphal>:
/* USER CODE END PFP */
static CanardRxSubscription g_reg_list_service_subscription;

void initCyphal(void)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b086      	sub	sp, #24
 800916c:	af04      	add	r7, sp, #16
    // Subscribe to uavcan.register.List.1.0 (already done)
    int8_t result = canardRxSubscribe(
 800916e:	4b18      	ldr	r3, [pc, #96]	; (80091d0 <initCyphal+0x68>)
 8009170:	9302      	str	r3, [sp, #8]
 8009172:	4a18      	ldr	r2, [pc, #96]	; (80091d4 <initCyphal+0x6c>)
 8009174:	f04f 0300 	mov.w	r3, #0
 8009178:	e9cd 2300 	strd	r2, r3, [sp]
 800917c:	2302      	movs	r3, #2
 800917e:	f240 1281 	movw	r2, #385	; 0x181
 8009182:	2102      	movs	r1, #2
 8009184:	4814      	ldr	r0, [pc, #80]	; (80091d8 <initCyphal+0x70>)
 8009186:	f003 f86d 	bl	800c264 <canardRxSubscribe>
 800918a:	4603      	mov	r3, r0
 800918c:	71fb      	strb	r3, [r7, #7]
        uavcan_register_List_1_0_FIXED_PORT_ID_,
        uavcan_register_List_Request_1_0_EXTENT_BYTES_,
        CANARD_DEFAULT_TRANSFER_ID_TIMEOUT_USEC,
        &g_reg_list_service_subscription
    );
    if (result < 0) Error_Handler();
 800918e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009192:	2b00      	cmp	r3, #0
 8009194:	da01      	bge.n	800919a <initCyphal+0x32>
 8009196:	f000 fc92 	bl	8009abe <Error_Handler>

    // Subscribe to uavcan.register.Access.1.0 (NEW)
    result = canardRxSubscribe(
 800919a:	4b10      	ldr	r3, [pc, #64]	; (80091dc <initCyphal+0x74>)
 800919c:	9302      	str	r3, [sp, #8]
 800919e:	4a0d      	ldr	r2, [pc, #52]	; (80091d4 <initCyphal+0x6c>)
 80091a0:	f04f 0300 	mov.w	r3, #0
 80091a4:	e9cd 2300 	strd	r2, r3, [sp]
 80091a8:	f240 2303 	movw	r3, #515	; 0x203
 80091ac:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80091b0:	2102      	movs	r1, #2
 80091b2:	4809      	ldr	r0, [pc, #36]	; (80091d8 <initCyphal+0x70>)
 80091b4:	f003 f856 	bl	800c264 <canardRxSubscribe>
 80091b8:	4603      	mov	r3, r0
 80091ba:	71fb      	strb	r3, [r7, #7]
        uavcan_register_Access_1_0_FIXED_PORT_ID_,
        uavcan_register_Access_Request_1_0_EXTENT_BYTES_,
        CANARD_DEFAULT_TRANSFER_ID_TIMEOUT_USEC,
        &g_reg_access_service_subscription
    );
    if (result < 0) Error_Handler();
 80091bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	da01      	bge.n	80091c8 <initCyphal+0x60>
 80091c4:	f000 fc7b 	bl	8009abe <Error_Handler>
}
 80091c8:	bf00      	nop
 80091ca:	3708      	adds	r7, #8
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}
 80091d0:	20000498 	.word	0x20000498
 80091d4:	001e8480 	.word	0x001e8480
 80091d8:	20000224 	.word	0x20000224
 80091dc:	20000260 	.word	0x20000260

080091e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80091e0:	b5b0      	push	{r4, r5, r7, lr}
 80091e2:	f5ad 7d26 	sub.w	sp, sp, #664	; 0x298
 80091e6:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80091e8:	f003 f926 	bl	800c438 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80091ec:	f000 f8f0 	bl	80093d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80091f0:	f000 f990 	bl	8009514 <MX_GPIO_Init>
  MX_CAN1_Init();
 80091f4:	f000 f958 	bl	80094a8 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan1);
 80091f8:	486b      	ldr	r0, [pc, #428]	; (80093a8 <main+0x1c8>)
 80091fa:	f003 fb8f 	bl	800c91c <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80091fe:	2102      	movs	r1, #2
 8009200:	4869      	ldr	r0, [pc, #420]	; (80093a8 <main+0x1c8>)
 8009202:	f003 fdc1 	bl	800cd88 <HAL_CAN_ActivateNotification>

  CAN_FilterTypeDef Filter;

  // accept all frames - filtration is managed by software
  Filter.FilterIdHigh = 0x0000;
 8009206:	2300      	movs	r3, #0
 8009208:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
  Filter.FilterIdLow = 0x0000;
 800920c:	2300      	movs	r3, #0
 800920e:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
  Filter.FilterMaskIdHigh = 0x0000;
 8009212:	2300      	movs	r3, #0
 8009214:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
  Filter.FilterMaskIdLow = 0x0000;
 8009218:	2300      	movs	r3, #0
 800921a:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
  Filter.FilterFIFOAssignment = CAN_RX_FIFO0;
 800921e:	2300      	movs	r3, #0
 8009220:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
  Filter.FilterBank = 0;
 8009224:	2300      	movs	r3, #0
 8009226:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
  Filter.FilterMode = CAN_FILTERMODE_IDMASK;
 800922a:	2300      	movs	r3, #0
 800922c:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
  Filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8009230:	2301      	movs	r3, #1
 8009232:	f8c7 3278 	str.w	r3, [r7, #632]	; 0x278
  Filter.FilterActivation = ENABLE;
 8009236:	2301      	movs	r3, #1
 8009238:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
  Filter.SlaveStartFilterBank = 0;
 800923c:	2300      	movs	r3, #0
 800923e:	f8c7 3280 	str.w	r3, [r7, #640]	; 0x280

  HAL_CAN_ConfigFilter(&hcan1, &Filter);
 8009242:	f507 7317 	add.w	r3, r7, #604	; 0x25c
 8009246:	4619      	mov	r1, r3
 8009248:	4857      	ldr	r0, [pc, #348]	; (80093a8 <main+0x1c8>)
 800924a:	f003 fa87 	bl	800c75c <HAL_CAN_ConfigFilter>

  // Initialization of a canard instance with the previous allocator
  canard = canardInit(&memAllocate, &memFree);
 800924e:	4c57      	ldr	r4, [pc, #348]	; (80093ac <main+0x1cc>)
 8009250:	463b      	mov	r3, r7
 8009252:	4a57      	ldr	r2, [pc, #348]	; (80093b0 <main+0x1d0>)
 8009254:	4957      	ldr	r1, [pc, #348]	; (80093b4 <main+0x1d4>)
 8009256:	4618      	mov	r0, r3
 8009258:	f002 fe58 	bl	800bf0c <canardInit>
 800925c:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8009260:	f5a3 7322 	sub.w	r3, r3, #648	; 0x288
 8009264:	461d      	mov	r5, r3
 8009266:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009268:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800926a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800926e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  initCyphal();
 8009272:	f7ff ff79 	bl	8009168 <initCyphal>
  canard.node_id = 96;
 8009276:	4b4d      	ldr	r3, [pc, #308]	; (80093ac <main+0x1cc>)
 8009278:	2260      	movs	r2, #96	; 0x60
 800927a:	711a      	strb	r2, [r3, #4]

  queue = canardTxInit(	100,                 		// Limit the size of the queue at 100 frames.
 800927c:	4c4e      	ldr	r4, [pc, #312]	; (80093b8 <main+0x1d8>)
 800927e:	463b      	mov	r3, r7
 8009280:	2208      	movs	r2, #8
 8009282:	2164      	movs	r1, #100	; 0x64
 8009284:	4618      	mov	r0, r3
 8009286:	f002 fe7f 	bl	800bf88 <canardTxInit>
 800928a:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800928e:	f5a3 7322 	sub.w	r3, r3, #648	; 0x288
 8009292:	461d      	mov	r5, r3
 8009294:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009296:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009298:	682b      	ldr	r3, [r5, #0]
 800929a:	6023      	str	r3, [r4, #0]
                        CANARD_MTU_CAN_CLASSIC);

  CanardRxSubscription subscription; // Transfer subscription state.

  if( canardRxSubscribe((CanardInstance *const)&canard,
 800929c:	f240 6154 	movw	r1, #1620	; 0x654
 80092a0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80092a4:	9302      	str	r3, [sp, #8]
 80092a6:	4a45      	ldr	r2, [pc, #276]	; (80093bc <main+0x1dc>)
 80092a8:	f04f 0300 	mov.w	r3, #0
 80092ac:	e9cd 2300 	strd	r2, r3, [sp]
 80092b0:	f240 1301 	movw	r3, #257	; 0x101
 80092b4:	460a      	mov	r2, r1
 80092b6:	2100      	movs	r1, #0
 80092b8:	483c      	ldr	r0, [pc, #240]	; (80093ac <main+0x1cc>)
 80092ba:	f002 ffd3 	bl	800c264 <canardRxSubscribe>
 80092be:	4603      	mov	r3, r0
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d001      	beq.n	80092c8 <main+0xe8>
                        MSG_PORT_ID,
                        uavcan_primitive_array_Real64_1_0_EXTENT_BYTES_,
                        CANARD_DEFAULT_TRANSFER_ID_TIMEOUT_USEC,
                        &subscription) != 1 )
                        {
                          Error_Handler();
 80092c4:	f000 fbfb 	bl	8009abe <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // Create a heartbeat message
    uavcan_node_Heartbeat_1_0 test_heartbeat = {.uptime = test_uptimeSec,
 80092c8:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80092cc:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 80092d0:	461a      	mov	r2, r3
 80092d2:	2300      	movs	r3, #0
 80092d4:	6013      	str	r3, [r2, #0]
 80092d6:	6053      	str	r3, [r2, #4]
 80092d8:	4b39      	ldr	r3, [pc, #228]	; (80093c0 <main+0x1e0>)
 80092da:	681a      	ldr	r2, [r3, #0]
 80092dc:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80092e0:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 80092e4:	601a      	str	r2, [r3, #0]
                                                .health = {uavcan_node_Health_1_0_NOMINAL},
                                                .mode = {uavcan_node_Mode_1_0_OPERATIONAL}};

    // Serialize the heartbeat message
    if (uavcan_node_Heartbeat_1_0_serialize_(&test_heartbeat, hbeat_ser_buf, &hbeat_ser_buf_size) < 0)
 80092e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80092ea:	4a36      	ldr	r2, [pc, #216]	; (80093c4 <main+0x1e4>)
 80092ec:	4936      	ldr	r1, [pc, #216]	; (80093c8 <main+0x1e8>)
 80092ee:	4618      	mov	r0, r3
 80092f0:	f7f9 fa64 	bl	80027bc <uavcan_node_Heartbeat_1_0_serialize_>
 80092f4:	4603      	mov	r3, r0
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	da01      	bge.n	80092fe <main+0x11e>
    {
      Error_Handler();
 80092fa:	f000 fbe0 	bl	8009abe <Error_Handler>
    }

    // Create a transfer for the heartbeat message
    const CanardTransferMetadata transfer_metadata = {.priority = CanardPriorityNominal,
 80092fe:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8009302:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 8009306:	2204      	movs	r2, #4
 8009308:	701a      	strb	r2, [r3, #0]
 800930a:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800930e:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 8009312:	2200      	movs	r2, #0
 8009314:	705a      	strb	r2, [r3, #1]
 8009316:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800931a:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 800931e:	f641 5255 	movw	r2, #7509	; 0x1d55
 8009322:	805a      	strh	r2, [r3, #2]
 8009324:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8009328:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 800932c:	22ff      	movs	r2, #255	; 0xff
 800932e:	711a      	strb	r2, [r3, #4]
 8009330:	4b26      	ldr	r3, [pc, #152]	; (80093cc <main+0x1ec>)
 8009332:	781a      	ldrb	r2, [r3, #0]
 8009334:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8009338:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 800933c:	715a      	strb	r2, [r3, #5]
                                                      .transfer_kind = CanardTransferKindMessage,
                                                      .port_id = uavcan_node_Heartbeat_1_0_FIXED_PORT_ID_,
                                                      .remote_node_id = CANARD_NODE_ID_UNSET,
                                                      .transfer_id = my_message_transfer_id,};

    if(canardTxPush(&queue,               	// Call this once per redundant CAN interface (queue)
 800933e:	4b21      	ldr	r3, [pc, #132]	; (80093c4 <main+0x1e4>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	4a21      	ldr	r2, [pc, #132]	; (80093c8 <main+0x1e8>)
 8009344:	9202      	str	r2, [sp, #8]
 8009346:	9301      	str	r3, [sp, #4]
 8009348:	f107 0320 	add.w	r3, r7, #32
 800934c:	9300      	str	r3, [sp, #0]
 800934e:	f04f 0200 	mov.w	r2, #0
 8009352:	f04f 0300 	mov.w	r3, #0
 8009356:	4915      	ldr	r1, [pc, #84]	; (80093ac <main+0x1cc>)
 8009358:	4817      	ldr	r0, [pc, #92]	; (80093b8 <main+0x1d8>)
 800935a:	f002 fe33 	bl	800bfc4 <canardTxPush>
 800935e:	4603      	mov	r3, r0
 8009360:	2b00      	cmp	r3, #0
 8009362:	da01      	bge.n	8009368 <main+0x188>
                    0,     					// Zero if transmission deadline is not limited.
                    &transfer_metadata,
                    hbeat_ser_buf_size,		// Size of the message payload (see Nunavut transpiler)
                    hbeat_ser_buf) < 0 )
                    {
                      Error_Handler();
 8009364:	f000 fbab 	bl	8009abe <Error_Handler>
                    }

    // Block for a second before generating the next transfer
    uint32_t timestamp = HAL_GetTick();
 8009368:	f003 f8cc 	bl	800c504 <HAL_GetTick>
 800936c:	f8c7 0284 	str.w	r0, [r7, #644]	; 0x284
    while( HAL_GetTick() < timestamp + 1000u )
 8009370:	e004      	b.n	800937c <main+0x19c>
    {
      process_canard_TX_queue();
 8009372:	f000 f91f 	bl	80095b4 <process_canard_TX_queue>
      HAL_Delay(10);
 8009376:	200a      	movs	r0, #10
 8009378:	f003 f8d0 	bl	800c51c <HAL_Delay>
    while( HAL_GetTick() < timestamp + 1000u )
 800937c:	f003 f8c2 	bl	800c504 <HAL_GetTick>
 8009380:	4602      	mov	r2, r0
 8009382:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8009386:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800938a:	429a      	cmp	r2, r3
 800938c:	d3f1      	bcc.n	8009372 <main+0x192>
    }

    // Increase uptime
    test_uptimeSec++;
 800938e:	4b0c      	ldr	r3, [pc, #48]	; (80093c0 <main+0x1e0>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	3301      	adds	r3, #1
 8009394:	4a0a      	ldr	r2, [pc, #40]	; (80093c0 <main+0x1e0>)
 8009396:	6013      	str	r3, [r2, #0]
    // Increment the transfer_id variable
    my_message_transfer_id++;
 8009398:	4b0c      	ldr	r3, [pc, #48]	; (80093cc <main+0x1ec>)
 800939a:	781b      	ldrb	r3, [r3, #0]
 800939c:	3301      	adds	r3, #1
 800939e:	b2da      	uxtb	r2, r3
 80093a0:	4b0a      	ldr	r3, [pc, #40]	; (80093cc <main+0x1ec>)
 80093a2:	701a      	strb	r2, [r3, #0]
  {
 80093a4:	e790      	b.n	80092c8 <main+0xe8>
 80093a6:	bf00      	nop
 80093a8:	200001fc 	.word	0x200001fc
 80093ac:	20000224 	.word	0x20000224
 80093b0:	08009aa7 	.word	0x08009aa7
 80093b4:	08009a8d 	.word	0x08009a8d
 80093b8:	20000240 	.word	0x20000240
 80093bc:	001e8480 	.word	0x001e8480
 80093c0:	20000258 	.word	0x20000258
 80093c4:	20000008 	.word	0x20000008
 80093c8:	20000488 	.word	0x20000488
 80093cc:	20000254 	.word	0x20000254

080093d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b094      	sub	sp, #80	; 0x50
 80093d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80093d6:	f107 031c 	add.w	r3, r7, #28
 80093da:	2234      	movs	r2, #52	; 0x34
 80093dc:	2100      	movs	r1, #0
 80093de:	4618      	mov	r0, r3
 80093e0:	f005 fe03 	bl	800efea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80093e4:	f107 0308 	add.w	r3, r7, #8
 80093e8:	2200      	movs	r2, #0
 80093ea:	601a      	str	r2, [r3, #0]
 80093ec:	605a      	str	r2, [r3, #4]
 80093ee:	609a      	str	r2, [r3, #8]
 80093f0:	60da      	str	r2, [r3, #12]
 80093f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80093f4:	2300      	movs	r3, #0
 80093f6:	607b      	str	r3, [r7, #4]
 80093f8:	4b29      	ldr	r3, [pc, #164]	; (80094a0 <SystemClock_Config+0xd0>)
 80093fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093fc:	4a28      	ldr	r2, [pc, #160]	; (80094a0 <SystemClock_Config+0xd0>)
 80093fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009402:	6413      	str	r3, [r2, #64]	; 0x40
 8009404:	4b26      	ldr	r3, [pc, #152]	; (80094a0 <SystemClock_Config+0xd0>)
 8009406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009408:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800940c:	607b      	str	r3, [r7, #4]
 800940e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009410:	2300      	movs	r3, #0
 8009412:	603b      	str	r3, [r7, #0]
 8009414:	4b23      	ldr	r3, [pc, #140]	; (80094a4 <SystemClock_Config+0xd4>)
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	4a22      	ldr	r2, [pc, #136]	; (80094a4 <SystemClock_Config+0xd4>)
 800941a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800941e:	6013      	str	r3, [r2, #0]
 8009420:	4b20      	ldr	r3, [pc, #128]	; (80094a4 <SystemClock_Config+0xd4>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009428:	603b      	str	r3, [r7, #0]
 800942a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800942c:	2301      	movs	r3, #1
 800942e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009430:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009434:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009436:	2302      	movs	r3, #2
 8009438:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800943a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800943e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8009440:	2304      	movs	r3, #4
 8009442:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 160;
 8009444:	23a0      	movs	r3, #160	; 0xa0
 8009446:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009448:	2302      	movs	r3, #2
 800944a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800944c:	2302      	movs	r3, #2
 800944e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8009450:	2302      	movs	r3, #2
 8009452:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009454:	f107 031c 	add.w	r3, r7, #28
 8009458:	4618      	mov	r0, r3
 800945a:	f004 fcb7 	bl	800ddcc <HAL_RCC_OscConfig>
 800945e:	4603      	mov	r3, r0
 8009460:	2b00      	cmp	r3, #0
 8009462:	d001      	beq.n	8009468 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8009464:	f000 fb2b 	bl	8009abe <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009468:	230f      	movs	r3, #15
 800946a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800946c:	2302      	movs	r3, #2
 800946e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009470:	2300      	movs	r3, #0
 8009472:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8009474:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8009478:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800947a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800947e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8009480:	f107 0308 	add.w	r3, r7, #8
 8009484:	2105      	movs	r1, #5
 8009486:	4618      	mov	r0, r3
 8009488:	f004 f98a 	bl	800d7a0 <HAL_RCC_ClockConfig>
 800948c:	4603      	mov	r3, r0
 800948e:	2b00      	cmp	r3, #0
 8009490:	d001      	beq.n	8009496 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8009492:	f000 fb14 	bl	8009abe <Error_Handler>
  }
}
 8009496:	bf00      	nop
 8009498:	3750      	adds	r7, #80	; 0x50
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}
 800949e:	bf00      	nop
 80094a0:	40023800 	.word	0x40023800
 80094a4:	40007000 	.word	0x40007000

080094a8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80094ac:	4b17      	ldr	r3, [pc, #92]	; (800950c <MX_CAN1_Init+0x64>)
 80094ae:	4a18      	ldr	r2, [pc, #96]	; (8009510 <MX_CAN1_Init+0x68>)
 80094b0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 80094b2:	4b16      	ldr	r3, [pc, #88]	; (800950c <MX_CAN1_Init+0x64>)
 80094b4:	2204      	movs	r2, #4
 80094b6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80094b8:	4b14      	ldr	r3, [pc, #80]	; (800950c <MX_CAN1_Init+0x64>)
 80094ba:	2200      	movs	r2, #0
 80094bc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80094be:	4b13      	ldr	r3, [pc, #76]	; (800950c <MX_CAN1_Init+0x64>)
 80094c0:	2200      	movs	r2, #0
 80094c2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 80094c4:	4b11      	ldr	r3, [pc, #68]	; (800950c <MX_CAN1_Init+0x64>)
 80094c6:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 80094ca:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80094cc:	4b0f      	ldr	r3, [pc, #60]	; (800950c <MX_CAN1_Init+0x64>)
 80094ce:	2200      	movs	r2, #0
 80094d0:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80094d2:	4b0e      	ldr	r3, [pc, #56]	; (800950c <MX_CAN1_Init+0x64>)
 80094d4:	2200      	movs	r2, #0
 80094d6:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80094d8:	4b0c      	ldr	r3, [pc, #48]	; (800950c <MX_CAN1_Init+0x64>)
 80094da:	2200      	movs	r2, #0
 80094dc:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80094de:	4b0b      	ldr	r3, [pc, #44]	; (800950c <MX_CAN1_Init+0x64>)
 80094e0:	2200      	movs	r2, #0
 80094e2:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 80094e4:	4b09      	ldr	r3, [pc, #36]	; (800950c <MX_CAN1_Init+0x64>)
 80094e6:	2201      	movs	r2, #1
 80094e8:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80094ea:	4b08      	ldr	r3, [pc, #32]	; (800950c <MX_CAN1_Init+0x64>)
 80094ec:	2200      	movs	r2, #0
 80094ee:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80094f0:	4b06      	ldr	r3, [pc, #24]	; (800950c <MX_CAN1_Init+0x64>)
 80094f2:	2200      	movs	r2, #0
 80094f4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80094f6:	4805      	ldr	r0, [pc, #20]	; (800950c <MX_CAN1_Init+0x64>)
 80094f8:	f003 f834 	bl	800c564 <HAL_CAN_Init>
 80094fc:	4603      	mov	r3, r0
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d001      	beq.n	8009506 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8009502:	f000 fadc 	bl	8009abe <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8009506:	bf00      	nop
 8009508:	bd80      	pop	{r7, pc}
 800950a:	bf00      	nop
 800950c:	200001fc 	.word	0x200001fc
 8009510:	40006400 	.word	0x40006400

08009514 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b088      	sub	sp, #32
 8009518:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800951a:	f107 030c 	add.w	r3, r7, #12
 800951e:	2200      	movs	r2, #0
 8009520:	601a      	str	r2, [r3, #0]
 8009522:	605a      	str	r2, [r3, #4]
 8009524:	609a      	str	r2, [r3, #8]
 8009526:	60da      	str	r2, [r3, #12]
 8009528:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800952a:	2300      	movs	r3, #0
 800952c:	60bb      	str	r3, [r7, #8]
 800952e:	4b1f      	ldr	r3, [pc, #124]	; (80095ac <MX_GPIO_Init+0x98>)
 8009530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009532:	4a1e      	ldr	r2, [pc, #120]	; (80095ac <MX_GPIO_Init+0x98>)
 8009534:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009538:	6313      	str	r3, [r2, #48]	; 0x30
 800953a:	4b1c      	ldr	r3, [pc, #112]	; (80095ac <MX_GPIO_Init+0x98>)
 800953c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800953e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009542:	60bb      	str	r3, [r7, #8]
 8009544:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009546:	2300      	movs	r3, #0
 8009548:	607b      	str	r3, [r7, #4]
 800954a:	4b18      	ldr	r3, [pc, #96]	; (80095ac <MX_GPIO_Init+0x98>)
 800954c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800954e:	4a17      	ldr	r2, [pc, #92]	; (80095ac <MX_GPIO_Init+0x98>)
 8009550:	f043 0301 	orr.w	r3, r3, #1
 8009554:	6313      	str	r3, [r2, #48]	; 0x30
 8009556:	4b15      	ldr	r3, [pc, #84]	; (80095ac <MX_GPIO_Init+0x98>)
 8009558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800955a:	f003 0301 	and.w	r3, r3, #1
 800955e:	607b      	str	r3, [r7, #4]
 8009560:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009562:	2300      	movs	r3, #0
 8009564:	603b      	str	r3, [r7, #0]
 8009566:	4b11      	ldr	r3, [pc, #68]	; (80095ac <MX_GPIO_Init+0x98>)
 8009568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800956a:	4a10      	ldr	r2, [pc, #64]	; (80095ac <MX_GPIO_Init+0x98>)
 800956c:	f043 0302 	orr.w	r3, r3, #2
 8009570:	6313      	str	r3, [r2, #48]	; 0x30
 8009572:	4b0e      	ldr	r3, [pc, #56]	; (80095ac <MX_GPIO_Init+0x98>)
 8009574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009576:	f003 0302 	and.w	r3, r3, #2
 800957a:	603b      	str	r3, [r7, #0]
 800957c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800957e:	2200      	movs	r2, #0
 8009580:	2120      	movs	r1, #32
 8009582:	480b      	ldr	r0, [pc, #44]	; (80095b0 <MX_GPIO_Init+0x9c>)
 8009584:	f004 f8f2 	bl	800d76c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8009588:	2320      	movs	r3, #32
 800958a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800958c:	2301      	movs	r3, #1
 800958e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009590:	2300      	movs	r3, #0
 8009592:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009594:	2300      	movs	r3, #0
 8009596:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009598:	f107 030c 	add.w	r3, r7, #12
 800959c:	4619      	mov	r1, r3
 800959e:	4804      	ldr	r0, [pc, #16]	; (80095b0 <MX_GPIO_Init+0x9c>)
 80095a0:	f003 ff50 	bl	800d444 <HAL_GPIO_Init>

}
 80095a4:	bf00      	nop
 80095a6:	3720      	adds	r7, #32
 80095a8:	46bd      	mov	sp, r7
 80095aa:	bd80      	pop	{r7, pc}
 80095ac:	40023800 	.word	0x40023800
 80095b0:	40020000 	.word	0x40020000

080095b4 <process_canard_TX_queue>:

/* USER CODE BEGIN 4 */
void process_canard_TX_queue(void)
{
 80095b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80095b8:	b08b      	sub	sp, #44	; 0x2c
 80095ba:	af00      	add	r7, sp, #0
  // Look at top of the TX queue of individual CAN frames
  for (const CanardTxQueueItem* ti = NULL; (ti = canardTxPeek(&queue)) != NULL;)
 80095bc:	2300      	movs	r3, #0
 80095be:	627b      	str	r3, [r7, #36]	; 0x24
 80095c0:	e039      	b.n	8009636 <process_canard_TX_queue+0x82>
  {
    if ((0U == ti->tx_deadline_usec) || (ti->tx_deadline_usec > micros()))  // Check the deadline.
 80095c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095c4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80095c8:	4313      	orrs	r3, r2
 80095ca:	d00c      	beq.n	80095e6 <process_canard_TX_queue+0x32>
 80095cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ce:	e9d3 8906 	ldrd	r8, r9, [r3, #24]
 80095d2:	f7ff fdc1 	bl	8009158 <micros>
 80095d6:	4603      	mov	r3, r0
 80095d8:	2200      	movs	r2, #0
 80095da:	461c      	mov	r4, r3
 80095dc:	4615      	mov	r5, r2
 80095de:	4544      	cmp	r4, r8
 80095e0:	eb75 0309 	sbcs.w	r3, r5, r9
 80095e4:	d21d      	bcs.n	8009622 <process_canard_TX_queue+0x6e>
    {
      /* Instantiate a frame for the media layer */
      CAN_TxHeaderTypeDef TxHeader;
      TxHeader.IDE = CAN_ID_EXT;
 80095e6:	2304      	movs	r3, #4
 80095e8:	617b      	str	r3, [r7, #20]
      TxHeader.RTR = CAN_RTR_DATA;
 80095ea:	2300      	movs	r3, #0
 80095ec:	61bb      	str	r3, [r7, #24]

      TxHeader.DLC = ti->frame.payload_size;
 80095ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095f2:	61fb      	str	r3, [r7, #28]
      TxHeader.ExtId = ti->frame.extended_can_id;
 80095f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095f6:	6a1b      	ldr	r3, [r3, #32]
 80095f8:	613b      	str	r3, [r7, #16]

      uint8_t TxData[8];
      uint32_t TxMailbox;

      memcpy( TxData, (uint8_t *)ti->frame.payload, ti->frame.payload_size );
 80095fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095fc:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80095fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009600:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009602:	1d3b      	adds	r3, r7, #4
 8009604:	4618      	mov	r0, r3
 8009606:	f005 fd80 	bl	800f10a <memcpy>

      if ( HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 800960a:	463b      	mov	r3, r7
 800960c:	1d3a      	adds	r2, r7, #4
 800960e:	f107 010c 	add.w	r1, r7, #12
 8009612:	480f      	ldr	r0, [pc, #60]	; (8009650 <process_canard_TX_queue+0x9c>)
 8009614:	f003 f9c6 	bl	800c9a4 <HAL_CAN_AddTxMessage>
 8009618:	4603      	mov	r3, r0
 800961a:	2b00      	cmp	r3, #0
 800961c:	d001      	beq.n	8009622 <process_canard_TX_queue+0x6e>
      {
        break;
 800961e:	bf00      	nop
      }
    }
    // After the frame is transmitted or if it has timed out while waiting, pop it from the queue and deallocate:
    canard.memory_free(&canard, canardTxPop(&queue, ti));
  }
}
 8009620:	e010      	b.n	8009644 <process_canard_TX_queue+0x90>
    canard.memory_free(&canard, canardTxPop(&queue, ti));
 8009622:	4b0c      	ldr	r3, [pc, #48]	; (8009654 <process_canard_TX_queue+0xa0>)
 8009624:	68de      	ldr	r6, [r3, #12]
 8009626:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009628:	480b      	ldr	r0, [pc, #44]	; (8009658 <process_canard_TX_queue+0xa4>)
 800962a:	f002 fd6a 	bl	800c102 <canardTxPop>
 800962e:	4603      	mov	r3, r0
 8009630:	4619      	mov	r1, r3
 8009632:	4808      	ldr	r0, [pc, #32]	; (8009654 <process_canard_TX_queue+0xa0>)
 8009634:	47b0      	blx	r6
  for (const CanardTxQueueItem* ti = NULL; (ti = canardTxPeek(&queue)) != NULL;)
 8009636:	4808      	ldr	r0, [pc, #32]	; (8009658 <process_canard_TX_queue+0xa4>)
 8009638:	f002 fd4e 	bl	800c0d8 <canardTxPeek>
 800963c:	6278      	str	r0, [r7, #36]	; 0x24
 800963e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009640:	2b00      	cmp	r3, #0
 8009642:	d1be      	bne.n	80095c2 <process_canard_TX_queue+0xe>
}
 8009644:	bf00      	nop
 8009646:	372c      	adds	r7, #44	; 0x2c
 8009648:	46bd      	mov	sp, r7
 800964a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800964e:	bf00      	nop
 8009650:	200001fc 	.word	0x200001fc
 8009654:	20000224 	.word	0x20000224
 8009658:	20000240 	.word	0x20000240

0800965c <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800965c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009660:	f5ad 6dff 	sub.w	sp, sp, #2040	; 0x7f8
 8009664:	af04      	add	r7, sp, #16
 8009666:	f507 63fd 	add.w	r3, r7, #2024	; 0x7e8
 800966a:	f2a3 73d4 	subw	r3, r3, #2004	; 0x7d4
 800966e:	6018      	str	r0, [r3, #0]
    CAN_RxHeaderTypeDef RxHeader;
    uint8_t RxData[8] = {0};
 8009670:	2300      	movs	r3, #0
 8009672:	f8c7 37b0 	str.w	r3, [r7, #1968]	; 0x7b0
 8009676:	2300      	movs	r3, #0
 8009678:	f8c7 37b4 	str.w	r3, [r7, #1972]	; 0x7b4

    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 800967c:	f507 63f6 	add.w	r3, r7, #1968	; 0x7b0
 8009680:	f507 62f7 	add.w	r2, r7, #1976	; 0x7b8
 8009684:	f507 61fd 	add.w	r1, r7, #2024	; 0x7e8
 8009688:	f2a1 70d4 	subw	r0, r1, #2004	; 0x7d4
 800968c:	2100      	movs	r1, #0
 800968e:	6800      	ldr	r0, [r0, #0]
 8009690:	f003 fa58 	bl	800cb44 <HAL_CAN_GetRxMessage>
 8009694:	4603      	mov	r3, r0
 8009696:	2b00      	cmp	r3, #0
 8009698:	f040 81e0 	bne.w	8009a5c <HAL_CAN_RxFifo0MsgPendingCallback+0x400>
    {
        return; // Error reading CAN message
    }

    CanardFrame rxf;
    rxf.extended_can_id = RxHeader.ExtId;
 800969c:	f8d7 37bc 	ldr.w	r3, [r7, #1980]	; 0x7bc
 80096a0:	f8c7 37a4 	str.w	r3, [r7, #1956]	; 0x7a4
    rxf.payload_size    = RxHeader.DLC;
 80096a4:	f8d7 37c8 	ldr.w	r3, [r7, #1992]	; 0x7c8
 80096a8:	f8c7 37a8 	str.w	r3, [r7, #1960]	; 0x7a8
    rxf.payload         = RxData;
 80096ac:	f507 63f6 	add.w	r3, r7, #1968	; 0x7b0
 80096b0:	f8c7 37ac 	str.w	r3, [r7, #1964]	; 0x7ac

    CanardRxTransfer transfer;
    if (canardRxAccept(&canard, micros(), &rxf, 0, &transfer, NULL) != 1)
 80096b4:	f7ff fd50 	bl	8009158 <micros>
 80096b8:	4603      	mov	r3, r0
 80096ba:	2200      	movs	r2, #0
 80096bc:	60bb      	str	r3, [r7, #8]
 80096be:	60fa      	str	r2, [r7, #12]
 80096c0:	2300      	movs	r3, #0
 80096c2:	9303      	str	r3, [sp, #12]
 80096c4:	f507 63f1 	add.w	r3, r7, #1928	; 0x788
 80096c8:	9302      	str	r3, [sp, #8]
 80096ca:	2300      	movs	r3, #0
 80096cc:	9301      	str	r3, [sp, #4]
 80096ce:	f207 73a4 	addw	r3, r7, #1956	; 0x7a4
 80096d2:	9300      	str	r3, [sp, #0]
 80096d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80096d8:	48d7      	ldr	r0, [pc, #860]	; (8009a38 <HAL_CAN_RxFifo0MsgPendingCallback+0x3dc>)
 80096da:	f002 fd33 	bl	800c144 <canardRxAccept>
 80096de:	4603      	mov	r3, r0
 80096e0:	2b01      	cmp	r3, #1
 80096e2:	f040 81bd 	bne.w	8009a60 <HAL_CAN_RxFifo0MsgPendingCallback+0x404>
    {
        return;
    }

    // --- Handle uavcan.register.List.1.0 Requests ---
    if ((transfer.metadata.transfer_kind == CanardTransferKindRequest) &&
 80096e6:	f897 3789 	ldrb.w	r3, [r7, #1929]	; 0x789
 80096ea:	2b02      	cmp	r3, #2
 80096ec:	f040 80a0 	bne.w	8009830 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d4>
        (transfer.metadata.port_id == uavcan_register_List_1_0_FIXED_PORT_ID_)) // 385
 80096f0:	f8b7 378a 	ldrh.w	r3, [r7, #1930]	; 0x78a
    if ((transfer.metadata.transfer_kind == CanardTransferKindRequest) &&
 80096f4:	f240 1281 	movw	r2, #385	; 0x181
 80096f8:	4293      	cmp	r3, r2
 80096fa:	f040 8099 	bne.w	8009830 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d4>
    {
        uavcan_register_List_Request_1_0 request;
        size_t request_payload_size = transfer.payload_size;
 80096fe:	f8d7 3798 	ldr.w	r3, [r7, #1944]	; 0x798
 8009702:	f8c7 3780 	str.w	r3, [r7, #1920]	; 0x780
        if (uavcan_register_List_Request_1_0_deserialize_(&request,
            (const uint8_t*)transfer.payload, &request_payload_size) < 0)
 8009706:	f8d7 179c 	ldr.w	r1, [r7, #1948]	; 0x79c
        if (uavcan_register_List_Request_1_0_deserialize_(&request,
 800970a:	f507 62f0 	add.w	r2, r7, #1920	; 0x780
 800970e:	f207 7384 	addw	r3, r7, #1924	; 0x784
 8009712:	4618      	mov	r0, r3
 8009714:	f7f8 fc86 	bl	8002024 <uavcan_register_List_Request_1_0_deserialize_>
 8009718:	4603      	mov	r3, r0
 800971a:	2b00      	cmp	r3, #0
 800971c:	da07      	bge.n	800972e <HAL_CAN_RxFifo0MsgPendingCallback+0xd2>
        {
            canard.memory_free(&canard, transfer.payload);
 800971e:	4bc6      	ldr	r3, [pc, #792]	; (8009a38 <HAL_CAN_RxFifo0MsgPendingCallback+0x3dc>)
 8009720:	68db      	ldr	r3, [r3, #12]
 8009722:	f8d7 279c 	ldr.w	r2, [r7, #1948]	; 0x79c
 8009726:	4611      	mov	r1, r2
 8009728:	48c3      	ldr	r0, [pc, #780]	; (8009a38 <HAL_CAN_RxFifo0MsgPendingCallback+0x3dc>)
 800972a:	4798      	blx	r3
            return; // Deserialization failed
 800972c:	e19d      	b.n	8009a6a <HAL_CAN_RxFifo0MsgPendingCallback+0x40e>
        }

        canard.memory_free(&canard, transfer.payload);
 800972e:	4bc2      	ldr	r3, [pc, #776]	; (8009a38 <HAL_CAN_RxFifo0MsgPendingCallback+0x3dc>)
 8009730:	68db      	ldr	r3, [r3, #12]
 8009732:	f8d7 279c 	ldr.w	r2, [r7, #1948]	; 0x79c
 8009736:	4611      	mov	r1, r2
 8009738:	48bf      	ldr	r0, [pc, #764]	; (8009a38 <HAL_CAN_RxFifo0MsgPendingCallback+0x3dc>)
 800973a:	4798      	blx	r3

        uavcan_register_List_Response_1_0 response;
        uavcan_register_List_Response_1_0_initialize_(&response);
 800973c:	f507 6389 	add.w	r3, r7, #1096	; 0x448
 8009740:	4618      	mov	r0, r3
 8009742:	f7f8 fea1 	bl	8002488 <uavcan_register_List_Response_1_0_initialize_>

        // Ensure index is within range
        if (request.index < g_num_registers)
 8009746:	f8b7 3784 	ldrh.w	r3, [r7, #1924]	; 0x784
 800974a:	461a      	mov	r2, r3
 800974c:	2304      	movs	r3, #4
 800974e:	429a      	cmp	r2, r3
 8009750:	d226      	bcs.n	80097a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x144>
        {
            const char* reg_name = g_register_names[request.index];
 8009752:	f8b7 3784 	ldrh.w	r3, [r7, #1924]	; 0x784
 8009756:	461a      	mov	r2, r3
 8009758:	4bb8      	ldr	r3, [pc, #736]	; (8009a3c <HAL_CAN_RxFifo0MsgPendingCallback+0x3e0>)
 800975a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800975e:	f8c7 37d8 	str.w	r3, [r7, #2008]	; 0x7d8
            size_t name_len = strlen(reg_name);
 8009762:	f8d7 07d8 	ldr.w	r0, [r7, #2008]	; 0x7d8
 8009766:	f7f6 fdb3 	bl	80002d0 <strlen>
 800976a:	f8c7 07e4 	str.w	r0, [r7, #2020]	; 0x7e4
            if (name_len > 255U) name_len = 255U;
 800976e:	f8d7 37e4 	ldr.w	r3, [r7, #2020]	; 0x7e4
 8009772:	2bff      	cmp	r3, #255	; 0xff
 8009774:	d902      	bls.n	800977c <HAL_CAN_RxFifo0MsgPendingCallback+0x120>
 8009776:	23ff      	movs	r3, #255	; 0xff
 8009778:	f8c7 37e4 	str.w	r3, [r7, #2020]	; 0x7e4
            memcpy(response.name.name.elements, reg_name, name_len);
 800977c:	f507 6389 	add.w	r3, r7, #1096	; 0x448
 8009780:	f8d7 27e4 	ldr.w	r2, [r7, #2020]	; 0x7e4
 8009784:	f8d7 17d8 	ldr.w	r1, [r7, #2008]	; 0x7d8
 8009788:	4618      	mov	r0, r3
 800978a:	f005 fcbe 	bl	800f10a <memcpy>
            response.name.name.count = name_len;
 800978e:	f507 63fd 	add.w	r3, r7, #2024	; 0x7e8
 8009792:	f5a3 7368 	sub.w	r3, r3, #928	; 0x3a0
 8009796:	f8d7 27e4 	ldr.w	r2, [r7, #2020]	; 0x7e4
 800979a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800979e:	e006      	b.n	80097ae <HAL_CAN_RxFifo0MsgPendingCallback+0x152>
        }
        else
        {
            response.name.name.count = 0U; // Invalid index
 80097a0:	f507 63fd 	add.w	r3, r7, #2024	; 0x7e8
 80097a4:	f5a3 7368 	sub.w	r3, r3, #928	; 0x3a0
 80097a8:	2200      	movs	r2, #0
 80097aa:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        }

        // Serialize the response
        uint8_t resp_payload[uavcan_register_List_Response_1_0_SERIALIZATION_BUFFER_SIZE_BYTES_];
        size_t resp_payload_size = sizeof(resp_payload);
 80097ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80097b2:	f8c7 377c 	str.w	r3, [r7, #1916]	; 0x77c
        if (uavcan_register_List_Response_1_0_serialize_(&response, resp_payload, &resp_payload_size) < 0)
 80097b6:	f207 727c 	addw	r2, r7, #1916	; 0x77c
 80097ba:	f507 710a 	add.w	r1, r7, #552	; 0x228
 80097be:	f507 6389 	add.w	r3, r7, #1096	; 0x448
 80097c2:	4618      	mov	r0, r3
 80097c4:	f7f8 fc9c 	bl	8002100 <uavcan_register_List_Response_1_0_serialize_>
 80097c8:	4603      	mov	r3, r0
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	f2c0 814a 	blt.w	8009a64 <HAL_CAN_RxFifo0MsgPendingCallback+0x408>
        {
            return;
        }

        CanardTransferMetadata meta = {
            .priority       = transfer.metadata.priority,
 80097d0:	f897 3788 	ldrb.w	r3, [r7, #1928]	; 0x788
        CanardTransferMetadata meta = {
 80097d4:	f887 3774 	strb.w	r3, [r7, #1908]	; 0x774
 80097d8:	2301      	movs	r3, #1
 80097da:	f887 3775 	strb.w	r3, [r7, #1909]	; 0x775
 80097de:	f240 1381 	movw	r3, #385	; 0x181
 80097e2:	f8a7 3776 	strh.w	r3, [r7, #1910]	; 0x776
            .transfer_kind  = CanardTransferKindResponse,
            .port_id        = uavcan_register_List_1_0_FIXED_PORT_ID_,
            .remote_node_id = transfer.metadata.remote_node_id,
 80097e6:	f897 378c 	ldrb.w	r3, [r7, #1932]	; 0x78c
        CanardTransferMetadata meta = {
 80097ea:	f887 3778 	strb.w	r3, [r7, #1912]	; 0x778
            .transfer_id    = transfer.metadata.transfer_id,
 80097ee:	f897 378d 	ldrb.w	r3, [r7, #1933]	; 0x78d
        CanardTransferMetadata meta = {
 80097f2:	f887 3779 	strb.w	r3, [r7, #1913]	; 0x779
        };

        canardTxPush(&queue, &canard, micros() + 1000000ULL, &meta, resp_payload_size, resp_payload);
 80097f6:	f7ff fcaf 	bl	8009158 <micros>
 80097fa:	4603      	mov	r3, r0
 80097fc:	2200      	movs	r2, #0
 80097fe:	4698      	mov	r8, r3
 8009800:	4691      	mov	r9, r2
 8009802:	4b8f      	ldr	r3, [pc, #572]	; (8009a40 <HAL_CAN_RxFifo0MsgPendingCallback+0x3e4>)
 8009804:	eb18 0303 	adds.w	r3, r8, r3
 8009808:	603b      	str	r3, [r7, #0]
 800980a:	f149 0300 	adc.w	r3, r9, #0
 800980e:	607b      	str	r3, [r7, #4]
 8009810:	f8d7 377c 	ldr.w	r3, [r7, #1916]	; 0x77c
 8009814:	f507 720a 	add.w	r2, r7, #552	; 0x228
 8009818:	9202      	str	r2, [sp, #8]
 800981a:	9301      	str	r3, [sp, #4]
 800981c:	f207 7374 	addw	r3, r7, #1908	; 0x774
 8009820:	9300      	str	r3, [sp, #0]
 8009822:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009826:	4984      	ldr	r1, [pc, #528]	; (8009a38 <HAL_CAN_RxFifo0MsgPendingCallback+0x3dc>)
 8009828:	4886      	ldr	r0, [pc, #536]	; (8009a44 <HAL_CAN_RxFifo0MsgPendingCallback+0x3e8>)
 800982a:	f002 fbcb 	bl	800bfc4 <canardTxPush>
        return;
 800982e:	e11c      	b.n	8009a6a <HAL_CAN_RxFifo0MsgPendingCallback+0x40e>
    }

    // --- Handle uavcan.register.Access.1.0 Requests ---
    if ((transfer.metadata.transfer_kind == CanardTransferKindRequest) &&
 8009830:	f897 3789 	ldrb.w	r3, [r7, #1929]	; 0x789
 8009834:	2b02      	cmp	r3, #2
 8009836:	f040 8109 	bne.w	8009a4c <HAL_CAN_RxFifo0MsgPendingCallback+0x3f0>
        (transfer.metadata.port_id == uavcan_register_Access_1_0_FIXED_PORT_ID_)) // 384
 800983a:	f8b7 378a 	ldrh.w	r3, [r7, #1930]	; 0x78a
    if ((transfer.metadata.transfer_kind == CanardTransferKindRequest) &&
 800983e:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 8009842:	f040 8103 	bne.w	8009a4c <HAL_CAN_RxFifo0MsgPendingCallback+0x3f0>
    {
        uavcan_register_Access_Request_1_0 request;
        size_t request_payload_size = transfer.payload_size;
 8009846:	f8d7 3798 	ldr.w	r3, [r7, #1944]	; 0x798
 800984a:	f8c7 3770 	str.w	r3, [r7, #1904]	; 0x770
        if (uavcan_register_Access_Request_1_0_deserialize_(&request,
            (const uint8_t*)transfer.payload, &request_payload_size) < 0)
 800984e:	f8d7 179c 	ldr.w	r1, [r7, #1948]	; 0x79c
        if (uavcan_register_Access_Request_1_0_deserialize_(&request,
 8009852:	f507 62ee 	add.w	r2, r7, #1904	; 0x770
 8009856:	f507 6389 	add.w	r3, r7, #1096	; 0x448
 800985a:	4618      	mov	r0, r3
 800985c:	f7fe ff14 	bl	8008688 <uavcan_register_Access_Request_1_0_deserialize_>
 8009860:	4603      	mov	r3, r0
 8009862:	2b00      	cmp	r3, #0
 8009864:	da07      	bge.n	8009876 <HAL_CAN_RxFifo0MsgPendingCallback+0x21a>
        {
            canard.memory_free(&canard, transfer.payload);
 8009866:	4b74      	ldr	r3, [pc, #464]	; (8009a38 <HAL_CAN_RxFifo0MsgPendingCallback+0x3dc>)
 8009868:	68db      	ldr	r3, [r3, #12]
 800986a:	f8d7 279c 	ldr.w	r2, [r7, #1948]	; 0x79c
 800986e:	4611      	mov	r1, r2
 8009870:	4871      	ldr	r0, [pc, #452]	; (8009a38 <HAL_CAN_RxFifo0MsgPendingCallback+0x3dc>)
 8009872:	4798      	blx	r3
            return; // Deserialization failed
 8009874:	e0f9      	b.n	8009a6a <HAL_CAN_RxFifo0MsgPendingCallback+0x40e>
        }

        canard.memory_free(&canard, transfer.payload);
 8009876:	4b70      	ldr	r3, [pc, #448]	; (8009a38 <HAL_CAN_RxFifo0MsgPendingCallback+0x3dc>)
 8009878:	68db      	ldr	r3, [r3, #12]
 800987a:	f8d7 279c 	ldr.w	r2, [r7, #1948]	; 0x79c
 800987e:	4611      	mov	r1, r2
 8009880:	486d      	ldr	r0, [pc, #436]	; (8009a38 <HAL_CAN_RxFifo0MsgPendingCallback+0x3dc>)
 8009882:	4798      	blx	r3

        uavcan_register_Access_Response_1_0 response;
        uavcan_register_Access_Response_1_0_initialize_(&response);
 8009884:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8009888:	4618      	mov	r0, r3
 800988a:	f7ff fc3b 	bl	8009104 <uavcan_register_Access_Response_1_0_initialize_>
        uavcan_register_Value_1_0_initialize_(&response.value);
 800988e:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8009892:	3310      	adds	r3, #16
 8009894:	4618      	mov	r0, r3
 8009896:	f7fe fd7f 	bl	8008398 <uavcan_register_Value_1_0_initialize_>

        char reg_name[256] = {0};
 800989a:	f507 63fd 	add.w	r3, r7, #2024	; 0x7e8
 800989e:	f2a3 73cc 	subw	r3, r3, #1996	; 0x7cc
 80098a2:	2200      	movs	r2, #0
 80098a4:	601a      	str	r2, [r3, #0]
 80098a6:	3304      	adds	r3, #4
 80098a8:	22fc      	movs	r2, #252	; 0xfc
 80098aa:	2100      	movs	r1, #0
 80098ac:	4618      	mov	r0, r3
 80098ae:	f005 fb9c 	bl	800efea <memset>
        memcpy(reg_name, request.name.name.elements, request.name.name.count);
 80098b2:	f507 63fd 	add.w	r3, r7, #2024	; 0x7e8
 80098b6:	f5a3 7368 	sub.w	r3, r3, #928	; 0x3a0
 80098ba:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80098be:	f507 6189 	add.w	r1, r7, #1096	; 0x448
 80098c2:	f107 031c 	add.w	r3, r7, #28
 80098c6:	4618      	mov	r0, r3
 80098c8:	f005 fc1f 	bl	800f10a <memcpy>
        reg_name[request.name.name.count] = '\0';
 80098cc:	f507 63fd 	add.w	r3, r7, #2024	; 0x7e8
 80098d0:	f5a3 7368 	sub.w	r3, r3, #928	; 0x3a0
 80098d4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80098d8:	f507 62fd 	add.w	r2, r7, #2024	; 0x7e8
 80098dc:	f2a2 72cc 	subw	r2, r2, #1996	; 0x7cc
 80098e0:	2100      	movs	r1, #0
 80098e2:	54d1      	strb	r1, [r2, r3]

        bool is_write_request = request.value._tag_ != 0;
 80098e4:	f507 63fd 	add.w	r3, r7, #2024	; 0x7e8
 80098e8:	f5a3 7368 	sub.w	r3, r3, #928	; 0x3a0
 80098ec:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	bf14      	ite	ne
 80098f4:	2301      	movne	r3, #1
 80098f6:	2300      	moveq	r3, #0
 80098f8:	f887 37d7 	strb.w	r3, [r7, #2007]	; 0x7d7

        // Search for the requested register
        int found_index = -1;
 80098fc:	f04f 33ff 	mov.w	r3, #4294967295
 8009900:	f8c7 37e0 	str.w	r3, [r7, #2016]	; 0x7e0
        for (size_t i = 0; i < g_num_registers; i++)
 8009904:	2300      	movs	r3, #0
 8009906:	f8c7 37dc 	str.w	r3, [r7, #2012]	; 0x7dc
 800990a:	e017      	b.n	800993c <HAL_CAN_RxFifo0MsgPendingCallback+0x2e0>
        {
            if (strcmp(reg_name, g_register_names[i]) == 0)
 800990c:	4a4b      	ldr	r2, [pc, #300]	; (8009a3c <HAL_CAN_RxFifo0MsgPendingCallback+0x3e0>)
 800990e:	f8d7 37dc 	ldr.w	r3, [r7, #2012]	; 0x7dc
 8009912:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8009916:	f107 031c 	add.w	r3, r7, #28
 800991a:	4611      	mov	r1, r2
 800991c:	4618      	mov	r0, r3
 800991e:	f7f6 fc77 	bl	8000210 <strcmp>
 8009922:	4603      	mov	r3, r0
 8009924:	2b00      	cmp	r3, #0
 8009926:	d104      	bne.n	8009932 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d6>
            {
                found_index = i;
 8009928:	f8d7 37dc 	ldr.w	r3, [r7, #2012]	; 0x7dc
 800992c:	f8c7 37e0 	str.w	r3, [r7, #2016]	; 0x7e0
                break;
 8009930:	e009      	b.n	8009946 <HAL_CAN_RxFifo0MsgPendingCallback+0x2ea>
        for (size_t i = 0; i < g_num_registers; i++)
 8009932:	f8d7 37dc 	ldr.w	r3, [r7, #2012]	; 0x7dc
 8009936:	3301      	adds	r3, #1
 8009938:	f8c7 37dc 	str.w	r3, [r7, #2012]	; 0x7dc
 800993c:	2204      	movs	r2, #4
 800993e:	f8d7 37dc 	ldr.w	r3, [r7, #2012]	; 0x7dc
 8009942:	4293      	cmp	r3, r2
 8009944:	d3e2      	bcc.n	800990c <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>
            }
        }

        if (found_index != -1) // Register found
 8009946:	f8d7 37e0 	ldr.w	r3, [r7, #2016]	; 0x7e0
 800994a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800994e:	d02e      	beq.n	80099ae <HAL_CAN_RxFifo0MsgPendingCallback+0x352>
        {
            if (is_write_request && request.value.natural16.value.count > 0)
 8009950:	f897 37d7 	ldrb.w	r3, [r7, #2007]	; 0x7d7
 8009954:	2b00      	cmp	r3, #0
 8009956:	d012      	beq.n	800997e <HAL_CAN_RxFifo0MsgPendingCallback+0x322>
 8009958:	f507 63fd 	add.w	r3, r7, #2024	; 0x7e8
 800995c:	f5a3 7368 	sub.w	r3, r3, #928	; 0x3a0
 8009960:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8009964:	2b00      	cmp	r3, #0
 8009966:	d00a      	beq.n	800997e <HAL_CAN_RxFifo0MsgPendingCallback+0x322>
            {
                g_register_values[found_index] = (uint16_t) request.value.natural16.value.elements[0]; // Update value
 8009968:	f507 63fd 	add.w	r3, r7, #2024	; 0x7e8
 800996c:	f5a3 7368 	sub.w	r3, r3, #928	; 0x3a0
 8009970:	f8b3 1108 	ldrh.w	r1, [r3, #264]	; 0x108
 8009974:	4a34      	ldr	r2, [pc, #208]	; (8009a48 <HAL_CAN_RxFifo0MsgPendingCallback+0x3ec>)
 8009976:	f8d7 37e0 	ldr.w	r3, [r7, #2016]	; 0x7e0
 800997a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            }

            // Set up response
            uavcan_register_Value_1_0_select_natural16_(&response.value);
 800997e:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8009982:	3310      	adds	r3, #16
 8009984:	4618      	mov	r0, r3
 8009986:	f7fe fd42 	bl	800840e <uavcan_register_Value_1_0_select_natural16_>
            response.value.natural16.value.count = 1;
 800998a:	f507 63fd 	add.w	r3, r7, #2024	; 0x7e8
 800998e:	f5a3 63b8 	sub.w	r3, r3, #1472	; 0x5c0
 8009992:	2201      	movs	r2, #1
 8009994:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            response.value.natural16.value.elements[0] = (uint16_t) g_register_values[found_index]; // Return updated value
 8009998:	4a2b      	ldr	r2, [pc, #172]	; (8009a48 <HAL_CAN_RxFifo0MsgPendingCallback+0x3ec>)
 800999a:	f8d7 37e0 	ldr.w	r3, [r7, #2016]	; 0x7e0
 800999e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80099a2:	f507 63fd 	add.w	r3, r7, #2024	; 0x7e8
 80099a6:	f5a3 63b8 	sub.w	r3, r3, #1472	; 0x5c0
 80099aa:	821a      	strh	r2, [r3, #16]
 80099ac:	e005      	b.n	80099ba <HAL_CAN_RxFifo0MsgPendingCallback+0x35e>
        }
        else
        {
            // Unknown register, return empty response
            uavcan_register_Value_1_0_select_empty_(&response.value);
 80099ae:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80099b2:	3310      	adds	r3, #16
 80099b4:	4618      	mov	r0, r3
 80099b6:	f7fe fd19 	bl	80083ec <uavcan_register_Value_1_0_select_empty_>
        }

        uint8_t resp_payload[uavcan_register_Access_Response_1_0_SERIALIZATION_BUFFER_SIZE_BYTES_];
        size_t resp_payload_size = sizeof(resp_payload);
 80099ba:	f240 130b 	movw	r3, #267	; 0x10b
 80099be:	f8c7 376c 	str.w	r3, [r7, #1900]	; 0x76c
        if (uavcan_register_Access_Response_1_0_serialize_(&response, resp_payload, &resp_payload_size) < 0)
 80099c2:	f207 726c 	addw	r2, r7, #1900	; 0x76c
 80099c6:	f507 718e 	add.w	r1, r7, #284	; 0x11c
 80099ca:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80099ce:	4618      	mov	r0, r3
 80099d0:	f7fe ff3e 	bl	8008850 <uavcan_register_Access_Response_1_0_serialize_>
 80099d4:	4603      	mov	r3, r0
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	db46      	blt.n	8009a68 <HAL_CAN_RxFifo0MsgPendingCallback+0x40c>
        {
            return;
        }

        CanardTransferMetadata meta = {
            .priority       = transfer.metadata.priority,
 80099da:	f897 3788 	ldrb.w	r3, [r7, #1928]	; 0x788
        CanardTransferMetadata meta = {
 80099de:	f887 3764 	strb.w	r3, [r7, #1892]	; 0x764
 80099e2:	2301      	movs	r3, #1
 80099e4:	f887 3765 	strb.w	r3, [r7, #1893]	; 0x765
 80099e8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80099ec:	f8a7 3766 	strh.w	r3, [r7, #1894]	; 0x766
            .transfer_kind  = CanardTransferKindResponse,
            .port_id        = uavcan_register_Access_1_0_FIXED_PORT_ID_,
            .remote_node_id = transfer.metadata.remote_node_id,
 80099f0:	f897 378c 	ldrb.w	r3, [r7, #1932]	; 0x78c
        CanardTransferMetadata meta = {
 80099f4:	f887 3768 	strb.w	r3, [r7, #1896]	; 0x768
            .transfer_id    = transfer.metadata.transfer_id,
 80099f8:	f897 378d 	ldrb.w	r3, [r7, #1933]	; 0x78d
        CanardTransferMetadata meta = {
 80099fc:	f887 3769 	strb.w	r3, [r7, #1897]	; 0x769
        };

        canardTxPush(&queue, &canard, micros() + 1000000ULL, &meta, resp_payload_size, resp_payload);
 8009a00:	f7ff fbaa 	bl	8009158 <micros>
 8009a04:	4603      	mov	r3, r0
 8009a06:	2200      	movs	r2, #0
 8009a08:	461c      	mov	r4, r3
 8009a0a:	4615      	mov	r5, r2
 8009a0c:	4b0c      	ldr	r3, [pc, #48]	; (8009a40 <HAL_CAN_RxFifo0MsgPendingCallback+0x3e4>)
 8009a0e:	eb14 0a03 	adds.w	sl, r4, r3
 8009a12:	f145 0b00 	adc.w	fp, r5, #0
 8009a16:	f8d7 376c 	ldr.w	r3, [r7, #1900]	; 0x76c
 8009a1a:	f507 728e 	add.w	r2, r7, #284	; 0x11c
 8009a1e:	9202      	str	r2, [sp, #8]
 8009a20:	9301      	str	r3, [sp, #4]
 8009a22:	f207 7364 	addw	r3, r7, #1892	; 0x764
 8009a26:	9300      	str	r3, [sp, #0]
 8009a28:	4652      	mov	r2, sl
 8009a2a:	465b      	mov	r3, fp
 8009a2c:	4902      	ldr	r1, [pc, #8]	; (8009a38 <HAL_CAN_RxFifo0MsgPendingCallback+0x3dc>)
 8009a2e:	4805      	ldr	r0, [pc, #20]	; (8009a44 <HAL_CAN_RxFifo0MsgPendingCallback+0x3e8>)
 8009a30:	f002 fac8 	bl	800bfc4 <canardTxPush>
        return;
 8009a34:	e019      	b.n	8009a6a <HAL_CAN_RxFifo0MsgPendingCallback+0x40e>
 8009a36:	bf00      	nop
 8009a38:	20000224 	.word	0x20000224
 8009a3c:	08012ff0 	.word	0x08012ff0
 8009a40:	000f4240 	.word	0x000f4240
 8009a44:	20000240 	.word	0x20000240
 8009a48:	20000000 	.word	0x20000000
    }

    canard.memory_free(&canard, transfer.payload);
 8009a4c:	4b09      	ldr	r3, [pc, #36]	; (8009a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x418>)
 8009a4e:	68db      	ldr	r3, [r3, #12]
 8009a50:	f8d7 279c 	ldr.w	r2, [r7, #1948]	; 0x79c
 8009a54:	4611      	mov	r1, r2
 8009a56:	4807      	ldr	r0, [pc, #28]	; (8009a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x418>)
 8009a58:	4798      	blx	r3
 8009a5a:	e006      	b.n	8009a6a <HAL_CAN_RxFifo0MsgPendingCallback+0x40e>
        return; // Error reading CAN message
 8009a5c:	bf00      	nop
 8009a5e:	e004      	b.n	8009a6a <HAL_CAN_RxFifo0MsgPendingCallback+0x40e>
        return;
 8009a60:	bf00      	nop
 8009a62:	e002      	b.n	8009a6a <HAL_CAN_RxFifo0MsgPendingCallback+0x40e>
            return;
 8009a64:	bf00      	nop
 8009a66:	e000      	b.n	8009a6a <HAL_CAN_RxFifo0MsgPendingCallback+0x40e>
            return;
 8009a68:	bf00      	nop
}
 8009a6a:	f507 67fd 	add.w	r7, r7, #2024	; 0x7e8
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009a74:	20000224 	.word	0x20000224

08009a78 <HAL_CAN_RxFifo1MsgPendingCallback>:


#pragma optimize=s none
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b083      	sub	sp, #12
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
  return ;
 8009a80:	bf00      	nop
}
 8009a82:	370c      	adds	r7, #12
 8009a84:	46bd      	mov	sp, r7
 8009a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8a:	4770      	bx	lr

08009a8c <memAllocate>:

static void* memAllocate(CanardInstance* const ins, const size_t amount)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b082      	sub	sp, #8
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
 8009a94:	6039      	str	r1, [r7, #0]
  (void) ins;
  return malloc(amount);
 8009a96:	6838      	ldr	r0, [r7, #0]
 8009a98:	f004 fc54 	bl	800e344 <malloc>
 8009a9c:	4603      	mov	r3, r0
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3708      	adds	r7, #8
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}

08009aa6 <memFree>:

static void memFree(CanardInstance* const ins, void* const pointer)
{
 8009aa6:	b580      	push	{r7, lr}
 8009aa8:	b082      	sub	sp, #8
 8009aaa:	af00      	add	r7, sp, #0
 8009aac:	6078      	str	r0, [r7, #4]
 8009aae:	6039      	str	r1, [r7, #0]
  (void) ins;
  free( pointer );
 8009ab0:	6838      	ldr	r0, [r7, #0]
 8009ab2:	f004 fc4f 	bl	800e354 <free>
}
 8009ab6:	bf00      	nop
 8009ab8:	3708      	adds	r7, #8
 8009aba:	46bd      	mov	sp, r7
 8009abc:	bd80      	pop	{r7, pc}

08009abe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8009abe:	b480      	push	{r7}
 8009ac0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8009ac2:	b672      	cpsid	i
}
 8009ac4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8009ac6:	e7fe      	b.n	8009ac6 <Error_Handler+0x8>

08009ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b082      	sub	sp, #8
 8009acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009ace:	2300      	movs	r3, #0
 8009ad0:	607b      	str	r3, [r7, #4]
 8009ad2:	4b10      	ldr	r3, [pc, #64]	; (8009b14 <HAL_MspInit+0x4c>)
 8009ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ad6:	4a0f      	ldr	r2, [pc, #60]	; (8009b14 <HAL_MspInit+0x4c>)
 8009ad8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009adc:	6453      	str	r3, [r2, #68]	; 0x44
 8009ade:	4b0d      	ldr	r3, [pc, #52]	; (8009b14 <HAL_MspInit+0x4c>)
 8009ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ae2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009ae6:	607b      	str	r3, [r7, #4]
 8009ae8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009aea:	2300      	movs	r3, #0
 8009aec:	603b      	str	r3, [r7, #0]
 8009aee:	4b09      	ldr	r3, [pc, #36]	; (8009b14 <HAL_MspInit+0x4c>)
 8009af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009af2:	4a08      	ldr	r2, [pc, #32]	; (8009b14 <HAL_MspInit+0x4c>)
 8009af4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009af8:	6413      	str	r3, [r2, #64]	; 0x40
 8009afa:	4b06      	ldr	r3, [pc, #24]	; (8009b14 <HAL_MspInit+0x4c>)
 8009afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009afe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009b02:	603b      	str	r3, [r7, #0]
 8009b04:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8009b06:	2007      	movs	r0, #7
 8009b08:	f003 fc5a 	bl	800d3c0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009b0c:	bf00      	nop
 8009b0e:	3708      	adds	r7, #8
 8009b10:	46bd      	mov	sp, r7
 8009b12:	bd80      	pop	{r7, pc}
 8009b14:	40023800 	.word	0x40023800

08009b18 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b08a      	sub	sp, #40	; 0x28
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009b20:	f107 0314 	add.w	r3, r7, #20
 8009b24:	2200      	movs	r2, #0
 8009b26:	601a      	str	r2, [r3, #0]
 8009b28:	605a      	str	r2, [r3, #4]
 8009b2a:	609a      	str	r2, [r3, #8]
 8009b2c:	60da      	str	r2, [r3, #12]
 8009b2e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a1d      	ldr	r2, [pc, #116]	; (8009bac <HAL_CAN_MspInit+0x94>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d134      	bne.n	8009ba4 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	613b      	str	r3, [r7, #16]
 8009b3e:	4b1c      	ldr	r3, [pc, #112]	; (8009bb0 <HAL_CAN_MspInit+0x98>)
 8009b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b42:	4a1b      	ldr	r2, [pc, #108]	; (8009bb0 <HAL_CAN_MspInit+0x98>)
 8009b44:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009b48:	6413      	str	r3, [r2, #64]	; 0x40
 8009b4a:	4b19      	ldr	r3, [pc, #100]	; (8009bb0 <HAL_CAN_MspInit+0x98>)
 8009b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b52:	613b      	str	r3, [r7, #16]
 8009b54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009b56:	2300      	movs	r3, #0
 8009b58:	60fb      	str	r3, [r7, #12]
 8009b5a:	4b15      	ldr	r3, [pc, #84]	; (8009bb0 <HAL_CAN_MspInit+0x98>)
 8009b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b5e:	4a14      	ldr	r2, [pc, #80]	; (8009bb0 <HAL_CAN_MspInit+0x98>)
 8009b60:	f043 0301 	orr.w	r3, r3, #1
 8009b64:	6313      	str	r3, [r2, #48]	; 0x30
 8009b66:	4b12      	ldr	r3, [pc, #72]	; (8009bb0 <HAL_CAN_MspInit+0x98>)
 8009b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b6a:	f003 0301 	and.w	r3, r3, #1
 8009b6e:	60fb      	str	r3, [r7, #12]
 8009b70:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009b72:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009b76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009b78:	2302      	movs	r3, #2
 8009b7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009b80:	2303      	movs	r3, #3
 8009b82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8009b84:	2309      	movs	r3, #9
 8009b86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009b88:	f107 0314 	add.w	r3, r7, #20
 8009b8c:	4619      	mov	r1, r3
 8009b8e:	4809      	ldr	r0, [pc, #36]	; (8009bb4 <HAL_CAN_MspInit+0x9c>)
 8009b90:	f003 fc58 	bl	800d444 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8009b94:	2200      	movs	r2, #0
 8009b96:	2100      	movs	r1, #0
 8009b98:	2014      	movs	r0, #20
 8009b9a:	f003 fc1c 	bl	800d3d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8009b9e:	2014      	movs	r0, #20
 8009ba0:	f003 fc35 	bl	800d40e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8009ba4:	bf00      	nop
 8009ba6:	3728      	adds	r7, #40	; 0x28
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	bd80      	pop	{r7, pc}
 8009bac:	40006400 	.word	0x40006400
 8009bb0:	40023800 	.word	0x40023800
 8009bb4:	40020000 	.word	0x40020000

08009bb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8009bbc:	e7fe      	b.n	8009bbc <NMI_Handler+0x4>

08009bbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009bbe:	b480      	push	{r7}
 8009bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009bc2:	e7fe      	b.n	8009bc2 <HardFault_Handler+0x4>

08009bc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009bc8:	e7fe      	b.n	8009bc8 <MemManage_Handler+0x4>

08009bca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009bca:	b480      	push	{r7}
 8009bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009bce:	e7fe      	b.n	8009bce <BusFault_Handler+0x4>

08009bd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009bd0:	b480      	push	{r7}
 8009bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009bd4:	e7fe      	b.n	8009bd4 <UsageFault_Handler+0x4>

08009bd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8009bd6:	b480      	push	{r7}
 8009bd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009bda:	bf00      	nop
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be2:	4770      	bx	lr

08009be4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009be4:	b480      	push	{r7}
 8009be6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009be8:	bf00      	nop
 8009bea:	46bd      	mov	sp, r7
 8009bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf0:	4770      	bx	lr

08009bf2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8009bf2:	b480      	push	{r7}
 8009bf4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8009bf6:	bf00      	nop
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfe:	4770      	bx	lr

08009c00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8009c04:	f002 fc6a 	bl	800c4dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8009c08:	bf00      	nop
 8009c0a:	bd80      	pop	{r7, pc}

08009c0c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8009c10:	4802      	ldr	r0, [pc, #8]	; (8009c1c <CAN1_RX0_IRQHandler+0x10>)
 8009c12:	f003 f8df 	bl	800cdd4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8009c16:	bf00      	nop
 8009c18:	bd80      	pop	{r7, pc}
 8009c1a:	bf00      	nop
 8009c1c:	200001fc 	.word	0x200001fc

08009c20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8009c20:	b480      	push	{r7}
 8009c22:	af00      	add	r7, sp, #0
  return 1;
 8009c24:	2301      	movs	r3, #1
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2e:	4770      	bx	lr

08009c30 <_kill>:

int _kill(int pid, int sig)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b082      	sub	sp, #8
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
 8009c38:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8009c3a:	f005 fa39 	bl	800f0b0 <__errno>
 8009c3e:	4603      	mov	r3, r0
 8009c40:	2216      	movs	r2, #22
 8009c42:	601a      	str	r2, [r3, #0]
  return -1;
 8009c44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	3708      	adds	r7, #8
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	bd80      	pop	{r7, pc}

08009c50 <_exit>:

void _exit (int status)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b082      	sub	sp, #8
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8009c58:	f04f 31ff 	mov.w	r1, #4294967295
 8009c5c:	6878      	ldr	r0, [r7, #4]
 8009c5e:	f7ff ffe7 	bl	8009c30 <_kill>
  while (1) {}    /* Make sure we hang here */
 8009c62:	e7fe      	b.n	8009c62 <_exit+0x12>

08009c64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b086      	sub	sp, #24
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	60f8      	str	r0, [r7, #12]
 8009c6c:	60b9      	str	r1, [r7, #8]
 8009c6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009c70:	2300      	movs	r3, #0
 8009c72:	617b      	str	r3, [r7, #20]
 8009c74:	e00a      	b.n	8009c8c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8009c76:	f3af 8000 	nop.w
 8009c7a:	4601      	mov	r1, r0
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	1c5a      	adds	r2, r3, #1
 8009c80:	60ba      	str	r2, [r7, #8]
 8009c82:	b2ca      	uxtb	r2, r1
 8009c84:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009c86:	697b      	ldr	r3, [r7, #20]
 8009c88:	3301      	adds	r3, #1
 8009c8a:	617b      	str	r3, [r7, #20]
 8009c8c:	697a      	ldr	r2, [r7, #20]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	429a      	cmp	r2, r3
 8009c92:	dbf0      	blt.n	8009c76 <_read+0x12>
  }

  return len;
 8009c94:	687b      	ldr	r3, [r7, #4]
}
 8009c96:	4618      	mov	r0, r3
 8009c98:	3718      	adds	r7, #24
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	bd80      	pop	{r7, pc}

08009c9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8009c9e:	b580      	push	{r7, lr}
 8009ca0:	b086      	sub	sp, #24
 8009ca2:	af00      	add	r7, sp, #0
 8009ca4:	60f8      	str	r0, [r7, #12]
 8009ca6:	60b9      	str	r1, [r7, #8]
 8009ca8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009caa:	2300      	movs	r3, #0
 8009cac:	617b      	str	r3, [r7, #20]
 8009cae:	e009      	b.n	8009cc4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	1c5a      	adds	r2, r3, #1
 8009cb4:	60ba      	str	r2, [r7, #8]
 8009cb6:	781b      	ldrb	r3, [r3, #0]
 8009cb8:	4618      	mov	r0, r3
 8009cba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009cbe:	697b      	ldr	r3, [r7, #20]
 8009cc0:	3301      	adds	r3, #1
 8009cc2:	617b      	str	r3, [r7, #20]
 8009cc4:	697a      	ldr	r2, [r7, #20]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	429a      	cmp	r2, r3
 8009cca:	dbf1      	blt.n	8009cb0 <_write+0x12>
  }
  return len;
 8009ccc:	687b      	ldr	r3, [r7, #4]
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3718      	adds	r7, #24
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}

08009cd6 <_close>:

int _close(int file)
{
 8009cd6:	b480      	push	{r7}
 8009cd8:	b083      	sub	sp, #12
 8009cda:	af00      	add	r7, sp, #0
 8009cdc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8009cde:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	370c      	adds	r7, #12
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cec:	4770      	bx	lr

08009cee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8009cee:	b480      	push	{r7}
 8009cf0:	b083      	sub	sp, #12
 8009cf2:	af00      	add	r7, sp, #0
 8009cf4:	6078      	str	r0, [r7, #4]
 8009cf6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8009cf8:	683b      	ldr	r3, [r7, #0]
 8009cfa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009cfe:	605a      	str	r2, [r3, #4]
  return 0;
 8009d00:	2300      	movs	r3, #0
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	370c      	adds	r7, #12
 8009d06:	46bd      	mov	sp, r7
 8009d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0c:	4770      	bx	lr

08009d0e <_isatty>:

int _isatty(int file)
{
 8009d0e:	b480      	push	{r7}
 8009d10:	b083      	sub	sp, #12
 8009d12:	af00      	add	r7, sp, #0
 8009d14:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8009d16:	2301      	movs	r3, #1
}
 8009d18:	4618      	mov	r0, r3
 8009d1a:	370c      	adds	r7, #12
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d22:	4770      	bx	lr

08009d24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8009d24:	b480      	push	{r7}
 8009d26:	b085      	sub	sp, #20
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	60f8      	str	r0, [r7, #12]
 8009d2c:	60b9      	str	r1, [r7, #8]
 8009d2e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8009d30:	2300      	movs	r3, #0
}
 8009d32:	4618      	mov	r0, r3
 8009d34:	3714      	adds	r7, #20
 8009d36:	46bd      	mov	sp, r7
 8009d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3c:	4770      	bx	lr
	...

08009d40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b086      	sub	sp, #24
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009d48:	4a14      	ldr	r2, [pc, #80]	; (8009d9c <_sbrk+0x5c>)
 8009d4a:	4b15      	ldr	r3, [pc, #84]	; (8009da0 <_sbrk+0x60>)
 8009d4c:	1ad3      	subs	r3, r2, r3
 8009d4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8009d50:	697b      	ldr	r3, [r7, #20]
 8009d52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8009d54:	4b13      	ldr	r3, [pc, #76]	; (8009da4 <_sbrk+0x64>)
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d102      	bne.n	8009d62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8009d5c:	4b11      	ldr	r3, [pc, #68]	; (8009da4 <_sbrk+0x64>)
 8009d5e:	4a12      	ldr	r2, [pc, #72]	; (8009da8 <_sbrk+0x68>)
 8009d60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8009d62:	4b10      	ldr	r3, [pc, #64]	; (8009da4 <_sbrk+0x64>)
 8009d64:	681a      	ldr	r2, [r3, #0]
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	4413      	add	r3, r2
 8009d6a:	693a      	ldr	r2, [r7, #16]
 8009d6c:	429a      	cmp	r2, r3
 8009d6e:	d207      	bcs.n	8009d80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8009d70:	f005 f99e 	bl	800f0b0 <__errno>
 8009d74:	4603      	mov	r3, r0
 8009d76:	220c      	movs	r2, #12
 8009d78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8009d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8009d7e:	e009      	b.n	8009d94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8009d80:	4b08      	ldr	r3, [pc, #32]	; (8009da4 <_sbrk+0x64>)
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8009d86:	4b07      	ldr	r3, [pc, #28]	; (8009da4 <_sbrk+0x64>)
 8009d88:	681a      	ldr	r2, [r3, #0]
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	4413      	add	r3, r2
 8009d8e:	4a05      	ldr	r2, [pc, #20]	; (8009da4 <_sbrk+0x64>)
 8009d90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8009d92:	68fb      	ldr	r3, [r7, #12]
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3718      	adds	r7, #24
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}
 8009d9c:	20020000 	.word	0x20020000
 8009da0:	00000400 	.word	0x00000400
 8009da4:	200006c0 	.word	0x200006c0
 8009da8:	20000818 	.word	0x20000818

08009dac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009dac:	b480      	push	{r7}
 8009dae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009db0:	4b06      	ldr	r3, [pc, #24]	; (8009dcc <SystemInit+0x20>)
 8009db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009db6:	4a05      	ldr	r2, [pc, #20]	; (8009dcc <SystemInit+0x20>)
 8009db8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009dbc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8009dc0:	bf00      	nop
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc8:	4770      	bx	lr
 8009dca:	bf00      	nop
 8009dcc:	e000ed00 	.word	0xe000ed00

08009dd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8009dd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009e08 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8009dd4:	f7ff ffea 	bl	8009dac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8009dd8:	480c      	ldr	r0, [pc, #48]	; (8009e0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8009dda:	490d      	ldr	r1, [pc, #52]	; (8009e10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8009ddc:	4a0d      	ldr	r2, [pc, #52]	; (8009e14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8009dde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8009de0:	e002      	b.n	8009de8 <LoopCopyDataInit>

08009de2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8009de2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009de4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009de6:	3304      	adds	r3, #4

08009de8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009de8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009dea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009dec:	d3f9      	bcc.n	8009de2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8009dee:	4a0a      	ldr	r2, [pc, #40]	; (8009e18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8009df0:	4c0a      	ldr	r4, [pc, #40]	; (8009e1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8009df2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009df4:	e001      	b.n	8009dfa <LoopFillZerobss>

08009df6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009df6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009df8:	3204      	adds	r2, #4

08009dfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009dfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009dfc:	d3fb      	bcc.n	8009df6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8009dfe:	f005 f95d 	bl	800f0bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009e02:	f7ff f9ed 	bl	80091e0 <main>
  bx  lr    
 8009e06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8009e08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8009e0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009e10:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8009e14:	08014130 	.word	0x08014130
  ldr r2, =_sbss
 8009e18:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8009e1c:	20000814 	.word	0x20000814

08009e20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009e20:	e7fe      	b.n	8009e20 <ADC_IRQHandler>

08009e22 <cavlFindExtremum>:
static inline void cavlRemove(Cavl** const root, const Cavl* const node);

/// Return the min-/max-valued node stored in the tree, depending on the flag. This is an extremely fast query.
/// Returns NULL iff the argument is NULL (i.e., the tree is empty). The worst-case complexity is O(log n).
static inline Cavl* cavlFindExtremum(Cavl* const root, const bool maximum)
{
 8009e22:	b480      	push	{r7}
 8009e24:	b085      	sub	sp, #20
 8009e26:	af00      	add	r7, sp, #0
 8009e28:	6078      	str	r0, [r7, #4]
 8009e2a:	460b      	mov	r3, r1
 8009e2c:	70fb      	strb	r3, [r7, #3]
    Cavl* result = NULL;
 8009e2e:	2300      	movs	r3, #0
 8009e30:	60fb      	str	r3, [r7, #12]
    Cavl* c      = root;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	60bb      	str	r3, [r7, #8]
    while (c != NULL)
 8009e36:	e007      	b.n	8009e48 <cavlFindExtremum+0x26>
    {
        result = c;
 8009e38:	68bb      	ldr	r3, [r7, #8]
 8009e3a:	60fb      	str	r3, [r7, #12]
        c      = c->lr[maximum];
 8009e3c:	78fb      	ldrb	r3, [r7, #3]
 8009e3e:	68ba      	ldr	r2, [r7, #8]
 8009e40:	009b      	lsls	r3, r3, #2
 8009e42:	4413      	add	r3, r2
 8009e44:	685b      	ldr	r3, [r3, #4]
 8009e46:	60bb      	str	r3, [r7, #8]
    while (c != NULL)
 8009e48:	68bb      	ldr	r3, [r7, #8]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d1f4      	bne.n	8009e38 <cavlFindExtremum+0x16>
    }
    return result;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
}
 8009e50:	4618      	mov	r0, r3
 8009e52:	3714      	adds	r7, #20
 8009e54:	46bd      	mov	sp, r7
 8009e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5a:	4770      	bx	lr

08009e5c <cavlPrivateRotate>:
// ----------------------------------------     END OF PUBLIC API SECTION      ----------------------------------------
// ----------------------------------------      POLICE LINE DO NOT CROSS      ----------------------------------------

/// INTERNAL USE ONLY. Makes the '!r' child of node 'x' its parent; i.e., rotates 'x' toward 'r'.
static inline void cavlPrivateRotate(Cavl* const x, const bool r)
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b084      	sub	sp, #16
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
 8009e64:	460b      	mov	r3, r1
 8009e66:	70fb      	strb	r3, [r7, #3]
    CAVL_ASSERT((x != NULL) && (x->lr[!r] != NULL) && ((x->bf >= -1) && (x->bf <= +1)));
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d014      	beq.n	8009e98 <cavlPrivateRotate+0x3c>
 8009e6e:	78fb      	ldrb	r3, [r7, #3]
 8009e70:	f083 0301 	eor.w	r3, r3, #1
 8009e74:	b2db      	uxtb	r3, r3
 8009e76:	687a      	ldr	r2, [r7, #4]
 8009e78:	009b      	lsls	r3, r3, #2
 8009e7a:	4413      	add	r3, r2
 8009e7c:	685b      	ldr	r3, [r3, #4]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d00a      	beq.n	8009e98 <cavlPrivateRotate+0x3c>
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8009e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e8c:	db04      	blt.n	8009e98 <cavlPrivateRotate+0x3c>
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	dd05      	ble.n	8009ea4 <cavlPrivateRotate+0x48>
 8009e98:	4b2a      	ldr	r3, [pc, #168]	; (8009f44 <cavlPrivateRotate+0xe8>)
 8009e9a:	4a2b      	ldr	r2, [pc, #172]	; (8009f48 <cavlPrivateRotate+0xec>)
 8009e9c:	2162      	movs	r1, #98	; 0x62
 8009e9e:	482b      	ldr	r0, [pc, #172]	; (8009f4c <cavlPrivateRotate+0xf0>)
 8009ea0:	f004 fa32 	bl	800e308 <__assert_func>
    Cavl* const z = x->lr[!r];
 8009ea4:	78fb      	ldrb	r3, [r7, #3]
 8009ea6:	f083 0301 	eor.w	r3, r3, #1
 8009eaa:	b2db      	uxtb	r3, r3
 8009eac:	687a      	ldr	r2, [r7, #4]
 8009eae:	009b      	lsls	r3, r3, #2
 8009eb0:	4413      	add	r3, r2
 8009eb2:	685b      	ldr	r3, [r3, #4]
 8009eb4:	60fb      	str	r3, [r7, #12]
    if (x->up != NULL)
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d00e      	beq.n	8009edc <cavlPrivateRotate+0x80>
    {
        x->up->lr[x->up->lr[1] == x] = z;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681a      	ldr	r2, [r3, #0]
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	689b      	ldr	r3, [r3, #8]
 8009ec8:	6879      	ldr	r1, [r7, #4]
 8009eca:	4299      	cmp	r1, r3
 8009ecc:	bf0c      	ite	eq
 8009ece:	2301      	moveq	r3, #1
 8009ed0:	2300      	movne	r3, #0
 8009ed2:	b2db      	uxtb	r3, r3
 8009ed4:	009b      	lsls	r3, r3, #2
 8009ed6:	4413      	add	r3, r2
 8009ed8:	68fa      	ldr	r2, [r7, #12]
 8009eda:	605a      	str	r2, [r3, #4]
    }
    z->up     = x->up;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681a      	ldr	r2, [r3, #0]
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	601a      	str	r2, [r3, #0]
    x->up     = z;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	68fa      	ldr	r2, [r7, #12]
 8009ee8:	601a      	str	r2, [r3, #0]
    x->lr[!r] = z->lr[r];
 8009eea:	78fb      	ldrb	r3, [r7, #3]
 8009eec:	78fa      	ldrb	r2, [r7, #3]
 8009eee:	f082 0201 	eor.w	r2, r2, #1
 8009ef2:	b2d2      	uxtb	r2, r2
 8009ef4:	4610      	mov	r0, r2
 8009ef6:	68fa      	ldr	r2, [r7, #12]
 8009ef8:	009b      	lsls	r3, r3, #2
 8009efa:	4413      	add	r3, r2
 8009efc:	685a      	ldr	r2, [r3, #4]
 8009efe:	6879      	ldr	r1, [r7, #4]
 8009f00:	0083      	lsls	r3, r0, #2
 8009f02:	440b      	add	r3, r1
 8009f04:	605a      	str	r2, [r3, #4]
    if (x->lr[!r] != NULL)
 8009f06:	78fb      	ldrb	r3, [r7, #3]
 8009f08:	f083 0301 	eor.w	r3, r3, #1
 8009f0c:	b2db      	uxtb	r3, r3
 8009f0e:	687a      	ldr	r2, [r7, #4]
 8009f10:	009b      	lsls	r3, r3, #2
 8009f12:	4413      	add	r3, r2
 8009f14:	685b      	ldr	r3, [r3, #4]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d009      	beq.n	8009f2e <cavlPrivateRotate+0xd2>
    {
        x->lr[!r]->up = x;
 8009f1a:	78fb      	ldrb	r3, [r7, #3]
 8009f1c:	f083 0301 	eor.w	r3, r3, #1
 8009f20:	b2db      	uxtb	r3, r3
 8009f22:	687a      	ldr	r2, [r7, #4]
 8009f24:	009b      	lsls	r3, r3, #2
 8009f26:	4413      	add	r3, r2
 8009f28:	685b      	ldr	r3, [r3, #4]
 8009f2a:	687a      	ldr	r2, [r7, #4]
 8009f2c:	601a      	str	r2, [r3, #0]
    }
    z->lr[r] = x;
 8009f2e:	78fb      	ldrb	r3, [r7, #3]
 8009f30:	68fa      	ldr	r2, [r7, #12]
 8009f32:	009b      	lsls	r3, r3, #2
 8009f34:	4413      	add	r3, r2
 8009f36:	687a      	ldr	r2, [r7, #4]
 8009f38:	605a      	str	r2, [r3, #4]
}
 8009f3a:	bf00      	nop
 8009f3c:	3710      	adds	r7, #16
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}
 8009f42:	bf00      	nop
 8009f44:	08012568 	.word	0x08012568
 8009f48:	08013c54 	.word	0x08013c54
 8009f4c:	080125c0 	.word	0x080125c0

08009f50 <cavlPrivateAdjustBalance>:

/// INTERNAL USE ONLY.
/// Accepts a node and how its balance factor needs to be changed -- either +1 or -1.
/// Returns the new node to replace the old one if tree rotation took place, same node otherwise.
static inline Cavl* cavlPrivateAdjustBalance(Cavl* const x, const bool increment)
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b086      	sub	sp, #24
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]
 8009f58:	460b      	mov	r3, r1
 8009f5a:	70fb      	strb	r3, [r7, #3]
    CAVL_ASSERT((x != NULL) && ((x->bf >= -1) && (x->bf <= +1)));
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d00a      	beq.n	8009f78 <cavlPrivateAdjustBalance+0x28>
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8009f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f6c:	db04      	blt.n	8009f78 <cavlPrivateAdjustBalance+0x28>
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	dd05      	ble.n	8009f84 <cavlPrivateAdjustBalance+0x34>
 8009f78:	4b61      	ldr	r3, [pc, #388]	; (800a100 <cavlPrivateAdjustBalance+0x1b0>)
 8009f7a:	4a62      	ldr	r2, [pc, #392]	; (800a104 <cavlPrivateAdjustBalance+0x1b4>)
 8009f7c:	2177      	movs	r1, #119	; 0x77
 8009f7e:	4862      	ldr	r0, [pc, #392]	; (800a108 <cavlPrivateAdjustBalance+0x1b8>)
 8009f80:	f004 f9c2 	bl	800e308 <__assert_func>
    Cavl*        out    = x;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	617b      	str	r3, [r7, #20]
    const int8_t new_bf = (int8_t) (x->bf + (increment ? +1 : -1));
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8009f8e:	b2db      	uxtb	r3, r3
 8009f90:	78fa      	ldrb	r2, [r7, #3]
 8009f92:	2a00      	cmp	r2, #0
 8009f94:	d001      	beq.n	8009f9a <cavlPrivateAdjustBalance+0x4a>
 8009f96:	2201      	movs	r2, #1
 8009f98:	e000      	b.n	8009f9c <cavlPrivateAdjustBalance+0x4c>
 8009f9a:	22ff      	movs	r2, #255	; 0xff
 8009f9c:	4413      	add	r3, r2
 8009f9e:	b2db      	uxtb	r3, r3
 8009fa0:	74fb      	strb	r3, [r7, #19]
    if ((new_bf < -1) || (new_bf > 1))
 8009fa2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8009fa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009faa:	db04      	blt.n	8009fb6 <cavlPrivateAdjustBalance+0x66>
 8009fac:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8009fb0:	2b01      	cmp	r3, #1
 8009fb2:	f340 809c 	ble.w	800a0ee <cavlPrivateAdjustBalance+0x19e>
    {
        const bool   r    = new_bf < 0;   // bf<0 if left-heavy --> right rotation is needed.
 8009fb6:	7cfb      	ldrb	r3, [r7, #19]
 8009fb8:	09db      	lsrs	r3, r3, #7
 8009fba:	74bb      	strb	r3, [r7, #18]
        const int8_t sign = r ? +1 : -1;  // Positive if we are rotating right.
 8009fbc:	7cbb      	ldrb	r3, [r7, #18]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d001      	beq.n	8009fc6 <cavlPrivateAdjustBalance+0x76>
 8009fc2:	2301      	movs	r3, #1
 8009fc4:	e001      	b.n	8009fca <cavlPrivateAdjustBalance+0x7a>
 8009fc6:	f04f 33ff 	mov.w	r3, #4294967295
 8009fca:	747b      	strb	r3, [r7, #17]
        Cavl* const  z    = x->lr[!r];
 8009fcc:	7cbb      	ldrb	r3, [r7, #18]
 8009fce:	f083 0301 	eor.w	r3, r3, #1
 8009fd2:	b2db      	uxtb	r3, r3
 8009fd4:	687a      	ldr	r2, [r7, #4]
 8009fd6:	009b      	lsls	r3, r3, #2
 8009fd8:	4413      	add	r3, r2
 8009fda:	685b      	ldr	r3, [r3, #4]
 8009fdc:	60fb      	str	r3, [r7, #12]
        CAVL_ASSERT(z != NULL);   // Heavy side cannot be empty.
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d105      	bne.n	8009ff0 <cavlPrivateAdjustBalance+0xa0>
 8009fe4:	4b49      	ldr	r3, [pc, #292]	; (800a10c <cavlPrivateAdjustBalance+0x1bc>)
 8009fe6:	4a47      	ldr	r2, [pc, #284]	; (800a104 <cavlPrivateAdjustBalance+0x1b4>)
 8009fe8:	217f      	movs	r1, #127	; 0x7f
 8009fea:	4847      	ldr	r0, [pc, #284]	; (800a108 <cavlPrivateAdjustBalance+0x1b8>)
 8009fec:	f004 f98c 	bl	800e308 <__assert_func>
        if ((z->bf * sign) <= 0)  // Parent and child are heavy on the same side or the child is balanced.
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8009ff6:	461a      	mov	r2, r3
 8009ff8:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8009ffc:	fb02 f303 	mul.w	r3, r2, r3
 800a000:	2b00      	cmp	r3, #0
 800a002:	dc1c      	bgt.n	800a03e <cavlPrivateAdjustBalance+0xee>
        {
            out = z;
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	617b      	str	r3, [r7, #20]
            cavlPrivateRotate(x, r);
 800a008:	7cbb      	ldrb	r3, [r7, #18]
 800a00a:	4619      	mov	r1, r3
 800a00c:	6878      	ldr	r0, [r7, #4]
 800a00e:	f7ff ff25 	bl	8009e5c <cavlPrivateRotate>
            if (0 == z->bf)
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d109      	bne.n	800a030 <cavlPrivateAdjustBalance+0xe0>
            {
                x->bf = (int8_t) (-sign);
 800a01c:	7c7b      	ldrb	r3, [r7, #17]
 800a01e:	425b      	negs	r3, r3
 800a020:	b2db      	uxtb	r3, r3
 800a022:	b25a      	sxtb	r2, r3
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	731a      	strb	r2, [r3, #12]
                z->bf = (int8_t) (+sign);
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	7c7a      	ldrb	r2, [r7, #17]
 800a02c:	731a      	strb	r2, [r3, #12]
    {
 800a02e:	e061      	b.n	800a0f4 <cavlPrivateAdjustBalance+0x1a4>
            }
            else
            {
                x->bf = 0;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2200      	movs	r2, #0
 800a034:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	2200      	movs	r2, #0
 800a03a:	731a      	strb	r2, [r3, #12]
    {
 800a03c:	e05a      	b.n	800a0f4 <cavlPrivateAdjustBalance+0x1a4>
            }
        }
        else  // Otherwise, the child needs to be rotated in the opposite direction first.
        {
            Cavl* const y = z->lr[r];
 800a03e:	7cbb      	ldrb	r3, [r7, #18]
 800a040:	68fa      	ldr	r2, [r7, #12]
 800a042:	009b      	lsls	r3, r3, #2
 800a044:	4413      	add	r3, r2
 800a046:	685b      	ldr	r3, [r3, #4]
 800a048:	60bb      	str	r3, [r7, #8]
            CAVL_ASSERT(y != NULL);  // Heavy side cannot be empty.
 800a04a:	68bb      	ldr	r3, [r7, #8]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d105      	bne.n	800a05c <cavlPrivateAdjustBalance+0x10c>
 800a050:	4b2f      	ldr	r3, [pc, #188]	; (800a110 <cavlPrivateAdjustBalance+0x1c0>)
 800a052:	4a2c      	ldr	r2, [pc, #176]	; (800a104 <cavlPrivateAdjustBalance+0x1b4>)
 800a054:	2192      	movs	r1, #146	; 0x92
 800a056:	482c      	ldr	r0, [pc, #176]	; (800a108 <cavlPrivateAdjustBalance+0x1b8>)
 800a058:	f004 f956 	bl	800e308 <__assert_func>
            out = y;
 800a05c:	68bb      	ldr	r3, [r7, #8]
 800a05e:	617b      	str	r3, [r7, #20]
            cavlPrivateRotate(z, !r);
 800a060:	7cbb      	ldrb	r3, [r7, #18]
 800a062:	2b00      	cmp	r3, #0
 800a064:	bf14      	ite	ne
 800a066:	2301      	movne	r3, #1
 800a068:	2300      	moveq	r3, #0
 800a06a:	b2db      	uxtb	r3, r3
 800a06c:	f083 0301 	eor.w	r3, r3, #1
 800a070:	b2db      	uxtb	r3, r3
 800a072:	f003 0301 	and.w	r3, r3, #1
 800a076:	b2db      	uxtb	r3, r3
 800a078:	4619      	mov	r1, r3
 800a07a:	68f8      	ldr	r0, [r7, #12]
 800a07c:	f7ff feee 	bl	8009e5c <cavlPrivateRotate>
            cavlPrivateRotate(x, r);
 800a080:	7cbb      	ldrb	r3, [r7, #18]
 800a082:	4619      	mov	r1, r3
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	f7ff fee9 	bl	8009e5c <cavlPrivateRotate>
            if ((y->bf * sign) < 0)
 800a08a:	68bb      	ldr	r3, [r7, #8]
 800a08c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800a090:	461a      	mov	r2, r3
 800a092:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800a096:	fb02 f303 	mul.w	r3, r2, r3
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	da09      	bge.n	800a0b2 <cavlPrivateAdjustBalance+0x162>
            {
                x->bf = (int8_t) (+sign);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	7c7a      	ldrb	r2, [r7, #17]
 800a0a2:	731a      	strb	r2, [r3, #12]
                y->bf = 0;
 800a0a4:	68bb      	ldr	r3, [r7, #8]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	731a      	strb	r2, [r3, #12]
    {
 800a0b0:	e020      	b.n	800a0f4 <cavlPrivateAdjustBalance+0x1a4>
            }
            else if ((y->bf * sign) > 0)
 800a0b2:	68bb      	ldr	r3, [r7, #8]
 800a0b4:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800a0b8:	461a      	mov	r2, r3
 800a0ba:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800a0be:	fb02 f303 	mul.w	r3, r2, r3
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	dd0c      	ble.n	800a0e0 <cavlPrivateAdjustBalance+0x190>
            {
                x->bf = 0;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	731a      	strb	r2, [r3, #12]
                y->bf = 0;
 800a0cc:	68bb      	ldr	r3, [r7, #8]
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	731a      	strb	r2, [r3, #12]
                z->bf = (int8_t) (-sign);
 800a0d2:	7c7b      	ldrb	r3, [r7, #17]
 800a0d4:	425b      	negs	r3, r3
 800a0d6:	b2db      	uxtb	r3, r3
 800a0d8:	b25a      	sxtb	r2, r3
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	731a      	strb	r2, [r3, #12]
    {
 800a0de:	e009      	b.n	800a0f4 <cavlPrivateAdjustBalance+0x1a4>
            }
            else
            {
                x->bf = 0;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	731a      	strb	r2, [r3, #12]
    {
 800a0ec:	e002      	b.n	800a0f4 <cavlPrivateAdjustBalance+0x1a4>
            }
        }
    }
    else
    {
        x->bf = new_bf;  // Balancing not needed, just update the balance factor and call it a day.
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	7cfa      	ldrb	r2, [r7, #19]
 800a0f2:	731a      	strb	r2, [r3, #12]
    }
    return out;
 800a0f4:	697b      	ldr	r3, [r7, #20]
}
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	3718      	adds	r7, #24
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	bd80      	pop	{r7, pc}
 800a0fe:	bf00      	nop
 800a100:	080125f4 	.word	0x080125f4
 800a104:	08013c38 	.word	0x08013c38
 800a108:	080125c0 	.word	0x080125c0
 800a10c:	0801262c 	.word	0x0801262c
 800a110:	08012640 	.word	0x08012640

0800a114 <cavlPrivateRetraceOnGrowth>:

/// INTERNAL USE ONLY.
/// Takes the culprit node (the one that is added); returns NULL or the root of the tree (possibly new one).
/// When adding a new node, set its balance factor to zero and call this function to propagate the changes upward.
static inline Cavl* cavlPrivateRetraceOnGrowth(Cavl* const added)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b086      	sub	sp, #24
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
    CAVL_ASSERT((added != NULL) && (0 == added->bf));
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d004      	beq.n	800a12c <cavlPrivateRetraceOnGrowth+0x18>
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d005      	beq.n	800a138 <cavlPrivateRetraceOnGrowth+0x24>
 800a12c:	4b23      	ldr	r3, [pc, #140]	; (800a1bc <cavlPrivateRetraceOnGrowth+0xa8>)
 800a12e:	4a24      	ldr	r2, [pc, #144]	; (800a1c0 <cavlPrivateRetraceOnGrowth+0xac>)
 800a130:	21b5      	movs	r1, #181	; 0xb5
 800a132:	4824      	ldr	r0, [pc, #144]	; (800a1c4 <cavlPrivateRetraceOnGrowth+0xb0>)
 800a134:	f004 f8e8 	bl	800e308 <__assert_func>
    Cavl* c = added;      // Child
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	617b      	str	r3, [r7, #20]
    Cavl* p = added->up;  // Parent
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	613b      	str	r3, [r7, #16]
    while (p != NULL)
 800a142:	e023      	b.n	800a18c <cavlPrivateRetraceOnGrowth+0x78>
    {
        const bool r = p->lr[1] == c;  // c is the right child of parent
 800a144:	693b      	ldr	r3, [r7, #16]
 800a146:	689b      	ldr	r3, [r3, #8]
 800a148:	697a      	ldr	r2, [r7, #20]
 800a14a:	429a      	cmp	r2, r3
 800a14c:	bf0c      	ite	eq
 800a14e:	2301      	moveq	r3, #1
 800a150:	2300      	movne	r3, #0
 800a152:	73fb      	strb	r3, [r7, #15]
        CAVL_ASSERT(p->lr[r] == c);
 800a154:	7bfb      	ldrb	r3, [r7, #15]
 800a156:	693a      	ldr	r2, [r7, #16]
 800a158:	009b      	lsls	r3, r3, #2
 800a15a:	4413      	add	r3, r2
 800a15c:	685b      	ldr	r3, [r3, #4]
 800a15e:	697a      	ldr	r2, [r7, #20]
 800a160:	429a      	cmp	r2, r3
 800a162:	d005      	beq.n	800a170 <cavlPrivateRetraceOnGrowth+0x5c>
 800a164:	4b18      	ldr	r3, [pc, #96]	; (800a1c8 <cavlPrivateRetraceOnGrowth+0xb4>)
 800a166:	4a16      	ldr	r2, [pc, #88]	; (800a1c0 <cavlPrivateRetraceOnGrowth+0xac>)
 800a168:	21bb      	movs	r1, #187	; 0xbb
 800a16a:	4816      	ldr	r0, [pc, #88]	; (800a1c4 <cavlPrivateRetraceOnGrowth+0xb0>)
 800a16c:	f004 f8cc 	bl	800e308 <__assert_func>
        c = cavlPrivateAdjustBalance(p, r);
 800a170:	7bfb      	ldrb	r3, [r7, #15]
 800a172:	4619      	mov	r1, r3
 800a174:	6938      	ldr	r0, [r7, #16]
 800a176:	f7ff feeb 	bl	8009f50 <cavlPrivateAdjustBalance>
 800a17a:	6178      	str	r0, [r7, #20]
        p = c->up;
 800a17c:	697b      	ldr	r3, [r7, #20]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	613b      	str	r3, [r7, #16]
        if (0 == c->bf)
 800a182:	697b      	ldr	r3, [r7, #20]
 800a184:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d003      	beq.n	800a194 <cavlPrivateRetraceOnGrowth+0x80>
    while (p != NULL)
 800a18c:	693b      	ldr	r3, [r7, #16]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d1d8      	bne.n	800a144 <cavlPrivateRetraceOnGrowth+0x30>
 800a192:	e000      	b.n	800a196 <cavlPrivateRetraceOnGrowth+0x82>
        {           // The height change of the subtree made this parent perfectly balanced (as all things should be),
            break;  // hence, the height of the outer subtree is unchanged, so upper balance factors are unchanged.
 800a194:	bf00      	nop
        }
    }
    CAVL_ASSERT(c != NULL);
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d105      	bne.n	800a1a8 <cavlPrivateRetraceOnGrowth+0x94>
 800a19c:	4b0b      	ldr	r3, [pc, #44]	; (800a1cc <cavlPrivateRetraceOnGrowth+0xb8>)
 800a19e:	4a08      	ldr	r2, [pc, #32]	; (800a1c0 <cavlPrivateRetraceOnGrowth+0xac>)
 800a1a0:	21c3      	movs	r1, #195	; 0xc3
 800a1a2:	4808      	ldr	r0, [pc, #32]	; (800a1c4 <cavlPrivateRetraceOnGrowth+0xb0>)
 800a1a4:	f004 f8b0 	bl	800e308 <__assert_func>
    return (NULL == p) ? c : NULL;  // New root or nothing.
 800a1a8:	693b      	ldr	r3, [r7, #16]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d101      	bne.n	800a1b2 <cavlPrivateRetraceOnGrowth+0x9e>
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	e000      	b.n	800a1b4 <cavlPrivateRetraceOnGrowth+0xa0>
 800a1b2:	2300      	movs	r3, #0
}
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	3718      	adds	r7, #24
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}
 800a1bc:	08012654 	.word	0x08012654
 800a1c0:	08013c1c 	.word	0x08013c1c
 800a1c4:	080125c0 	.word	0x080125c0
 800a1c8:	08012680 	.word	0x08012680
 800a1cc:	08012690 	.word	0x08012690

0800a1d0 <cavlSearch>:

static inline Cavl* cavlSearch(Cavl** const        root,
                               void* const         user_reference,
                               const CavlPredicate predicate,
                               const CavlFactory   factory)
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b08a      	sub	sp, #40	; 0x28
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	60f8      	str	r0, [r7, #12]
 800a1d8:	60b9      	str	r1, [r7, #8]
 800a1da:	607a      	str	r2, [r7, #4]
 800a1dc:	603b      	str	r3, [r7, #0]
    Cavl* out = NULL;
 800a1de:	2300      	movs	r3, #0
 800a1e0:	627b      	str	r3, [r7, #36]	; 0x24
    if ((root != NULL) && (predicate != NULL))
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d065      	beq.n	800a2b4 <cavlSearch+0xe4>
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d062      	beq.n	800a2b4 <cavlSearch+0xe4>
    {
        Cavl*  up = *root;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	623b      	str	r3, [r7, #32]
        Cavl** n  = root;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	61fb      	str	r3, [r7, #28]
        while (*n != NULL)
 800a1f8:	e02f      	b.n	800a25a <cavlSearch+0x8a>
        {
            const int8_t cmp = predicate(user_reference, *n);
 800a1fa:	69fb      	ldr	r3, [r7, #28]
 800a1fc:	681a      	ldr	r2, [r3, #0]
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	4611      	mov	r1, r2
 800a202:	68b8      	ldr	r0, [r7, #8]
 800a204:	4798      	blx	r3
 800a206:	4603      	mov	r3, r0
 800a208:	76fb      	strb	r3, [r7, #27]
            if (0 == cmp)
 800a20a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d103      	bne.n	800a21a <cavlSearch+0x4a>
            {
                out = *n;
 800a212:	69fb      	ldr	r3, [r7, #28]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	627b      	str	r3, [r7, #36]	; 0x24
                break;
 800a218:	e023      	b.n	800a262 <cavlSearch+0x92>
            }
            up = *n;
 800a21a:	69fb      	ldr	r3, [r7, #28]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	623b      	str	r3, [r7, #32]
            n  = &(*n)->lr[cmp > 0];
 800a220:	69fb      	ldr	r3, [r7, #28]
 800a222:	681a      	ldr	r2, [r3, #0]
 800a224:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	bfcc      	ite	gt
 800a22c:	2301      	movgt	r3, #1
 800a22e:	2300      	movle	r3, #0
 800a230:	b2db      	uxtb	r3, r3
 800a232:	009b      	lsls	r3, r3, #2
 800a234:	4413      	add	r3, r2
 800a236:	3304      	adds	r3, #4
 800a238:	61fb      	str	r3, [r7, #28]
            CAVL_ASSERT((NULL == *n) || ((*n)->up == up));
 800a23a:	69fb      	ldr	r3, [r7, #28]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d00b      	beq.n	800a25a <cavlSearch+0x8a>
 800a242:	69fb      	ldr	r3, [r7, #28]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	6a3a      	ldr	r2, [r7, #32]
 800a24a:	429a      	cmp	r2, r3
 800a24c:	d005      	beq.n	800a25a <cavlSearch+0x8a>
 800a24e:	4b1c      	ldr	r3, [pc, #112]	; (800a2c0 <cavlSearch+0xf0>)
 800a250:	4a1c      	ldr	r2, [pc, #112]	; (800a2c4 <cavlSearch+0xf4>)
 800a252:	21db      	movs	r1, #219	; 0xdb
 800a254:	481c      	ldr	r0, [pc, #112]	; (800a2c8 <cavlSearch+0xf8>)
 800a256:	f004 f857 	bl	800e308 <__assert_func>
        while (*n != NULL)
 800a25a:	69fb      	ldr	r3, [r7, #28]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d1cb      	bne.n	800a1fa <cavlSearch+0x2a>
        }
        if (NULL == out)
 800a262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a264:	2b00      	cmp	r3, #0
 800a266:	d125      	bne.n	800a2b4 <cavlSearch+0xe4>
        {
            out = (NULL == factory) ? NULL : factory(user_reference);
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d004      	beq.n	800a278 <cavlSearch+0xa8>
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	68b8      	ldr	r0, [r7, #8]
 800a272:	4798      	blx	r3
 800a274:	4603      	mov	r3, r0
 800a276:	e000      	b.n	800a27a <cavlSearch+0xaa>
 800a278:	2300      	movs	r3, #0
 800a27a:	627b      	str	r3, [r7, #36]	; 0x24
            if (out != NULL)
 800a27c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d018      	beq.n	800a2b4 <cavlSearch+0xe4>
            {
                *n             = out;  // Overwrite the pointer to the new node in the parent node.
 800a282:	69fb      	ldr	r3, [r7, #28]
 800a284:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a286:	601a      	str	r2, [r3, #0]
                out->lr[0]     = NULL;
 800a288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a28a:	2200      	movs	r2, #0
 800a28c:	605a      	str	r2, [r3, #4]
                out->lr[1]     = NULL;
 800a28e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a290:	2200      	movs	r2, #0
 800a292:	609a      	str	r2, [r3, #8]
                out->up        = up;
 800a294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a296:	6a3a      	ldr	r2, [r7, #32]
 800a298:	601a      	str	r2, [r3, #0]
                out->bf        = 0;
 800a29a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a29c:	2200      	movs	r2, #0
 800a29e:	731a      	strb	r2, [r3, #12]
                Cavl* const rt = cavlPrivateRetraceOnGrowth(out);
 800a2a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a2a2:	f7ff ff37 	bl	800a114 <cavlPrivateRetraceOnGrowth>
 800a2a6:	6178      	str	r0, [r7, #20]
                if (rt != NULL)
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d002      	beq.n	800a2b4 <cavlSearch+0xe4>
                {
                    *root = rt;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	697a      	ldr	r2, [r7, #20]
 800a2b2:	601a      	str	r2, [r3, #0]
                }
            }
        }
    }
    return out;
 800a2b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3728      	adds	r7, #40	; 0x28
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}
 800a2be:	bf00      	nop
 800a2c0:	080126a4 	.word	0x080126a4
 800a2c4:	08013c10 	.word	0x08013c10
 800a2c8:	080125c0 	.word	0x080125c0

0800a2cc <cavlRemove>:

static inline void cavlRemove(Cavl** const root, const Cavl* const node)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b088      	sub	sp, #32
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
 800a2d4:	6039      	str	r1, [r7, #0]
    if ((root != NULL) && (node != NULL))
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	f000 8116 	beq.w	800a50a <cavlRemove+0x23e>
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	f000 8112 	beq.w	800a50a <cavlRemove+0x23e>
    {
        CAVL_ASSERT(*root != NULL);  // Otherwise, the node would have to be NULL.
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d105      	bne.n	800a2fa <cavlRemove+0x2e>
 800a2ee:	4b89      	ldr	r3, [pc, #548]	; (800a514 <cavlRemove+0x248>)
 800a2f0:	4a89      	ldr	r2, [pc, #548]	; (800a518 <cavlRemove+0x24c>)
 800a2f2:	21f6      	movs	r1, #246	; 0xf6
 800a2f4:	4889      	ldr	r0, [pc, #548]	; (800a51c <cavlRemove+0x250>)
 800a2f6:	f004 f807 	bl	800e308 <__assert_func>
        CAVL_ASSERT((node->up != NULL) || (node == *root));
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d10a      	bne.n	800a318 <cavlRemove+0x4c>
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	683a      	ldr	r2, [r7, #0]
 800a308:	429a      	cmp	r2, r3
 800a30a:	d005      	beq.n	800a318 <cavlRemove+0x4c>
 800a30c:	4b84      	ldr	r3, [pc, #528]	; (800a520 <cavlRemove+0x254>)
 800a30e:	4a82      	ldr	r2, [pc, #520]	; (800a518 <cavlRemove+0x24c>)
 800a310:	21f7      	movs	r1, #247	; 0xf7
 800a312:	4882      	ldr	r0, [pc, #520]	; (800a51c <cavlRemove+0x250>)
 800a314:	f003 fff8 	bl	800e308 <__assert_func>
        Cavl* p = NULL;   // The lowest parent node that suffered a shortening of its subtree.
 800a318:	2300      	movs	r3, #0
 800a31a:	61fb      	str	r3, [r7, #28]
        bool  r = false;  // Which side of the above was shortened.
 800a31c:	2300      	movs	r3, #0
 800a31e:	76fb      	strb	r3, [r7, #27]
        // The first step is to update the topology and remember the node where to start the retracing from later.
        // Balancing is not performed yet so we may end up with an unbalanced tree.
        if ((node->lr[0] != NULL) && (node->lr[1] != NULL))
 800a320:	683b      	ldr	r3, [r7, #0]
 800a322:	685b      	ldr	r3, [r3, #4]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d073      	beq.n	800a410 <cavlRemove+0x144>
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	689b      	ldr	r3, [r3, #8]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d06f      	beq.n	800a410 <cavlRemove+0x144>
        {
            Cavl* const re = cavlFindExtremum(node->lr[1], false);
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	689b      	ldr	r3, [r3, #8]
 800a334:	2100      	movs	r1, #0
 800a336:	4618      	mov	r0, r3
 800a338:	f7ff fd73 	bl	8009e22 <cavlFindExtremum>
 800a33c:	6178      	str	r0, [r7, #20]
            CAVL_ASSERT((re != NULL) && (NULL == re->lr[0]) && (re->up != NULL));
 800a33e:	697b      	ldr	r3, [r7, #20]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d007      	beq.n	800a354 <cavlRemove+0x88>
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	685b      	ldr	r3, [r3, #4]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d103      	bne.n	800a354 <cavlRemove+0x88>
 800a34c:	697b      	ldr	r3, [r7, #20]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d105      	bne.n	800a360 <cavlRemove+0x94>
 800a354:	4b73      	ldr	r3, [pc, #460]	; (800a524 <cavlRemove+0x258>)
 800a356:	4a70      	ldr	r2, [pc, #448]	; (800a518 <cavlRemove+0x24c>)
 800a358:	21ff      	movs	r1, #255	; 0xff
 800a35a:	4870      	ldr	r0, [pc, #448]	; (800a51c <cavlRemove+0x250>)
 800a35c:	f003 ffd4 	bl	800e308 <__assert_func>
            re->bf        = node->bf;
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	f993 200c 	ldrsb.w	r2, [r3, #12]
 800a366:	697b      	ldr	r3, [r7, #20]
 800a368:	731a      	strb	r2, [r3, #12]
            re->lr[0]     = node->lr[0];
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	685a      	ldr	r2, [r3, #4]
 800a36e:	697b      	ldr	r3, [r7, #20]
 800a370:	605a      	str	r2, [r3, #4]
            re->lr[0]->up = re;
 800a372:	697b      	ldr	r3, [r7, #20]
 800a374:	685b      	ldr	r3, [r3, #4]
 800a376:	697a      	ldr	r2, [r7, #20]
 800a378:	601a      	str	r2, [r3, #0]
            if (re->up != node)
 800a37a:	697b      	ldr	r3, [r7, #20]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	683a      	ldr	r2, [r7, #0]
 800a380:	429a      	cmp	r2, r3
 800a382:	d025      	beq.n	800a3d0 <cavlRemove+0x104>
            {
                p = re->up;  // Retracing starts with the ex-parent of our replacement node.
 800a384:	697b      	ldr	r3, [r7, #20]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	61fb      	str	r3, [r7, #28]
                CAVL_ASSERT(p->lr[0] == re);
 800a38a:	69fb      	ldr	r3, [r7, #28]
 800a38c:	685b      	ldr	r3, [r3, #4]
 800a38e:	697a      	ldr	r2, [r7, #20]
 800a390:	429a      	cmp	r2, r3
 800a392:	d006      	beq.n	800a3a2 <cavlRemove+0xd6>
 800a394:	4b64      	ldr	r3, [pc, #400]	; (800a528 <cavlRemove+0x25c>)
 800a396:	4a60      	ldr	r2, [pc, #384]	; (800a518 <cavlRemove+0x24c>)
 800a398:	f44f 7183 	mov.w	r1, #262	; 0x106
 800a39c:	485f      	ldr	r0, [pc, #380]	; (800a51c <cavlRemove+0x250>)
 800a39e:	f003 ffb3 	bl	800e308 <__assert_func>
                p->lr[0] = re->lr[1];  // Reducing the height of the left subtree here.
 800a3a2:	697b      	ldr	r3, [r7, #20]
 800a3a4:	689a      	ldr	r2, [r3, #8]
 800a3a6:	69fb      	ldr	r3, [r7, #28]
 800a3a8:	605a      	str	r2, [r3, #4]
                if (p->lr[0] != NULL)
 800a3aa:	69fb      	ldr	r3, [r7, #28]
 800a3ac:	685b      	ldr	r3, [r3, #4]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d003      	beq.n	800a3ba <cavlRemove+0xee>
                {
                    p->lr[0]->up = p;
 800a3b2:	69fb      	ldr	r3, [r7, #28]
 800a3b4:	685b      	ldr	r3, [r3, #4]
 800a3b6:	69fa      	ldr	r2, [r7, #28]
 800a3b8:	601a      	str	r2, [r3, #0]
                }
                re->lr[1]     = node->lr[1];
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	689a      	ldr	r2, [r3, #8]
 800a3be:	697b      	ldr	r3, [r7, #20]
 800a3c0:	609a      	str	r2, [r3, #8]
                re->lr[1]->up = re;
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	689b      	ldr	r3, [r3, #8]
 800a3c6:	697a      	ldr	r2, [r7, #20]
 800a3c8:	601a      	str	r2, [r3, #0]
                r             = false;
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	76fb      	strb	r3, [r7, #27]
 800a3ce:	e003      	b.n	800a3d8 <cavlRemove+0x10c>
            }
            else  // In this case, we are reducing the height of the right subtree, so r=1.
            {
                p = re;    // Retracing starts with the replacement node itself as we are deleting its parent.
 800a3d0:	697b      	ldr	r3, [r7, #20]
 800a3d2:	61fb      	str	r3, [r7, #28]
                r = true;  // The right child of the replacement node remains the same so we don't bother relinking it.
 800a3d4:	2301      	movs	r3, #1
 800a3d6:	76fb      	strb	r3, [r7, #27]
            }
            re->up = node->up;
 800a3d8:	683b      	ldr	r3, [r7, #0]
 800a3da:	681a      	ldr	r2, [r3, #0]
 800a3dc:	697b      	ldr	r3, [r7, #20]
 800a3de:	601a      	str	r2, [r3, #0]
            if (re->up != NULL)
 800a3e0:	697b      	ldr	r3, [r7, #20]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d00f      	beq.n	800a408 <cavlRemove+0x13c>
            {
                re->up->lr[re->up->lr[1] == node] = re;  // Replace link in the parent of node.
 800a3e8:	697b      	ldr	r3, [r7, #20]
 800a3ea:	681a      	ldr	r2, [r3, #0]
 800a3ec:	697b      	ldr	r3, [r7, #20]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	689b      	ldr	r3, [r3, #8]
 800a3f2:	6839      	ldr	r1, [r7, #0]
 800a3f4:	4299      	cmp	r1, r3
 800a3f6:	bf0c      	ite	eq
 800a3f8:	2301      	moveq	r3, #1
 800a3fa:	2300      	movne	r3, #0
 800a3fc:	b2db      	uxtb	r3, r3
 800a3fe:	009b      	lsls	r3, r3, #2
 800a400:	4413      	add	r3, r2
 800a402:	697a      	ldr	r2, [r7, #20]
 800a404:	605a      	str	r2, [r3, #4]
        {
 800a406:	e046      	b.n	800a496 <cavlRemove+0x1ca>
            }
            else
            {
                *root = re;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	697a      	ldr	r2, [r7, #20]
 800a40c:	601a      	str	r2, [r3, #0]
        {
 800a40e:	e042      	b.n	800a496 <cavlRemove+0x1ca>
            }
        }
        else  // Either or both of the children are NULL.
        {
            p             = node->up;
 800a410:	683b      	ldr	r3, [r7, #0]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	61fb      	str	r3, [r7, #28]
            const bool rr = node->lr[1] != NULL;
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	689b      	ldr	r3, [r3, #8]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	bf14      	ite	ne
 800a41e:	2301      	movne	r3, #1
 800a420:	2300      	moveq	r3, #0
 800a422:	74fb      	strb	r3, [r7, #19]
            if (node->lr[rr] != NULL)
 800a424:	7cfb      	ldrb	r3, [r7, #19]
 800a426:	683a      	ldr	r2, [r7, #0]
 800a428:	009b      	lsls	r3, r3, #2
 800a42a:	4413      	add	r3, r2
 800a42c:	685b      	ldr	r3, [r3, #4]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d006      	beq.n	800a440 <cavlRemove+0x174>
            {
                node->lr[rr]->up = p;
 800a432:	7cfb      	ldrb	r3, [r7, #19]
 800a434:	683a      	ldr	r2, [r7, #0]
 800a436:	009b      	lsls	r3, r3, #2
 800a438:	4413      	add	r3, r2
 800a43a:	685b      	ldr	r3, [r3, #4]
 800a43c:	69fa      	ldr	r2, [r7, #28]
 800a43e:	601a      	str	r2, [r3, #0]
            }
            if (p != NULL)
 800a440:	69fb      	ldr	r3, [r7, #28]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d020      	beq.n	800a488 <cavlRemove+0x1bc>
            {
                r        = p->lr[1] == node;
 800a446:	69fb      	ldr	r3, [r7, #28]
 800a448:	689b      	ldr	r3, [r3, #8]
 800a44a:	683a      	ldr	r2, [r7, #0]
 800a44c:	429a      	cmp	r2, r3
 800a44e:	bf0c      	ite	eq
 800a450:	2301      	moveq	r3, #1
 800a452:	2300      	movne	r3, #0
 800a454:	76fb      	strb	r3, [r7, #27]
                p->lr[r] = node->lr[rr];
 800a456:	7cfb      	ldrb	r3, [r7, #19]
 800a458:	7ef8      	ldrb	r0, [r7, #27]
 800a45a:	683a      	ldr	r2, [r7, #0]
 800a45c:	009b      	lsls	r3, r3, #2
 800a45e:	4413      	add	r3, r2
 800a460:	685a      	ldr	r2, [r3, #4]
 800a462:	69f9      	ldr	r1, [r7, #28]
 800a464:	0083      	lsls	r3, r0, #2
 800a466:	440b      	add	r3, r1
 800a468:	605a      	str	r2, [r3, #4]
                if (p->lr[r] != NULL)
 800a46a:	7efb      	ldrb	r3, [r7, #27]
 800a46c:	69fa      	ldr	r2, [r7, #28]
 800a46e:	009b      	lsls	r3, r3, #2
 800a470:	4413      	add	r3, r2
 800a472:	685b      	ldr	r3, [r3, #4]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d00e      	beq.n	800a496 <cavlRemove+0x1ca>
                {
                    p->lr[r]->up = p;
 800a478:	7efb      	ldrb	r3, [r7, #27]
 800a47a:	69fa      	ldr	r2, [r7, #28]
 800a47c:	009b      	lsls	r3, r3, #2
 800a47e:	4413      	add	r3, r2
 800a480:	685b      	ldr	r3, [r3, #4]
 800a482:	69fa      	ldr	r2, [r7, #28]
 800a484:	601a      	str	r2, [r3, #0]
 800a486:	e006      	b.n	800a496 <cavlRemove+0x1ca>
                }
            }
            else
            {
                *root = node->lr[rr];
 800a488:	7cfb      	ldrb	r3, [r7, #19]
 800a48a:	683a      	ldr	r2, [r7, #0]
 800a48c:	009b      	lsls	r3, r3, #2
 800a48e:	4413      	add	r3, r2
 800a490:	685a      	ldr	r2, [r3, #4]
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	601a      	str	r2, [r3, #0]
        }
        // Now that the topology is updated, perform the retracing to restore balance. We climb up adjusting the
        // balance factors until we reach the root or a parent whose balance factor becomes plus/minus one, which
        // means that that parent was able to absorb the balance delta; in other words, the height of the outer
        // subtree is unchanged, so upper balance factors shall be kept unchanged.
        if (p != NULL)
 800a496:	69fb      	ldr	r3, [r7, #28]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d036      	beq.n	800a50a <cavlRemove+0x23e>
        {
            Cavl* c = NULL;
 800a49c:	2300      	movs	r3, #0
 800a49e:	60fb      	str	r3, [r7, #12]
            for (;;)
            {
                c = cavlPrivateAdjustBalance(p, !r);
 800a4a0:	7efb      	ldrb	r3, [r7, #27]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	bf14      	ite	ne
 800a4a6:	2301      	movne	r3, #1
 800a4a8:	2300      	moveq	r3, #0
 800a4aa:	b2db      	uxtb	r3, r3
 800a4ac:	f083 0301 	eor.w	r3, r3, #1
 800a4b0:	b2db      	uxtb	r3, r3
 800a4b2:	f003 0301 	and.w	r3, r3, #1
 800a4b6:	b2db      	uxtb	r3, r3
 800a4b8:	4619      	mov	r1, r3
 800a4ba:	69f8      	ldr	r0, [r7, #28]
 800a4bc:	f7ff fd48 	bl	8009f50 <cavlPrivateAdjustBalance>
 800a4c0:	60f8      	str	r0, [r7, #12]
                p = c->up;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	61fb      	str	r3, [r7, #28]
                if ((c->bf != 0) || (NULL == p))  // Reached the root or the height difference is absorbed by c.
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d10b      	bne.n	800a4ea <cavlRemove+0x21e>
 800a4d2:	69fb      	ldr	r3, [r7, #28]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d008      	beq.n	800a4ea <cavlRemove+0x21e>
                {
                    break;
                }
                r = p->lr[1] == c;
 800a4d8:	69fb      	ldr	r3, [r7, #28]
 800a4da:	689b      	ldr	r3, [r3, #8]
 800a4dc:	68fa      	ldr	r2, [r7, #12]
 800a4de:	429a      	cmp	r2, r3
 800a4e0:	bf0c      	ite	eq
 800a4e2:	2301      	moveq	r3, #1
 800a4e4:	2300      	movne	r3, #0
 800a4e6:	76fb      	strb	r3, [r7, #27]
                c = cavlPrivateAdjustBalance(p, !r);
 800a4e8:	e7da      	b.n	800a4a0 <cavlRemove+0x1d4>
            }
            if (NULL == p)
 800a4ea:	69fb      	ldr	r3, [r7, #28]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d10c      	bne.n	800a50a <cavlRemove+0x23e>
            {
                CAVL_ASSERT(c != NULL);
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d106      	bne.n	800a504 <cavlRemove+0x238>
 800a4f6:	4b0d      	ldr	r3, [pc, #52]	; (800a52c <cavlRemove+0x260>)
 800a4f8:	4a07      	ldr	r2, [pc, #28]	; (800a518 <cavlRemove+0x24c>)
 800a4fa:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800a4fe:	4807      	ldr	r0, [pc, #28]	; (800a51c <cavlRemove+0x250>)
 800a500:	f003 ff02 	bl	800e308 <__assert_func>
                *root = c;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	68fa      	ldr	r2, [r7, #12]
 800a508:	601a      	str	r2, [r3, #0]
            }
        }
    }
}
 800a50a:	bf00      	nop
 800a50c:	3720      	adds	r7, #32
 800a50e:	46bd      	mov	sp, r7
 800a510:	bd80      	pop	{r7, pc}
 800a512:	bf00      	nop
 800a514:	080126cc 	.word	0x080126cc
 800a518:	08013c98 	.word	0x08013c98
 800a51c:	080125c0 	.word	0x080125c0
 800a520:	080126e4 	.word	0x080126e4
 800a524:	08012714 	.word	0x08012714
 800a528:	08012764 	.word	0x08012764
 800a52c:	08012690 	.word	0x08012690

0800a530 <avlTrivialFactory>:

#define INITIAL_TOGGLE_STATE true

/// Used for inserting new items into AVL trees.
CANARD_PRIVATE CanardTreeNode* avlTrivialFactory(void* const user_reference)
{
 800a530:	b480      	push	{r7}
 800a532:	b083      	sub	sp, #12
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
    return (CanardTreeNode*) user_reference;
 800a538:	687b      	ldr	r3, [r7, #4]
}
 800a53a:	4618      	mov	r0, r3
 800a53c:	370c      	adds	r7, #12
 800a53e:	46bd      	mov	sp, r7
 800a540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a544:	4770      	bx	lr
	...

0800a548 <crcAddByte>:
    0x9FF8U, 0x6E17U, 0x7E36U, 0x4E55U, 0x5E74U, 0x2E93U, 0x3EB2U, 0x0ED1U, 0x1EF0U,
};
#endif

CANARD_PRIVATE TransferCRC crcAddByte(const TransferCRC crc, const uint8_t byte)
{
 800a548:	b480      	push	{r7}
 800a54a:	b083      	sub	sp, #12
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	4603      	mov	r3, r0
 800a550:	460a      	mov	r2, r1
 800a552:	80fb      	strh	r3, [r7, #6]
 800a554:	4613      	mov	r3, r2
 800a556:	717b      	strb	r3, [r7, #5]
#if (CANARD_CRC_TABLE != 0)
    return (uint16_t) ((uint16_t) (crc << BITS_PER_BYTE) ^
 800a558:	88fb      	ldrh	r3, [r7, #6]
 800a55a:	021b      	lsls	r3, r3, #8
 800a55c:	b29a      	uxth	r2, r3
                       CRCTable[(uint16_t) ((uint16_t) (crc >> BITS_PER_BYTE) ^ byte) & BYTE_MAX]);
 800a55e:	88fb      	ldrh	r3, [r7, #6]
 800a560:	0a1b      	lsrs	r3, r3, #8
 800a562:	b299      	uxth	r1, r3
 800a564:	797b      	ldrb	r3, [r7, #5]
 800a566:	b29b      	uxth	r3, r3
 800a568:	404b      	eors	r3, r1
 800a56a:	b29b      	uxth	r3, r3
 800a56c:	b2db      	uxtb	r3, r3
 800a56e:	4905      	ldr	r1, [pc, #20]	; (800a584 <crcAddByte+0x3c>)
 800a570:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    return (uint16_t) ((uint16_t) (crc << BITS_PER_BYTE) ^
 800a574:	4053      	eors	r3, r2
 800a576:	b29b      	uxth	r3, r3
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    return out;
#endif
}
 800a578:	4618      	mov	r0, r3
 800a57a:	370c      	adds	r7, #12
 800a57c:	46bd      	mov	sp, r7
 800a57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a582:	4770      	bx	lr
 800a584:	080138e8 	.word	0x080138e8

0800a588 <crcAdd>:

CANARD_PRIVATE TransferCRC crcAdd(const TransferCRC crc, const size_t size, const void* const data)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b088      	sub	sp, #32
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	4603      	mov	r3, r0
 800a590:	60b9      	str	r1, [r7, #8]
 800a592:	607a      	str	r2, [r7, #4]
 800a594:	81fb      	strh	r3, [r7, #14]
    CANARD_ASSERT((data != NULL) || (size == 0U));
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d108      	bne.n	800a5ae <crcAdd+0x26>
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d005      	beq.n	800a5ae <crcAdd+0x26>
 800a5a2:	4b12      	ldr	r3, [pc, #72]	; (800a5ec <crcAdd+0x64>)
 800a5a4:	4a12      	ldr	r2, [pc, #72]	; (800a5f0 <crcAdd+0x68>)
 800a5a6:	2189      	movs	r1, #137	; 0x89
 800a5a8:	4812      	ldr	r0, [pc, #72]	; (800a5f4 <crcAdd+0x6c>)
 800a5aa:	f003 fead 	bl	800e308 <__assert_func>
    TransferCRC    out = crc;
 800a5ae:	89fb      	ldrh	r3, [r7, #14]
 800a5b0:	83fb      	strh	r3, [r7, #30]
    const uint8_t* p   = (const uint8_t*) data;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	61bb      	str	r3, [r7, #24]
    for (size_t i = 0; i < size; i++)
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	617b      	str	r3, [r7, #20]
 800a5ba:	e00e      	b.n	800a5da <crcAdd+0x52>
    {
        out = crcAddByte(out, *p);
 800a5bc:	69bb      	ldr	r3, [r7, #24]
 800a5be:	781a      	ldrb	r2, [r3, #0]
 800a5c0:	8bfb      	ldrh	r3, [r7, #30]
 800a5c2:	4611      	mov	r1, r2
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	f7ff ffbf 	bl	800a548 <crcAddByte>
 800a5ca:	4603      	mov	r3, r0
 800a5cc:	83fb      	strh	r3, [r7, #30]
        ++p;
 800a5ce:	69bb      	ldr	r3, [r7, #24]
 800a5d0:	3301      	adds	r3, #1
 800a5d2:	61bb      	str	r3, [r7, #24]
    for (size_t i = 0; i < size; i++)
 800a5d4:	697b      	ldr	r3, [r7, #20]
 800a5d6:	3301      	adds	r3, #1
 800a5d8:	617b      	str	r3, [r7, #20]
 800a5da:	697a      	ldr	r2, [r7, #20]
 800a5dc:	68bb      	ldr	r3, [r7, #8]
 800a5de:	429a      	cmp	r2, r3
 800a5e0:	d3ec      	bcc.n	800a5bc <crcAdd+0x34>
    }
    return out;
 800a5e2:	8bfb      	ldrh	r3, [r7, #30]
}
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	3720      	adds	r7, #32
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	bd80      	pop	{r7, pc}
 800a5ec:	08012774 	.word	0x08012774
 800a5f0:	08013b64 	.word	0x08013b64
 800a5f4:	0801279c 	.word	0x0801279c

0800a5f8 <txMakeMessageSessionSpecifier>:
    TxItem* tail;
    size_t  size;
} TxChain;

CANARD_PRIVATE uint32_t txMakeMessageSessionSpecifier(const CanardPortID subject_id, const CanardNodeID src_node_id)
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b084      	sub	sp, #16
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	4603      	mov	r3, r0
 800a600:	460a      	mov	r2, r1
 800a602:	80fb      	strh	r3, [r7, #6]
 800a604:	4613      	mov	r3, r2
 800a606:	717b      	strb	r3, [r7, #5]
    CANARD_ASSERT(src_node_id <= CANARD_NODE_ID_MAX);
 800a608:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	da05      	bge.n	800a61c <txMakeMessageSessionSpecifier+0x24>
 800a610:	4b0e      	ldr	r3, [pc, #56]	; (800a64c <txMakeMessageSessionSpecifier+0x54>)
 800a612:	4a0f      	ldr	r2, [pc, #60]	; (800a650 <txMakeMessageSessionSpecifier+0x58>)
 800a614:	21ab      	movs	r1, #171	; 0xab
 800a616:	480f      	ldr	r0, [pc, #60]	; (800a654 <txMakeMessageSessionSpecifier+0x5c>)
 800a618:	f003 fe76 	bl	800e308 <__assert_func>
    CANARD_ASSERT(subject_id <= CANARD_SUBJECT_ID_MAX);
 800a61c:	88fb      	ldrh	r3, [r7, #6]
 800a61e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a622:	d305      	bcc.n	800a630 <txMakeMessageSessionSpecifier+0x38>
 800a624:	4b0c      	ldr	r3, [pc, #48]	; (800a658 <txMakeMessageSessionSpecifier+0x60>)
 800a626:	4a0a      	ldr	r2, [pc, #40]	; (800a650 <txMakeMessageSessionSpecifier+0x58>)
 800a628:	21ac      	movs	r1, #172	; 0xac
 800a62a:	480a      	ldr	r0, [pc, #40]	; (800a654 <txMakeMessageSessionSpecifier+0x5c>)
 800a62c:	f003 fe6c 	bl	800e308 <__assert_func>
    const uint32_t tmp = subject_id | (CANARD_SUBJECT_ID_MAX + 1) | ((CANARD_SUBJECT_ID_MAX + 1) * 2);
 800a630:	88fb      	ldrh	r3, [r7, #6]
 800a632:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 800a636:	b29b      	uxth	r3, r3
 800a638:	60fb      	str	r3, [r7, #12]
    return src_node_id | (tmp << OFFSET_SUBJECT_ID);
 800a63a:	797a      	ldrb	r2, [r7, #5]
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	021b      	lsls	r3, r3, #8
 800a640:	4313      	orrs	r3, r2
}
 800a642:	4618      	mov	r0, r3
 800a644:	3710      	adds	r7, #16
 800a646:	46bd      	mov	sp, r7
 800a648:	bd80      	pop	{r7, pc}
 800a64a:	bf00      	nop
 800a64c:	080127cc 	.word	0x080127cc
 800a650:	08013b6c 	.word	0x08013b6c
 800a654:	0801279c 	.word	0x0801279c
 800a658:	080127e0 	.word	0x080127e0

0800a65c <txMakeServiceSessionSpecifier>:

CANARD_PRIVATE uint32_t txMakeServiceSessionSpecifier(const CanardPortID service_id,
                                                      const bool         request_not_response,
                                                      const CanardNodeID src_node_id,
                                                      const CanardNodeID dst_node_id)
{
 800a65c:	b590      	push	{r4, r7, lr}
 800a65e:	b083      	sub	sp, #12
 800a660:	af00      	add	r7, sp, #0
 800a662:	4604      	mov	r4, r0
 800a664:	4608      	mov	r0, r1
 800a666:	4611      	mov	r1, r2
 800a668:	461a      	mov	r2, r3
 800a66a:	4623      	mov	r3, r4
 800a66c:	80fb      	strh	r3, [r7, #6]
 800a66e:	4603      	mov	r3, r0
 800a670:	717b      	strb	r3, [r7, #5]
 800a672:	460b      	mov	r3, r1
 800a674:	713b      	strb	r3, [r7, #4]
 800a676:	4613      	mov	r3, r2
 800a678:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(src_node_id <= CANARD_NODE_ID_MAX);
 800a67a:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	da05      	bge.n	800a68e <txMakeServiceSessionSpecifier+0x32>
 800a682:	4b17      	ldr	r3, [pc, #92]	; (800a6e0 <txMakeServiceSessionSpecifier+0x84>)
 800a684:	4a17      	ldr	r2, [pc, #92]	; (800a6e4 <txMakeServiceSessionSpecifier+0x88>)
 800a686:	21b6      	movs	r1, #182	; 0xb6
 800a688:	4817      	ldr	r0, [pc, #92]	; (800a6e8 <txMakeServiceSessionSpecifier+0x8c>)
 800a68a:	f003 fe3d 	bl	800e308 <__assert_func>
    CANARD_ASSERT(dst_node_id <= CANARD_NODE_ID_MAX);
 800a68e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a692:	2b00      	cmp	r3, #0
 800a694:	da05      	bge.n	800a6a2 <txMakeServiceSessionSpecifier+0x46>
 800a696:	4b15      	ldr	r3, [pc, #84]	; (800a6ec <txMakeServiceSessionSpecifier+0x90>)
 800a698:	4a12      	ldr	r2, [pc, #72]	; (800a6e4 <txMakeServiceSessionSpecifier+0x88>)
 800a69a:	21b7      	movs	r1, #183	; 0xb7
 800a69c:	4812      	ldr	r0, [pc, #72]	; (800a6e8 <txMakeServiceSessionSpecifier+0x8c>)
 800a69e:	f003 fe33 	bl	800e308 <__assert_func>
    CANARD_ASSERT(service_id <= CANARD_SERVICE_ID_MAX);
 800a6a2:	88fb      	ldrh	r3, [r7, #6]
 800a6a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a6a8:	d305      	bcc.n	800a6b6 <txMakeServiceSessionSpecifier+0x5a>
 800a6aa:	4b11      	ldr	r3, [pc, #68]	; (800a6f0 <txMakeServiceSessionSpecifier+0x94>)
 800a6ac:	4a0d      	ldr	r2, [pc, #52]	; (800a6e4 <txMakeServiceSessionSpecifier+0x88>)
 800a6ae:	21b8      	movs	r1, #184	; 0xb8
 800a6b0:	480d      	ldr	r0, [pc, #52]	; (800a6e8 <txMakeServiceSessionSpecifier+0x8c>)
 800a6b2:	f003 fe29 	bl	800e308 <__assert_func>
    return src_node_id | (((uint32_t) dst_node_id) << OFFSET_DST_NODE_ID) |  //
 800a6b6:	793a      	ldrb	r2, [r7, #4]
 800a6b8:	78fb      	ldrb	r3, [r7, #3]
 800a6ba:	01db      	lsls	r3, r3, #7
 800a6bc:	431a      	orrs	r2, r3
           (((uint32_t) service_id) << OFFSET_SERVICE_ID) |                  //
 800a6be:	88fb      	ldrh	r3, [r7, #6]
 800a6c0:	039b      	lsls	r3, r3, #14
    return src_node_id | (((uint32_t) dst_node_id) << OFFSET_DST_NODE_ID) |  //
 800a6c2:	4313      	orrs	r3, r2
           (request_not_response ? FLAG_REQUEST_NOT_RESPONSE : 0U) | FLAG_SERVICE_NOT_MESSAGE;
 800a6c4:	797a      	ldrb	r2, [r7, #5]
 800a6c6:	2a00      	cmp	r2, #0
 800a6c8:	d002      	beq.n	800a6d0 <txMakeServiceSessionSpecifier+0x74>
 800a6ca:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a6ce:	e000      	b.n	800a6d2 <txMakeServiceSessionSpecifier+0x76>
 800a6d0:	2200      	movs	r2, #0
           (((uint32_t) service_id) << OFFSET_SERVICE_ID) |                  //
 800a6d2:	4313      	orrs	r3, r2
           (request_not_response ? FLAG_REQUEST_NOT_RESPONSE : 0U) | FLAG_SERVICE_NOT_MESSAGE;
 800a6d4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	370c      	adds	r7, #12
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd90      	pop	{r4, r7, pc}
 800a6e0:	080127cc 	.word	0x080127cc
 800a6e4:	08013b8c 	.word	0x08013b8c
 800a6e8:	0801279c 	.word	0x0801279c
 800a6ec:	080127f4 	.word	0x080127f4
 800a6f0:	08012808 	.word	0x08012808

0800a6f4 <adjustPresentationLayerMTU>:

/// This is the transport MTU rounded up to next full DLC minus the tail byte.
CANARD_PRIVATE size_t adjustPresentationLayerMTU(const size_t mtu_bytes)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	b085      	sub	sp, #20
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
    const size_t max_index = (sizeof(CanardCANLengthToDLC) / sizeof(CanardCANLengthToDLC[0])) - 1U;
 800a6fc:	2340      	movs	r3, #64	; 0x40
 800a6fe:	60bb      	str	r3, [r7, #8]
    size_t       mtu       = 0U;
 800a700:	2300      	movs	r3, #0
 800a702:	60fb      	str	r3, [r7, #12]
    if (mtu_bytes < CANARD_MTU_CAN_CLASSIC)
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2b07      	cmp	r3, #7
 800a708:	d802      	bhi.n	800a710 <adjustPresentationLayerMTU+0x1c>
    {
        mtu = CANARD_MTU_CAN_CLASSIC;
 800a70a:	2308      	movs	r3, #8
 800a70c:	60fb      	str	r3, [r7, #12]
 800a70e:	e014      	b.n	800a73a <adjustPresentationLayerMTU+0x46>
    }
    else if (mtu_bytes <= max_index)
 800a710:	687a      	ldr	r2, [r7, #4]
 800a712:	68bb      	ldr	r3, [r7, #8]
 800a714:	429a      	cmp	r2, r3
 800a716:	d808      	bhi.n	800a72a <adjustPresentationLayerMTU+0x36>
    {
        mtu = CanardCANDLCToLength[CanardCANLengthToDLC[mtu_bytes]];  // Round up to nearest valid length.
 800a718:	4a0c      	ldr	r2, [pc, #48]	; (800a74c <adjustPresentationLayerMTU+0x58>)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	4413      	add	r3, r2
 800a71e:	781b      	ldrb	r3, [r3, #0]
 800a720:	461a      	mov	r2, r3
 800a722:	4b0b      	ldr	r3, [pc, #44]	; (800a750 <adjustPresentationLayerMTU+0x5c>)
 800a724:	5c9b      	ldrb	r3, [r3, r2]
 800a726:	60fb      	str	r3, [r7, #12]
 800a728:	e007      	b.n	800a73a <adjustPresentationLayerMTU+0x46>
    }
    else
    {
        mtu = CanardCANDLCToLength[CanardCANLengthToDLC[max_index]];
 800a72a:	4a08      	ldr	r2, [pc, #32]	; (800a74c <adjustPresentationLayerMTU+0x58>)
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	4413      	add	r3, r2
 800a730:	781b      	ldrb	r3, [r3, #0]
 800a732:	461a      	mov	r2, r3
 800a734:	4b06      	ldr	r3, [pc, #24]	; (800a750 <adjustPresentationLayerMTU+0x5c>)
 800a736:	5c9b      	ldrb	r3, [r3, r2]
 800a738:	60fb      	str	r3, [r7, #12]
    }
    return mtu - 1U;
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	3b01      	subs	r3, #1
}
 800a73e:	4618      	mov	r0, r3
 800a740:	3714      	adds	r7, #20
 800a742:	46bd      	mov	sp, r7
 800a744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a748:	4770      	bx	lr
 800a74a:	bf00      	nop
 800a74c:	08013af8 	.word	0x08013af8
 800a750:	08013ae8 	.word	0x08013ae8

0800a754 <txMakeCANID>:
CANARD_PRIVATE int32_t txMakeCANID(const CanardTransferMetadata* const tr,
                                   const size_t                        payload_size,
                                   const void* const                   payload,
                                   const CanardNodeID                  local_node_id,
                                   const size_t                        presentation_layer_mtu)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b08a      	sub	sp, #40	; 0x28
 800a758:	af00      	add	r7, sp, #0
 800a75a:	60f8      	str	r0, [r7, #12]
 800a75c:	60b9      	str	r1, [r7, #8]
 800a75e:	607a      	str	r2, [r7, #4]
 800a760:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(tr != NULL);
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d105      	bne.n	800a774 <txMakeCANID+0x20>
 800a768:	4b60      	ldr	r3, [pc, #384]	; (800a8ec <txMakeCANID+0x198>)
 800a76a:	4a61      	ldr	r2, [pc, #388]	; (800a8f0 <txMakeCANID+0x19c>)
 800a76c:	21d8      	movs	r1, #216	; 0xd8
 800a76e:	4861      	ldr	r0, [pc, #388]	; (800a8f4 <txMakeCANID+0x1a0>)
 800a770:	f003 fdca 	bl	800e308 <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0);
 800a774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a776:	2b00      	cmp	r3, #0
 800a778:	d105      	bne.n	800a786 <txMakeCANID+0x32>
 800a77a:	4b5f      	ldr	r3, [pc, #380]	; (800a8f8 <txMakeCANID+0x1a4>)
 800a77c:	4a5c      	ldr	r2, [pc, #368]	; (800a8f0 <txMakeCANID+0x19c>)
 800a77e:	21d9      	movs	r1, #217	; 0xd9
 800a780:	485c      	ldr	r0, [pc, #368]	; (800a8f4 <txMakeCANID+0x1a0>)
 800a782:	f003 fdc1 	bl	800e308 <__assert_func>
    int32_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 800a786:	f06f 0301 	mvn.w	r3, #1
 800a78a:	627b      	str	r3, [r7, #36]	; 0x24
    if ((tr->transfer_kind == CanardTransferKindMessage) && (CANARD_NODE_ID_UNSET == tr->remote_node_id) &&
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	785b      	ldrb	r3, [r3, #1]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d157      	bne.n	800a844 <txMakeCANID+0xf0>
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	791b      	ldrb	r3, [r3, #4]
 800a798:	2bff      	cmp	r3, #255	; 0xff
 800a79a:	d153      	bne.n	800a844 <txMakeCANID+0xf0>
        (tr->port_id <= CANARD_SUBJECT_ID_MAX))
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	885b      	ldrh	r3, [r3, #2]
    if ((tr->transfer_kind == CanardTransferKindMessage) && (CANARD_NODE_ID_UNSET == tr->remote_node_id) &&
 800a7a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a7a4:	d24e      	bcs.n	800a844 <txMakeCANID+0xf0>
    {
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800a7a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	db11      	blt.n	800a7d2 <txMakeCANID+0x7e>
        {
            out = (int32_t) txMakeMessageSessionSpecifier(tr->port_id, local_node_id);
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	885b      	ldrh	r3, [r3, #2]
 800a7b2:	78fa      	ldrb	r2, [r7, #3]
 800a7b4:	4611      	mov	r1, r2
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	f7ff ff1e 	bl	800a5f8 <txMakeMessageSessionSpecifier>
 800a7bc:	4603      	mov	r3, r0
 800a7be:	627b      	str	r3, [r7, #36]	; 0x24
            CANARD_ASSERT(out >= 0);
 800a7c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	da75      	bge.n	800a8b2 <txMakeCANID+0x15e>
 800a7c6:	4b4d      	ldr	r3, [pc, #308]	; (800a8fc <txMakeCANID+0x1a8>)
 800a7c8:	4a49      	ldr	r2, [pc, #292]	; (800a8f0 <txMakeCANID+0x19c>)
 800a7ca:	21e1      	movs	r1, #225	; 0xe1
 800a7cc:	4849      	ldr	r0, [pc, #292]	; (800a8f4 <txMakeCANID+0x1a0>)
 800a7ce:	f003 fd9b 	bl	800e308 <__assert_func>
        }
        else if (payload_size <= presentation_layer_mtu)
 800a7d2:	68ba      	ldr	r2, [r7, #8]
 800a7d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7d6:	429a      	cmp	r2, r3
 800a7d8:	d830      	bhi.n	800a83c <txMakeCANID+0xe8>
        {
            CANARD_ASSERT((payload != NULL) || (payload_size == 0U));
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d108      	bne.n	800a7f2 <txMakeCANID+0x9e>
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d005      	beq.n	800a7f2 <txMakeCANID+0x9e>
 800a7e6:	4b46      	ldr	r3, [pc, #280]	; (800a900 <txMakeCANID+0x1ac>)
 800a7e8:	4a41      	ldr	r2, [pc, #260]	; (800a8f0 <txMakeCANID+0x19c>)
 800a7ea:	21e5      	movs	r1, #229	; 0xe5
 800a7ec:	4841      	ldr	r0, [pc, #260]	; (800a8f4 <txMakeCANID+0x1a0>)
 800a7ee:	f003 fd8b 	bl	800e308 <__assert_func>
            const CanardNodeID c    = (CanardNodeID) (crcAdd(CRC_INITIAL, payload_size, payload) & CANARD_NODE_ID_MAX);
 800a7f2:	687a      	ldr	r2, [r7, #4]
 800a7f4:	68b9      	ldr	r1, [r7, #8]
 800a7f6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800a7fa:	f7ff fec5 	bl	800a588 <crcAdd>
 800a7fe:	4603      	mov	r3, r0
 800a800:	b2db      	uxtb	r3, r3
 800a802:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a806:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            const uint32_t     spec = txMakeMessageSessionSpecifier(tr->port_id, c) | FLAG_ANONYMOUS_MESSAGE;
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	885b      	ldrh	r3, [r3, #2]
 800a80e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800a812:	4611      	mov	r1, r2
 800a814:	4618      	mov	r0, r3
 800a816:	f7ff feef 	bl	800a5f8 <txMakeMessageSessionSpecifier>
 800a81a:	4603      	mov	r3, r0
 800a81c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a820:	61fb      	str	r3, [r7, #28]
            CANARD_ASSERT(spec <= CAN_EXT_ID_MASK);
 800a822:	69fb      	ldr	r3, [r7, #28]
 800a824:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a828:	d305      	bcc.n	800a836 <txMakeCANID+0xe2>
 800a82a:	4b36      	ldr	r3, [pc, #216]	; (800a904 <txMakeCANID+0x1b0>)
 800a82c:	4a30      	ldr	r2, [pc, #192]	; (800a8f0 <txMakeCANID+0x19c>)
 800a82e:	21e8      	movs	r1, #232	; 0xe8
 800a830:	4830      	ldr	r0, [pc, #192]	; (800a8f4 <txMakeCANID+0x1a0>)
 800a832:	f003 fd69 	bl	800e308 <__assert_func>
            out = (int32_t) spec;
 800a836:	69fb      	ldr	r3, [r7, #28]
 800a838:	627b      	str	r3, [r7, #36]	; 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800a83a:	e03a      	b.n	800a8b2 <txMakeCANID+0x15e>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;  // Anonymous multi-frame message trs are not allowed.
 800a83c:	f06f 0301 	mvn.w	r3, #1
 800a840:	627b      	str	r3, [r7, #36]	; 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800a842:	e036      	b.n	800a8b2 <txMakeCANID+0x15e>
        }
    }
    else if (((tr->transfer_kind == CanardTransferKindRequest) || (tr->transfer_kind == CanardTransferKindResponse)) &&
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	785b      	ldrb	r3, [r3, #1]
 800a848:	2b02      	cmp	r3, #2
 800a84a:	d003      	beq.n	800a854 <txMakeCANID+0x100>
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	785b      	ldrb	r3, [r3, #1]
 800a850:	2b01      	cmp	r3, #1
 800a852:	d12a      	bne.n	800a8aa <txMakeCANID+0x156>
             (tr->remote_node_id <= CANARD_NODE_ID_MAX) && (tr->port_id <= CANARD_SERVICE_ID_MAX))
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	791b      	ldrb	r3, [r3, #4]
 800a858:	b25b      	sxtb	r3, r3
    else if (((tr->transfer_kind == CanardTransferKindRequest) || (tr->transfer_kind == CanardTransferKindResponse)) &&
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	db25      	blt.n	800a8aa <txMakeCANID+0x156>
             (tr->remote_node_id <= CANARD_NODE_ID_MAX) && (tr->port_id <= CANARD_SERVICE_ID_MAX))
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	885b      	ldrh	r3, [r3, #2]
 800a862:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a866:	d220      	bcs.n	800a8aa <txMakeCANID+0x156>
    {
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800a868:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	db18      	blt.n	800a8a2 <txMakeCANID+0x14e>
        {
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	8858      	ldrh	r0, [r3, #2]
                                                          tr->transfer_kind == CanardTransferKindRequest,
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	785b      	ldrb	r3, [r3, #1]
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 800a878:	2b02      	cmp	r3, #2
 800a87a:	bf0c      	ite	eq
 800a87c:	2301      	moveq	r3, #1
 800a87e:	2300      	movne	r3, #0
 800a880:	b2d9      	uxtb	r1, r3
                                                          local_node_id,
                                                          tr->remote_node_id);
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	791b      	ldrb	r3, [r3, #4]
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 800a886:	78fa      	ldrb	r2, [r7, #3]
 800a888:	f7ff fee8 	bl	800a65c <txMakeServiceSessionSpecifier>
 800a88c:	4603      	mov	r3, r0
 800a88e:	627b      	str	r3, [r7, #36]	; 0x24
            CANARD_ASSERT(out >= 0);
 800a890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a892:	2b00      	cmp	r3, #0
 800a894:	da0f      	bge.n	800a8b6 <txMakeCANID+0x162>
 800a896:	4b19      	ldr	r3, [pc, #100]	; (800a8fc <txMakeCANID+0x1a8>)
 800a898:	4a15      	ldr	r2, [pc, #84]	; (800a8f0 <txMakeCANID+0x19c>)
 800a89a:	21f9      	movs	r1, #249	; 0xf9
 800a89c:	4815      	ldr	r0, [pc, #84]	; (800a8f4 <txMakeCANID+0x1a0>)
 800a89e:	f003 fd33 	bl	800e308 <__assert_func>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;  // Anonymous service transfers are not allowed.
 800a8a2:	f06f 0301 	mvn.w	r3, #1
 800a8a6:	627b      	str	r3, [r7, #36]	; 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800a8a8:	e005      	b.n	800a8b6 <txMakeCANID+0x162>
        }
    }
    else
    {
        out = -CANARD_ERROR_INVALID_ARGUMENT;
 800a8aa:	f06f 0301 	mvn.w	r3, #1
 800a8ae:	627b      	str	r3, [r7, #36]	; 0x24
 800a8b0:	e002      	b.n	800a8b8 <txMakeCANID+0x164>
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800a8b2:	bf00      	nop
 800a8b4:	e000      	b.n	800a8b8 <txMakeCANID+0x164>
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800a8b6:	bf00      	nop
    }

    if (out >= 0)
 800a8b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	db10      	blt.n	800a8e0 <txMakeCANID+0x18c>
    {
        const uint32_t prio = (uint32_t) tr->priority;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	781b      	ldrb	r3, [r3, #0]
 800a8c2:	61bb      	str	r3, [r7, #24]
        if (prio <= CANARD_PRIORITY_MAX)
 800a8c4:	69bb      	ldr	r3, [r7, #24]
 800a8c6:	2b07      	cmp	r3, #7
 800a8c8:	d807      	bhi.n	800a8da <txMakeCANID+0x186>
        {
            const uint32_t id = ((uint32_t) out) | (prio << OFFSET_PRIORITY);
 800a8ca:	69bb      	ldr	r3, [r7, #24]
 800a8cc:	069a      	lsls	r2, r3, #26
 800a8ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8d0:	4313      	orrs	r3, r2
 800a8d2:	617b      	str	r3, [r7, #20]
            out               = (int32_t) id;
 800a8d4:	697b      	ldr	r3, [r7, #20]
 800a8d6:	627b      	str	r3, [r7, #36]	; 0x24
 800a8d8:	e002      	b.n	800a8e0 <txMakeCANID+0x18c>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;
 800a8da:	f06f 0301 	mvn.w	r3, #1
 800a8de:	627b      	str	r3, [r7, #36]	; 0x24
        }
    }
    return out;
 800a8e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	3728      	adds	r7, #40	; 0x28
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	bd80      	pop	{r7, pc}
 800a8ea:	bf00      	nop
 800a8ec:	0801281c 	.word	0x0801281c
 800a8f0:	08013b58 	.word	0x08013b58
 800a8f4:	0801279c 	.word	0x0801279c
 800a8f8:	08012830 	.word	0x08012830
 800a8fc:	0801284c 	.word	0x0801284c
 800a900:	08012858 	.word	0x08012858
 800a904:	0801288c 	.word	0x0801288c

0800a908 <txMakeTailByte>:

CANARD_PRIVATE uint8_t txMakeTailByte(const bool             start_of_transfer,
                                      const bool             end_of_transfer,
                                      const bool             toggle,
                                      const CanardTransferID transfer_id)
{
 800a908:	b590      	push	{r4, r7, lr}
 800a90a:	b083      	sub	sp, #12
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	4604      	mov	r4, r0
 800a910:	4608      	mov	r0, r1
 800a912:	4611      	mov	r1, r2
 800a914:	461a      	mov	r2, r3
 800a916:	4623      	mov	r3, r4
 800a918:	71fb      	strb	r3, [r7, #7]
 800a91a:	4603      	mov	r3, r0
 800a91c:	71bb      	strb	r3, [r7, #6]
 800a91e:	460b      	mov	r3, r1
 800a920:	717b      	strb	r3, [r7, #5]
 800a922:	4613      	mov	r3, r2
 800a924:	713b      	strb	r3, [r7, #4]
    CANARD_ASSERT(start_of_transfer ? (toggle == INITIAL_TOGGLE_STATE) : true);
 800a926:	79fb      	ldrb	r3, [r7, #7]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d009      	beq.n	800a940 <txMakeTailByte+0x38>
 800a92c:	797b      	ldrb	r3, [r7, #5]
 800a92e:	2b01      	cmp	r3, #1
 800a930:	d006      	beq.n	800a940 <txMakeTailByte+0x38>
 800a932:	4b13      	ldr	r3, [pc, #76]	; (800a980 <txMakeTailByte+0x78>)
 800a934:	4a13      	ldr	r2, [pc, #76]	; (800a984 <txMakeTailByte+0x7c>)
 800a936:	f44f 718d 	mov.w	r1, #282	; 0x11a
 800a93a:	4813      	ldr	r0, [pc, #76]	; (800a988 <txMakeTailByte+0x80>)
 800a93c:	f003 fce4 	bl	800e308 <__assert_func>
    return (uint8_t) ((start_of_transfer ? TAIL_START_OF_TRANSFER : 0U) |
 800a940:	79fb      	ldrb	r3, [r7, #7]
 800a942:	2b00      	cmp	r3, #0
 800a944:	d001      	beq.n	800a94a <txMakeTailByte+0x42>
 800a946:	2280      	movs	r2, #128	; 0x80
 800a948:	e000      	b.n	800a94c <txMakeTailByte+0x44>
 800a94a:	2200      	movs	r2, #0
 800a94c:	79bb      	ldrb	r3, [r7, #6]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d001      	beq.n	800a956 <txMakeTailByte+0x4e>
 800a952:	2340      	movs	r3, #64	; 0x40
 800a954:	e000      	b.n	800a958 <txMakeTailByte+0x50>
 800a956:	2300      	movs	r3, #0
 800a958:	4313      	orrs	r3, r2
 800a95a:	b2db      	uxtb	r3, r3
                      (end_of_transfer ? TAIL_END_OF_TRANSFER : 0U) | (toggle ? TAIL_TOGGLE : 0U) |
 800a95c:	797a      	ldrb	r2, [r7, #5]
 800a95e:	2a00      	cmp	r2, #0
 800a960:	d001      	beq.n	800a966 <txMakeTailByte+0x5e>
 800a962:	2220      	movs	r2, #32
 800a964:	e000      	b.n	800a968 <txMakeTailByte+0x60>
 800a966:	2200      	movs	r2, #0
 800a968:	4313      	orrs	r3, r2
 800a96a:	b2da      	uxtb	r2, r3
                      (transfer_id & CANARD_TRANSFER_ID_MAX));
 800a96c:	793b      	ldrb	r3, [r7, #4]
 800a96e:	f003 031f 	and.w	r3, r3, #31
 800a972:	b2db      	uxtb	r3, r3
    return (uint8_t) ((start_of_transfer ? TAIL_START_OF_TRANSFER : 0U) |
 800a974:	4313      	orrs	r3, r2
 800a976:	b2db      	uxtb	r3, r3
}
 800a978:	4618      	mov	r0, r3
 800a97a:	370c      	adds	r7, #12
 800a97c:	46bd      	mov	sp, r7
 800a97e:	bd90      	pop	{r4, r7, pc}
 800a980:	080128a8 	.word	0x080128a8
 800a984:	08013c00 	.word	0x08013c00
 800a988:	0801279c 	.word	0x0801279c

0800a98c <txRoundFramePayloadSizeUp>:

/// Takes a frame payload size, returns a new size that is >=x and is rounded up to the nearest valid DLC.
CANARD_PRIVATE size_t txRoundFramePayloadSizeUp(const size_t x)
{
 800a98c:	b580      	push	{r7, lr}
 800a98e:	b084      	sub	sp, #16
 800a990:	af00      	add	r7, sp, #0
 800a992:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(x < (sizeof(CanardCANLengthToDLC) / sizeof(CanardCANLengthToDLC[0])));
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	2b40      	cmp	r3, #64	; 0x40
 800a998:	d906      	bls.n	800a9a8 <txRoundFramePayloadSizeUp+0x1c>
 800a99a:	4b0f      	ldr	r3, [pc, #60]	; (800a9d8 <txRoundFramePayloadSizeUp+0x4c>)
 800a99c:	4a0f      	ldr	r2, [pc, #60]	; (800a9dc <txRoundFramePayloadSizeUp+0x50>)
 800a99e:	f240 1123 	movw	r1, #291	; 0x123
 800a9a2:	480f      	ldr	r0, [pc, #60]	; (800a9e0 <txRoundFramePayloadSizeUp+0x54>)
 800a9a4:	f003 fcb0 	bl	800e308 <__assert_func>
    // Suppressing a false-positive out-of-bounds access error from Sonar. Its control flow analyser is misbehaving.
    const size_t y = CanardCANLengthToDLC[x];  // NOSONAR
 800a9a8:	4a0e      	ldr	r2, [pc, #56]	; (800a9e4 <txRoundFramePayloadSizeUp+0x58>)
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	4413      	add	r3, r2
 800a9ae:	781b      	ldrb	r3, [r3, #0]
 800a9b0:	60fb      	str	r3, [r7, #12]
    CANARD_ASSERT(y < (sizeof(CanardCANDLCToLength) / sizeof(CanardCANDLCToLength[0])));
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	2b0f      	cmp	r3, #15
 800a9b6:	d906      	bls.n	800a9c6 <txRoundFramePayloadSizeUp+0x3a>
 800a9b8:	4b0b      	ldr	r3, [pc, #44]	; (800a9e8 <txRoundFramePayloadSizeUp+0x5c>)
 800a9ba:	4a08      	ldr	r2, [pc, #32]	; (800a9dc <txRoundFramePayloadSizeUp+0x50>)
 800a9bc:	f44f 7193 	mov.w	r1, #294	; 0x126
 800a9c0:	4807      	ldr	r0, [pc, #28]	; (800a9e0 <txRoundFramePayloadSizeUp+0x54>)
 800a9c2:	f003 fca1 	bl	800e308 <__assert_func>
    return CanardCANDLCToLength[y];
 800a9c6:	4a09      	ldr	r2, [pc, #36]	; (800a9ec <txRoundFramePayloadSizeUp+0x60>)
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	4413      	add	r3, r2
 800a9cc:	781b      	ldrb	r3, [r3, #0]
}
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	3710      	adds	r7, #16
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	bd80      	pop	{r7, pc}
 800a9d6:	bf00      	nop
 800a9d8:	080128d0 	.word	0x080128d0
 800a9dc:	08013bd0 	.word	0x08013bd0
 800a9e0:	0801279c 	.word	0x0801279c
 800a9e4:	08013af8 	.word	0x08013af8
 800a9e8:	08012918 	.word	0x08012918
 800a9ec:	08013ae8 	.word	0x08013ae8

0800a9f0 <txAllocateQueueItem>:
/// The item is only allocated and initialized, but NOT included into the queue! The caller needs to do that.
CANARD_PRIVATE TxItem* txAllocateQueueItem(CanardInstance* const   ins,
                                           const uint32_t          id,
                                           const CanardMicrosecond deadline_usec,
                                           const size_t            payload_size)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b086      	sub	sp, #24
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	60f8      	str	r0, [r7, #12]
 800a9f8:	60b9      	str	r1, [r7, #8]
 800a9fa:	e9c7 2300 	strd	r2, r3, [r7]
    CANARD_ASSERT(ins != NULL);
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d106      	bne.n	800aa12 <txAllocateQueueItem+0x22>
 800aa04:	4b1f      	ldr	r3, [pc, #124]	; (800aa84 <txAllocateQueueItem+0x94>)
 800aa06:	4a20      	ldr	r2, [pc, #128]	; (800aa88 <txAllocateQueueItem+0x98>)
 800aa08:	f44f 7198 	mov.w	r1, #304	; 0x130
 800aa0c:	481f      	ldr	r0, [pc, #124]	; (800aa8c <txAllocateQueueItem+0x9c>)
 800aa0e:	f003 fc7b 	bl	800e308 <__assert_func>
    CANARD_ASSERT(payload_size > 0U);
 800aa12:	6a3b      	ldr	r3, [r7, #32]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d106      	bne.n	800aa26 <txAllocateQueueItem+0x36>
 800aa18:	4b1d      	ldr	r3, [pc, #116]	; (800aa90 <txAllocateQueueItem+0xa0>)
 800aa1a:	4a1b      	ldr	r2, [pc, #108]	; (800aa88 <txAllocateQueueItem+0x98>)
 800aa1c:	f240 1131 	movw	r1, #305	; 0x131
 800aa20:	481a      	ldr	r0, [pc, #104]	; (800aa8c <txAllocateQueueItem+0x9c>)
 800aa22:	f003 fc71 	bl	800e308 <__assert_func>
    TxItem* const out = (TxItem*) ins->memory_allocate(ins, (sizeof(TxItem) - CANARD_MTU_MAX) + payload_size);
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	689b      	ldr	r3, [r3, #8]
 800aa2a:	6a3a      	ldr	r2, [r7, #32]
 800aa2c:	3230      	adds	r2, #48	; 0x30
 800aa2e:	4611      	mov	r1, r2
 800aa30:	68f8      	ldr	r0, [r7, #12]
 800aa32:	4798      	blx	r3
 800aa34:	6178      	str	r0, [r7, #20]
    if (out != NULL)
 800aa36:	697b      	ldr	r3, [r7, #20]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d01e      	beq.n	800aa7a <txAllocateQueueItem+0x8a>
    {
        out->base.base.up    = NULL;
 800aa3c:	697b      	ldr	r3, [r7, #20]
 800aa3e:	2200      	movs	r2, #0
 800aa40:	601a      	str	r2, [r3, #0]
        out->base.base.lr[0] = NULL;
 800aa42:	697b      	ldr	r3, [r7, #20]
 800aa44:	2200      	movs	r2, #0
 800aa46:	605a      	str	r2, [r3, #4]
        out->base.base.lr[1] = NULL;
 800aa48:	697b      	ldr	r3, [r7, #20]
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	609a      	str	r2, [r3, #8]
        out->base.base.bf    = 0;
 800aa4e:	697b      	ldr	r3, [r7, #20]
 800aa50:	2200      	movs	r2, #0
 800aa52:	731a      	strb	r2, [r3, #12]

        out->base.next_in_transfer = NULL;  // Last by default.
 800aa54:	697b      	ldr	r3, [r7, #20]
 800aa56:	2200      	movs	r2, #0
 800aa58:	611a      	str	r2, [r3, #16]
        out->base.tx_deadline_usec = deadline_usec;
 800aa5a:	6979      	ldr	r1, [r7, #20]
 800aa5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aa60:	e9c1 2306 	strd	r2, r3, [r1, #24]

        out->base.frame.payload_size    = payload_size;
 800aa64:	697b      	ldr	r3, [r7, #20]
 800aa66:	6a3a      	ldr	r2, [r7, #32]
 800aa68:	625a      	str	r2, [r3, #36]	; 0x24
        out->base.frame.payload         = out->payload_buffer;
 800aa6a:	697b      	ldr	r3, [r7, #20]
 800aa6c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800aa70:	697b      	ldr	r3, [r7, #20]
 800aa72:	629a      	str	r2, [r3, #40]	; 0x28
        out->base.frame.extended_can_id = id;
 800aa74:	697b      	ldr	r3, [r7, #20]
 800aa76:	68ba      	ldr	r2, [r7, #8]
 800aa78:	621a      	str	r2, [r3, #32]
    }
    return out;
 800aa7a:	697b      	ldr	r3, [r7, #20]
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3718      	adds	r7, #24
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}
 800aa84:	08012960 	.word	0x08012960
 800aa88:	08013bec 	.word	0x08013bec
 800aa8c:	0801279c 	.word	0x0801279c
 800aa90:	08012974 	.word	0x08012974

0800aa94 <txAVLPredicate>:
/// Frames with identical CAN ID that are added later always compare greater than their counterparts with same CAN ID.
/// This ensures that CAN frames with the same CAN ID are transmitted in the FIFO order.
/// Frames that should be transmitted earlier compare smaller (i.e., put on the left side of the tree).
CANARD_PRIVATE int8_t txAVLPredicate(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                     const CanardTreeNode* const node)
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b084      	sub	sp, #16
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
 800aa9c:	6039      	str	r1, [r7, #0]
    const CanardTxQueueItem* const target = (const CanardTxQueueItem*) user_reference;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	60fb      	str	r3, [r7, #12]
    const CanardTxQueueItem* const other  = (const CanardTxQueueItem*) (const void*) node;
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	60bb      	str	r3, [r7, #8]
    CANARD_ASSERT((target != NULL) && (other != NULL));
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d002      	beq.n	800aab2 <txAVLPredicate+0x1e>
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d106      	bne.n	800aac0 <txAVLPredicate+0x2c>
 800aab2:	4b0a      	ldr	r3, [pc, #40]	; (800aadc <txAVLPredicate+0x48>)
 800aab4:	4a0a      	ldr	r2, [pc, #40]	; (800aae0 <txAVLPredicate+0x4c>)
 800aab6:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800aaba:	480a      	ldr	r0, [pc, #40]	; (800aae4 <txAVLPredicate+0x50>)
 800aabc:	f003 fc24 	bl	800e308 <__assert_func>
    return (target->frame.extended_can_id >= other->frame.extended_can_id) ? +1 : -1;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	6a1a      	ldr	r2, [r3, #32]
 800aac4:	68bb      	ldr	r3, [r7, #8]
 800aac6:	6a1b      	ldr	r3, [r3, #32]
 800aac8:	429a      	cmp	r2, r3
 800aaca:	d301      	bcc.n	800aad0 <txAVLPredicate+0x3c>
 800aacc:	2301      	movs	r3, #1
 800aace:	e001      	b.n	800aad4 <txAVLPredicate+0x40>
 800aad0:	f04f 33ff 	mov.w	r3, #4294967295
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	3710      	adds	r7, #16
 800aad8:	46bd      	mov	sp, r7
 800aada:	bd80      	pop	{r7, pc}
 800aadc:	08012988 	.word	0x08012988
 800aae0:	08013bc0 	.word	0x08013bc0
 800aae4:	0801279c 	.word	0x0801279c

0800aae8 <txPushSingleFrame>:
                                         const CanardMicrosecond deadline_usec,
                                         const uint32_t          can_id,
                                         const CanardTransferID  transfer_id,
                                         const size_t            payload_size,
                                         const void* const       payload)
{
 800aae8:	b590      	push	{r4, r7, lr}
 800aaea:	b08d      	sub	sp, #52	; 0x34
 800aaec:	af02      	add	r7, sp, #8
 800aaee:	60f8      	str	r0, [r7, #12]
 800aaf0:	60b9      	str	r1, [r7, #8]
 800aaf2:	e9c7 2300 	strd	r2, r3, [r7]
    CANARD_ASSERT(ins != NULL);
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d106      	bne.n	800ab0a <txPushSingleFrame+0x22>
 800aafc:	4b5c      	ldr	r3, [pc, #368]	; (800ac70 <txPushSingleFrame+0x188>)
 800aafe:	4a5d      	ldr	r2, [pc, #372]	; (800ac74 <txPushSingleFrame+0x18c>)
 800ab00:	f240 1159 	movw	r1, #345	; 0x159
 800ab04:	485c      	ldr	r0, [pc, #368]	; (800ac78 <txPushSingleFrame+0x190>)
 800ab06:	f003 fbff 	bl	800e308 <__assert_func>
    CANARD_ASSERT((payload != NULL) || (payload_size == 0));
 800ab0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d109      	bne.n	800ab24 <txPushSingleFrame+0x3c>
 800ab10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d006      	beq.n	800ab24 <txPushSingleFrame+0x3c>
 800ab16:	4b59      	ldr	r3, [pc, #356]	; (800ac7c <txPushSingleFrame+0x194>)
 800ab18:	4a56      	ldr	r2, [pc, #344]	; (800ac74 <txPushSingleFrame+0x18c>)
 800ab1a:	f44f 71ad 	mov.w	r1, #346	; 0x15a
 800ab1e:	4856      	ldr	r0, [pc, #344]	; (800ac78 <txPushSingleFrame+0x190>)
 800ab20:	f003 fbf2 	bl	800e308 <__assert_func>
    const size_t frame_payload_size = txRoundFramePayloadSizeUp(payload_size + 1U);
 800ab24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab26:	3301      	adds	r3, #1
 800ab28:	4618      	mov	r0, r3
 800ab2a:	f7ff ff2f 	bl	800a98c <txRoundFramePayloadSizeUp>
 800ab2e:	6238      	str	r0, [r7, #32]
    CANARD_ASSERT(frame_payload_size > payload_size);
 800ab30:	6a3a      	ldr	r2, [r7, #32]
 800ab32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab34:	429a      	cmp	r2, r3
 800ab36:	d806      	bhi.n	800ab46 <txPushSingleFrame+0x5e>
 800ab38:	4b51      	ldr	r3, [pc, #324]	; (800ac80 <txPushSingleFrame+0x198>)
 800ab3a:	4a4e      	ldr	r2, [pc, #312]	; (800ac74 <txPushSingleFrame+0x18c>)
 800ab3c:	f44f 71ae 	mov.w	r1, #348	; 0x15c
 800ab40:	484d      	ldr	r0, [pc, #308]	; (800ac78 <txPushSingleFrame+0x190>)
 800ab42:	f003 fbe1 	bl	800e308 <__assert_func>
    const size_t padding_size = frame_payload_size - payload_size - 1U;
 800ab46:	6a3a      	ldr	r2, [r7, #32]
 800ab48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab4a:	1ad3      	subs	r3, r2, r3
 800ab4c:	3b01      	subs	r3, #1
 800ab4e:	61fb      	str	r3, [r7, #28]
    CANARD_ASSERT((padding_size + payload_size + 1U) == frame_payload_size);
 800ab50:	69fa      	ldr	r2, [r7, #28]
 800ab52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab54:	4413      	add	r3, r2
 800ab56:	3301      	adds	r3, #1
 800ab58:	6a3a      	ldr	r2, [r7, #32]
 800ab5a:	429a      	cmp	r2, r3
 800ab5c:	d006      	beq.n	800ab6c <txPushSingleFrame+0x84>
 800ab5e:	4b49      	ldr	r3, [pc, #292]	; (800ac84 <txPushSingleFrame+0x19c>)
 800ab60:	4a44      	ldr	r2, [pc, #272]	; (800ac74 <txPushSingleFrame+0x18c>)
 800ab62:	f44f 71af 	mov.w	r1, #350	; 0x15e
 800ab66:	4844      	ldr	r0, [pc, #272]	; (800ac78 <txPushSingleFrame+0x190>)
 800ab68:	f003 fbce 	bl	800e308 <__assert_func>
    int32_t       out = 0;
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	627b      	str	r3, [r7, #36]	; 0x24
    TxItem* const tqi =
        (que->size < que->capacity) ? txAllocateQueueItem(ins, can_id, deadline_usec, frame_payload_size) : NULL;
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	689a      	ldr	r2, [r3, #8]
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	429a      	cmp	r2, r3
 800ab7a:	d209      	bcs.n	800ab90 <txPushSingleFrame+0xa8>
 800ab7c:	6a3b      	ldr	r3, [r7, #32]
 800ab7e:	9300      	str	r3, [sp, #0]
 800ab80:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab84:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ab86:	68b8      	ldr	r0, [r7, #8]
 800ab88:	f7ff ff32 	bl	800a9f0 <txAllocateQueueItem>
 800ab8c:	4603      	mov	r3, r0
 800ab8e:	e000      	b.n	800ab92 <txPushSingleFrame+0xaa>
 800ab90:	2300      	movs	r3, #0
    TxItem* const tqi =
 800ab92:	61bb      	str	r3, [r7, #24]
    if (tqi != NULL)
 800ab94:	69bb      	ldr	r3, [r7, #24]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d054      	beq.n	800ac44 <txPushSingleFrame+0x15c>
    {
        if (payload_size > 0U)  // The check is needed to avoid calling memcpy() with a NULL pointer, it's an UB.
 800ab9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d010      	beq.n	800abc2 <txPushSingleFrame+0xda>
        {
            CANARD_ASSERT(payload != NULL);
 800aba0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d106      	bne.n	800abb4 <txPushSingleFrame+0xcc>
 800aba6:	4b38      	ldr	r3, [pc, #224]	; (800ac88 <txPushSingleFrame+0x1a0>)
 800aba8:	4a32      	ldr	r2, [pc, #200]	; (800ac74 <txPushSingleFrame+0x18c>)
 800abaa:	f44f 71b3 	mov.w	r1, #358	; 0x166
 800abae:	4832      	ldr	r0, [pc, #200]	; (800ac78 <txPushSingleFrame+0x190>)
 800abb0:	f003 fbaa 	bl	800e308 <__assert_func>
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            (void) memcpy(&tqi->payload_buffer[0], payload, payload_size);  // NOLINT
 800abb4:	69bb      	ldr	r3, [r7, #24]
 800abb6:	3330      	adds	r3, #48	; 0x30
 800abb8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800abba:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800abbc:	4618      	mov	r0, r3
 800abbe:	f004 faa4 	bl	800f10a <memcpy>
        }
        // Clang-Tidy raises an error recommending the use of memset_s() instead.
        // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
        (void) memset(&tqi->payload_buffer[payload_size], PADDING_BYTE_VALUE, padding_size);  // NOLINT
 800abc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800abc4:	3330      	adds	r3, #48	; 0x30
 800abc6:	69ba      	ldr	r2, [r7, #24]
 800abc8:	4413      	add	r3, r2
 800abca:	69fa      	ldr	r2, [r7, #28]
 800abcc:	2100      	movs	r1, #0
 800abce:	4618      	mov	r0, r3
 800abd0:	f004 fa0b 	bl	800efea <memset>
        tqi->payload_buffer[frame_payload_size - 1U] = txMakeTailByte(true, true, true, transfer_id);
 800abd4:	6a3b      	ldr	r3, [r7, #32]
 800abd6:	1e5c      	subs	r4, r3, #1
 800abd8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800abdc:	2201      	movs	r2, #1
 800abde:	2101      	movs	r1, #1
 800abe0:	2001      	movs	r0, #1
 800abe2:	f7ff fe91 	bl	800a908 <txMakeTailByte>
 800abe6:	4603      	mov	r3, r0
 800abe8:	461a      	mov	r2, r3
 800abea:	69bb      	ldr	r3, [r7, #24]
 800abec:	4423      	add	r3, r4
 800abee:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        // Insert the newly created TX item into the queue.
        const CanardTreeNode* const res = cavlSearch(&que->root, &tqi->base.base, &txAVLPredicate, &avlTrivialFactory);
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	f103 000c 	add.w	r0, r3, #12
 800abf8:	69b9      	ldr	r1, [r7, #24]
 800abfa:	4b24      	ldr	r3, [pc, #144]	; (800ac8c <txPushSingleFrame+0x1a4>)
 800abfc:	4a24      	ldr	r2, [pc, #144]	; (800ac90 <txPushSingleFrame+0x1a8>)
 800abfe:	f7ff fae7 	bl	800a1d0 <cavlSearch>
 800ac02:	6178      	str	r0, [r7, #20]
        (void) res;
        CANARD_ASSERT(res == &tqi->base.base);
 800ac04:	69bb      	ldr	r3, [r7, #24]
 800ac06:	697a      	ldr	r2, [r7, #20]
 800ac08:	429a      	cmp	r2, r3
 800ac0a:	d006      	beq.n	800ac1a <txPushSingleFrame+0x132>
 800ac0c:	4b21      	ldr	r3, [pc, #132]	; (800ac94 <txPushSingleFrame+0x1ac>)
 800ac0e:	4a19      	ldr	r2, [pc, #100]	; (800ac74 <txPushSingleFrame+0x18c>)
 800ac10:	f44f 71b9 	mov.w	r1, #370	; 0x172
 800ac14:	4818      	ldr	r0, [pc, #96]	; (800ac78 <txPushSingleFrame+0x190>)
 800ac16:	f003 fb77 	bl	800e308 <__assert_func>
        que->size++;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	689b      	ldr	r3, [r3, #8]
 800ac1e:	1c5a      	adds	r2, r3, #1
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	609a      	str	r2, [r3, #8]
        CANARD_ASSERT(que->size <= que->capacity);
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	689a      	ldr	r2, [r3, #8]
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	429a      	cmp	r2, r3
 800ac2e:	d906      	bls.n	800ac3e <txPushSingleFrame+0x156>
 800ac30:	4b19      	ldr	r3, [pc, #100]	; (800ac98 <txPushSingleFrame+0x1b0>)
 800ac32:	4a10      	ldr	r2, [pc, #64]	; (800ac74 <txPushSingleFrame+0x18c>)
 800ac34:	f44f 71ba 	mov.w	r1, #372	; 0x174
 800ac38:	480f      	ldr	r0, [pc, #60]	; (800ac78 <txPushSingleFrame+0x190>)
 800ac3a:	f003 fb65 	bl	800e308 <__assert_func>
        out = 1;  // One frame enqueued.
 800ac3e:	2301      	movs	r3, #1
 800ac40:	627b      	str	r3, [r7, #36]	; 0x24
 800ac42:	e002      	b.n	800ac4a <txPushSingleFrame+0x162>
    }
    else
    {
        out = -CANARD_ERROR_OUT_OF_MEMORY;
 800ac44:	f06f 0302 	mvn.w	r3, #2
 800ac48:	627b      	str	r3, [r7, #36]	; 0x24
    }
    CANARD_ASSERT((out < 0) || (out == 1));
 800ac4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	db09      	blt.n	800ac64 <txPushSingleFrame+0x17c>
 800ac50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac52:	2b01      	cmp	r3, #1
 800ac54:	d006      	beq.n	800ac64 <txPushSingleFrame+0x17c>
 800ac56:	4b11      	ldr	r3, [pc, #68]	; (800ac9c <txPushSingleFrame+0x1b4>)
 800ac58:	4a06      	ldr	r2, [pc, #24]	; (800ac74 <txPushSingleFrame+0x18c>)
 800ac5a:	f240 117b 	movw	r1, #379	; 0x17b
 800ac5e:	4806      	ldr	r0, [pc, #24]	; (800ac78 <txPushSingleFrame+0x190>)
 800ac60:	f003 fb52 	bl	800e308 <__assert_func>
    return out;
 800ac64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ac66:	4618      	mov	r0, r3
 800ac68:	372c      	adds	r7, #44	; 0x2c
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bd90      	pop	{r4, r7, pc}
 800ac6e:	bf00      	nop
 800ac70:	08012960 	.word	0x08012960
 800ac74:	08013bac 	.word	0x08013bac
 800ac78:	0801279c 	.word	0x0801279c
 800ac7c:	080129bc 	.word	0x080129bc
 800ac80:	080129ec 	.word	0x080129ec
 800ac84:	08012a10 	.word	0x08012a10
 800ac88:	08012a4c 	.word	0x08012a4c
 800ac8c:	0800a531 	.word	0x0800a531
 800ac90:	0800aa95 	.word	0x0800aa95
 800ac94:	08012a64 	.word	0x08012a64
 800ac98:	08012a7c 	.word	0x08012a7c
 800ac9c:	08012a98 	.word	0x08012a98

0800aca0 <txGenerateMultiFrameChain>:
                                                 const CanardMicrosecond deadline_usec,
                                                 const uint32_t          can_id,
                                                 const CanardTransferID  transfer_id,
                                                 const size_t            payload_size,
                                                 const void* const       payload)
{
 800aca0:	b590      	push	{r4, r7, lr}
 800aca2:	b093      	sub	sp, #76	; 0x4c
 800aca4:	af02      	add	r7, sp, #8
 800aca6:	60f8      	str	r0, [r7, #12]
 800aca8:	60b9      	str	r1, [r7, #8]
 800acaa:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT(ins != NULL);
 800acac:	68bb      	ldr	r3, [r7, #8]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d106      	bne.n	800acc0 <txGenerateMultiFrameChain+0x20>
 800acb2:	4b93      	ldr	r3, [pc, #588]	; (800af00 <txGenerateMultiFrameChain+0x260>)
 800acb4:	4a93      	ldr	r2, [pc, #588]	; (800af04 <txGenerateMultiFrameChain+0x264>)
 800acb6:	f44f 71c4 	mov.w	r1, #392	; 0x188
 800acba:	4893      	ldr	r0, [pc, #588]	; (800af08 <txGenerateMultiFrameChain+0x268>)
 800acbc:	f003 fb24 	bl	800e308 <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0U);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d106      	bne.n	800acd4 <txGenerateMultiFrameChain+0x34>
 800acc6:	4b91      	ldr	r3, [pc, #580]	; (800af0c <txGenerateMultiFrameChain+0x26c>)
 800acc8:	4a8e      	ldr	r2, [pc, #568]	; (800af04 <txGenerateMultiFrameChain+0x264>)
 800acca:	f240 1189 	movw	r1, #393	; 0x189
 800acce:	488e      	ldr	r0, [pc, #568]	; (800af08 <txGenerateMultiFrameChain+0x268>)
 800acd0:	f003 fb1a 	bl	800e308 <__assert_func>
    CANARD_ASSERT(payload_size > presentation_layer_mtu);  // Otherwise, a single-frame transfer should be used.
 800acd4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	429a      	cmp	r2, r3
 800acda:	d806      	bhi.n	800acea <txGenerateMultiFrameChain+0x4a>
 800acdc:	4b8c      	ldr	r3, [pc, #560]	; (800af10 <txGenerateMultiFrameChain+0x270>)
 800acde:	4a89      	ldr	r2, [pc, #548]	; (800af04 <txGenerateMultiFrameChain+0x264>)
 800ace0:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 800ace4:	4888      	ldr	r0, [pc, #544]	; (800af08 <txGenerateMultiFrameChain+0x268>)
 800ace6:	f003 fb0f 	bl	800e308 <__assert_func>
    CANARD_ASSERT(payload != NULL);
 800acea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800acec:	2b00      	cmp	r3, #0
 800acee:	d106      	bne.n	800acfe <txGenerateMultiFrameChain+0x5e>
 800acf0:	4b88      	ldr	r3, [pc, #544]	; (800af14 <txGenerateMultiFrameChain+0x274>)
 800acf2:	4a84      	ldr	r2, [pc, #528]	; (800af04 <txGenerateMultiFrameChain+0x264>)
 800acf4:	f240 118b 	movw	r1, #395	; 0x18b
 800acf8:	4883      	ldr	r0, [pc, #524]	; (800af08 <txGenerateMultiFrameChain+0x268>)
 800acfa:	f003 fb05 	bl	800e308 <__assert_func>

    TxChain        out                   = {NULL, NULL, 0};
 800acfe:	2300      	movs	r3, #0
 800ad00:	613b      	str	r3, [r7, #16]
 800ad02:	2300      	movs	r3, #0
 800ad04:	617b      	str	r3, [r7, #20]
 800ad06:	2300      	movs	r3, #0
 800ad08:	61bb      	str	r3, [r7, #24]
    const size_t   payload_size_with_crc = payload_size + CRC_SIZE_BYTES;
 800ad0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ad0c:	3302      	adds	r3, #2
 800ad0e:	62bb      	str	r3, [r7, #40]	; 0x28
    size_t         offset                = 0U;
 800ad10:	2300      	movs	r3, #0
 800ad12:	63fb      	str	r3, [r7, #60]	; 0x3c
    TransferCRC    crc                   = crcAdd(CRC_INITIAL, payload_size, payload);
 800ad14:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ad16:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ad18:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800ad1c:	f7ff fc34 	bl	800a588 <crcAdd>
 800ad20:	4603      	mov	r3, r0
 800ad22:	877b      	strh	r3, [r7, #58]	; 0x3a
    bool           toggle                = INITIAL_TOGGLE_STATE;
 800ad24:	2301      	movs	r3, #1
 800ad26:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    const uint8_t* payload_ptr           = (const uint8_t*) payload;
 800ad2a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ad2c:	637b      	str	r3, [r7, #52]	; 0x34
    while (offset < payload_size_with_crc)
 800ad2e:	e0d4      	b.n	800aeda <txGenerateMultiFrameChain+0x23a>
    {
        out.size++;
 800ad30:	69bb      	ldr	r3, [r7, #24]
 800ad32:	3301      	adds	r3, #1
 800ad34:	61bb      	str	r3, [r7, #24]
        const size_t frame_payload_size_with_tail =
            ((payload_size_with_crc - offset) < presentation_layer_mtu)
 800ad36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ad38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad3a:	1ad3      	subs	r3, r2, r3
                ? txRoundFramePayloadSizeUp((payload_size_with_crc - offset) + 1U)  // Padding in the last frame only.
                : (presentation_layer_mtu + 1U);
 800ad3c:	687a      	ldr	r2, [r7, #4]
 800ad3e:	429a      	cmp	r2, r3
 800ad40:	d908      	bls.n	800ad54 <txGenerateMultiFrameChain+0xb4>
                ? txRoundFramePayloadSizeUp((payload_size_with_crc - offset) + 1U)  // Padding in the last frame only.
 800ad42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ad44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad46:	1ad3      	subs	r3, r2, r3
 800ad48:	3301      	adds	r3, #1
 800ad4a:	4618      	mov	r0, r3
 800ad4c:	f7ff fe1e 	bl	800a98c <txRoundFramePayloadSizeUp>
 800ad50:	4603      	mov	r3, r0
 800ad52:	e001      	b.n	800ad58 <txGenerateMultiFrameChain+0xb8>
                : (presentation_layer_mtu + 1U);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	3301      	adds	r3, #1
        const size_t frame_payload_size_with_tail =
 800ad58:	627b      	str	r3, [r7, #36]	; 0x24
        TxItem* const tqi = txAllocateQueueItem(ins, can_id, deadline_usec, frame_payload_size_with_tail);
 800ad5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad5c:	9300      	str	r3, [sp, #0]
 800ad5e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800ad62:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ad64:	68b8      	ldr	r0, [r7, #8]
 800ad66:	f7ff fe43 	bl	800a9f0 <txAllocateQueueItem>
 800ad6a:	6238      	str	r0, [r7, #32]
        if (NULL == out.head)
 800ad6c:	693b      	ldr	r3, [r7, #16]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d102      	bne.n	800ad78 <txGenerateMultiFrameChain+0xd8>
        {
            out.head = tqi;
 800ad72:	6a3b      	ldr	r3, [r7, #32]
 800ad74:	613b      	str	r3, [r7, #16]
 800ad76:	e002      	b.n	800ad7e <txGenerateMultiFrameChain+0xde>
        }
        else
        {
            // C std, 6.7.2.1.15: A pointer to a structure object <...> points to its initial member, and vice versa.
            // Can't just read tqi->base because tqi may be NULL; https://github.com/OpenCyphal/libcanard/issues/203.
            out.tail->base.next_in_transfer = (CanardTxQueueItem*) tqi;
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	6a3a      	ldr	r2, [r7, #32]
 800ad7c:	611a      	str	r2, [r3, #16]
        }
        out.tail = tqi;
 800ad7e:	6a3b      	ldr	r3, [r7, #32]
 800ad80:	617b      	str	r3, [r7, #20]
        if (NULL == out.tail)
 800ad82:	697b      	ldr	r3, [r7, #20]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	f000 80ae 	beq.w	800aee6 <txGenerateMultiFrameChain+0x246>
        {
            break;
        }

        // Copy the payload into the frame.
        const size_t frame_payload_size = frame_payload_size_with_tail - 1U;
 800ad8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad8c:	3b01      	subs	r3, #1
 800ad8e:	61fb      	str	r3, [r7, #28]
        size_t       frame_offset       = 0U;
 800ad90:	2300      	movs	r3, #0
 800ad92:	633b      	str	r3, [r7, #48]	; 0x30
        if (offset < payload_size)
 800ad94:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ad96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ad98:	429a      	cmp	r2, r3
 800ad9a:	d21c      	bcs.n	800add6 <txGenerateMultiFrameChain+0x136>
        {
            size_t move_size = payload_size - offset;
 800ad9c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ad9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ada0:	1ad3      	subs	r3, r2, r3
 800ada2:	62fb      	str	r3, [r7, #44]	; 0x2c
            if (move_size > frame_payload_size)
 800ada4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ada6:	69fb      	ldr	r3, [r7, #28]
 800ada8:	429a      	cmp	r2, r3
 800adaa:	d901      	bls.n	800adb0 <txGenerateMultiFrameChain+0x110>
            {
                move_size = frame_payload_size;
 800adac:	69fb      	ldr	r3, [r7, #28]
 800adae:	62fb      	str	r3, [r7, #44]	; 0x2c
            }
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            // SonarQube incorrectly detects a buffer overflow here.
            (void) memcpy(&out.tail->payload_buffer[0], payload_ptr, move_size);  // NOLINT NOSONAR
 800adb0:	697b      	ldr	r3, [r7, #20]
 800adb2:	3330      	adds	r3, #48	; 0x30
 800adb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800adb6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800adb8:	4618      	mov	r0, r3
 800adba:	f004 f9a6 	bl	800f10a <memcpy>
            frame_offset = frame_offset + move_size;
 800adbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800adc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adc2:	4413      	add	r3, r2
 800adc4:	633b      	str	r3, [r7, #48]	; 0x30
            offset += move_size;
 800adc6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800adc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adca:	4413      	add	r3, r2
 800adcc:	63fb      	str	r3, [r7, #60]	; 0x3c
            payload_ptr += move_size;
 800adce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800add0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800add2:	4413      	add	r3, r2
 800add4:	637b      	str	r3, [r7, #52]	; 0x34
        }

        // Handle the last frame of the transfer: it is special because it also contains padding and CRC.
        if (offset >= payload_size)
 800add6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800add8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800adda:	429a      	cmp	r2, r3
 800addc:	d343      	bcc.n	800ae66 <txGenerateMultiFrameChain+0x1c6>
        {
            // Insert padding -- only in the last frame. Don't forget to include padding into the CRC.
            while ((frame_offset + CRC_SIZE_BYTES) < frame_payload_size)
 800adde:	e00f      	b.n	800ae00 <txGenerateMultiFrameChain+0x160>
            {
                out.tail->payload_buffer[frame_offset] = PADDING_BYTE_VALUE;
 800ade0:	697a      	ldr	r2, [r7, #20]
 800ade2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ade4:	4413      	add	r3, r2
 800ade6:	3330      	adds	r3, #48	; 0x30
 800ade8:	2200      	movs	r2, #0
 800adea:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 800adec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adee:	3301      	adds	r3, #1
 800adf0:	633b      	str	r3, [r7, #48]	; 0x30
                crc = crcAddByte(crc, PADDING_BYTE_VALUE);
 800adf2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800adf4:	2100      	movs	r1, #0
 800adf6:	4618      	mov	r0, r3
 800adf8:	f7ff fba6 	bl	800a548 <crcAddByte>
 800adfc:	4603      	mov	r3, r0
 800adfe:	877b      	strh	r3, [r7, #58]	; 0x3a
            while ((frame_offset + CRC_SIZE_BYTES) < frame_payload_size)
 800ae00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae02:	3302      	adds	r3, #2
 800ae04:	69fa      	ldr	r2, [r7, #28]
 800ae06:	429a      	cmp	r2, r3
 800ae08:	d8ea      	bhi.n	800ade0 <txGenerateMultiFrameChain+0x140>
            }

            // Insert the CRC.
            if ((frame_offset < frame_payload_size) && (offset == payload_size))
 800ae0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ae0c:	69fb      	ldr	r3, [r7, #28]
 800ae0e:	429a      	cmp	r2, r3
 800ae10:	d213      	bcs.n	800ae3a <txGenerateMultiFrameChain+0x19a>
 800ae12:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ae14:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ae16:	429a      	cmp	r2, r3
 800ae18:	d10f      	bne.n	800ae3a <txGenerateMultiFrameChain+0x19a>
            {
                // SonarQube incorrectly detects a buffer overflow here.
                out.tail->payload_buffer[frame_offset] = (uint8_t) (crc >> BITS_PER_BYTE);  // NOSONAR
 800ae1a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800ae1c:	0a1b      	lsrs	r3, r3, #8
 800ae1e:	b29b      	uxth	r3, r3
 800ae20:	697a      	ldr	r2, [r7, #20]
 800ae22:	b2d9      	uxtb	r1, r3
 800ae24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae26:	4413      	add	r3, r2
 800ae28:	3330      	adds	r3, #48	; 0x30
 800ae2a:	460a      	mov	r2, r1
 800ae2c:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 800ae2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae30:	3301      	adds	r3, #1
 800ae32:	633b      	str	r3, [r7, #48]	; 0x30
                ++offset;
 800ae34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae36:	3301      	adds	r3, #1
 800ae38:	63fb      	str	r3, [r7, #60]	; 0x3c
            }
            if ((frame_offset < frame_payload_size) && (offset > payload_size))
 800ae3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ae3c:	69fb      	ldr	r3, [r7, #28]
 800ae3e:	429a      	cmp	r2, r3
 800ae40:	d211      	bcs.n	800ae66 <txGenerateMultiFrameChain+0x1c6>
 800ae42:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ae44:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ae46:	429a      	cmp	r2, r3
 800ae48:	d90d      	bls.n	800ae66 <txGenerateMultiFrameChain+0x1c6>
            {
                out.tail->payload_buffer[frame_offset] = (uint8_t) (crc & BYTE_MAX);
 800ae4a:	697a      	ldr	r2, [r7, #20]
 800ae4c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800ae4e:	b2d9      	uxtb	r1, r3
 800ae50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae52:	4413      	add	r3, r2
 800ae54:	3330      	adds	r3, #48	; 0x30
 800ae56:	460a      	mov	r2, r1
 800ae58:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 800ae5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae5c:	3301      	adds	r3, #1
 800ae5e:	633b      	str	r3, [r7, #48]	; 0x30
                ++offset;
 800ae60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae62:	3301      	adds	r3, #1
 800ae64:	63fb      	str	r3, [r7, #60]	; 0x3c
            }
        }

        // Finalize the frame.
        CANARD_ASSERT((frame_offset + 1U) == out.tail->base.frame.payload_size);
 800ae66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae68:	1c5a      	adds	r2, r3, #1
 800ae6a:	697b      	ldr	r3, [r7, #20]
 800ae6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae6e:	429a      	cmp	r2, r3
 800ae70:	d006      	beq.n	800ae80 <txGenerateMultiFrameChain+0x1e0>
 800ae72:	4b29      	ldr	r3, [pc, #164]	; (800af18 <txGenerateMultiFrameChain+0x278>)
 800ae74:	4a23      	ldr	r2, [pc, #140]	; (800af04 <txGenerateMultiFrameChain+0x264>)
 800ae76:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 800ae7a:	4823      	ldr	r0, [pc, #140]	; (800af08 <txGenerateMultiFrameChain+0x268>)
 800ae7c:	f003 fa44 	bl	800e308 <__assert_func>
        // SonarQube incorrectly detects a buffer overflow here.
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
            txMakeTailByte(out.head == out.tail, offset >= payload_size_with_crc, toggle, transfer_id);
 800ae80:	693a      	ldr	r2, [r7, #16]
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	429a      	cmp	r2, r3
 800ae86:	bf0c      	ite	eq
 800ae88:	2301      	moveq	r3, #1
 800ae8a:	2300      	movne	r3, #0
 800ae8c:	b2d8      	uxtb	r0, r3
 800ae8e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ae90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae92:	429a      	cmp	r2, r3
 800ae94:	bf2c      	ite	cs
 800ae96:	2301      	movcs	r3, #1
 800ae98:	2300      	movcc	r3, #0
 800ae9a:	b2d9      	uxtb	r1, r3
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
 800ae9c:	697c      	ldr	r4, [r7, #20]
            txMakeTailByte(out.head == out.tail, offset >= payload_size_with_crc, toggle, transfer_id);
 800ae9e:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800aea2:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 800aea6:	f7ff fd2f 	bl	800a908 <txMakeTailByte>
 800aeaa:	4603      	mov	r3, r0
 800aeac:	461a      	mov	r2, r3
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
 800aeae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aeb0:	4423      	add	r3, r4
 800aeb2:	3330      	adds	r3, #48	; 0x30
 800aeb4:	701a      	strb	r2, [r3, #0]
        toggle = !toggle;
 800aeb6:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	bf14      	ite	ne
 800aebe:	2301      	movne	r3, #1
 800aec0:	2300      	moveq	r3, #0
 800aec2:	b2db      	uxtb	r3, r3
 800aec4:	f083 0301 	eor.w	r3, r3, #1
 800aec8:	b2db      	uxtb	r3, r3
 800aeca:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 800aece:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800aed2:	f003 0301 	and.w	r3, r3, #1
 800aed6:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    while (offset < payload_size_with_crc)
 800aeda:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800aedc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aede:	429a      	cmp	r2, r3
 800aee0:	f4ff af26 	bcc.w	800ad30 <txGenerateMultiFrameChain+0x90>
 800aee4:	e000      	b.n	800aee8 <txGenerateMultiFrameChain+0x248>
            break;
 800aee6:	bf00      	nop
    }
    return out;
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	461c      	mov	r4, r3
 800aeec:	f107 0310 	add.w	r3, r7, #16
 800aef0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800aef4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800aef8:	68f8      	ldr	r0, [r7, #12]
 800aefa:	3744      	adds	r7, #68	; 0x44
 800aefc:	46bd      	mov	sp, r7
 800aefe:	bd90      	pop	{r4, r7, pc}
 800af00:	08012960 	.word	0x08012960
 800af04:	08013c7c 	.word	0x08013c7c
 800af08:	0801279c 	.word	0x0801279c
 800af0c:	08012ab0 	.word	0x08012ab0
 800af10:	08012acc 	.word	0x08012acc
 800af14:	08012a4c 	.word	0x08012a4c
 800af18:	08012af4 	.word	0x08012af4

0800af1c <txPushMultiFrame>:
                                        const CanardMicrosecond deadline_usec,
                                        const uint32_t          can_id,
                                        const CanardTransferID  transfer_id,
                                        const size_t            payload_size,
                                        const void* const       payload)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b094      	sub	sp, #80	; 0x50
 800af20:	af06      	add	r7, sp, #24
 800af22:	60f8      	str	r0, [r7, #12]
 800af24:	60b9      	str	r1, [r7, #8]
 800af26:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT((ins != NULL) && (que != NULL));
 800af28:	68bb      	ldr	r3, [r7, #8]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d002      	beq.n	800af34 <txPushMultiFrame+0x18>
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d106      	bne.n	800af42 <txPushMultiFrame+0x26>
 800af34:	4b65      	ldr	r3, [pc, #404]	; (800b0cc <txPushMultiFrame+0x1b0>)
 800af36:	4a66      	ldr	r2, [pc, #408]	; (800b0d0 <txPushMultiFrame+0x1b4>)
 800af38:	f240 11ed 	movw	r1, #493	; 0x1ed
 800af3c:	4865      	ldr	r0, [pc, #404]	; (800b0d4 <txPushMultiFrame+0x1b8>)
 800af3e:	f003 f9e3 	bl	800e308 <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0U);
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d106      	bne.n	800af56 <txPushMultiFrame+0x3a>
 800af48:	4b63      	ldr	r3, [pc, #396]	; (800b0d8 <txPushMultiFrame+0x1bc>)
 800af4a:	4a61      	ldr	r2, [pc, #388]	; (800b0d0 <txPushMultiFrame+0x1b4>)
 800af4c:	f44f 71f7 	mov.w	r1, #494	; 0x1ee
 800af50:	4860      	ldr	r0, [pc, #384]	; (800b0d4 <txPushMultiFrame+0x1b8>)
 800af52:	f003 f9d9 	bl	800e308 <__assert_func>
    CANARD_ASSERT(payload_size > presentation_layer_mtu);  // Otherwise, a single-frame transfer should be used.
 800af56:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	429a      	cmp	r2, r3
 800af5c:	d806      	bhi.n	800af6c <txPushMultiFrame+0x50>
 800af5e:	4b5f      	ldr	r3, [pc, #380]	; (800b0dc <txPushMultiFrame+0x1c0>)
 800af60:	4a5b      	ldr	r2, [pc, #364]	; (800b0d0 <txPushMultiFrame+0x1b4>)
 800af62:	f240 11ef 	movw	r1, #495	; 0x1ef
 800af66:	485b      	ldr	r0, [pc, #364]	; (800b0d4 <txPushMultiFrame+0x1b8>)
 800af68:	f003 f9ce 	bl	800e308 <__assert_func>

    int32_t      out                   = 0;  // The number of frames enqueued or negated error.
 800af6c:	2300      	movs	r3, #0
 800af6e:	637b      	str	r3, [r7, #52]	; 0x34
    const size_t payload_size_with_crc = payload_size + CRC_SIZE_BYTES;
 800af70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af72:	3302      	adds	r3, #2
 800af74:	62bb      	str	r3, [r7, #40]	; 0x28
    const size_t num_frames = ((payload_size_with_crc + presentation_layer_mtu) - 1U) / presentation_layer_mtu;
 800af76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	4413      	add	r3, r2
 800af7c:	1e5a      	subs	r2, r3, #1
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	fbb2 f3f3 	udiv	r3, r2, r3
 800af84:	627b      	str	r3, [r7, #36]	; 0x24
    CANARD_ASSERT(num_frames >= 2);
 800af86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af88:	2b01      	cmp	r3, #1
 800af8a:	d806      	bhi.n	800af9a <txPushMultiFrame+0x7e>
 800af8c:	4b54      	ldr	r3, [pc, #336]	; (800b0e0 <txPushMultiFrame+0x1c4>)
 800af8e:	4a50      	ldr	r2, [pc, #320]	; (800b0d0 <txPushMultiFrame+0x1b4>)
 800af90:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800af94:	484f      	ldr	r0, [pc, #316]	; (800b0d4 <txPushMultiFrame+0x1b8>)
 800af96:	f003 f9b7 	bl	800e308 <__assert_func>
    if ((que->size + num_frames) <= que->capacity)  // Bail early if we can see that we won't fit anyway.
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	689a      	ldr	r2, [r3, #8]
 800af9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afa0:	441a      	add	r2, r3
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	429a      	cmp	r2, r3
 800afa8:	d87b      	bhi.n	800b0a2 <txPushMultiFrame+0x186>
    {
        const TxChain sq = txGenerateMultiFrameChain(ins,
 800afaa:	f107 0010 	add.w	r0, r7, #16
 800afae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800afb0:	9305      	str	r3, [sp, #20]
 800afb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800afb4:	9304      	str	r3, [sp, #16]
 800afb6:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800afba:	9303      	str	r3, [sp, #12]
 800afbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800afbe:	9302      	str	r3, [sp, #8]
 800afc0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800afc4:	e9cd 2300 	strd	r2, r3, [sp]
 800afc8:	687a      	ldr	r2, [r7, #4]
 800afca:	68b9      	ldr	r1, [r7, #8]
 800afcc:	f7ff fe68 	bl	800aca0 <txGenerateMultiFrameChain>
                                                     deadline_usec,
                                                     can_id,
                                                     transfer_id,
                                                     payload_size,
                                                     payload);
        if (sq.tail != NULL)
 800afd0:	697b      	ldr	r3, [r7, #20]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d051      	beq.n	800b07a <txPushMultiFrame+0x15e>
        {
            CanardTxQueueItem* next = &sq.head->base;
 800afd6:	693b      	ldr	r3, [r7, #16]
 800afd8:	633b      	str	r3, [r7, #48]	; 0x30
            do
            {
                const CanardTreeNode* const res =
                    cavlSearch(&que->root, &next->base, &txAVLPredicate, &avlTrivialFactory);
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	f103 000c 	add.w	r0, r3, #12
 800afe0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800afe2:	4b40      	ldr	r3, [pc, #256]	; (800b0e4 <txPushMultiFrame+0x1c8>)
 800afe4:	4a40      	ldr	r2, [pc, #256]	; (800b0e8 <txPushMultiFrame+0x1cc>)
 800afe6:	f7ff f8f3 	bl	800a1d0 <cavlSearch>
 800afea:	61f8      	str	r0, [r7, #28]
                (void) res;
                CANARD_ASSERT(res == &next->base);
 800afec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afee:	69fa      	ldr	r2, [r7, #28]
 800aff0:	429a      	cmp	r2, r3
 800aff2:	d006      	beq.n	800b002 <txPushMultiFrame+0xe6>
 800aff4:	4b3d      	ldr	r3, [pc, #244]	; (800b0ec <txPushMultiFrame+0x1d0>)
 800aff6:	4a36      	ldr	r2, [pc, #216]	; (800b0d0 <txPushMultiFrame+0x1b4>)
 800aff8:	f240 2106 	movw	r1, #518	; 0x206
 800affc:	4835      	ldr	r0, [pc, #212]	; (800b0d4 <txPushMultiFrame+0x1b8>)
 800affe:	f003 f983 	bl	800e308 <__assert_func>
                CANARD_ASSERT(que->root != NULL);
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	68db      	ldr	r3, [r3, #12]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d106      	bne.n	800b018 <txPushMultiFrame+0xfc>
 800b00a:	4b39      	ldr	r3, [pc, #228]	; (800b0f0 <txPushMultiFrame+0x1d4>)
 800b00c:	4a30      	ldr	r2, [pc, #192]	; (800b0d0 <txPushMultiFrame+0x1b4>)
 800b00e:	f240 2107 	movw	r1, #519	; 0x207
 800b012:	4830      	ldr	r0, [pc, #192]	; (800b0d4 <txPushMultiFrame+0x1b8>)
 800b014:	f003 f978 	bl	800e308 <__assert_func>
                next = next->next_in_transfer;
 800b018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b01a:	691b      	ldr	r3, [r3, #16]
 800b01c:	633b      	str	r3, [r7, #48]	; 0x30
            } while (next != NULL);
 800b01e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b020:	2b00      	cmp	r3, #0
 800b022:	d1da      	bne.n	800afda <txPushMultiFrame+0xbe>
            CANARD_ASSERT(num_frames == sq.size);
 800b024:	69bb      	ldr	r3, [r7, #24]
 800b026:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b028:	429a      	cmp	r2, r3
 800b02a:	d006      	beq.n	800b03a <txPushMultiFrame+0x11e>
 800b02c:	4b31      	ldr	r3, [pc, #196]	; (800b0f4 <txPushMultiFrame+0x1d8>)
 800b02e:	4a28      	ldr	r2, [pc, #160]	; (800b0d0 <txPushMultiFrame+0x1b4>)
 800b030:	f240 210a 	movw	r1, #522	; 0x20a
 800b034:	4827      	ldr	r0, [pc, #156]	; (800b0d4 <txPushMultiFrame+0x1b8>)
 800b036:	f003 f967 	bl	800e308 <__assert_func>
            que->size += sq.size;
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	689a      	ldr	r2, [r3, #8]
 800b03e:	69bb      	ldr	r3, [r7, #24]
 800b040:	441a      	add	r2, r3
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	609a      	str	r2, [r3, #8]
            CANARD_ASSERT(que->size <= que->capacity);
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	689a      	ldr	r2, [r3, #8]
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	429a      	cmp	r2, r3
 800b050:	d906      	bls.n	800b060 <txPushMultiFrame+0x144>
 800b052:	4b29      	ldr	r3, [pc, #164]	; (800b0f8 <txPushMultiFrame+0x1dc>)
 800b054:	4a1e      	ldr	r2, [pc, #120]	; (800b0d0 <txPushMultiFrame+0x1b4>)
 800b056:	f44f 7103 	mov.w	r1, #524	; 0x20c
 800b05a:	481e      	ldr	r0, [pc, #120]	; (800b0d4 <txPushMultiFrame+0x1b8>)
 800b05c:	f003 f954 	bl	800e308 <__assert_func>
            CANARD_ASSERT((sq.size + 0ULL) <= INT32_MAX);  // +0 is to suppress warning.
 800b060:	69bb      	ldr	r3, [r7, #24]
 800b062:	2b00      	cmp	r3, #0
 800b064:	da06      	bge.n	800b074 <txPushMultiFrame+0x158>
 800b066:	4b25      	ldr	r3, [pc, #148]	; (800b0fc <txPushMultiFrame+0x1e0>)
 800b068:	4a19      	ldr	r2, [pc, #100]	; (800b0d0 <txPushMultiFrame+0x1b4>)
 800b06a:	f240 210d 	movw	r1, #525	; 0x20d
 800b06e:	4819      	ldr	r0, [pc, #100]	; (800b0d4 <txPushMultiFrame+0x1b8>)
 800b070:	f003 f94a 	bl	800e308 <__assert_func>
            out = (int32_t) sq.size;
 800b074:	69bb      	ldr	r3, [r7, #24]
 800b076:	637b      	str	r3, [r7, #52]	; 0x34
 800b078:	e016      	b.n	800b0a8 <txPushMultiFrame+0x18c>
        }
        else
        {
            out                     = -CANARD_ERROR_OUT_OF_MEMORY;
 800b07a:	f06f 0302 	mvn.w	r3, #2
 800b07e:	637b      	str	r3, [r7, #52]	; 0x34
            CanardTxQueueItem* head = &sq.head->base;
 800b080:	693b      	ldr	r3, [r7, #16]
 800b082:	62fb      	str	r3, [r7, #44]	; 0x2c
            while (head != NULL)
 800b084:	e009      	b.n	800b09a <txPushMultiFrame+0x17e>
            {
                CanardTxQueueItem* const next = head->next_in_transfer;
 800b086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b088:	691b      	ldr	r3, [r3, #16]
 800b08a:	623b      	str	r3, [r7, #32]
                ins->memory_free(ins, head);
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	68db      	ldr	r3, [r3, #12]
 800b090:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b092:	68b8      	ldr	r0, [r7, #8]
 800b094:	4798      	blx	r3
                head = next;
 800b096:	6a3b      	ldr	r3, [r7, #32]
 800b098:	62fb      	str	r3, [r7, #44]	; 0x2c
            while (head != NULL)
 800b09a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d1f2      	bne.n	800b086 <txPushMultiFrame+0x16a>
 800b0a0:	e002      	b.n	800b0a8 <txPushMultiFrame+0x18c>
            }
        }
    }
    else  // We predict that we're going to run out of queue, don't bother serializing the transfer.
    {
        out = -CANARD_ERROR_OUT_OF_MEMORY;
 800b0a2:	f06f 0302 	mvn.w	r3, #2
 800b0a6:	637b      	str	r3, [r7, #52]	; 0x34
    }
    CANARD_ASSERT((out < 0) || (out >= 2));
 800b0a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	db09      	blt.n	800b0c2 <txPushMultiFrame+0x1a6>
 800b0ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0b0:	2b01      	cmp	r3, #1
 800b0b2:	dc06      	bgt.n	800b0c2 <txPushMultiFrame+0x1a6>
 800b0b4:	4b12      	ldr	r3, [pc, #72]	; (800b100 <txPushMultiFrame+0x1e4>)
 800b0b6:	4a06      	ldr	r2, [pc, #24]	; (800b0d0 <txPushMultiFrame+0x1b4>)
 800b0b8:	f44f 7108 	mov.w	r1, #544	; 0x220
 800b0bc:	4805      	ldr	r0, [pc, #20]	; (800b0d4 <txPushMultiFrame+0x1b8>)
 800b0be:	f003 f923 	bl	800e308 <__assert_func>
    return out;
 800b0c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	3738      	adds	r7, #56	; 0x38
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	bd80      	pop	{r7, pc}
 800b0cc:	08012b30 	.word	0x08012b30
 800b0d0:	08013c68 	.word	0x08013c68
 800b0d4:	0801279c 	.word	0x0801279c
 800b0d8:	08012ab0 	.word	0x08012ab0
 800b0dc:	08012acc 	.word	0x08012acc
 800b0e0:	08012b60 	.word	0x08012b60
 800b0e4:	0800a531 	.word	0x0800a531
 800b0e8:	0800aa95 	.word	0x0800aa95
 800b0ec:	08012b70 	.word	0x08012b70
 800b0f0:	08012b84 	.word	0x08012b84
 800b0f4:	08012ba0 	.word	0x08012ba0
 800b0f8:	08012a7c 	.word	0x08012a7c
 800b0fc:	08012bb8 	.word	0x08012bb8
 800b100:	08012bdc 	.word	0x08012bdc

0800b104 <rxTryParseFrame>:

/// Returns truth if the frame is valid and parsed successfully. False if the frame is not a valid Cyphal/CAN frame.
CANARD_PRIVATE bool rxTryParseFrame(const CanardMicrosecond  timestamp_usec,
                                    const CanardFrame* const frame,
                                    RxFrameModel* const      out)
{
 800b104:	b580      	push	{r7, lr}
 800b106:	b088      	sub	sp, #32
 800b108:	af00      	add	r7, sp, #0
 800b10a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800b10e:	607a      	str	r2, [r7, #4]
 800b110:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(frame != NULL);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d106      	bne.n	800b126 <rxTryParseFrame+0x22>
 800b118:	4b96      	ldr	r3, [pc, #600]	; (800b374 <rxTryParseFrame+0x270>)
 800b11a:	4a97      	ldr	r2, [pc, #604]	; (800b378 <rxTryParseFrame+0x274>)
 800b11c:	f240 214f 	movw	r1, #591	; 0x24f
 800b120:	4896      	ldr	r0, [pc, #600]	; (800b37c <rxTryParseFrame+0x278>)
 800b122:	f003 f8f1 	bl	800e308 <__assert_func>
    CANARD_ASSERT(frame->extended_can_id <= CAN_EXT_ID_MASK);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b12e:	d306      	bcc.n	800b13e <rxTryParseFrame+0x3a>
 800b130:	4b93      	ldr	r3, [pc, #588]	; (800b380 <rxTryParseFrame+0x27c>)
 800b132:	4a91      	ldr	r2, [pc, #580]	; (800b378 <rxTryParseFrame+0x274>)
 800b134:	f44f 7114 	mov.w	r1, #592	; 0x250
 800b138:	4890      	ldr	r0, [pc, #576]	; (800b37c <rxTryParseFrame+0x278>)
 800b13a:	f003 f8e5 	bl	800e308 <__assert_func>
    CANARD_ASSERT(out != NULL);
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	2b00      	cmp	r3, #0
 800b142:	d106      	bne.n	800b152 <rxTryParseFrame+0x4e>
 800b144:	4b8f      	ldr	r3, [pc, #572]	; (800b384 <rxTryParseFrame+0x280>)
 800b146:	4a8c      	ldr	r2, [pc, #560]	; (800b378 <rxTryParseFrame+0x274>)
 800b148:	f240 2151 	movw	r1, #593	; 0x251
 800b14c:	488b      	ldr	r0, [pc, #556]	; (800b37c <rxTryParseFrame+0x278>)
 800b14e:	f003 f8db 	bl	800e308 <__assert_func>
    bool valid = false;
 800b152:	2300      	movs	r3, #0
 800b154:	77fb      	strb	r3, [r7, #31]
    if (frame->payload_size > 0)
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	685b      	ldr	r3, [r3, #4]
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	f000 8105 	beq.w	800b36a <rxTryParseFrame+0x266>
    {
        CANARD_ASSERT(frame->payload != NULL);
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	689b      	ldr	r3, [r3, #8]
 800b164:	2b00      	cmp	r3, #0
 800b166:	d106      	bne.n	800b176 <rxTryParseFrame+0x72>
 800b168:	4b87      	ldr	r3, [pc, #540]	; (800b388 <rxTryParseFrame+0x284>)
 800b16a:	4a83      	ldr	r2, [pc, #524]	; (800b378 <rxTryParseFrame+0x274>)
 800b16c:	f240 2155 	movw	r1, #597	; 0x255
 800b170:	4882      	ldr	r0, [pc, #520]	; (800b37c <rxTryParseFrame+0x278>)
 800b172:	f003 f8c9 	bl	800e308 <__assert_func>
        out->timestamp_usec = timestamp_usec;
 800b176:	6839      	ldr	r1, [r7, #0]
 800b178:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b17c:	e9c1 2300 	strd	r2, r3, [r1]

        // CAN ID parsing.
        const uint32_t can_id = frame->extended_can_id;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	61bb      	str	r3, [r7, #24]
        out->priority         = (CanardPriority) ((can_id >> OFFSET_PRIORITY) & CANARD_PRIORITY_MAX);
 800b186:	69bb      	ldr	r3, [r7, #24]
 800b188:	0e9b      	lsrs	r3, r3, #26
 800b18a:	b2db      	uxtb	r3, r3
 800b18c:	f003 0307 	and.w	r3, r3, #7
 800b190:	b2da      	uxtb	r2, r3
 800b192:	683b      	ldr	r3, [r7, #0]
 800b194:	721a      	strb	r2, [r3, #8]
        out->source_node_id   = (CanardNodeID) (can_id & CANARD_NODE_ID_MAX);
 800b196:	69bb      	ldr	r3, [r7, #24]
 800b198:	b2db      	uxtb	r3, r3
 800b19a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b19e:	b2da      	uxtb	r2, r3
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	731a      	strb	r2, [r3, #12]
        if (0 == (can_id & FLAG_SERVICE_NOT_MESSAGE))
 800b1a4:	69bb      	ldr	r3, [r7, #24]
 800b1a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d128      	bne.n	800b200 <rxTryParseFrame+0xfc>
        {
            out->transfer_kind = CanardTransferKindMessage;
 800b1ae:	683b      	ldr	r3, [r7, #0]
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	725a      	strb	r2, [r3, #9]
            out->port_id       = (CanardPortID) ((can_id >> OFFSET_SUBJECT_ID) & CANARD_SUBJECT_ID_MAX);
 800b1b4:	69bb      	ldr	r3, [r7, #24]
 800b1b6:	0a1b      	lsrs	r3, r3, #8
 800b1b8:	b29b      	uxth	r3, r3
 800b1ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b1be:	b29a      	uxth	r2, r3
 800b1c0:	683b      	ldr	r3, [r7, #0]
 800b1c2:	815a      	strh	r2, [r3, #10]
            if ((can_id & FLAG_ANONYMOUS_MESSAGE) != 0)
 800b1c4:	69bb      	ldr	r3, [r7, #24]
 800b1c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d002      	beq.n	800b1d4 <rxTryParseFrame+0xd0>
            {
                out->source_node_id = CANARD_NODE_ID_UNSET;
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	22ff      	movs	r2, #255	; 0xff
 800b1d2:	731a      	strb	r2, [r3, #12]
            }
            out->destination_node_id = CANARD_NODE_ID_UNSET;
 800b1d4:	683b      	ldr	r3, [r7, #0]
 800b1d6:	22ff      	movs	r2, #255	; 0xff
 800b1d8:	735a      	strb	r2, [r3, #13]
            // Reserved bits may be unreserved in the future.
            valid = (0 == (can_id & FLAG_RESERVED_23)) && (0 == (can_id & FLAG_RESERVED_07));
 800b1da:	69bb      	ldr	r3, [r7, #24]
 800b1dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d106      	bne.n	800b1f2 <rxTryParseFrame+0xee>
 800b1e4:	69bb      	ldr	r3, [r7, #24]
 800b1e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d101      	bne.n	800b1f2 <rxTryParseFrame+0xee>
 800b1ee:	2301      	movs	r3, #1
 800b1f0:	e000      	b.n	800b1f4 <rxTryParseFrame+0xf0>
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	77fb      	strb	r3, [r7, #31]
 800b1f6:	7ffb      	ldrb	r3, [r7, #31]
 800b1f8:	f003 0301 	and.w	r3, r3, #1
 800b1fc:	77fb      	strb	r3, [r7, #31]
 800b1fe:	e02c      	b.n	800b25a <rxTryParseFrame+0x156>
        }
        else
        {
            out->transfer_kind =
                ((can_id & FLAG_REQUEST_NOT_RESPONSE) != 0) ? CanardTransferKindRequest : CanardTransferKindResponse;
 800b200:	69bb      	ldr	r3, [r7, #24]
 800b202:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b206:	2b00      	cmp	r3, #0
 800b208:	d001      	beq.n	800b20e <rxTryParseFrame+0x10a>
 800b20a:	2202      	movs	r2, #2
 800b20c:	e000      	b.n	800b210 <rxTryParseFrame+0x10c>
 800b20e:	2201      	movs	r2, #1
            out->transfer_kind =
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	725a      	strb	r2, [r3, #9]
            out->port_id             = (CanardPortID) ((can_id >> OFFSET_SERVICE_ID) & CANARD_SERVICE_ID_MAX);
 800b214:	69bb      	ldr	r3, [r7, #24]
 800b216:	0b9b      	lsrs	r3, r3, #14
 800b218:	b29b      	uxth	r3, r3
 800b21a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b21e:	b29a      	uxth	r2, r3
 800b220:	683b      	ldr	r3, [r7, #0]
 800b222:	815a      	strh	r2, [r3, #10]
            out->destination_node_id = (CanardNodeID) ((can_id >> OFFSET_DST_NODE_ID) & CANARD_NODE_ID_MAX);
 800b224:	69bb      	ldr	r3, [r7, #24]
 800b226:	09db      	lsrs	r3, r3, #7
 800b228:	b2db      	uxtb	r3, r3
 800b22a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b22e:	b2da      	uxtb	r2, r3
 800b230:	683b      	ldr	r3, [r7, #0]
 800b232:	735a      	strb	r2, [r3, #13]
            // The reserved bit may be unreserved in the future. It may be used to extend the service-ID to 10 bits.
            // Per Specification, source cannot be the same as the destination.
            valid = (0 == (can_id & FLAG_RESERVED_23)) && (out->source_node_id != out->destination_node_id);
 800b234:	69bb      	ldr	r3, [r7, #24]
 800b236:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d107      	bne.n	800b24e <rxTryParseFrame+0x14a>
 800b23e:	683b      	ldr	r3, [r7, #0]
 800b240:	7b1a      	ldrb	r2, [r3, #12]
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	7b5b      	ldrb	r3, [r3, #13]
 800b246:	429a      	cmp	r2, r3
 800b248:	d001      	beq.n	800b24e <rxTryParseFrame+0x14a>
 800b24a:	2301      	movs	r3, #1
 800b24c:	e000      	b.n	800b250 <rxTryParseFrame+0x14c>
 800b24e:	2300      	movs	r3, #0
 800b250:	77fb      	strb	r3, [r7, #31]
 800b252:	7ffb      	ldrb	r3, [r7, #31]
 800b254:	f003 0301 	and.w	r3, r3, #1
 800b258:	77fb      	strb	r3, [r7, #31]
        }

        // Payload parsing.
        out->payload_size = frame->payload_size - 1U;  // Cut off the tail byte.
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	685b      	ldr	r3, [r3, #4]
 800b25e:	1e5a      	subs	r2, r3, #1
 800b260:	683b      	ldr	r3, [r7, #0]
 800b262:	615a      	str	r2, [r3, #20]
        out->payload      = frame->payload;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	689a      	ldr	r2, [r3, #8]
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	619a      	str	r2, [r3, #24]

        // Tail byte parsing.
        // Intentional violation of MISRA: pointer arithmetics is required to locate the tail byte. Unavoidable.
        const uint8_t tail     = *(((const uint8_t*) out->payload) + out->payload_size);  // NOSONAR
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	699a      	ldr	r2, [r3, #24]
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	695b      	ldr	r3, [r3, #20]
 800b274:	4413      	add	r3, r2
 800b276:	781b      	ldrb	r3, [r3, #0]
 800b278:	75fb      	strb	r3, [r7, #23]
        out->transfer_id       = tail & CANARD_TRANSFER_ID_MAX;
 800b27a:	7dfb      	ldrb	r3, [r7, #23]
 800b27c:	f003 031f 	and.w	r3, r3, #31
 800b280:	b2da      	uxtb	r2, r3
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	739a      	strb	r2, [r3, #14]
        out->start_of_transfer = ((tail & TAIL_START_OF_TRANSFER) != 0);
 800b286:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b28a:	b2db      	uxtb	r3, r3
 800b28c:	09db      	lsrs	r3, r3, #7
 800b28e:	b2da      	uxtb	r2, r3
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	73da      	strb	r2, [r3, #15]
        out->end_of_transfer   = ((tail & TAIL_END_OF_TRANSFER) != 0);
 800b294:	7dfb      	ldrb	r3, [r7, #23]
 800b296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	bf14      	ite	ne
 800b29e:	2301      	movne	r3, #1
 800b2a0:	2300      	moveq	r3, #0
 800b2a2:	b2da      	uxtb	r2, r3
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	741a      	strb	r2, [r3, #16]
        out->toggle            = ((tail & TAIL_TOGGLE) != 0);
 800b2a8:	7dfb      	ldrb	r3, [r7, #23]
 800b2aa:	f003 0320 	and.w	r3, r3, #32
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	bf14      	ite	ne
 800b2b2:	2301      	movne	r3, #1
 800b2b4:	2300      	moveq	r3, #0
 800b2b6:	b2da      	uxtb	r2, r3
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	745a      	strb	r2, [r3, #17]

        // Final validation.
        // Protocol version check: if SOT is set, then the toggle shall also be set.
        valid = valid && ((!out->start_of_transfer) || (INITIAL_TOGGLE_STATE == out->toggle));
 800b2bc:	7ffb      	ldrb	r3, [r7, #31]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d00c      	beq.n	800b2dc <rxTryParseFrame+0x1d8>
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	7bdb      	ldrb	r3, [r3, #15]
 800b2c6:	f083 0301 	eor.w	r3, r3, #1
 800b2ca:	b2db      	uxtb	r3, r3
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d103      	bne.n	800b2d8 <rxTryParseFrame+0x1d4>
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	7c5b      	ldrb	r3, [r3, #17]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d001      	beq.n	800b2dc <rxTryParseFrame+0x1d8>
 800b2d8:	2301      	movs	r3, #1
 800b2da:	e000      	b.n	800b2de <rxTryParseFrame+0x1da>
 800b2dc:	2300      	movs	r3, #0
 800b2de:	77fb      	strb	r3, [r7, #31]
 800b2e0:	7ffb      	ldrb	r3, [r7, #31]
 800b2e2:	f003 0301 	and.w	r3, r3, #1
 800b2e6:	77fb      	strb	r3, [r7, #31]
        // Anonymous transfers can be only single-frame transfers.
        valid = valid &&
 800b2e8:	7ffb      	ldrb	r3, [r7, #31]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d00d      	beq.n	800b30a <rxTryParseFrame+0x206>
                ((out->start_of_transfer && out->end_of_transfer) || (CANARD_NODE_ID_UNSET != out->source_node_id));
 800b2ee:	683b      	ldr	r3, [r7, #0]
 800b2f0:	7bdb      	ldrb	r3, [r3, #15]
        valid = valid &&
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d003      	beq.n	800b2fe <rxTryParseFrame+0x1fa>
                ((out->start_of_transfer && out->end_of_transfer) || (CANARD_NODE_ID_UNSET != out->source_node_id));
 800b2f6:	683b      	ldr	r3, [r7, #0]
 800b2f8:	7c1b      	ldrb	r3, [r3, #16]
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d103      	bne.n	800b306 <rxTryParseFrame+0x202>
 800b2fe:	683b      	ldr	r3, [r7, #0]
 800b300:	7b1b      	ldrb	r3, [r3, #12]
 800b302:	2bff      	cmp	r3, #255	; 0xff
 800b304:	d001      	beq.n	800b30a <rxTryParseFrame+0x206>
        valid = valid &&
 800b306:	2301      	movs	r3, #1
 800b308:	e000      	b.n	800b30c <rxTryParseFrame+0x208>
 800b30a:	2300      	movs	r3, #0
 800b30c:	77fb      	strb	r3, [r7, #31]
 800b30e:	7ffb      	ldrb	r3, [r7, #31]
 800b310:	f003 0301 	and.w	r3, r3, #1
 800b314:	77fb      	strb	r3, [r7, #31]
        // Non-last frames of a multi-frame transfer shall utilize the MTU fully.
        valid = valid && ((out->payload_size >= MFT_NON_LAST_FRAME_PAYLOAD_MIN) || out->end_of_transfer);
 800b316:	7ffb      	ldrb	r3, [r7, #31]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d009      	beq.n	800b330 <rxTryParseFrame+0x22c>
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	695b      	ldr	r3, [r3, #20]
 800b320:	2b06      	cmp	r3, #6
 800b322:	d803      	bhi.n	800b32c <rxTryParseFrame+0x228>
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	7c1b      	ldrb	r3, [r3, #16]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d001      	beq.n	800b330 <rxTryParseFrame+0x22c>
 800b32c:	2301      	movs	r3, #1
 800b32e:	e000      	b.n	800b332 <rxTryParseFrame+0x22e>
 800b330:	2300      	movs	r3, #0
 800b332:	77fb      	strb	r3, [r7, #31]
 800b334:	7ffb      	ldrb	r3, [r7, #31]
 800b336:	f003 0301 	and.w	r3, r3, #1
 800b33a:	77fb      	strb	r3, [r7, #31]
        // A frame that is a part of a multi-frame transfer cannot be empty (tail byte not included).
        valid = valid && ((out->payload_size > 0) || (out->start_of_transfer && out->end_of_transfer));
 800b33c:	7ffb      	ldrb	r3, [r7, #31]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d00d      	beq.n	800b35e <rxTryParseFrame+0x25a>
 800b342:	683b      	ldr	r3, [r7, #0]
 800b344:	695b      	ldr	r3, [r3, #20]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d107      	bne.n	800b35a <rxTryParseFrame+0x256>
 800b34a:	683b      	ldr	r3, [r7, #0]
 800b34c:	7bdb      	ldrb	r3, [r3, #15]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d005      	beq.n	800b35e <rxTryParseFrame+0x25a>
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	7c1b      	ldrb	r3, [r3, #16]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d001      	beq.n	800b35e <rxTryParseFrame+0x25a>
 800b35a:	2301      	movs	r3, #1
 800b35c:	e000      	b.n	800b360 <rxTryParseFrame+0x25c>
 800b35e:	2300      	movs	r3, #0
 800b360:	77fb      	strb	r3, [r7, #31]
 800b362:	7ffb      	ldrb	r3, [r7, #31]
 800b364:	f003 0301 	and.w	r3, r3, #1
 800b368:	77fb      	strb	r3, [r7, #31]
    }
    return valid;
 800b36a:	7ffb      	ldrb	r3, [r7, #31]
}
 800b36c:	4618      	mov	r0, r3
 800b36e:	3720      	adds	r7, #32
 800b370:	46bd      	mov	sp, r7
 800b372:	bd80      	pop	{r7, pc}
 800b374:	08012bf4 	.word	0x08012bf4
 800b378:	08013cb8 	.word	0x08013cb8
 800b37c:	0801279c 	.word	0x0801279c
 800b380:	08012c0c 	.word	0x08012c0c
 800b384:	08012c3c 	.word	0x08012c3c
 800b388:	08012c50 	.word	0x08012c50

0800b38c <rxInitTransferMetadataFromFrame>:

CANARD_PRIVATE void rxInitTransferMetadataFromFrame(const RxFrameModel* const     frame,
                                                    CanardTransferMetadata* const out_transfer)
{
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b082      	sub	sp, #8
 800b390:	af00      	add	r7, sp, #0
 800b392:	6078      	str	r0, [r7, #4]
 800b394:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(frame != NULL);
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d106      	bne.n	800b3aa <rxInitTransferMetadataFromFrame+0x1e>
 800b39c:	4b19      	ldr	r3, [pc, #100]	; (800b404 <rxInitTransferMetadataFromFrame+0x78>)
 800b39e:	4a1a      	ldr	r2, [pc, #104]	; (800b408 <rxInitTransferMetadataFromFrame+0x7c>)
 800b3a0:	f44f 7124 	mov.w	r1, #656	; 0x290
 800b3a4:	4819      	ldr	r0, [pc, #100]	; (800b40c <rxInitTransferMetadataFromFrame+0x80>)
 800b3a6:	f002 ffaf 	bl	800e308 <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	699b      	ldr	r3, [r3, #24]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d106      	bne.n	800b3c0 <rxInitTransferMetadataFromFrame+0x34>
 800b3b2:	4b17      	ldr	r3, [pc, #92]	; (800b410 <rxInitTransferMetadataFromFrame+0x84>)
 800b3b4:	4a14      	ldr	r2, [pc, #80]	; (800b408 <rxInitTransferMetadataFromFrame+0x7c>)
 800b3b6:	f240 2191 	movw	r1, #657	; 0x291
 800b3ba:	4814      	ldr	r0, [pc, #80]	; (800b40c <rxInitTransferMetadataFromFrame+0x80>)
 800b3bc:	f002 ffa4 	bl	800e308 <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 800b3c0:	683b      	ldr	r3, [r7, #0]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d106      	bne.n	800b3d4 <rxInitTransferMetadataFromFrame+0x48>
 800b3c6:	4b13      	ldr	r3, [pc, #76]	; (800b414 <rxInitTransferMetadataFromFrame+0x88>)
 800b3c8:	4a0f      	ldr	r2, [pc, #60]	; (800b408 <rxInitTransferMetadataFromFrame+0x7c>)
 800b3ca:	f240 2192 	movw	r1, #658	; 0x292
 800b3ce:	480f      	ldr	r0, [pc, #60]	; (800b40c <rxInitTransferMetadataFromFrame+0x80>)
 800b3d0:	f002 ff9a 	bl	800e308 <__assert_func>
    out_transfer->priority       = frame->priority;
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	7a1a      	ldrb	r2, [r3, #8]
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	701a      	strb	r2, [r3, #0]
    out_transfer->transfer_kind  = frame->transfer_kind;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	7a5a      	ldrb	r2, [r3, #9]
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	705a      	strb	r2, [r3, #1]
    out_transfer->port_id        = frame->port_id;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	895a      	ldrh	r2, [r3, #10]
 800b3e8:	683b      	ldr	r3, [r7, #0]
 800b3ea:	805a      	strh	r2, [r3, #2]
    out_transfer->remote_node_id = frame->source_node_id;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	7b1a      	ldrb	r2, [r3, #12]
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	711a      	strb	r2, [r3, #4]
    out_transfer->transfer_id    = frame->transfer_id;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	7b9a      	ldrb	r2, [r3, #14]
 800b3f8:	683b      	ldr	r3, [r7, #0]
 800b3fa:	715a      	strb	r2, [r3, #5]
}
 800b3fc:	bf00      	nop
 800b3fe:	3708      	adds	r7, #8
 800b400:	46bd      	mov	sp, r7
 800b402:	bd80      	pop	{r7, pc}
 800b404:	08012bf4 	.word	0x08012bf4
 800b408:	08013d64 	.word	0x08013d64
 800b40c:	0801279c 	.word	0x0801279c
 800b410:	08012c50 	.word	0x08012c50
 800b414:	08012c70 	.word	0x08012c70

0800b418 <rxComputeTransferIDDifference>:

/// The implementation is borrowed from the Specification.
CANARD_PRIVATE uint8_t rxComputeTransferIDDifference(const uint8_t a, const uint8_t b)
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b084      	sub	sp, #16
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	4603      	mov	r3, r0
 800b420:	460a      	mov	r2, r1
 800b422:	71fb      	strb	r3, [r7, #7]
 800b424:	4613      	mov	r3, r2
 800b426:	71bb      	strb	r3, [r7, #6]
    CANARD_ASSERT(a <= CANARD_TRANSFER_ID_MAX);
 800b428:	79fb      	ldrb	r3, [r7, #7]
 800b42a:	2b1f      	cmp	r3, #31
 800b42c:	d906      	bls.n	800b43c <rxComputeTransferIDDifference+0x24>
 800b42e:	4b15      	ldr	r3, [pc, #84]	; (800b484 <rxComputeTransferIDDifference+0x6c>)
 800b430:	4a15      	ldr	r2, [pc, #84]	; (800b488 <rxComputeTransferIDDifference+0x70>)
 800b432:	f240 219d 	movw	r1, #669	; 0x29d
 800b436:	4815      	ldr	r0, [pc, #84]	; (800b48c <rxComputeTransferIDDifference+0x74>)
 800b438:	f002 ff66 	bl	800e308 <__assert_func>
    CANARD_ASSERT(b <= CANARD_TRANSFER_ID_MAX);
 800b43c:	79bb      	ldrb	r3, [r7, #6]
 800b43e:	2b1f      	cmp	r3, #31
 800b440:	d906      	bls.n	800b450 <rxComputeTransferIDDifference+0x38>
 800b442:	4b13      	ldr	r3, [pc, #76]	; (800b490 <rxComputeTransferIDDifference+0x78>)
 800b444:	4a10      	ldr	r2, [pc, #64]	; (800b488 <rxComputeTransferIDDifference+0x70>)
 800b446:	f240 219e 	movw	r1, #670	; 0x29e
 800b44a:	4810      	ldr	r0, [pc, #64]	; (800b48c <rxComputeTransferIDDifference+0x74>)
 800b44c:	f002 ff5c 	bl	800e308 <__assert_func>
    int16_t diff = (int16_t) (((int16_t) a) - ((int16_t) b));
 800b450:	79fb      	ldrb	r3, [r7, #7]
 800b452:	b29a      	uxth	r2, r3
 800b454:	79bb      	ldrb	r3, [r7, #6]
 800b456:	b29b      	uxth	r3, r3
 800b458:	1ad3      	subs	r3, r2, r3
 800b45a:	b29b      	uxth	r3, r3
 800b45c:	81fb      	strh	r3, [r7, #14]
    if (diff < 0)
 800b45e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b462:	2b00      	cmp	r3, #0
 800b464:	da07      	bge.n	800b476 <rxComputeTransferIDDifference+0x5e>
    {
        const uint8_t modulo = 1U << CANARD_TRANSFER_ID_BIT_LENGTH;
 800b466:	2320      	movs	r3, #32
 800b468:	737b      	strb	r3, [r7, #13]
        diff                 = (int16_t) (diff + (int16_t) modulo);
 800b46a:	7b7b      	ldrb	r3, [r7, #13]
 800b46c:	b29a      	uxth	r2, r3
 800b46e:	89fb      	ldrh	r3, [r7, #14]
 800b470:	4413      	add	r3, r2
 800b472:	b29b      	uxth	r3, r3
 800b474:	81fb      	strh	r3, [r7, #14]
    }
    return (uint8_t) diff;
 800b476:	89fb      	ldrh	r3, [r7, #14]
 800b478:	b2db      	uxtb	r3, r3
}
 800b47a:	4618      	mov	r0, r3
 800b47c:	3710      	adds	r7, #16
 800b47e:	46bd      	mov	sp, r7
 800b480:	bd80      	pop	{r7, pc}
 800b482:	bf00      	nop
 800b484:	08012c8c 	.word	0x08012c8c
 800b488:	08013d00 	.word	0x08013d00
 800b48c:	0801279c 	.word	0x0801279c
 800b490:	08012ca4 	.word	0x08012ca4

0800b494 <rxSessionWritePayload>:
CANARD_PRIVATE int8_t rxSessionWritePayload(CanardInstance* const          ins,
                                            CanardInternalRxSession* const rxs,
                                            const size_t                   extent,
                                            const size_t                   payload_size,
                                            const void* const              payload)
{
 800b494:	b580      	push	{r7, lr}
 800b496:	b086      	sub	sp, #24
 800b498:	af00      	add	r7, sp, #0
 800b49a:	60f8      	str	r0, [r7, #12]
 800b49c:	60b9      	str	r1, [r7, #8]
 800b49e:	607a      	str	r2, [r7, #4]
 800b4a0:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d106      	bne.n	800b4b6 <rxSessionWritePayload+0x22>
 800b4a8:	4b67      	ldr	r3, [pc, #412]	; (800b648 <rxSessionWritePayload+0x1b4>)
 800b4aa:	4a68      	ldr	r2, [pc, #416]	; (800b64c <rxSessionWritePayload+0x1b8>)
 800b4ac:	f240 21ae 	movw	r1, #686	; 0x2ae
 800b4b0:	4867      	ldr	r0, [pc, #412]	; (800b650 <rxSessionWritePayload+0x1bc>)
 800b4b2:	f002 ff29 	bl	800e308 <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 800b4b6:	68bb      	ldr	r3, [r7, #8]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d106      	bne.n	800b4ca <rxSessionWritePayload+0x36>
 800b4bc:	4b65      	ldr	r3, [pc, #404]	; (800b654 <rxSessionWritePayload+0x1c0>)
 800b4be:	4a63      	ldr	r2, [pc, #396]	; (800b64c <rxSessionWritePayload+0x1b8>)
 800b4c0:	f240 21af 	movw	r1, #687	; 0x2af
 800b4c4:	4862      	ldr	r0, [pc, #392]	; (800b650 <rxSessionWritePayload+0x1bc>)
 800b4c6:	f002 ff1f 	bl	800e308 <__assert_func>
    CANARD_ASSERT((payload != NULL) || (payload_size == 0U));
 800b4ca:	6a3b      	ldr	r3, [r7, #32]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d109      	bne.n	800b4e4 <rxSessionWritePayload+0x50>
 800b4d0:	683b      	ldr	r3, [r7, #0]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d006      	beq.n	800b4e4 <rxSessionWritePayload+0x50>
 800b4d6:	4b60      	ldr	r3, [pc, #384]	; (800b658 <rxSessionWritePayload+0x1c4>)
 800b4d8:	4a5c      	ldr	r2, [pc, #368]	; (800b64c <rxSessionWritePayload+0x1b8>)
 800b4da:	f44f 712c 	mov.w	r1, #688	; 0x2b0
 800b4de:	485c      	ldr	r0, [pc, #368]	; (800b650 <rxSessionWritePayload+0x1bc>)
 800b4e0:	f002 ff12 	bl	800e308 <__assert_func>
    CANARD_ASSERT(rxs->payload_size <= extent);  // This invariant is enforced by the subscription logic.
 800b4e4:	68bb      	ldr	r3, [r7, #8]
 800b4e6:	68db      	ldr	r3, [r3, #12]
 800b4e8:	687a      	ldr	r2, [r7, #4]
 800b4ea:	429a      	cmp	r2, r3
 800b4ec:	d206      	bcs.n	800b4fc <rxSessionWritePayload+0x68>
 800b4ee:	4b5b      	ldr	r3, [pc, #364]	; (800b65c <rxSessionWritePayload+0x1c8>)
 800b4f0:	4a56      	ldr	r2, [pc, #344]	; (800b64c <rxSessionWritePayload+0x1b8>)
 800b4f2:	f240 21b1 	movw	r1, #689	; 0x2b1
 800b4f6:	4856      	ldr	r0, [pc, #344]	; (800b650 <rxSessionWritePayload+0x1bc>)
 800b4f8:	f002 ff06 	bl	800e308 <__assert_func>
    CANARD_ASSERT(rxs->payload_size <= rxs->total_payload_size);
 800b4fc:	68bb      	ldr	r3, [r7, #8]
 800b4fe:	68da      	ldr	r2, [r3, #12]
 800b500:	68bb      	ldr	r3, [r7, #8]
 800b502:	689b      	ldr	r3, [r3, #8]
 800b504:	429a      	cmp	r2, r3
 800b506:	d906      	bls.n	800b516 <rxSessionWritePayload+0x82>
 800b508:	4b55      	ldr	r3, [pc, #340]	; (800b660 <rxSessionWritePayload+0x1cc>)
 800b50a:	4a50      	ldr	r2, [pc, #320]	; (800b64c <rxSessionWritePayload+0x1b8>)
 800b50c:	f240 21b2 	movw	r1, #690	; 0x2b2
 800b510:	484f      	ldr	r0, [pc, #316]	; (800b650 <rxSessionWritePayload+0x1bc>)
 800b512:	f002 fef9 	bl	800e308 <__assert_func>

    rxs->total_payload_size += payload_size;
 800b516:	68bb      	ldr	r3, [r7, #8]
 800b518:	689a      	ldr	r2, [r3, #8]
 800b51a:	683b      	ldr	r3, [r7, #0]
 800b51c:	441a      	add	r2, r3
 800b51e:	68bb      	ldr	r3, [r7, #8]
 800b520:	609a      	str	r2, [r3, #8]

    // Allocate the payload lazily, as late as possible.
    if ((NULL == rxs->payload) && (extent > 0U))
 800b522:	68bb      	ldr	r3, [r7, #8]
 800b524:	691b      	ldr	r3, [r3, #16]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d115      	bne.n	800b556 <rxSessionWritePayload+0xc2>
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d012      	beq.n	800b556 <rxSessionWritePayload+0xc2>
    {
        CANARD_ASSERT(rxs->payload_size == 0);
 800b530:	68bb      	ldr	r3, [r7, #8]
 800b532:	68db      	ldr	r3, [r3, #12]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d006      	beq.n	800b546 <rxSessionWritePayload+0xb2>
 800b538:	4b4a      	ldr	r3, [pc, #296]	; (800b664 <rxSessionWritePayload+0x1d0>)
 800b53a:	4a44      	ldr	r2, [pc, #272]	; (800b64c <rxSessionWritePayload+0x1b8>)
 800b53c:	f240 21b9 	movw	r1, #697	; 0x2b9
 800b540:	4843      	ldr	r0, [pc, #268]	; (800b650 <rxSessionWritePayload+0x1bc>)
 800b542:	f002 fee1 	bl	800e308 <__assert_func>
        rxs->payload = ins->memory_allocate(ins, extent);
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	689b      	ldr	r3, [r3, #8]
 800b54a:	6879      	ldr	r1, [r7, #4]
 800b54c:	68f8      	ldr	r0, [r7, #12]
 800b54e:	4798      	blx	r3
 800b550:	4602      	mov	r2, r0
 800b552:	68bb      	ldr	r3, [r7, #8]
 800b554:	611a      	str	r2, [r3, #16]
    }

    int8_t out = 0;
 800b556:	2300      	movs	r3, #0
 800b558:	75fb      	strb	r3, [r7, #23]
    if (rxs->payload != NULL)
 800b55a:	68bb      	ldr	r3, [r7, #8]
 800b55c:	691b      	ldr	r3, [r3, #16]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d04e      	beq.n	800b600 <rxSessionWritePayload+0x16c>
    {
        // Copy the payload into the contiguous buffer. Apply the implicit truncation rule if necessary.
        size_t bytes_to_copy = payload_size;
 800b562:	683b      	ldr	r3, [r7, #0]
 800b564:	613b      	str	r3, [r7, #16]
        if ((rxs->payload_size + bytes_to_copy) > extent)
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	68da      	ldr	r2, [r3, #12]
 800b56a:	693b      	ldr	r3, [r7, #16]
 800b56c:	4413      	add	r3, r2
 800b56e:	687a      	ldr	r2, [r7, #4]
 800b570:	429a      	cmp	r2, r3
 800b572:	d229      	bcs.n	800b5c8 <rxSessionWritePayload+0x134>
        {
            CANARD_ASSERT(rxs->payload_size <= extent);
 800b574:	68bb      	ldr	r3, [r7, #8]
 800b576:	68db      	ldr	r3, [r3, #12]
 800b578:	687a      	ldr	r2, [r7, #4]
 800b57a:	429a      	cmp	r2, r3
 800b57c:	d206      	bcs.n	800b58c <rxSessionWritePayload+0xf8>
 800b57e:	4b37      	ldr	r3, [pc, #220]	; (800b65c <rxSessionWritePayload+0x1c8>)
 800b580:	4a32      	ldr	r2, [pc, #200]	; (800b64c <rxSessionWritePayload+0x1b8>)
 800b582:	f44f 7131 	mov.w	r1, #708	; 0x2c4
 800b586:	4832      	ldr	r0, [pc, #200]	; (800b650 <rxSessionWritePayload+0x1bc>)
 800b588:	f002 febe 	bl	800e308 <__assert_func>
            bytes_to_copy = extent - rxs->payload_size;
 800b58c:	68bb      	ldr	r3, [r7, #8]
 800b58e:	68db      	ldr	r3, [r3, #12]
 800b590:	687a      	ldr	r2, [r7, #4]
 800b592:	1ad3      	subs	r3, r2, r3
 800b594:	613b      	str	r3, [r7, #16]
            CANARD_ASSERT((rxs->payload_size + bytes_to_copy) == extent);
 800b596:	68bb      	ldr	r3, [r7, #8]
 800b598:	68da      	ldr	r2, [r3, #12]
 800b59a:	693b      	ldr	r3, [r7, #16]
 800b59c:	4413      	add	r3, r2
 800b59e:	687a      	ldr	r2, [r7, #4]
 800b5a0:	429a      	cmp	r2, r3
 800b5a2:	d006      	beq.n	800b5b2 <rxSessionWritePayload+0x11e>
 800b5a4:	4b30      	ldr	r3, [pc, #192]	; (800b668 <rxSessionWritePayload+0x1d4>)
 800b5a6:	4a29      	ldr	r2, [pc, #164]	; (800b64c <rxSessionWritePayload+0x1b8>)
 800b5a8:	f240 21c6 	movw	r1, #710	; 0x2c6
 800b5ac:	4828      	ldr	r0, [pc, #160]	; (800b650 <rxSessionWritePayload+0x1bc>)
 800b5ae:	f002 feab 	bl	800e308 <__assert_func>
            CANARD_ASSERT(bytes_to_copy < payload_size);
 800b5b2:	693a      	ldr	r2, [r7, #16]
 800b5b4:	683b      	ldr	r3, [r7, #0]
 800b5b6:	429a      	cmp	r2, r3
 800b5b8:	d306      	bcc.n	800b5c8 <rxSessionWritePayload+0x134>
 800b5ba:	4b2c      	ldr	r3, [pc, #176]	; (800b66c <rxSessionWritePayload+0x1d8>)
 800b5bc:	4a23      	ldr	r2, [pc, #140]	; (800b64c <rxSessionWritePayload+0x1b8>)
 800b5be:	f240 21c7 	movw	r1, #711	; 0x2c7
 800b5c2:	4823      	ldr	r0, [pc, #140]	; (800b650 <rxSessionWritePayload+0x1bc>)
 800b5c4:	f002 fea0 	bl	800e308 <__assert_func>
        // the other one is the search of the matching subscription state.
        // Excepting these two cases, the entire RX pipeline contains neither loops nor recursion.
        // Intentional violation of MISRA: indexing on a pointer. This is done to avoid pointer arithmetics.
        // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
        // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
        (void) memcpy(&rxs->payload[rxs->payload_size], payload, bytes_to_copy);  // NOLINT NOSONAR
 800b5c8:	68bb      	ldr	r3, [r7, #8]
 800b5ca:	691a      	ldr	r2, [r3, #16]
 800b5cc:	68bb      	ldr	r3, [r7, #8]
 800b5ce:	68db      	ldr	r3, [r3, #12]
 800b5d0:	4413      	add	r3, r2
 800b5d2:	693a      	ldr	r2, [r7, #16]
 800b5d4:	6a39      	ldr	r1, [r7, #32]
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	f003 fd97 	bl	800f10a <memcpy>
        rxs->payload_size += bytes_to_copy;
 800b5dc:	68bb      	ldr	r3, [r7, #8]
 800b5de:	68da      	ldr	r2, [r3, #12]
 800b5e0:	693b      	ldr	r3, [r7, #16]
 800b5e2:	441a      	add	r2, r3
 800b5e4:	68bb      	ldr	r3, [r7, #8]
 800b5e6:	60da      	str	r2, [r3, #12]
        CANARD_ASSERT(rxs->payload_size <= extent);
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	68db      	ldr	r3, [r3, #12]
 800b5ec:	687a      	ldr	r2, [r7, #4]
 800b5ee:	429a      	cmp	r2, r3
 800b5f0:	d219      	bcs.n	800b626 <rxSessionWritePayload+0x192>
 800b5f2:	4b1a      	ldr	r3, [pc, #104]	; (800b65c <rxSessionWritePayload+0x1c8>)
 800b5f4:	4a15      	ldr	r2, [pc, #84]	; (800b64c <rxSessionWritePayload+0x1b8>)
 800b5f6:	f240 21d1 	movw	r1, #721	; 0x2d1
 800b5fa:	4815      	ldr	r0, [pc, #84]	; (800b650 <rxSessionWritePayload+0x1bc>)
 800b5fc:	f002 fe84 	bl	800e308 <__assert_func>
    }
    else
    {
        CANARD_ASSERT(rxs->payload_size == 0);
 800b600:	68bb      	ldr	r3, [r7, #8]
 800b602:	68db      	ldr	r3, [r3, #12]
 800b604:	2b00      	cmp	r3, #0
 800b606:	d006      	beq.n	800b616 <rxSessionWritePayload+0x182>
 800b608:	4b16      	ldr	r3, [pc, #88]	; (800b664 <rxSessionWritePayload+0x1d0>)
 800b60a:	4a10      	ldr	r2, [pc, #64]	; (800b64c <rxSessionWritePayload+0x1b8>)
 800b60c:	f240 21d5 	movw	r1, #725	; 0x2d5
 800b610:	480f      	ldr	r0, [pc, #60]	; (800b650 <rxSessionWritePayload+0x1bc>)
 800b612:	f002 fe79 	bl	800e308 <__assert_func>
        out = (extent > 0U) ? -CANARD_ERROR_OUT_OF_MEMORY : 0;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d002      	beq.n	800b622 <rxSessionWritePayload+0x18e>
 800b61c:	f06f 0302 	mvn.w	r3, #2
 800b620:	e000      	b.n	800b624 <rxSessionWritePayload+0x190>
 800b622:	2300      	movs	r3, #0
 800b624:	75fb      	strb	r3, [r7, #23]
    }
    CANARD_ASSERT(out <= 0);
 800b626:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	dd06      	ble.n	800b63c <rxSessionWritePayload+0x1a8>
 800b62e:	4b10      	ldr	r3, [pc, #64]	; (800b670 <rxSessionWritePayload+0x1dc>)
 800b630:	4a06      	ldr	r2, [pc, #24]	; (800b64c <rxSessionWritePayload+0x1b8>)
 800b632:	f44f 7136 	mov.w	r1, #728	; 0x2d8
 800b636:	4806      	ldr	r0, [pc, #24]	; (800b650 <rxSessionWritePayload+0x1bc>)
 800b638:	f002 fe66 	bl	800e308 <__assert_func>
    return out;
 800b63c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b640:	4618      	mov	r0, r3
 800b642:	3718      	adds	r7, #24
 800b644:	46bd      	mov	sp, r7
 800b646:	bd80      	pop	{r7, pc}
 800b648:	08012960 	.word	0x08012960
 800b64c:	08013d38 	.word	0x08013d38
 800b650:	0801279c 	.word	0x0801279c
 800b654:	08012cbc 	.word	0x08012cbc
 800b658:	08012858 	.word	0x08012858
 800b65c:	08012cd0 	.word	0x08012cd0
 800b660:	08012cec 	.word	0x08012cec
 800b664:	08012d1c 	.word	0x08012d1c
 800b668:	08012d34 	.word	0x08012d34
 800b66c:	08012d64 	.word	0x08012d64
 800b670:	08012d84 	.word	0x08012d84

0800b674 <rxSessionRestart>:

CANARD_PRIVATE void rxSessionRestart(CanardInstance* const ins, CanardInternalRxSession* const rxs)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b082      	sub	sp, #8
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
 800b67c:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d106      	bne.n	800b692 <rxSessionRestart+0x1e>
 800b684:	4b1a      	ldr	r3, [pc, #104]	; (800b6f0 <rxSessionRestart+0x7c>)
 800b686:	4a1b      	ldr	r2, [pc, #108]	; (800b6f4 <rxSessionRestart+0x80>)
 800b688:	f240 21de 	movw	r1, #734	; 0x2de
 800b68c:	481a      	ldr	r0, [pc, #104]	; (800b6f8 <rxSessionRestart+0x84>)
 800b68e:	f002 fe3b 	bl	800e308 <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 800b692:	683b      	ldr	r3, [r7, #0]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d106      	bne.n	800b6a6 <rxSessionRestart+0x32>
 800b698:	4b18      	ldr	r3, [pc, #96]	; (800b6fc <rxSessionRestart+0x88>)
 800b69a:	4a16      	ldr	r2, [pc, #88]	; (800b6f4 <rxSessionRestart+0x80>)
 800b69c:	f240 21df 	movw	r1, #735	; 0x2df
 800b6a0:	4815      	ldr	r0, [pc, #84]	; (800b6f8 <rxSessionRestart+0x84>)
 800b6a2:	f002 fe31 	bl	800e308 <__assert_func>
    ins->memory_free(ins, rxs->payload);  // May be NULL, which is OK.
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	68db      	ldr	r3, [r3, #12]
 800b6aa:	683a      	ldr	r2, [r7, #0]
 800b6ac:	6912      	ldr	r2, [r2, #16]
 800b6ae:	4611      	mov	r1, r2
 800b6b0:	6878      	ldr	r0, [r7, #4]
 800b6b2:	4798      	blx	r3
    rxs->total_payload_size = 0U;
 800b6b4:	683b      	ldr	r3, [r7, #0]
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	609a      	str	r2, [r3, #8]
    rxs->payload_size       = 0U;
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	2200      	movs	r2, #0
 800b6be:	60da      	str	r2, [r3, #12]
    rxs->payload            = NULL;
 800b6c0:	683b      	ldr	r3, [r7, #0]
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	611a      	str	r2, [r3, #16]
    rxs->calculated_crc     = CRC_INITIAL;
 800b6c6:	683b      	ldr	r3, [r7, #0]
 800b6c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b6cc:	829a      	strh	r2, [r3, #20]
    rxs->transfer_id        = (CanardTransferID) ((rxs->transfer_id + 1U) & CANARD_TRANSFER_ID_MAX);
 800b6ce:	683b      	ldr	r3, [r7, #0]
 800b6d0:	7d9b      	ldrb	r3, [r3, #22]
 800b6d2:	3301      	adds	r3, #1
 800b6d4:	b2db      	uxtb	r3, r3
 800b6d6:	f003 031f 	and.w	r3, r3, #31
 800b6da:	b2da      	uxtb	r2, r3
 800b6dc:	683b      	ldr	r3, [r7, #0]
 800b6de:	759a      	strb	r2, [r3, #22]
    // The transport index is retained.
    rxs->toggle = INITIAL_TOGGLE_STATE;
 800b6e0:	683b      	ldr	r3, [r7, #0]
 800b6e2:	2201      	movs	r2, #1
 800b6e4:	761a      	strb	r2, [r3, #24]
}
 800b6e6:	bf00      	nop
 800b6e8:	3708      	adds	r7, #8
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	bd80      	pop	{r7, pc}
 800b6ee:	bf00      	nop
 800b6f0:	08012960 	.word	0x08012960
 800b6f4:	08013d50 	.word	0x08013d50
 800b6f8:	0801279c 	.word	0x0801279c
 800b6fc:	08012cbc 	.word	0x08012cbc

0800b700 <rxSessionAcceptFrame>:
CANARD_PRIVATE int8_t rxSessionAcceptFrame(CanardInstance* const          ins,
                                           CanardInternalRxSession* const rxs,
                                           const RxFrameModel* const      frame,
                                           const size_t                   extent,
                                           CanardRxTransfer* const        out_transfer)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b088      	sub	sp, #32
 800b704:	af02      	add	r7, sp, #8
 800b706:	60f8      	str	r0, [r7, #12]
 800b708:	60b9      	str	r1, [r7, #8]
 800b70a:	607a      	str	r2, [r7, #4]
 800b70c:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d106      	bne.n	800b722 <rxSessionAcceptFrame+0x22>
 800b714:	4b81      	ldr	r3, [pc, #516]	; (800b91c <rxSessionAcceptFrame+0x21c>)
 800b716:	4a82      	ldr	r2, [pc, #520]	; (800b920 <rxSessionAcceptFrame+0x220>)
 800b718:	f44f 713c 	mov.w	r1, #752	; 0x2f0
 800b71c:	4881      	ldr	r0, [pc, #516]	; (800b924 <rxSessionAcceptFrame+0x224>)
 800b71e:	f002 fdf3 	bl	800e308 <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 800b722:	68bb      	ldr	r3, [r7, #8]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d106      	bne.n	800b736 <rxSessionAcceptFrame+0x36>
 800b728:	4b7f      	ldr	r3, [pc, #508]	; (800b928 <rxSessionAcceptFrame+0x228>)
 800b72a:	4a7d      	ldr	r2, [pc, #500]	; (800b920 <rxSessionAcceptFrame+0x220>)
 800b72c:	f240 21f1 	movw	r1, #753	; 0x2f1
 800b730:	487c      	ldr	r0, [pc, #496]	; (800b924 <rxSessionAcceptFrame+0x224>)
 800b732:	f002 fde9 	bl	800e308 <__assert_func>
    CANARD_ASSERT(frame != NULL);
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d106      	bne.n	800b74a <rxSessionAcceptFrame+0x4a>
 800b73c:	4b7b      	ldr	r3, [pc, #492]	; (800b92c <rxSessionAcceptFrame+0x22c>)
 800b73e:	4a78      	ldr	r2, [pc, #480]	; (800b920 <rxSessionAcceptFrame+0x220>)
 800b740:	f240 21f2 	movw	r1, #754	; 0x2f2
 800b744:	4877      	ldr	r0, [pc, #476]	; (800b924 <rxSessionAcceptFrame+0x224>)
 800b746:	f002 fddf 	bl	800e308 <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	699b      	ldr	r3, [r3, #24]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d106      	bne.n	800b760 <rxSessionAcceptFrame+0x60>
 800b752:	4b77      	ldr	r3, [pc, #476]	; (800b930 <rxSessionAcceptFrame+0x230>)
 800b754:	4a72      	ldr	r2, [pc, #456]	; (800b920 <rxSessionAcceptFrame+0x220>)
 800b756:	f240 21f3 	movw	r1, #755	; 0x2f3
 800b75a:	4872      	ldr	r0, [pc, #456]	; (800b924 <rxSessionAcceptFrame+0x224>)
 800b75c:	f002 fdd4 	bl	800e308 <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	7b9b      	ldrb	r3, [r3, #14]
 800b764:	2b1f      	cmp	r3, #31
 800b766:	d906      	bls.n	800b776 <rxSessionAcceptFrame+0x76>
 800b768:	4b72      	ldr	r3, [pc, #456]	; (800b934 <rxSessionAcceptFrame+0x234>)
 800b76a:	4a6d      	ldr	r2, [pc, #436]	; (800b920 <rxSessionAcceptFrame+0x220>)
 800b76c:	f44f 713d 	mov.w	r1, #756	; 0x2f4
 800b770:	486c      	ldr	r0, [pc, #432]	; (800b924 <rxSessionAcceptFrame+0x224>)
 800b772:	f002 fdc9 	bl	800e308 <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 800b776:	6a3b      	ldr	r3, [r7, #32]
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d106      	bne.n	800b78a <rxSessionAcceptFrame+0x8a>
 800b77c:	4b6e      	ldr	r3, [pc, #440]	; (800b938 <rxSessionAcceptFrame+0x238>)
 800b77e:	4a68      	ldr	r2, [pc, #416]	; (800b920 <rxSessionAcceptFrame+0x220>)
 800b780:	f240 21f5 	movw	r1, #757	; 0x2f5
 800b784:	4867      	ldr	r0, [pc, #412]	; (800b924 <rxSessionAcceptFrame+0x224>)
 800b786:	f002 fdbf 	bl	800e308 <__assert_func>

    if (frame->start_of_transfer)  // The transfer timestamp is the timestamp of its first frame.
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	7bdb      	ldrb	r3, [r3, #15]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d005      	beq.n	800b79e <rxSessionAcceptFrame+0x9e>
    {
        rxs->transfer_timestamp_usec = frame->timestamp_usec;
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b798:	68b9      	ldr	r1, [r7, #8]
 800b79a:	e9c1 2300 	strd	r2, r3, [r1]
    }

    const bool single_frame = frame->start_of_transfer && frame->end_of_transfer;
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	7bdb      	ldrb	r3, [r3, #15]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d005      	beq.n	800b7b2 <rxSessionAcceptFrame+0xb2>
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	7c1b      	ldrb	r3, [r3, #16]
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d001      	beq.n	800b7b2 <rxSessionAcceptFrame+0xb2>
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	e000      	b.n	800b7b4 <rxSessionAcceptFrame+0xb4>
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	75bb      	strb	r3, [r7, #22]
 800b7b6:	7dbb      	ldrb	r3, [r7, #22]
 800b7b8:	f003 0301 	and.w	r3, r3, #1
 800b7bc:	75bb      	strb	r3, [r7, #22]
    if (!single_frame)
 800b7be:	7dbb      	ldrb	r3, [r7, #22]
 800b7c0:	f083 0301 	eor.w	r3, r3, #1
 800b7c4:	b2db      	uxtb	r3, r3
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d00c      	beq.n	800b7e4 <rxSessionAcceptFrame+0xe4>
    {
        // Update the CRC. Observe that the implicit truncation rule may apply here: the payload may be
        // truncated, but its CRC is validated always anyway.
        rxs->calculated_crc = crcAdd(rxs->calculated_crc, frame->payload_size, frame->payload);
 800b7ca:	68bb      	ldr	r3, [r7, #8]
 800b7cc:	8a98      	ldrh	r0, [r3, #20]
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	6959      	ldr	r1, [r3, #20]
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	699b      	ldr	r3, [r3, #24]
 800b7d6:	461a      	mov	r2, r3
 800b7d8:	f7fe fed6 	bl	800a588 <crcAdd>
 800b7dc:	4603      	mov	r3, r0
 800b7de:	461a      	mov	r2, r3
 800b7e0:	68bb      	ldr	r3, [r7, #8]
 800b7e2:	829a      	strh	r2, [r3, #20]
    }

    int8_t out = rxSessionWritePayload(ins, rxs, extent, frame->payload_size, frame->payload);
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	695a      	ldr	r2, [r3, #20]
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	699b      	ldr	r3, [r3, #24]
 800b7ec:	9300      	str	r3, [sp, #0]
 800b7ee:	4613      	mov	r3, r2
 800b7f0:	683a      	ldr	r2, [r7, #0]
 800b7f2:	68b9      	ldr	r1, [r7, #8]
 800b7f4:	68f8      	ldr	r0, [r7, #12]
 800b7f6:	f7ff fe4d 	bl	800b494 <rxSessionWritePayload>
 800b7fa:	4603      	mov	r3, r0
 800b7fc:	75fb      	strb	r3, [r7, #23]
    if (out < 0)
 800b7fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b802:	2b00      	cmp	r3, #0
 800b804:	da10      	bge.n	800b828 <rxSessionAcceptFrame+0x128>
    {
        CANARD_ASSERT(-CANARD_ERROR_OUT_OF_MEMORY == out);
 800b806:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b80a:	f113 0f03 	cmn.w	r3, #3
 800b80e:	d006      	beq.n	800b81e <rxSessionAcceptFrame+0x11e>
 800b810:	4b4a      	ldr	r3, [pc, #296]	; (800b93c <rxSessionAcceptFrame+0x23c>)
 800b812:	4a43      	ldr	r2, [pc, #268]	; (800b920 <rxSessionAcceptFrame+0x220>)
 800b814:	f240 3107 	movw	r1, #775	; 0x307
 800b818:	4842      	ldr	r0, [pc, #264]	; (800b924 <rxSessionAcceptFrame+0x224>)
 800b81a:	f002 fd75 	bl	800e308 <__assert_func>
        rxSessionRestart(ins, rxs);  // Out-of-memory.
 800b81e:	68b9      	ldr	r1, [r7, #8]
 800b820:	68f8      	ldr	r0, [r7, #12]
 800b822:	f7ff ff27 	bl	800b674 <rxSessionRestart>
 800b826:	e072      	b.n	800b90e <rxSessionAcceptFrame+0x20e>
    }
    else if (frame->end_of_transfer)
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	7c1b      	ldrb	r3, [r3, #16]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d05f      	beq.n	800b8f0 <rxSessionAcceptFrame+0x1f0>
    {
        CANARD_ASSERT(0 == out);
 800b830:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d006      	beq.n	800b846 <rxSessionAcceptFrame+0x146>
 800b838:	4b41      	ldr	r3, [pc, #260]	; (800b940 <rxSessionAcceptFrame+0x240>)
 800b83a:	4a39      	ldr	r2, [pc, #228]	; (800b920 <rxSessionAcceptFrame+0x220>)
 800b83c:	f44f 7143 	mov.w	r1, #780	; 0x30c
 800b840:	4838      	ldr	r0, [pc, #224]	; (800b924 <rxSessionAcceptFrame+0x224>)
 800b842:	f002 fd61 	bl	800e308 <__assert_func>
        if (single_frame || (CRC_RESIDUE == rxs->calculated_crc))
 800b846:	7dbb      	ldrb	r3, [r7, #22]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d103      	bne.n	800b854 <rxSessionAcceptFrame+0x154>
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	8a9b      	ldrh	r3, [r3, #20]
 800b850:	2b00      	cmp	r3, #0
 800b852:	d148      	bne.n	800b8e6 <rxSessionAcceptFrame+0x1e6>
        {
            out = 1;  // One transfer received, notify the application.
 800b854:	2301      	movs	r3, #1
 800b856:	75fb      	strb	r3, [r7, #23]
            rxInitTransferMetadataFromFrame(frame, &out_transfer->metadata);
 800b858:	6a3b      	ldr	r3, [r7, #32]
 800b85a:	4619      	mov	r1, r3
 800b85c:	6878      	ldr	r0, [r7, #4]
 800b85e:	f7ff fd95 	bl	800b38c <rxInitTransferMetadataFromFrame>
            out_transfer->timestamp_usec = rxs->transfer_timestamp_usec;
 800b862:	68bb      	ldr	r3, [r7, #8]
 800b864:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b868:	6a39      	ldr	r1, [r7, #32]
 800b86a:	e9c1 2302 	strd	r2, r3, [r1, #8]
            out_transfer->payload_size   = rxs->payload_size;
 800b86e:	68bb      	ldr	r3, [r7, #8]
 800b870:	68da      	ldr	r2, [r3, #12]
 800b872:	6a3b      	ldr	r3, [r7, #32]
 800b874:	611a      	str	r2, [r3, #16]
            out_transfer->payload        = rxs->payload;
 800b876:	68bb      	ldr	r3, [r7, #8]
 800b878:	691a      	ldr	r2, [r3, #16]
 800b87a:	6a3b      	ldr	r3, [r7, #32]
 800b87c:	615a      	str	r2, [r3, #20]

            // Cut off the CRC from the payload if it's there -- we don't want to expose it to the user.
            CANARD_ASSERT(rxs->total_payload_size >= rxs->payload_size);
 800b87e:	68bb      	ldr	r3, [r7, #8]
 800b880:	689a      	ldr	r2, [r3, #8]
 800b882:	68bb      	ldr	r3, [r7, #8]
 800b884:	68db      	ldr	r3, [r3, #12]
 800b886:	429a      	cmp	r2, r3
 800b888:	d206      	bcs.n	800b898 <rxSessionAcceptFrame+0x198>
 800b88a:	4b2e      	ldr	r3, [pc, #184]	; (800b944 <rxSessionAcceptFrame+0x244>)
 800b88c:	4a24      	ldr	r2, [pc, #144]	; (800b920 <rxSessionAcceptFrame+0x220>)
 800b88e:	f240 3116 	movw	r1, #790	; 0x316
 800b892:	4824      	ldr	r0, [pc, #144]	; (800b924 <rxSessionAcceptFrame+0x224>)
 800b894:	f002 fd38 	bl	800e308 <__assert_func>
            const size_t truncated_amount = rxs->total_payload_size - rxs->payload_size;
 800b898:	68bb      	ldr	r3, [r7, #8]
 800b89a:	689a      	ldr	r2, [r3, #8]
 800b89c:	68bb      	ldr	r3, [r7, #8]
 800b89e:	68db      	ldr	r3, [r3, #12]
 800b8a0:	1ad3      	subs	r3, r2, r3
 800b8a2:	613b      	str	r3, [r7, #16]
            if ((!single_frame) && (CRC_SIZE_BYTES > truncated_amount))  // Single-frame transfers don't have CRC.
 800b8a4:	7dbb      	ldrb	r3, [r7, #22]
 800b8a6:	f083 0301 	eor.w	r3, r3, #1
 800b8aa:	b2db      	uxtb	r3, r3
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d017      	beq.n	800b8e0 <rxSessionAcceptFrame+0x1e0>
 800b8b0:	693b      	ldr	r3, [r7, #16]
 800b8b2:	2b01      	cmp	r3, #1
 800b8b4:	d814      	bhi.n	800b8e0 <rxSessionAcceptFrame+0x1e0>
            {
                CANARD_ASSERT(out_transfer->payload_size >= (CRC_SIZE_BYTES - truncated_amount));
 800b8b6:	6a3b      	ldr	r3, [r7, #32]
 800b8b8:	691a      	ldr	r2, [r3, #16]
 800b8ba:	693b      	ldr	r3, [r7, #16]
 800b8bc:	f1c3 0302 	rsb	r3, r3, #2
 800b8c0:	429a      	cmp	r2, r3
 800b8c2:	d206      	bcs.n	800b8d2 <rxSessionAcceptFrame+0x1d2>
 800b8c4:	4b20      	ldr	r3, [pc, #128]	; (800b948 <rxSessionAcceptFrame+0x248>)
 800b8c6:	4a16      	ldr	r2, [pc, #88]	; (800b920 <rxSessionAcceptFrame+0x220>)
 800b8c8:	f240 311a 	movw	r1, #794	; 0x31a
 800b8cc:	4815      	ldr	r0, [pc, #84]	; (800b924 <rxSessionAcceptFrame+0x224>)
 800b8ce:	f002 fd1b 	bl	800e308 <__assert_func>
                out_transfer->payload_size -= CRC_SIZE_BYTES - truncated_amount;
 800b8d2:	6a3b      	ldr	r3, [r7, #32]
 800b8d4:	691a      	ldr	r2, [r3, #16]
 800b8d6:	693b      	ldr	r3, [r7, #16]
 800b8d8:	4413      	add	r3, r2
 800b8da:	1e9a      	subs	r2, r3, #2
 800b8dc:	6a3b      	ldr	r3, [r7, #32]
 800b8de:	611a      	str	r2, [r3, #16]
            }

            rxs->payload = NULL;  // Ownership passed over to the application, nullify to prevent freeing.
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	611a      	str	r2, [r3, #16]
        }
        rxSessionRestart(ins, rxs);  // Successful completion.
 800b8e6:	68b9      	ldr	r1, [r7, #8]
 800b8e8:	68f8      	ldr	r0, [r7, #12]
 800b8ea:	f7ff fec3 	bl	800b674 <rxSessionRestart>
 800b8ee:	e00e      	b.n	800b90e <rxSessionAcceptFrame+0x20e>
    }
    else
    {
        rxs->toggle = !rxs->toggle;
 800b8f0:	68bb      	ldr	r3, [r7, #8]
 800b8f2:	7e1b      	ldrb	r3, [r3, #24]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	bf14      	ite	ne
 800b8f8:	2301      	movne	r3, #1
 800b8fa:	2300      	moveq	r3, #0
 800b8fc:	b2db      	uxtb	r3, r3
 800b8fe:	f083 0301 	eor.w	r3, r3, #1
 800b902:	b2db      	uxtb	r3, r3
 800b904:	f003 0301 	and.w	r3, r3, #1
 800b908:	b2da      	uxtb	r2, r3
 800b90a:	68bb      	ldr	r3, [r7, #8]
 800b90c:	761a      	strb	r2, [r3, #24]
    }
    return out;
 800b90e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b912:	4618      	mov	r0, r3
 800b914:	3718      	adds	r7, #24
 800b916:	46bd      	mov	sp, r7
 800b918:	bd80      	pop	{r7, pc}
 800b91a:	bf00      	nop
 800b91c:	08012960 	.word	0x08012960
 800b920:	08013d20 	.word	0x08013d20
 800b924:	0801279c 	.word	0x0801279c
 800b928:	08012cbc 	.word	0x08012cbc
 800b92c:	08012bf4 	.word	0x08012bf4
 800b930:	08012c50 	.word	0x08012c50
 800b934:	08012d90 	.word	0x08012d90
 800b938:	08012c70 	.word	0x08012c70
 800b93c:	08012db8 	.word	0x08012db8
 800b940:	08012dc4 	.word	0x08012dc4
 800b944:	08012dd0 	.word	0x08012dd0
 800b948:	08012e00 	.word	0x08012e00

0800b94c <rxSessionSynchronize>:
/// while this is not visible at the application layer, it may delay the transfer arrival.
CANARD_PRIVATE void rxSessionSynchronize(CanardInternalRxSession* const rxs,
                                         const RxFrameModel* const      frame,
                                         const uint8_t                  redundant_iface_index,
                                         const CanardMicrosecond        transfer_id_timeout_usec)
{
 800b94c:	b5b0      	push	{r4, r5, r7, lr}
 800b94e:	b086      	sub	sp, #24
 800b950:	af00      	add	r7, sp, #0
 800b952:	60f8      	str	r0, [r7, #12]
 800b954:	60b9      	str	r1, [r7, #8]
 800b956:	4613      	mov	r3, r2
 800b958:	71fb      	strb	r3, [r7, #7]
    CANARD_ASSERT(rxs != NULL);
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d106      	bne.n	800b96e <rxSessionSynchronize+0x22>
 800b960:	4b5c      	ldr	r3, [pc, #368]	; (800bad4 <rxSessionSynchronize+0x188>)
 800b962:	4a5d      	ldr	r2, [pc, #372]	; (800bad8 <rxSessionSynchronize+0x18c>)
 800b964:	f44f 7150 	mov.w	r1, #832	; 0x340
 800b968:	485c      	ldr	r0, [pc, #368]	; (800badc <rxSessionSynchronize+0x190>)
 800b96a:	f002 fccd 	bl	800e308 <__assert_func>
    CANARD_ASSERT(frame != NULL);
 800b96e:	68bb      	ldr	r3, [r7, #8]
 800b970:	2b00      	cmp	r3, #0
 800b972:	d106      	bne.n	800b982 <rxSessionSynchronize+0x36>
 800b974:	4b5a      	ldr	r3, [pc, #360]	; (800bae0 <rxSessionSynchronize+0x194>)
 800b976:	4a58      	ldr	r2, [pc, #352]	; (800bad8 <rxSessionSynchronize+0x18c>)
 800b978:	f240 3141 	movw	r1, #833	; 0x341
 800b97c:	4857      	ldr	r0, [pc, #348]	; (800badc <rxSessionSynchronize+0x190>)
 800b97e:	f002 fcc3 	bl	800e308 <__assert_func>
    CANARD_ASSERT(rxs->transfer_id <= CANARD_TRANSFER_ID_MAX);
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	7d9b      	ldrb	r3, [r3, #22]
 800b986:	2b1f      	cmp	r3, #31
 800b988:	d906      	bls.n	800b998 <rxSessionSynchronize+0x4c>
 800b98a:	4b56      	ldr	r3, [pc, #344]	; (800bae4 <rxSessionSynchronize+0x198>)
 800b98c:	4a52      	ldr	r2, [pc, #328]	; (800bad8 <rxSessionSynchronize+0x18c>)
 800b98e:	f240 3142 	movw	r1, #834	; 0x342
 800b992:	4852      	ldr	r0, [pc, #328]	; (800badc <rxSessionSynchronize+0x190>)
 800b994:	f002 fcb8 	bl	800e308 <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	7b9b      	ldrb	r3, [r3, #14]
 800b99c:	2b1f      	cmp	r3, #31
 800b99e:	d906      	bls.n	800b9ae <rxSessionSynchronize+0x62>
 800b9a0:	4b51      	ldr	r3, [pc, #324]	; (800bae8 <rxSessionSynchronize+0x19c>)
 800b9a2:	4a4d      	ldr	r2, [pc, #308]	; (800bad8 <rxSessionSynchronize+0x18c>)
 800b9a4:	f240 3143 	movw	r1, #835	; 0x343
 800b9a8:	484c      	ldr	r0, [pc, #304]	; (800badc <rxSessionSynchronize+0x190>)
 800b9aa:	f002 fcad 	bl	800e308 <__assert_func>

    const bool same_transport = rxs->redundant_iface_index == redundant_iface_index;
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	7ddb      	ldrb	r3, [r3, #23]
 800b9b2:	79fa      	ldrb	r2, [r7, #7]
 800b9b4:	429a      	cmp	r2, r3
 800b9b6:	bf0c      	ite	eq
 800b9b8:	2301      	moveq	r3, #1
 800b9ba:	2300      	movne	r3, #0
 800b9bc:	75fb      	strb	r3, [r7, #23]
    // Examples: rxComputeTransferIDDifference(2, 3)==31
    //           rxComputeTransferIDDifference(2, 2)==0
    //           rxComputeTransferIDDifference(2, 1)==1
    const bool tid_match = rxs->transfer_id == frame->transfer_id;
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	7d9a      	ldrb	r2, [r3, #22]
 800b9c2:	68bb      	ldr	r3, [r7, #8]
 800b9c4:	7b9b      	ldrb	r3, [r3, #14]
 800b9c6:	429a      	cmp	r2, r3
 800b9c8:	bf0c      	ite	eq
 800b9ca:	2301      	moveq	r3, #1
 800b9cc:	2300      	movne	r3, #0
 800b9ce:	75bb      	strb	r3, [r7, #22]
    const bool tid_new   = rxComputeTransferIDDifference(rxs->transfer_id, frame->transfer_id) > 1;
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	7d9a      	ldrb	r2, [r3, #22]
 800b9d4:	68bb      	ldr	r3, [r7, #8]
 800b9d6:	7b9b      	ldrb	r3, [r3, #14]
 800b9d8:	4619      	mov	r1, r3
 800b9da:	4610      	mov	r0, r2
 800b9dc:	f7ff fd1c 	bl	800b418 <rxComputeTransferIDDifference>
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	2b01      	cmp	r3, #1
 800b9e4:	bf8c      	ite	hi
 800b9e6:	2301      	movhi	r3, #1
 800b9e8:	2300      	movls	r3, #0
 800b9ea:	757b      	strb	r3, [r7, #21]
    // The transfer ID timeout is measured relative to the timestamp of the last start-of-transfer frame.
    const bool tid_timeout = (frame->timestamp_usec > rxs->transfer_timestamp_usec) &&
 800b9ec:	68bb      	ldr	r3, [r7, #8]
 800b9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9f2:	68f9      	ldr	r1, [r7, #12]
 800b9f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b9f8:	4290      	cmp	r0, r2
 800b9fa:	eb71 0303 	sbcs.w	r3, r1, r3
 800b9fe:	d20f      	bcs.n	800ba20 <rxSessionSynchronize+0xd4>
                             ((frame->timestamp_usec - rxs->transfer_timestamp_usec) > transfer_id_timeout_usec);
 800ba00:	68bb      	ldr	r3, [r7, #8]
 800ba02:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba0c:	1a84      	subs	r4, r0, r2
 800ba0e:	eb61 0503 	sbc.w	r5, r1, r3
    const bool tid_timeout = (frame->timestamp_usec > rxs->transfer_timestamp_usec) &&
 800ba12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ba16:	42a2      	cmp	r2, r4
 800ba18:	41ab      	sbcs	r3, r5
 800ba1a:	d201      	bcs.n	800ba20 <rxSessionSynchronize+0xd4>
 800ba1c:	2301      	movs	r3, #1
 800ba1e:	e000      	b.n	800ba22 <rxSessionSynchronize+0xd6>
 800ba20:	2300      	movs	r3, #0
 800ba22:	753b      	strb	r3, [r7, #20]
 800ba24:	7d3b      	ldrb	r3, [r7, #20]
 800ba26:	f003 0301 	and.w	r3, r3, #1
 800ba2a:	753b      	strb	r3, [r7, #20]
    // The total payload size is zero when a new transfer reassembling has not been started yet, hence the idle.
    const bool idle = 0U == rxs->total_payload_size;
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	689b      	ldr	r3, [r3, #8]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	bf0c      	ite	eq
 800ba34:	2301      	moveq	r3, #1
 800ba36:	2300      	movne	r3, #0
 800ba38:	74fb      	strb	r3, [r7, #19]

    const bool restartable = (same_transport && tid_new) ||      //
                             (same_transport && tid_timeout) ||  //
                             (tid_timeout && tid_new) ||         //
 800ba3a:	7dfb      	ldrb	r3, [r7, #23]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d002      	beq.n	800ba46 <rxSessionSynchronize+0xfa>
    const bool restartable = (same_transport && tid_new) ||      //
 800ba40:	7d7b      	ldrb	r3, [r7, #21]
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d114      	bne.n	800ba70 <rxSessionSynchronize+0x124>
 800ba46:	7dfb      	ldrb	r3, [r7, #23]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d002      	beq.n	800ba52 <rxSessionSynchronize+0x106>
                             (same_transport && tid_timeout) ||  //
 800ba4c:	7d3b      	ldrb	r3, [r7, #20]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d10e      	bne.n	800ba70 <rxSessionSynchronize+0x124>
 800ba52:	7d3b      	ldrb	r3, [r7, #20]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d002      	beq.n	800ba5e <rxSessionSynchronize+0x112>
                             (tid_timeout && tid_new) ||         //
 800ba58:	7d7b      	ldrb	r3, [r7, #21]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d108      	bne.n	800ba70 <rxSessionSynchronize+0x124>
 800ba5e:	7d3b      	ldrb	r3, [r7, #20]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d007      	beq.n	800ba74 <rxSessionSynchronize+0x128>
                             (tid_timeout && tid_match && idle);
 800ba64:	7dbb      	ldrb	r3, [r7, #22]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d004      	beq.n	800ba74 <rxSessionSynchronize+0x128>
 800ba6a:	7cfb      	ldrb	r3, [r7, #19]
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d001      	beq.n	800ba74 <rxSessionSynchronize+0x128>
                             (tid_timeout && tid_new) ||         //
 800ba70:	2301      	movs	r3, #1
 800ba72:	e000      	b.n	800ba76 <rxSessionSynchronize+0x12a>
 800ba74:	2300      	movs	r3, #0
    const bool restartable = (same_transport && tid_new) ||      //
 800ba76:	74bb      	strb	r3, [r7, #18]
 800ba78:	7cbb      	ldrb	r3, [r7, #18]
 800ba7a:	f003 0301 	and.w	r3, r3, #1
 800ba7e:	74bb      	strb	r3, [r7, #18]
    // Restarting the transfer reassembly only makes sense if the new frame is a start of transfer.
    // Otherwise, the new transfer would be impossible to reassemble anyway since the first frame is lost.
    if (frame->start_of_transfer && restartable)
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	7bdb      	ldrb	r3, [r3, #15]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d021      	beq.n	800bacc <rxSessionSynchronize+0x180>
 800ba88:	7cbb      	ldrb	r3, [r7, #18]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d01e      	beq.n	800bacc <rxSessionSynchronize+0x180>
    {
        CANARD_ASSERT(frame->start_of_transfer);
 800ba8e:	68bb      	ldr	r3, [r7, #8]
 800ba90:	7bdb      	ldrb	r3, [r3, #15]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d106      	bne.n	800baa4 <rxSessionSynchronize+0x158>
 800ba96:	4b15      	ldr	r3, [pc, #84]	; (800baec <rxSessionSynchronize+0x1a0>)
 800ba98:	4a0f      	ldr	r2, [pc, #60]	; (800bad8 <rxSessionSynchronize+0x18c>)
 800ba9a:	f240 3159 	movw	r1, #857	; 0x359
 800ba9e:	480f      	ldr	r0, [pc, #60]	; (800badc <rxSessionSynchronize+0x190>)
 800baa0:	f002 fc32 	bl	800e308 <__assert_func>
        rxs->total_payload_size    = 0U;
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	2200      	movs	r2, #0
 800baa8:	609a      	str	r2, [r3, #8]
        rxs->payload_size          = 0U;  // The buffer is not released because we still need it.
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	2200      	movs	r2, #0
 800baae:	60da      	str	r2, [r3, #12]
        rxs->calculated_crc        = CRC_INITIAL;
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bab6:	829a      	strh	r2, [r3, #20]
        rxs->transfer_id           = frame->transfer_id;
 800bab8:	68bb      	ldr	r3, [r7, #8]
 800baba:	7b9a      	ldrb	r2, [r3, #14]
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	759a      	strb	r2, [r3, #22]
        rxs->toggle                = INITIAL_TOGGLE_STATE;
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	2201      	movs	r2, #1
 800bac4:	761a      	strb	r2, [r3, #24]
        rxs->redundant_iface_index = redundant_iface_index;
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	79fa      	ldrb	r2, [r7, #7]
 800baca:	75da      	strb	r2, [r3, #23]
    }
}
 800bacc:	bf00      	nop
 800bace:	3718      	adds	r7, #24
 800bad0:	46bd      	mov	sp, r7
 800bad2:	bdb0      	pop	{r4, r5, r7, pc}
 800bad4:	08012cbc 	.word	0x08012cbc
 800bad8:	08013ce8 	.word	0x08013ce8
 800badc:	0801279c 	.word	0x0801279c
 800bae0:	08012bf4 	.word	0x08012bf4
 800bae4:	08012e38 	.word	0x08012e38
 800bae8:	08012d90 	.word	0x08012d90
 800baec:	08012e60 	.word	0x08012e60

0800baf0 <rxSessionUpdate>:
                                      const RxFrameModel* const      frame,
                                      const uint8_t                  redundant_iface_index,
                                      const CanardMicrosecond        transfer_id_timeout_usec,
                                      const size_t                   extent,
                                      CanardRxTransfer* const        out_transfer)
{
 800baf0:	b580      	push	{r7, lr}
 800baf2:	b088      	sub	sp, #32
 800baf4:	af02      	add	r7, sp, #8
 800baf6:	60f8      	str	r0, [r7, #12]
 800baf8:	60b9      	str	r1, [r7, #8]
 800bafa:	607a      	str	r2, [r7, #4]
 800bafc:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d106      	bne.n	800bb12 <rxSessionUpdate+0x22>
 800bb04:	4b48      	ldr	r3, [pc, #288]	; (800bc28 <rxSessionUpdate+0x138>)
 800bb06:	4a49      	ldr	r2, [pc, #292]	; (800bc2c <rxSessionUpdate+0x13c>)
 800bb08:	f240 3172 	movw	r1, #882	; 0x372
 800bb0c:	4848      	ldr	r0, [pc, #288]	; (800bc30 <rxSessionUpdate+0x140>)
 800bb0e:	f002 fbfb 	bl	800e308 <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 800bb12:	68bb      	ldr	r3, [r7, #8]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d106      	bne.n	800bb26 <rxSessionUpdate+0x36>
 800bb18:	4b46      	ldr	r3, [pc, #280]	; (800bc34 <rxSessionUpdate+0x144>)
 800bb1a:	4a44      	ldr	r2, [pc, #272]	; (800bc2c <rxSessionUpdate+0x13c>)
 800bb1c:	f240 3173 	movw	r1, #883	; 0x373
 800bb20:	4843      	ldr	r0, [pc, #268]	; (800bc30 <rxSessionUpdate+0x140>)
 800bb22:	f002 fbf1 	bl	800e308 <__assert_func>
    CANARD_ASSERT(frame != NULL);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d106      	bne.n	800bb3a <rxSessionUpdate+0x4a>
 800bb2c:	4b42      	ldr	r3, [pc, #264]	; (800bc38 <rxSessionUpdate+0x148>)
 800bb2e:	4a3f      	ldr	r2, [pc, #252]	; (800bc2c <rxSessionUpdate+0x13c>)
 800bb30:	f44f 715d 	mov.w	r1, #884	; 0x374
 800bb34:	483e      	ldr	r0, [pc, #248]	; (800bc30 <rxSessionUpdate+0x140>)
 800bb36:	f002 fbe7 	bl	800e308 <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 800bb3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d106      	bne.n	800bb4e <rxSessionUpdate+0x5e>
 800bb40:	4b3e      	ldr	r3, [pc, #248]	; (800bc3c <rxSessionUpdate+0x14c>)
 800bb42:	4a3a      	ldr	r2, [pc, #232]	; (800bc2c <rxSessionUpdate+0x13c>)
 800bb44:	f240 3175 	movw	r1, #885	; 0x375
 800bb48:	4839      	ldr	r0, [pc, #228]	; (800bc30 <rxSessionUpdate+0x140>)
 800bb4a:	f002 fbdd 	bl	800e308 <__assert_func>
    CANARD_ASSERT(rxs->transfer_id <= CANARD_TRANSFER_ID_MAX);
 800bb4e:	68bb      	ldr	r3, [r7, #8]
 800bb50:	7d9b      	ldrb	r3, [r3, #22]
 800bb52:	2b1f      	cmp	r3, #31
 800bb54:	d906      	bls.n	800bb64 <rxSessionUpdate+0x74>
 800bb56:	4b3a      	ldr	r3, [pc, #232]	; (800bc40 <rxSessionUpdate+0x150>)
 800bb58:	4a34      	ldr	r2, [pc, #208]	; (800bc2c <rxSessionUpdate+0x13c>)
 800bb5a:	f240 3176 	movw	r1, #886	; 0x376
 800bb5e:	4834      	ldr	r0, [pc, #208]	; (800bc30 <rxSessionUpdate+0x140>)
 800bb60:	f002 fbd2 	bl	800e308 <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	7b9b      	ldrb	r3, [r3, #14]
 800bb68:	2b1f      	cmp	r3, #31
 800bb6a:	d906      	bls.n	800bb7a <rxSessionUpdate+0x8a>
 800bb6c:	4b35      	ldr	r3, [pc, #212]	; (800bc44 <rxSessionUpdate+0x154>)
 800bb6e:	4a2f      	ldr	r2, [pc, #188]	; (800bc2c <rxSessionUpdate+0x13c>)
 800bb70:	f240 3177 	movw	r1, #887	; 0x377
 800bb74:	482e      	ldr	r0, [pc, #184]	; (800bc30 <rxSessionUpdate+0x140>)
 800bb76:	f002 fbc7 	bl	800e308 <__assert_func>
    rxSessionSynchronize(rxs, frame, redundant_iface_index, transfer_id_timeout_usec);
 800bb7a:	78f9      	ldrb	r1, [r7, #3]
 800bb7c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bb80:	e9cd 2300 	strd	r2, r3, [sp]
 800bb84:	460a      	mov	r2, r1
 800bb86:	6879      	ldr	r1, [r7, #4]
 800bb88:	68b8      	ldr	r0, [r7, #8]
 800bb8a:	f7ff fedf 	bl	800b94c <rxSessionSynchronize>
    int8_t out = 0;
 800bb8e:	2300      	movs	r3, #0
 800bb90:	75fb      	strb	r3, [r7, #23]
    // 3. The CRC of said multi-frame transfer happens to yield the correct residue when applied to the fragment
    //    of the payload contained in the last frame of the transfer (a CRC collision is in effect).
    // 4. The last frame of the multi-frame transfer is erroneously accepted even though it is malformed.
    // The correct_start check eliminates this failure mode by ensuring that the first frame is observed.
    // See https://github.com/OpenCyphal/libcanard/issues/189.
    const bool correct_iface  = (rxs->redundant_iface_index == redundant_iface_index);
 800bb92:	68bb      	ldr	r3, [r7, #8]
 800bb94:	7ddb      	ldrb	r3, [r3, #23]
 800bb96:	78fa      	ldrb	r2, [r7, #3]
 800bb98:	429a      	cmp	r2, r3
 800bb9a:	bf0c      	ite	eq
 800bb9c:	2301      	moveq	r3, #1
 800bb9e:	2300      	movne	r3, #0
 800bba0:	75bb      	strb	r3, [r7, #22]
    const bool correct_toggle = (frame->toggle == rxs->toggle);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	7c5a      	ldrb	r2, [r3, #17]
 800bba6:	68bb      	ldr	r3, [r7, #8]
 800bba8:	7e1b      	ldrb	r3, [r3, #24]
 800bbaa:	429a      	cmp	r2, r3
 800bbac:	bf0c      	ite	eq
 800bbae:	2301      	moveq	r3, #1
 800bbb0:	2300      	movne	r3, #0
 800bbb2:	757b      	strb	r3, [r7, #21]
    const bool correct_tid    = (frame->transfer_id == rxs->transfer_id);
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	7b9a      	ldrb	r2, [r3, #14]
 800bbb8:	68bb      	ldr	r3, [r7, #8]
 800bbba:	7d9b      	ldrb	r3, [r3, #22]
 800bbbc:	429a      	cmp	r2, r3
 800bbbe:	bf0c      	ite	eq
 800bbc0:	2301      	moveq	r3, #1
 800bbc2:	2300      	movne	r3, #0
 800bbc4:	753b      	strb	r3, [r7, #20]
    const bool correct_start  = frame->start_of_transfer  //
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	7bdb      	ldrb	r3, [r3, #15]
                                    ? (0 == rxs->total_payload_size)
                                    : (rxs->total_payload_size > 0);
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d007      	beq.n	800bbde <rxSessionUpdate+0xee>
                                    ? (0 == rxs->total_payload_size)
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	689b      	ldr	r3, [r3, #8]
                                    : (rxs->total_payload_size > 0);
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	bf0c      	ite	eq
 800bbd6:	2301      	moveq	r3, #1
 800bbd8:	2300      	movne	r3, #0
 800bbda:	b2db      	uxtb	r3, r3
 800bbdc:	e006      	b.n	800bbec <rxSessionUpdate+0xfc>
 800bbde:	68bb      	ldr	r3, [r7, #8]
 800bbe0:	689b      	ldr	r3, [r3, #8]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	bf14      	ite	ne
 800bbe6:	2301      	movne	r3, #1
 800bbe8:	2300      	moveq	r3, #0
 800bbea:	b2db      	uxtb	r3, r3
    const bool correct_start  = frame->start_of_transfer  //
 800bbec:	74fb      	strb	r3, [r7, #19]
    if (correct_iface && correct_toggle && correct_tid && correct_start)
 800bbee:	7dbb      	ldrb	r3, [r7, #22]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d012      	beq.n	800bc1a <rxSessionUpdate+0x12a>
 800bbf4:	7d7b      	ldrb	r3, [r7, #21]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d00f      	beq.n	800bc1a <rxSessionUpdate+0x12a>
 800bbfa:	7d3b      	ldrb	r3, [r7, #20]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d00c      	beq.n	800bc1a <rxSessionUpdate+0x12a>
 800bc00:	7cfb      	ldrb	r3, [r7, #19]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d009      	beq.n	800bc1a <rxSessionUpdate+0x12a>
    {
        out = rxSessionAcceptFrame(ins, rxs, frame, extent, out_transfer);
 800bc06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc08:	9300      	str	r3, [sp, #0]
 800bc0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc0c:	687a      	ldr	r2, [r7, #4]
 800bc0e:	68b9      	ldr	r1, [r7, #8]
 800bc10:	68f8      	ldr	r0, [r7, #12]
 800bc12:	f7ff fd75 	bl	800b700 <rxSessionAcceptFrame>
 800bc16:	4603      	mov	r3, r0
 800bc18:	75fb      	strb	r3, [r7, #23]
    }
    return out;
 800bc1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bc1e:	4618      	mov	r0, r3
 800bc20:	3718      	adds	r7, #24
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}
 800bc26:	bf00      	nop
 800bc28:	08012960 	.word	0x08012960
 800bc2c:	08013cd8 	.word	0x08013cd8
 800bc30:	0801279c 	.word	0x0801279c
 800bc34:	08012cbc 	.word	0x08012cbc
 800bc38:	08012bf4 	.word	0x08012bf4
 800bc3c:	08012c70 	.word	0x08012c70
 800bc40:	08012e38 	.word	0x08012e38
 800bc44:	08012d90 	.word	0x08012d90

0800bc48 <rxAcceptFrame>:
CANARD_PRIVATE int8_t rxAcceptFrame(CanardInstance* const       ins,
                                    CanardRxSubscription* const subscription,
                                    const RxFrameModel* const   frame,
                                    const uint8_t               redundant_iface_index,
                                    CanardRxTransfer* const     out_transfer)
{
 800bc48:	b5b0      	push	{r4, r5, r7, lr}
 800bc4a:	b08c      	sub	sp, #48	; 0x30
 800bc4c:	af04      	add	r7, sp, #16
 800bc4e:	60f8      	str	r0, [r7, #12]
 800bc50:	60b9      	str	r1, [r7, #8]
 800bc52:	607a      	str	r2, [r7, #4]
 800bc54:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d106      	bne.n	800bc6a <rxAcceptFrame+0x22>
 800bc5c:	4b85      	ldr	r3, [pc, #532]	; (800be74 <rxAcceptFrame+0x22c>)
 800bc5e:	4a86      	ldr	r2, [pc, #536]	; (800be78 <rxAcceptFrame+0x230>)
 800bc60:	f240 3196 	movw	r1, #918	; 0x396
 800bc64:	4885      	ldr	r0, [pc, #532]	; (800be7c <rxAcceptFrame+0x234>)
 800bc66:	f002 fb4f 	bl	800e308 <__assert_func>
    CANARD_ASSERT(subscription != NULL);
 800bc6a:	68bb      	ldr	r3, [r7, #8]
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d106      	bne.n	800bc7e <rxAcceptFrame+0x36>
 800bc70:	4b83      	ldr	r3, [pc, #524]	; (800be80 <rxAcceptFrame+0x238>)
 800bc72:	4a81      	ldr	r2, [pc, #516]	; (800be78 <rxAcceptFrame+0x230>)
 800bc74:	f240 3197 	movw	r1, #919	; 0x397
 800bc78:	4880      	ldr	r0, [pc, #512]	; (800be7c <rxAcceptFrame+0x234>)
 800bc7a:	f002 fb45 	bl	800e308 <__assert_func>
    CANARD_ASSERT(subscription->port_id == frame->port_id);
 800bc7e:	68bb      	ldr	r3, [r7, #8]
 800bc80:	8b9a      	ldrh	r2, [r3, #28]
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	895b      	ldrh	r3, [r3, #10]
 800bc86:	429a      	cmp	r2, r3
 800bc88:	d006      	beq.n	800bc98 <rxAcceptFrame+0x50>
 800bc8a:	4b7e      	ldr	r3, [pc, #504]	; (800be84 <rxAcceptFrame+0x23c>)
 800bc8c:	4a7a      	ldr	r2, [pc, #488]	; (800be78 <rxAcceptFrame+0x230>)
 800bc8e:	f44f 7166 	mov.w	r1, #920	; 0x398
 800bc92:	487a      	ldr	r0, [pc, #488]	; (800be7c <rxAcceptFrame+0x234>)
 800bc94:	f002 fb38 	bl	800e308 <__assert_func>
    CANARD_ASSERT(frame != NULL);
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d106      	bne.n	800bcac <rxAcceptFrame+0x64>
 800bc9e:	4b7a      	ldr	r3, [pc, #488]	; (800be88 <rxAcceptFrame+0x240>)
 800bca0:	4a75      	ldr	r2, [pc, #468]	; (800be78 <rxAcceptFrame+0x230>)
 800bca2:	f240 3199 	movw	r1, #921	; 0x399
 800bca6:	4875      	ldr	r0, [pc, #468]	; (800be7c <rxAcceptFrame+0x234>)
 800bca8:	f002 fb2e 	bl	800e308 <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	699b      	ldr	r3, [r3, #24]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d106      	bne.n	800bcc2 <rxAcceptFrame+0x7a>
 800bcb4:	4b75      	ldr	r3, [pc, #468]	; (800be8c <rxAcceptFrame+0x244>)
 800bcb6:	4a70      	ldr	r2, [pc, #448]	; (800be78 <rxAcceptFrame+0x230>)
 800bcb8:	f240 319a 	movw	r1, #922	; 0x39a
 800bcbc:	486f      	ldr	r0, [pc, #444]	; (800be7c <rxAcceptFrame+0x234>)
 800bcbe:	f002 fb23 	bl	800e308 <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	7b9b      	ldrb	r3, [r3, #14]
 800bcc6:	2b1f      	cmp	r3, #31
 800bcc8:	d906      	bls.n	800bcd8 <rxAcceptFrame+0x90>
 800bcca:	4b71      	ldr	r3, [pc, #452]	; (800be90 <rxAcceptFrame+0x248>)
 800bccc:	4a6a      	ldr	r2, [pc, #424]	; (800be78 <rxAcceptFrame+0x230>)
 800bcce:	f240 319b 	movw	r1, #923	; 0x39b
 800bcd2:	486a      	ldr	r0, [pc, #424]	; (800be7c <rxAcceptFrame+0x234>)
 800bcd4:	f002 fb18 	bl	800e308 <__assert_func>
    CANARD_ASSERT((CANARD_NODE_ID_UNSET == frame->destination_node_id) || (ins->node_id == frame->destination_node_id));
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	7b5b      	ldrb	r3, [r3, #13]
 800bcdc:	2bff      	cmp	r3, #255	; 0xff
 800bcde:	d00c      	beq.n	800bcfa <rxAcceptFrame+0xb2>
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	791a      	ldrb	r2, [r3, #4]
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	7b5b      	ldrb	r3, [r3, #13]
 800bce8:	429a      	cmp	r2, r3
 800bcea:	d006      	beq.n	800bcfa <rxAcceptFrame+0xb2>
 800bcec:	4b69      	ldr	r3, [pc, #420]	; (800be94 <rxAcceptFrame+0x24c>)
 800bcee:	4a62      	ldr	r2, [pc, #392]	; (800be78 <rxAcceptFrame+0x230>)
 800bcf0:	f44f 7167 	mov.w	r1, #924	; 0x39c
 800bcf4:	4861      	ldr	r0, [pc, #388]	; (800be7c <rxAcceptFrame+0x234>)
 800bcf6:	f002 fb07 	bl	800e308 <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 800bcfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d106      	bne.n	800bd0e <rxAcceptFrame+0xc6>
 800bd00:	4b65      	ldr	r3, [pc, #404]	; (800be98 <rxAcceptFrame+0x250>)
 800bd02:	4a5d      	ldr	r2, [pc, #372]	; (800be78 <rxAcceptFrame+0x230>)
 800bd04:	f240 319d 	movw	r1, #925	; 0x39d
 800bd08:	485c      	ldr	r0, [pc, #368]	; (800be7c <rxAcceptFrame+0x234>)
 800bd0a:	f002 fafd 	bl	800e308 <__assert_func>

    int8_t out = 0;
 800bd0e:	2300      	movs	r3, #0
 800bd10:	77fb      	strb	r3, [r7, #31]
    if (frame->source_node_id <= CANARD_NODE_ID_MAX)
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	7b1b      	ldrb	r3, [r3, #12]
 800bd16:	b25b      	sxtb	r3, r3
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	db6c      	blt.n	800bdf6 <rxAcceptFrame+0x1ae>
    {
        // If such session does not exist, create it. This only makes sense if this is the first frame of a
        // transfer, otherwise, we won't be able to receive the transfer anyway so we don't bother.
        if ((NULL == subscription->sessions[frame->source_node_id]) && frame->start_of_transfer)
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	7b1b      	ldrb	r3, [r3, #12]
 800bd20:	68ba      	ldr	r2, [r7, #8]
 800bd22:	3308      	adds	r3, #8
 800bd24:	009b      	lsls	r3, r3, #2
 800bd26:	4413      	add	r3, r2
 800bd28:	685b      	ldr	r3, [r3, #4]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d134      	bne.n	800bd98 <rxAcceptFrame+0x150>
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	7bdb      	ldrb	r3, [r3, #15]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d030      	beq.n	800bd98 <rxAcceptFrame+0x150>
        {
            CanardInternalRxSession* const rxs =
                (CanardInternalRxSession*) ins->memory_allocate(ins, sizeof(CanardInternalRxSession));
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	689b      	ldr	r3, [r3, #8]
 800bd3a:	2120      	movs	r1, #32
 800bd3c:	68f8      	ldr	r0, [r7, #12]
 800bd3e:	4798      	blx	r3
 800bd40:	6138      	str	r0, [r7, #16]
            subscription->sessions[frame->source_node_id] = rxs;
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	7b1b      	ldrb	r3, [r3, #12]
 800bd46:	68ba      	ldr	r2, [r7, #8]
 800bd48:	3308      	adds	r3, #8
 800bd4a:	009b      	lsls	r3, r3, #2
 800bd4c:	4413      	add	r3, r2
 800bd4e:	693a      	ldr	r2, [r7, #16]
 800bd50:	605a      	str	r2, [r3, #4]
            if (rxs != NULL)
 800bd52:	693b      	ldr	r3, [r7, #16]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d01d      	beq.n	800bd94 <rxAcceptFrame+0x14c>
            {
                rxs->transfer_timestamp_usec = frame->timestamp_usec;
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd5e:	6939      	ldr	r1, [r7, #16]
 800bd60:	e9c1 2300 	strd	r2, r3, [r1]
                rxs->total_payload_size      = 0U;
 800bd64:	693b      	ldr	r3, [r7, #16]
 800bd66:	2200      	movs	r2, #0
 800bd68:	609a      	str	r2, [r3, #8]
                rxs->payload_size            = 0U;
 800bd6a:	693b      	ldr	r3, [r7, #16]
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	60da      	str	r2, [r3, #12]
                rxs->payload                 = NULL;
 800bd70:	693b      	ldr	r3, [r7, #16]
 800bd72:	2200      	movs	r2, #0
 800bd74:	611a      	str	r2, [r3, #16]
                rxs->calculated_crc          = CRC_INITIAL;
 800bd76:	693b      	ldr	r3, [r7, #16]
 800bd78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bd7c:	829a      	strh	r2, [r3, #20]
                rxs->transfer_id             = frame->transfer_id;
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	7b9a      	ldrb	r2, [r3, #14]
 800bd82:	693b      	ldr	r3, [r7, #16]
 800bd84:	759a      	strb	r2, [r3, #22]
                rxs->redundant_iface_index   = redundant_iface_index;
 800bd86:	693b      	ldr	r3, [r7, #16]
 800bd88:	78fa      	ldrb	r2, [r7, #3]
 800bd8a:	75da      	strb	r2, [r3, #23]
                rxs->toggle                  = INITIAL_TOGGLE_STATE;
 800bd8c:	693b      	ldr	r3, [r7, #16]
 800bd8e:	2201      	movs	r2, #1
 800bd90:	761a      	strb	r2, [r3, #24]
 800bd92:	e001      	b.n	800bd98 <rxAcceptFrame+0x150>
            }
            else
            {
                out = -CANARD_ERROR_OUT_OF_MEMORY;
 800bd94:	23fd      	movs	r3, #253	; 0xfd
 800bd96:	77fb      	strb	r3, [r7, #31]
            }
        }
        // There are two possible reasons why the session may not exist: 1. OOM; 2. SOT-miss.
        if (subscription->sessions[frame->source_node_id] != NULL)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	7b1b      	ldrb	r3, [r3, #12]
 800bd9c:	68ba      	ldr	r2, [r7, #8]
 800bd9e:	3308      	adds	r3, #8
 800bda0:	009b      	lsls	r3, r3, #2
 800bda2:	4413      	add	r3, r2
 800bda4:	685b      	ldr	r3, [r3, #4]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d05e      	beq.n	800be68 <rxAcceptFrame+0x220>
        {
            CANARD_ASSERT(out == 0);
 800bdaa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d006      	beq.n	800bdc0 <rxAcceptFrame+0x178>
 800bdb2:	4b3a      	ldr	r3, [pc, #232]	; (800be9c <rxAcceptFrame+0x254>)
 800bdb4:	4a30      	ldr	r2, [pc, #192]	; (800be78 <rxAcceptFrame+0x230>)
 800bdb6:	f44f 716f 	mov.w	r1, #956	; 0x3bc
 800bdba:	4830      	ldr	r0, [pc, #192]	; (800be7c <rxAcceptFrame+0x234>)
 800bdbc:	f002 faa4 	bl	800e308 <__assert_func>
            out = rxSessionUpdate(ins,
                                  subscription->sessions[frame->source_node_id],
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	7b1b      	ldrb	r3, [r3, #12]
 800bdc4:	68ba      	ldr	r2, [r7, #8]
 800bdc6:	3308      	adds	r3, #8
 800bdc8:	009b      	lsls	r3, r3, #2
 800bdca:	4413      	add	r3, r2
 800bdcc:	685c      	ldr	r4, [r3, #4]
            out = rxSessionUpdate(ins,
 800bdce:	68bb      	ldr	r3, [r7, #8]
 800bdd0:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800bdd4:	68b9      	ldr	r1, [r7, #8]
 800bdd6:	6989      	ldr	r1, [r1, #24]
 800bdd8:	78fd      	ldrb	r5, [r7, #3]
 800bdda:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bddc:	9003      	str	r0, [sp, #12]
 800bdde:	9102      	str	r1, [sp, #8]
 800bde0:	e9cd 2300 	strd	r2, r3, [sp]
 800bde4:	462b      	mov	r3, r5
 800bde6:	687a      	ldr	r2, [r7, #4]
 800bde8:	4621      	mov	r1, r4
 800bdea:	68f8      	ldr	r0, [r7, #12]
 800bdec:	f7ff fe80 	bl	800baf0 <rxSessionUpdate>
 800bdf0:	4603      	mov	r3, r0
 800bdf2:	77fb      	strb	r3, [r7, #31]
 800bdf4:	e038      	b.n	800be68 <rxAcceptFrame+0x220>
                                  out_transfer);
        }
    }
    else
    {
        CANARD_ASSERT(frame->source_node_id == CANARD_NODE_ID_UNSET);
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	7b1b      	ldrb	r3, [r3, #12]
 800bdfa:	2bff      	cmp	r3, #255	; 0xff
 800bdfc:	d006      	beq.n	800be0c <rxAcceptFrame+0x1c4>
 800bdfe:	4b28      	ldr	r3, [pc, #160]	; (800bea0 <rxAcceptFrame+0x258>)
 800be00:	4a1d      	ldr	r2, [pc, #116]	; (800be78 <rxAcceptFrame+0x230>)
 800be02:	f44f 7172 	mov.w	r1, #968	; 0x3c8
 800be06:	481d      	ldr	r0, [pc, #116]	; (800be7c <rxAcceptFrame+0x234>)
 800be08:	f002 fa7e 	bl	800e308 <__assert_func>
        // Anonymous transfers are stateless. No need to update the state machine, just blindly accept it.
        // We have to copy the data into an allocated storage because the API expects it: the lifetime shall be
        // independent of the input data and the memory shall be free-able.
        const size_t payload_size =
            (subscription->extent < frame->payload_size) ? subscription->extent : frame->payload_size;
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	695a      	ldr	r2, [r3, #20]
 800be10:	68bb      	ldr	r3, [r7, #8]
 800be12:	699b      	ldr	r3, [r3, #24]
        const size_t payload_size =
 800be14:	4293      	cmp	r3, r2
 800be16:	bf28      	it	cs
 800be18:	4613      	movcs	r3, r2
 800be1a:	61bb      	str	r3, [r7, #24]
        void* const payload = ins->memory_allocate(ins, payload_size);
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	689b      	ldr	r3, [r3, #8]
 800be20:	69b9      	ldr	r1, [r7, #24]
 800be22:	68f8      	ldr	r0, [r7, #12]
 800be24:	4798      	blx	r3
 800be26:	6178      	str	r0, [r7, #20]
        if (payload != NULL)
 800be28:	697b      	ldr	r3, [r7, #20]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d01a      	beq.n	800be64 <rxAcceptFrame+0x21c>
        {
            rxInitTransferMetadataFromFrame(frame, &out_transfer->metadata);
 800be2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be30:	4619      	mov	r1, r3
 800be32:	6878      	ldr	r0, [r7, #4]
 800be34:	f7ff faaa 	bl	800b38c <rxInitTransferMetadataFromFrame>
            out_transfer->timestamp_usec = frame->timestamp_usec;
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be3e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800be40:	e9c1 2302 	strd	r2, r3, [r1, #8]
            out_transfer->payload_size   = payload_size;
 800be44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be46:	69ba      	ldr	r2, [r7, #24]
 800be48:	611a      	str	r2, [r3, #16]
            out_transfer->payload        = payload;
 800be4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be4c:	697a      	ldr	r2, [r7, #20]
 800be4e:	615a      	str	r2, [r3, #20]
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            (void) memcpy(payload, frame->payload, payload_size);  // NOLINT
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	699b      	ldr	r3, [r3, #24]
 800be54:	69ba      	ldr	r2, [r7, #24]
 800be56:	4619      	mov	r1, r3
 800be58:	6978      	ldr	r0, [r7, #20]
 800be5a:	f003 f956 	bl	800f10a <memcpy>
            out = 1;
 800be5e:	2301      	movs	r3, #1
 800be60:	77fb      	strb	r3, [r7, #31]
 800be62:	e001      	b.n	800be68 <rxAcceptFrame+0x220>
        }
        else
        {
            out = -CANARD_ERROR_OUT_OF_MEMORY;
 800be64:	23fd      	movs	r3, #253	; 0xfd
 800be66:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 800be68:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800be6c:	4618      	mov	r0, r3
 800be6e:	3720      	adds	r7, #32
 800be70:	46bd      	mov	sp, r7
 800be72:	bdb0      	pop	{r4, r5, r7, pc}
 800be74:	08012960 	.word	0x08012960
 800be78:	08013cc8 	.word	0x08013cc8
 800be7c:	0801279c 	.word	0x0801279c
 800be80:	08012e7c 	.word	0x08012e7c
 800be84:	08012e98 	.word	0x08012e98
 800be88:	08012bf4 	.word	0x08012bf4
 800be8c:	08012c50 	.word	0x08012c50
 800be90:	08012d90 	.word	0x08012d90
 800be94:	08012ec0 	.word	0x08012ec0
 800be98:	08012c70 	.word	0x08012c70
 800be9c:	08012f18 	.word	0x08012f18
 800bea0:	08012f24 	.word	0x08012f24

0800bea4 <rxSubscriptionPredicateOnPortID>:

CANARD_PRIVATE int8_t
rxSubscriptionPredicateOnPortID(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                const CanardTreeNode* const node)
{
 800bea4:	b480      	push	{r7}
 800bea6:	b085      	sub	sp, #20
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	6078      	str	r0, [r7, #4]
 800beac:	6039      	str	r1, [r7, #0]
    const CanardPortID  sought    = *((const CanardPortID*) user_reference);
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	881b      	ldrh	r3, [r3, #0]
 800beb2:	81fb      	strh	r3, [r7, #14]
    const CanardPortID  other     = ((const CanardRxSubscription*) (const void*) node)->port_id;
 800beb4:	683b      	ldr	r3, [r7, #0]
 800beb6:	8b9b      	ldrh	r3, [r3, #28]
 800beb8:	81bb      	strh	r3, [r7, #12]
    static const int8_t NegPos[2] = {-1, +1};
    // Clang-Tidy mistakenly identifies a narrowing cast to int8_t here, which is incorrect.
    return (sought == other) ? 0 : NegPos[sought > other];  // NOLINT no narrowing conversion is taking place here
 800beba:	89fa      	ldrh	r2, [r7, #14]
 800bebc:	89bb      	ldrh	r3, [r7, #12]
 800bebe:	429a      	cmp	r2, r3
 800bec0:	d00a      	beq.n	800bed8 <rxSubscriptionPredicateOnPortID+0x34>
 800bec2:	89fa      	ldrh	r2, [r7, #14]
 800bec4:	89bb      	ldrh	r3, [r7, #12]
 800bec6:	429a      	cmp	r2, r3
 800bec8:	bf8c      	ite	hi
 800beca:	2301      	movhi	r3, #1
 800becc:	2300      	movls	r3, #0
 800bece:	b2db      	uxtb	r3, r3
 800bed0:	461a      	mov	r2, r3
 800bed2:	4b05      	ldr	r3, [pc, #20]	; (800bee8 <rxSubscriptionPredicateOnPortID+0x44>)
 800bed4:	569b      	ldrsb	r3, [r3, r2]
 800bed6:	e000      	b.n	800beda <rxSubscriptionPredicateOnPortID+0x36>
 800bed8:	2300      	movs	r3, #0
}
 800beda:	4618      	mov	r0, r3
 800bedc:	3714      	adds	r7, #20
 800bede:	46bd      	mov	sp, r7
 800bee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee4:	4770      	bx	lr
 800bee6:	bf00      	nop
 800bee8:	08013cb4 	.word	0x08013cb4

0800beec <rxSubscriptionPredicateOnStruct>:

CANARD_PRIVATE int8_t
rxSubscriptionPredicateOnStruct(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                const CanardTreeNode* const node)
{
 800beec:	b580      	push	{r7, lr}
 800beee:	b082      	sub	sp, #8
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
 800bef4:	6039      	str	r1, [r7, #0]
    return rxSubscriptionPredicateOnPortID(&((CanardRxSubscription*) user_reference)->port_id, node);
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	331c      	adds	r3, #28
 800befa:	6839      	ldr	r1, [r7, #0]
 800befc:	4618      	mov	r0, r3
 800befe:	f7ff ffd1 	bl	800bea4 <rxSubscriptionPredicateOnPortID>
 800bf02:	4603      	mov	r3, r0
}
 800bf04:	4618      	mov	r0, r3
 800bf06:	3708      	adds	r7, #8
 800bf08:	46bd      	mov	sp, r7
 800bf0a:	bd80      	pop	{r7, pc}

0800bf0c <canardInit>:
    14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14,  // 33-48
    15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15,  // 49-64
};

CanardInstance canardInit(const CanardMemoryAllocate memory_allocate, const CanardMemoryFree memory_free)
{
 800bf0c:	b5b0      	push	{r4, r5, r7, lr}
 800bf0e:	b08c      	sub	sp, #48	; 0x30
 800bf10:	af00      	add	r7, sp, #0
 800bf12:	60f8      	str	r0, [r7, #12]
 800bf14:	60b9      	str	r1, [r7, #8]
 800bf16:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT(memory_allocate != NULL);
 800bf18:	68bb      	ldr	r3, [r7, #8]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d106      	bne.n	800bf2c <canardInit+0x20>
 800bf1e:	4b16      	ldr	r3, [pc, #88]	; (800bf78 <canardInit+0x6c>)
 800bf20:	4a16      	ldr	r2, [pc, #88]	; (800bf7c <canardInit+0x70>)
 800bf22:	f240 4104 	movw	r1, #1028	; 0x404
 800bf26:	4816      	ldr	r0, [pc, #88]	; (800bf80 <canardInit+0x74>)
 800bf28:	f002 f9ee 	bl	800e308 <__assert_func>
    CANARD_ASSERT(memory_free != NULL);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d106      	bne.n	800bf40 <canardInit+0x34>
 800bf32:	4b14      	ldr	r3, [pc, #80]	; (800bf84 <canardInit+0x78>)
 800bf34:	4a11      	ldr	r2, [pc, #68]	; (800bf7c <canardInit+0x70>)
 800bf36:	f240 4105 	movw	r1, #1029	; 0x405
 800bf3a:	4811      	ldr	r0, [pc, #68]	; (800bf80 <canardInit+0x74>)
 800bf3c:	f002 f9e4 	bl	800e308 <__assert_func>
    const CanardInstance out = {
 800bf40:	2300      	movs	r3, #0
 800bf42:	617b      	str	r3, [r7, #20]
 800bf44:	23ff      	movs	r3, #255	; 0xff
 800bf46:	763b      	strb	r3, [r7, #24]
 800bf48:	68bb      	ldr	r3, [r7, #8]
 800bf4a:	61fb      	str	r3, [r7, #28]
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	623b      	str	r3, [r7, #32]
 800bf50:	2300      	movs	r3, #0
 800bf52:	627b      	str	r3, [r7, #36]	; 0x24
 800bf54:	2300      	movs	r3, #0
 800bf56:	62bb      	str	r3, [r7, #40]	; 0x28
 800bf58:	2300      	movs	r3, #0
 800bf5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        .node_id          = CANARD_NODE_ID_UNSET,
        .memory_allocate  = memory_allocate,
        .memory_free      = memory_free,
        .rx_subscriptions = {NULL, NULL, NULL},
    };
    return out;
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	461d      	mov	r5, r3
 800bf60:	f107 0414 	add.w	r4, r7, #20
 800bf64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bf66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800bf68:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800bf6c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800bf70:	68f8      	ldr	r0, [r7, #12]
 800bf72:	3730      	adds	r7, #48	; 0x30
 800bf74:	46bd      	mov	sp, r7
 800bf76:	bdb0      	pop	{r4, r5, r7, pc}
 800bf78:	08012f44 	.word	0x08012f44
 800bf7c:	08013b3c 	.word	0x08013b3c
 800bf80:	0801279c 	.word	0x0801279c
 800bf84:	08012f64 	.word	0x08012f64

0800bf88 <canardTxInit>:

CanardTxQueue canardTxInit(const size_t capacity, const size_t mtu_bytes)
{
 800bf88:	b4b0      	push	{r4, r5, r7}
 800bf8a:	b08b      	sub	sp, #44	; 0x2c
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	60f8      	str	r0, [r7, #12]
 800bf90:	60b9      	str	r1, [r7, #8]
 800bf92:	607a      	str	r2, [r7, #4]
    CanardTxQueue out = {
 800bf94:	68bb      	ldr	r3, [r7, #8]
 800bf96:	617b      	str	r3, [r7, #20]
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	61bb      	str	r3, [r7, #24]
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	61fb      	str	r3, [r7, #28]
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	623b      	str	r3, [r7, #32]
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	627b      	str	r3, [r7, #36]	; 0x24
        .mtu_bytes      = mtu_bytes,
        .size           = 0,
        .root           = NULL,
        .user_reference = NULL,
    };
    return out;
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	461d      	mov	r5, r3
 800bfac:	f107 0414 	add.w	r4, r7, #20
 800bfb0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bfb2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800bfb4:	6823      	ldr	r3, [r4, #0]
 800bfb6:	602b      	str	r3, [r5, #0]
}
 800bfb8:	68f8      	ldr	r0, [r7, #12]
 800bfba:	372c      	adds	r7, #44	; 0x2c
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	bcb0      	pop	{r4, r5, r7}
 800bfc0:	4770      	bx	lr
	...

0800bfc4 <canardTxPush>:
                     CanardInstance* const               ins,
                     const CanardMicrosecond             tx_deadline_usec,
                     const CanardTransferMetadata* const metadata,
                     const size_t                        payload_size,
                     const void* const                   payload)
{
 800bfc4:	b580      	push	{r7, lr}
 800bfc6:	b08e      	sub	sp, #56	; 0x38
 800bfc8:	af06      	add	r7, sp, #24
 800bfca:	60f8      	str	r0, [r7, #12]
 800bfcc:	60b9      	str	r1, [r7, #8]
 800bfce:	e9c7 2300 	strd	r2, r3, [r7]
    int32_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 800bfd2:	f06f 0301 	mvn.w	r3, #1
 800bfd6:	61fb      	str	r3, [r7, #28]
    if ((ins != NULL) && (que != NULL) && (metadata != NULL) && ((payload != NULL) || (0U == payload_size)))
 800bfd8:	68bb      	ldr	r3, [r7, #8]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d062      	beq.n	800c0a4 <canardTxPush+0xe0>
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d05f      	beq.n	800c0a4 <canardTxPush+0xe0>
 800bfe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d05c      	beq.n	800c0a4 <canardTxPush+0xe0>
 800bfea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d102      	bne.n	800bff6 <canardTxPush+0x32>
 800bff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d156      	bne.n	800c0a4 <canardTxPush+0xe0>
    {
        const size_t  pl_mtu       = adjustPresentationLayerMTU(que->mtu_bytes);
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	685b      	ldr	r3, [r3, #4]
 800bffa:	4618      	mov	r0, r3
 800bffc:	f7fe fb7a 	bl	800a6f4 <adjustPresentationLayerMTU>
 800c000:	61b8      	str	r0, [r7, #24]
        const int32_t maybe_can_id = txMakeCANID(metadata, payload_size, payload, ins->node_id, pl_mtu);
 800c002:	68bb      	ldr	r3, [r7, #8]
 800c004:	791a      	ldrb	r2, [r3, #4]
 800c006:	69bb      	ldr	r3, [r7, #24]
 800c008:	9300      	str	r3, [sp, #0]
 800c00a:	4613      	mov	r3, r2
 800c00c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c00e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c010:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c012:	f7fe fb9f 	bl	800a754 <txMakeCANID>
 800c016:	6178      	str	r0, [r7, #20]
        if (maybe_can_id >= 0)
 800c018:	697b      	ldr	r3, [r7, #20]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	db40      	blt.n	800c0a0 <canardTxPush+0xdc>
        {
            if (payload_size <= pl_mtu)
 800c01e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c020:	69bb      	ldr	r3, [r7, #24]
 800c022:	429a      	cmp	r2, r3
 800c024:	d81c      	bhi.n	800c060 <canardTxPush+0x9c>
            {
                out = txPushSingleFrame(que,
 800c026:	697b      	ldr	r3, [r7, #20]
                                        ins,
                                        tx_deadline_usec,
                                        (uint32_t) maybe_can_id,
                                        metadata->transfer_id,
 800c028:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c02a:	7952      	ldrb	r2, [r2, #5]
                out = txPushSingleFrame(que,
 800c02c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c02e:	9103      	str	r1, [sp, #12]
 800c030:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c032:	9102      	str	r1, [sp, #8]
 800c034:	9201      	str	r2, [sp, #4]
 800c036:	9300      	str	r3, [sp, #0]
 800c038:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c03c:	68b9      	ldr	r1, [r7, #8]
 800c03e:	68f8      	ldr	r0, [r7, #12]
 800c040:	f7fe fd52 	bl	800aae8 <txPushSingleFrame>
 800c044:	61f8      	str	r0, [r7, #28]
                                        payload_size,
                                        payload);
                CANARD_ASSERT((out < 0) || (out == 1));
 800c046:	69fb      	ldr	r3, [r7, #28]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	db2b      	blt.n	800c0a4 <canardTxPush+0xe0>
 800c04c:	69fb      	ldr	r3, [r7, #28]
 800c04e:	2b01      	cmp	r3, #1
 800c050:	d028      	beq.n	800c0a4 <canardTxPush+0xe0>
 800c052:	4b1c      	ldr	r3, [pc, #112]	; (800c0c4 <canardTxPush+0x100>)
 800c054:	4a1c      	ldr	r2, [pc, #112]	; (800c0c8 <canardTxPush+0x104>)
 800c056:	f240 4133 	movw	r1, #1075	; 0x433
 800c05a:	481c      	ldr	r0, [pc, #112]	; (800c0cc <canardTxPush+0x108>)
 800c05c:	f002 f954 	bl	800e308 <__assert_func>
            }
            else
            {
                out = txPushMultiFrame(que,
 800c060:	697b      	ldr	r3, [r7, #20]
                                       ins,
                                       pl_mtu,
                                       tx_deadline_usec,
                                       (uint32_t) maybe_can_id,
                                       metadata->transfer_id,
 800c062:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c064:	7952      	ldrb	r2, [r2, #5]
                out = txPushMultiFrame(que,
 800c066:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c068:	9105      	str	r1, [sp, #20]
 800c06a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c06c:	9104      	str	r1, [sp, #16]
 800c06e:	9203      	str	r2, [sp, #12]
 800c070:	9302      	str	r3, [sp, #8]
 800c072:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c076:	e9cd 2300 	strd	r2, r3, [sp]
 800c07a:	69ba      	ldr	r2, [r7, #24]
 800c07c:	68b9      	ldr	r1, [r7, #8]
 800c07e:	68f8      	ldr	r0, [r7, #12]
 800c080:	f7fe ff4c 	bl	800af1c <txPushMultiFrame>
 800c084:	61f8      	str	r0, [r7, #28]
                                       payload_size,
                                       payload);
                CANARD_ASSERT((out < 0) || (out >= 2));
 800c086:	69fb      	ldr	r3, [r7, #28]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	db0b      	blt.n	800c0a4 <canardTxPush+0xe0>
 800c08c:	69fb      	ldr	r3, [r7, #28]
 800c08e:	2b01      	cmp	r3, #1
 800c090:	dc08      	bgt.n	800c0a4 <canardTxPush+0xe0>
 800c092:	4b0f      	ldr	r3, [pc, #60]	; (800c0d0 <canardTxPush+0x10c>)
 800c094:	4a0c      	ldr	r2, [pc, #48]	; (800c0c8 <canardTxPush+0x104>)
 800c096:	f240 413f 	movw	r1, #1087	; 0x43f
 800c09a:	480c      	ldr	r0, [pc, #48]	; (800c0cc <canardTxPush+0x108>)
 800c09c:	f002 f934 	bl	800e308 <__assert_func>
            }
        }
        else
        {
            out = maybe_can_id;
 800c0a0:	697b      	ldr	r3, [r7, #20]
 800c0a2:	61fb      	str	r3, [r7, #28]
        }
    }
    CANARD_ASSERT(out != 0);
 800c0a4:	69fb      	ldr	r3, [r7, #28]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d106      	bne.n	800c0b8 <canardTxPush+0xf4>
 800c0aa:	4b0a      	ldr	r3, [pc, #40]	; (800c0d4 <canardTxPush+0x110>)
 800c0ac:	4a06      	ldr	r2, [pc, #24]	; (800c0c8 <canardTxPush+0x104>)
 800c0ae:	f240 4147 	movw	r1, #1095	; 0x447
 800c0b2:	4806      	ldr	r0, [pc, #24]	; (800c0cc <canardTxPush+0x108>)
 800c0b4:	f002 f928 	bl	800e308 <__assert_func>
    return out;
 800c0b8:	69fb      	ldr	r3, [r7, #28]
}
 800c0ba:	4618      	mov	r0, r3
 800c0bc:	3720      	adds	r7, #32
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	bd80      	pop	{r7, pc}
 800c0c2:	bf00      	nop
 800c0c4:	08012a98 	.word	0x08012a98
 800c0c8:	08013b48 	.word	0x08013b48
 800c0cc:	0801279c 	.word	0x0801279c
 800c0d0:	08012bdc 	.word	0x08012bdc
 800c0d4:	08012f80 	.word	0x08012f80

0800c0d8 <canardTxPeek>:

const CanardTxQueueItem* canardTxPeek(const CanardTxQueue* const que)
{
 800c0d8:	b580      	push	{r7, lr}
 800c0da:	b084      	sub	sp, #16
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	6078      	str	r0, [r7, #4]
    const CanardTxQueueItem* out = NULL;
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	60fb      	str	r3, [r7, #12]
    if (que != NULL)
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d006      	beq.n	800c0f8 <canardTxPeek+0x20>
    {
        // Paragraph 6.7.2.1.15 of the C standard says:
        //     A pointer to a structure object, suitably converted, points to its initial member, and vice versa.
        out = (const CanardTxQueueItem*) (void*) cavlFindExtremum(que->root, false);
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	68db      	ldr	r3, [r3, #12]
 800c0ee:	2100      	movs	r1, #0
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	f7fd fe96 	bl	8009e22 <cavlFindExtremum>
 800c0f6:	60f8      	str	r0, [r7, #12]
    }
    return out;
 800c0f8:	68fb      	ldr	r3, [r7, #12]
}
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	3710      	adds	r7, #16
 800c0fe:	46bd      	mov	sp, r7
 800c100:	bd80      	pop	{r7, pc}

0800c102 <canardTxPop>:

CanardTxQueueItem* canardTxPop(CanardTxQueue* const que, const CanardTxQueueItem* const item)
{
 800c102:	b580      	push	{r7, lr}
 800c104:	b084      	sub	sp, #16
 800c106:	af00      	add	r7, sp, #0
 800c108:	6078      	str	r0, [r7, #4]
 800c10a:	6039      	str	r1, [r7, #0]
    CanardTxQueueItem* out = NULL;
 800c10c:	2300      	movs	r3, #0
 800c10e:	60fb      	str	r3, [r7, #12]
    if ((que != NULL) && (item != NULL))
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	2b00      	cmp	r3, #0
 800c114:	d010      	beq.n	800c138 <canardTxPop+0x36>
 800c116:	683b      	ldr	r3, [r7, #0]
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d00d      	beq.n	800c138 <canardTxPop+0x36>
    {
        // Intentional violation of MISRA: casting away const qualifier. This is considered safe because the API
        // contract dictates that the pointer shall point to a mutable entity in RAM previously allocated by the
        // memory manager. It is difficult to avoid this cast in this context.
        out = (CanardTxQueueItem*) item;  // NOSONAR casting away const qualifier.
 800c11c:	683b      	ldr	r3, [r7, #0]
 800c11e:	60fb      	str	r3, [r7, #12]
        // Paragraph 6.7.2.1.15 of the C standard says:
        //     A pointer to a structure object, suitably converted, points to its initial member, and vice versa.
        // Note that the highest-priority frame is always a leaf node in the AVL tree, which means that it is very
        // cheap to remove.
        cavlRemove(&que->root, &item->base);
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	330c      	adds	r3, #12
 800c124:	683a      	ldr	r2, [r7, #0]
 800c126:	4611      	mov	r1, r2
 800c128:	4618      	mov	r0, r3
 800c12a:	f7fe f8cf 	bl	800a2cc <cavlRemove>
        que->size--;
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	689b      	ldr	r3, [r3, #8]
 800c132:	1e5a      	subs	r2, r3, #1
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	609a      	str	r2, [r3, #8]
    }
    return out;
 800c138:	68fb      	ldr	r3, [r7, #12]
}
 800c13a:	4618      	mov	r0, r3
 800c13c:	3710      	adds	r7, #16
 800c13e:	46bd      	mov	sp, r7
 800c140:	bd80      	pop	{r7, pc}
	...

0800c144 <canardRxAccept>:
                      const CanardMicrosecond      timestamp_usec,
                      const CanardFrame* const     frame,
                      const uint8_t                redundant_iface_index,
                      CanardRxTransfer* const      out_transfer,
                      CanardRxSubscription** const out_subscription)
{
 800c144:	b580      	push	{r7, lr}
 800c146:	b090      	sub	sp, #64	; 0x40
 800c148:	af02      	add	r7, sp, #8
 800c14a:	60f8      	str	r0, [r7, #12]
 800c14c:	e9c7 2300 	strd	r2, r3, [r7]
    int8_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 800c150:	23fe      	movs	r3, #254	; 0xfe
 800c152:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if ((ins != NULL) && (out_transfer != NULL) && (frame != NULL) && (frame->extended_can_id <= CAN_EXT_ID_MASK) &&
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d068      	beq.n	800c22e <canardRxAccept+0xea>
 800c15c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d065      	beq.n	800c22e <canardRxAccept+0xea>
 800c162:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c164:	2b00      	cmp	r3, #0
 800c166:	d062      	beq.n	800c22e <canardRxAccept+0xea>
 800c168:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c170:	d25d      	bcs.n	800c22e <canardRxAccept+0xea>
        ((frame->payload != NULL) || (0 == frame->payload_size)))
 800c172:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c174:	689b      	ldr	r3, [r3, #8]
    if ((ins != NULL) && (out_transfer != NULL) && (frame != NULL) && (frame->extended_can_id <= CAN_EXT_ID_MASK) &&
 800c176:	2b00      	cmp	r3, #0
 800c178:	d103      	bne.n	800c182 <canardRxAccept+0x3e>
        ((frame->payload != NULL) || (0 == frame->payload_size)))
 800c17a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c17c:	685b      	ldr	r3, [r3, #4]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d155      	bne.n	800c22e <canardRxAccept+0xea>
    {
        RxFrameModel model = {0};
 800c182:	f107 0310 	add.w	r3, r7, #16
 800c186:	2220      	movs	r2, #32
 800c188:	2100      	movs	r1, #0
 800c18a:	4618      	mov	r0, r3
 800c18c:	f002 ff2d 	bl	800efea <memset>
        if (rxTryParseFrame(timestamp_usec, frame, &model))
 800c190:	f107 0310 	add.w	r3, r7, #16
 800c194:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c196:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c19a:	f7fe ffb3 	bl	800b104 <rxTryParseFrame>
 800c19e:	4603      	mov	r3, r0
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d041      	beq.n	800c228 <canardRxAccept+0xe4>
        {
            if ((CANARD_NODE_ID_UNSET == model.destination_node_id) || (ins->node_id == model.destination_node_id))
 800c1a4:	7f7b      	ldrb	r3, [r7, #29]
 800c1a6:	2bff      	cmp	r3, #255	; 0xff
 800c1a8:	d004      	beq.n	800c1b4 <canardRxAccept+0x70>
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	791a      	ldrb	r2, [r3, #4]
 800c1ae:	7f7b      	ldrb	r3, [r7, #29]
 800c1b0:	429a      	cmp	r2, r3
 800c1b2:	d135      	bne.n	800c220 <canardRxAccept+0xdc>
            {
                // This is the reason the function has a logarithmic time complexity of the number of subscriptions.
                // Note also that this one of the two variable-complexity operations in the RX pipeline; the other one
                // is memcpy(). Excepting these two cases, the entire RX pipeline contains neither loops nor recursion.
                CanardRxSubscription* const sub =
                    (CanardRxSubscription*) (void*) cavlSearch(&ins->rx_subscriptions[(size_t) model.transfer_kind],
 800c1b4:	7e7b      	ldrb	r3, [r7, #25]
 800c1b6:	3304      	adds	r3, #4
 800c1b8:	009b      	lsls	r3, r3, #2
 800c1ba:	68fa      	ldr	r2, [r7, #12]
 800c1bc:	18d0      	adds	r0, r2, r3
 800c1be:	f107 0310 	add.w	r3, r7, #16
 800c1c2:	f103 010a 	add.w	r1, r3, #10
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	4a21      	ldr	r2, [pc, #132]	; (800c250 <canardRxAccept+0x10c>)
 800c1ca:	f7fe f801 	bl	800a1d0 <cavlSearch>
 800c1ce:	6338      	str	r0, [r7, #48]	; 0x30
                                                               &model.port_id,
                                                               &rxSubscriptionPredicateOnPortID,
                                                               NULL);
                if (out_subscription != NULL)
 800c1d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d002      	beq.n	800c1dc <canardRxAccept+0x98>
                {
                    *out_subscription = sub;  // Expose selected instance to the caller.
 800c1d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c1d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c1da:	601a      	str	r2, [r3, #0]
                }
                if (sub != NULL)
 800c1dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d01a      	beq.n	800c218 <canardRxAccept+0xd4>
                {
                    CANARD_ASSERT(sub->port_id == model.port_id);
 800c1e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1e4:	8b9a      	ldrh	r2, [r3, #28]
 800c1e6:	8b7b      	ldrh	r3, [r7, #26]
 800c1e8:	429a      	cmp	r2, r3
 800c1ea:	d006      	beq.n	800c1fa <canardRxAccept+0xb6>
 800c1ec:	4b19      	ldr	r3, [pc, #100]	; (800c254 <canardRxAccept+0x110>)
 800c1ee:	4a1a      	ldr	r2, [pc, #104]	; (800c258 <canardRxAccept+0x114>)
 800c1f0:	f44f 6191 	mov.w	r1, #1160	; 0x488
 800c1f4:	4819      	ldr	r0, [pc, #100]	; (800c25c <canardRxAccept+0x118>)
 800c1f6:	f002 f887 	bl	800e308 <__assert_func>
                    out = rxAcceptFrame(ins, sub, &model, redundant_iface_index, out_transfer);
 800c1fa:	f897 1044 	ldrb.w	r1, [r7, #68]	; 0x44
 800c1fe:	f107 0210 	add.w	r2, r7, #16
 800c202:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c204:	9300      	str	r3, [sp, #0]
 800c206:	460b      	mov	r3, r1
 800c208:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c20a:	68f8      	ldr	r0, [r7, #12]
 800c20c:	f7ff fd1c 	bl	800bc48 <rxAcceptFrame>
 800c210:	4603      	mov	r3, r0
 800c212:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            {
 800c216:	e00a      	b.n	800c22e <canardRxAccept+0xea>
                }
                else
                {
                    out = 0;  // No matching subscription.
 800c218:	2300      	movs	r3, #0
 800c21a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            {
 800c21e:	e006      	b.n	800c22e <canardRxAccept+0xea>
                }
            }
            else
            {
                out = 0;  // Mis-addressed frame (normally it should be filtered out by the hardware).
 800c220:	2300      	movs	r3, #0
 800c222:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800c226:	e002      	b.n	800c22e <canardRxAccept+0xea>
            }
        }
        else
        {
            out = 0;  // A non-Cyphal/CAN input frame.
 800c228:	2300      	movs	r3, #0
 800c22a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        }
    }
    CANARD_ASSERT(out <= 1);
 800c22e:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800c232:	2b01      	cmp	r3, #1
 800c234:	dd06      	ble.n	800c244 <canardRxAccept+0x100>
 800c236:	4b0a      	ldr	r3, [pc, #40]	; (800c260 <canardRxAccept+0x11c>)
 800c238:	4a07      	ldr	r2, [pc, #28]	; (800c258 <canardRxAccept+0x114>)
 800c23a:	f240 419a 	movw	r1, #1178	; 0x49a
 800c23e:	4807      	ldr	r0, [pc, #28]	; (800c25c <canardRxAccept+0x118>)
 800c240:	f002 f862 	bl	800e308 <__assert_func>
    return out;
 800c244:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800c248:	4618      	mov	r0, r3
 800c24a:	3738      	adds	r7, #56	; 0x38
 800c24c:	46bd      	mov	sp, r7
 800c24e:	bd80      	pop	{r7, pc}
 800c250:	0800bea5 	.word	0x0800bea5
 800c254:	08012f8c 	.word	0x08012f8c
 800c258:	08013ca4 	.word	0x08013ca4
 800c25c:	0801279c 	.word	0x0801279c
 800c260:	08012fac 	.word	0x08012fac

0800c264 <canardRxSubscribe>:
                         const CanardTransferKind    transfer_kind,
                         const CanardPortID          port_id,
                         const size_t                extent,
                         const CanardMicrosecond     transfer_id_timeout_usec,
                         CanardRxSubscription* const out_subscription)
{
 800c264:	b580      	push	{r7, lr}
 800c266:	b088      	sub	sp, #32
 800c268:	af00      	add	r7, sp, #0
 800c26a:	60f8      	str	r0, [r7, #12]
 800c26c:	607b      	str	r3, [r7, #4]
 800c26e:	460b      	mov	r3, r1
 800c270:	72fb      	strb	r3, [r7, #11]
 800c272:	4613      	mov	r3, r2
 800c274:	813b      	strh	r3, [r7, #8]
    int8_t       out = -CANARD_ERROR_INVALID_ARGUMENT;
 800c276:	23fe      	movs	r3, #254	; 0xfe
 800c278:	77fb      	strb	r3, [r7, #31]
    const size_t tk  = (size_t) transfer_kind;
 800c27a:	7afb      	ldrb	r3, [r7, #11]
 800c27c:	617b      	str	r3, [r7, #20]
    if ((ins != NULL) && (out_subscription != NULL) && (tk < CANARD_NUM_TRANSFER_KINDS))
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d04a      	beq.n	800c31a <canardRxSubscribe+0xb6>
 800c284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c286:	2b00      	cmp	r3, #0
 800c288:	d047      	beq.n	800c31a <canardRxSubscribe+0xb6>
 800c28a:	697b      	ldr	r3, [r7, #20]
 800c28c:	2b02      	cmp	r3, #2
 800c28e:	d844      	bhi.n	800c31a <canardRxSubscribe+0xb6>
    {
        // Reset to the initial state. This is absolutely critical because the new payload size limit may be larger
        // than the old value; if there are any payload buffers allocated, we may overrun them because they are shorter
        // than the new payload limit. So we clear the subscription and thus ensure that no overrun may occur.
        out = canardRxUnsubscribe(ins, transfer_kind, port_id);
 800c290:	893a      	ldrh	r2, [r7, #8]
 800c292:	7afb      	ldrb	r3, [r7, #11]
 800c294:	4619      	mov	r1, r3
 800c296:	68f8      	ldr	r0, [r7, #12]
 800c298:	f000 f850 	bl	800c33c <canardRxUnsubscribe>
 800c29c:	4603      	mov	r3, r0
 800c29e:	77fb      	strb	r3, [r7, #31]
        if (out >= 0)
 800c2a0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	db38      	blt.n	800c31a <canardRxSubscribe+0xb6>
        {
            out_subscription->transfer_id_timeout_usec = transfer_id_timeout_usec;
 800c2a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c2aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800c2ae:	e9c1 2304 	strd	r2, r3, [r1, #16]
            out_subscription->extent                   = extent;
 800c2b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2b4:	687a      	ldr	r2, [r7, #4]
 800c2b6:	619a      	str	r2, [r3, #24]
            out_subscription->port_id                  = port_id;
 800c2b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2ba:	893a      	ldrh	r2, [r7, #8]
 800c2bc:	839a      	strh	r2, [r3, #28]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 800c2be:	2300      	movs	r3, #0
 800c2c0:	61bb      	str	r3, [r7, #24]
 800c2c2:	e009      	b.n	800c2d8 <canardRxSubscribe+0x74>
            {
                // The sessions will be created ad-hoc. Normally, for a low-jitter deterministic system,
                // we could have pre-allocated sessions here, but that requires too much memory to be feasible.
                // We could accept an extra argument that would instruct us to pre-allocate sessions here?
                out_subscription->sessions[i] = NULL;
 800c2c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c2c6:	69bb      	ldr	r3, [r7, #24]
 800c2c8:	3308      	adds	r3, #8
 800c2ca:	009b      	lsls	r3, r3, #2
 800c2cc:	4413      	add	r3, r2
 800c2ce:	2200      	movs	r2, #0
 800c2d0:	605a      	str	r2, [r3, #4]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 800c2d2:	69bb      	ldr	r3, [r7, #24]
 800c2d4:	3301      	adds	r3, #1
 800c2d6:	61bb      	str	r3, [r7, #24]
 800c2d8:	69bb      	ldr	r3, [r7, #24]
 800c2da:	2b7f      	cmp	r3, #127	; 0x7f
 800c2dc:	d9f2      	bls.n	800c2c4 <canardRxSubscribe+0x60>
            }
            const CanardTreeNode* const res = cavlSearch(&ins->rx_subscriptions[tk],
 800c2de:	697b      	ldr	r3, [r7, #20]
 800c2e0:	3304      	adds	r3, #4
 800c2e2:	009b      	lsls	r3, r3, #2
 800c2e4:	68fa      	ldr	r2, [r7, #12]
 800c2e6:	18d0      	adds	r0, r2, r3
 800c2e8:	4b0f      	ldr	r3, [pc, #60]	; (800c328 <canardRxSubscribe+0xc4>)
 800c2ea:	4a10      	ldr	r2, [pc, #64]	; (800c32c <canardRxSubscribe+0xc8>)
 800c2ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c2ee:	f7fd ff6f 	bl	800a1d0 <cavlSearch>
 800c2f2:	6138      	str	r0, [r7, #16]
                                                         out_subscription,
                                                         &rxSubscriptionPredicateOnStruct,
                                                         &avlTrivialFactory);
            (void) res;
            CANARD_ASSERT(res == &out_subscription->base);
 800c2f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2f6:	693a      	ldr	r2, [r7, #16]
 800c2f8:	429a      	cmp	r2, r3
 800c2fa:	d006      	beq.n	800c30a <canardRxSubscribe+0xa6>
 800c2fc:	4b0c      	ldr	r3, [pc, #48]	; (800c330 <canardRxSubscribe+0xcc>)
 800c2fe:	4a0d      	ldr	r2, [pc, #52]	; (800c334 <canardRxSubscribe+0xd0>)
 800c300:	f240 41be 	movw	r1, #1214	; 0x4be
 800c304:	480c      	ldr	r0, [pc, #48]	; (800c338 <canardRxSubscribe+0xd4>)
 800c306:	f001 ffff 	bl	800e308 <__assert_func>
            out = (out > 0) ? 0 : 1;
 800c30a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	bfd4      	ite	le
 800c312:	2301      	movle	r3, #1
 800c314:	2300      	movgt	r3, #0
 800c316:	b2db      	uxtb	r3, r3
 800c318:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 800c31a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800c31e:	4618      	mov	r0, r3
 800c320:	3720      	adds	r7, #32
 800c322:	46bd      	mov	sp, r7
 800c324:	bd80      	pop	{r7, pc}
 800c326:	bf00      	nop
 800c328:	0800a531 	.word	0x0800a531
 800c32c:	0800beed 	.word	0x0800beed
 800c330:	08012fb8 	.word	0x08012fb8
 800c334:	08013d84 	.word	0x08013d84
 800c338:	0801279c 	.word	0x0801279c

0800c33c <canardRxUnsubscribe>:

int8_t canardRxUnsubscribe(CanardInstance* const    ins,
                           const CanardTransferKind transfer_kind,
                           const CanardPortID       port_id)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b088      	sub	sp, #32
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
 800c344:	460b      	mov	r3, r1
 800c346:	70fb      	strb	r3, [r7, #3]
 800c348:	4613      	mov	r3, r2
 800c34a:	803b      	strh	r3, [r7, #0]
    int8_t       out = -CANARD_ERROR_INVALID_ARGUMENT;
 800c34c:	23fe      	movs	r3, #254	; 0xfe
 800c34e:	77fb      	strb	r3, [r7, #31]
    const size_t tk  = (size_t) transfer_kind;
 800c350:	78fb      	ldrb	r3, [r7, #3]
 800c352:	617b      	str	r3, [r7, #20]
    if ((ins != NULL) && (tk < CANARD_NUM_TRANSFER_KINDS))
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d05f      	beq.n	800c41a <canardRxUnsubscribe+0xde>
 800c35a:	697b      	ldr	r3, [r7, #20]
 800c35c:	2b02      	cmp	r3, #2
 800c35e:	d85c      	bhi.n	800c41a <canardRxUnsubscribe+0xde>
    {
        CanardPortID                port_id_mutable = port_id;
 800c360:	883b      	ldrh	r3, [r7, #0]
 800c362:	81fb      	strh	r3, [r7, #14]
        CanardRxSubscription* const sub             = (CanardRxSubscription*) (void*)
            cavlSearch(&ins->rx_subscriptions[tk], &port_id_mutable, &rxSubscriptionPredicateOnPortID, NULL);
 800c364:	697b      	ldr	r3, [r7, #20]
 800c366:	3304      	adds	r3, #4
 800c368:	009b      	lsls	r3, r3, #2
 800c36a:	687a      	ldr	r2, [r7, #4]
 800c36c:	18d0      	adds	r0, r2, r3
 800c36e:	f107 010e 	add.w	r1, r7, #14
 800c372:	2300      	movs	r3, #0
 800c374:	4a2c      	ldr	r2, [pc, #176]	; (800c428 <canardRxUnsubscribe+0xec>)
 800c376:	f7fd ff2b 	bl	800a1d0 <cavlSearch>
 800c37a:	6138      	str	r0, [r7, #16]
        if (sub != NULL)
 800c37c:	693b      	ldr	r3, [r7, #16]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d049      	beq.n	800c416 <canardRxUnsubscribe+0xda>
        {
            cavlRemove(&ins->rx_subscriptions[tk], &sub->base);
 800c382:	697b      	ldr	r3, [r7, #20]
 800c384:	3304      	adds	r3, #4
 800c386:	009b      	lsls	r3, r3, #2
 800c388:	687a      	ldr	r2, [r7, #4]
 800c38a:	4413      	add	r3, r2
 800c38c:	693a      	ldr	r2, [r7, #16]
 800c38e:	4611      	mov	r1, r2
 800c390:	4618      	mov	r0, r3
 800c392:	f7fd ff9b 	bl	800a2cc <cavlRemove>
            CANARD_ASSERT(sub->port_id == port_id);
 800c396:	693b      	ldr	r3, [r7, #16]
 800c398:	8b9b      	ldrh	r3, [r3, #28]
 800c39a:	883a      	ldrh	r2, [r7, #0]
 800c39c:	429a      	cmp	r2, r3
 800c39e:	d006      	beq.n	800c3ae <canardRxUnsubscribe+0x72>
 800c3a0:	4b22      	ldr	r3, [pc, #136]	; (800c42c <canardRxUnsubscribe+0xf0>)
 800c3a2:	4a23      	ldr	r2, [pc, #140]	; (800c430 <canardRxUnsubscribe+0xf4>)
 800c3a4:	f240 41d3 	movw	r1, #1235	; 0x4d3
 800c3a8:	4822      	ldr	r0, [pc, #136]	; (800c434 <canardRxUnsubscribe+0xf8>)
 800c3aa:	f001 ffad 	bl	800e308 <__assert_func>
            out = 1;
 800c3ae:	2301      	movs	r3, #1
 800c3b0:	77fb      	strb	r3, [r7, #31]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	61bb      	str	r3, [r7, #24]
 800c3b6:	e02a      	b.n	800c40e <canardRxUnsubscribe+0xd2>
            {
                ins->memory_free(ins, (sub->sessions[i] != NULL) ? sub->sessions[i]->payload : NULL);
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	68da      	ldr	r2, [r3, #12]
 800c3bc:	6939      	ldr	r1, [r7, #16]
 800c3be:	69bb      	ldr	r3, [r7, #24]
 800c3c0:	3308      	adds	r3, #8
 800c3c2:	009b      	lsls	r3, r3, #2
 800c3c4:	440b      	add	r3, r1
 800c3c6:	685b      	ldr	r3, [r3, #4]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d007      	beq.n	800c3dc <canardRxUnsubscribe+0xa0>
 800c3cc:	6939      	ldr	r1, [r7, #16]
 800c3ce:	69bb      	ldr	r3, [r7, #24]
 800c3d0:	3308      	adds	r3, #8
 800c3d2:	009b      	lsls	r3, r3, #2
 800c3d4:	440b      	add	r3, r1
 800c3d6:	685b      	ldr	r3, [r3, #4]
 800c3d8:	691b      	ldr	r3, [r3, #16]
 800c3da:	e000      	b.n	800c3de <canardRxUnsubscribe+0xa2>
 800c3dc:	2300      	movs	r3, #0
 800c3de:	4619      	mov	r1, r3
 800c3e0:	6878      	ldr	r0, [r7, #4]
 800c3e2:	4790      	blx	r2
                ins->memory_free(ins, sub->sessions[i]);
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	68da      	ldr	r2, [r3, #12]
 800c3e8:	6939      	ldr	r1, [r7, #16]
 800c3ea:	69bb      	ldr	r3, [r7, #24]
 800c3ec:	3308      	adds	r3, #8
 800c3ee:	009b      	lsls	r3, r3, #2
 800c3f0:	440b      	add	r3, r1
 800c3f2:	685b      	ldr	r3, [r3, #4]
 800c3f4:	4619      	mov	r1, r3
 800c3f6:	6878      	ldr	r0, [r7, #4]
 800c3f8:	4790      	blx	r2
                sub->sessions[i] = NULL;
 800c3fa:	693a      	ldr	r2, [r7, #16]
 800c3fc:	69bb      	ldr	r3, [r7, #24]
 800c3fe:	3308      	adds	r3, #8
 800c400:	009b      	lsls	r3, r3, #2
 800c402:	4413      	add	r3, r2
 800c404:	2200      	movs	r2, #0
 800c406:	605a      	str	r2, [r3, #4]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 800c408:	69bb      	ldr	r3, [r7, #24]
 800c40a:	3301      	adds	r3, #1
 800c40c:	61bb      	str	r3, [r7, #24]
 800c40e:	69bb      	ldr	r3, [r7, #24]
 800c410:	2b7f      	cmp	r3, #127	; 0x7f
 800c412:	d9d1      	bls.n	800c3b8 <canardRxUnsubscribe+0x7c>
 800c414:	e001      	b.n	800c41a <canardRxUnsubscribe+0xde>
            }
        }
        else
        {
            out = 0;
 800c416:	2300      	movs	r3, #0
 800c418:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 800c41a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800c41e:	4618      	mov	r0, r3
 800c420:	3720      	adds	r7, #32
 800c422:	46bd      	mov	sp, r7
 800c424:	bd80      	pop	{r7, pc}
 800c426:	bf00      	nop
 800c428:	0800bea5 	.word	0x0800bea5
 800c42c:	08012fd8 	.word	0x08012fd8
 800c430:	08013d98 	.word	0x08013d98
 800c434:	0801279c 	.word	0x0801279c

0800c438 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800c438:	b580      	push	{r7, lr}
 800c43a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800c43c:	4b0e      	ldr	r3, [pc, #56]	; (800c478 <HAL_Init+0x40>)
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	4a0d      	ldr	r2, [pc, #52]	; (800c478 <HAL_Init+0x40>)
 800c442:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c446:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800c448:	4b0b      	ldr	r3, [pc, #44]	; (800c478 <HAL_Init+0x40>)
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	4a0a      	ldr	r2, [pc, #40]	; (800c478 <HAL_Init+0x40>)
 800c44e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800c452:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800c454:	4b08      	ldr	r3, [pc, #32]	; (800c478 <HAL_Init+0x40>)
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	4a07      	ldr	r2, [pc, #28]	; (800c478 <HAL_Init+0x40>)
 800c45a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c45e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800c460:	2003      	movs	r0, #3
 800c462:	f000 ffad 	bl	800d3c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800c466:	2000      	movs	r0, #0
 800c468:	f000 f808 	bl	800c47c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800c46c:	f7fd fb2c 	bl	8009ac8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800c470:	2300      	movs	r3, #0
}
 800c472:	4618      	mov	r0, r3
 800c474:	bd80      	pop	{r7, pc}
 800c476:	bf00      	nop
 800c478:	40023c00 	.word	0x40023c00

0800c47c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b082      	sub	sp, #8
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800c484:	4b12      	ldr	r3, [pc, #72]	; (800c4d0 <HAL_InitTick+0x54>)
 800c486:	681a      	ldr	r2, [r3, #0]
 800c488:	4b12      	ldr	r3, [pc, #72]	; (800c4d4 <HAL_InitTick+0x58>)
 800c48a:	781b      	ldrb	r3, [r3, #0]
 800c48c:	4619      	mov	r1, r3
 800c48e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c492:	fbb3 f3f1 	udiv	r3, r3, r1
 800c496:	fbb2 f3f3 	udiv	r3, r2, r3
 800c49a:	4618      	mov	r0, r3
 800c49c:	f000 ffc5 	bl	800d42a <HAL_SYSTICK_Config>
 800c4a0:	4603      	mov	r3, r0
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d001      	beq.n	800c4aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800c4a6:	2301      	movs	r3, #1
 800c4a8:	e00e      	b.n	800c4c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	2b0f      	cmp	r3, #15
 800c4ae:	d80a      	bhi.n	800c4c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	6879      	ldr	r1, [r7, #4]
 800c4b4:	f04f 30ff 	mov.w	r0, #4294967295
 800c4b8:	f000 ff8d 	bl	800d3d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800c4bc:	4a06      	ldr	r2, [pc, #24]	; (800c4d8 <HAL_InitTick+0x5c>)
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	e000      	b.n	800c4c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800c4c6:	2301      	movs	r3, #1
}
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	3708      	adds	r7, #8
 800c4cc:	46bd      	mov	sp, r7
 800c4ce:	bd80      	pop	{r7, pc}
 800c4d0:	2000000c 	.word	0x2000000c
 800c4d4:	20000014 	.word	0x20000014
 800c4d8:	20000010 	.word	0x20000010

0800c4dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800c4dc:	b480      	push	{r7}
 800c4de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800c4e0:	4b06      	ldr	r3, [pc, #24]	; (800c4fc <HAL_IncTick+0x20>)
 800c4e2:	781b      	ldrb	r3, [r3, #0]
 800c4e4:	461a      	mov	r2, r3
 800c4e6:	4b06      	ldr	r3, [pc, #24]	; (800c500 <HAL_IncTick+0x24>)
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	4413      	add	r3, r2
 800c4ec:	4a04      	ldr	r2, [pc, #16]	; (800c500 <HAL_IncTick+0x24>)
 800c4ee:	6013      	str	r3, [r2, #0]
}
 800c4f0:	bf00      	nop
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f8:	4770      	bx	lr
 800c4fa:	bf00      	nop
 800c4fc:	20000014 	.word	0x20000014
 800c500:	200006c4 	.word	0x200006c4

0800c504 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800c504:	b480      	push	{r7}
 800c506:	af00      	add	r7, sp, #0
  return uwTick;
 800c508:	4b03      	ldr	r3, [pc, #12]	; (800c518 <HAL_GetTick+0x14>)
 800c50a:	681b      	ldr	r3, [r3, #0]
}
 800c50c:	4618      	mov	r0, r3
 800c50e:	46bd      	mov	sp, r7
 800c510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c514:	4770      	bx	lr
 800c516:	bf00      	nop
 800c518:	200006c4 	.word	0x200006c4

0800c51c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800c51c:	b580      	push	{r7, lr}
 800c51e:	b084      	sub	sp, #16
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800c524:	f7ff ffee 	bl	800c504 <HAL_GetTick>
 800c528:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c534:	d005      	beq.n	800c542 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800c536:	4b0a      	ldr	r3, [pc, #40]	; (800c560 <HAL_Delay+0x44>)
 800c538:	781b      	ldrb	r3, [r3, #0]
 800c53a:	461a      	mov	r2, r3
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	4413      	add	r3, r2
 800c540:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800c542:	bf00      	nop
 800c544:	f7ff ffde 	bl	800c504 <HAL_GetTick>
 800c548:	4602      	mov	r2, r0
 800c54a:	68bb      	ldr	r3, [r7, #8]
 800c54c:	1ad3      	subs	r3, r2, r3
 800c54e:	68fa      	ldr	r2, [r7, #12]
 800c550:	429a      	cmp	r2, r3
 800c552:	d8f7      	bhi.n	800c544 <HAL_Delay+0x28>
  {
  }
}
 800c554:	bf00      	nop
 800c556:	bf00      	nop
 800c558:	3710      	adds	r7, #16
 800c55a:	46bd      	mov	sp, r7
 800c55c:	bd80      	pop	{r7, pc}
 800c55e:	bf00      	nop
 800c560:	20000014 	.word	0x20000014

0800c564 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b084      	sub	sp, #16
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d101      	bne.n	800c576 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800c572:	2301      	movs	r3, #1
 800c574:	e0ed      	b.n	800c752 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c57c:	b2db      	uxtb	r3, r3
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d102      	bne.n	800c588 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800c582:	6878      	ldr	r0, [r7, #4]
 800c584:	f7fd fac8 	bl	8009b18 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	681a      	ldr	r2, [r3, #0]
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	f042 0201 	orr.w	r2, r2, #1
 800c596:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c598:	f7ff ffb4 	bl	800c504 <HAL_GetTick>
 800c59c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800c59e:	e012      	b.n	800c5c6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800c5a0:	f7ff ffb0 	bl	800c504 <HAL_GetTick>
 800c5a4:	4602      	mov	r2, r0
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	1ad3      	subs	r3, r2, r3
 800c5aa:	2b0a      	cmp	r3, #10
 800c5ac:	d90b      	bls.n	800c5c6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5b2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	2205      	movs	r2, #5
 800c5be:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800c5c2:	2301      	movs	r3, #1
 800c5c4:	e0c5      	b.n	800c752 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	685b      	ldr	r3, [r3, #4]
 800c5cc:	f003 0301 	and.w	r3, r3, #1
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d0e5      	beq.n	800c5a0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	681a      	ldr	r2, [r3, #0]
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	f022 0202 	bic.w	r2, r2, #2
 800c5e2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c5e4:	f7ff ff8e 	bl	800c504 <HAL_GetTick>
 800c5e8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800c5ea:	e012      	b.n	800c612 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800c5ec:	f7ff ff8a 	bl	800c504 <HAL_GetTick>
 800c5f0:	4602      	mov	r2, r0
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	1ad3      	subs	r3, r2, r3
 800c5f6:	2b0a      	cmp	r3, #10
 800c5f8:	d90b      	bls.n	800c612 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5fe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	2205      	movs	r2, #5
 800c60a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800c60e:	2301      	movs	r3, #1
 800c610:	e09f      	b.n	800c752 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	685b      	ldr	r3, [r3, #4]
 800c618:	f003 0302 	and.w	r3, r3, #2
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d1e5      	bne.n	800c5ec <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	7e1b      	ldrb	r3, [r3, #24]
 800c624:	2b01      	cmp	r3, #1
 800c626:	d108      	bne.n	800c63a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	681a      	ldr	r2, [r3, #0]
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c636:	601a      	str	r2, [r3, #0]
 800c638:	e007      	b.n	800c64a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	681a      	ldr	r2, [r3, #0]
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c648:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	7e5b      	ldrb	r3, [r3, #25]
 800c64e:	2b01      	cmp	r3, #1
 800c650:	d108      	bne.n	800c664 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	681a      	ldr	r2, [r3, #0]
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c660:	601a      	str	r2, [r3, #0]
 800c662:	e007      	b.n	800c674 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	681a      	ldr	r2, [r3, #0]
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c672:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	7e9b      	ldrb	r3, [r3, #26]
 800c678:	2b01      	cmp	r3, #1
 800c67a:	d108      	bne.n	800c68e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	681a      	ldr	r2, [r3, #0]
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	f042 0220 	orr.w	r2, r2, #32
 800c68a:	601a      	str	r2, [r3, #0]
 800c68c:	e007      	b.n	800c69e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	681a      	ldr	r2, [r3, #0]
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	f022 0220 	bic.w	r2, r2, #32
 800c69c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	7edb      	ldrb	r3, [r3, #27]
 800c6a2:	2b01      	cmp	r3, #1
 800c6a4:	d108      	bne.n	800c6b8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	681a      	ldr	r2, [r3, #0]
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f022 0210 	bic.w	r2, r2, #16
 800c6b4:	601a      	str	r2, [r3, #0]
 800c6b6:	e007      	b.n	800c6c8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	681a      	ldr	r2, [r3, #0]
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	f042 0210 	orr.w	r2, r2, #16
 800c6c6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	7f1b      	ldrb	r3, [r3, #28]
 800c6cc:	2b01      	cmp	r3, #1
 800c6ce:	d108      	bne.n	800c6e2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	681a      	ldr	r2, [r3, #0]
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	f042 0208 	orr.w	r2, r2, #8
 800c6de:	601a      	str	r2, [r3, #0]
 800c6e0:	e007      	b.n	800c6f2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	681a      	ldr	r2, [r3, #0]
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	f022 0208 	bic.w	r2, r2, #8
 800c6f0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	7f5b      	ldrb	r3, [r3, #29]
 800c6f6:	2b01      	cmp	r3, #1
 800c6f8:	d108      	bne.n	800c70c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	681a      	ldr	r2, [r3, #0]
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	f042 0204 	orr.w	r2, r2, #4
 800c708:	601a      	str	r2, [r3, #0]
 800c70a:	e007      	b.n	800c71c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	681a      	ldr	r2, [r3, #0]
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	f022 0204 	bic.w	r2, r2, #4
 800c71a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	689a      	ldr	r2, [r3, #8]
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	68db      	ldr	r3, [r3, #12]
 800c724:	431a      	orrs	r2, r3
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	691b      	ldr	r3, [r3, #16]
 800c72a:	431a      	orrs	r2, r3
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	695b      	ldr	r3, [r3, #20]
 800c730:	ea42 0103 	orr.w	r1, r2, r3
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	685b      	ldr	r3, [r3, #4]
 800c738:	1e5a      	subs	r2, r3, #1
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	430a      	orrs	r2, r1
 800c740:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	2200      	movs	r2, #0
 800c746:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	2201      	movs	r2, #1
 800c74c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800c750:	2300      	movs	r3, #0
}
 800c752:	4618      	mov	r0, r3
 800c754:	3710      	adds	r7, #16
 800c756:	46bd      	mov	sp, r7
 800c758:	bd80      	pop	{r7, pc}
	...

0800c75c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800c75c:	b480      	push	{r7}
 800c75e:	b087      	sub	sp, #28
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
 800c764:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c772:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800c774:	7cfb      	ldrb	r3, [r7, #19]
 800c776:	2b01      	cmp	r3, #1
 800c778:	d003      	beq.n	800c782 <HAL_CAN_ConfigFilter+0x26>
 800c77a:	7cfb      	ldrb	r3, [r7, #19]
 800c77c:	2b02      	cmp	r3, #2
 800c77e:	f040 80be 	bne.w	800c8fe <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800c782:	4b65      	ldr	r3, [pc, #404]	; (800c918 <HAL_CAN_ConfigFilter+0x1bc>)
 800c784:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800c786:	697b      	ldr	r3, [r7, #20]
 800c788:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c78c:	f043 0201 	orr.w	r2, r3, #1
 800c790:	697b      	ldr	r3, [r7, #20]
 800c792:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800c796:	697b      	ldr	r3, [r7, #20]
 800c798:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c79c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800c7a0:	697b      	ldr	r3, [r7, #20]
 800c7a2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800c7a6:	697b      	ldr	r3, [r7, #20]
 800c7a8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800c7ac:	683b      	ldr	r3, [r7, #0]
 800c7ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7b0:	021b      	lsls	r3, r3, #8
 800c7b2:	431a      	orrs	r2, r3
 800c7b4:	697b      	ldr	r3, [r7, #20]
 800c7b6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800c7ba:	683b      	ldr	r3, [r7, #0]
 800c7bc:	695b      	ldr	r3, [r3, #20]
 800c7be:	f003 031f 	and.w	r3, r3, #31
 800c7c2:	2201      	movs	r2, #1
 800c7c4:	fa02 f303 	lsl.w	r3, r2, r3
 800c7c8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800c7ca:	697b      	ldr	r3, [r7, #20]
 800c7cc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	43db      	mvns	r3, r3
 800c7d4:	401a      	ands	r2, r3
 800c7d6:	697b      	ldr	r3, [r7, #20]
 800c7d8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800c7dc:	683b      	ldr	r3, [r7, #0]
 800c7de:	69db      	ldr	r3, [r3, #28]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d123      	bne.n	800c82c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800c7e4:	697b      	ldr	r3, [r7, #20]
 800c7e6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	43db      	mvns	r3, r3
 800c7ee:	401a      	ands	r2, r3
 800c7f0:	697b      	ldr	r3, [r7, #20]
 800c7f2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800c7f6:	683b      	ldr	r3, [r7, #0]
 800c7f8:	68db      	ldr	r3, [r3, #12]
 800c7fa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800c7fc:	683b      	ldr	r3, [r7, #0]
 800c7fe:	685b      	ldr	r3, [r3, #4]
 800c800:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800c802:	683a      	ldr	r2, [r7, #0]
 800c804:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800c806:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800c808:	697b      	ldr	r3, [r7, #20]
 800c80a:	3248      	adds	r2, #72	; 0x48
 800c80c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800c810:	683b      	ldr	r3, [r7, #0]
 800c812:	689b      	ldr	r3, [r3, #8]
 800c814:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800c816:	683b      	ldr	r3, [r7, #0]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800c81c:	683b      	ldr	r3, [r7, #0]
 800c81e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800c820:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800c822:	6979      	ldr	r1, [r7, #20]
 800c824:	3348      	adds	r3, #72	; 0x48
 800c826:	00db      	lsls	r3, r3, #3
 800c828:	440b      	add	r3, r1
 800c82a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800c82c:	683b      	ldr	r3, [r7, #0]
 800c82e:	69db      	ldr	r3, [r3, #28]
 800c830:	2b01      	cmp	r3, #1
 800c832:	d122      	bne.n	800c87a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800c834:	697b      	ldr	r3, [r7, #20]
 800c836:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	431a      	orrs	r2, r3
 800c83e:	697b      	ldr	r3, [r7, #20]
 800c840:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800c844:	683b      	ldr	r3, [r7, #0]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800c84a:	683b      	ldr	r3, [r7, #0]
 800c84c:	685b      	ldr	r3, [r3, #4]
 800c84e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800c850:	683a      	ldr	r2, [r7, #0]
 800c852:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800c854:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800c856:	697b      	ldr	r3, [r7, #20]
 800c858:	3248      	adds	r2, #72	; 0x48
 800c85a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	689b      	ldr	r3, [r3, #8]
 800c862:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800c864:	683b      	ldr	r3, [r7, #0]
 800c866:	68db      	ldr	r3, [r3, #12]
 800c868:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800c86a:	683b      	ldr	r3, [r7, #0]
 800c86c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800c86e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800c870:	6979      	ldr	r1, [r7, #20]
 800c872:	3348      	adds	r3, #72	; 0x48
 800c874:	00db      	lsls	r3, r3, #3
 800c876:	440b      	add	r3, r1
 800c878:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	699b      	ldr	r3, [r3, #24]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d109      	bne.n	800c896 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800c882:	697b      	ldr	r3, [r7, #20]
 800c884:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	43db      	mvns	r3, r3
 800c88c:	401a      	ands	r2, r3
 800c88e:	697b      	ldr	r3, [r7, #20]
 800c890:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800c894:	e007      	b.n	800c8a6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800c896:	697b      	ldr	r3, [r7, #20]
 800c898:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	431a      	orrs	r2, r3
 800c8a0:	697b      	ldr	r3, [r7, #20]
 800c8a2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800c8a6:	683b      	ldr	r3, [r7, #0]
 800c8a8:	691b      	ldr	r3, [r3, #16]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d109      	bne.n	800c8c2 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800c8ae:	697b      	ldr	r3, [r7, #20]
 800c8b0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	43db      	mvns	r3, r3
 800c8b8:	401a      	ands	r2, r3
 800c8ba:	697b      	ldr	r3, [r7, #20]
 800c8bc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800c8c0:	e007      	b.n	800c8d2 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800c8c2:	697b      	ldr	r3, [r7, #20]
 800c8c4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	431a      	orrs	r2, r3
 800c8cc:	697b      	ldr	r3, [r7, #20]
 800c8ce:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800c8d2:	683b      	ldr	r3, [r7, #0]
 800c8d4:	6a1b      	ldr	r3, [r3, #32]
 800c8d6:	2b01      	cmp	r3, #1
 800c8d8:	d107      	bne.n	800c8ea <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800c8da:	697b      	ldr	r3, [r7, #20]
 800c8dc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	431a      	orrs	r2, r3
 800c8e4:	697b      	ldr	r3, [r7, #20]
 800c8e6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800c8ea:	697b      	ldr	r3, [r7, #20]
 800c8ec:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800c8f0:	f023 0201 	bic.w	r2, r3, #1
 800c8f4:	697b      	ldr	r3, [r7, #20]
 800c8f6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	e006      	b.n	800c90c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c902:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800c90a:	2301      	movs	r3, #1
  }
}
 800c90c:	4618      	mov	r0, r3
 800c90e:	371c      	adds	r7, #28
 800c910:	46bd      	mov	sp, r7
 800c912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c916:	4770      	bx	lr
 800c918:	40006400 	.word	0x40006400

0800c91c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800c91c:	b580      	push	{r7, lr}
 800c91e:	b084      	sub	sp, #16
 800c920:	af00      	add	r7, sp, #0
 800c922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c92a:	b2db      	uxtb	r3, r3
 800c92c:	2b01      	cmp	r3, #1
 800c92e:	d12e      	bne.n	800c98e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	2202      	movs	r2, #2
 800c934:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	681a      	ldr	r2, [r3, #0]
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	f022 0201 	bic.w	r2, r2, #1
 800c946:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c948:	f7ff fddc 	bl	800c504 <HAL_GetTick>
 800c94c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800c94e:	e012      	b.n	800c976 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800c950:	f7ff fdd8 	bl	800c504 <HAL_GetTick>
 800c954:	4602      	mov	r2, r0
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	1ad3      	subs	r3, r2, r3
 800c95a:	2b0a      	cmp	r3, #10
 800c95c:	d90b      	bls.n	800c976 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c962:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	2205      	movs	r2, #5
 800c96e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800c972:	2301      	movs	r3, #1
 800c974:	e012      	b.n	800c99c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	685b      	ldr	r3, [r3, #4]
 800c97c:	f003 0301 	and.w	r3, r3, #1
 800c980:	2b00      	cmp	r3, #0
 800c982:	d1e5      	bne.n	800c950 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	2200      	movs	r2, #0
 800c988:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800c98a:	2300      	movs	r3, #0
 800c98c:	e006      	b.n	800c99c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c992:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800c99a:	2301      	movs	r3, #1
  }
}
 800c99c:	4618      	mov	r0, r3
 800c99e:	3710      	adds	r7, #16
 800c9a0:	46bd      	mov	sp, r7
 800c9a2:	bd80      	pop	{r7, pc}

0800c9a4 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800c9a4:	b480      	push	{r7}
 800c9a6:	b089      	sub	sp, #36	; 0x24
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	60f8      	str	r0, [r7, #12]
 800c9ac:	60b9      	str	r1, [r7, #8]
 800c9ae:	607a      	str	r2, [r7, #4]
 800c9b0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c9b8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	689b      	ldr	r3, [r3, #8]
 800c9c0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800c9c2:	7ffb      	ldrb	r3, [r7, #31]
 800c9c4:	2b01      	cmp	r3, #1
 800c9c6:	d003      	beq.n	800c9d0 <HAL_CAN_AddTxMessage+0x2c>
 800c9c8:	7ffb      	ldrb	r3, [r7, #31]
 800c9ca:	2b02      	cmp	r3, #2
 800c9cc:	f040 80ad 	bne.w	800cb2a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800c9d0:	69bb      	ldr	r3, [r7, #24]
 800c9d2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d10a      	bne.n	800c9f0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800c9da:	69bb      	ldr	r3, [r7, #24]
 800c9dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d105      	bne.n	800c9f0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800c9e4:	69bb      	ldr	r3, [r7, #24]
 800c9e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	f000 8095 	beq.w	800cb1a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800c9f0:	69bb      	ldr	r3, [r7, #24]
 800c9f2:	0e1b      	lsrs	r3, r3, #24
 800c9f4:	f003 0303 	and.w	r3, r3, #3
 800c9f8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800c9fa:	2201      	movs	r2, #1
 800c9fc:	697b      	ldr	r3, [r7, #20]
 800c9fe:	409a      	lsls	r2, r3
 800ca00:	683b      	ldr	r3, [r7, #0]
 800ca02:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800ca04:	68bb      	ldr	r3, [r7, #8]
 800ca06:	689b      	ldr	r3, [r3, #8]
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d10d      	bne.n	800ca28 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800ca0c:	68bb      	ldr	r3, [r7, #8]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800ca12:	68bb      	ldr	r3, [r7, #8]
 800ca14:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800ca16:	68f9      	ldr	r1, [r7, #12]
 800ca18:	6809      	ldr	r1, [r1, #0]
 800ca1a:	431a      	orrs	r2, r3
 800ca1c:	697b      	ldr	r3, [r7, #20]
 800ca1e:	3318      	adds	r3, #24
 800ca20:	011b      	lsls	r3, r3, #4
 800ca22:	440b      	add	r3, r1
 800ca24:	601a      	str	r2, [r3, #0]
 800ca26:	e00f      	b.n	800ca48 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800ca28:	68bb      	ldr	r3, [r7, #8]
 800ca2a:	685b      	ldr	r3, [r3, #4]
 800ca2c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800ca32:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800ca34:	68bb      	ldr	r3, [r7, #8]
 800ca36:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800ca38:	68f9      	ldr	r1, [r7, #12]
 800ca3a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800ca3c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800ca3e:	697b      	ldr	r3, [r7, #20]
 800ca40:	3318      	adds	r3, #24
 800ca42:	011b      	lsls	r3, r3, #4
 800ca44:	440b      	add	r3, r1
 800ca46:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	6819      	ldr	r1, [r3, #0]
 800ca4c:	68bb      	ldr	r3, [r7, #8]
 800ca4e:	691a      	ldr	r2, [r3, #16]
 800ca50:	697b      	ldr	r3, [r7, #20]
 800ca52:	3318      	adds	r3, #24
 800ca54:	011b      	lsls	r3, r3, #4
 800ca56:	440b      	add	r3, r1
 800ca58:	3304      	adds	r3, #4
 800ca5a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800ca5c:	68bb      	ldr	r3, [r7, #8]
 800ca5e:	7d1b      	ldrb	r3, [r3, #20]
 800ca60:	2b01      	cmp	r3, #1
 800ca62:	d111      	bne.n	800ca88 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	681a      	ldr	r2, [r3, #0]
 800ca68:	697b      	ldr	r3, [r7, #20]
 800ca6a:	3318      	adds	r3, #24
 800ca6c:	011b      	lsls	r3, r3, #4
 800ca6e:	4413      	add	r3, r2
 800ca70:	3304      	adds	r3, #4
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	68fa      	ldr	r2, [r7, #12]
 800ca76:	6811      	ldr	r1, [r2, #0]
 800ca78:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ca7c:	697b      	ldr	r3, [r7, #20]
 800ca7e:	3318      	adds	r3, #24
 800ca80:	011b      	lsls	r3, r3, #4
 800ca82:	440b      	add	r3, r1
 800ca84:	3304      	adds	r3, #4
 800ca86:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	3307      	adds	r3, #7
 800ca8c:	781b      	ldrb	r3, [r3, #0]
 800ca8e:	061a      	lsls	r2, r3, #24
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	3306      	adds	r3, #6
 800ca94:	781b      	ldrb	r3, [r3, #0]
 800ca96:	041b      	lsls	r3, r3, #16
 800ca98:	431a      	orrs	r2, r3
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	3305      	adds	r3, #5
 800ca9e:	781b      	ldrb	r3, [r3, #0]
 800caa0:	021b      	lsls	r3, r3, #8
 800caa2:	4313      	orrs	r3, r2
 800caa4:	687a      	ldr	r2, [r7, #4]
 800caa6:	3204      	adds	r2, #4
 800caa8:	7812      	ldrb	r2, [r2, #0]
 800caaa:	4610      	mov	r0, r2
 800caac:	68fa      	ldr	r2, [r7, #12]
 800caae:	6811      	ldr	r1, [r2, #0]
 800cab0:	ea43 0200 	orr.w	r2, r3, r0
 800cab4:	697b      	ldr	r3, [r7, #20]
 800cab6:	011b      	lsls	r3, r3, #4
 800cab8:	440b      	add	r3, r1
 800caba:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800cabe:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	3303      	adds	r3, #3
 800cac4:	781b      	ldrb	r3, [r3, #0]
 800cac6:	061a      	lsls	r2, r3, #24
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	3302      	adds	r3, #2
 800cacc:	781b      	ldrb	r3, [r3, #0]
 800cace:	041b      	lsls	r3, r3, #16
 800cad0:	431a      	orrs	r2, r3
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	3301      	adds	r3, #1
 800cad6:	781b      	ldrb	r3, [r3, #0]
 800cad8:	021b      	lsls	r3, r3, #8
 800cada:	4313      	orrs	r3, r2
 800cadc:	687a      	ldr	r2, [r7, #4]
 800cade:	7812      	ldrb	r2, [r2, #0]
 800cae0:	4610      	mov	r0, r2
 800cae2:	68fa      	ldr	r2, [r7, #12]
 800cae4:	6811      	ldr	r1, [r2, #0]
 800cae6:	ea43 0200 	orr.w	r2, r3, r0
 800caea:	697b      	ldr	r3, [r7, #20]
 800caec:	011b      	lsls	r3, r3, #4
 800caee:	440b      	add	r3, r1
 800caf0:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800caf4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	681a      	ldr	r2, [r3, #0]
 800cafa:	697b      	ldr	r3, [r7, #20]
 800cafc:	3318      	adds	r3, #24
 800cafe:	011b      	lsls	r3, r3, #4
 800cb00:	4413      	add	r3, r2
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	68fa      	ldr	r2, [r7, #12]
 800cb06:	6811      	ldr	r1, [r2, #0]
 800cb08:	f043 0201 	orr.w	r2, r3, #1
 800cb0c:	697b      	ldr	r3, [r7, #20]
 800cb0e:	3318      	adds	r3, #24
 800cb10:	011b      	lsls	r3, r3, #4
 800cb12:	440b      	add	r3, r1
 800cb14:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800cb16:	2300      	movs	r3, #0
 800cb18:	e00e      	b.n	800cb38 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb1e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800cb26:	2301      	movs	r3, #1
 800cb28:	e006      	b.n	800cb38 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb2e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800cb36:	2301      	movs	r3, #1
  }
}
 800cb38:	4618      	mov	r0, r3
 800cb3a:	3724      	adds	r7, #36	; 0x24
 800cb3c:	46bd      	mov	sp, r7
 800cb3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb42:	4770      	bx	lr

0800cb44 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800cb44:	b480      	push	{r7}
 800cb46:	b087      	sub	sp, #28
 800cb48:	af00      	add	r7, sp, #0
 800cb4a:	60f8      	str	r0, [r7, #12]
 800cb4c:	60b9      	str	r1, [r7, #8]
 800cb4e:	607a      	str	r2, [r7, #4]
 800cb50:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	f893 3020 	ldrb.w	r3, [r3, #32]
 800cb58:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800cb5a:	7dfb      	ldrb	r3, [r7, #23]
 800cb5c:	2b01      	cmp	r3, #1
 800cb5e:	d003      	beq.n	800cb68 <HAL_CAN_GetRxMessage+0x24>
 800cb60:	7dfb      	ldrb	r3, [r7, #23]
 800cb62:	2b02      	cmp	r3, #2
 800cb64:	f040 8103 	bne.w	800cd6e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800cb68:	68bb      	ldr	r3, [r7, #8]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d10e      	bne.n	800cb8c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	68db      	ldr	r3, [r3, #12]
 800cb74:	f003 0303 	and.w	r3, r3, #3
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d116      	bne.n	800cbaa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb80:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800cb88:	2301      	movs	r3, #1
 800cb8a:	e0f7      	b.n	800cd7c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	691b      	ldr	r3, [r3, #16]
 800cb92:	f003 0303 	and.w	r3, r3, #3
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d107      	bne.n	800cbaa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb9e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800cba6:	2301      	movs	r3, #1
 800cba8:	e0e8      	b.n	800cd7c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	681a      	ldr	r2, [r3, #0]
 800cbae:	68bb      	ldr	r3, [r7, #8]
 800cbb0:	331b      	adds	r3, #27
 800cbb2:	011b      	lsls	r3, r3, #4
 800cbb4:	4413      	add	r3, r2
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	f003 0204 	and.w	r2, r3, #4
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	689b      	ldr	r3, [r3, #8]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d10c      	bne.n	800cbe2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	681a      	ldr	r2, [r3, #0]
 800cbcc:	68bb      	ldr	r3, [r7, #8]
 800cbce:	331b      	adds	r3, #27
 800cbd0:	011b      	lsls	r3, r3, #4
 800cbd2:	4413      	add	r3, r2
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	0d5b      	lsrs	r3, r3, #21
 800cbd8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	601a      	str	r2, [r3, #0]
 800cbe0:	e00b      	b.n	800cbfa <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	681a      	ldr	r2, [r3, #0]
 800cbe6:	68bb      	ldr	r3, [r7, #8]
 800cbe8:	331b      	adds	r3, #27
 800cbea:	011b      	lsls	r3, r3, #4
 800cbec:	4413      	add	r3, r2
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	08db      	lsrs	r3, r3, #3
 800cbf2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	681a      	ldr	r2, [r3, #0]
 800cbfe:	68bb      	ldr	r3, [r7, #8]
 800cc00:	331b      	adds	r3, #27
 800cc02:	011b      	lsls	r3, r3, #4
 800cc04:	4413      	add	r3, r2
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	f003 0202 	and.w	r2, r3, #2
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	681a      	ldr	r2, [r3, #0]
 800cc14:	68bb      	ldr	r3, [r7, #8]
 800cc16:	331b      	adds	r3, #27
 800cc18:	011b      	lsls	r3, r3, #4
 800cc1a:	4413      	add	r3, r2
 800cc1c:	3304      	adds	r3, #4
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	f003 0308 	and.w	r3, r3, #8
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d003      	beq.n	800cc30 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2208      	movs	r2, #8
 800cc2c:	611a      	str	r2, [r3, #16]
 800cc2e:	e00b      	b.n	800cc48 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	681a      	ldr	r2, [r3, #0]
 800cc34:	68bb      	ldr	r3, [r7, #8]
 800cc36:	331b      	adds	r3, #27
 800cc38:	011b      	lsls	r3, r3, #4
 800cc3a:	4413      	add	r3, r2
 800cc3c:	3304      	adds	r3, #4
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	f003 020f 	and.w	r2, r3, #15
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	681a      	ldr	r2, [r3, #0]
 800cc4c:	68bb      	ldr	r3, [r7, #8]
 800cc4e:	331b      	adds	r3, #27
 800cc50:	011b      	lsls	r3, r3, #4
 800cc52:	4413      	add	r3, r2
 800cc54:	3304      	adds	r3, #4
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	0a1b      	lsrs	r3, r3, #8
 800cc5a:	b2da      	uxtb	r2, r3
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	681a      	ldr	r2, [r3, #0]
 800cc64:	68bb      	ldr	r3, [r7, #8]
 800cc66:	331b      	adds	r3, #27
 800cc68:	011b      	lsls	r3, r3, #4
 800cc6a:	4413      	add	r3, r2
 800cc6c:	3304      	adds	r3, #4
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	0c1b      	lsrs	r3, r3, #16
 800cc72:	b29a      	uxth	r2, r3
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	681a      	ldr	r2, [r3, #0]
 800cc7c:	68bb      	ldr	r3, [r7, #8]
 800cc7e:	011b      	lsls	r3, r3, #4
 800cc80:	4413      	add	r3, r2
 800cc82:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	b2da      	uxtb	r2, r3
 800cc8a:	683b      	ldr	r3, [r7, #0]
 800cc8c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	681a      	ldr	r2, [r3, #0]
 800cc92:	68bb      	ldr	r3, [r7, #8]
 800cc94:	011b      	lsls	r3, r3, #4
 800cc96:	4413      	add	r3, r2
 800cc98:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	0a1a      	lsrs	r2, r3, #8
 800cca0:	683b      	ldr	r3, [r7, #0]
 800cca2:	3301      	adds	r3, #1
 800cca4:	b2d2      	uxtb	r2, r2
 800cca6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	681a      	ldr	r2, [r3, #0]
 800ccac:	68bb      	ldr	r3, [r7, #8]
 800ccae:	011b      	lsls	r3, r3, #4
 800ccb0:	4413      	add	r3, r2
 800ccb2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	0c1a      	lsrs	r2, r3, #16
 800ccba:	683b      	ldr	r3, [r7, #0]
 800ccbc:	3302      	adds	r3, #2
 800ccbe:	b2d2      	uxtb	r2, r2
 800ccc0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	681a      	ldr	r2, [r3, #0]
 800ccc6:	68bb      	ldr	r3, [r7, #8]
 800ccc8:	011b      	lsls	r3, r3, #4
 800ccca:	4413      	add	r3, r2
 800cccc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	0e1a      	lsrs	r2, r3, #24
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	3303      	adds	r3, #3
 800ccd8:	b2d2      	uxtb	r2, r2
 800ccda:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	681a      	ldr	r2, [r3, #0]
 800cce0:	68bb      	ldr	r3, [r7, #8]
 800cce2:	011b      	lsls	r3, r3, #4
 800cce4:	4413      	add	r3, r2
 800cce6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800ccea:	681a      	ldr	r2, [r3, #0]
 800ccec:	683b      	ldr	r3, [r7, #0]
 800ccee:	3304      	adds	r3, #4
 800ccf0:	b2d2      	uxtb	r2, r2
 800ccf2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	681a      	ldr	r2, [r3, #0]
 800ccf8:	68bb      	ldr	r3, [r7, #8]
 800ccfa:	011b      	lsls	r3, r3, #4
 800ccfc:	4413      	add	r3, r2
 800ccfe:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	0a1a      	lsrs	r2, r3, #8
 800cd06:	683b      	ldr	r3, [r7, #0]
 800cd08:	3305      	adds	r3, #5
 800cd0a:	b2d2      	uxtb	r2, r2
 800cd0c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	681a      	ldr	r2, [r3, #0]
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	011b      	lsls	r3, r3, #4
 800cd16:	4413      	add	r3, r2
 800cd18:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	0c1a      	lsrs	r2, r3, #16
 800cd20:	683b      	ldr	r3, [r7, #0]
 800cd22:	3306      	adds	r3, #6
 800cd24:	b2d2      	uxtb	r2, r2
 800cd26:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	681a      	ldr	r2, [r3, #0]
 800cd2c:	68bb      	ldr	r3, [r7, #8]
 800cd2e:	011b      	lsls	r3, r3, #4
 800cd30:	4413      	add	r3, r2
 800cd32:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	0e1a      	lsrs	r2, r3, #24
 800cd3a:	683b      	ldr	r3, [r7, #0]
 800cd3c:	3307      	adds	r3, #7
 800cd3e:	b2d2      	uxtb	r2, r2
 800cd40:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800cd42:	68bb      	ldr	r3, [r7, #8]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d108      	bne.n	800cd5a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	68da      	ldr	r2, [r3, #12]
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	f042 0220 	orr.w	r2, r2, #32
 800cd56:	60da      	str	r2, [r3, #12]
 800cd58:	e007      	b.n	800cd6a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	691a      	ldr	r2, [r3, #16]
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	f042 0220 	orr.w	r2, r2, #32
 800cd68:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	e006      	b.n	800cd7c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd72:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800cd7a:	2301      	movs	r3, #1
  }
}
 800cd7c:	4618      	mov	r0, r3
 800cd7e:	371c      	adds	r7, #28
 800cd80:	46bd      	mov	sp, r7
 800cd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd86:	4770      	bx	lr

0800cd88 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800cd88:	b480      	push	{r7}
 800cd8a:	b085      	sub	sp, #20
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
 800cd90:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	f893 3020 	ldrb.w	r3, [r3, #32]
 800cd98:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800cd9a:	7bfb      	ldrb	r3, [r7, #15]
 800cd9c:	2b01      	cmp	r3, #1
 800cd9e:	d002      	beq.n	800cda6 <HAL_CAN_ActivateNotification+0x1e>
 800cda0:	7bfb      	ldrb	r3, [r7, #15]
 800cda2:	2b02      	cmp	r3, #2
 800cda4:	d109      	bne.n	800cdba <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	6959      	ldr	r1, [r3, #20]
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	683a      	ldr	r2, [r7, #0]
 800cdb2:	430a      	orrs	r2, r1
 800cdb4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	e006      	b.n	800cdc8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cdbe:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800cdc6:	2301      	movs	r3, #1
  }
}
 800cdc8:	4618      	mov	r0, r3
 800cdca:	3714      	adds	r7, #20
 800cdcc:	46bd      	mov	sp, r7
 800cdce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd2:	4770      	bx	lr

0800cdd4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b08a      	sub	sp, #40	; 0x28
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800cddc:	2300      	movs	r3, #0
 800cdde:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	695b      	ldr	r3, [r3, #20]
 800cde6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	685b      	ldr	r3, [r3, #4]
 800cdee:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	689b      	ldr	r3, [r3, #8]
 800cdf6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	68db      	ldr	r3, [r3, #12]
 800cdfe:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	691b      	ldr	r3, [r3, #16]
 800ce06:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	699b      	ldr	r3, [r3, #24]
 800ce0e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800ce10:	6a3b      	ldr	r3, [r7, #32]
 800ce12:	f003 0301 	and.w	r3, r3, #1
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d07c      	beq.n	800cf14 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800ce1a:	69bb      	ldr	r3, [r7, #24]
 800ce1c:	f003 0301 	and.w	r3, r3, #1
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d023      	beq.n	800ce6c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	2201      	movs	r2, #1
 800ce2a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800ce2c:	69bb      	ldr	r3, [r7, #24]
 800ce2e:	f003 0302 	and.w	r3, r3, #2
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d003      	beq.n	800ce3e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800ce36:	6878      	ldr	r0, [r7, #4]
 800ce38:	f000 f983 	bl	800d142 <HAL_CAN_TxMailbox0CompleteCallback>
 800ce3c:	e016      	b.n	800ce6c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800ce3e:	69bb      	ldr	r3, [r7, #24]
 800ce40:	f003 0304 	and.w	r3, r3, #4
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d004      	beq.n	800ce52 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800ce48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce4a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ce4e:	627b      	str	r3, [r7, #36]	; 0x24
 800ce50:	e00c      	b.n	800ce6c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800ce52:	69bb      	ldr	r3, [r7, #24]
 800ce54:	f003 0308 	and.w	r3, r3, #8
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d004      	beq.n	800ce66 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800ce5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce5e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ce62:	627b      	str	r3, [r7, #36]	; 0x24
 800ce64:	e002      	b.n	800ce6c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800ce66:	6878      	ldr	r0, [r7, #4]
 800ce68:	f000 f989 	bl	800d17e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800ce6c:	69bb      	ldr	r3, [r7, #24]
 800ce6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d024      	beq.n	800cec0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ce7e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800ce80:	69bb      	ldr	r3, [r7, #24]
 800ce82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d003      	beq.n	800ce92 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800ce8a:	6878      	ldr	r0, [r7, #4]
 800ce8c:	f000 f963 	bl	800d156 <HAL_CAN_TxMailbox1CompleteCallback>
 800ce90:	e016      	b.n	800cec0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800ce92:	69bb      	ldr	r3, [r7, #24]
 800ce94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d004      	beq.n	800cea6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800ce9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce9e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800cea2:	627b      	str	r3, [r7, #36]	; 0x24
 800cea4:	e00c      	b.n	800cec0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800cea6:	69bb      	ldr	r3, [r7, #24]
 800cea8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d004      	beq.n	800ceba <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800ceb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ceb2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ceb6:	627b      	str	r3, [r7, #36]	; 0x24
 800ceb8:	e002      	b.n	800cec0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800ceba:	6878      	ldr	r0, [r7, #4]
 800cebc:	f000 f969 	bl	800d192 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800cec0:	69bb      	ldr	r3, [r7, #24]
 800cec2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d024      	beq.n	800cf14 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800ced2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800ced4:	69bb      	ldr	r3, [r7, #24]
 800ced6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d003      	beq.n	800cee6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800cede:	6878      	ldr	r0, [r7, #4]
 800cee0:	f000 f943 	bl	800d16a <HAL_CAN_TxMailbox2CompleteCallback>
 800cee4:	e016      	b.n	800cf14 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800cee6:	69bb      	ldr	r3, [r7, #24]
 800cee8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d004      	beq.n	800cefa <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800cef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cef2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cef6:	627b      	str	r3, [r7, #36]	; 0x24
 800cef8:	e00c      	b.n	800cf14 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800cefa:	69bb      	ldr	r3, [r7, #24]
 800cefc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d004      	beq.n	800cf0e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800cf04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cf0a:	627b      	str	r3, [r7, #36]	; 0x24
 800cf0c:	e002      	b.n	800cf14 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800cf0e:	6878      	ldr	r0, [r7, #4]
 800cf10:	f000 f949 	bl	800d1a6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800cf14:	6a3b      	ldr	r3, [r7, #32]
 800cf16:	f003 0308 	and.w	r3, r3, #8
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d00c      	beq.n	800cf38 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800cf1e:	697b      	ldr	r3, [r7, #20]
 800cf20:	f003 0310 	and.w	r3, r3, #16
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d007      	beq.n	800cf38 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800cf28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800cf2e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	2210      	movs	r2, #16
 800cf36:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800cf38:	6a3b      	ldr	r3, [r7, #32]
 800cf3a:	f003 0304 	and.w	r3, r3, #4
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d00b      	beq.n	800cf5a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800cf42:	697b      	ldr	r3, [r7, #20]
 800cf44:	f003 0308 	and.w	r3, r3, #8
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d006      	beq.n	800cf5a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	2208      	movs	r2, #8
 800cf52:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800cf54:	6878      	ldr	r0, [r7, #4]
 800cf56:	f000 f930 	bl	800d1ba <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800cf5a:	6a3b      	ldr	r3, [r7, #32]
 800cf5c:	f003 0302 	and.w	r3, r3, #2
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d009      	beq.n	800cf78 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	68db      	ldr	r3, [r3, #12]
 800cf6a:	f003 0303 	and.w	r3, r3, #3
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d002      	beq.n	800cf78 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800cf72:	6878      	ldr	r0, [r7, #4]
 800cf74:	f7fc fb72 	bl	800965c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800cf78:	6a3b      	ldr	r3, [r7, #32]
 800cf7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d00c      	beq.n	800cf9c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800cf82:	693b      	ldr	r3, [r7, #16]
 800cf84:	f003 0310 	and.w	r3, r3, #16
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d007      	beq.n	800cf9c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800cf8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800cf92:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	2210      	movs	r2, #16
 800cf9a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800cf9c:	6a3b      	ldr	r3, [r7, #32]
 800cf9e:	f003 0320 	and.w	r3, r3, #32
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d00b      	beq.n	800cfbe <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800cfa6:	693b      	ldr	r3, [r7, #16]
 800cfa8:	f003 0308 	and.w	r3, r3, #8
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d006      	beq.n	800cfbe <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	2208      	movs	r2, #8
 800cfb6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800cfb8:	6878      	ldr	r0, [r7, #4]
 800cfba:	f000 f908 	bl	800d1ce <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800cfbe:	6a3b      	ldr	r3, [r7, #32]
 800cfc0:	f003 0310 	and.w	r3, r3, #16
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d009      	beq.n	800cfdc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	691b      	ldr	r3, [r3, #16]
 800cfce:	f003 0303 	and.w	r3, r3, #3
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d002      	beq.n	800cfdc <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800cfd6:	6878      	ldr	r0, [r7, #4]
 800cfd8:	f7fc fd4e 	bl	8009a78 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800cfdc:	6a3b      	ldr	r3, [r7, #32]
 800cfde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d00b      	beq.n	800cffe <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800cfe6:	69fb      	ldr	r3, [r7, #28]
 800cfe8:	f003 0310 	and.w	r3, r3, #16
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d006      	beq.n	800cffe <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	2210      	movs	r2, #16
 800cff6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800cff8:	6878      	ldr	r0, [r7, #4]
 800cffa:	f000 f8f2 	bl	800d1e2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800cffe:	6a3b      	ldr	r3, [r7, #32]
 800d000:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d004:	2b00      	cmp	r3, #0
 800d006:	d00b      	beq.n	800d020 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800d008:	69fb      	ldr	r3, [r7, #28]
 800d00a:	f003 0308 	and.w	r3, r3, #8
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d006      	beq.n	800d020 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	2208      	movs	r2, #8
 800d018:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800d01a:	6878      	ldr	r0, [r7, #4]
 800d01c:	f000 f8eb 	bl	800d1f6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800d020:	6a3b      	ldr	r3, [r7, #32]
 800d022:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d026:	2b00      	cmp	r3, #0
 800d028:	d07b      	beq.n	800d122 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800d02a:	69fb      	ldr	r3, [r7, #28]
 800d02c:	f003 0304 	and.w	r3, r3, #4
 800d030:	2b00      	cmp	r3, #0
 800d032:	d072      	beq.n	800d11a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800d034:	6a3b      	ldr	r3, [r7, #32]
 800d036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d008      	beq.n	800d050 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800d044:	2b00      	cmp	r3, #0
 800d046:	d003      	beq.n	800d050 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800d048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d04a:	f043 0301 	orr.w	r3, r3, #1
 800d04e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800d050:	6a3b      	ldr	r3, [r7, #32]
 800d052:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d056:	2b00      	cmp	r3, #0
 800d058:	d008      	beq.n	800d06c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800d060:	2b00      	cmp	r3, #0
 800d062:	d003      	beq.n	800d06c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800d064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d066:	f043 0302 	orr.w	r3, r3, #2
 800d06a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800d06c:	6a3b      	ldr	r3, [r7, #32]
 800d06e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d072:	2b00      	cmp	r3, #0
 800d074:	d008      	beq.n	800d088 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d003      	beq.n	800d088 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800d080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d082:	f043 0304 	orr.w	r3, r3, #4
 800d086:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800d088:	6a3b      	ldr	r3, [r7, #32]
 800d08a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d043      	beq.n	800d11a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d03e      	beq.n	800d11a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800d0a2:	2b60      	cmp	r3, #96	; 0x60
 800d0a4:	d02b      	beq.n	800d0fe <HAL_CAN_IRQHandler+0x32a>
 800d0a6:	2b60      	cmp	r3, #96	; 0x60
 800d0a8:	d82e      	bhi.n	800d108 <HAL_CAN_IRQHandler+0x334>
 800d0aa:	2b50      	cmp	r3, #80	; 0x50
 800d0ac:	d022      	beq.n	800d0f4 <HAL_CAN_IRQHandler+0x320>
 800d0ae:	2b50      	cmp	r3, #80	; 0x50
 800d0b0:	d82a      	bhi.n	800d108 <HAL_CAN_IRQHandler+0x334>
 800d0b2:	2b40      	cmp	r3, #64	; 0x40
 800d0b4:	d019      	beq.n	800d0ea <HAL_CAN_IRQHandler+0x316>
 800d0b6:	2b40      	cmp	r3, #64	; 0x40
 800d0b8:	d826      	bhi.n	800d108 <HAL_CAN_IRQHandler+0x334>
 800d0ba:	2b30      	cmp	r3, #48	; 0x30
 800d0bc:	d010      	beq.n	800d0e0 <HAL_CAN_IRQHandler+0x30c>
 800d0be:	2b30      	cmp	r3, #48	; 0x30
 800d0c0:	d822      	bhi.n	800d108 <HAL_CAN_IRQHandler+0x334>
 800d0c2:	2b10      	cmp	r3, #16
 800d0c4:	d002      	beq.n	800d0cc <HAL_CAN_IRQHandler+0x2f8>
 800d0c6:	2b20      	cmp	r3, #32
 800d0c8:	d005      	beq.n	800d0d6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800d0ca:	e01d      	b.n	800d108 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800d0cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ce:	f043 0308 	orr.w	r3, r3, #8
 800d0d2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800d0d4:	e019      	b.n	800d10a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800d0d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0d8:	f043 0310 	orr.w	r3, r3, #16
 800d0dc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800d0de:	e014      	b.n	800d10a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800d0e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0e2:	f043 0320 	orr.w	r3, r3, #32
 800d0e6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800d0e8:	e00f      	b.n	800d10a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800d0ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0f0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800d0f2:	e00a      	b.n	800d10a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800d0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d0fa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800d0fc:	e005      	b.n	800d10a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800d0fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d100:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d104:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800d106:	e000      	b.n	800d10a <HAL_CAN_IRQHandler+0x336>
            break;
 800d108:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	699a      	ldr	r2, [r3, #24]
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800d118:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	2204      	movs	r2, #4
 800d120:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800d122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d124:	2b00      	cmp	r3, #0
 800d126:	d008      	beq.n	800d13a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d12c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d12e:	431a      	orrs	r2, r3
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800d134:	6878      	ldr	r0, [r7, #4]
 800d136:	f000 f868 	bl	800d20a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800d13a:	bf00      	nop
 800d13c:	3728      	adds	r7, #40	; 0x28
 800d13e:	46bd      	mov	sp, r7
 800d140:	bd80      	pop	{r7, pc}

0800d142 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800d142:	b480      	push	{r7}
 800d144:	b083      	sub	sp, #12
 800d146:	af00      	add	r7, sp, #0
 800d148:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800d14a:	bf00      	nop
 800d14c:	370c      	adds	r7, #12
 800d14e:	46bd      	mov	sp, r7
 800d150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d154:	4770      	bx	lr

0800d156 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800d156:	b480      	push	{r7}
 800d158:	b083      	sub	sp, #12
 800d15a:	af00      	add	r7, sp, #0
 800d15c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800d15e:	bf00      	nop
 800d160:	370c      	adds	r7, #12
 800d162:	46bd      	mov	sp, r7
 800d164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d168:	4770      	bx	lr

0800d16a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800d16a:	b480      	push	{r7}
 800d16c:	b083      	sub	sp, #12
 800d16e:	af00      	add	r7, sp, #0
 800d170:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800d172:	bf00      	nop
 800d174:	370c      	adds	r7, #12
 800d176:	46bd      	mov	sp, r7
 800d178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d17c:	4770      	bx	lr

0800d17e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800d17e:	b480      	push	{r7}
 800d180:	b083      	sub	sp, #12
 800d182:	af00      	add	r7, sp, #0
 800d184:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800d186:	bf00      	nop
 800d188:	370c      	adds	r7, #12
 800d18a:	46bd      	mov	sp, r7
 800d18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d190:	4770      	bx	lr

0800d192 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800d192:	b480      	push	{r7}
 800d194:	b083      	sub	sp, #12
 800d196:	af00      	add	r7, sp, #0
 800d198:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800d19a:	bf00      	nop
 800d19c:	370c      	adds	r7, #12
 800d19e:	46bd      	mov	sp, r7
 800d1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a4:	4770      	bx	lr

0800d1a6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800d1a6:	b480      	push	{r7}
 800d1a8:	b083      	sub	sp, #12
 800d1aa:	af00      	add	r7, sp, #0
 800d1ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800d1ae:	bf00      	nop
 800d1b0:	370c      	adds	r7, #12
 800d1b2:	46bd      	mov	sp, r7
 800d1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b8:	4770      	bx	lr

0800d1ba <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800d1ba:	b480      	push	{r7}
 800d1bc:	b083      	sub	sp, #12
 800d1be:	af00      	add	r7, sp, #0
 800d1c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800d1c2:	bf00      	nop
 800d1c4:	370c      	adds	r7, #12
 800d1c6:	46bd      	mov	sp, r7
 800d1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1cc:	4770      	bx	lr

0800d1ce <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800d1ce:	b480      	push	{r7}
 800d1d0:	b083      	sub	sp, #12
 800d1d2:	af00      	add	r7, sp, #0
 800d1d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800d1d6:	bf00      	nop
 800d1d8:	370c      	adds	r7, #12
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e0:	4770      	bx	lr

0800d1e2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800d1e2:	b480      	push	{r7}
 800d1e4:	b083      	sub	sp, #12
 800d1e6:	af00      	add	r7, sp, #0
 800d1e8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800d1ea:	bf00      	nop
 800d1ec:	370c      	adds	r7, #12
 800d1ee:	46bd      	mov	sp, r7
 800d1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f4:	4770      	bx	lr

0800d1f6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800d1f6:	b480      	push	{r7}
 800d1f8:	b083      	sub	sp, #12
 800d1fa:	af00      	add	r7, sp, #0
 800d1fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800d1fe:	bf00      	nop
 800d200:	370c      	adds	r7, #12
 800d202:	46bd      	mov	sp, r7
 800d204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d208:	4770      	bx	lr

0800d20a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800d20a:	b480      	push	{r7}
 800d20c:	b083      	sub	sp, #12
 800d20e:	af00      	add	r7, sp, #0
 800d210:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800d212:	bf00      	nop
 800d214:	370c      	adds	r7, #12
 800d216:	46bd      	mov	sp, r7
 800d218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d21c:	4770      	bx	lr
	...

0800d220 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800d220:	b480      	push	{r7}
 800d222:	b085      	sub	sp, #20
 800d224:	af00      	add	r7, sp, #0
 800d226:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	f003 0307 	and.w	r3, r3, #7
 800d22e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800d230:	4b0c      	ldr	r3, [pc, #48]	; (800d264 <__NVIC_SetPriorityGrouping+0x44>)
 800d232:	68db      	ldr	r3, [r3, #12]
 800d234:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800d236:	68ba      	ldr	r2, [r7, #8]
 800d238:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800d23c:	4013      	ands	r3, r2
 800d23e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800d244:	68bb      	ldr	r3, [r7, #8]
 800d246:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800d248:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800d24c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d250:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800d252:	4a04      	ldr	r2, [pc, #16]	; (800d264 <__NVIC_SetPriorityGrouping+0x44>)
 800d254:	68bb      	ldr	r3, [r7, #8]
 800d256:	60d3      	str	r3, [r2, #12]
}
 800d258:	bf00      	nop
 800d25a:	3714      	adds	r7, #20
 800d25c:	46bd      	mov	sp, r7
 800d25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d262:	4770      	bx	lr
 800d264:	e000ed00 	.word	0xe000ed00

0800d268 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800d268:	b480      	push	{r7}
 800d26a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800d26c:	4b04      	ldr	r3, [pc, #16]	; (800d280 <__NVIC_GetPriorityGrouping+0x18>)
 800d26e:	68db      	ldr	r3, [r3, #12]
 800d270:	0a1b      	lsrs	r3, r3, #8
 800d272:	f003 0307 	and.w	r3, r3, #7
}
 800d276:	4618      	mov	r0, r3
 800d278:	46bd      	mov	sp, r7
 800d27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d27e:	4770      	bx	lr
 800d280:	e000ed00 	.word	0xe000ed00

0800d284 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800d284:	b480      	push	{r7}
 800d286:	b083      	sub	sp, #12
 800d288:	af00      	add	r7, sp, #0
 800d28a:	4603      	mov	r3, r0
 800d28c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d28e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d292:	2b00      	cmp	r3, #0
 800d294:	db0b      	blt.n	800d2ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800d296:	79fb      	ldrb	r3, [r7, #7]
 800d298:	f003 021f 	and.w	r2, r3, #31
 800d29c:	4907      	ldr	r1, [pc, #28]	; (800d2bc <__NVIC_EnableIRQ+0x38>)
 800d29e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d2a2:	095b      	lsrs	r3, r3, #5
 800d2a4:	2001      	movs	r0, #1
 800d2a6:	fa00 f202 	lsl.w	r2, r0, r2
 800d2aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800d2ae:	bf00      	nop
 800d2b0:	370c      	adds	r7, #12
 800d2b2:	46bd      	mov	sp, r7
 800d2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2b8:	4770      	bx	lr
 800d2ba:	bf00      	nop
 800d2bc:	e000e100 	.word	0xe000e100

0800d2c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800d2c0:	b480      	push	{r7}
 800d2c2:	b083      	sub	sp, #12
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	4603      	mov	r3, r0
 800d2c8:	6039      	str	r1, [r7, #0]
 800d2ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d2cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	db0a      	blt.n	800d2ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	b2da      	uxtb	r2, r3
 800d2d8:	490c      	ldr	r1, [pc, #48]	; (800d30c <__NVIC_SetPriority+0x4c>)
 800d2da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d2de:	0112      	lsls	r2, r2, #4
 800d2e0:	b2d2      	uxtb	r2, r2
 800d2e2:	440b      	add	r3, r1
 800d2e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800d2e8:	e00a      	b.n	800d300 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d2ea:	683b      	ldr	r3, [r7, #0]
 800d2ec:	b2da      	uxtb	r2, r3
 800d2ee:	4908      	ldr	r1, [pc, #32]	; (800d310 <__NVIC_SetPriority+0x50>)
 800d2f0:	79fb      	ldrb	r3, [r7, #7]
 800d2f2:	f003 030f 	and.w	r3, r3, #15
 800d2f6:	3b04      	subs	r3, #4
 800d2f8:	0112      	lsls	r2, r2, #4
 800d2fa:	b2d2      	uxtb	r2, r2
 800d2fc:	440b      	add	r3, r1
 800d2fe:	761a      	strb	r2, [r3, #24]
}
 800d300:	bf00      	nop
 800d302:	370c      	adds	r7, #12
 800d304:	46bd      	mov	sp, r7
 800d306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30a:	4770      	bx	lr
 800d30c:	e000e100 	.word	0xe000e100
 800d310:	e000ed00 	.word	0xe000ed00

0800d314 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800d314:	b480      	push	{r7}
 800d316:	b089      	sub	sp, #36	; 0x24
 800d318:	af00      	add	r7, sp, #0
 800d31a:	60f8      	str	r0, [r7, #12]
 800d31c:	60b9      	str	r1, [r7, #8]
 800d31e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	f003 0307 	and.w	r3, r3, #7
 800d326:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800d328:	69fb      	ldr	r3, [r7, #28]
 800d32a:	f1c3 0307 	rsb	r3, r3, #7
 800d32e:	2b04      	cmp	r3, #4
 800d330:	bf28      	it	cs
 800d332:	2304      	movcs	r3, #4
 800d334:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800d336:	69fb      	ldr	r3, [r7, #28]
 800d338:	3304      	adds	r3, #4
 800d33a:	2b06      	cmp	r3, #6
 800d33c:	d902      	bls.n	800d344 <NVIC_EncodePriority+0x30>
 800d33e:	69fb      	ldr	r3, [r7, #28]
 800d340:	3b03      	subs	r3, #3
 800d342:	e000      	b.n	800d346 <NVIC_EncodePriority+0x32>
 800d344:	2300      	movs	r3, #0
 800d346:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d348:	f04f 32ff 	mov.w	r2, #4294967295
 800d34c:	69bb      	ldr	r3, [r7, #24]
 800d34e:	fa02 f303 	lsl.w	r3, r2, r3
 800d352:	43da      	mvns	r2, r3
 800d354:	68bb      	ldr	r3, [r7, #8]
 800d356:	401a      	ands	r2, r3
 800d358:	697b      	ldr	r3, [r7, #20]
 800d35a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800d35c:	f04f 31ff 	mov.w	r1, #4294967295
 800d360:	697b      	ldr	r3, [r7, #20]
 800d362:	fa01 f303 	lsl.w	r3, r1, r3
 800d366:	43d9      	mvns	r1, r3
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d36c:	4313      	orrs	r3, r2
         );
}
 800d36e:	4618      	mov	r0, r3
 800d370:	3724      	adds	r7, #36	; 0x24
 800d372:	46bd      	mov	sp, r7
 800d374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d378:	4770      	bx	lr
	...

0800d37c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b082      	sub	sp, #8
 800d380:	af00      	add	r7, sp, #0
 800d382:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	3b01      	subs	r3, #1
 800d388:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d38c:	d301      	bcc.n	800d392 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800d38e:	2301      	movs	r3, #1
 800d390:	e00f      	b.n	800d3b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800d392:	4a0a      	ldr	r2, [pc, #40]	; (800d3bc <SysTick_Config+0x40>)
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	3b01      	subs	r3, #1
 800d398:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800d39a:	210f      	movs	r1, #15
 800d39c:	f04f 30ff 	mov.w	r0, #4294967295
 800d3a0:	f7ff ff8e 	bl	800d2c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800d3a4:	4b05      	ldr	r3, [pc, #20]	; (800d3bc <SysTick_Config+0x40>)
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800d3aa:	4b04      	ldr	r3, [pc, #16]	; (800d3bc <SysTick_Config+0x40>)
 800d3ac:	2207      	movs	r2, #7
 800d3ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800d3b0:	2300      	movs	r3, #0
}
 800d3b2:	4618      	mov	r0, r3
 800d3b4:	3708      	adds	r7, #8
 800d3b6:	46bd      	mov	sp, r7
 800d3b8:	bd80      	pop	{r7, pc}
 800d3ba:	bf00      	nop
 800d3bc:	e000e010 	.word	0xe000e010

0800d3c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800d3c0:	b580      	push	{r7, lr}
 800d3c2:	b082      	sub	sp, #8
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800d3c8:	6878      	ldr	r0, [r7, #4]
 800d3ca:	f7ff ff29 	bl	800d220 <__NVIC_SetPriorityGrouping>
}
 800d3ce:	bf00      	nop
 800d3d0:	3708      	adds	r7, #8
 800d3d2:	46bd      	mov	sp, r7
 800d3d4:	bd80      	pop	{r7, pc}

0800d3d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800d3d6:	b580      	push	{r7, lr}
 800d3d8:	b086      	sub	sp, #24
 800d3da:	af00      	add	r7, sp, #0
 800d3dc:	4603      	mov	r3, r0
 800d3de:	60b9      	str	r1, [r7, #8]
 800d3e0:	607a      	str	r2, [r7, #4]
 800d3e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800d3e4:	2300      	movs	r3, #0
 800d3e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800d3e8:	f7ff ff3e 	bl	800d268 <__NVIC_GetPriorityGrouping>
 800d3ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800d3ee:	687a      	ldr	r2, [r7, #4]
 800d3f0:	68b9      	ldr	r1, [r7, #8]
 800d3f2:	6978      	ldr	r0, [r7, #20]
 800d3f4:	f7ff ff8e 	bl	800d314 <NVIC_EncodePriority>
 800d3f8:	4602      	mov	r2, r0
 800d3fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d3fe:	4611      	mov	r1, r2
 800d400:	4618      	mov	r0, r3
 800d402:	f7ff ff5d 	bl	800d2c0 <__NVIC_SetPriority>
}
 800d406:	bf00      	nop
 800d408:	3718      	adds	r7, #24
 800d40a:	46bd      	mov	sp, r7
 800d40c:	bd80      	pop	{r7, pc}

0800d40e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800d40e:	b580      	push	{r7, lr}
 800d410:	b082      	sub	sp, #8
 800d412:	af00      	add	r7, sp, #0
 800d414:	4603      	mov	r3, r0
 800d416:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800d418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d41c:	4618      	mov	r0, r3
 800d41e:	f7ff ff31 	bl	800d284 <__NVIC_EnableIRQ>
}
 800d422:	bf00      	nop
 800d424:	3708      	adds	r7, #8
 800d426:	46bd      	mov	sp, r7
 800d428:	bd80      	pop	{r7, pc}

0800d42a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800d42a:	b580      	push	{r7, lr}
 800d42c:	b082      	sub	sp, #8
 800d42e:	af00      	add	r7, sp, #0
 800d430:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800d432:	6878      	ldr	r0, [r7, #4]
 800d434:	f7ff ffa2 	bl	800d37c <SysTick_Config>
 800d438:	4603      	mov	r3, r0
}
 800d43a:	4618      	mov	r0, r3
 800d43c:	3708      	adds	r7, #8
 800d43e:	46bd      	mov	sp, r7
 800d440:	bd80      	pop	{r7, pc}
	...

0800d444 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800d444:	b480      	push	{r7}
 800d446:	b089      	sub	sp, #36	; 0x24
 800d448:	af00      	add	r7, sp, #0
 800d44a:	6078      	str	r0, [r7, #4]
 800d44c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800d44e:	2300      	movs	r3, #0
 800d450:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800d452:	2300      	movs	r3, #0
 800d454:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800d456:	2300      	movs	r3, #0
 800d458:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800d45a:	2300      	movs	r3, #0
 800d45c:	61fb      	str	r3, [r7, #28]
 800d45e:	e165      	b.n	800d72c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800d460:	2201      	movs	r2, #1
 800d462:	69fb      	ldr	r3, [r7, #28]
 800d464:	fa02 f303 	lsl.w	r3, r2, r3
 800d468:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800d46a:	683b      	ldr	r3, [r7, #0]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	697a      	ldr	r2, [r7, #20]
 800d470:	4013      	ands	r3, r2
 800d472:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800d474:	693a      	ldr	r2, [r7, #16]
 800d476:	697b      	ldr	r3, [r7, #20]
 800d478:	429a      	cmp	r2, r3
 800d47a:	f040 8154 	bne.w	800d726 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	685b      	ldr	r3, [r3, #4]
 800d482:	f003 0303 	and.w	r3, r3, #3
 800d486:	2b01      	cmp	r3, #1
 800d488:	d005      	beq.n	800d496 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800d48a:	683b      	ldr	r3, [r7, #0]
 800d48c:	685b      	ldr	r3, [r3, #4]
 800d48e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800d492:	2b02      	cmp	r3, #2
 800d494:	d130      	bne.n	800d4f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	689b      	ldr	r3, [r3, #8]
 800d49a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800d49c:	69fb      	ldr	r3, [r7, #28]
 800d49e:	005b      	lsls	r3, r3, #1
 800d4a0:	2203      	movs	r2, #3
 800d4a2:	fa02 f303 	lsl.w	r3, r2, r3
 800d4a6:	43db      	mvns	r3, r3
 800d4a8:	69ba      	ldr	r2, [r7, #24]
 800d4aa:	4013      	ands	r3, r2
 800d4ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800d4ae:	683b      	ldr	r3, [r7, #0]
 800d4b0:	68da      	ldr	r2, [r3, #12]
 800d4b2:	69fb      	ldr	r3, [r7, #28]
 800d4b4:	005b      	lsls	r3, r3, #1
 800d4b6:	fa02 f303 	lsl.w	r3, r2, r3
 800d4ba:	69ba      	ldr	r2, [r7, #24]
 800d4bc:	4313      	orrs	r3, r2
 800d4be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	69ba      	ldr	r2, [r7, #24]
 800d4c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	685b      	ldr	r3, [r3, #4]
 800d4ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800d4cc:	2201      	movs	r2, #1
 800d4ce:	69fb      	ldr	r3, [r7, #28]
 800d4d0:	fa02 f303 	lsl.w	r3, r2, r3
 800d4d4:	43db      	mvns	r3, r3
 800d4d6:	69ba      	ldr	r2, [r7, #24]
 800d4d8:	4013      	ands	r3, r2
 800d4da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800d4dc:	683b      	ldr	r3, [r7, #0]
 800d4de:	685b      	ldr	r3, [r3, #4]
 800d4e0:	091b      	lsrs	r3, r3, #4
 800d4e2:	f003 0201 	and.w	r2, r3, #1
 800d4e6:	69fb      	ldr	r3, [r7, #28]
 800d4e8:	fa02 f303 	lsl.w	r3, r2, r3
 800d4ec:	69ba      	ldr	r2, [r7, #24]
 800d4ee:	4313      	orrs	r3, r2
 800d4f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	69ba      	ldr	r2, [r7, #24]
 800d4f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800d4f8:	683b      	ldr	r3, [r7, #0]
 800d4fa:	685b      	ldr	r3, [r3, #4]
 800d4fc:	f003 0303 	and.w	r3, r3, #3
 800d500:	2b03      	cmp	r3, #3
 800d502:	d017      	beq.n	800d534 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	68db      	ldr	r3, [r3, #12]
 800d508:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800d50a:	69fb      	ldr	r3, [r7, #28]
 800d50c:	005b      	lsls	r3, r3, #1
 800d50e:	2203      	movs	r2, #3
 800d510:	fa02 f303 	lsl.w	r3, r2, r3
 800d514:	43db      	mvns	r3, r3
 800d516:	69ba      	ldr	r2, [r7, #24]
 800d518:	4013      	ands	r3, r2
 800d51a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800d51c:	683b      	ldr	r3, [r7, #0]
 800d51e:	689a      	ldr	r2, [r3, #8]
 800d520:	69fb      	ldr	r3, [r7, #28]
 800d522:	005b      	lsls	r3, r3, #1
 800d524:	fa02 f303 	lsl.w	r3, r2, r3
 800d528:	69ba      	ldr	r2, [r7, #24]
 800d52a:	4313      	orrs	r3, r2
 800d52c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	69ba      	ldr	r2, [r7, #24]
 800d532:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800d534:	683b      	ldr	r3, [r7, #0]
 800d536:	685b      	ldr	r3, [r3, #4]
 800d538:	f003 0303 	and.w	r3, r3, #3
 800d53c:	2b02      	cmp	r3, #2
 800d53e:	d123      	bne.n	800d588 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800d540:	69fb      	ldr	r3, [r7, #28]
 800d542:	08da      	lsrs	r2, r3, #3
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	3208      	adds	r2, #8
 800d548:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d54c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800d54e:	69fb      	ldr	r3, [r7, #28]
 800d550:	f003 0307 	and.w	r3, r3, #7
 800d554:	009b      	lsls	r3, r3, #2
 800d556:	220f      	movs	r2, #15
 800d558:	fa02 f303 	lsl.w	r3, r2, r3
 800d55c:	43db      	mvns	r3, r3
 800d55e:	69ba      	ldr	r2, [r7, #24]
 800d560:	4013      	ands	r3, r2
 800d562:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800d564:	683b      	ldr	r3, [r7, #0]
 800d566:	691a      	ldr	r2, [r3, #16]
 800d568:	69fb      	ldr	r3, [r7, #28]
 800d56a:	f003 0307 	and.w	r3, r3, #7
 800d56e:	009b      	lsls	r3, r3, #2
 800d570:	fa02 f303 	lsl.w	r3, r2, r3
 800d574:	69ba      	ldr	r2, [r7, #24]
 800d576:	4313      	orrs	r3, r2
 800d578:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800d57a:	69fb      	ldr	r3, [r7, #28]
 800d57c:	08da      	lsrs	r2, r3, #3
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	3208      	adds	r2, #8
 800d582:	69b9      	ldr	r1, [r7, #24]
 800d584:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800d58e:	69fb      	ldr	r3, [r7, #28]
 800d590:	005b      	lsls	r3, r3, #1
 800d592:	2203      	movs	r2, #3
 800d594:	fa02 f303 	lsl.w	r3, r2, r3
 800d598:	43db      	mvns	r3, r3
 800d59a:	69ba      	ldr	r2, [r7, #24]
 800d59c:	4013      	ands	r3, r2
 800d59e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	685b      	ldr	r3, [r3, #4]
 800d5a4:	f003 0203 	and.w	r2, r3, #3
 800d5a8:	69fb      	ldr	r3, [r7, #28]
 800d5aa:	005b      	lsls	r3, r3, #1
 800d5ac:	fa02 f303 	lsl.w	r3, r2, r3
 800d5b0:	69ba      	ldr	r2, [r7, #24]
 800d5b2:	4313      	orrs	r3, r2
 800d5b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	69ba      	ldr	r2, [r7, #24]
 800d5ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800d5bc:	683b      	ldr	r3, [r7, #0]
 800d5be:	685b      	ldr	r3, [r3, #4]
 800d5c0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	f000 80ae 	beq.w	800d726 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d5ca:	2300      	movs	r3, #0
 800d5cc:	60fb      	str	r3, [r7, #12]
 800d5ce:	4b5d      	ldr	r3, [pc, #372]	; (800d744 <HAL_GPIO_Init+0x300>)
 800d5d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d5d2:	4a5c      	ldr	r2, [pc, #368]	; (800d744 <HAL_GPIO_Init+0x300>)
 800d5d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d5d8:	6453      	str	r3, [r2, #68]	; 0x44
 800d5da:	4b5a      	ldr	r3, [pc, #360]	; (800d744 <HAL_GPIO_Init+0x300>)
 800d5dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d5de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d5e2:	60fb      	str	r3, [r7, #12]
 800d5e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800d5e6:	4a58      	ldr	r2, [pc, #352]	; (800d748 <HAL_GPIO_Init+0x304>)
 800d5e8:	69fb      	ldr	r3, [r7, #28]
 800d5ea:	089b      	lsrs	r3, r3, #2
 800d5ec:	3302      	adds	r3, #2
 800d5ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d5f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800d5f4:	69fb      	ldr	r3, [r7, #28]
 800d5f6:	f003 0303 	and.w	r3, r3, #3
 800d5fa:	009b      	lsls	r3, r3, #2
 800d5fc:	220f      	movs	r2, #15
 800d5fe:	fa02 f303 	lsl.w	r3, r2, r3
 800d602:	43db      	mvns	r3, r3
 800d604:	69ba      	ldr	r2, [r7, #24]
 800d606:	4013      	ands	r3, r2
 800d608:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	4a4f      	ldr	r2, [pc, #316]	; (800d74c <HAL_GPIO_Init+0x308>)
 800d60e:	4293      	cmp	r3, r2
 800d610:	d025      	beq.n	800d65e <HAL_GPIO_Init+0x21a>
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	4a4e      	ldr	r2, [pc, #312]	; (800d750 <HAL_GPIO_Init+0x30c>)
 800d616:	4293      	cmp	r3, r2
 800d618:	d01f      	beq.n	800d65a <HAL_GPIO_Init+0x216>
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	4a4d      	ldr	r2, [pc, #308]	; (800d754 <HAL_GPIO_Init+0x310>)
 800d61e:	4293      	cmp	r3, r2
 800d620:	d019      	beq.n	800d656 <HAL_GPIO_Init+0x212>
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	4a4c      	ldr	r2, [pc, #304]	; (800d758 <HAL_GPIO_Init+0x314>)
 800d626:	4293      	cmp	r3, r2
 800d628:	d013      	beq.n	800d652 <HAL_GPIO_Init+0x20e>
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	4a4b      	ldr	r2, [pc, #300]	; (800d75c <HAL_GPIO_Init+0x318>)
 800d62e:	4293      	cmp	r3, r2
 800d630:	d00d      	beq.n	800d64e <HAL_GPIO_Init+0x20a>
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	4a4a      	ldr	r2, [pc, #296]	; (800d760 <HAL_GPIO_Init+0x31c>)
 800d636:	4293      	cmp	r3, r2
 800d638:	d007      	beq.n	800d64a <HAL_GPIO_Init+0x206>
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	4a49      	ldr	r2, [pc, #292]	; (800d764 <HAL_GPIO_Init+0x320>)
 800d63e:	4293      	cmp	r3, r2
 800d640:	d101      	bne.n	800d646 <HAL_GPIO_Init+0x202>
 800d642:	2306      	movs	r3, #6
 800d644:	e00c      	b.n	800d660 <HAL_GPIO_Init+0x21c>
 800d646:	2307      	movs	r3, #7
 800d648:	e00a      	b.n	800d660 <HAL_GPIO_Init+0x21c>
 800d64a:	2305      	movs	r3, #5
 800d64c:	e008      	b.n	800d660 <HAL_GPIO_Init+0x21c>
 800d64e:	2304      	movs	r3, #4
 800d650:	e006      	b.n	800d660 <HAL_GPIO_Init+0x21c>
 800d652:	2303      	movs	r3, #3
 800d654:	e004      	b.n	800d660 <HAL_GPIO_Init+0x21c>
 800d656:	2302      	movs	r3, #2
 800d658:	e002      	b.n	800d660 <HAL_GPIO_Init+0x21c>
 800d65a:	2301      	movs	r3, #1
 800d65c:	e000      	b.n	800d660 <HAL_GPIO_Init+0x21c>
 800d65e:	2300      	movs	r3, #0
 800d660:	69fa      	ldr	r2, [r7, #28]
 800d662:	f002 0203 	and.w	r2, r2, #3
 800d666:	0092      	lsls	r2, r2, #2
 800d668:	4093      	lsls	r3, r2
 800d66a:	69ba      	ldr	r2, [r7, #24]
 800d66c:	4313      	orrs	r3, r2
 800d66e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800d670:	4935      	ldr	r1, [pc, #212]	; (800d748 <HAL_GPIO_Init+0x304>)
 800d672:	69fb      	ldr	r3, [r7, #28]
 800d674:	089b      	lsrs	r3, r3, #2
 800d676:	3302      	adds	r3, #2
 800d678:	69ba      	ldr	r2, [r7, #24]
 800d67a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800d67e:	4b3a      	ldr	r3, [pc, #232]	; (800d768 <HAL_GPIO_Init+0x324>)
 800d680:	689b      	ldr	r3, [r3, #8]
 800d682:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d684:	693b      	ldr	r3, [r7, #16]
 800d686:	43db      	mvns	r3, r3
 800d688:	69ba      	ldr	r2, [r7, #24]
 800d68a:	4013      	ands	r3, r2
 800d68c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800d68e:	683b      	ldr	r3, [r7, #0]
 800d690:	685b      	ldr	r3, [r3, #4]
 800d692:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d696:	2b00      	cmp	r3, #0
 800d698:	d003      	beq.n	800d6a2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800d69a:	69ba      	ldr	r2, [r7, #24]
 800d69c:	693b      	ldr	r3, [r7, #16]
 800d69e:	4313      	orrs	r3, r2
 800d6a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800d6a2:	4a31      	ldr	r2, [pc, #196]	; (800d768 <HAL_GPIO_Init+0x324>)
 800d6a4:	69bb      	ldr	r3, [r7, #24]
 800d6a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800d6a8:	4b2f      	ldr	r3, [pc, #188]	; (800d768 <HAL_GPIO_Init+0x324>)
 800d6aa:	68db      	ldr	r3, [r3, #12]
 800d6ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d6ae:	693b      	ldr	r3, [r7, #16]
 800d6b0:	43db      	mvns	r3, r3
 800d6b2:	69ba      	ldr	r2, [r7, #24]
 800d6b4:	4013      	ands	r3, r2
 800d6b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800d6b8:	683b      	ldr	r3, [r7, #0]
 800d6ba:	685b      	ldr	r3, [r3, #4]
 800d6bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d003      	beq.n	800d6cc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800d6c4:	69ba      	ldr	r2, [r7, #24]
 800d6c6:	693b      	ldr	r3, [r7, #16]
 800d6c8:	4313      	orrs	r3, r2
 800d6ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800d6cc:	4a26      	ldr	r2, [pc, #152]	; (800d768 <HAL_GPIO_Init+0x324>)
 800d6ce:	69bb      	ldr	r3, [r7, #24]
 800d6d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800d6d2:	4b25      	ldr	r3, [pc, #148]	; (800d768 <HAL_GPIO_Init+0x324>)
 800d6d4:	685b      	ldr	r3, [r3, #4]
 800d6d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d6d8:	693b      	ldr	r3, [r7, #16]
 800d6da:	43db      	mvns	r3, r3
 800d6dc:	69ba      	ldr	r2, [r7, #24]
 800d6de:	4013      	ands	r3, r2
 800d6e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800d6e2:	683b      	ldr	r3, [r7, #0]
 800d6e4:	685b      	ldr	r3, [r3, #4]
 800d6e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d003      	beq.n	800d6f6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800d6ee:	69ba      	ldr	r2, [r7, #24]
 800d6f0:	693b      	ldr	r3, [r7, #16]
 800d6f2:	4313      	orrs	r3, r2
 800d6f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800d6f6:	4a1c      	ldr	r2, [pc, #112]	; (800d768 <HAL_GPIO_Init+0x324>)
 800d6f8:	69bb      	ldr	r3, [r7, #24]
 800d6fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800d6fc:	4b1a      	ldr	r3, [pc, #104]	; (800d768 <HAL_GPIO_Init+0x324>)
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d702:	693b      	ldr	r3, [r7, #16]
 800d704:	43db      	mvns	r3, r3
 800d706:	69ba      	ldr	r2, [r7, #24]
 800d708:	4013      	ands	r3, r2
 800d70a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800d70c:	683b      	ldr	r3, [r7, #0]
 800d70e:	685b      	ldr	r3, [r3, #4]
 800d710:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d714:	2b00      	cmp	r3, #0
 800d716:	d003      	beq.n	800d720 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800d718:	69ba      	ldr	r2, [r7, #24]
 800d71a:	693b      	ldr	r3, [r7, #16]
 800d71c:	4313      	orrs	r3, r2
 800d71e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800d720:	4a11      	ldr	r2, [pc, #68]	; (800d768 <HAL_GPIO_Init+0x324>)
 800d722:	69bb      	ldr	r3, [r7, #24]
 800d724:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800d726:	69fb      	ldr	r3, [r7, #28]
 800d728:	3301      	adds	r3, #1
 800d72a:	61fb      	str	r3, [r7, #28]
 800d72c:	69fb      	ldr	r3, [r7, #28]
 800d72e:	2b0f      	cmp	r3, #15
 800d730:	f67f ae96 	bls.w	800d460 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800d734:	bf00      	nop
 800d736:	bf00      	nop
 800d738:	3724      	adds	r7, #36	; 0x24
 800d73a:	46bd      	mov	sp, r7
 800d73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d740:	4770      	bx	lr
 800d742:	bf00      	nop
 800d744:	40023800 	.word	0x40023800
 800d748:	40013800 	.word	0x40013800
 800d74c:	40020000 	.word	0x40020000
 800d750:	40020400 	.word	0x40020400
 800d754:	40020800 	.word	0x40020800
 800d758:	40020c00 	.word	0x40020c00
 800d75c:	40021000 	.word	0x40021000
 800d760:	40021400 	.word	0x40021400
 800d764:	40021800 	.word	0x40021800
 800d768:	40013c00 	.word	0x40013c00

0800d76c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800d76c:	b480      	push	{r7}
 800d76e:	b083      	sub	sp, #12
 800d770:	af00      	add	r7, sp, #0
 800d772:	6078      	str	r0, [r7, #4]
 800d774:	460b      	mov	r3, r1
 800d776:	807b      	strh	r3, [r7, #2]
 800d778:	4613      	mov	r3, r2
 800d77a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800d77c:	787b      	ldrb	r3, [r7, #1]
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d003      	beq.n	800d78a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800d782:	887a      	ldrh	r2, [r7, #2]
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800d788:	e003      	b.n	800d792 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800d78a:	887b      	ldrh	r3, [r7, #2]
 800d78c:	041a      	lsls	r2, r3, #16
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	619a      	str	r2, [r3, #24]
}
 800d792:	bf00      	nop
 800d794:	370c      	adds	r7, #12
 800d796:	46bd      	mov	sp, r7
 800d798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d79c:	4770      	bx	lr
	...

0800d7a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d7a0:	b580      	push	{r7, lr}
 800d7a2:	b084      	sub	sp, #16
 800d7a4:	af00      	add	r7, sp, #0
 800d7a6:	6078      	str	r0, [r7, #4]
 800d7a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d101      	bne.n	800d7b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d7b0:	2301      	movs	r3, #1
 800d7b2:	e0cc      	b.n	800d94e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d7b4:	4b68      	ldr	r3, [pc, #416]	; (800d958 <HAL_RCC_ClockConfig+0x1b8>)
 800d7b6:	681b      	ldr	r3, [r3, #0]
 800d7b8:	f003 030f 	and.w	r3, r3, #15
 800d7bc:	683a      	ldr	r2, [r7, #0]
 800d7be:	429a      	cmp	r2, r3
 800d7c0:	d90c      	bls.n	800d7dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d7c2:	4b65      	ldr	r3, [pc, #404]	; (800d958 <HAL_RCC_ClockConfig+0x1b8>)
 800d7c4:	683a      	ldr	r2, [r7, #0]
 800d7c6:	b2d2      	uxtb	r2, r2
 800d7c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d7ca:	4b63      	ldr	r3, [pc, #396]	; (800d958 <HAL_RCC_ClockConfig+0x1b8>)
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	f003 030f 	and.w	r3, r3, #15
 800d7d2:	683a      	ldr	r2, [r7, #0]
 800d7d4:	429a      	cmp	r2, r3
 800d7d6:	d001      	beq.n	800d7dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800d7d8:	2301      	movs	r3, #1
 800d7da:	e0b8      	b.n	800d94e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	f003 0302 	and.w	r3, r3, #2
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d020      	beq.n	800d82a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	f003 0304 	and.w	r3, r3, #4
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d005      	beq.n	800d800 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d7f4:	4b59      	ldr	r3, [pc, #356]	; (800d95c <HAL_RCC_ClockConfig+0x1bc>)
 800d7f6:	689b      	ldr	r3, [r3, #8]
 800d7f8:	4a58      	ldr	r2, [pc, #352]	; (800d95c <HAL_RCC_ClockConfig+0x1bc>)
 800d7fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800d7fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	f003 0308 	and.w	r3, r3, #8
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d005      	beq.n	800d818 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800d80c:	4b53      	ldr	r3, [pc, #332]	; (800d95c <HAL_RCC_ClockConfig+0x1bc>)
 800d80e:	689b      	ldr	r3, [r3, #8]
 800d810:	4a52      	ldr	r2, [pc, #328]	; (800d95c <HAL_RCC_ClockConfig+0x1bc>)
 800d812:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800d816:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d818:	4b50      	ldr	r3, [pc, #320]	; (800d95c <HAL_RCC_ClockConfig+0x1bc>)
 800d81a:	689b      	ldr	r3, [r3, #8]
 800d81c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	689b      	ldr	r3, [r3, #8]
 800d824:	494d      	ldr	r1, [pc, #308]	; (800d95c <HAL_RCC_ClockConfig+0x1bc>)
 800d826:	4313      	orrs	r3, r2
 800d828:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	f003 0301 	and.w	r3, r3, #1
 800d832:	2b00      	cmp	r3, #0
 800d834:	d044      	beq.n	800d8c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	685b      	ldr	r3, [r3, #4]
 800d83a:	2b01      	cmp	r3, #1
 800d83c:	d107      	bne.n	800d84e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d83e:	4b47      	ldr	r3, [pc, #284]	; (800d95c <HAL_RCC_ClockConfig+0x1bc>)
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d846:	2b00      	cmp	r3, #0
 800d848:	d119      	bne.n	800d87e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d84a:	2301      	movs	r3, #1
 800d84c:	e07f      	b.n	800d94e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	685b      	ldr	r3, [r3, #4]
 800d852:	2b02      	cmp	r3, #2
 800d854:	d003      	beq.n	800d85e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d85a:	2b03      	cmp	r3, #3
 800d85c:	d107      	bne.n	800d86e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d85e:	4b3f      	ldr	r3, [pc, #252]	; (800d95c <HAL_RCC_ClockConfig+0x1bc>)
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d866:	2b00      	cmp	r3, #0
 800d868:	d109      	bne.n	800d87e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d86a:	2301      	movs	r3, #1
 800d86c:	e06f      	b.n	800d94e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d86e:	4b3b      	ldr	r3, [pc, #236]	; (800d95c <HAL_RCC_ClockConfig+0x1bc>)
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	f003 0302 	and.w	r3, r3, #2
 800d876:	2b00      	cmp	r3, #0
 800d878:	d101      	bne.n	800d87e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d87a:	2301      	movs	r3, #1
 800d87c:	e067      	b.n	800d94e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800d87e:	4b37      	ldr	r3, [pc, #220]	; (800d95c <HAL_RCC_ClockConfig+0x1bc>)
 800d880:	689b      	ldr	r3, [r3, #8]
 800d882:	f023 0203 	bic.w	r2, r3, #3
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	685b      	ldr	r3, [r3, #4]
 800d88a:	4934      	ldr	r1, [pc, #208]	; (800d95c <HAL_RCC_ClockConfig+0x1bc>)
 800d88c:	4313      	orrs	r3, r2
 800d88e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800d890:	f7fe fe38 	bl	800c504 <HAL_GetTick>
 800d894:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d896:	e00a      	b.n	800d8ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d898:	f7fe fe34 	bl	800c504 <HAL_GetTick>
 800d89c:	4602      	mov	r2, r0
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	1ad3      	subs	r3, r2, r3
 800d8a2:	f241 3288 	movw	r2, #5000	; 0x1388
 800d8a6:	4293      	cmp	r3, r2
 800d8a8:	d901      	bls.n	800d8ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800d8aa:	2303      	movs	r3, #3
 800d8ac:	e04f      	b.n	800d94e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d8ae:	4b2b      	ldr	r3, [pc, #172]	; (800d95c <HAL_RCC_ClockConfig+0x1bc>)
 800d8b0:	689b      	ldr	r3, [r3, #8]
 800d8b2:	f003 020c 	and.w	r2, r3, #12
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	685b      	ldr	r3, [r3, #4]
 800d8ba:	009b      	lsls	r3, r3, #2
 800d8bc:	429a      	cmp	r2, r3
 800d8be:	d1eb      	bne.n	800d898 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d8c0:	4b25      	ldr	r3, [pc, #148]	; (800d958 <HAL_RCC_ClockConfig+0x1b8>)
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	f003 030f 	and.w	r3, r3, #15
 800d8c8:	683a      	ldr	r2, [r7, #0]
 800d8ca:	429a      	cmp	r2, r3
 800d8cc:	d20c      	bcs.n	800d8e8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d8ce:	4b22      	ldr	r3, [pc, #136]	; (800d958 <HAL_RCC_ClockConfig+0x1b8>)
 800d8d0:	683a      	ldr	r2, [r7, #0]
 800d8d2:	b2d2      	uxtb	r2, r2
 800d8d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d8d6:	4b20      	ldr	r3, [pc, #128]	; (800d958 <HAL_RCC_ClockConfig+0x1b8>)
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	f003 030f 	and.w	r3, r3, #15
 800d8de:	683a      	ldr	r2, [r7, #0]
 800d8e0:	429a      	cmp	r2, r3
 800d8e2:	d001      	beq.n	800d8e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800d8e4:	2301      	movs	r3, #1
 800d8e6:	e032      	b.n	800d94e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	f003 0304 	and.w	r3, r3, #4
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d008      	beq.n	800d906 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d8f4:	4b19      	ldr	r3, [pc, #100]	; (800d95c <HAL_RCC_ClockConfig+0x1bc>)
 800d8f6:	689b      	ldr	r3, [r3, #8]
 800d8f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	68db      	ldr	r3, [r3, #12]
 800d900:	4916      	ldr	r1, [pc, #88]	; (800d95c <HAL_RCC_ClockConfig+0x1bc>)
 800d902:	4313      	orrs	r3, r2
 800d904:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	f003 0308 	and.w	r3, r3, #8
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d009      	beq.n	800d926 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d912:	4b12      	ldr	r3, [pc, #72]	; (800d95c <HAL_RCC_ClockConfig+0x1bc>)
 800d914:	689b      	ldr	r3, [r3, #8]
 800d916:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	691b      	ldr	r3, [r3, #16]
 800d91e:	00db      	lsls	r3, r3, #3
 800d920:	490e      	ldr	r1, [pc, #56]	; (800d95c <HAL_RCC_ClockConfig+0x1bc>)
 800d922:	4313      	orrs	r3, r2
 800d924:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800d926:	f000 f821 	bl	800d96c <HAL_RCC_GetSysClockFreq>
 800d92a:	4602      	mov	r2, r0
 800d92c:	4b0b      	ldr	r3, [pc, #44]	; (800d95c <HAL_RCC_ClockConfig+0x1bc>)
 800d92e:	689b      	ldr	r3, [r3, #8]
 800d930:	091b      	lsrs	r3, r3, #4
 800d932:	f003 030f 	and.w	r3, r3, #15
 800d936:	490a      	ldr	r1, [pc, #40]	; (800d960 <HAL_RCC_ClockConfig+0x1c0>)
 800d938:	5ccb      	ldrb	r3, [r1, r3]
 800d93a:	fa22 f303 	lsr.w	r3, r2, r3
 800d93e:	4a09      	ldr	r2, [pc, #36]	; (800d964 <HAL_RCC_ClockConfig+0x1c4>)
 800d940:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800d942:	4b09      	ldr	r3, [pc, #36]	; (800d968 <HAL_RCC_ClockConfig+0x1c8>)
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	4618      	mov	r0, r3
 800d948:	f7fe fd98 	bl	800c47c <HAL_InitTick>

  return HAL_OK;
 800d94c:	2300      	movs	r3, #0
}
 800d94e:	4618      	mov	r0, r3
 800d950:	3710      	adds	r7, #16
 800d952:	46bd      	mov	sp, r7
 800d954:	bd80      	pop	{r7, pc}
 800d956:	bf00      	nop
 800d958:	40023c00 	.word	0x40023c00
 800d95c:	40023800 	.word	0x40023800
 800d960:	080138d8 	.word	0x080138d8
 800d964:	2000000c 	.word	0x2000000c
 800d968:	20000010 	.word	0x20000010

0800d96c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d96c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d970:	b0ae      	sub	sp, #184	; 0xb8
 800d972:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800d974:	2300      	movs	r3, #0
 800d976:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800d97a:	2300      	movs	r3, #0
 800d97c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800d980:	2300      	movs	r3, #0
 800d982:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800d986:	2300      	movs	r3, #0
 800d988:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800d98c:	2300      	movs	r3, #0
 800d98e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d992:	4bcb      	ldr	r3, [pc, #812]	; (800dcc0 <HAL_RCC_GetSysClockFreq+0x354>)
 800d994:	689b      	ldr	r3, [r3, #8]
 800d996:	f003 030c 	and.w	r3, r3, #12
 800d99a:	2b0c      	cmp	r3, #12
 800d99c:	f200 8206 	bhi.w	800ddac <HAL_RCC_GetSysClockFreq+0x440>
 800d9a0:	a201      	add	r2, pc, #4	; (adr r2, 800d9a8 <HAL_RCC_GetSysClockFreq+0x3c>)
 800d9a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9a6:	bf00      	nop
 800d9a8:	0800d9dd 	.word	0x0800d9dd
 800d9ac:	0800ddad 	.word	0x0800ddad
 800d9b0:	0800ddad 	.word	0x0800ddad
 800d9b4:	0800ddad 	.word	0x0800ddad
 800d9b8:	0800d9e5 	.word	0x0800d9e5
 800d9bc:	0800ddad 	.word	0x0800ddad
 800d9c0:	0800ddad 	.word	0x0800ddad
 800d9c4:	0800ddad 	.word	0x0800ddad
 800d9c8:	0800d9ed 	.word	0x0800d9ed
 800d9cc:	0800ddad 	.word	0x0800ddad
 800d9d0:	0800ddad 	.word	0x0800ddad
 800d9d4:	0800ddad 	.word	0x0800ddad
 800d9d8:	0800dbdd 	.word	0x0800dbdd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800d9dc:	4bb9      	ldr	r3, [pc, #740]	; (800dcc4 <HAL_RCC_GetSysClockFreq+0x358>)
 800d9de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800d9e2:	e1e7      	b.n	800ddb4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800d9e4:	4bb8      	ldr	r3, [pc, #736]	; (800dcc8 <HAL_RCC_GetSysClockFreq+0x35c>)
 800d9e6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800d9ea:	e1e3      	b.n	800ddb4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800d9ec:	4bb4      	ldr	r3, [pc, #720]	; (800dcc0 <HAL_RCC_GetSysClockFreq+0x354>)
 800d9ee:	685b      	ldr	r3, [r3, #4]
 800d9f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d9f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800d9f8:	4bb1      	ldr	r3, [pc, #708]	; (800dcc0 <HAL_RCC_GetSysClockFreq+0x354>)
 800d9fa:	685b      	ldr	r3, [r3, #4]
 800d9fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800da00:	2b00      	cmp	r3, #0
 800da02:	d071      	beq.n	800dae8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800da04:	4bae      	ldr	r3, [pc, #696]	; (800dcc0 <HAL_RCC_GetSysClockFreq+0x354>)
 800da06:	685b      	ldr	r3, [r3, #4]
 800da08:	099b      	lsrs	r3, r3, #6
 800da0a:	2200      	movs	r2, #0
 800da0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800da10:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800da14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800da18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da1c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800da20:	2300      	movs	r3, #0
 800da22:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800da26:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800da2a:	4622      	mov	r2, r4
 800da2c:	462b      	mov	r3, r5
 800da2e:	f04f 0000 	mov.w	r0, #0
 800da32:	f04f 0100 	mov.w	r1, #0
 800da36:	0159      	lsls	r1, r3, #5
 800da38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800da3c:	0150      	lsls	r0, r2, #5
 800da3e:	4602      	mov	r2, r0
 800da40:	460b      	mov	r3, r1
 800da42:	4621      	mov	r1, r4
 800da44:	1a51      	subs	r1, r2, r1
 800da46:	6439      	str	r1, [r7, #64]	; 0x40
 800da48:	4629      	mov	r1, r5
 800da4a:	eb63 0301 	sbc.w	r3, r3, r1
 800da4e:	647b      	str	r3, [r7, #68]	; 0x44
 800da50:	f04f 0200 	mov.w	r2, #0
 800da54:	f04f 0300 	mov.w	r3, #0
 800da58:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800da5c:	4649      	mov	r1, r9
 800da5e:	018b      	lsls	r3, r1, #6
 800da60:	4641      	mov	r1, r8
 800da62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800da66:	4641      	mov	r1, r8
 800da68:	018a      	lsls	r2, r1, #6
 800da6a:	4641      	mov	r1, r8
 800da6c:	1a51      	subs	r1, r2, r1
 800da6e:	63b9      	str	r1, [r7, #56]	; 0x38
 800da70:	4649      	mov	r1, r9
 800da72:	eb63 0301 	sbc.w	r3, r3, r1
 800da76:	63fb      	str	r3, [r7, #60]	; 0x3c
 800da78:	f04f 0200 	mov.w	r2, #0
 800da7c:	f04f 0300 	mov.w	r3, #0
 800da80:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 800da84:	4649      	mov	r1, r9
 800da86:	00cb      	lsls	r3, r1, #3
 800da88:	4641      	mov	r1, r8
 800da8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800da8e:	4641      	mov	r1, r8
 800da90:	00ca      	lsls	r2, r1, #3
 800da92:	4610      	mov	r0, r2
 800da94:	4619      	mov	r1, r3
 800da96:	4603      	mov	r3, r0
 800da98:	4622      	mov	r2, r4
 800da9a:	189b      	adds	r3, r3, r2
 800da9c:	633b      	str	r3, [r7, #48]	; 0x30
 800da9e:	462b      	mov	r3, r5
 800daa0:	460a      	mov	r2, r1
 800daa2:	eb42 0303 	adc.w	r3, r2, r3
 800daa6:	637b      	str	r3, [r7, #52]	; 0x34
 800daa8:	f04f 0200 	mov.w	r2, #0
 800daac:	f04f 0300 	mov.w	r3, #0
 800dab0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800dab4:	4629      	mov	r1, r5
 800dab6:	024b      	lsls	r3, r1, #9
 800dab8:	4621      	mov	r1, r4
 800daba:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800dabe:	4621      	mov	r1, r4
 800dac0:	024a      	lsls	r2, r1, #9
 800dac2:	4610      	mov	r0, r2
 800dac4:	4619      	mov	r1, r3
 800dac6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800daca:	2200      	movs	r2, #0
 800dacc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800dad0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800dad4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800dad8:	f7f3 f896 	bl	8000c08 <__aeabi_uldivmod>
 800dadc:	4602      	mov	r2, r0
 800dade:	460b      	mov	r3, r1
 800dae0:	4613      	mov	r3, r2
 800dae2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800dae6:	e067      	b.n	800dbb8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800dae8:	4b75      	ldr	r3, [pc, #468]	; (800dcc0 <HAL_RCC_GetSysClockFreq+0x354>)
 800daea:	685b      	ldr	r3, [r3, #4]
 800daec:	099b      	lsrs	r3, r3, #6
 800daee:	2200      	movs	r2, #0
 800daf0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800daf4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800daf8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800dafc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db00:	67bb      	str	r3, [r7, #120]	; 0x78
 800db02:	2300      	movs	r3, #0
 800db04:	67fb      	str	r3, [r7, #124]	; 0x7c
 800db06:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800db0a:	4622      	mov	r2, r4
 800db0c:	462b      	mov	r3, r5
 800db0e:	f04f 0000 	mov.w	r0, #0
 800db12:	f04f 0100 	mov.w	r1, #0
 800db16:	0159      	lsls	r1, r3, #5
 800db18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800db1c:	0150      	lsls	r0, r2, #5
 800db1e:	4602      	mov	r2, r0
 800db20:	460b      	mov	r3, r1
 800db22:	4621      	mov	r1, r4
 800db24:	1a51      	subs	r1, r2, r1
 800db26:	62b9      	str	r1, [r7, #40]	; 0x28
 800db28:	4629      	mov	r1, r5
 800db2a:	eb63 0301 	sbc.w	r3, r3, r1
 800db2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800db30:	f04f 0200 	mov.w	r2, #0
 800db34:	f04f 0300 	mov.w	r3, #0
 800db38:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800db3c:	4649      	mov	r1, r9
 800db3e:	018b      	lsls	r3, r1, #6
 800db40:	4641      	mov	r1, r8
 800db42:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800db46:	4641      	mov	r1, r8
 800db48:	018a      	lsls	r2, r1, #6
 800db4a:	4641      	mov	r1, r8
 800db4c:	ebb2 0a01 	subs.w	sl, r2, r1
 800db50:	4649      	mov	r1, r9
 800db52:	eb63 0b01 	sbc.w	fp, r3, r1
 800db56:	f04f 0200 	mov.w	r2, #0
 800db5a:	f04f 0300 	mov.w	r3, #0
 800db5e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800db62:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800db66:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800db6a:	4692      	mov	sl, r2
 800db6c:	469b      	mov	fp, r3
 800db6e:	4623      	mov	r3, r4
 800db70:	eb1a 0303 	adds.w	r3, sl, r3
 800db74:	623b      	str	r3, [r7, #32]
 800db76:	462b      	mov	r3, r5
 800db78:	eb4b 0303 	adc.w	r3, fp, r3
 800db7c:	627b      	str	r3, [r7, #36]	; 0x24
 800db7e:	f04f 0200 	mov.w	r2, #0
 800db82:	f04f 0300 	mov.w	r3, #0
 800db86:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800db8a:	4629      	mov	r1, r5
 800db8c:	028b      	lsls	r3, r1, #10
 800db8e:	4621      	mov	r1, r4
 800db90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800db94:	4621      	mov	r1, r4
 800db96:	028a      	lsls	r2, r1, #10
 800db98:	4610      	mov	r0, r2
 800db9a:	4619      	mov	r1, r3
 800db9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800dba0:	2200      	movs	r2, #0
 800dba2:	673b      	str	r3, [r7, #112]	; 0x70
 800dba4:	677a      	str	r2, [r7, #116]	; 0x74
 800dba6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800dbaa:	f7f3 f82d 	bl	8000c08 <__aeabi_uldivmod>
 800dbae:	4602      	mov	r2, r0
 800dbb0:	460b      	mov	r3, r1
 800dbb2:	4613      	mov	r3, r2
 800dbb4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800dbb8:	4b41      	ldr	r3, [pc, #260]	; (800dcc0 <HAL_RCC_GetSysClockFreq+0x354>)
 800dbba:	685b      	ldr	r3, [r3, #4]
 800dbbc:	0c1b      	lsrs	r3, r3, #16
 800dbbe:	f003 0303 	and.w	r3, r3, #3
 800dbc2:	3301      	adds	r3, #1
 800dbc4:	005b      	lsls	r3, r3, #1
 800dbc6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco / pllp;
 800dbca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800dbce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800dbd2:	fbb2 f3f3 	udiv	r3, r2, r3
 800dbd6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800dbda:	e0eb      	b.n	800ddb4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800dbdc:	4b38      	ldr	r3, [pc, #224]	; (800dcc0 <HAL_RCC_GetSysClockFreq+0x354>)
 800dbde:	685b      	ldr	r3, [r3, #4]
 800dbe0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dbe4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800dbe8:	4b35      	ldr	r3, [pc, #212]	; (800dcc0 <HAL_RCC_GetSysClockFreq+0x354>)
 800dbea:	685b      	ldr	r3, [r3, #4]
 800dbec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d06b      	beq.n	800dccc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800dbf4:	4b32      	ldr	r3, [pc, #200]	; (800dcc0 <HAL_RCC_GetSysClockFreq+0x354>)
 800dbf6:	685b      	ldr	r3, [r3, #4]
 800dbf8:	099b      	lsrs	r3, r3, #6
 800dbfa:	2200      	movs	r2, #0
 800dbfc:	66bb      	str	r3, [r7, #104]	; 0x68
 800dbfe:	66fa      	str	r2, [r7, #108]	; 0x6c
 800dc00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dc02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc06:	663b      	str	r3, [r7, #96]	; 0x60
 800dc08:	2300      	movs	r3, #0
 800dc0a:	667b      	str	r3, [r7, #100]	; 0x64
 800dc0c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800dc10:	4622      	mov	r2, r4
 800dc12:	462b      	mov	r3, r5
 800dc14:	f04f 0000 	mov.w	r0, #0
 800dc18:	f04f 0100 	mov.w	r1, #0
 800dc1c:	0159      	lsls	r1, r3, #5
 800dc1e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800dc22:	0150      	lsls	r0, r2, #5
 800dc24:	4602      	mov	r2, r0
 800dc26:	460b      	mov	r3, r1
 800dc28:	4621      	mov	r1, r4
 800dc2a:	1a51      	subs	r1, r2, r1
 800dc2c:	61b9      	str	r1, [r7, #24]
 800dc2e:	4629      	mov	r1, r5
 800dc30:	eb63 0301 	sbc.w	r3, r3, r1
 800dc34:	61fb      	str	r3, [r7, #28]
 800dc36:	f04f 0200 	mov.w	r2, #0
 800dc3a:	f04f 0300 	mov.w	r3, #0
 800dc3e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800dc42:	4659      	mov	r1, fp
 800dc44:	018b      	lsls	r3, r1, #6
 800dc46:	4651      	mov	r1, sl
 800dc48:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800dc4c:	4651      	mov	r1, sl
 800dc4e:	018a      	lsls	r2, r1, #6
 800dc50:	4651      	mov	r1, sl
 800dc52:	ebb2 0801 	subs.w	r8, r2, r1
 800dc56:	4659      	mov	r1, fp
 800dc58:	eb63 0901 	sbc.w	r9, r3, r1
 800dc5c:	f04f 0200 	mov.w	r2, #0
 800dc60:	f04f 0300 	mov.w	r3, #0
 800dc64:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800dc68:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800dc6c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800dc70:	4690      	mov	r8, r2
 800dc72:	4699      	mov	r9, r3
 800dc74:	4623      	mov	r3, r4
 800dc76:	eb18 0303 	adds.w	r3, r8, r3
 800dc7a:	613b      	str	r3, [r7, #16]
 800dc7c:	462b      	mov	r3, r5
 800dc7e:	eb49 0303 	adc.w	r3, r9, r3
 800dc82:	617b      	str	r3, [r7, #20]
 800dc84:	f04f 0200 	mov.w	r2, #0
 800dc88:	f04f 0300 	mov.w	r3, #0
 800dc8c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800dc90:	4629      	mov	r1, r5
 800dc92:	024b      	lsls	r3, r1, #9
 800dc94:	4621      	mov	r1, r4
 800dc96:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800dc9a:	4621      	mov	r1, r4
 800dc9c:	024a      	lsls	r2, r1, #9
 800dc9e:	4610      	mov	r0, r2
 800dca0:	4619      	mov	r1, r3
 800dca2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800dca6:	2200      	movs	r2, #0
 800dca8:	65bb      	str	r3, [r7, #88]	; 0x58
 800dcaa:	65fa      	str	r2, [r7, #92]	; 0x5c
 800dcac:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800dcb0:	f7f2 ffaa 	bl	8000c08 <__aeabi_uldivmod>
 800dcb4:	4602      	mov	r2, r0
 800dcb6:	460b      	mov	r3, r1
 800dcb8:	4613      	mov	r3, r2
 800dcba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800dcbe:	e065      	b.n	800dd8c <HAL_RCC_GetSysClockFreq+0x420>
 800dcc0:	40023800 	.word	0x40023800
 800dcc4:	00f42400 	.word	0x00f42400
 800dcc8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800dccc:	4b3d      	ldr	r3, [pc, #244]	; (800ddc4 <HAL_RCC_GetSysClockFreq+0x458>)
 800dcce:	685b      	ldr	r3, [r3, #4]
 800dcd0:	099b      	lsrs	r3, r3, #6
 800dcd2:	2200      	movs	r2, #0
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	4611      	mov	r1, r2
 800dcd8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800dcdc:	653b      	str	r3, [r7, #80]	; 0x50
 800dcde:	2300      	movs	r3, #0
 800dce0:	657b      	str	r3, [r7, #84]	; 0x54
 800dce2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800dce6:	4642      	mov	r2, r8
 800dce8:	464b      	mov	r3, r9
 800dcea:	f04f 0000 	mov.w	r0, #0
 800dcee:	f04f 0100 	mov.w	r1, #0
 800dcf2:	0159      	lsls	r1, r3, #5
 800dcf4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800dcf8:	0150      	lsls	r0, r2, #5
 800dcfa:	4602      	mov	r2, r0
 800dcfc:	460b      	mov	r3, r1
 800dcfe:	4641      	mov	r1, r8
 800dd00:	1a51      	subs	r1, r2, r1
 800dd02:	60b9      	str	r1, [r7, #8]
 800dd04:	4649      	mov	r1, r9
 800dd06:	eb63 0301 	sbc.w	r3, r3, r1
 800dd0a:	60fb      	str	r3, [r7, #12]
 800dd0c:	f04f 0200 	mov.w	r2, #0
 800dd10:	f04f 0300 	mov.w	r3, #0
 800dd14:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800dd18:	4659      	mov	r1, fp
 800dd1a:	018b      	lsls	r3, r1, #6
 800dd1c:	4651      	mov	r1, sl
 800dd1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800dd22:	4651      	mov	r1, sl
 800dd24:	018a      	lsls	r2, r1, #6
 800dd26:	4651      	mov	r1, sl
 800dd28:	1a54      	subs	r4, r2, r1
 800dd2a:	4659      	mov	r1, fp
 800dd2c:	eb63 0501 	sbc.w	r5, r3, r1
 800dd30:	f04f 0200 	mov.w	r2, #0
 800dd34:	f04f 0300 	mov.w	r3, #0
 800dd38:	00eb      	lsls	r3, r5, #3
 800dd3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800dd3e:	00e2      	lsls	r2, r4, #3
 800dd40:	4614      	mov	r4, r2
 800dd42:	461d      	mov	r5, r3
 800dd44:	4643      	mov	r3, r8
 800dd46:	18e3      	adds	r3, r4, r3
 800dd48:	603b      	str	r3, [r7, #0]
 800dd4a:	464b      	mov	r3, r9
 800dd4c:	eb45 0303 	adc.w	r3, r5, r3
 800dd50:	607b      	str	r3, [r7, #4]
 800dd52:	f04f 0200 	mov.w	r2, #0
 800dd56:	f04f 0300 	mov.w	r3, #0
 800dd5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800dd5e:	4629      	mov	r1, r5
 800dd60:	028b      	lsls	r3, r1, #10
 800dd62:	4621      	mov	r1, r4
 800dd64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800dd68:	4621      	mov	r1, r4
 800dd6a:	028a      	lsls	r2, r1, #10
 800dd6c:	4610      	mov	r0, r2
 800dd6e:	4619      	mov	r1, r3
 800dd70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800dd74:	2200      	movs	r2, #0
 800dd76:	64bb      	str	r3, [r7, #72]	; 0x48
 800dd78:	64fa      	str	r2, [r7, #76]	; 0x4c
 800dd7a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800dd7e:	f7f2 ff43 	bl	8000c08 <__aeabi_uldivmod>
 800dd82:	4602      	mov	r2, r0
 800dd84:	460b      	mov	r3, r1
 800dd86:	4613      	mov	r3, r2
 800dd88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800dd8c:	4b0d      	ldr	r3, [pc, #52]	; (800ddc4 <HAL_RCC_GetSysClockFreq+0x458>)
 800dd8e:	685b      	ldr	r3, [r3, #4]
 800dd90:	0f1b      	lsrs	r3, r3, #28
 800dd92:	f003 0307 	and.w	r3, r3, #7
 800dd96:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco / pllr;
 800dd9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800dd9e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800dda2:	fbb2 f3f3 	udiv	r3, r2, r3
 800dda6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800ddaa:	e003      	b.n	800ddb4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800ddac:	4b06      	ldr	r3, [pc, #24]	; (800ddc8 <HAL_RCC_GetSysClockFreq+0x45c>)
 800ddae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800ddb2:	bf00      	nop
    }
  }
  return sysclockfreq;
 800ddb4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 800ddb8:	4618      	mov	r0, r3
 800ddba:	37b8      	adds	r7, #184	; 0xb8
 800ddbc:	46bd      	mov	sp, r7
 800ddbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ddc2:	bf00      	nop
 800ddc4:	40023800 	.word	0x40023800
 800ddc8:	00f42400 	.word	0x00f42400

0800ddcc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ddcc:	b580      	push	{r7, lr}
 800ddce:	b086      	sub	sp, #24
 800ddd0:	af00      	add	r7, sp, #0
 800ddd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d101      	bne.n	800ddde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ddda:	2301      	movs	r3, #1
 800dddc:	e28d      	b.n	800e2fa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	f003 0301 	and.w	r3, r3, #1
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	f000 8083 	beq.w	800def2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800ddec:	4b94      	ldr	r3, [pc, #592]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800ddee:	689b      	ldr	r3, [r3, #8]
 800ddf0:	f003 030c 	and.w	r3, r3, #12
 800ddf4:	2b04      	cmp	r3, #4
 800ddf6:	d019      	beq.n	800de2c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800ddf8:	4b91      	ldr	r3, [pc, #580]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800ddfa:	689b      	ldr	r3, [r3, #8]
 800ddfc:	f003 030c 	and.w	r3, r3, #12
        || \
 800de00:	2b08      	cmp	r3, #8
 800de02:	d106      	bne.n	800de12 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800de04:	4b8e      	ldr	r3, [pc, #568]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800de06:	685b      	ldr	r3, [r3, #4]
 800de08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800de0c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800de10:	d00c      	beq.n	800de2c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800de12:	4b8b      	ldr	r3, [pc, #556]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800de14:	689b      	ldr	r3, [r3, #8]
 800de16:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800de1a:	2b0c      	cmp	r3, #12
 800de1c:	d112      	bne.n	800de44 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800de1e:	4b88      	ldr	r3, [pc, #544]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800de20:	685b      	ldr	r3, [r3, #4]
 800de22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800de26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800de2a:	d10b      	bne.n	800de44 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800de2c:	4b84      	ldr	r3, [pc, #528]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800de34:	2b00      	cmp	r3, #0
 800de36:	d05b      	beq.n	800def0 <HAL_RCC_OscConfig+0x124>
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	685b      	ldr	r3, [r3, #4]
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d157      	bne.n	800def0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800de40:	2301      	movs	r3, #1
 800de42:	e25a      	b.n	800e2fa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	685b      	ldr	r3, [r3, #4]
 800de48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800de4c:	d106      	bne.n	800de5c <HAL_RCC_OscConfig+0x90>
 800de4e:	4b7c      	ldr	r3, [pc, #496]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	4a7b      	ldr	r2, [pc, #492]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800de54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800de58:	6013      	str	r3, [r2, #0]
 800de5a:	e01d      	b.n	800de98 <HAL_RCC_OscConfig+0xcc>
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	685b      	ldr	r3, [r3, #4]
 800de60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800de64:	d10c      	bne.n	800de80 <HAL_RCC_OscConfig+0xb4>
 800de66:	4b76      	ldr	r3, [pc, #472]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	4a75      	ldr	r2, [pc, #468]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800de6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800de70:	6013      	str	r3, [r2, #0]
 800de72:	4b73      	ldr	r3, [pc, #460]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	4a72      	ldr	r2, [pc, #456]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800de78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800de7c:	6013      	str	r3, [r2, #0]
 800de7e:	e00b      	b.n	800de98 <HAL_RCC_OscConfig+0xcc>
 800de80:	4b6f      	ldr	r3, [pc, #444]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	4a6e      	ldr	r2, [pc, #440]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800de86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800de8a:	6013      	str	r3, [r2, #0]
 800de8c:	4b6c      	ldr	r3, [pc, #432]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	4a6b      	ldr	r2, [pc, #428]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800de92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800de96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	685b      	ldr	r3, [r3, #4]
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d013      	beq.n	800dec8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dea0:	f7fe fb30 	bl	800c504 <HAL_GetTick>
 800dea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dea6:	e008      	b.n	800deba <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800dea8:	f7fe fb2c 	bl	800c504 <HAL_GetTick>
 800deac:	4602      	mov	r2, r0
 800deae:	693b      	ldr	r3, [r7, #16]
 800deb0:	1ad3      	subs	r3, r2, r3
 800deb2:	2b64      	cmp	r3, #100	; 0x64
 800deb4:	d901      	bls.n	800deba <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800deb6:	2303      	movs	r3, #3
 800deb8:	e21f      	b.n	800e2fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800deba:	4b61      	ldr	r3, [pc, #388]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d0f0      	beq.n	800dea8 <HAL_RCC_OscConfig+0xdc>
 800dec6:	e014      	b.n	800def2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dec8:	f7fe fb1c 	bl	800c504 <HAL_GetTick>
 800decc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800dece:	e008      	b.n	800dee2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ded0:	f7fe fb18 	bl	800c504 <HAL_GetTick>
 800ded4:	4602      	mov	r2, r0
 800ded6:	693b      	ldr	r3, [r7, #16]
 800ded8:	1ad3      	subs	r3, r2, r3
 800deda:	2b64      	cmp	r3, #100	; 0x64
 800dedc:	d901      	bls.n	800dee2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800dede:	2303      	movs	r3, #3
 800dee0:	e20b      	b.n	800e2fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800dee2:	4b57      	ldr	r3, [pc, #348]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800deea:	2b00      	cmp	r3, #0
 800deec:	d1f0      	bne.n	800ded0 <HAL_RCC_OscConfig+0x104>
 800deee:	e000      	b.n	800def2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800def0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	f003 0302 	and.w	r3, r3, #2
 800defa:	2b00      	cmp	r3, #0
 800defc:	d06f      	beq.n	800dfde <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800defe:	4b50      	ldr	r3, [pc, #320]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800df00:	689b      	ldr	r3, [r3, #8]
 800df02:	f003 030c 	and.w	r3, r3, #12
 800df06:	2b00      	cmp	r3, #0
 800df08:	d017      	beq.n	800df3a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800df0a:	4b4d      	ldr	r3, [pc, #308]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800df0c:	689b      	ldr	r3, [r3, #8]
 800df0e:	f003 030c 	and.w	r3, r3, #12
        || \
 800df12:	2b08      	cmp	r3, #8
 800df14:	d105      	bne.n	800df22 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800df16:	4b4a      	ldr	r3, [pc, #296]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800df18:	685b      	ldr	r3, [r3, #4]
 800df1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d00b      	beq.n	800df3a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800df22:	4b47      	ldr	r3, [pc, #284]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800df24:	689b      	ldr	r3, [r3, #8]
 800df26:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800df2a:	2b0c      	cmp	r3, #12
 800df2c:	d11c      	bne.n	800df68 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800df2e:	4b44      	ldr	r3, [pc, #272]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800df30:	685b      	ldr	r3, [r3, #4]
 800df32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800df36:	2b00      	cmp	r3, #0
 800df38:	d116      	bne.n	800df68 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800df3a:	4b41      	ldr	r3, [pc, #260]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	f003 0302 	and.w	r3, r3, #2
 800df42:	2b00      	cmp	r3, #0
 800df44:	d005      	beq.n	800df52 <HAL_RCC_OscConfig+0x186>
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	68db      	ldr	r3, [r3, #12]
 800df4a:	2b01      	cmp	r3, #1
 800df4c:	d001      	beq.n	800df52 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800df4e:	2301      	movs	r3, #1
 800df50:	e1d3      	b.n	800e2fa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800df52:	4b3b      	ldr	r3, [pc, #236]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	691b      	ldr	r3, [r3, #16]
 800df5e:	00db      	lsls	r3, r3, #3
 800df60:	4937      	ldr	r1, [pc, #220]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800df62:	4313      	orrs	r3, r2
 800df64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800df66:	e03a      	b.n	800dfde <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	68db      	ldr	r3, [r3, #12]
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d020      	beq.n	800dfb2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800df70:	4b34      	ldr	r3, [pc, #208]	; (800e044 <HAL_RCC_OscConfig+0x278>)
 800df72:	2201      	movs	r2, #1
 800df74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800df76:	f7fe fac5 	bl	800c504 <HAL_GetTick>
 800df7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800df7c:	e008      	b.n	800df90 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800df7e:	f7fe fac1 	bl	800c504 <HAL_GetTick>
 800df82:	4602      	mov	r2, r0
 800df84:	693b      	ldr	r3, [r7, #16]
 800df86:	1ad3      	subs	r3, r2, r3
 800df88:	2b02      	cmp	r3, #2
 800df8a:	d901      	bls.n	800df90 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800df8c:	2303      	movs	r3, #3
 800df8e:	e1b4      	b.n	800e2fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800df90:	4b2b      	ldr	r3, [pc, #172]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	f003 0302 	and.w	r3, r3, #2
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d0f0      	beq.n	800df7e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800df9c:	4b28      	ldr	r3, [pc, #160]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	691b      	ldr	r3, [r3, #16]
 800dfa8:	00db      	lsls	r3, r3, #3
 800dfaa:	4925      	ldr	r1, [pc, #148]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800dfac:	4313      	orrs	r3, r2
 800dfae:	600b      	str	r3, [r1, #0]
 800dfb0:	e015      	b.n	800dfde <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800dfb2:	4b24      	ldr	r3, [pc, #144]	; (800e044 <HAL_RCC_OscConfig+0x278>)
 800dfb4:	2200      	movs	r2, #0
 800dfb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dfb8:	f7fe faa4 	bl	800c504 <HAL_GetTick>
 800dfbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800dfbe:	e008      	b.n	800dfd2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800dfc0:	f7fe faa0 	bl	800c504 <HAL_GetTick>
 800dfc4:	4602      	mov	r2, r0
 800dfc6:	693b      	ldr	r3, [r7, #16]
 800dfc8:	1ad3      	subs	r3, r2, r3
 800dfca:	2b02      	cmp	r3, #2
 800dfcc:	d901      	bls.n	800dfd2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800dfce:	2303      	movs	r3, #3
 800dfd0:	e193      	b.n	800e2fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800dfd2:	4b1b      	ldr	r3, [pc, #108]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	f003 0302 	and.w	r3, r3, #2
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d1f0      	bne.n	800dfc0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	f003 0308 	and.w	r3, r3, #8
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d036      	beq.n	800e058 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	695b      	ldr	r3, [r3, #20]
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d016      	beq.n	800e020 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800dff2:	4b15      	ldr	r3, [pc, #84]	; (800e048 <HAL_RCC_OscConfig+0x27c>)
 800dff4:	2201      	movs	r2, #1
 800dff6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dff8:	f7fe fa84 	bl	800c504 <HAL_GetTick>
 800dffc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800dffe:	e008      	b.n	800e012 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e000:	f7fe fa80 	bl	800c504 <HAL_GetTick>
 800e004:	4602      	mov	r2, r0
 800e006:	693b      	ldr	r3, [r7, #16]
 800e008:	1ad3      	subs	r3, r2, r3
 800e00a:	2b02      	cmp	r3, #2
 800e00c:	d901      	bls.n	800e012 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800e00e:	2303      	movs	r3, #3
 800e010:	e173      	b.n	800e2fa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800e012:	4b0b      	ldr	r3, [pc, #44]	; (800e040 <HAL_RCC_OscConfig+0x274>)
 800e014:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e016:	f003 0302 	and.w	r3, r3, #2
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d0f0      	beq.n	800e000 <HAL_RCC_OscConfig+0x234>
 800e01e:	e01b      	b.n	800e058 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e020:	4b09      	ldr	r3, [pc, #36]	; (800e048 <HAL_RCC_OscConfig+0x27c>)
 800e022:	2200      	movs	r2, #0
 800e024:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e026:	f7fe fa6d 	bl	800c504 <HAL_GetTick>
 800e02a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800e02c:	e00e      	b.n	800e04c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e02e:	f7fe fa69 	bl	800c504 <HAL_GetTick>
 800e032:	4602      	mov	r2, r0
 800e034:	693b      	ldr	r3, [r7, #16]
 800e036:	1ad3      	subs	r3, r2, r3
 800e038:	2b02      	cmp	r3, #2
 800e03a:	d907      	bls.n	800e04c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800e03c:	2303      	movs	r3, #3
 800e03e:	e15c      	b.n	800e2fa <HAL_RCC_OscConfig+0x52e>
 800e040:	40023800 	.word	0x40023800
 800e044:	42470000 	.word	0x42470000
 800e048:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800e04c:	4b8a      	ldr	r3, [pc, #552]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e04e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e050:	f003 0302 	and.w	r3, r3, #2
 800e054:	2b00      	cmp	r3, #0
 800e056:	d1ea      	bne.n	800e02e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	f003 0304 	and.w	r3, r3, #4
 800e060:	2b00      	cmp	r3, #0
 800e062:	f000 8097 	beq.w	800e194 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e066:	2300      	movs	r3, #0
 800e068:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800e06a:	4b83      	ldr	r3, [pc, #524]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e06c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e06e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e072:	2b00      	cmp	r3, #0
 800e074:	d10f      	bne.n	800e096 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e076:	2300      	movs	r3, #0
 800e078:	60bb      	str	r3, [r7, #8]
 800e07a:	4b7f      	ldr	r3, [pc, #508]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e07c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e07e:	4a7e      	ldr	r2, [pc, #504]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e080:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e084:	6413      	str	r3, [r2, #64]	; 0x40
 800e086:	4b7c      	ldr	r3, [pc, #496]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e08a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e08e:	60bb      	str	r3, [r7, #8]
 800e090:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800e092:	2301      	movs	r3, #1
 800e094:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800e096:	4b79      	ldr	r3, [pc, #484]	; (800e27c <HAL_RCC_OscConfig+0x4b0>)
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d118      	bne.n	800e0d4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800e0a2:	4b76      	ldr	r3, [pc, #472]	; (800e27c <HAL_RCC_OscConfig+0x4b0>)
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	4a75      	ldr	r2, [pc, #468]	; (800e27c <HAL_RCC_OscConfig+0x4b0>)
 800e0a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e0ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800e0ae:	f7fe fa29 	bl	800c504 <HAL_GetTick>
 800e0b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800e0b4:	e008      	b.n	800e0c8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e0b6:	f7fe fa25 	bl	800c504 <HAL_GetTick>
 800e0ba:	4602      	mov	r2, r0
 800e0bc:	693b      	ldr	r3, [r7, #16]
 800e0be:	1ad3      	subs	r3, r2, r3
 800e0c0:	2b02      	cmp	r3, #2
 800e0c2:	d901      	bls.n	800e0c8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800e0c4:	2303      	movs	r3, #3
 800e0c6:	e118      	b.n	800e2fa <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800e0c8:	4b6c      	ldr	r3, [pc, #432]	; (800e27c <HAL_RCC_OscConfig+0x4b0>)
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d0f0      	beq.n	800e0b6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	689b      	ldr	r3, [r3, #8]
 800e0d8:	2b01      	cmp	r3, #1
 800e0da:	d106      	bne.n	800e0ea <HAL_RCC_OscConfig+0x31e>
 800e0dc:	4b66      	ldr	r3, [pc, #408]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e0de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e0e0:	4a65      	ldr	r2, [pc, #404]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e0e2:	f043 0301 	orr.w	r3, r3, #1
 800e0e6:	6713      	str	r3, [r2, #112]	; 0x70
 800e0e8:	e01c      	b.n	800e124 <HAL_RCC_OscConfig+0x358>
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	689b      	ldr	r3, [r3, #8]
 800e0ee:	2b05      	cmp	r3, #5
 800e0f0:	d10c      	bne.n	800e10c <HAL_RCC_OscConfig+0x340>
 800e0f2:	4b61      	ldr	r3, [pc, #388]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e0f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e0f6:	4a60      	ldr	r2, [pc, #384]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e0f8:	f043 0304 	orr.w	r3, r3, #4
 800e0fc:	6713      	str	r3, [r2, #112]	; 0x70
 800e0fe:	4b5e      	ldr	r3, [pc, #376]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e100:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e102:	4a5d      	ldr	r2, [pc, #372]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e104:	f043 0301 	orr.w	r3, r3, #1
 800e108:	6713      	str	r3, [r2, #112]	; 0x70
 800e10a:	e00b      	b.n	800e124 <HAL_RCC_OscConfig+0x358>
 800e10c:	4b5a      	ldr	r3, [pc, #360]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e10e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e110:	4a59      	ldr	r2, [pc, #356]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e112:	f023 0301 	bic.w	r3, r3, #1
 800e116:	6713      	str	r3, [r2, #112]	; 0x70
 800e118:	4b57      	ldr	r3, [pc, #348]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e11a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e11c:	4a56      	ldr	r2, [pc, #344]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e11e:	f023 0304 	bic.w	r3, r3, #4
 800e122:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	689b      	ldr	r3, [r3, #8]
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d015      	beq.n	800e158 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e12c:	f7fe f9ea 	bl	800c504 <HAL_GetTick>
 800e130:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e132:	e00a      	b.n	800e14a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e134:	f7fe f9e6 	bl	800c504 <HAL_GetTick>
 800e138:	4602      	mov	r2, r0
 800e13a:	693b      	ldr	r3, [r7, #16]
 800e13c:	1ad3      	subs	r3, r2, r3
 800e13e:	f241 3288 	movw	r2, #5000	; 0x1388
 800e142:	4293      	cmp	r3, r2
 800e144:	d901      	bls.n	800e14a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800e146:	2303      	movs	r3, #3
 800e148:	e0d7      	b.n	800e2fa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e14a:	4b4b      	ldr	r3, [pc, #300]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e14c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e14e:	f003 0302 	and.w	r3, r3, #2
 800e152:	2b00      	cmp	r3, #0
 800e154:	d0ee      	beq.n	800e134 <HAL_RCC_OscConfig+0x368>
 800e156:	e014      	b.n	800e182 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e158:	f7fe f9d4 	bl	800c504 <HAL_GetTick>
 800e15c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800e15e:	e00a      	b.n	800e176 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e160:	f7fe f9d0 	bl	800c504 <HAL_GetTick>
 800e164:	4602      	mov	r2, r0
 800e166:	693b      	ldr	r3, [r7, #16]
 800e168:	1ad3      	subs	r3, r2, r3
 800e16a:	f241 3288 	movw	r2, #5000	; 0x1388
 800e16e:	4293      	cmp	r3, r2
 800e170:	d901      	bls.n	800e176 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800e172:	2303      	movs	r3, #3
 800e174:	e0c1      	b.n	800e2fa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800e176:	4b40      	ldr	r3, [pc, #256]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e178:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e17a:	f003 0302 	and.w	r3, r3, #2
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d1ee      	bne.n	800e160 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800e182:	7dfb      	ldrb	r3, [r7, #23]
 800e184:	2b01      	cmp	r3, #1
 800e186:	d105      	bne.n	800e194 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e188:	4b3b      	ldr	r3, [pc, #236]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e18a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e18c:	4a3a      	ldr	r2, [pc, #232]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e18e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e192:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	699b      	ldr	r3, [r3, #24]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	f000 80ad 	beq.w	800e2f8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800e19e:	4b36      	ldr	r3, [pc, #216]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e1a0:	689b      	ldr	r3, [r3, #8]
 800e1a2:	f003 030c 	and.w	r3, r3, #12
 800e1a6:	2b08      	cmp	r3, #8
 800e1a8:	d060      	beq.n	800e26c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	699b      	ldr	r3, [r3, #24]
 800e1ae:	2b02      	cmp	r3, #2
 800e1b0:	d145      	bne.n	800e23e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e1b2:	4b33      	ldr	r3, [pc, #204]	; (800e280 <HAL_RCC_OscConfig+0x4b4>)
 800e1b4:	2200      	movs	r2, #0
 800e1b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e1b8:	f7fe f9a4 	bl	800c504 <HAL_GetTick>
 800e1bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800e1be:	e008      	b.n	800e1d2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e1c0:	f7fe f9a0 	bl	800c504 <HAL_GetTick>
 800e1c4:	4602      	mov	r2, r0
 800e1c6:	693b      	ldr	r3, [r7, #16]
 800e1c8:	1ad3      	subs	r3, r2, r3
 800e1ca:	2b02      	cmp	r3, #2
 800e1cc:	d901      	bls.n	800e1d2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800e1ce:	2303      	movs	r3, #3
 800e1d0:	e093      	b.n	800e2fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800e1d2:	4b29      	ldr	r3, [pc, #164]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d1f0      	bne.n	800e1c0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	69da      	ldr	r2, [r3, #28]
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	6a1b      	ldr	r3, [r3, #32]
 800e1e6:	431a      	orrs	r2, r3
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e1ec:	019b      	lsls	r3, r3, #6
 800e1ee:	431a      	orrs	r2, r3
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1f4:	085b      	lsrs	r3, r3, #1
 800e1f6:	3b01      	subs	r3, #1
 800e1f8:	041b      	lsls	r3, r3, #16
 800e1fa:	431a      	orrs	r2, r3
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e200:	061b      	lsls	r3, r3, #24
 800e202:	431a      	orrs	r2, r3
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e208:	071b      	lsls	r3, r3, #28
 800e20a:	491b      	ldr	r1, [pc, #108]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e20c:	4313      	orrs	r3, r2
 800e20e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800e210:	4b1b      	ldr	r3, [pc, #108]	; (800e280 <HAL_RCC_OscConfig+0x4b4>)
 800e212:	2201      	movs	r2, #1
 800e214:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e216:	f7fe f975 	bl	800c504 <HAL_GetTick>
 800e21a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800e21c:	e008      	b.n	800e230 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e21e:	f7fe f971 	bl	800c504 <HAL_GetTick>
 800e222:	4602      	mov	r2, r0
 800e224:	693b      	ldr	r3, [r7, #16]
 800e226:	1ad3      	subs	r3, r2, r3
 800e228:	2b02      	cmp	r3, #2
 800e22a:	d901      	bls.n	800e230 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800e22c:	2303      	movs	r3, #3
 800e22e:	e064      	b.n	800e2fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800e230:	4b11      	ldr	r3, [pc, #68]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d0f0      	beq.n	800e21e <HAL_RCC_OscConfig+0x452>
 800e23c:	e05c      	b.n	800e2f8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e23e:	4b10      	ldr	r3, [pc, #64]	; (800e280 <HAL_RCC_OscConfig+0x4b4>)
 800e240:	2200      	movs	r2, #0
 800e242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e244:	f7fe f95e 	bl	800c504 <HAL_GetTick>
 800e248:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800e24a:	e008      	b.n	800e25e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e24c:	f7fe f95a 	bl	800c504 <HAL_GetTick>
 800e250:	4602      	mov	r2, r0
 800e252:	693b      	ldr	r3, [r7, #16]
 800e254:	1ad3      	subs	r3, r2, r3
 800e256:	2b02      	cmp	r3, #2
 800e258:	d901      	bls.n	800e25e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800e25a:	2303      	movs	r3, #3
 800e25c:	e04d      	b.n	800e2fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800e25e:	4b06      	ldr	r3, [pc, #24]	; (800e278 <HAL_RCC_OscConfig+0x4ac>)
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e266:	2b00      	cmp	r3, #0
 800e268:	d1f0      	bne.n	800e24c <HAL_RCC_OscConfig+0x480>
 800e26a:	e045      	b.n	800e2f8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	699b      	ldr	r3, [r3, #24]
 800e270:	2b01      	cmp	r3, #1
 800e272:	d107      	bne.n	800e284 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800e274:	2301      	movs	r3, #1
 800e276:	e040      	b.n	800e2fa <HAL_RCC_OscConfig+0x52e>
 800e278:	40023800 	.word	0x40023800
 800e27c:	40007000 	.word	0x40007000
 800e280:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800e284:	4b1f      	ldr	r3, [pc, #124]	; (800e304 <HAL_RCC_OscConfig+0x538>)
 800e286:	685b      	ldr	r3, [r3, #4]
 800e288:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	699b      	ldr	r3, [r3, #24]
 800e28e:	2b01      	cmp	r3, #1
 800e290:	d030      	beq.n	800e2f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e29c:	429a      	cmp	r2, r3
 800e29e:	d129      	bne.n	800e2f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e2aa:	429a      	cmp	r2, r3
 800e2ac:	d122      	bne.n	800e2f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800e2ae:	68fa      	ldr	r2, [r7, #12]
 800e2b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800e2b4:	4013      	ands	r3, r2
 800e2b6:	687a      	ldr	r2, [r7, #4]
 800e2b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800e2ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800e2bc:	4293      	cmp	r3, r2
 800e2be:	d119      	bne.n	800e2f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e2ca:	085b      	lsrs	r3, r3, #1
 800e2cc:	3b01      	subs	r3, #1
 800e2ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800e2d0:	429a      	cmp	r2, r3
 800e2d2:	d10f      	bne.n	800e2f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800e2e0:	429a      	cmp	r2, r3
 800e2e2:	d107      	bne.n	800e2f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e2ee:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e2f0:	429a      	cmp	r2, r3
 800e2f2:	d001      	beq.n	800e2f8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800e2f4:	2301      	movs	r3, #1
 800e2f6:	e000      	b.n	800e2fa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800e2f8:	2300      	movs	r3, #0
}
 800e2fa:	4618      	mov	r0, r3
 800e2fc:	3718      	adds	r7, #24
 800e2fe:	46bd      	mov	sp, r7
 800e300:	bd80      	pop	{r7, pc}
 800e302:	bf00      	nop
 800e304:	40023800 	.word	0x40023800

0800e308 <__assert_func>:
 800e308:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e30a:	4614      	mov	r4, r2
 800e30c:	461a      	mov	r2, r3
 800e30e:	4b09      	ldr	r3, [pc, #36]	; (800e334 <__assert_func+0x2c>)
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	4605      	mov	r5, r0
 800e314:	68d8      	ldr	r0, [r3, #12]
 800e316:	b14c      	cbz	r4, 800e32c <__assert_func+0x24>
 800e318:	4b07      	ldr	r3, [pc, #28]	; (800e338 <__assert_func+0x30>)
 800e31a:	9100      	str	r1, [sp, #0]
 800e31c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e320:	4906      	ldr	r1, [pc, #24]	; (800e33c <__assert_func+0x34>)
 800e322:	462b      	mov	r3, r5
 800e324:	f000 fdd4 	bl	800eed0 <fiprintf>
 800e328:	f000 fefd 	bl	800f126 <abort>
 800e32c:	4b04      	ldr	r3, [pc, #16]	; (800e340 <__assert_func+0x38>)
 800e32e:	461c      	mov	r4, r3
 800e330:	e7f3      	b.n	800e31a <__assert_func+0x12>
 800e332:	bf00      	nop
 800e334:	20000070 	.word	0x20000070
 800e338:	08013dac 	.word	0x08013dac
 800e33c:	08013db9 	.word	0x08013db9
 800e340:	08013de7 	.word	0x08013de7

0800e344 <malloc>:
 800e344:	4b02      	ldr	r3, [pc, #8]	; (800e350 <malloc+0xc>)
 800e346:	4601      	mov	r1, r0
 800e348:	6818      	ldr	r0, [r3, #0]
 800e34a:	f000 b82b 	b.w	800e3a4 <_malloc_r>
 800e34e:	bf00      	nop
 800e350:	20000070 	.word	0x20000070

0800e354 <free>:
 800e354:	4b02      	ldr	r3, [pc, #8]	; (800e360 <free+0xc>)
 800e356:	4601      	mov	r1, r0
 800e358:	6818      	ldr	r0, [r3, #0]
 800e35a:	f001 bd67 	b.w	800fe2c <_free_r>
 800e35e:	bf00      	nop
 800e360:	20000070 	.word	0x20000070

0800e364 <sbrk_aligned>:
 800e364:	b570      	push	{r4, r5, r6, lr}
 800e366:	4e0e      	ldr	r6, [pc, #56]	; (800e3a0 <sbrk_aligned+0x3c>)
 800e368:	460c      	mov	r4, r1
 800e36a:	6831      	ldr	r1, [r6, #0]
 800e36c:	4605      	mov	r5, r0
 800e36e:	b911      	cbnz	r1, 800e376 <sbrk_aligned+0x12>
 800e370:	f000 fe7c 	bl	800f06c <_sbrk_r>
 800e374:	6030      	str	r0, [r6, #0]
 800e376:	4621      	mov	r1, r4
 800e378:	4628      	mov	r0, r5
 800e37a:	f000 fe77 	bl	800f06c <_sbrk_r>
 800e37e:	1c43      	adds	r3, r0, #1
 800e380:	d00a      	beq.n	800e398 <sbrk_aligned+0x34>
 800e382:	1cc4      	adds	r4, r0, #3
 800e384:	f024 0403 	bic.w	r4, r4, #3
 800e388:	42a0      	cmp	r0, r4
 800e38a:	d007      	beq.n	800e39c <sbrk_aligned+0x38>
 800e38c:	1a21      	subs	r1, r4, r0
 800e38e:	4628      	mov	r0, r5
 800e390:	f000 fe6c 	bl	800f06c <_sbrk_r>
 800e394:	3001      	adds	r0, #1
 800e396:	d101      	bne.n	800e39c <sbrk_aligned+0x38>
 800e398:	f04f 34ff 	mov.w	r4, #4294967295
 800e39c:	4620      	mov	r0, r4
 800e39e:	bd70      	pop	{r4, r5, r6, pc}
 800e3a0:	200006cc 	.word	0x200006cc

0800e3a4 <_malloc_r>:
 800e3a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3a8:	1ccd      	adds	r5, r1, #3
 800e3aa:	f025 0503 	bic.w	r5, r5, #3
 800e3ae:	3508      	adds	r5, #8
 800e3b0:	2d0c      	cmp	r5, #12
 800e3b2:	bf38      	it	cc
 800e3b4:	250c      	movcc	r5, #12
 800e3b6:	2d00      	cmp	r5, #0
 800e3b8:	4607      	mov	r7, r0
 800e3ba:	db01      	blt.n	800e3c0 <_malloc_r+0x1c>
 800e3bc:	42a9      	cmp	r1, r5
 800e3be:	d905      	bls.n	800e3cc <_malloc_r+0x28>
 800e3c0:	230c      	movs	r3, #12
 800e3c2:	603b      	str	r3, [r7, #0]
 800e3c4:	2600      	movs	r6, #0
 800e3c6:	4630      	mov	r0, r6
 800e3c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e3cc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800e4a0 <_malloc_r+0xfc>
 800e3d0:	f000 f868 	bl	800e4a4 <__malloc_lock>
 800e3d4:	f8d8 3000 	ldr.w	r3, [r8]
 800e3d8:	461c      	mov	r4, r3
 800e3da:	bb5c      	cbnz	r4, 800e434 <_malloc_r+0x90>
 800e3dc:	4629      	mov	r1, r5
 800e3de:	4638      	mov	r0, r7
 800e3e0:	f7ff ffc0 	bl	800e364 <sbrk_aligned>
 800e3e4:	1c43      	adds	r3, r0, #1
 800e3e6:	4604      	mov	r4, r0
 800e3e8:	d155      	bne.n	800e496 <_malloc_r+0xf2>
 800e3ea:	f8d8 4000 	ldr.w	r4, [r8]
 800e3ee:	4626      	mov	r6, r4
 800e3f0:	2e00      	cmp	r6, #0
 800e3f2:	d145      	bne.n	800e480 <_malloc_r+0xdc>
 800e3f4:	2c00      	cmp	r4, #0
 800e3f6:	d048      	beq.n	800e48a <_malloc_r+0xe6>
 800e3f8:	6823      	ldr	r3, [r4, #0]
 800e3fa:	4631      	mov	r1, r6
 800e3fc:	4638      	mov	r0, r7
 800e3fe:	eb04 0903 	add.w	r9, r4, r3
 800e402:	f000 fe33 	bl	800f06c <_sbrk_r>
 800e406:	4581      	cmp	r9, r0
 800e408:	d13f      	bne.n	800e48a <_malloc_r+0xe6>
 800e40a:	6821      	ldr	r1, [r4, #0]
 800e40c:	1a6d      	subs	r5, r5, r1
 800e40e:	4629      	mov	r1, r5
 800e410:	4638      	mov	r0, r7
 800e412:	f7ff ffa7 	bl	800e364 <sbrk_aligned>
 800e416:	3001      	adds	r0, #1
 800e418:	d037      	beq.n	800e48a <_malloc_r+0xe6>
 800e41a:	6823      	ldr	r3, [r4, #0]
 800e41c:	442b      	add	r3, r5
 800e41e:	6023      	str	r3, [r4, #0]
 800e420:	f8d8 3000 	ldr.w	r3, [r8]
 800e424:	2b00      	cmp	r3, #0
 800e426:	d038      	beq.n	800e49a <_malloc_r+0xf6>
 800e428:	685a      	ldr	r2, [r3, #4]
 800e42a:	42a2      	cmp	r2, r4
 800e42c:	d12b      	bne.n	800e486 <_malloc_r+0xe2>
 800e42e:	2200      	movs	r2, #0
 800e430:	605a      	str	r2, [r3, #4]
 800e432:	e00f      	b.n	800e454 <_malloc_r+0xb0>
 800e434:	6822      	ldr	r2, [r4, #0]
 800e436:	1b52      	subs	r2, r2, r5
 800e438:	d41f      	bmi.n	800e47a <_malloc_r+0xd6>
 800e43a:	2a0b      	cmp	r2, #11
 800e43c:	d917      	bls.n	800e46e <_malloc_r+0xca>
 800e43e:	1961      	adds	r1, r4, r5
 800e440:	42a3      	cmp	r3, r4
 800e442:	6025      	str	r5, [r4, #0]
 800e444:	bf18      	it	ne
 800e446:	6059      	strne	r1, [r3, #4]
 800e448:	6863      	ldr	r3, [r4, #4]
 800e44a:	bf08      	it	eq
 800e44c:	f8c8 1000 	streq.w	r1, [r8]
 800e450:	5162      	str	r2, [r4, r5]
 800e452:	604b      	str	r3, [r1, #4]
 800e454:	4638      	mov	r0, r7
 800e456:	f104 060b 	add.w	r6, r4, #11
 800e45a:	f000 f829 	bl	800e4b0 <__malloc_unlock>
 800e45e:	f026 0607 	bic.w	r6, r6, #7
 800e462:	1d23      	adds	r3, r4, #4
 800e464:	1af2      	subs	r2, r6, r3
 800e466:	d0ae      	beq.n	800e3c6 <_malloc_r+0x22>
 800e468:	1b9b      	subs	r3, r3, r6
 800e46a:	50a3      	str	r3, [r4, r2]
 800e46c:	e7ab      	b.n	800e3c6 <_malloc_r+0x22>
 800e46e:	42a3      	cmp	r3, r4
 800e470:	6862      	ldr	r2, [r4, #4]
 800e472:	d1dd      	bne.n	800e430 <_malloc_r+0x8c>
 800e474:	f8c8 2000 	str.w	r2, [r8]
 800e478:	e7ec      	b.n	800e454 <_malloc_r+0xb0>
 800e47a:	4623      	mov	r3, r4
 800e47c:	6864      	ldr	r4, [r4, #4]
 800e47e:	e7ac      	b.n	800e3da <_malloc_r+0x36>
 800e480:	4634      	mov	r4, r6
 800e482:	6876      	ldr	r6, [r6, #4]
 800e484:	e7b4      	b.n	800e3f0 <_malloc_r+0x4c>
 800e486:	4613      	mov	r3, r2
 800e488:	e7cc      	b.n	800e424 <_malloc_r+0x80>
 800e48a:	230c      	movs	r3, #12
 800e48c:	603b      	str	r3, [r7, #0]
 800e48e:	4638      	mov	r0, r7
 800e490:	f000 f80e 	bl	800e4b0 <__malloc_unlock>
 800e494:	e797      	b.n	800e3c6 <_malloc_r+0x22>
 800e496:	6025      	str	r5, [r4, #0]
 800e498:	e7dc      	b.n	800e454 <_malloc_r+0xb0>
 800e49a:	605b      	str	r3, [r3, #4]
 800e49c:	deff      	udf	#255	; 0xff
 800e49e:	bf00      	nop
 800e4a0:	200006c8 	.word	0x200006c8

0800e4a4 <__malloc_lock>:
 800e4a4:	4801      	ldr	r0, [pc, #4]	; (800e4ac <__malloc_lock+0x8>)
 800e4a6:	f000 be2e 	b.w	800f106 <__retarget_lock_acquire_recursive>
 800e4aa:	bf00      	nop
 800e4ac:	20000810 	.word	0x20000810

0800e4b0 <__malloc_unlock>:
 800e4b0:	4801      	ldr	r0, [pc, #4]	; (800e4b8 <__malloc_unlock+0x8>)
 800e4b2:	f000 be29 	b.w	800f108 <__retarget_lock_release_recursive>
 800e4b6:	bf00      	nop
 800e4b8:	20000810 	.word	0x20000810

0800e4bc <__cvt>:
 800e4bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e4c0:	ec55 4b10 	vmov	r4, r5, d0
 800e4c4:	2d00      	cmp	r5, #0
 800e4c6:	460e      	mov	r6, r1
 800e4c8:	4619      	mov	r1, r3
 800e4ca:	462b      	mov	r3, r5
 800e4cc:	bfbb      	ittet	lt
 800e4ce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e4d2:	461d      	movlt	r5, r3
 800e4d4:	2300      	movge	r3, #0
 800e4d6:	232d      	movlt	r3, #45	; 0x2d
 800e4d8:	700b      	strb	r3, [r1, #0]
 800e4da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e4dc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e4e0:	4691      	mov	r9, r2
 800e4e2:	f023 0820 	bic.w	r8, r3, #32
 800e4e6:	bfbc      	itt	lt
 800e4e8:	4622      	movlt	r2, r4
 800e4ea:	4614      	movlt	r4, r2
 800e4ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e4f0:	d005      	beq.n	800e4fe <__cvt+0x42>
 800e4f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e4f6:	d100      	bne.n	800e4fa <__cvt+0x3e>
 800e4f8:	3601      	adds	r6, #1
 800e4fa:	2102      	movs	r1, #2
 800e4fc:	e000      	b.n	800e500 <__cvt+0x44>
 800e4fe:	2103      	movs	r1, #3
 800e500:	ab03      	add	r3, sp, #12
 800e502:	9301      	str	r3, [sp, #4]
 800e504:	ab02      	add	r3, sp, #8
 800e506:	9300      	str	r3, [sp, #0]
 800e508:	ec45 4b10 	vmov	d0, r4, r5
 800e50c:	4653      	mov	r3, sl
 800e50e:	4632      	mov	r2, r6
 800e510:	f000 fe9a 	bl	800f248 <_dtoa_r>
 800e514:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e518:	4607      	mov	r7, r0
 800e51a:	d102      	bne.n	800e522 <__cvt+0x66>
 800e51c:	f019 0f01 	tst.w	r9, #1
 800e520:	d022      	beq.n	800e568 <__cvt+0xac>
 800e522:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e526:	eb07 0906 	add.w	r9, r7, r6
 800e52a:	d110      	bne.n	800e54e <__cvt+0x92>
 800e52c:	783b      	ldrb	r3, [r7, #0]
 800e52e:	2b30      	cmp	r3, #48	; 0x30
 800e530:	d10a      	bne.n	800e548 <__cvt+0x8c>
 800e532:	2200      	movs	r2, #0
 800e534:	2300      	movs	r3, #0
 800e536:	4620      	mov	r0, r4
 800e538:	4629      	mov	r1, r5
 800e53a:	f7f2 faf5 	bl	8000b28 <__aeabi_dcmpeq>
 800e53e:	b918      	cbnz	r0, 800e548 <__cvt+0x8c>
 800e540:	f1c6 0601 	rsb	r6, r6, #1
 800e544:	f8ca 6000 	str.w	r6, [sl]
 800e548:	f8da 3000 	ldr.w	r3, [sl]
 800e54c:	4499      	add	r9, r3
 800e54e:	2200      	movs	r2, #0
 800e550:	2300      	movs	r3, #0
 800e552:	4620      	mov	r0, r4
 800e554:	4629      	mov	r1, r5
 800e556:	f7f2 fae7 	bl	8000b28 <__aeabi_dcmpeq>
 800e55a:	b108      	cbz	r0, 800e560 <__cvt+0xa4>
 800e55c:	f8cd 900c 	str.w	r9, [sp, #12]
 800e560:	2230      	movs	r2, #48	; 0x30
 800e562:	9b03      	ldr	r3, [sp, #12]
 800e564:	454b      	cmp	r3, r9
 800e566:	d307      	bcc.n	800e578 <__cvt+0xbc>
 800e568:	9b03      	ldr	r3, [sp, #12]
 800e56a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e56c:	1bdb      	subs	r3, r3, r7
 800e56e:	4638      	mov	r0, r7
 800e570:	6013      	str	r3, [r2, #0]
 800e572:	b004      	add	sp, #16
 800e574:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e578:	1c59      	adds	r1, r3, #1
 800e57a:	9103      	str	r1, [sp, #12]
 800e57c:	701a      	strb	r2, [r3, #0]
 800e57e:	e7f0      	b.n	800e562 <__cvt+0xa6>

0800e580 <__exponent>:
 800e580:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e582:	4603      	mov	r3, r0
 800e584:	2900      	cmp	r1, #0
 800e586:	bfb8      	it	lt
 800e588:	4249      	neglt	r1, r1
 800e58a:	f803 2b02 	strb.w	r2, [r3], #2
 800e58e:	bfb4      	ite	lt
 800e590:	222d      	movlt	r2, #45	; 0x2d
 800e592:	222b      	movge	r2, #43	; 0x2b
 800e594:	2909      	cmp	r1, #9
 800e596:	7042      	strb	r2, [r0, #1]
 800e598:	dd2a      	ble.n	800e5f0 <__exponent+0x70>
 800e59a:	f10d 0207 	add.w	r2, sp, #7
 800e59e:	4617      	mov	r7, r2
 800e5a0:	260a      	movs	r6, #10
 800e5a2:	4694      	mov	ip, r2
 800e5a4:	fb91 f5f6 	sdiv	r5, r1, r6
 800e5a8:	fb06 1415 	mls	r4, r6, r5, r1
 800e5ac:	3430      	adds	r4, #48	; 0x30
 800e5ae:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800e5b2:	460c      	mov	r4, r1
 800e5b4:	2c63      	cmp	r4, #99	; 0x63
 800e5b6:	f102 32ff 	add.w	r2, r2, #4294967295
 800e5ba:	4629      	mov	r1, r5
 800e5bc:	dcf1      	bgt.n	800e5a2 <__exponent+0x22>
 800e5be:	3130      	adds	r1, #48	; 0x30
 800e5c0:	f1ac 0402 	sub.w	r4, ip, #2
 800e5c4:	f802 1c01 	strb.w	r1, [r2, #-1]
 800e5c8:	1c41      	adds	r1, r0, #1
 800e5ca:	4622      	mov	r2, r4
 800e5cc:	42ba      	cmp	r2, r7
 800e5ce:	d30a      	bcc.n	800e5e6 <__exponent+0x66>
 800e5d0:	f10d 0209 	add.w	r2, sp, #9
 800e5d4:	eba2 020c 	sub.w	r2, r2, ip
 800e5d8:	42bc      	cmp	r4, r7
 800e5da:	bf88      	it	hi
 800e5dc:	2200      	movhi	r2, #0
 800e5de:	4413      	add	r3, r2
 800e5e0:	1a18      	subs	r0, r3, r0
 800e5e2:	b003      	add	sp, #12
 800e5e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e5e6:	f812 5b01 	ldrb.w	r5, [r2], #1
 800e5ea:	f801 5f01 	strb.w	r5, [r1, #1]!
 800e5ee:	e7ed      	b.n	800e5cc <__exponent+0x4c>
 800e5f0:	2330      	movs	r3, #48	; 0x30
 800e5f2:	3130      	adds	r1, #48	; 0x30
 800e5f4:	7083      	strb	r3, [r0, #2]
 800e5f6:	70c1      	strb	r1, [r0, #3]
 800e5f8:	1d03      	adds	r3, r0, #4
 800e5fa:	e7f1      	b.n	800e5e0 <__exponent+0x60>

0800e5fc <_printf_float>:
 800e5fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e600:	ed2d 8b02 	vpush	{d8}
 800e604:	b08d      	sub	sp, #52	; 0x34
 800e606:	460c      	mov	r4, r1
 800e608:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e60c:	4616      	mov	r6, r2
 800e60e:	461f      	mov	r7, r3
 800e610:	4605      	mov	r5, r0
 800e612:	f000 fcf3 	bl	800effc <_localeconv_r>
 800e616:	f8d0 a000 	ldr.w	sl, [r0]
 800e61a:	4650      	mov	r0, sl
 800e61c:	f7f1 fe58 	bl	80002d0 <strlen>
 800e620:	2300      	movs	r3, #0
 800e622:	930a      	str	r3, [sp, #40]	; 0x28
 800e624:	6823      	ldr	r3, [r4, #0]
 800e626:	9305      	str	r3, [sp, #20]
 800e628:	f8d8 3000 	ldr.w	r3, [r8]
 800e62c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e630:	3307      	adds	r3, #7
 800e632:	f023 0307 	bic.w	r3, r3, #7
 800e636:	f103 0208 	add.w	r2, r3, #8
 800e63a:	f8c8 2000 	str.w	r2, [r8]
 800e63e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e642:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e646:	9307      	str	r3, [sp, #28]
 800e648:	f8cd 8018 	str.w	r8, [sp, #24]
 800e64c:	ee08 0a10 	vmov	s16, r0
 800e650:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800e654:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e658:	4b9e      	ldr	r3, [pc, #632]	; (800e8d4 <_printf_float+0x2d8>)
 800e65a:	f04f 32ff 	mov.w	r2, #4294967295
 800e65e:	f7f2 fa95 	bl	8000b8c <__aeabi_dcmpun>
 800e662:	bb88      	cbnz	r0, 800e6c8 <_printf_float+0xcc>
 800e664:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e668:	4b9a      	ldr	r3, [pc, #616]	; (800e8d4 <_printf_float+0x2d8>)
 800e66a:	f04f 32ff 	mov.w	r2, #4294967295
 800e66e:	f7f2 fa6f 	bl	8000b50 <__aeabi_dcmple>
 800e672:	bb48      	cbnz	r0, 800e6c8 <_printf_float+0xcc>
 800e674:	2200      	movs	r2, #0
 800e676:	2300      	movs	r3, #0
 800e678:	4640      	mov	r0, r8
 800e67a:	4649      	mov	r1, r9
 800e67c:	f7f2 fa5e 	bl	8000b3c <__aeabi_dcmplt>
 800e680:	b110      	cbz	r0, 800e688 <_printf_float+0x8c>
 800e682:	232d      	movs	r3, #45	; 0x2d
 800e684:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e688:	4a93      	ldr	r2, [pc, #588]	; (800e8d8 <_printf_float+0x2dc>)
 800e68a:	4b94      	ldr	r3, [pc, #592]	; (800e8dc <_printf_float+0x2e0>)
 800e68c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e690:	bf94      	ite	ls
 800e692:	4690      	movls	r8, r2
 800e694:	4698      	movhi	r8, r3
 800e696:	2303      	movs	r3, #3
 800e698:	6123      	str	r3, [r4, #16]
 800e69a:	9b05      	ldr	r3, [sp, #20]
 800e69c:	f023 0304 	bic.w	r3, r3, #4
 800e6a0:	6023      	str	r3, [r4, #0]
 800e6a2:	f04f 0900 	mov.w	r9, #0
 800e6a6:	9700      	str	r7, [sp, #0]
 800e6a8:	4633      	mov	r3, r6
 800e6aa:	aa0b      	add	r2, sp, #44	; 0x2c
 800e6ac:	4621      	mov	r1, r4
 800e6ae:	4628      	mov	r0, r5
 800e6b0:	f000 f9da 	bl	800ea68 <_printf_common>
 800e6b4:	3001      	adds	r0, #1
 800e6b6:	f040 8090 	bne.w	800e7da <_printf_float+0x1de>
 800e6ba:	f04f 30ff 	mov.w	r0, #4294967295
 800e6be:	b00d      	add	sp, #52	; 0x34
 800e6c0:	ecbd 8b02 	vpop	{d8}
 800e6c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6c8:	4642      	mov	r2, r8
 800e6ca:	464b      	mov	r3, r9
 800e6cc:	4640      	mov	r0, r8
 800e6ce:	4649      	mov	r1, r9
 800e6d0:	f7f2 fa5c 	bl	8000b8c <__aeabi_dcmpun>
 800e6d4:	b140      	cbz	r0, 800e6e8 <_printf_float+0xec>
 800e6d6:	464b      	mov	r3, r9
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	bfbc      	itt	lt
 800e6dc:	232d      	movlt	r3, #45	; 0x2d
 800e6de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e6e2:	4a7f      	ldr	r2, [pc, #508]	; (800e8e0 <_printf_float+0x2e4>)
 800e6e4:	4b7f      	ldr	r3, [pc, #508]	; (800e8e4 <_printf_float+0x2e8>)
 800e6e6:	e7d1      	b.n	800e68c <_printf_float+0x90>
 800e6e8:	6863      	ldr	r3, [r4, #4]
 800e6ea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e6ee:	9206      	str	r2, [sp, #24]
 800e6f0:	1c5a      	adds	r2, r3, #1
 800e6f2:	d13f      	bne.n	800e774 <_printf_float+0x178>
 800e6f4:	2306      	movs	r3, #6
 800e6f6:	6063      	str	r3, [r4, #4]
 800e6f8:	9b05      	ldr	r3, [sp, #20]
 800e6fa:	6861      	ldr	r1, [r4, #4]
 800e6fc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e700:	2300      	movs	r3, #0
 800e702:	9303      	str	r3, [sp, #12]
 800e704:	ab0a      	add	r3, sp, #40	; 0x28
 800e706:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e70a:	ab09      	add	r3, sp, #36	; 0x24
 800e70c:	ec49 8b10 	vmov	d0, r8, r9
 800e710:	9300      	str	r3, [sp, #0]
 800e712:	6022      	str	r2, [r4, #0]
 800e714:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e718:	4628      	mov	r0, r5
 800e71a:	f7ff fecf 	bl	800e4bc <__cvt>
 800e71e:	9b06      	ldr	r3, [sp, #24]
 800e720:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e722:	2b47      	cmp	r3, #71	; 0x47
 800e724:	4680      	mov	r8, r0
 800e726:	d108      	bne.n	800e73a <_printf_float+0x13e>
 800e728:	1cc8      	adds	r0, r1, #3
 800e72a:	db02      	blt.n	800e732 <_printf_float+0x136>
 800e72c:	6863      	ldr	r3, [r4, #4]
 800e72e:	4299      	cmp	r1, r3
 800e730:	dd41      	ble.n	800e7b6 <_printf_float+0x1ba>
 800e732:	f1ab 0302 	sub.w	r3, fp, #2
 800e736:	fa5f fb83 	uxtb.w	fp, r3
 800e73a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e73e:	d820      	bhi.n	800e782 <_printf_float+0x186>
 800e740:	3901      	subs	r1, #1
 800e742:	465a      	mov	r2, fp
 800e744:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e748:	9109      	str	r1, [sp, #36]	; 0x24
 800e74a:	f7ff ff19 	bl	800e580 <__exponent>
 800e74e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e750:	1813      	adds	r3, r2, r0
 800e752:	2a01      	cmp	r2, #1
 800e754:	4681      	mov	r9, r0
 800e756:	6123      	str	r3, [r4, #16]
 800e758:	dc02      	bgt.n	800e760 <_printf_float+0x164>
 800e75a:	6822      	ldr	r2, [r4, #0]
 800e75c:	07d2      	lsls	r2, r2, #31
 800e75e:	d501      	bpl.n	800e764 <_printf_float+0x168>
 800e760:	3301      	adds	r3, #1
 800e762:	6123      	str	r3, [r4, #16]
 800e764:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d09c      	beq.n	800e6a6 <_printf_float+0xaa>
 800e76c:	232d      	movs	r3, #45	; 0x2d
 800e76e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e772:	e798      	b.n	800e6a6 <_printf_float+0xaa>
 800e774:	9a06      	ldr	r2, [sp, #24]
 800e776:	2a47      	cmp	r2, #71	; 0x47
 800e778:	d1be      	bne.n	800e6f8 <_printf_float+0xfc>
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d1bc      	bne.n	800e6f8 <_printf_float+0xfc>
 800e77e:	2301      	movs	r3, #1
 800e780:	e7b9      	b.n	800e6f6 <_printf_float+0xfa>
 800e782:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e786:	d118      	bne.n	800e7ba <_printf_float+0x1be>
 800e788:	2900      	cmp	r1, #0
 800e78a:	6863      	ldr	r3, [r4, #4]
 800e78c:	dd0b      	ble.n	800e7a6 <_printf_float+0x1aa>
 800e78e:	6121      	str	r1, [r4, #16]
 800e790:	b913      	cbnz	r3, 800e798 <_printf_float+0x19c>
 800e792:	6822      	ldr	r2, [r4, #0]
 800e794:	07d0      	lsls	r0, r2, #31
 800e796:	d502      	bpl.n	800e79e <_printf_float+0x1a2>
 800e798:	3301      	adds	r3, #1
 800e79a:	440b      	add	r3, r1
 800e79c:	6123      	str	r3, [r4, #16]
 800e79e:	65a1      	str	r1, [r4, #88]	; 0x58
 800e7a0:	f04f 0900 	mov.w	r9, #0
 800e7a4:	e7de      	b.n	800e764 <_printf_float+0x168>
 800e7a6:	b913      	cbnz	r3, 800e7ae <_printf_float+0x1b2>
 800e7a8:	6822      	ldr	r2, [r4, #0]
 800e7aa:	07d2      	lsls	r2, r2, #31
 800e7ac:	d501      	bpl.n	800e7b2 <_printf_float+0x1b6>
 800e7ae:	3302      	adds	r3, #2
 800e7b0:	e7f4      	b.n	800e79c <_printf_float+0x1a0>
 800e7b2:	2301      	movs	r3, #1
 800e7b4:	e7f2      	b.n	800e79c <_printf_float+0x1a0>
 800e7b6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e7ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e7bc:	4299      	cmp	r1, r3
 800e7be:	db05      	blt.n	800e7cc <_printf_float+0x1d0>
 800e7c0:	6823      	ldr	r3, [r4, #0]
 800e7c2:	6121      	str	r1, [r4, #16]
 800e7c4:	07d8      	lsls	r0, r3, #31
 800e7c6:	d5ea      	bpl.n	800e79e <_printf_float+0x1a2>
 800e7c8:	1c4b      	adds	r3, r1, #1
 800e7ca:	e7e7      	b.n	800e79c <_printf_float+0x1a0>
 800e7cc:	2900      	cmp	r1, #0
 800e7ce:	bfd4      	ite	le
 800e7d0:	f1c1 0202 	rsble	r2, r1, #2
 800e7d4:	2201      	movgt	r2, #1
 800e7d6:	4413      	add	r3, r2
 800e7d8:	e7e0      	b.n	800e79c <_printf_float+0x1a0>
 800e7da:	6823      	ldr	r3, [r4, #0]
 800e7dc:	055a      	lsls	r2, r3, #21
 800e7de:	d407      	bmi.n	800e7f0 <_printf_float+0x1f4>
 800e7e0:	6923      	ldr	r3, [r4, #16]
 800e7e2:	4642      	mov	r2, r8
 800e7e4:	4631      	mov	r1, r6
 800e7e6:	4628      	mov	r0, r5
 800e7e8:	47b8      	blx	r7
 800e7ea:	3001      	adds	r0, #1
 800e7ec:	d12c      	bne.n	800e848 <_printf_float+0x24c>
 800e7ee:	e764      	b.n	800e6ba <_printf_float+0xbe>
 800e7f0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e7f4:	f240 80e0 	bls.w	800e9b8 <_printf_float+0x3bc>
 800e7f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e7fc:	2200      	movs	r2, #0
 800e7fe:	2300      	movs	r3, #0
 800e800:	f7f2 f992 	bl	8000b28 <__aeabi_dcmpeq>
 800e804:	2800      	cmp	r0, #0
 800e806:	d034      	beq.n	800e872 <_printf_float+0x276>
 800e808:	4a37      	ldr	r2, [pc, #220]	; (800e8e8 <_printf_float+0x2ec>)
 800e80a:	2301      	movs	r3, #1
 800e80c:	4631      	mov	r1, r6
 800e80e:	4628      	mov	r0, r5
 800e810:	47b8      	blx	r7
 800e812:	3001      	adds	r0, #1
 800e814:	f43f af51 	beq.w	800e6ba <_printf_float+0xbe>
 800e818:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e81c:	429a      	cmp	r2, r3
 800e81e:	db02      	blt.n	800e826 <_printf_float+0x22a>
 800e820:	6823      	ldr	r3, [r4, #0]
 800e822:	07d8      	lsls	r0, r3, #31
 800e824:	d510      	bpl.n	800e848 <_printf_float+0x24c>
 800e826:	ee18 3a10 	vmov	r3, s16
 800e82a:	4652      	mov	r2, sl
 800e82c:	4631      	mov	r1, r6
 800e82e:	4628      	mov	r0, r5
 800e830:	47b8      	blx	r7
 800e832:	3001      	adds	r0, #1
 800e834:	f43f af41 	beq.w	800e6ba <_printf_float+0xbe>
 800e838:	f04f 0800 	mov.w	r8, #0
 800e83c:	f104 091a 	add.w	r9, r4, #26
 800e840:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e842:	3b01      	subs	r3, #1
 800e844:	4543      	cmp	r3, r8
 800e846:	dc09      	bgt.n	800e85c <_printf_float+0x260>
 800e848:	6823      	ldr	r3, [r4, #0]
 800e84a:	079b      	lsls	r3, r3, #30
 800e84c:	f100 8107 	bmi.w	800ea5e <_printf_float+0x462>
 800e850:	68e0      	ldr	r0, [r4, #12]
 800e852:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e854:	4298      	cmp	r0, r3
 800e856:	bfb8      	it	lt
 800e858:	4618      	movlt	r0, r3
 800e85a:	e730      	b.n	800e6be <_printf_float+0xc2>
 800e85c:	2301      	movs	r3, #1
 800e85e:	464a      	mov	r2, r9
 800e860:	4631      	mov	r1, r6
 800e862:	4628      	mov	r0, r5
 800e864:	47b8      	blx	r7
 800e866:	3001      	adds	r0, #1
 800e868:	f43f af27 	beq.w	800e6ba <_printf_float+0xbe>
 800e86c:	f108 0801 	add.w	r8, r8, #1
 800e870:	e7e6      	b.n	800e840 <_printf_float+0x244>
 800e872:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e874:	2b00      	cmp	r3, #0
 800e876:	dc39      	bgt.n	800e8ec <_printf_float+0x2f0>
 800e878:	4a1b      	ldr	r2, [pc, #108]	; (800e8e8 <_printf_float+0x2ec>)
 800e87a:	2301      	movs	r3, #1
 800e87c:	4631      	mov	r1, r6
 800e87e:	4628      	mov	r0, r5
 800e880:	47b8      	blx	r7
 800e882:	3001      	adds	r0, #1
 800e884:	f43f af19 	beq.w	800e6ba <_printf_float+0xbe>
 800e888:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800e88c:	4313      	orrs	r3, r2
 800e88e:	d102      	bne.n	800e896 <_printf_float+0x29a>
 800e890:	6823      	ldr	r3, [r4, #0]
 800e892:	07d9      	lsls	r1, r3, #31
 800e894:	d5d8      	bpl.n	800e848 <_printf_float+0x24c>
 800e896:	ee18 3a10 	vmov	r3, s16
 800e89a:	4652      	mov	r2, sl
 800e89c:	4631      	mov	r1, r6
 800e89e:	4628      	mov	r0, r5
 800e8a0:	47b8      	blx	r7
 800e8a2:	3001      	adds	r0, #1
 800e8a4:	f43f af09 	beq.w	800e6ba <_printf_float+0xbe>
 800e8a8:	f04f 0900 	mov.w	r9, #0
 800e8ac:	f104 0a1a 	add.w	sl, r4, #26
 800e8b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e8b2:	425b      	negs	r3, r3
 800e8b4:	454b      	cmp	r3, r9
 800e8b6:	dc01      	bgt.n	800e8bc <_printf_float+0x2c0>
 800e8b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e8ba:	e792      	b.n	800e7e2 <_printf_float+0x1e6>
 800e8bc:	2301      	movs	r3, #1
 800e8be:	4652      	mov	r2, sl
 800e8c0:	4631      	mov	r1, r6
 800e8c2:	4628      	mov	r0, r5
 800e8c4:	47b8      	blx	r7
 800e8c6:	3001      	adds	r0, #1
 800e8c8:	f43f aef7 	beq.w	800e6ba <_printf_float+0xbe>
 800e8cc:	f109 0901 	add.w	r9, r9, #1
 800e8d0:	e7ee      	b.n	800e8b0 <_printf_float+0x2b4>
 800e8d2:	bf00      	nop
 800e8d4:	7fefffff 	.word	0x7fefffff
 800e8d8:	08013de8 	.word	0x08013de8
 800e8dc:	08013dec 	.word	0x08013dec
 800e8e0:	08013df0 	.word	0x08013df0
 800e8e4:	08013df4 	.word	0x08013df4
 800e8e8:	08013df8 	.word	0x08013df8
 800e8ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e8ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e8f0:	429a      	cmp	r2, r3
 800e8f2:	bfa8      	it	ge
 800e8f4:	461a      	movge	r2, r3
 800e8f6:	2a00      	cmp	r2, #0
 800e8f8:	4691      	mov	r9, r2
 800e8fa:	dc37      	bgt.n	800e96c <_printf_float+0x370>
 800e8fc:	f04f 0b00 	mov.w	fp, #0
 800e900:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e904:	f104 021a 	add.w	r2, r4, #26
 800e908:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e90a:	9305      	str	r3, [sp, #20]
 800e90c:	eba3 0309 	sub.w	r3, r3, r9
 800e910:	455b      	cmp	r3, fp
 800e912:	dc33      	bgt.n	800e97c <_printf_float+0x380>
 800e914:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e918:	429a      	cmp	r2, r3
 800e91a:	db3b      	blt.n	800e994 <_printf_float+0x398>
 800e91c:	6823      	ldr	r3, [r4, #0]
 800e91e:	07da      	lsls	r2, r3, #31
 800e920:	d438      	bmi.n	800e994 <_printf_float+0x398>
 800e922:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800e926:	eba2 0903 	sub.w	r9, r2, r3
 800e92a:	9b05      	ldr	r3, [sp, #20]
 800e92c:	1ad2      	subs	r2, r2, r3
 800e92e:	4591      	cmp	r9, r2
 800e930:	bfa8      	it	ge
 800e932:	4691      	movge	r9, r2
 800e934:	f1b9 0f00 	cmp.w	r9, #0
 800e938:	dc35      	bgt.n	800e9a6 <_printf_float+0x3aa>
 800e93a:	f04f 0800 	mov.w	r8, #0
 800e93e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e942:	f104 0a1a 	add.w	sl, r4, #26
 800e946:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e94a:	1a9b      	subs	r3, r3, r2
 800e94c:	eba3 0309 	sub.w	r3, r3, r9
 800e950:	4543      	cmp	r3, r8
 800e952:	f77f af79 	ble.w	800e848 <_printf_float+0x24c>
 800e956:	2301      	movs	r3, #1
 800e958:	4652      	mov	r2, sl
 800e95a:	4631      	mov	r1, r6
 800e95c:	4628      	mov	r0, r5
 800e95e:	47b8      	blx	r7
 800e960:	3001      	adds	r0, #1
 800e962:	f43f aeaa 	beq.w	800e6ba <_printf_float+0xbe>
 800e966:	f108 0801 	add.w	r8, r8, #1
 800e96a:	e7ec      	b.n	800e946 <_printf_float+0x34a>
 800e96c:	4613      	mov	r3, r2
 800e96e:	4631      	mov	r1, r6
 800e970:	4642      	mov	r2, r8
 800e972:	4628      	mov	r0, r5
 800e974:	47b8      	blx	r7
 800e976:	3001      	adds	r0, #1
 800e978:	d1c0      	bne.n	800e8fc <_printf_float+0x300>
 800e97a:	e69e      	b.n	800e6ba <_printf_float+0xbe>
 800e97c:	2301      	movs	r3, #1
 800e97e:	4631      	mov	r1, r6
 800e980:	4628      	mov	r0, r5
 800e982:	9205      	str	r2, [sp, #20]
 800e984:	47b8      	blx	r7
 800e986:	3001      	adds	r0, #1
 800e988:	f43f ae97 	beq.w	800e6ba <_printf_float+0xbe>
 800e98c:	9a05      	ldr	r2, [sp, #20]
 800e98e:	f10b 0b01 	add.w	fp, fp, #1
 800e992:	e7b9      	b.n	800e908 <_printf_float+0x30c>
 800e994:	ee18 3a10 	vmov	r3, s16
 800e998:	4652      	mov	r2, sl
 800e99a:	4631      	mov	r1, r6
 800e99c:	4628      	mov	r0, r5
 800e99e:	47b8      	blx	r7
 800e9a0:	3001      	adds	r0, #1
 800e9a2:	d1be      	bne.n	800e922 <_printf_float+0x326>
 800e9a4:	e689      	b.n	800e6ba <_printf_float+0xbe>
 800e9a6:	9a05      	ldr	r2, [sp, #20]
 800e9a8:	464b      	mov	r3, r9
 800e9aa:	4442      	add	r2, r8
 800e9ac:	4631      	mov	r1, r6
 800e9ae:	4628      	mov	r0, r5
 800e9b0:	47b8      	blx	r7
 800e9b2:	3001      	adds	r0, #1
 800e9b4:	d1c1      	bne.n	800e93a <_printf_float+0x33e>
 800e9b6:	e680      	b.n	800e6ba <_printf_float+0xbe>
 800e9b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e9ba:	2a01      	cmp	r2, #1
 800e9bc:	dc01      	bgt.n	800e9c2 <_printf_float+0x3c6>
 800e9be:	07db      	lsls	r3, r3, #31
 800e9c0:	d53a      	bpl.n	800ea38 <_printf_float+0x43c>
 800e9c2:	2301      	movs	r3, #1
 800e9c4:	4642      	mov	r2, r8
 800e9c6:	4631      	mov	r1, r6
 800e9c8:	4628      	mov	r0, r5
 800e9ca:	47b8      	blx	r7
 800e9cc:	3001      	adds	r0, #1
 800e9ce:	f43f ae74 	beq.w	800e6ba <_printf_float+0xbe>
 800e9d2:	ee18 3a10 	vmov	r3, s16
 800e9d6:	4652      	mov	r2, sl
 800e9d8:	4631      	mov	r1, r6
 800e9da:	4628      	mov	r0, r5
 800e9dc:	47b8      	blx	r7
 800e9de:	3001      	adds	r0, #1
 800e9e0:	f43f ae6b 	beq.w	800e6ba <_printf_float+0xbe>
 800e9e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e9e8:	2200      	movs	r2, #0
 800e9ea:	2300      	movs	r3, #0
 800e9ec:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800e9f0:	f7f2 f89a 	bl	8000b28 <__aeabi_dcmpeq>
 800e9f4:	b9d8      	cbnz	r0, 800ea2e <_printf_float+0x432>
 800e9f6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800e9fa:	f108 0201 	add.w	r2, r8, #1
 800e9fe:	4631      	mov	r1, r6
 800ea00:	4628      	mov	r0, r5
 800ea02:	47b8      	blx	r7
 800ea04:	3001      	adds	r0, #1
 800ea06:	d10e      	bne.n	800ea26 <_printf_float+0x42a>
 800ea08:	e657      	b.n	800e6ba <_printf_float+0xbe>
 800ea0a:	2301      	movs	r3, #1
 800ea0c:	4652      	mov	r2, sl
 800ea0e:	4631      	mov	r1, r6
 800ea10:	4628      	mov	r0, r5
 800ea12:	47b8      	blx	r7
 800ea14:	3001      	adds	r0, #1
 800ea16:	f43f ae50 	beq.w	800e6ba <_printf_float+0xbe>
 800ea1a:	f108 0801 	add.w	r8, r8, #1
 800ea1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea20:	3b01      	subs	r3, #1
 800ea22:	4543      	cmp	r3, r8
 800ea24:	dcf1      	bgt.n	800ea0a <_printf_float+0x40e>
 800ea26:	464b      	mov	r3, r9
 800ea28:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ea2c:	e6da      	b.n	800e7e4 <_printf_float+0x1e8>
 800ea2e:	f04f 0800 	mov.w	r8, #0
 800ea32:	f104 0a1a 	add.w	sl, r4, #26
 800ea36:	e7f2      	b.n	800ea1e <_printf_float+0x422>
 800ea38:	2301      	movs	r3, #1
 800ea3a:	4642      	mov	r2, r8
 800ea3c:	e7df      	b.n	800e9fe <_printf_float+0x402>
 800ea3e:	2301      	movs	r3, #1
 800ea40:	464a      	mov	r2, r9
 800ea42:	4631      	mov	r1, r6
 800ea44:	4628      	mov	r0, r5
 800ea46:	47b8      	blx	r7
 800ea48:	3001      	adds	r0, #1
 800ea4a:	f43f ae36 	beq.w	800e6ba <_printf_float+0xbe>
 800ea4e:	f108 0801 	add.w	r8, r8, #1
 800ea52:	68e3      	ldr	r3, [r4, #12]
 800ea54:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ea56:	1a5b      	subs	r3, r3, r1
 800ea58:	4543      	cmp	r3, r8
 800ea5a:	dcf0      	bgt.n	800ea3e <_printf_float+0x442>
 800ea5c:	e6f8      	b.n	800e850 <_printf_float+0x254>
 800ea5e:	f04f 0800 	mov.w	r8, #0
 800ea62:	f104 0919 	add.w	r9, r4, #25
 800ea66:	e7f4      	b.n	800ea52 <_printf_float+0x456>

0800ea68 <_printf_common>:
 800ea68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ea6c:	4616      	mov	r6, r2
 800ea6e:	4699      	mov	r9, r3
 800ea70:	688a      	ldr	r2, [r1, #8]
 800ea72:	690b      	ldr	r3, [r1, #16]
 800ea74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ea78:	4293      	cmp	r3, r2
 800ea7a:	bfb8      	it	lt
 800ea7c:	4613      	movlt	r3, r2
 800ea7e:	6033      	str	r3, [r6, #0]
 800ea80:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ea84:	4607      	mov	r7, r0
 800ea86:	460c      	mov	r4, r1
 800ea88:	b10a      	cbz	r2, 800ea8e <_printf_common+0x26>
 800ea8a:	3301      	adds	r3, #1
 800ea8c:	6033      	str	r3, [r6, #0]
 800ea8e:	6823      	ldr	r3, [r4, #0]
 800ea90:	0699      	lsls	r1, r3, #26
 800ea92:	bf42      	ittt	mi
 800ea94:	6833      	ldrmi	r3, [r6, #0]
 800ea96:	3302      	addmi	r3, #2
 800ea98:	6033      	strmi	r3, [r6, #0]
 800ea9a:	6825      	ldr	r5, [r4, #0]
 800ea9c:	f015 0506 	ands.w	r5, r5, #6
 800eaa0:	d106      	bne.n	800eab0 <_printf_common+0x48>
 800eaa2:	f104 0a19 	add.w	sl, r4, #25
 800eaa6:	68e3      	ldr	r3, [r4, #12]
 800eaa8:	6832      	ldr	r2, [r6, #0]
 800eaaa:	1a9b      	subs	r3, r3, r2
 800eaac:	42ab      	cmp	r3, r5
 800eaae:	dc26      	bgt.n	800eafe <_printf_common+0x96>
 800eab0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800eab4:	1e13      	subs	r3, r2, #0
 800eab6:	6822      	ldr	r2, [r4, #0]
 800eab8:	bf18      	it	ne
 800eaba:	2301      	movne	r3, #1
 800eabc:	0692      	lsls	r2, r2, #26
 800eabe:	d42b      	bmi.n	800eb18 <_printf_common+0xb0>
 800eac0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800eac4:	4649      	mov	r1, r9
 800eac6:	4638      	mov	r0, r7
 800eac8:	47c0      	blx	r8
 800eaca:	3001      	adds	r0, #1
 800eacc:	d01e      	beq.n	800eb0c <_printf_common+0xa4>
 800eace:	6823      	ldr	r3, [r4, #0]
 800ead0:	6922      	ldr	r2, [r4, #16]
 800ead2:	f003 0306 	and.w	r3, r3, #6
 800ead6:	2b04      	cmp	r3, #4
 800ead8:	bf02      	ittt	eq
 800eada:	68e5      	ldreq	r5, [r4, #12]
 800eadc:	6833      	ldreq	r3, [r6, #0]
 800eade:	1aed      	subeq	r5, r5, r3
 800eae0:	68a3      	ldr	r3, [r4, #8]
 800eae2:	bf0c      	ite	eq
 800eae4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800eae8:	2500      	movne	r5, #0
 800eaea:	4293      	cmp	r3, r2
 800eaec:	bfc4      	itt	gt
 800eaee:	1a9b      	subgt	r3, r3, r2
 800eaf0:	18ed      	addgt	r5, r5, r3
 800eaf2:	2600      	movs	r6, #0
 800eaf4:	341a      	adds	r4, #26
 800eaf6:	42b5      	cmp	r5, r6
 800eaf8:	d11a      	bne.n	800eb30 <_printf_common+0xc8>
 800eafa:	2000      	movs	r0, #0
 800eafc:	e008      	b.n	800eb10 <_printf_common+0xa8>
 800eafe:	2301      	movs	r3, #1
 800eb00:	4652      	mov	r2, sl
 800eb02:	4649      	mov	r1, r9
 800eb04:	4638      	mov	r0, r7
 800eb06:	47c0      	blx	r8
 800eb08:	3001      	adds	r0, #1
 800eb0a:	d103      	bne.n	800eb14 <_printf_common+0xac>
 800eb0c:	f04f 30ff 	mov.w	r0, #4294967295
 800eb10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb14:	3501      	adds	r5, #1
 800eb16:	e7c6      	b.n	800eaa6 <_printf_common+0x3e>
 800eb18:	18e1      	adds	r1, r4, r3
 800eb1a:	1c5a      	adds	r2, r3, #1
 800eb1c:	2030      	movs	r0, #48	; 0x30
 800eb1e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800eb22:	4422      	add	r2, r4
 800eb24:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800eb28:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800eb2c:	3302      	adds	r3, #2
 800eb2e:	e7c7      	b.n	800eac0 <_printf_common+0x58>
 800eb30:	2301      	movs	r3, #1
 800eb32:	4622      	mov	r2, r4
 800eb34:	4649      	mov	r1, r9
 800eb36:	4638      	mov	r0, r7
 800eb38:	47c0      	blx	r8
 800eb3a:	3001      	adds	r0, #1
 800eb3c:	d0e6      	beq.n	800eb0c <_printf_common+0xa4>
 800eb3e:	3601      	adds	r6, #1
 800eb40:	e7d9      	b.n	800eaf6 <_printf_common+0x8e>
	...

0800eb44 <_printf_i>:
 800eb44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eb48:	7e0f      	ldrb	r7, [r1, #24]
 800eb4a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800eb4c:	2f78      	cmp	r7, #120	; 0x78
 800eb4e:	4691      	mov	r9, r2
 800eb50:	4680      	mov	r8, r0
 800eb52:	460c      	mov	r4, r1
 800eb54:	469a      	mov	sl, r3
 800eb56:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800eb5a:	d807      	bhi.n	800eb6c <_printf_i+0x28>
 800eb5c:	2f62      	cmp	r7, #98	; 0x62
 800eb5e:	d80a      	bhi.n	800eb76 <_printf_i+0x32>
 800eb60:	2f00      	cmp	r7, #0
 800eb62:	f000 80d4 	beq.w	800ed0e <_printf_i+0x1ca>
 800eb66:	2f58      	cmp	r7, #88	; 0x58
 800eb68:	f000 80c0 	beq.w	800ecec <_printf_i+0x1a8>
 800eb6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800eb70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800eb74:	e03a      	b.n	800ebec <_printf_i+0xa8>
 800eb76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800eb7a:	2b15      	cmp	r3, #21
 800eb7c:	d8f6      	bhi.n	800eb6c <_printf_i+0x28>
 800eb7e:	a101      	add	r1, pc, #4	; (adr r1, 800eb84 <_printf_i+0x40>)
 800eb80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800eb84:	0800ebdd 	.word	0x0800ebdd
 800eb88:	0800ebf1 	.word	0x0800ebf1
 800eb8c:	0800eb6d 	.word	0x0800eb6d
 800eb90:	0800eb6d 	.word	0x0800eb6d
 800eb94:	0800eb6d 	.word	0x0800eb6d
 800eb98:	0800eb6d 	.word	0x0800eb6d
 800eb9c:	0800ebf1 	.word	0x0800ebf1
 800eba0:	0800eb6d 	.word	0x0800eb6d
 800eba4:	0800eb6d 	.word	0x0800eb6d
 800eba8:	0800eb6d 	.word	0x0800eb6d
 800ebac:	0800eb6d 	.word	0x0800eb6d
 800ebb0:	0800ecf5 	.word	0x0800ecf5
 800ebb4:	0800ec1d 	.word	0x0800ec1d
 800ebb8:	0800ecaf 	.word	0x0800ecaf
 800ebbc:	0800eb6d 	.word	0x0800eb6d
 800ebc0:	0800eb6d 	.word	0x0800eb6d
 800ebc4:	0800ed17 	.word	0x0800ed17
 800ebc8:	0800eb6d 	.word	0x0800eb6d
 800ebcc:	0800ec1d 	.word	0x0800ec1d
 800ebd0:	0800eb6d 	.word	0x0800eb6d
 800ebd4:	0800eb6d 	.word	0x0800eb6d
 800ebd8:	0800ecb7 	.word	0x0800ecb7
 800ebdc:	682b      	ldr	r3, [r5, #0]
 800ebde:	1d1a      	adds	r2, r3, #4
 800ebe0:	681b      	ldr	r3, [r3, #0]
 800ebe2:	602a      	str	r2, [r5, #0]
 800ebe4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ebe8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ebec:	2301      	movs	r3, #1
 800ebee:	e09f      	b.n	800ed30 <_printf_i+0x1ec>
 800ebf0:	6820      	ldr	r0, [r4, #0]
 800ebf2:	682b      	ldr	r3, [r5, #0]
 800ebf4:	0607      	lsls	r7, r0, #24
 800ebf6:	f103 0104 	add.w	r1, r3, #4
 800ebfa:	6029      	str	r1, [r5, #0]
 800ebfc:	d501      	bpl.n	800ec02 <_printf_i+0xbe>
 800ebfe:	681e      	ldr	r6, [r3, #0]
 800ec00:	e003      	b.n	800ec0a <_printf_i+0xc6>
 800ec02:	0646      	lsls	r6, r0, #25
 800ec04:	d5fb      	bpl.n	800ebfe <_printf_i+0xba>
 800ec06:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ec0a:	2e00      	cmp	r6, #0
 800ec0c:	da03      	bge.n	800ec16 <_printf_i+0xd2>
 800ec0e:	232d      	movs	r3, #45	; 0x2d
 800ec10:	4276      	negs	r6, r6
 800ec12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ec16:	485a      	ldr	r0, [pc, #360]	; (800ed80 <_printf_i+0x23c>)
 800ec18:	230a      	movs	r3, #10
 800ec1a:	e012      	b.n	800ec42 <_printf_i+0xfe>
 800ec1c:	682b      	ldr	r3, [r5, #0]
 800ec1e:	6820      	ldr	r0, [r4, #0]
 800ec20:	1d19      	adds	r1, r3, #4
 800ec22:	6029      	str	r1, [r5, #0]
 800ec24:	0605      	lsls	r5, r0, #24
 800ec26:	d501      	bpl.n	800ec2c <_printf_i+0xe8>
 800ec28:	681e      	ldr	r6, [r3, #0]
 800ec2a:	e002      	b.n	800ec32 <_printf_i+0xee>
 800ec2c:	0641      	lsls	r1, r0, #25
 800ec2e:	d5fb      	bpl.n	800ec28 <_printf_i+0xe4>
 800ec30:	881e      	ldrh	r6, [r3, #0]
 800ec32:	4853      	ldr	r0, [pc, #332]	; (800ed80 <_printf_i+0x23c>)
 800ec34:	2f6f      	cmp	r7, #111	; 0x6f
 800ec36:	bf0c      	ite	eq
 800ec38:	2308      	moveq	r3, #8
 800ec3a:	230a      	movne	r3, #10
 800ec3c:	2100      	movs	r1, #0
 800ec3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ec42:	6865      	ldr	r5, [r4, #4]
 800ec44:	60a5      	str	r5, [r4, #8]
 800ec46:	2d00      	cmp	r5, #0
 800ec48:	bfa2      	ittt	ge
 800ec4a:	6821      	ldrge	r1, [r4, #0]
 800ec4c:	f021 0104 	bicge.w	r1, r1, #4
 800ec50:	6021      	strge	r1, [r4, #0]
 800ec52:	b90e      	cbnz	r6, 800ec58 <_printf_i+0x114>
 800ec54:	2d00      	cmp	r5, #0
 800ec56:	d04b      	beq.n	800ecf0 <_printf_i+0x1ac>
 800ec58:	4615      	mov	r5, r2
 800ec5a:	fbb6 f1f3 	udiv	r1, r6, r3
 800ec5e:	fb03 6711 	mls	r7, r3, r1, r6
 800ec62:	5dc7      	ldrb	r7, [r0, r7]
 800ec64:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ec68:	4637      	mov	r7, r6
 800ec6a:	42bb      	cmp	r3, r7
 800ec6c:	460e      	mov	r6, r1
 800ec6e:	d9f4      	bls.n	800ec5a <_printf_i+0x116>
 800ec70:	2b08      	cmp	r3, #8
 800ec72:	d10b      	bne.n	800ec8c <_printf_i+0x148>
 800ec74:	6823      	ldr	r3, [r4, #0]
 800ec76:	07de      	lsls	r6, r3, #31
 800ec78:	d508      	bpl.n	800ec8c <_printf_i+0x148>
 800ec7a:	6923      	ldr	r3, [r4, #16]
 800ec7c:	6861      	ldr	r1, [r4, #4]
 800ec7e:	4299      	cmp	r1, r3
 800ec80:	bfde      	ittt	le
 800ec82:	2330      	movle	r3, #48	; 0x30
 800ec84:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ec88:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ec8c:	1b52      	subs	r2, r2, r5
 800ec8e:	6122      	str	r2, [r4, #16]
 800ec90:	f8cd a000 	str.w	sl, [sp]
 800ec94:	464b      	mov	r3, r9
 800ec96:	aa03      	add	r2, sp, #12
 800ec98:	4621      	mov	r1, r4
 800ec9a:	4640      	mov	r0, r8
 800ec9c:	f7ff fee4 	bl	800ea68 <_printf_common>
 800eca0:	3001      	adds	r0, #1
 800eca2:	d14a      	bne.n	800ed3a <_printf_i+0x1f6>
 800eca4:	f04f 30ff 	mov.w	r0, #4294967295
 800eca8:	b004      	add	sp, #16
 800ecaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecae:	6823      	ldr	r3, [r4, #0]
 800ecb0:	f043 0320 	orr.w	r3, r3, #32
 800ecb4:	6023      	str	r3, [r4, #0]
 800ecb6:	4833      	ldr	r0, [pc, #204]	; (800ed84 <_printf_i+0x240>)
 800ecb8:	2778      	movs	r7, #120	; 0x78
 800ecba:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ecbe:	6823      	ldr	r3, [r4, #0]
 800ecc0:	6829      	ldr	r1, [r5, #0]
 800ecc2:	061f      	lsls	r7, r3, #24
 800ecc4:	f851 6b04 	ldr.w	r6, [r1], #4
 800ecc8:	d402      	bmi.n	800ecd0 <_printf_i+0x18c>
 800ecca:	065f      	lsls	r7, r3, #25
 800eccc:	bf48      	it	mi
 800ecce:	b2b6      	uxthmi	r6, r6
 800ecd0:	07df      	lsls	r7, r3, #31
 800ecd2:	bf48      	it	mi
 800ecd4:	f043 0320 	orrmi.w	r3, r3, #32
 800ecd8:	6029      	str	r1, [r5, #0]
 800ecda:	bf48      	it	mi
 800ecdc:	6023      	strmi	r3, [r4, #0]
 800ecde:	b91e      	cbnz	r6, 800ece8 <_printf_i+0x1a4>
 800ece0:	6823      	ldr	r3, [r4, #0]
 800ece2:	f023 0320 	bic.w	r3, r3, #32
 800ece6:	6023      	str	r3, [r4, #0]
 800ece8:	2310      	movs	r3, #16
 800ecea:	e7a7      	b.n	800ec3c <_printf_i+0xf8>
 800ecec:	4824      	ldr	r0, [pc, #144]	; (800ed80 <_printf_i+0x23c>)
 800ecee:	e7e4      	b.n	800ecba <_printf_i+0x176>
 800ecf0:	4615      	mov	r5, r2
 800ecf2:	e7bd      	b.n	800ec70 <_printf_i+0x12c>
 800ecf4:	682b      	ldr	r3, [r5, #0]
 800ecf6:	6826      	ldr	r6, [r4, #0]
 800ecf8:	6961      	ldr	r1, [r4, #20]
 800ecfa:	1d18      	adds	r0, r3, #4
 800ecfc:	6028      	str	r0, [r5, #0]
 800ecfe:	0635      	lsls	r5, r6, #24
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	d501      	bpl.n	800ed08 <_printf_i+0x1c4>
 800ed04:	6019      	str	r1, [r3, #0]
 800ed06:	e002      	b.n	800ed0e <_printf_i+0x1ca>
 800ed08:	0670      	lsls	r0, r6, #25
 800ed0a:	d5fb      	bpl.n	800ed04 <_printf_i+0x1c0>
 800ed0c:	8019      	strh	r1, [r3, #0]
 800ed0e:	2300      	movs	r3, #0
 800ed10:	6123      	str	r3, [r4, #16]
 800ed12:	4615      	mov	r5, r2
 800ed14:	e7bc      	b.n	800ec90 <_printf_i+0x14c>
 800ed16:	682b      	ldr	r3, [r5, #0]
 800ed18:	1d1a      	adds	r2, r3, #4
 800ed1a:	602a      	str	r2, [r5, #0]
 800ed1c:	681d      	ldr	r5, [r3, #0]
 800ed1e:	6862      	ldr	r2, [r4, #4]
 800ed20:	2100      	movs	r1, #0
 800ed22:	4628      	mov	r0, r5
 800ed24:	f7f1 fa84 	bl	8000230 <memchr>
 800ed28:	b108      	cbz	r0, 800ed2e <_printf_i+0x1ea>
 800ed2a:	1b40      	subs	r0, r0, r5
 800ed2c:	6060      	str	r0, [r4, #4]
 800ed2e:	6863      	ldr	r3, [r4, #4]
 800ed30:	6123      	str	r3, [r4, #16]
 800ed32:	2300      	movs	r3, #0
 800ed34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ed38:	e7aa      	b.n	800ec90 <_printf_i+0x14c>
 800ed3a:	6923      	ldr	r3, [r4, #16]
 800ed3c:	462a      	mov	r2, r5
 800ed3e:	4649      	mov	r1, r9
 800ed40:	4640      	mov	r0, r8
 800ed42:	47d0      	blx	sl
 800ed44:	3001      	adds	r0, #1
 800ed46:	d0ad      	beq.n	800eca4 <_printf_i+0x160>
 800ed48:	6823      	ldr	r3, [r4, #0]
 800ed4a:	079b      	lsls	r3, r3, #30
 800ed4c:	d413      	bmi.n	800ed76 <_printf_i+0x232>
 800ed4e:	68e0      	ldr	r0, [r4, #12]
 800ed50:	9b03      	ldr	r3, [sp, #12]
 800ed52:	4298      	cmp	r0, r3
 800ed54:	bfb8      	it	lt
 800ed56:	4618      	movlt	r0, r3
 800ed58:	e7a6      	b.n	800eca8 <_printf_i+0x164>
 800ed5a:	2301      	movs	r3, #1
 800ed5c:	4632      	mov	r2, r6
 800ed5e:	4649      	mov	r1, r9
 800ed60:	4640      	mov	r0, r8
 800ed62:	47d0      	blx	sl
 800ed64:	3001      	adds	r0, #1
 800ed66:	d09d      	beq.n	800eca4 <_printf_i+0x160>
 800ed68:	3501      	adds	r5, #1
 800ed6a:	68e3      	ldr	r3, [r4, #12]
 800ed6c:	9903      	ldr	r1, [sp, #12]
 800ed6e:	1a5b      	subs	r3, r3, r1
 800ed70:	42ab      	cmp	r3, r5
 800ed72:	dcf2      	bgt.n	800ed5a <_printf_i+0x216>
 800ed74:	e7eb      	b.n	800ed4e <_printf_i+0x20a>
 800ed76:	2500      	movs	r5, #0
 800ed78:	f104 0619 	add.w	r6, r4, #25
 800ed7c:	e7f5      	b.n	800ed6a <_printf_i+0x226>
 800ed7e:	bf00      	nop
 800ed80:	08013dfa 	.word	0x08013dfa
 800ed84:	08013e0b 	.word	0x08013e0b

0800ed88 <std>:
 800ed88:	2300      	movs	r3, #0
 800ed8a:	b510      	push	{r4, lr}
 800ed8c:	4604      	mov	r4, r0
 800ed8e:	e9c0 3300 	strd	r3, r3, [r0]
 800ed92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ed96:	6083      	str	r3, [r0, #8]
 800ed98:	8181      	strh	r1, [r0, #12]
 800ed9a:	6643      	str	r3, [r0, #100]	; 0x64
 800ed9c:	81c2      	strh	r2, [r0, #14]
 800ed9e:	6183      	str	r3, [r0, #24]
 800eda0:	4619      	mov	r1, r3
 800eda2:	2208      	movs	r2, #8
 800eda4:	305c      	adds	r0, #92	; 0x5c
 800eda6:	f000 f920 	bl	800efea <memset>
 800edaa:	4b0d      	ldr	r3, [pc, #52]	; (800ede0 <std+0x58>)
 800edac:	6263      	str	r3, [r4, #36]	; 0x24
 800edae:	4b0d      	ldr	r3, [pc, #52]	; (800ede4 <std+0x5c>)
 800edb0:	62a3      	str	r3, [r4, #40]	; 0x28
 800edb2:	4b0d      	ldr	r3, [pc, #52]	; (800ede8 <std+0x60>)
 800edb4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800edb6:	4b0d      	ldr	r3, [pc, #52]	; (800edec <std+0x64>)
 800edb8:	6323      	str	r3, [r4, #48]	; 0x30
 800edba:	4b0d      	ldr	r3, [pc, #52]	; (800edf0 <std+0x68>)
 800edbc:	6224      	str	r4, [r4, #32]
 800edbe:	429c      	cmp	r4, r3
 800edc0:	d006      	beq.n	800edd0 <std+0x48>
 800edc2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800edc6:	4294      	cmp	r4, r2
 800edc8:	d002      	beq.n	800edd0 <std+0x48>
 800edca:	33d0      	adds	r3, #208	; 0xd0
 800edcc:	429c      	cmp	r4, r3
 800edce:	d105      	bne.n	800eddc <std+0x54>
 800edd0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800edd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800edd8:	f000 b994 	b.w	800f104 <__retarget_lock_init_recursive>
 800eddc:	bd10      	pop	{r4, pc}
 800edde:	bf00      	nop
 800ede0:	0800ef31 	.word	0x0800ef31
 800ede4:	0800ef53 	.word	0x0800ef53
 800ede8:	0800ef8b 	.word	0x0800ef8b
 800edec:	0800efaf 	.word	0x0800efaf
 800edf0:	200006d0 	.word	0x200006d0

0800edf4 <stdio_exit_handler>:
 800edf4:	4a02      	ldr	r2, [pc, #8]	; (800ee00 <stdio_exit_handler+0xc>)
 800edf6:	4903      	ldr	r1, [pc, #12]	; (800ee04 <stdio_exit_handler+0x10>)
 800edf8:	4803      	ldr	r0, [pc, #12]	; (800ee08 <stdio_exit_handler+0x14>)
 800edfa:	f000 b87b 	b.w	800eef4 <_fwalk_sglue>
 800edfe:	bf00      	nop
 800ee00:	20000018 	.word	0x20000018
 800ee04:	08010951 	.word	0x08010951
 800ee08:	20000024 	.word	0x20000024

0800ee0c <cleanup_stdio>:
 800ee0c:	6841      	ldr	r1, [r0, #4]
 800ee0e:	4b0c      	ldr	r3, [pc, #48]	; (800ee40 <cleanup_stdio+0x34>)
 800ee10:	4299      	cmp	r1, r3
 800ee12:	b510      	push	{r4, lr}
 800ee14:	4604      	mov	r4, r0
 800ee16:	d001      	beq.n	800ee1c <cleanup_stdio+0x10>
 800ee18:	f001 fd9a 	bl	8010950 <_fflush_r>
 800ee1c:	68a1      	ldr	r1, [r4, #8]
 800ee1e:	4b09      	ldr	r3, [pc, #36]	; (800ee44 <cleanup_stdio+0x38>)
 800ee20:	4299      	cmp	r1, r3
 800ee22:	d002      	beq.n	800ee2a <cleanup_stdio+0x1e>
 800ee24:	4620      	mov	r0, r4
 800ee26:	f001 fd93 	bl	8010950 <_fflush_r>
 800ee2a:	68e1      	ldr	r1, [r4, #12]
 800ee2c:	4b06      	ldr	r3, [pc, #24]	; (800ee48 <cleanup_stdio+0x3c>)
 800ee2e:	4299      	cmp	r1, r3
 800ee30:	d004      	beq.n	800ee3c <cleanup_stdio+0x30>
 800ee32:	4620      	mov	r0, r4
 800ee34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ee38:	f001 bd8a 	b.w	8010950 <_fflush_r>
 800ee3c:	bd10      	pop	{r4, pc}
 800ee3e:	bf00      	nop
 800ee40:	200006d0 	.word	0x200006d0
 800ee44:	20000738 	.word	0x20000738
 800ee48:	200007a0 	.word	0x200007a0

0800ee4c <global_stdio_init.part.0>:
 800ee4c:	b510      	push	{r4, lr}
 800ee4e:	4b0b      	ldr	r3, [pc, #44]	; (800ee7c <global_stdio_init.part.0+0x30>)
 800ee50:	4c0b      	ldr	r4, [pc, #44]	; (800ee80 <global_stdio_init.part.0+0x34>)
 800ee52:	4a0c      	ldr	r2, [pc, #48]	; (800ee84 <global_stdio_init.part.0+0x38>)
 800ee54:	601a      	str	r2, [r3, #0]
 800ee56:	4620      	mov	r0, r4
 800ee58:	2200      	movs	r2, #0
 800ee5a:	2104      	movs	r1, #4
 800ee5c:	f7ff ff94 	bl	800ed88 <std>
 800ee60:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800ee64:	2201      	movs	r2, #1
 800ee66:	2109      	movs	r1, #9
 800ee68:	f7ff ff8e 	bl	800ed88 <std>
 800ee6c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800ee70:	2202      	movs	r2, #2
 800ee72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ee76:	2112      	movs	r1, #18
 800ee78:	f7ff bf86 	b.w	800ed88 <std>
 800ee7c:	20000808 	.word	0x20000808
 800ee80:	200006d0 	.word	0x200006d0
 800ee84:	0800edf5 	.word	0x0800edf5

0800ee88 <__sfp_lock_acquire>:
 800ee88:	4801      	ldr	r0, [pc, #4]	; (800ee90 <__sfp_lock_acquire+0x8>)
 800ee8a:	f000 b93c 	b.w	800f106 <__retarget_lock_acquire_recursive>
 800ee8e:	bf00      	nop
 800ee90:	20000811 	.word	0x20000811

0800ee94 <__sfp_lock_release>:
 800ee94:	4801      	ldr	r0, [pc, #4]	; (800ee9c <__sfp_lock_release+0x8>)
 800ee96:	f000 b937 	b.w	800f108 <__retarget_lock_release_recursive>
 800ee9a:	bf00      	nop
 800ee9c:	20000811 	.word	0x20000811

0800eea0 <__sinit>:
 800eea0:	b510      	push	{r4, lr}
 800eea2:	4604      	mov	r4, r0
 800eea4:	f7ff fff0 	bl	800ee88 <__sfp_lock_acquire>
 800eea8:	6a23      	ldr	r3, [r4, #32]
 800eeaa:	b11b      	cbz	r3, 800eeb4 <__sinit+0x14>
 800eeac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eeb0:	f7ff bff0 	b.w	800ee94 <__sfp_lock_release>
 800eeb4:	4b04      	ldr	r3, [pc, #16]	; (800eec8 <__sinit+0x28>)
 800eeb6:	6223      	str	r3, [r4, #32]
 800eeb8:	4b04      	ldr	r3, [pc, #16]	; (800eecc <__sinit+0x2c>)
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d1f5      	bne.n	800eeac <__sinit+0xc>
 800eec0:	f7ff ffc4 	bl	800ee4c <global_stdio_init.part.0>
 800eec4:	e7f2      	b.n	800eeac <__sinit+0xc>
 800eec6:	bf00      	nop
 800eec8:	0800ee0d 	.word	0x0800ee0d
 800eecc:	20000808 	.word	0x20000808

0800eed0 <fiprintf>:
 800eed0:	b40e      	push	{r1, r2, r3}
 800eed2:	b503      	push	{r0, r1, lr}
 800eed4:	4601      	mov	r1, r0
 800eed6:	ab03      	add	r3, sp, #12
 800eed8:	4805      	ldr	r0, [pc, #20]	; (800eef0 <fiprintf+0x20>)
 800eeda:	f853 2b04 	ldr.w	r2, [r3], #4
 800eede:	6800      	ldr	r0, [r0, #0]
 800eee0:	9301      	str	r3, [sp, #4]
 800eee2:	f001 fb95 	bl	8010610 <_vfiprintf_r>
 800eee6:	b002      	add	sp, #8
 800eee8:	f85d eb04 	ldr.w	lr, [sp], #4
 800eeec:	b003      	add	sp, #12
 800eeee:	4770      	bx	lr
 800eef0:	20000070 	.word	0x20000070

0800eef4 <_fwalk_sglue>:
 800eef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eef8:	4607      	mov	r7, r0
 800eefa:	4688      	mov	r8, r1
 800eefc:	4614      	mov	r4, r2
 800eefe:	2600      	movs	r6, #0
 800ef00:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ef04:	f1b9 0901 	subs.w	r9, r9, #1
 800ef08:	d505      	bpl.n	800ef16 <_fwalk_sglue+0x22>
 800ef0a:	6824      	ldr	r4, [r4, #0]
 800ef0c:	2c00      	cmp	r4, #0
 800ef0e:	d1f7      	bne.n	800ef00 <_fwalk_sglue+0xc>
 800ef10:	4630      	mov	r0, r6
 800ef12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef16:	89ab      	ldrh	r3, [r5, #12]
 800ef18:	2b01      	cmp	r3, #1
 800ef1a:	d907      	bls.n	800ef2c <_fwalk_sglue+0x38>
 800ef1c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ef20:	3301      	adds	r3, #1
 800ef22:	d003      	beq.n	800ef2c <_fwalk_sglue+0x38>
 800ef24:	4629      	mov	r1, r5
 800ef26:	4638      	mov	r0, r7
 800ef28:	47c0      	blx	r8
 800ef2a:	4306      	orrs	r6, r0
 800ef2c:	3568      	adds	r5, #104	; 0x68
 800ef2e:	e7e9      	b.n	800ef04 <_fwalk_sglue+0x10>

0800ef30 <__sread>:
 800ef30:	b510      	push	{r4, lr}
 800ef32:	460c      	mov	r4, r1
 800ef34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef38:	f000 f886 	bl	800f048 <_read_r>
 800ef3c:	2800      	cmp	r0, #0
 800ef3e:	bfab      	itete	ge
 800ef40:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ef42:	89a3      	ldrhlt	r3, [r4, #12]
 800ef44:	181b      	addge	r3, r3, r0
 800ef46:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ef4a:	bfac      	ite	ge
 800ef4c:	6563      	strge	r3, [r4, #84]	; 0x54
 800ef4e:	81a3      	strhlt	r3, [r4, #12]
 800ef50:	bd10      	pop	{r4, pc}

0800ef52 <__swrite>:
 800ef52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef56:	461f      	mov	r7, r3
 800ef58:	898b      	ldrh	r3, [r1, #12]
 800ef5a:	05db      	lsls	r3, r3, #23
 800ef5c:	4605      	mov	r5, r0
 800ef5e:	460c      	mov	r4, r1
 800ef60:	4616      	mov	r6, r2
 800ef62:	d505      	bpl.n	800ef70 <__swrite+0x1e>
 800ef64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef68:	2302      	movs	r3, #2
 800ef6a:	2200      	movs	r2, #0
 800ef6c:	f000 f85a 	bl	800f024 <_lseek_r>
 800ef70:	89a3      	ldrh	r3, [r4, #12]
 800ef72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ef76:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ef7a:	81a3      	strh	r3, [r4, #12]
 800ef7c:	4632      	mov	r2, r6
 800ef7e:	463b      	mov	r3, r7
 800ef80:	4628      	mov	r0, r5
 800ef82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ef86:	f000 b881 	b.w	800f08c <_write_r>

0800ef8a <__sseek>:
 800ef8a:	b510      	push	{r4, lr}
 800ef8c:	460c      	mov	r4, r1
 800ef8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef92:	f000 f847 	bl	800f024 <_lseek_r>
 800ef96:	1c43      	adds	r3, r0, #1
 800ef98:	89a3      	ldrh	r3, [r4, #12]
 800ef9a:	bf15      	itete	ne
 800ef9c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ef9e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800efa2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800efa6:	81a3      	strheq	r3, [r4, #12]
 800efa8:	bf18      	it	ne
 800efaa:	81a3      	strhne	r3, [r4, #12]
 800efac:	bd10      	pop	{r4, pc}

0800efae <__sclose>:
 800efae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800efb2:	f000 b827 	b.w	800f004 <_close_r>

0800efb6 <memmove>:
 800efb6:	4288      	cmp	r0, r1
 800efb8:	b510      	push	{r4, lr}
 800efba:	eb01 0402 	add.w	r4, r1, r2
 800efbe:	d902      	bls.n	800efc6 <memmove+0x10>
 800efc0:	4284      	cmp	r4, r0
 800efc2:	4623      	mov	r3, r4
 800efc4:	d807      	bhi.n	800efd6 <memmove+0x20>
 800efc6:	1e43      	subs	r3, r0, #1
 800efc8:	42a1      	cmp	r1, r4
 800efca:	d008      	beq.n	800efde <memmove+0x28>
 800efcc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800efd0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800efd4:	e7f8      	b.n	800efc8 <memmove+0x12>
 800efd6:	4402      	add	r2, r0
 800efd8:	4601      	mov	r1, r0
 800efda:	428a      	cmp	r2, r1
 800efdc:	d100      	bne.n	800efe0 <memmove+0x2a>
 800efde:	bd10      	pop	{r4, pc}
 800efe0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800efe4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800efe8:	e7f7      	b.n	800efda <memmove+0x24>

0800efea <memset>:
 800efea:	4402      	add	r2, r0
 800efec:	4603      	mov	r3, r0
 800efee:	4293      	cmp	r3, r2
 800eff0:	d100      	bne.n	800eff4 <memset+0xa>
 800eff2:	4770      	bx	lr
 800eff4:	f803 1b01 	strb.w	r1, [r3], #1
 800eff8:	e7f9      	b.n	800efee <memset+0x4>
	...

0800effc <_localeconv_r>:
 800effc:	4800      	ldr	r0, [pc, #0]	; (800f000 <_localeconv_r+0x4>)
 800effe:	4770      	bx	lr
 800f000:	20000164 	.word	0x20000164

0800f004 <_close_r>:
 800f004:	b538      	push	{r3, r4, r5, lr}
 800f006:	4d06      	ldr	r5, [pc, #24]	; (800f020 <_close_r+0x1c>)
 800f008:	2300      	movs	r3, #0
 800f00a:	4604      	mov	r4, r0
 800f00c:	4608      	mov	r0, r1
 800f00e:	602b      	str	r3, [r5, #0]
 800f010:	f7fa fe61 	bl	8009cd6 <_close>
 800f014:	1c43      	adds	r3, r0, #1
 800f016:	d102      	bne.n	800f01e <_close_r+0x1a>
 800f018:	682b      	ldr	r3, [r5, #0]
 800f01a:	b103      	cbz	r3, 800f01e <_close_r+0x1a>
 800f01c:	6023      	str	r3, [r4, #0]
 800f01e:	bd38      	pop	{r3, r4, r5, pc}
 800f020:	2000080c 	.word	0x2000080c

0800f024 <_lseek_r>:
 800f024:	b538      	push	{r3, r4, r5, lr}
 800f026:	4d07      	ldr	r5, [pc, #28]	; (800f044 <_lseek_r+0x20>)
 800f028:	4604      	mov	r4, r0
 800f02a:	4608      	mov	r0, r1
 800f02c:	4611      	mov	r1, r2
 800f02e:	2200      	movs	r2, #0
 800f030:	602a      	str	r2, [r5, #0]
 800f032:	461a      	mov	r2, r3
 800f034:	f7fa fe76 	bl	8009d24 <_lseek>
 800f038:	1c43      	adds	r3, r0, #1
 800f03a:	d102      	bne.n	800f042 <_lseek_r+0x1e>
 800f03c:	682b      	ldr	r3, [r5, #0]
 800f03e:	b103      	cbz	r3, 800f042 <_lseek_r+0x1e>
 800f040:	6023      	str	r3, [r4, #0]
 800f042:	bd38      	pop	{r3, r4, r5, pc}
 800f044:	2000080c 	.word	0x2000080c

0800f048 <_read_r>:
 800f048:	b538      	push	{r3, r4, r5, lr}
 800f04a:	4d07      	ldr	r5, [pc, #28]	; (800f068 <_read_r+0x20>)
 800f04c:	4604      	mov	r4, r0
 800f04e:	4608      	mov	r0, r1
 800f050:	4611      	mov	r1, r2
 800f052:	2200      	movs	r2, #0
 800f054:	602a      	str	r2, [r5, #0]
 800f056:	461a      	mov	r2, r3
 800f058:	f7fa fe04 	bl	8009c64 <_read>
 800f05c:	1c43      	adds	r3, r0, #1
 800f05e:	d102      	bne.n	800f066 <_read_r+0x1e>
 800f060:	682b      	ldr	r3, [r5, #0]
 800f062:	b103      	cbz	r3, 800f066 <_read_r+0x1e>
 800f064:	6023      	str	r3, [r4, #0]
 800f066:	bd38      	pop	{r3, r4, r5, pc}
 800f068:	2000080c 	.word	0x2000080c

0800f06c <_sbrk_r>:
 800f06c:	b538      	push	{r3, r4, r5, lr}
 800f06e:	4d06      	ldr	r5, [pc, #24]	; (800f088 <_sbrk_r+0x1c>)
 800f070:	2300      	movs	r3, #0
 800f072:	4604      	mov	r4, r0
 800f074:	4608      	mov	r0, r1
 800f076:	602b      	str	r3, [r5, #0]
 800f078:	f7fa fe62 	bl	8009d40 <_sbrk>
 800f07c:	1c43      	adds	r3, r0, #1
 800f07e:	d102      	bne.n	800f086 <_sbrk_r+0x1a>
 800f080:	682b      	ldr	r3, [r5, #0]
 800f082:	b103      	cbz	r3, 800f086 <_sbrk_r+0x1a>
 800f084:	6023      	str	r3, [r4, #0]
 800f086:	bd38      	pop	{r3, r4, r5, pc}
 800f088:	2000080c 	.word	0x2000080c

0800f08c <_write_r>:
 800f08c:	b538      	push	{r3, r4, r5, lr}
 800f08e:	4d07      	ldr	r5, [pc, #28]	; (800f0ac <_write_r+0x20>)
 800f090:	4604      	mov	r4, r0
 800f092:	4608      	mov	r0, r1
 800f094:	4611      	mov	r1, r2
 800f096:	2200      	movs	r2, #0
 800f098:	602a      	str	r2, [r5, #0]
 800f09a:	461a      	mov	r2, r3
 800f09c:	f7fa fdff 	bl	8009c9e <_write>
 800f0a0:	1c43      	adds	r3, r0, #1
 800f0a2:	d102      	bne.n	800f0aa <_write_r+0x1e>
 800f0a4:	682b      	ldr	r3, [r5, #0]
 800f0a6:	b103      	cbz	r3, 800f0aa <_write_r+0x1e>
 800f0a8:	6023      	str	r3, [r4, #0]
 800f0aa:	bd38      	pop	{r3, r4, r5, pc}
 800f0ac:	2000080c 	.word	0x2000080c

0800f0b0 <__errno>:
 800f0b0:	4b01      	ldr	r3, [pc, #4]	; (800f0b8 <__errno+0x8>)
 800f0b2:	6818      	ldr	r0, [r3, #0]
 800f0b4:	4770      	bx	lr
 800f0b6:	bf00      	nop
 800f0b8:	20000070 	.word	0x20000070

0800f0bc <__libc_init_array>:
 800f0bc:	b570      	push	{r4, r5, r6, lr}
 800f0be:	4d0d      	ldr	r5, [pc, #52]	; (800f0f4 <__libc_init_array+0x38>)
 800f0c0:	4c0d      	ldr	r4, [pc, #52]	; (800f0f8 <__libc_init_array+0x3c>)
 800f0c2:	1b64      	subs	r4, r4, r5
 800f0c4:	10a4      	asrs	r4, r4, #2
 800f0c6:	2600      	movs	r6, #0
 800f0c8:	42a6      	cmp	r6, r4
 800f0ca:	d109      	bne.n	800f0e0 <__libc_init_array+0x24>
 800f0cc:	4d0b      	ldr	r5, [pc, #44]	; (800f0fc <__libc_init_array+0x40>)
 800f0ce:	4c0c      	ldr	r4, [pc, #48]	; (800f100 <__libc_init_array+0x44>)
 800f0d0:	f001 fdfa 	bl	8010cc8 <_init>
 800f0d4:	1b64      	subs	r4, r4, r5
 800f0d6:	10a4      	asrs	r4, r4, #2
 800f0d8:	2600      	movs	r6, #0
 800f0da:	42a6      	cmp	r6, r4
 800f0dc:	d105      	bne.n	800f0ea <__libc_init_array+0x2e>
 800f0de:	bd70      	pop	{r4, r5, r6, pc}
 800f0e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800f0e4:	4798      	blx	r3
 800f0e6:	3601      	adds	r6, #1
 800f0e8:	e7ee      	b.n	800f0c8 <__libc_init_array+0xc>
 800f0ea:	f855 3b04 	ldr.w	r3, [r5], #4
 800f0ee:	4798      	blx	r3
 800f0f0:	3601      	adds	r6, #1
 800f0f2:	e7f2      	b.n	800f0da <__libc_init_array+0x1e>
 800f0f4:	08014128 	.word	0x08014128
 800f0f8:	08014128 	.word	0x08014128
 800f0fc:	08014128 	.word	0x08014128
 800f100:	0801412c 	.word	0x0801412c

0800f104 <__retarget_lock_init_recursive>:
 800f104:	4770      	bx	lr

0800f106 <__retarget_lock_acquire_recursive>:
 800f106:	4770      	bx	lr

0800f108 <__retarget_lock_release_recursive>:
 800f108:	4770      	bx	lr

0800f10a <memcpy>:
 800f10a:	440a      	add	r2, r1
 800f10c:	4291      	cmp	r1, r2
 800f10e:	f100 33ff 	add.w	r3, r0, #4294967295
 800f112:	d100      	bne.n	800f116 <memcpy+0xc>
 800f114:	4770      	bx	lr
 800f116:	b510      	push	{r4, lr}
 800f118:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f11c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f120:	4291      	cmp	r1, r2
 800f122:	d1f9      	bne.n	800f118 <memcpy+0xe>
 800f124:	bd10      	pop	{r4, pc}

0800f126 <abort>:
 800f126:	b508      	push	{r3, lr}
 800f128:	2006      	movs	r0, #6
 800f12a:	f001 fcf7 	bl	8010b1c <raise>
 800f12e:	2001      	movs	r0, #1
 800f130:	f7fa fd8e 	bl	8009c50 <_exit>

0800f134 <quorem>:
 800f134:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f138:	6903      	ldr	r3, [r0, #16]
 800f13a:	690c      	ldr	r4, [r1, #16]
 800f13c:	42a3      	cmp	r3, r4
 800f13e:	4607      	mov	r7, r0
 800f140:	db7e      	blt.n	800f240 <quorem+0x10c>
 800f142:	3c01      	subs	r4, #1
 800f144:	f101 0814 	add.w	r8, r1, #20
 800f148:	f100 0514 	add.w	r5, r0, #20
 800f14c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f150:	9301      	str	r3, [sp, #4]
 800f152:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f156:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f15a:	3301      	adds	r3, #1
 800f15c:	429a      	cmp	r2, r3
 800f15e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f162:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f166:	fbb2 f6f3 	udiv	r6, r2, r3
 800f16a:	d331      	bcc.n	800f1d0 <quorem+0x9c>
 800f16c:	f04f 0e00 	mov.w	lr, #0
 800f170:	4640      	mov	r0, r8
 800f172:	46ac      	mov	ip, r5
 800f174:	46f2      	mov	sl, lr
 800f176:	f850 2b04 	ldr.w	r2, [r0], #4
 800f17a:	b293      	uxth	r3, r2
 800f17c:	fb06 e303 	mla	r3, r6, r3, lr
 800f180:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f184:	0c1a      	lsrs	r2, r3, #16
 800f186:	b29b      	uxth	r3, r3
 800f188:	ebaa 0303 	sub.w	r3, sl, r3
 800f18c:	f8dc a000 	ldr.w	sl, [ip]
 800f190:	fa13 f38a 	uxtah	r3, r3, sl
 800f194:	fb06 220e 	mla	r2, r6, lr, r2
 800f198:	9300      	str	r3, [sp, #0]
 800f19a:	9b00      	ldr	r3, [sp, #0]
 800f19c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f1a0:	b292      	uxth	r2, r2
 800f1a2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f1a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f1aa:	f8bd 3000 	ldrh.w	r3, [sp]
 800f1ae:	4581      	cmp	r9, r0
 800f1b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f1b4:	f84c 3b04 	str.w	r3, [ip], #4
 800f1b8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f1bc:	d2db      	bcs.n	800f176 <quorem+0x42>
 800f1be:	f855 300b 	ldr.w	r3, [r5, fp]
 800f1c2:	b92b      	cbnz	r3, 800f1d0 <quorem+0x9c>
 800f1c4:	9b01      	ldr	r3, [sp, #4]
 800f1c6:	3b04      	subs	r3, #4
 800f1c8:	429d      	cmp	r5, r3
 800f1ca:	461a      	mov	r2, r3
 800f1cc:	d32c      	bcc.n	800f228 <quorem+0xf4>
 800f1ce:	613c      	str	r4, [r7, #16]
 800f1d0:	4638      	mov	r0, r7
 800f1d2:	f001 f8f3 	bl	80103bc <__mcmp>
 800f1d6:	2800      	cmp	r0, #0
 800f1d8:	db22      	blt.n	800f220 <quorem+0xec>
 800f1da:	3601      	adds	r6, #1
 800f1dc:	4629      	mov	r1, r5
 800f1de:	2000      	movs	r0, #0
 800f1e0:	f858 2b04 	ldr.w	r2, [r8], #4
 800f1e4:	f8d1 c000 	ldr.w	ip, [r1]
 800f1e8:	b293      	uxth	r3, r2
 800f1ea:	1ac3      	subs	r3, r0, r3
 800f1ec:	0c12      	lsrs	r2, r2, #16
 800f1ee:	fa13 f38c 	uxtah	r3, r3, ip
 800f1f2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800f1f6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f1fa:	b29b      	uxth	r3, r3
 800f1fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f200:	45c1      	cmp	r9, r8
 800f202:	f841 3b04 	str.w	r3, [r1], #4
 800f206:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f20a:	d2e9      	bcs.n	800f1e0 <quorem+0xac>
 800f20c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f210:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f214:	b922      	cbnz	r2, 800f220 <quorem+0xec>
 800f216:	3b04      	subs	r3, #4
 800f218:	429d      	cmp	r5, r3
 800f21a:	461a      	mov	r2, r3
 800f21c:	d30a      	bcc.n	800f234 <quorem+0x100>
 800f21e:	613c      	str	r4, [r7, #16]
 800f220:	4630      	mov	r0, r6
 800f222:	b003      	add	sp, #12
 800f224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f228:	6812      	ldr	r2, [r2, #0]
 800f22a:	3b04      	subs	r3, #4
 800f22c:	2a00      	cmp	r2, #0
 800f22e:	d1ce      	bne.n	800f1ce <quorem+0x9a>
 800f230:	3c01      	subs	r4, #1
 800f232:	e7c9      	b.n	800f1c8 <quorem+0x94>
 800f234:	6812      	ldr	r2, [r2, #0]
 800f236:	3b04      	subs	r3, #4
 800f238:	2a00      	cmp	r2, #0
 800f23a:	d1f0      	bne.n	800f21e <quorem+0xea>
 800f23c:	3c01      	subs	r4, #1
 800f23e:	e7eb      	b.n	800f218 <quorem+0xe4>
 800f240:	2000      	movs	r0, #0
 800f242:	e7ee      	b.n	800f222 <quorem+0xee>
 800f244:	0000      	movs	r0, r0
	...

0800f248 <_dtoa_r>:
 800f248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f24c:	ed2d 8b04 	vpush	{d8-d9}
 800f250:	69c5      	ldr	r5, [r0, #28]
 800f252:	b093      	sub	sp, #76	; 0x4c
 800f254:	ed8d 0b02 	vstr	d0, [sp, #8]
 800f258:	ec57 6b10 	vmov	r6, r7, d0
 800f25c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f260:	9107      	str	r1, [sp, #28]
 800f262:	4604      	mov	r4, r0
 800f264:	920a      	str	r2, [sp, #40]	; 0x28
 800f266:	930d      	str	r3, [sp, #52]	; 0x34
 800f268:	b975      	cbnz	r5, 800f288 <_dtoa_r+0x40>
 800f26a:	2010      	movs	r0, #16
 800f26c:	f7ff f86a 	bl	800e344 <malloc>
 800f270:	4602      	mov	r2, r0
 800f272:	61e0      	str	r0, [r4, #28]
 800f274:	b920      	cbnz	r0, 800f280 <_dtoa_r+0x38>
 800f276:	4bae      	ldr	r3, [pc, #696]	; (800f530 <_dtoa_r+0x2e8>)
 800f278:	21ef      	movs	r1, #239	; 0xef
 800f27a:	48ae      	ldr	r0, [pc, #696]	; (800f534 <_dtoa_r+0x2ec>)
 800f27c:	f7ff f844 	bl	800e308 <__assert_func>
 800f280:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f284:	6005      	str	r5, [r0, #0]
 800f286:	60c5      	str	r5, [r0, #12]
 800f288:	69e3      	ldr	r3, [r4, #28]
 800f28a:	6819      	ldr	r1, [r3, #0]
 800f28c:	b151      	cbz	r1, 800f2a4 <_dtoa_r+0x5c>
 800f28e:	685a      	ldr	r2, [r3, #4]
 800f290:	604a      	str	r2, [r1, #4]
 800f292:	2301      	movs	r3, #1
 800f294:	4093      	lsls	r3, r2
 800f296:	608b      	str	r3, [r1, #8]
 800f298:	4620      	mov	r0, r4
 800f29a:	f000 fe53 	bl	800ff44 <_Bfree>
 800f29e:	69e3      	ldr	r3, [r4, #28]
 800f2a0:	2200      	movs	r2, #0
 800f2a2:	601a      	str	r2, [r3, #0]
 800f2a4:	1e3b      	subs	r3, r7, #0
 800f2a6:	bfbb      	ittet	lt
 800f2a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f2ac:	9303      	strlt	r3, [sp, #12]
 800f2ae:	2300      	movge	r3, #0
 800f2b0:	2201      	movlt	r2, #1
 800f2b2:	bfac      	ite	ge
 800f2b4:	f8c8 3000 	strge.w	r3, [r8]
 800f2b8:	f8c8 2000 	strlt.w	r2, [r8]
 800f2bc:	4b9e      	ldr	r3, [pc, #632]	; (800f538 <_dtoa_r+0x2f0>)
 800f2be:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800f2c2:	ea33 0308 	bics.w	r3, r3, r8
 800f2c6:	d11b      	bne.n	800f300 <_dtoa_r+0xb8>
 800f2c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f2ca:	f242 730f 	movw	r3, #9999	; 0x270f
 800f2ce:	6013      	str	r3, [r2, #0]
 800f2d0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800f2d4:	4333      	orrs	r3, r6
 800f2d6:	f000 8593 	beq.w	800fe00 <_dtoa_r+0xbb8>
 800f2da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f2dc:	b963      	cbnz	r3, 800f2f8 <_dtoa_r+0xb0>
 800f2de:	4b97      	ldr	r3, [pc, #604]	; (800f53c <_dtoa_r+0x2f4>)
 800f2e0:	e027      	b.n	800f332 <_dtoa_r+0xea>
 800f2e2:	4b97      	ldr	r3, [pc, #604]	; (800f540 <_dtoa_r+0x2f8>)
 800f2e4:	9300      	str	r3, [sp, #0]
 800f2e6:	3308      	adds	r3, #8
 800f2e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f2ea:	6013      	str	r3, [r2, #0]
 800f2ec:	9800      	ldr	r0, [sp, #0]
 800f2ee:	b013      	add	sp, #76	; 0x4c
 800f2f0:	ecbd 8b04 	vpop	{d8-d9}
 800f2f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2f8:	4b90      	ldr	r3, [pc, #576]	; (800f53c <_dtoa_r+0x2f4>)
 800f2fa:	9300      	str	r3, [sp, #0]
 800f2fc:	3303      	adds	r3, #3
 800f2fe:	e7f3      	b.n	800f2e8 <_dtoa_r+0xa0>
 800f300:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f304:	2200      	movs	r2, #0
 800f306:	ec51 0b17 	vmov	r0, r1, d7
 800f30a:	eeb0 8a47 	vmov.f32	s16, s14
 800f30e:	eef0 8a67 	vmov.f32	s17, s15
 800f312:	2300      	movs	r3, #0
 800f314:	f7f1 fc08 	bl	8000b28 <__aeabi_dcmpeq>
 800f318:	4681      	mov	r9, r0
 800f31a:	b160      	cbz	r0, 800f336 <_dtoa_r+0xee>
 800f31c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f31e:	2301      	movs	r3, #1
 800f320:	6013      	str	r3, [r2, #0]
 800f322:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f324:	2b00      	cmp	r3, #0
 800f326:	f000 8568 	beq.w	800fdfa <_dtoa_r+0xbb2>
 800f32a:	4b86      	ldr	r3, [pc, #536]	; (800f544 <_dtoa_r+0x2fc>)
 800f32c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f32e:	6013      	str	r3, [r2, #0]
 800f330:	3b01      	subs	r3, #1
 800f332:	9300      	str	r3, [sp, #0]
 800f334:	e7da      	b.n	800f2ec <_dtoa_r+0xa4>
 800f336:	aa10      	add	r2, sp, #64	; 0x40
 800f338:	a911      	add	r1, sp, #68	; 0x44
 800f33a:	4620      	mov	r0, r4
 800f33c:	eeb0 0a48 	vmov.f32	s0, s16
 800f340:	eef0 0a68 	vmov.f32	s1, s17
 800f344:	f001 f8e0 	bl	8010508 <__d2b>
 800f348:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800f34c:	4682      	mov	sl, r0
 800f34e:	2d00      	cmp	r5, #0
 800f350:	d07f      	beq.n	800f452 <_dtoa_r+0x20a>
 800f352:	ee18 3a90 	vmov	r3, s17
 800f356:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f35a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800f35e:	ec51 0b18 	vmov	r0, r1, d8
 800f362:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f366:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f36a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800f36e:	4619      	mov	r1, r3
 800f370:	2200      	movs	r2, #0
 800f372:	4b75      	ldr	r3, [pc, #468]	; (800f548 <_dtoa_r+0x300>)
 800f374:	f7f0 ffb8 	bl	80002e8 <__aeabi_dsub>
 800f378:	a367      	add	r3, pc, #412	; (adr r3, 800f518 <_dtoa_r+0x2d0>)
 800f37a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f37e:	f7f1 f96b 	bl	8000658 <__aeabi_dmul>
 800f382:	a367      	add	r3, pc, #412	; (adr r3, 800f520 <_dtoa_r+0x2d8>)
 800f384:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f388:	f7f0 ffb0 	bl	80002ec <__adddf3>
 800f38c:	4606      	mov	r6, r0
 800f38e:	4628      	mov	r0, r5
 800f390:	460f      	mov	r7, r1
 800f392:	f7f1 f8f7 	bl	8000584 <__aeabi_i2d>
 800f396:	a364      	add	r3, pc, #400	; (adr r3, 800f528 <_dtoa_r+0x2e0>)
 800f398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f39c:	f7f1 f95c 	bl	8000658 <__aeabi_dmul>
 800f3a0:	4602      	mov	r2, r0
 800f3a2:	460b      	mov	r3, r1
 800f3a4:	4630      	mov	r0, r6
 800f3a6:	4639      	mov	r1, r7
 800f3a8:	f7f0 ffa0 	bl	80002ec <__adddf3>
 800f3ac:	4606      	mov	r6, r0
 800f3ae:	460f      	mov	r7, r1
 800f3b0:	f7f1 fc02 	bl	8000bb8 <__aeabi_d2iz>
 800f3b4:	2200      	movs	r2, #0
 800f3b6:	4683      	mov	fp, r0
 800f3b8:	2300      	movs	r3, #0
 800f3ba:	4630      	mov	r0, r6
 800f3bc:	4639      	mov	r1, r7
 800f3be:	f7f1 fbbd 	bl	8000b3c <__aeabi_dcmplt>
 800f3c2:	b148      	cbz	r0, 800f3d8 <_dtoa_r+0x190>
 800f3c4:	4658      	mov	r0, fp
 800f3c6:	f7f1 f8dd 	bl	8000584 <__aeabi_i2d>
 800f3ca:	4632      	mov	r2, r6
 800f3cc:	463b      	mov	r3, r7
 800f3ce:	f7f1 fbab 	bl	8000b28 <__aeabi_dcmpeq>
 800f3d2:	b908      	cbnz	r0, 800f3d8 <_dtoa_r+0x190>
 800f3d4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f3d8:	f1bb 0f16 	cmp.w	fp, #22
 800f3dc:	d857      	bhi.n	800f48e <_dtoa_r+0x246>
 800f3de:	4b5b      	ldr	r3, [pc, #364]	; (800f54c <_dtoa_r+0x304>)
 800f3e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3e8:	ec51 0b18 	vmov	r0, r1, d8
 800f3ec:	f7f1 fba6 	bl	8000b3c <__aeabi_dcmplt>
 800f3f0:	2800      	cmp	r0, #0
 800f3f2:	d04e      	beq.n	800f492 <_dtoa_r+0x24a>
 800f3f4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f3f8:	2300      	movs	r3, #0
 800f3fa:	930c      	str	r3, [sp, #48]	; 0x30
 800f3fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f3fe:	1b5b      	subs	r3, r3, r5
 800f400:	1e5a      	subs	r2, r3, #1
 800f402:	bf45      	ittet	mi
 800f404:	f1c3 0301 	rsbmi	r3, r3, #1
 800f408:	9305      	strmi	r3, [sp, #20]
 800f40a:	2300      	movpl	r3, #0
 800f40c:	2300      	movmi	r3, #0
 800f40e:	9206      	str	r2, [sp, #24]
 800f410:	bf54      	ite	pl
 800f412:	9305      	strpl	r3, [sp, #20]
 800f414:	9306      	strmi	r3, [sp, #24]
 800f416:	f1bb 0f00 	cmp.w	fp, #0
 800f41a:	db3c      	blt.n	800f496 <_dtoa_r+0x24e>
 800f41c:	9b06      	ldr	r3, [sp, #24]
 800f41e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800f422:	445b      	add	r3, fp
 800f424:	9306      	str	r3, [sp, #24]
 800f426:	2300      	movs	r3, #0
 800f428:	9308      	str	r3, [sp, #32]
 800f42a:	9b07      	ldr	r3, [sp, #28]
 800f42c:	2b09      	cmp	r3, #9
 800f42e:	d868      	bhi.n	800f502 <_dtoa_r+0x2ba>
 800f430:	2b05      	cmp	r3, #5
 800f432:	bfc4      	itt	gt
 800f434:	3b04      	subgt	r3, #4
 800f436:	9307      	strgt	r3, [sp, #28]
 800f438:	9b07      	ldr	r3, [sp, #28]
 800f43a:	f1a3 0302 	sub.w	r3, r3, #2
 800f43e:	bfcc      	ite	gt
 800f440:	2500      	movgt	r5, #0
 800f442:	2501      	movle	r5, #1
 800f444:	2b03      	cmp	r3, #3
 800f446:	f200 8085 	bhi.w	800f554 <_dtoa_r+0x30c>
 800f44a:	e8df f003 	tbb	[pc, r3]
 800f44e:	3b2e      	.short	0x3b2e
 800f450:	5839      	.short	0x5839
 800f452:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f456:	441d      	add	r5, r3
 800f458:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f45c:	2b20      	cmp	r3, #32
 800f45e:	bfc1      	itttt	gt
 800f460:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f464:	fa08 f803 	lslgt.w	r8, r8, r3
 800f468:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800f46c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800f470:	bfd6      	itet	le
 800f472:	f1c3 0320 	rsble	r3, r3, #32
 800f476:	ea48 0003 	orrgt.w	r0, r8, r3
 800f47a:	fa06 f003 	lslle.w	r0, r6, r3
 800f47e:	f7f1 f871 	bl	8000564 <__aeabi_ui2d>
 800f482:	2201      	movs	r2, #1
 800f484:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800f488:	3d01      	subs	r5, #1
 800f48a:	920e      	str	r2, [sp, #56]	; 0x38
 800f48c:	e76f      	b.n	800f36e <_dtoa_r+0x126>
 800f48e:	2301      	movs	r3, #1
 800f490:	e7b3      	b.n	800f3fa <_dtoa_r+0x1b2>
 800f492:	900c      	str	r0, [sp, #48]	; 0x30
 800f494:	e7b2      	b.n	800f3fc <_dtoa_r+0x1b4>
 800f496:	9b05      	ldr	r3, [sp, #20]
 800f498:	eba3 030b 	sub.w	r3, r3, fp
 800f49c:	9305      	str	r3, [sp, #20]
 800f49e:	f1cb 0300 	rsb	r3, fp, #0
 800f4a2:	9308      	str	r3, [sp, #32]
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	930b      	str	r3, [sp, #44]	; 0x2c
 800f4a8:	e7bf      	b.n	800f42a <_dtoa_r+0x1e2>
 800f4aa:	2300      	movs	r3, #0
 800f4ac:	9309      	str	r3, [sp, #36]	; 0x24
 800f4ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	dc52      	bgt.n	800f55a <_dtoa_r+0x312>
 800f4b4:	2301      	movs	r3, #1
 800f4b6:	9301      	str	r3, [sp, #4]
 800f4b8:	9304      	str	r3, [sp, #16]
 800f4ba:	461a      	mov	r2, r3
 800f4bc:	920a      	str	r2, [sp, #40]	; 0x28
 800f4be:	e00b      	b.n	800f4d8 <_dtoa_r+0x290>
 800f4c0:	2301      	movs	r3, #1
 800f4c2:	e7f3      	b.n	800f4ac <_dtoa_r+0x264>
 800f4c4:	2300      	movs	r3, #0
 800f4c6:	9309      	str	r3, [sp, #36]	; 0x24
 800f4c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4ca:	445b      	add	r3, fp
 800f4cc:	9301      	str	r3, [sp, #4]
 800f4ce:	3301      	adds	r3, #1
 800f4d0:	2b01      	cmp	r3, #1
 800f4d2:	9304      	str	r3, [sp, #16]
 800f4d4:	bfb8      	it	lt
 800f4d6:	2301      	movlt	r3, #1
 800f4d8:	69e0      	ldr	r0, [r4, #28]
 800f4da:	2100      	movs	r1, #0
 800f4dc:	2204      	movs	r2, #4
 800f4de:	f102 0614 	add.w	r6, r2, #20
 800f4e2:	429e      	cmp	r6, r3
 800f4e4:	d93d      	bls.n	800f562 <_dtoa_r+0x31a>
 800f4e6:	6041      	str	r1, [r0, #4]
 800f4e8:	4620      	mov	r0, r4
 800f4ea:	f000 fceb 	bl	800fec4 <_Balloc>
 800f4ee:	9000      	str	r0, [sp, #0]
 800f4f0:	2800      	cmp	r0, #0
 800f4f2:	d139      	bne.n	800f568 <_dtoa_r+0x320>
 800f4f4:	4b16      	ldr	r3, [pc, #88]	; (800f550 <_dtoa_r+0x308>)
 800f4f6:	4602      	mov	r2, r0
 800f4f8:	f240 11af 	movw	r1, #431	; 0x1af
 800f4fc:	e6bd      	b.n	800f27a <_dtoa_r+0x32>
 800f4fe:	2301      	movs	r3, #1
 800f500:	e7e1      	b.n	800f4c6 <_dtoa_r+0x27e>
 800f502:	2501      	movs	r5, #1
 800f504:	2300      	movs	r3, #0
 800f506:	9307      	str	r3, [sp, #28]
 800f508:	9509      	str	r5, [sp, #36]	; 0x24
 800f50a:	f04f 33ff 	mov.w	r3, #4294967295
 800f50e:	9301      	str	r3, [sp, #4]
 800f510:	9304      	str	r3, [sp, #16]
 800f512:	2200      	movs	r2, #0
 800f514:	2312      	movs	r3, #18
 800f516:	e7d1      	b.n	800f4bc <_dtoa_r+0x274>
 800f518:	636f4361 	.word	0x636f4361
 800f51c:	3fd287a7 	.word	0x3fd287a7
 800f520:	8b60c8b3 	.word	0x8b60c8b3
 800f524:	3fc68a28 	.word	0x3fc68a28
 800f528:	509f79fb 	.word	0x509f79fb
 800f52c:	3fd34413 	.word	0x3fd34413
 800f530:	08013e29 	.word	0x08013e29
 800f534:	08013e40 	.word	0x08013e40
 800f538:	7ff00000 	.word	0x7ff00000
 800f53c:	08013e25 	.word	0x08013e25
 800f540:	08013e1c 	.word	0x08013e1c
 800f544:	08013df9 	.word	0x08013df9
 800f548:	3ff80000 	.word	0x3ff80000
 800f54c:	08013f30 	.word	0x08013f30
 800f550:	08013e98 	.word	0x08013e98
 800f554:	2301      	movs	r3, #1
 800f556:	9309      	str	r3, [sp, #36]	; 0x24
 800f558:	e7d7      	b.n	800f50a <_dtoa_r+0x2c2>
 800f55a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f55c:	9301      	str	r3, [sp, #4]
 800f55e:	9304      	str	r3, [sp, #16]
 800f560:	e7ba      	b.n	800f4d8 <_dtoa_r+0x290>
 800f562:	3101      	adds	r1, #1
 800f564:	0052      	lsls	r2, r2, #1
 800f566:	e7ba      	b.n	800f4de <_dtoa_r+0x296>
 800f568:	69e3      	ldr	r3, [r4, #28]
 800f56a:	9a00      	ldr	r2, [sp, #0]
 800f56c:	601a      	str	r2, [r3, #0]
 800f56e:	9b04      	ldr	r3, [sp, #16]
 800f570:	2b0e      	cmp	r3, #14
 800f572:	f200 80a8 	bhi.w	800f6c6 <_dtoa_r+0x47e>
 800f576:	2d00      	cmp	r5, #0
 800f578:	f000 80a5 	beq.w	800f6c6 <_dtoa_r+0x47e>
 800f57c:	f1bb 0f00 	cmp.w	fp, #0
 800f580:	dd38      	ble.n	800f5f4 <_dtoa_r+0x3ac>
 800f582:	4bc0      	ldr	r3, [pc, #768]	; (800f884 <_dtoa_r+0x63c>)
 800f584:	f00b 020f 	and.w	r2, fp, #15
 800f588:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f58c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800f590:	e9d3 6700 	ldrd	r6, r7, [r3]
 800f594:	ea4f 182b 	mov.w	r8, fp, asr #4
 800f598:	d019      	beq.n	800f5ce <_dtoa_r+0x386>
 800f59a:	4bbb      	ldr	r3, [pc, #748]	; (800f888 <_dtoa_r+0x640>)
 800f59c:	ec51 0b18 	vmov	r0, r1, d8
 800f5a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f5a4:	f7f1 f982 	bl	80008ac <__aeabi_ddiv>
 800f5a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f5ac:	f008 080f 	and.w	r8, r8, #15
 800f5b0:	2503      	movs	r5, #3
 800f5b2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800f888 <_dtoa_r+0x640>
 800f5b6:	f1b8 0f00 	cmp.w	r8, #0
 800f5ba:	d10a      	bne.n	800f5d2 <_dtoa_r+0x38a>
 800f5bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f5c0:	4632      	mov	r2, r6
 800f5c2:	463b      	mov	r3, r7
 800f5c4:	f7f1 f972 	bl	80008ac <__aeabi_ddiv>
 800f5c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f5cc:	e02b      	b.n	800f626 <_dtoa_r+0x3de>
 800f5ce:	2502      	movs	r5, #2
 800f5d0:	e7ef      	b.n	800f5b2 <_dtoa_r+0x36a>
 800f5d2:	f018 0f01 	tst.w	r8, #1
 800f5d6:	d008      	beq.n	800f5ea <_dtoa_r+0x3a2>
 800f5d8:	4630      	mov	r0, r6
 800f5da:	4639      	mov	r1, r7
 800f5dc:	e9d9 2300 	ldrd	r2, r3, [r9]
 800f5e0:	f7f1 f83a 	bl	8000658 <__aeabi_dmul>
 800f5e4:	3501      	adds	r5, #1
 800f5e6:	4606      	mov	r6, r0
 800f5e8:	460f      	mov	r7, r1
 800f5ea:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f5ee:	f109 0908 	add.w	r9, r9, #8
 800f5f2:	e7e0      	b.n	800f5b6 <_dtoa_r+0x36e>
 800f5f4:	f000 809f 	beq.w	800f736 <_dtoa_r+0x4ee>
 800f5f8:	f1cb 0600 	rsb	r6, fp, #0
 800f5fc:	4ba1      	ldr	r3, [pc, #644]	; (800f884 <_dtoa_r+0x63c>)
 800f5fe:	4fa2      	ldr	r7, [pc, #648]	; (800f888 <_dtoa_r+0x640>)
 800f600:	f006 020f 	and.w	r2, r6, #15
 800f604:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f60c:	ec51 0b18 	vmov	r0, r1, d8
 800f610:	f7f1 f822 	bl	8000658 <__aeabi_dmul>
 800f614:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f618:	1136      	asrs	r6, r6, #4
 800f61a:	2300      	movs	r3, #0
 800f61c:	2502      	movs	r5, #2
 800f61e:	2e00      	cmp	r6, #0
 800f620:	d17e      	bne.n	800f720 <_dtoa_r+0x4d8>
 800f622:	2b00      	cmp	r3, #0
 800f624:	d1d0      	bne.n	800f5c8 <_dtoa_r+0x380>
 800f626:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f628:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	f000 8084 	beq.w	800f73a <_dtoa_r+0x4f2>
 800f632:	4b96      	ldr	r3, [pc, #600]	; (800f88c <_dtoa_r+0x644>)
 800f634:	2200      	movs	r2, #0
 800f636:	4640      	mov	r0, r8
 800f638:	4649      	mov	r1, r9
 800f63a:	f7f1 fa7f 	bl	8000b3c <__aeabi_dcmplt>
 800f63e:	2800      	cmp	r0, #0
 800f640:	d07b      	beq.n	800f73a <_dtoa_r+0x4f2>
 800f642:	9b04      	ldr	r3, [sp, #16]
 800f644:	2b00      	cmp	r3, #0
 800f646:	d078      	beq.n	800f73a <_dtoa_r+0x4f2>
 800f648:	9b01      	ldr	r3, [sp, #4]
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	dd39      	ble.n	800f6c2 <_dtoa_r+0x47a>
 800f64e:	4b90      	ldr	r3, [pc, #576]	; (800f890 <_dtoa_r+0x648>)
 800f650:	2200      	movs	r2, #0
 800f652:	4640      	mov	r0, r8
 800f654:	4649      	mov	r1, r9
 800f656:	f7f0 ffff 	bl	8000658 <__aeabi_dmul>
 800f65a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f65e:	9e01      	ldr	r6, [sp, #4]
 800f660:	f10b 37ff 	add.w	r7, fp, #4294967295
 800f664:	3501      	adds	r5, #1
 800f666:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f66a:	4628      	mov	r0, r5
 800f66c:	f7f0 ff8a 	bl	8000584 <__aeabi_i2d>
 800f670:	4642      	mov	r2, r8
 800f672:	464b      	mov	r3, r9
 800f674:	f7f0 fff0 	bl	8000658 <__aeabi_dmul>
 800f678:	4b86      	ldr	r3, [pc, #536]	; (800f894 <_dtoa_r+0x64c>)
 800f67a:	2200      	movs	r2, #0
 800f67c:	f7f0 fe36 	bl	80002ec <__adddf3>
 800f680:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800f684:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f688:	9303      	str	r3, [sp, #12]
 800f68a:	2e00      	cmp	r6, #0
 800f68c:	d158      	bne.n	800f740 <_dtoa_r+0x4f8>
 800f68e:	4b82      	ldr	r3, [pc, #520]	; (800f898 <_dtoa_r+0x650>)
 800f690:	2200      	movs	r2, #0
 800f692:	4640      	mov	r0, r8
 800f694:	4649      	mov	r1, r9
 800f696:	f7f0 fe27 	bl	80002e8 <__aeabi_dsub>
 800f69a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f69e:	4680      	mov	r8, r0
 800f6a0:	4689      	mov	r9, r1
 800f6a2:	f7f1 fa69 	bl	8000b78 <__aeabi_dcmpgt>
 800f6a6:	2800      	cmp	r0, #0
 800f6a8:	f040 8296 	bne.w	800fbd8 <_dtoa_r+0x990>
 800f6ac:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800f6b0:	4640      	mov	r0, r8
 800f6b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f6b6:	4649      	mov	r1, r9
 800f6b8:	f7f1 fa40 	bl	8000b3c <__aeabi_dcmplt>
 800f6bc:	2800      	cmp	r0, #0
 800f6be:	f040 8289 	bne.w	800fbd4 <_dtoa_r+0x98c>
 800f6c2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800f6c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	f2c0 814e 	blt.w	800f96a <_dtoa_r+0x722>
 800f6ce:	f1bb 0f0e 	cmp.w	fp, #14
 800f6d2:	f300 814a 	bgt.w	800f96a <_dtoa_r+0x722>
 800f6d6:	4b6b      	ldr	r3, [pc, #428]	; (800f884 <_dtoa_r+0x63c>)
 800f6d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f6dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f6e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	f280 80dc 	bge.w	800f8a0 <_dtoa_r+0x658>
 800f6e8:	9b04      	ldr	r3, [sp, #16]
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	f300 80d8 	bgt.w	800f8a0 <_dtoa_r+0x658>
 800f6f0:	f040 826f 	bne.w	800fbd2 <_dtoa_r+0x98a>
 800f6f4:	4b68      	ldr	r3, [pc, #416]	; (800f898 <_dtoa_r+0x650>)
 800f6f6:	2200      	movs	r2, #0
 800f6f8:	4640      	mov	r0, r8
 800f6fa:	4649      	mov	r1, r9
 800f6fc:	f7f0 ffac 	bl	8000658 <__aeabi_dmul>
 800f700:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f704:	f7f1 fa2e 	bl	8000b64 <__aeabi_dcmpge>
 800f708:	9e04      	ldr	r6, [sp, #16]
 800f70a:	4637      	mov	r7, r6
 800f70c:	2800      	cmp	r0, #0
 800f70e:	f040 8245 	bne.w	800fb9c <_dtoa_r+0x954>
 800f712:	9d00      	ldr	r5, [sp, #0]
 800f714:	2331      	movs	r3, #49	; 0x31
 800f716:	f805 3b01 	strb.w	r3, [r5], #1
 800f71a:	f10b 0b01 	add.w	fp, fp, #1
 800f71e:	e241      	b.n	800fba4 <_dtoa_r+0x95c>
 800f720:	07f2      	lsls	r2, r6, #31
 800f722:	d505      	bpl.n	800f730 <_dtoa_r+0x4e8>
 800f724:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f728:	f7f0 ff96 	bl	8000658 <__aeabi_dmul>
 800f72c:	3501      	adds	r5, #1
 800f72e:	2301      	movs	r3, #1
 800f730:	1076      	asrs	r6, r6, #1
 800f732:	3708      	adds	r7, #8
 800f734:	e773      	b.n	800f61e <_dtoa_r+0x3d6>
 800f736:	2502      	movs	r5, #2
 800f738:	e775      	b.n	800f626 <_dtoa_r+0x3de>
 800f73a:	9e04      	ldr	r6, [sp, #16]
 800f73c:	465f      	mov	r7, fp
 800f73e:	e792      	b.n	800f666 <_dtoa_r+0x41e>
 800f740:	9900      	ldr	r1, [sp, #0]
 800f742:	4b50      	ldr	r3, [pc, #320]	; (800f884 <_dtoa_r+0x63c>)
 800f744:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f748:	4431      	add	r1, r6
 800f74a:	9102      	str	r1, [sp, #8]
 800f74c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f74e:	eeb0 9a47 	vmov.f32	s18, s14
 800f752:	eef0 9a67 	vmov.f32	s19, s15
 800f756:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f75a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f75e:	2900      	cmp	r1, #0
 800f760:	d044      	beq.n	800f7ec <_dtoa_r+0x5a4>
 800f762:	494e      	ldr	r1, [pc, #312]	; (800f89c <_dtoa_r+0x654>)
 800f764:	2000      	movs	r0, #0
 800f766:	f7f1 f8a1 	bl	80008ac <__aeabi_ddiv>
 800f76a:	ec53 2b19 	vmov	r2, r3, d9
 800f76e:	f7f0 fdbb 	bl	80002e8 <__aeabi_dsub>
 800f772:	9d00      	ldr	r5, [sp, #0]
 800f774:	ec41 0b19 	vmov	d9, r0, r1
 800f778:	4649      	mov	r1, r9
 800f77a:	4640      	mov	r0, r8
 800f77c:	f7f1 fa1c 	bl	8000bb8 <__aeabi_d2iz>
 800f780:	4606      	mov	r6, r0
 800f782:	f7f0 feff 	bl	8000584 <__aeabi_i2d>
 800f786:	4602      	mov	r2, r0
 800f788:	460b      	mov	r3, r1
 800f78a:	4640      	mov	r0, r8
 800f78c:	4649      	mov	r1, r9
 800f78e:	f7f0 fdab 	bl	80002e8 <__aeabi_dsub>
 800f792:	3630      	adds	r6, #48	; 0x30
 800f794:	f805 6b01 	strb.w	r6, [r5], #1
 800f798:	ec53 2b19 	vmov	r2, r3, d9
 800f79c:	4680      	mov	r8, r0
 800f79e:	4689      	mov	r9, r1
 800f7a0:	f7f1 f9cc 	bl	8000b3c <__aeabi_dcmplt>
 800f7a4:	2800      	cmp	r0, #0
 800f7a6:	d164      	bne.n	800f872 <_dtoa_r+0x62a>
 800f7a8:	4642      	mov	r2, r8
 800f7aa:	464b      	mov	r3, r9
 800f7ac:	4937      	ldr	r1, [pc, #220]	; (800f88c <_dtoa_r+0x644>)
 800f7ae:	2000      	movs	r0, #0
 800f7b0:	f7f0 fd9a 	bl	80002e8 <__aeabi_dsub>
 800f7b4:	ec53 2b19 	vmov	r2, r3, d9
 800f7b8:	f7f1 f9c0 	bl	8000b3c <__aeabi_dcmplt>
 800f7bc:	2800      	cmp	r0, #0
 800f7be:	f040 80b6 	bne.w	800f92e <_dtoa_r+0x6e6>
 800f7c2:	9b02      	ldr	r3, [sp, #8]
 800f7c4:	429d      	cmp	r5, r3
 800f7c6:	f43f af7c 	beq.w	800f6c2 <_dtoa_r+0x47a>
 800f7ca:	4b31      	ldr	r3, [pc, #196]	; (800f890 <_dtoa_r+0x648>)
 800f7cc:	ec51 0b19 	vmov	r0, r1, d9
 800f7d0:	2200      	movs	r2, #0
 800f7d2:	f7f0 ff41 	bl	8000658 <__aeabi_dmul>
 800f7d6:	4b2e      	ldr	r3, [pc, #184]	; (800f890 <_dtoa_r+0x648>)
 800f7d8:	ec41 0b19 	vmov	d9, r0, r1
 800f7dc:	2200      	movs	r2, #0
 800f7de:	4640      	mov	r0, r8
 800f7e0:	4649      	mov	r1, r9
 800f7e2:	f7f0 ff39 	bl	8000658 <__aeabi_dmul>
 800f7e6:	4680      	mov	r8, r0
 800f7e8:	4689      	mov	r9, r1
 800f7ea:	e7c5      	b.n	800f778 <_dtoa_r+0x530>
 800f7ec:	ec51 0b17 	vmov	r0, r1, d7
 800f7f0:	f7f0 ff32 	bl	8000658 <__aeabi_dmul>
 800f7f4:	9b02      	ldr	r3, [sp, #8]
 800f7f6:	9d00      	ldr	r5, [sp, #0]
 800f7f8:	930f      	str	r3, [sp, #60]	; 0x3c
 800f7fa:	ec41 0b19 	vmov	d9, r0, r1
 800f7fe:	4649      	mov	r1, r9
 800f800:	4640      	mov	r0, r8
 800f802:	f7f1 f9d9 	bl	8000bb8 <__aeabi_d2iz>
 800f806:	4606      	mov	r6, r0
 800f808:	f7f0 febc 	bl	8000584 <__aeabi_i2d>
 800f80c:	3630      	adds	r6, #48	; 0x30
 800f80e:	4602      	mov	r2, r0
 800f810:	460b      	mov	r3, r1
 800f812:	4640      	mov	r0, r8
 800f814:	4649      	mov	r1, r9
 800f816:	f7f0 fd67 	bl	80002e8 <__aeabi_dsub>
 800f81a:	f805 6b01 	strb.w	r6, [r5], #1
 800f81e:	9b02      	ldr	r3, [sp, #8]
 800f820:	429d      	cmp	r5, r3
 800f822:	4680      	mov	r8, r0
 800f824:	4689      	mov	r9, r1
 800f826:	f04f 0200 	mov.w	r2, #0
 800f82a:	d124      	bne.n	800f876 <_dtoa_r+0x62e>
 800f82c:	4b1b      	ldr	r3, [pc, #108]	; (800f89c <_dtoa_r+0x654>)
 800f82e:	ec51 0b19 	vmov	r0, r1, d9
 800f832:	f7f0 fd5b 	bl	80002ec <__adddf3>
 800f836:	4602      	mov	r2, r0
 800f838:	460b      	mov	r3, r1
 800f83a:	4640      	mov	r0, r8
 800f83c:	4649      	mov	r1, r9
 800f83e:	f7f1 f99b 	bl	8000b78 <__aeabi_dcmpgt>
 800f842:	2800      	cmp	r0, #0
 800f844:	d173      	bne.n	800f92e <_dtoa_r+0x6e6>
 800f846:	ec53 2b19 	vmov	r2, r3, d9
 800f84a:	4914      	ldr	r1, [pc, #80]	; (800f89c <_dtoa_r+0x654>)
 800f84c:	2000      	movs	r0, #0
 800f84e:	f7f0 fd4b 	bl	80002e8 <__aeabi_dsub>
 800f852:	4602      	mov	r2, r0
 800f854:	460b      	mov	r3, r1
 800f856:	4640      	mov	r0, r8
 800f858:	4649      	mov	r1, r9
 800f85a:	f7f1 f96f 	bl	8000b3c <__aeabi_dcmplt>
 800f85e:	2800      	cmp	r0, #0
 800f860:	f43f af2f 	beq.w	800f6c2 <_dtoa_r+0x47a>
 800f864:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f866:	1e6b      	subs	r3, r5, #1
 800f868:	930f      	str	r3, [sp, #60]	; 0x3c
 800f86a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f86e:	2b30      	cmp	r3, #48	; 0x30
 800f870:	d0f8      	beq.n	800f864 <_dtoa_r+0x61c>
 800f872:	46bb      	mov	fp, r7
 800f874:	e04a      	b.n	800f90c <_dtoa_r+0x6c4>
 800f876:	4b06      	ldr	r3, [pc, #24]	; (800f890 <_dtoa_r+0x648>)
 800f878:	f7f0 feee 	bl	8000658 <__aeabi_dmul>
 800f87c:	4680      	mov	r8, r0
 800f87e:	4689      	mov	r9, r1
 800f880:	e7bd      	b.n	800f7fe <_dtoa_r+0x5b6>
 800f882:	bf00      	nop
 800f884:	08013f30 	.word	0x08013f30
 800f888:	08013f08 	.word	0x08013f08
 800f88c:	3ff00000 	.word	0x3ff00000
 800f890:	40240000 	.word	0x40240000
 800f894:	401c0000 	.word	0x401c0000
 800f898:	40140000 	.word	0x40140000
 800f89c:	3fe00000 	.word	0x3fe00000
 800f8a0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f8a4:	9d00      	ldr	r5, [sp, #0]
 800f8a6:	4642      	mov	r2, r8
 800f8a8:	464b      	mov	r3, r9
 800f8aa:	4630      	mov	r0, r6
 800f8ac:	4639      	mov	r1, r7
 800f8ae:	f7f0 fffd 	bl	80008ac <__aeabi_ddiv>
 800f8b2:	f7f1 f981 	bl	8000bb8 <__aeabi_d2iz>
 800f8b6:	9001      	str	r0, [sp, #4]
 800f8b8:	f7f0 fe64 	bl	8000584 <__aeabi_i2d>
 800f8bc:	4642      	mov	r2, r8
 800f8be:	464b      	mov	r3, r9
 800f8c0:	f7f0 feca 	bl	8000658 <__aeabi_dmul>
 800f8c4:	4602      	mov	r2, r0
 800f8c6:	460b      	mov	r3, r1
 800f8c8:	4630      	mov	r0, r6
 800f8ca:	4639      	mov	r1, r7
 800f8cc:	f7f0 fd0c 	bl	80002e8 <__aeabi_dsub>
 800f8d0:	9e01      	ldr	r6, [sp, #4]
 800f8d2:	9f04      	ldr	r7, [sp, #16]
 800f8d4:	3630      	adds	r6, #48	; 0x30
 800f8d6:	f805 6b01 	strb.w	r6, [r5], #1
 800f8da:	9e00      	ldr	r6, [sp, #0]
 800f8dc:	1bae      	subs	r6, r5, r6
 800f8de:	42b7      	cmp	r7, r6
 800f8e0:	4602      	mov	r2, r0
 800f8e2:	460b      	mov	r3, r1
 800f8e4:	d134      	bne.n	800f950 <_dtoa_r+0x708>
 800f8e6:	f7f0 fd01 	bl	80002ec <__adddf3>
 800f8ea:	4642      	mov	r2, r8
 800f8ec:	464b      	mov	r3, r9
 800f8ee:	4606      	mov	r6, r0
 800f8f0:	460f      	mov	r7, r1
 800f8f2:	f7f1 f941 	bl	8000b78 <__aeabi_dcmpgt>
 800f8f6:	b9c8      	cbnz	r0, 800f92c <_dtoa_r+0x6e4>
 800f8f8:	4642      	mov	r2, r8
 800f8fa:	464b      	mov	r3, r9
 800f8fc:	4630      	mov	r0, r6
 800f8fe:	4639      	mov	r1, r7
 800f900:	f7f1 f912 	bl	8000b28 <__aeabi_dcmpeq>
 800f904:	b110      	cbz	r0, 800f90c <_dtoa_r+0x6c4>
 800f906:	9b01      	ldr	r3, [sp, #4]
 800f908:	07db      	lsls	r3, r3, #31
 800f90a:	d40f      	bmi.n	800f92c <_dtoa_r+0x6e4>
 800f90c:	4651      	mov	r1, sl
 800f90e:	4620      	mov	r0, r4
 800f910:	f000 fb18 	bl	800ff44 <_Bfree>
 800f914:	2300      	movs	r3, #0
 800f916:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f918:	702b      	strb	r3, [r5, #0]
 800f91a:	f10b 0301 	add.w	r3, fp, #1
 800f91e:	6013      	str	r3, [r2, #0]
 800f920:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f922:	2b00      	cmp	r3, #0
 800f924:	f43f ace2 	beq.w	800f2ec <_dtoa_r+0xa4>
 800f928:	601d      	str	r5, [r3, #0]
 800f92a:	e4df      	b.n	800f2ec <_dtoa_r+0xa4>
 800f92c:	465f      	mov	r7, fp
 800f92e:	462b      	mov	r3, r5
 800f930:	461d      	mov	r5, r3
 800f932:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f936:	2a39      	cmp	r2, #57	; 0x39
 800f938:	d106      	bne.n	800f948 <_dtoa_r+0x700>
 800f93a:	9a00      	ldr	r2, [sp, #0]
 800f93c:	429a      	cmp	r2, r3
 800f93e:	d1f7      	bne.n	800f930 <_dtoa_r+0x6e8>
 800f940:	9900      	ldr	r1, [sp, #0]
 800f942:	2230      	movs	r2, #48	; 0x30
 800f944:	3701      	adds	r7, #1
 800f946:	700a      	strb	r2, [r1, #0]
 800f948:	781a      	ldrb	r2, [r3, #0]
 800f94a:	3201      	adds	r2, #1
 800f94c:	701a      	strb	r2, [r3, #0]
 800f94e:	e790      	b.n	800f872 <_dtoa_r+0x62a>
 800f950:	4ba3      	ldr	r3, [pc, #652]	; (800fbe0 <_dtoa_r+0x998>)
 800f952:	2200      	movs	r2, #0
 800f954:	f7f0 fe80 	bl	8000658 <__aeabi_dmul>
 800f958:	2200      	movs	r2, #0
 800f95a:	2300      	movs	r3, #0
 800f95c:	4606      	mov	r6, r0
 800f95e:	460f      	mov	r7, r1
 800f960:	f7f1 f8e2 	bl	8000b28 <__aeabi_dcmpeq>
 800f964:	2800      	cmp	r0, #0
 800f966:	d09e      	beq.n	800f8a6 <_dtoa_r+0x65e>
 800f968:	e7d0      	b.n	800f90c <_dtoa_r+0x6c4>
 800f96a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f96c:	2a00      	cmp	r2, #0
 800f96e:	f000 80ca 	beq.w	800fb06 <_dtoa_r+0x8be>
 800f972:	9a07      	ldr	r2, [sp, #28]
 800f974:	2a01      	cmp	r2, #1
 800f976:	f300 80ad 	bgt.w	800fad4 <_dtoa_r+0x88c>
 800f97a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f97c:	2a00      	cmp	r2, #0
 800f97e:	f000 80a5 	beq.w	800facc <_dtoa_r+0x884>
 800f982:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f986:	9e08      	ldr	r6, [sp, #32]
 800f988:	9d05      	ldr	r5, [sp, #20]
 800f98a:	9a05      	ldr	r2, [sp, #20]
 800f98c:	441a      	add	r2, r3
 800f98e:	9205      	str	r2, [sp, #20]
 800f990:	9a06      	ldr	r2, [sp, #24]
 800f992:	2101      	movs	r1, #1
 800f994:	441a      	add	r2, r3
 800f996:	4620      	mov	r0, r4
 800f998:	9206      	str	r2, [sp, #24]
 800f99a:	f000 fb89 	bl	80100b0 <__i2b>
 800f99e:	4607      	mov	r7, r0
 800f9a0:	b165      	cbz	r5, 800f9bc <_dtoa_r+0x774>
 800f9a2:	9b06      	ldr	r3, [sp, #24]
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	dd09      	ble.n	800f9bc <_dtoa_r+0x774>
 800f9a8:	42ab      	cmp	r3, r5
 800f9aa:	9a05      	ldr	r2, [sp, #20]
 800f9ac:	bfa8      	it	ge
 800f9ae:	462b      	movge	r3, r5
 800f9b0:	1ad2      	subs	r2, r2, r3
 800f9b2:	9205      	str	r2, [sp, #20]
 800f9b4:	9a06      	ldr	r2, [sp, #24]
 800f9b6:	1aed      	subs	r5, r5, r3
 800f9b8:	1ad3      	subs	r3, r2, r3
 800f9ba:	9306      	str	r3, [sp, #24]
 800f9bc:	9b08      	ldr	r3, [sp, #32]
 800f9be:	b1f3      	cbz	r3, 800f9fe <_dtoa_r+0x7b6>
 800f9c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	f000 80a3 	beq.w	800fb0e <_dtoa_r+0x8c6>
 800f9c8:	2e00      	cmp	r6, #0
 800f9ca:	dd10      	ble.n	800f9ee <_dtoa_r+0x7a6>
 800f9cc:	4639      	mov	r1, r7
 800f9ce:	4632      	mov	r2, r6
 800f9d0:	4620      	mov	r0, r4
 800f9d2:	f000 fc2d 	bl	8010230 <__pow5mult>
 800f9d6:	4652      	mov	r2, sl
 800f9d8:	4601      	mov	r1, r0
 800f9da:	4607      	mov	r7, r0
 800f9dc:	4620      	mov	r0, r4
 800f9de:	f000 fb7d 	bl	80100dc <__multiply>
 800f9e2:	4651      	mov	r1, sl
 800f9e4:	4680      	mov	r8, r0
 800f9e6:	4620      	mov	r0, r4
 800f9e8:	f000 faac 	bl	800ff44 <_Bfree>
 800f9ec:	46c2      	mov	sl, r8
 800f9ee:	9b08      	ldr	r3, [sp, #32]
 800f9f0:	1b9a      	subs	r2, r3, r6
 800f9f2:	d004      	beq.n	800f9fe <_dtoa_r+0x7b6>
 800f9f4:	4651      	mov	r1, sl
 800f9f6:	4620      	mov	r0, r4
 800f9f8:	f000 fc1a 	bl	8010230 <__pow5mult>
 800f9fc:	4682      	mov	sl, r0
 800f9fe:	2101      	movs	r1, #1
 800fa00:	4620      	mov	r0, r4
 800fa02:	f000 fb55 	bl	80100b0 <__i2b>
 800fa06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	4606      	mov	r6, r0
 800fa0c:	f340 8081 	ble.w	800fb12 <_dtoa_r+0x8ca>
 800fa10:	461a      	mov	r2, r3
 800fa12:	4601      	mov	r1, r0
 800fa14:	4620      	mov	r0, r4
 800fa16:	f000 fc0b 	bl	8010230 <__pow5mult>
 800fa1a:	9b07      	ldr	r3, [sp, #28]
 800fa1c:	2b01      	cmp	r3, #1
 800fa1e:	4606      	mov	r6, r0
 800fa20:	dd7a      	ble.n	800fb18 <_dtoa_r+0x8d0>
 800fa22:	f04f 0800 	mov.w	r8, #0
 800fa26:	6933      	ldr	r3, [r6, #16]
 800fa28:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800fa2c:	6918      	ldr	r0, [r3, #16]
 800fa2e:	f000 faf1 	bl	8010014 <__hi0bits>
 800fa32:	f1c0 0020 	rsb	r0, r0, #32
 800fa36:	9b06      	ldr	r3, [sp, #24]
 800fa38:	4418      	add	r0, r3
 800fa3a:	f010 001f 	ands.w	r0, r0, #31
 800fa3e:	f000 8094 	beq.w	800fb6a <_dtoa_r+0x922>
 800fa42:	f1c0 0320 	rsb	r3, r0, #32
 800fa46:	2b04      	cmp	r3, #4
 800fa48:	f340 8085 	ble.w	800fb56 <_dtoa_r+0x90e>
 800fa4c:	9b05      	ldr	r3, [sp, #20]
 800fa4e:	f1c0 001c 	rsb	r0, r0, #28
 800fa52:	4403      	add	r3, r0
 800fa54:	9305      	str	r3, [sp, #20]
 800fa56:	9b06      	ldr	r3, [sp, #24]
 800fa58:	4403      	add	r3, r0
 800fa5a:	4405      	add	r5, r0
 800fa5c:	9306      	str	r3, [sp, #24]
 800fa5e:	9b05      	ldr	r3, [sp, #20]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	dd05      	ble.n	800fa70 <_dtoa_r+0x828>
 800fa64:	4651      	mov	r1, sl
 800fa66:	461a      	mov	r2, r3
 800fa68:	4620      	mov	r0, r4
 800fa6a:	f000 fc3b 	bl	80102e4 <__lshift>
 800fa6e:	4682      	mov	sl, r0
 800fa70:	9b06      	ldr	r3, [sp, #24]
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	dd05      	ble.n	800fa82 <_dtoa_r+0x83a>
 800fa76:	4631      	mov	r1, r6
 800fa78:	461a      	mov	r2, r3
 800fa7a:	4620      	mov	r0, r4
 800fa7c:	f000 fc32 	bl	80102e4 <__lshift>
 800fa80:	4606      	mov	r6, r0
 800fa82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d072      	beq.n	800fb6e <_dtoa_r+0x926>
 800fa88:	4631      	mov	r1, r6
 800fa8a:	4650      	mov	r0, sl
 800fa8c:	f000 fc96 	bl	80103bc <__mcmp>
 800fa90:	2800      	cmp	r0, #0
 800fa92:	da6c      	bge.n	800fb6e <_dtoa_r+0x926>
 800fa94:	2300      	movs	r3, #0
 800fa96:	4651      	mov	r1, sl
 800fa98:	220a      	movs	r2, #10
 800fa9a:	4620      	mov	r0, r4
 800fa9c:	f000 fa74 	bl	800ff88 <__multadd>
 800faa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800faa2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800faa6:	4682      	mov	sl, r0
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	f000 81b0 	beq.w	800fe0e <_dtoa_r+0xbc6>
 800faae:	2300      	movs	r3, #0
 800fab0:	4639      	mov	r1, r7
 800fab2:	220a      	movs	r2, #10
 800fab4:	4620      	mov	r0, r4
 800fab6:	f000 fa67 	bl	800ff88 <__multadd>
 800faba:	9b01      	ldr	r3, [sp, #4]
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	4607      	mov	r7, r0
 800fac0:	f300 8096 	bgt.w	800fbf0 <_dtoa_r+0x9a8>
 800fac4:	9b07      	ldr	r3, [sp, #28]
 800fac6:	2b02      	cmp	r3, #2
 800fac8:	dc59      	bgt.n	800fb7e <_dtoa_r+0x936>
 800faca:	e091      	b.n	800fbf0 <_dtoa_r+0x9a8>
 800facc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800face:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fad2:	e758      	b.n	800f986 <_dtoa_r+0x73e>
 800fad4:	9b04      	ldr	r3, [sp, #16]
 800fad6:	1e5e      	subs	r6, r3, #1
 800fad8:	9b08      	ldr	r3, [sp, #32]
 800fada:	42b3      	cmp	r3, r6
 800fadc:	bfbf      	itttt	lt
 800fade:	9b08      	ldrlt	r3, [sp, #32]
 800fae0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800fae2:	9608      	strlt	r6, [sp, #32]
 800fae4:	1af3      	sublt	r3, r6, r3
 800fae6:	bfb4      	ite	lt
 800fae8:	18d2      	addlt	r2, r2, r3
 800faea:	1b9e      	subge	r6, r3, r6
 800faec:	9b04      	ldr	r3, [sp, #16]
 800faee:	bfbc      	itt	lt
 800faf0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800faf2:	2600      	movlt	r6, #0
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	bfb7      	itett	lt
 800faf8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800fafc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800fb00:	1a9d      	sublt	r5, r3, r2
 800fb02:	2300      	movlt	r3, #0
 800fb04:	e741      	b.n	800f98a <_dtoa_r+0x742>
 800fb06:	9e08      	ldr	r6, [sp, #32]
 800fb08:	9d05      	ldr	r5, [sp, #20]
 800fb0a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800fb0c:	e748      	b.n	800f9a0 <_dtoa_r+0x758>
 800fb0e:	9a08      	ldr	r2, [sp, #32]
 800fb10:	e770      	b.n	800f9f4 <_dtoa_r+0x7ac>
 800fb12:	9b07      	ldr	r3, [sp, #28]
 800fb14:	2b01      	cmp	r3, #1
 800fb16:	dc19      	bgt.n	800fb4c <_dtoa_r+0x904>
 800fb18:	9b02      	ldr	r3, [sp, #8]
 800fb1a:	b9bb      	cbnz	r3, 800fb4c <_dtoa_r+0x904>
 800fb1c:	9b03      	ldr	r3, [sp, #12]
 800fb1e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fb22:	b99b      	cbnz	r3, 800fb4c <_dtoa_r+0x904>
 800fb24:	9b03      	ldr	r3, [sp, #12]
 800fb26:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fb2a:	0d1b      	lsrs	r3, r3, #20
 800fb2c:	051b      	lsls	r3, r3, #20
 800fb2e:	b183      	cbz	r3, 800fb52 <_dtoa_r+0x90a>
 800fb30:	9b05      	ldr	r3, [sp, #20]
 800fb32:	3301      	adds	r3, #1
 800fb34:	9305      	str	r3, [sp, #20]
 800fb36:	9b06      	ldr	r3, [sp, #24]
 800fb38:	3301      	adds	r3, #1
 800fb3a:	9306      	str	r3, [sp, #24]
 800fb3c:	f04f 0801 	mov.w	r8, #1
 800fb40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	f47f af6f 	bne.w	800fa26 <_dtoa_r+0x7de>
 800fb48:	2001      	movs	r0, #1
 800fb4a:	e774      	b.n	800fa36 <_dtoa_r+0x7ee>
 800fb4c:	f04f 0800 	mov.w	r8, #0
 800fb50:	e7f6      	b.n	800fb40 <_dtoa_r+0x8f8>
 800fb52:	4698      	mov	r8, r3
 800fb54:	e7f4      	b.n	800fb40 <_dtoa_r+0x8f8>
 800fb56:	d082      	beq.n	800fa5e <_dtoa_r+0x816>
 800fb58:	9a05      	ldr	r2, [sp, #20]
 800fb5a:	331c      	adds	r3, #28
 800fb5c:	441a      	add	r2, r3
 800fb5e:	9205      	str	r2, [sp, #20]
 800fb60:	9a06      	ldr	r2, [sp, #24]
 800fb62:	441a      	add	r2, r3
 800fb64:	441d      	add	r5, r3
 800fb66:	9206      	str	r2, [sp, #24]
 800fb68:	e779      	b.n	800fa5e <_dtoa_r+0x816>
 800fb6a:	4603      	mov	r3, r0
 800fb6c:	e7f4      	b.n	800fb58 <_dtoa_r+0x910>
 800fb6e:	9b04      	ldr	r3, [sp, #16]
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	dc37      	bgt.n	800fbe4 <_dtoa_r+0x99c>
 800fb74:	9b07      	ldr	r3, [sp, #28]
 800fb76:	2b02      	cmp	r3, #2
 800fb78:	dd34      	ble.n	800fbe4 <_dtoa_r+0x99c>
 800fb7a:	9b04      	ldr	r3, [sp, #16]
 800fb7c:	9301      	str	r3, [sp, #4]
 800fb7e:	9b01      	ldr	r3, [sp, #4]
 800fb80:	b963      	cbnz	r3, 800fb9c <_dtoa_r+0x954>
 800fb82:	4631      	mov	r1, r6
 800fb84:	2205      	movs	r2, #5
 800fb86:	4620      	mov	r0, r4
 800fb88:	f000 f9fe 	bl	800ff88 <__multadd>
 800fb8c:	4601      	mov	r1, r0
 800fb8e:	4606      	mov	r6, r0
 800fb90:	4650      	mov	r0, sl
 800fb92:	f000 fc13 	bl	80103bc <__mcmp>
 800fb96:	2800      	cmp	r0, #0
 800fb98:	f73f adbb 	bgt.w	800f712 <_dtoa_r+0x4ca>
 800fb9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fb9e:	9d00      	ldr	r5, [sp, #0]
 800fba0:	ea6f 0b03 	mvn.w	fp, r3
 800fba4:	f04f 0800 	mov.w	r8, #0
 800fba8:	4631      	mov	r1, r6
 800fbaa:	4620      	mov	r0, r4
 800fbac:	f000 f9ca 	bl	800ff44 <_Bfree>
 800fbb0:	2f00      	cmp	r7, #0
 800fbb2:	f43f aeab 	beq.w	800f90c <_dtoa_r+0x6c4>
 800fbb6:	f1b8 0f00 	cmp.w	r8, #0
 800fbba:	d005      	beq.n	800fbc8 <_dtoa_r+0x980>
 800fbbc:	45b8      	cmp	r8, r7
 800fbbe:	d003      	beq.n	800fbc8 <_dtoa_r+0x980>
 800fbc0:	4641      	mov	r1, r8
 800fbc2:	4620      	mov	r0, r4
 800fbc4:	f000 f9be 	bl	800ff44 <_Bfree>
 800fbc8:	4639      	mov	r1, r7
 800fbca:	4620      	mov	r0, r4
 800fbcc:	f000 f9ba 	bl	800ff44 <_Bfree>
 800fbd0:	e69c      	b.n	800f90c <_dtoa_r+0x6c4>
 800fbd2:	2600      	movs	r6, #0
 800fbd4:	4637      	mov	r7, r6
 800fbd6:	e7e1      	b.n	800fb9c <_dtoa_r+0x954>
 800fbd8:	46bb      	mov	fp, r7
 800fbda:	4637      	mov	r7, r6
 800fbdc:	e599      	b.n	800f712 <_dtoa_r+0x4ca>
 800fbde:	bf00      	nop
 800fbe0:	40240000 	.word	0x40240000
 800fbe4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	f000 80c8 	beq.w	800fd7c <_dtoa_r+0xb34>
 800fbec:	9b04      	ldr	r3, [sp, #16]
 800fbee:	9301      	str	r3, [sp, #4]
 800fbf0:	2d00      	cmp	r5, #0
 800fbf2:	dd05      	ble.n	800fc00 <_dtoa_r+0x9b8>
 800fbf4:	4639      	mov	r1, r7
 800fbf6:	462a      	mov	r2, r5
 800fbf8:	4620      	mov	r0, r4
 800fbfa:	f000 fb73 	bl	80102e4 <__lshift>
 800fbfe:	4607      	mov	r7, r0
 800fc00:	f1b8 0f00 	cmp.w	r8, #0
 800fc04:	d05b      	beq.n	800fcbe <_dtoa_r+0xa76>
 800fc06:	6879      	ldr	r1, [r7, #4]
 800fc08:	4620      	mov	r0, r4
 800fc0a:	f000 f95b 	bl	800fec4 <_Balloc>
 800fc0e:	4605      	mov	r5, r0
 800fc10:	b928      	cbnz	r0, 800fc1e <_dtoa_r+0x9d6>
 800fc12:	4b83      	ldr	r3, [pc, #524]	; (800fe20 <_dtoa_r+0xbd8>)
 800fc14:	4602      	mov	r2, r0
 800fc16:	f240 21ef 	movw	r1, #751	; 0x2ef
 800fc1a:	f7ff bb2e 	b.w	800f27a <_dtoa_r+0x32>
 800fc1e:	693a      	ldr	r2, [r7, #16]
 800fc20:	3202      	adds	r2, #2
 800fc22:	0092      	lsls	r2, r2, #2
 800fc24:	f107 010c 	add.w	r1, r7, #12
 800fc28:	300c      	adds	r0, #12
 800fc2a:	f7ff fa6e 	bl	800f10a <memcpy>
 800fc2e:	2201      	movs	r2, #1
 800fc30:	4629      	mov	r1, r5
 800fc32:	4620      	mov	r0, r4
 800fc34:	f000 fb56 	bl	80102e4 <__lshift>
 800fc38:	9b00      	ldr	r3, [sp, #0]
 800fc3a:	3301      	adds	r3, #1
 800fc3c:	9304      	str	r3, [sp, #16]
 800fc3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fc42:	4413      	add	r3, r2
 800fc44:	9308      	str	r3, [sp, #32]
 800fc46:	9b02      	ldr	r3, [sp, #8]
 800fc48:	f003 0301 	and.w	r3, r3, #1
 800fc4c:	46b8      	mov	r8, r7
 800fc4e:	9306      	str	r3, [sp, #24]
 800fc50:	4607      	mov	r7, r0
 800fc52:	9b04      	ldr	r3, [sp, #16]
 800fc54:	4631      	mov	r1, r6
 800fc56:	3b01      	subs	r3, #1
 800fc58:	4650      	mov	r0, sl
 800fc5a:	9301      	str	r3, [sp, #4]
 800fc5c:	f7ff fa6a 	bl	800f134 <quorem>
 800fc60:	4641      	mov	r1, r8
 800fc62:	9002      	str	r0, [sp, #8]
 800fc64:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800fc68:	4650      	mov	r0, sl
 800fc6a:	f000 fba7 	bl	80103bc <__mcmp>
 800fc6e:	463a      	mov	r2, r7
 800fc70:	9005      	str	r0, [sp, #20]
 800fc72:	4631      	mov	r1, r6
 800fc74:	4620      	mov	r0, r4
 800fc76:	f000 fbbd 	bl	80103f4 <__mdiff>
 800fc7a:	68c2      	ldr	r2, [r0, #12]
 800fc7c:	4605      	mov	r5, r0
 800fc7e:	bb02      	cbnz	r2, 800fcc2 <_dtoa_r+0xa7a>
 800fc80:	4601      	mov	r1, r0
 800fc82:	4650      	mov	r0, sl
 800fc84:	f000 fb9a 	bl	80103bc <__mcmp>
 800fc88:	4602      	mov	r2, r0
 800fc8a:	4629      	mov	r1, r5
 800fc8c:	4620      	mov	r0, r4
 800fc8e:	9209      	str	r2, [sp, #36]	; 0x24
 800fc90:	f000 f958 	bl	800ff44 <_Bfree>
 800fc94:	9b07      	ldr	r3, [sp, #28]
 800fc96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fc98:	9d04      	ldr	r5, [sp, #16]
 800fc9a:	ea43 0102 	orr.w	r1, r3, r2
 800fc9e:	9b06      	ldr	r3, [sp, #24]
 800fca0:	4319      	orrs	r1, r3
 800fca2:	d110      	bne.n	800fcc6 <_dtoa_r+0xa7e>
 800fca4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800fca8:	d029      	beq.n	800fcfe <_dtoa_r+0xab6>
 800fcaa:	9b05      	ldr	r3, [sp, #20]
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	dd02      	ble.n	800fcb6 <_dtoa_r+0xa6e>
 800fcb0:	9b02      	ldr	r3, [sp, #8]
 800fcb2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800fcb6:	9b01      	ldr	r3, [sp, #4]
 800fcb8:	f883 9000 	strb.w	r9, [r3]
 800fcbc:	e774      	b.n	800fba8 <_dtoa_r+0x960>
 800fcbe:	4638      	mov	r0, r7
 800fcc0:	e7ba      	b.n	800fc38 <_dtoa_r+0x9f0>
 800fcc2:	2201      	movs	r2, #1
 800fcc4:	e7e1      	b.n	800fc8a <_dtoa_r+0xa42>
 800fcc6:	9b05      	ldr	r3, [sp, #20]
 800fcc8:	2b00      	cmp	r3, #0
 800fcca:	db04      	blt.n	800fcd6 <_dtoa_r+0xa8e>
 800fccc:	9907      	ldr	r1, [sp, #28]
 800fcce:	430b      	orrs	r3, r1
 800fcd0:	9906      	ldr	r1, [sp, #24]
 800fcd2:	430b      	orrs	r3, r1
 800fcd4:	d120      	bne.n	800fd18 <_dtoa_r+0xad0>
 800fcd6:	2a00      	cmp	r2, #0
 800fcd8:	dded      	ble.n	800fcb6 <_dtoa_r+0xa6e>
 800fcda:	4651      	mov	r1, sl
 800fcdc:	2201      	movs	r2, #1
 800fcde:	4620      	mov	r0, r4
 800fce0:	f000 fb00 	bl	80102e4 <__lshift>
 800fce4:	4631      	mov	r1, r6
 800fce6:	4682      	mov	sl, r0
 800fce8:	f000 fb68 	bl	80103bc <__mcmp>
 800fcec:	2800      	cmp	r0, #0
 800fcee:	dc03      	bgt.n	800fcf8 <_dtoa_r+0xab0>
 800fcf0:	d1e1      	bne.n	800fcb6 <_dtoa_r+0xa6e>
 800fcf2:	f019 0f01 	tst.w	r9, #1
 800fcf6:	d0de      	beq.n	800fcb6 <_dtoa_r+0xa6e>
 800fcf8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800fcfc:	d1d8      	bne.n	800fcb0 <_dtoa_r+0xa68>
 800fcfe:	9a01      	ldr	r2, [sp, #4]
 800fd00:	2339      	movs	r3, #57	; 0x39
 800fd02:	7013      	strb	r3, [r2, #0]
 800fd04:	462b      	mov	r3, r5
 800fd06:	461d      	mov	r5, r3
 800fd08:	3b01      	subs	r3, #1
 800fd0a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800fd0e:	2a39      	cmp	r2, #57	; 0x39
 800fd10:	d06c      	beq.n	800fdec <_dtoa_r+0xba4>
 800fd12:	3201      	adds	r2, #1
 800fd14:	701a      	strb	r2, [r3, #0]
 800fd16:	e747      	b.n	800fba8 <_dtoa_r+0x960>
 800fd18:	2a00      	cmp	r2, #0
 800fd1a:	dd07      	ble.n	800fd2c <_dtoa_r+0xae4>
 800fd1c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800fd20:	d0ed      	beq.n	800fcfe <_dtoa_r+0xab6>
 800fd22:	9a01      	ldr	r2, [sp, #4]
 800fd24:	f109 0301 	add.w	r3, r9, #1
 800fd28:	7013      	strb	r3, [r2, #0]
 800fd2a:	e73d      	b.n	800fba8 <_dtoa_r+0x960>
 800fd2c:	9b04      	ldr	r3, [sp, #16]
 800fd2e:	9a08      	ldr	r2, [sp, #32]
 800fd30:	f803 9c01 	strb.w	r9, [r3, #-1]
 800fd34:	4293      	cmp	r3, r2
 800fd36:	d043      	beq.n	800fdc0 <_dtoa_r+0xb78>
 800fd38:	4651      	mov	r1, sl
 800fd3a:	2300      	movs	r3, #0
 800fd3c:	220a      	movs	r2, #10
 800fd3e:	4620      	mov	r0, r4
 800fd40:	f000 f922 	bl	800ff88 <__multadd>
 800fd44:	45b8      	cmp	r8, r7
 800fd46:	4682      	mov	sl, r0
 800fd48:	f04f 0300 	mov.w	r3, #0
 800fd4c:	f04f 020a 	mov.w	r2, #10
 800fd50:	4641      	mov	r1, r8
 800fd52:	4620      	mov	r0, r4
 800fd54:	d107      	bne.n	800fd66 <_dtoa_r+0xb1e>
 800fd56:	f000 f917 	bl	800ff88 <__multadd>
 800fd5a:	4680      	mov	r8, r0
 800fd5c:	4607      	mov	r7, r0
 800fd5e:	9b04      	ldr	r3, [sp, #16]
 800fd60:	3301      	adds	r3, #1
 800fd62:	9304      	str	r3, [sp, #16]
 800fd64:	e775      	b.n	800fc52 <_dtoa_r+0xa0a>
 800fd66:	f000 f90f 	bl	800ff88 <__multadd>
 800fd6a:	4639      	mov	r1, r7
 800fd6c:	4680      	mov	r8, r0
 800fd6e:	2300      	movs	r3, #0
 800fd70:	220a      	movs	r2, #10
 800fd72:	4620      	mov	r0, r4
 800fd74:	f000 f908 	bl	800ff88 <__multadd>
 800fd78:	4607      	mov	r7, r0
 800fd7a:	e7f0      	b.n	800fd5e <_dtoa_r+0xb16>
 800fd7c:	9b04      	ldr	r3, [sp, #16]
 800fd7e:	9301      	str	r3, [sp, #4]
 800fd80:	9d00      	ldr	r5, [sp, #0]
 800fd82:	4631      	mov	r1, r6
 800fd84:	4650      	mov	r0, sl
 800fd86:	f7ff f9d5 	bl	800f134 <quorem>
 800fd8a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800fd8e:	9b00      	ldr	r3, [sp, #0]
 800fd90:	f805 9b01 	strb.w	r9, [r5], #1
 800fd94:	1aea      	subs	r2, r5, r3
 800fd96:	9b01      	ldr	r3, [sp, #4]
 800fd98:	4293      	cmp	r3, r2
 800fd9a:	dd07      	ble.n	800fdac <_dtoa_r+0xb64>
 800fd9c:	4651      	mov	r1, sl
 800fd9e:	2300      	movs	r3, #0
 800fda0:	220a      	movs	r2, #10
 800fda2:	4620      	mov	r0, r4
 800fda4:	f000 f8f0 	bl	800ff88 <__multadd>
 800fda8:	4682      	mov	sl, r0
 800fdaa:	e7ea      	b.n	800fd82 <_dtoa_r+0xb3a>
 800fdac:	9b01      	ldr	r3, [sp, #4]
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	bfc8      	it	gt
 800fdb2:	461d      	movgt	r5, r3
 800fdb4:	9b00      	ldr	r3, [sp, #0]
 800fdb6:	bfd8      	it	le
 800fdb8:	2501      	movle	r5, #1
 800fdba:	441d      	add	r5, r3
 800fdbc:	f04f 0800 	mov.w	r8, #0
 800fdc0:	4651      	mov	r1, sl
 800fdc2:	2201      	movs	r2, #1
 800fdc4:	4620      	mov	r0, r4
 800fdc6:	f000 fa8d 	bl	80102e4 <__lshift>
 800fdca:	4631      	mov	r1, r6
 800fdcc:	4682      	mov	sl, r0
 800fdce:	f000 faf5 	bl	80103bc <__mcmp>
 800fdd2:	2800      	cmp	r0, #0
 800fdd4:	dc96      	bgt.n	800fd04 <_dtoa_r+0xabc>
 800fdd6:	d102      	bne.n	800fdde <_dtoa_r+0xb96>
 800fdd8:	f019 0f01 	tst.w	r9, #1
 800fddc:	d192      	bne.n	800fd04 <_dtoa_r+0xabc>
 800fdde:	462b      	mov	r3, r5
 800fde0:	461d      	mov	r5, r3
 800fde2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fde6:	2a30      	cmp	r2, #48	; 0x30
 800fde8:	d0fa      	beq.n	800fde0 <_dtoa_r+0xb98>
 800fdea:	e6dd      	b.n	800fba8 <_dtoa_r+0x960>
 800fdec:	9a00      	ldr	r2, [sp, #0]
 800fdee:	429a      	cmp	r2, r3
 800fdf0:	d189      	bne.n	800fd06 <_dtoa_r+0xabe>
 800fdf2:	f10b 0b01 	add.w	fp, fp, #1
 800fdf6:	2331      	movs	r3, #49	; 0x31
 800fdf8:	e796      	b.n	800fd28 <_dtoa_r+0xae0>
 800fdfa:	4b0a      	ldr	r3, [pc, #40]	; (800fe24 <_dtoa_r+0xbdc>)
 800fdfc:	f7ff ba99 	b.w	800f332 <_dtoa_r+0xea>
 800fe00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	f47f aa6d 	bne.w	800f2e2 <_dtoa_r+0x9a>
 800fe08:	4b07      	ldr	r3, [pc, #28]	; (800fe28 <_dtoa_r+0xbe0>)
 800fe0a:	f7ff ba92 	b.w	800f332 <_dtoa_r+0xea>
 800fe0e:	9b01      	ldr	r3, [sp, #4]
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	dcb5      	bgt.n	800fd80 <_dtoa_r+0xb38>
 800fe14:	9b07      	ldr	r3, [sp, #28]
 800fe16:	2b02      	cmp	r3, #2
 800fe18:	f73f aeb1 	bgt.w	800fb7e <_dtoa_r+0x936>
 800fe1c:	e7b0      	b.n	800fd80 <_dtoa_r+0xb38>
 800fe1e:	bf00      	nop
 800fe20:	08013e98 	.word	0x08013e98
 800fe24:	08013df8 	.word	0x08013df8
 800fe28:	08013e1c 	.word	0x08013e1c

0800fe2c <_free_r>:
 800fe2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fe2e:	2900      	cmp	r1, #0
 800fe30:	d044      	beq.n	800febc <_free_r+0x90>
 800fe32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fe36:	9001      	str	r0, [sp, #4]
 800fe38:	2b00      	cmp	r3, #0
 800fe3a:	f1a1 0404 	sub.w	r4, r1, #4
 800fe3e:	bfb8      	it	lt
 800fe40:	18e4      	addlt	r4, r4, r3
 800fe42:	f7fe fb2f 	bl	800e4a4 <__malloc_lock>
 800fe46:	4a1e      	ldr	r2, [pc, #120]	; (800fec0 <_free_r+0x94>)
 800fe48:	9801      	ldr	r0, [sp, #4]
 800fe4a:	6813      	ldr	r3, [r2, #0]
 800fe4c:	b933      	cbnz	r3, 800fe5c <_free_r+0x30>
 800fe4e:	6063      	str	r3, [r4, #4]
 800fe50:	6014      	str	r4, [r2, #0]
 800fe52:	b003      	add	sp, #12
 800fe54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fe58:	f7fe bb2a 	b.w	800e4b0 <__malloc_unlock>
 800fe5c:	42a3      	cmp	r3, r4
 800fe5e:	d908      	bls.n	800fe72 <_free_r+0x46>
 800fe60:	6825      	ldr	r5, [r4, #0]
 800fe62:	1961      	adds	r1, r4, r5
 800fe64:	428b      	cmp	r3, r1
 800fe66:	bf01      	itttt	eq
 800fe68:	6819      	ldreq	r1, [r3, #0]
 800fe6a:	685b      	ldreq	r3, [r3, #4]
 800fe6c:	1949      	addeq	r1, r1, r5
 800fe6e:	6021      	streq	r1, [r4, #0]
 800fe70:	e7ed      	b.n	800fe4e <_free_r+0x22>
 800fe72:	461a      	mov	r2, r3
 800fe74:	685b      	ldr	r3, [r3, #4]
 800fe76:	b10b      	cbz	r3, 800fe7c <_free_r+0x50>
 800fe78:	42a3      	cmp	r3, r4
 800fe7a:	d9fa      	bls.n	800fe72 <_free_r+0x46>
 800fe7c:	6811      	ldr	r1, [r2, #0]
 800fe7e:	1855      	adds	r5, r2, r1
 800fe80:	42a5      	cmp	r5, r4
 800fe82:	d10b      	bne.n	800fe9c <_free_r+0x70>
 800fe84:	6824      	ldr	r4, [r4, #0]
 800fe86:	4421      	add	r1, r4
 800fe88:	1854      	adds	r4, r2, r1
 800fe8a:	42a3      	cmp	r3, r4
 800fe8c:	6011      	str	r1, [r2, #0]
 800fe8e:	d1e0      	bne.n	800fe52 <_free_r+0x26>
 800fe90:	681c      	ldr	r4, [r3, #0]
 800fe92:	685b      	ldr	r3, [r3, #4]
 800fe94:	6053      	str	r3, [r2, #4]
 800fe96:	440c      	add	r4, r1
 800fe98:	6014      	str	r4, [r2, #0]
 800fe9a:	e7da      	b.n	800fe52 <_free_r+0x26>
 800fe9c:	d902      	bls.n	800fea4 <_free_r+0x78>
 800fe9e:	230c      	movs	r3, #12
 800fea0:	6003      	str	r3, [r0, #0]
 800fea2:	e7d6      	b.n	800fe52 <_free_r+0x26>
 800fea4:	6825      	ldr	r5, [r4, #0]
 800fea6:	1961      	adds	r1, r4, r5
 800fea8:	428b      	cmp	r3, r1
 800feaa:	bf04      	itt	eq
 800feac:	6819      	ldreq	r1, [r3, #0]
 800feae:	685b      	ldreq	r3, [r3, #4]
 800feb0:	6063      	str	r3, [r4, #4]
 800feb2:	bf04      	itt	eq
 800feb4:	1949      	addeq	r1, r1, r5
 800feb6:	6021      	streq	r1, [r4, #0]
 800feb8:	6054      	str	r4, [r2, #4]
 800feba:	e7ca      	b.n	800fe52 <_free_r+0x26>
 800febc:	b003      	add	sp, #12
 800febe:	bd30      	pop	{r4, r5, pc}
 800fec0:	200006c8 	.word	0x200006c8

0800fec4 <_Balloc>:
 800fec4:	b570      	push	{r4, r5, r6, lr}
 800fec6:	69c6      	ldr	r6, [r0, #28]
 800fec8:	4604      	mov	r4, r0
 800feca:	460d      	mov	r5, r1
 800fecc:	b976      	cbnz	r6, 800feec <_Balloc+0x28>
 800fece:	2010      	movs	r0, #16
 800fed0:	f7fe fa38 	bl	800e344 <malloc>
 800fed4:	4602      	mov	r2, r0
 800fed6:	61e0      	str	r0, [r4, #28]
 800fed8:	b920      	cbnz	r0, 800fee4 <_Balloc+0x20>
 800feda:	4b18      	ldr	r3, [pc, #96]	; (800ff3c <_Balloc+0x78>)
 800fedc:	4818      	ldr	r0, [pc, #96]	; (800ff40 <_Balloc+0x7c>)
 800fede:	216b      	movs	r1, #107	; 0x6b
 800fee0:	f7fe fa12 	bl	800e308 <__assert_func>
 800fee4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fee8:	6006      	str	r6, [r0, #0]
 800feea:	60c6      	str	r6, [r0, #12]
 800feec:	69e6      	ldr	r6, [r4, #28]
 800feee:	68f3      	ldr	r3, [r6, #12]
 800fef0:	b183      	cbz	r3, 800ff14 <_Balloc+0x50>
 800fef2:	69e3      	ldr	r3, [r4, #28]
 800fef4:	68db      	ldr	r3, [r3, #12]
 800fef6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fefa:	b9b8      	cbnz	r0, 800ff2c <_Balloc+0x68>
 800fefc:	2101      	movs	r1, #1
 800fefe:	fa01 f605 	lsl.w	r6, r1, r5
 800ff02:	1d72      	adds	r2, r6, #5
 800ff04:	0092      	lsls	r2, r2, #2
 800ff06:	4620      	mov	r0, r4
 800ff08:	f000 fe24 	bl	8010b54 <_calloc_r>
 800ff0c:	b160      	cbz	r0, 800ff28 <_Balloc+0x64>
 800ff0e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ff12:	e00e      	b.n	800ff32 <_Balloc+0x6e>
 800ff14:	2221      	movs	r2, #33	; 0x21
 800ff16:	2104      	movs	r1, #4
 800ff18:	4620      	mov	r0, r4
 800ff1a:	f000 fe1b 	bl	8010b54 <_calloc_r>
 800ff1e:	69e3      	ldr	r3, [r4, #28]
 800ff20:	60f0      	str	r0, [r6, #12]
 800ff22:	68db      	ldr	r3, [r3, #12]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d1e4      	bne.n	800fef2 <_Balloc+0x2e>
 800ff28:	2000      	movs	r0, #0
 800ff2a:	bd70      	pop	{r4, r5, r6, pc}
 800ff2c:	6802      	ldr	r2, [r0, #0]
 800ff2e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ff32:	2300      	movs	r3, #0
 800ff34:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ff38:	e7f7      	b.n	800ff2a <_Balloc+0x66>
 800ff3a:	bf00      	nop
 800ff3c:	08013e29 	.word	0x08013e29
 800ff40:	08013ea9 	.word	0x08013ea9

0800ff44 <_Bfree>:
 800ff44:	b570      	push	{r4, r5, r6, lr}
 800ff46:	69c6      	ldr	r6, [r0, #28]
 800ff48:	4605      	mov	r5, r0
 800ff4a:	460c      	mov	r4, r1
 800ff4c:	b976      	cbnz	r6, 800ff6c <_Bfree+0x28>
 800ff4e:	2010      	movs	r0, #16
 800ff50:	f7fe f9f8 	bl	800e344 <malloc>
 800ff54:	4602      	mov	r2, r0
 800ff56:	61e8      	str	r0, [r5, #28]
 800ff58:	b920      	cbnz	r0, 800ff64 <_Bfree+0x20>
 800ff5a:	4b09      	ldr	r3, [pc, #36]	; (800ff80 <_Bfree+0x3c>)
 800ff5c:	4809      	ldr	r0, [pc, #36]	; (800ff84 <_Bfree+0x40>)
 800ff5e:	218f      	movs	r1, #143	; 0x8f
 800ff60:	f7fe f9d2 	bl	800e308 <__assert_func>
 800ff64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ff68:	6006      	str	r6, [r0, #0]
 800ff6a:	60c6      	str	r6, [r0, #12]
 800ff6c:	b13c      	cbz	r4, 800ff7e <_Bfree+0x3a>
 800ff6e:	69eb      	ldr	r3, [r5, #28]
 800ff70:	6862      	ldr	r2, [r4, #4]
 800ff72:	68db      	ldr	r3, [r3, #12]
 800ff74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ff78:	6021      	str	r1, [r4, #0]
 800ff7a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ff7e:	bd70      	pop	{r4, r5, r6, pc}
 800ff80:	08013e29 	.word	0x08013e29
 800ff84:	08013ea9 	.word	0x08013ea9

0800ff88 <__multadd>:
 800ff88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff8c:	690d      	ldr	r5, [r1, #16]
 800ff8e:	4607      	mov	r7, r0
 800ff90:	460c      	mov	r4, r1
 800ff92:	461e      	mov	r6, r3
 800ff94:	f101 0c14 	add.w	ip, r1, #20
 800ff98:	2000      	movs	r0, #0
 800ff9a:	f8dc 3000 	ldr.w	r3, [ip]
 800ff9e:	b299      	uxth	r1, r3
 800ffa0:	fb02 6101 	mla	r1, r2, r1, r6
 800ffa4:	0c1e      	lsrs	r6, r3, #16
 800ffa6:	0c0b      	lsrs	r3, r1, #16
 800ffa8:	fb02 3306 	mla	r3, r2, r6, r3
 800ffac:	b289      	uxth	r1, r1
 800ffae:	3001      	adds	r0, #1
 800ffb0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ffb4:	4285      	cmp	r5, r0
 800ffb6:	f84c 1b04 	str.w	r1, [ip], #4
 800ffba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ffbe:	dcec      	bgt.n	800ff9a <__multadd+0x12>
 800ffc0:	b30e      	cbz	r6, 8010006 <__multadd+0x7e>
 800ffc2:	68a3      	ldr	r3, [r4, #8]
 800ffc4:	42ab      	cmp	r3, r5
 800ffc6:	dc19      	bgt.n	800fffc <__multadd+0x74>
 800ffc8:	6861      	ldr	r1, [r4, #4]
 800ffca:	4638      	mov	r0, r7
 800ffcc:	3101      	adds	r1, #1
 800ffce:	f7ff ff79 	bl	800fec4 <_Balloc>
 800ffd2:	4680      	mov	r8, r0
 800ffd4:	b928      	cbnz	r0, 800ffe2 <__multadd+0x5a>
 800ffd6:	4602      	mov	r2, r0
 800ffd8:	4b0c      	ldr	r3, [pc, #48]	; (801000c <__multadd+0x84>)
 800ffda:	480d      	ldr	r0, [pc, #52]	; (8010010 <__multadd+0x88>)
 800ffdc:	21ba      	movs	r1, #186	; 0xba
 800ffde:	f7fe f993 	bl	800e308 <__assert_func>
 800ffe2:	6922      	ldr	r2, [r4, #16]
 800ffe4:	3202      	adds	r2, #2
 800ffe6:	f104 010c 	add.w	r1, r4, #12
 800ffea:	0092      	lsls	r2, r2, #2
 800ffec:	300c      	adds	r0, #12
 800ffee:	f7ff f88c 	bl	800f10a <memcpy>
 800fff2:	4621      	mov	r1, r4
 800fff4:	4638      	mov	r0, r7
 800fff6:	f7ff ffa5 	bl	800ff44 <_Bfree>
 800fffa:	4644      	mov	r4, r8
 800fffc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010000:	3501      	adds	r5, #1
 8010002:	615e      	str	r6, [r3, #20]
 8010004:	6125      	str	r5, [r4, #16]
 8010006:	4620      	mov	r0, r4
 8010008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801000c:	08013e98 	.word	0x08013e98
 8010010:	08013ea9 	.word	0x08013ea9

08010014 <__hi0bits>:
 8010014:	0c03      	lsrs	r3, r0, #16
 8010016:	041b      	lsls	r3, r3, #16
 8010018:	b9d3      	cbnz	r3, 8010050 <__hi0bits+0x3c>
 801001a:	0400      	lsls	r0, r0, #16
 801001c:	2310      	movs	r3, #16
 801001e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010022:	bf04      	itt	eq
 8010024:	0200      	lsleq	r0, r0, #8
 8010026:	3308      	addeq	r3, #8
 8010028:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801002c:	bf04      	itt	eq
 801002e:	0100      	lsleq	r0, r0, #4
 8010030:	3304      	addeq	r3, #4
 8010032:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010036:	bf04      	itt	eq
 8010038:	0080      	lsleq	r0, r0, #2
 801003a:	3302      	addeq	r3, #2
 801003c:	2800      	cmp	r0, #0
 801003e:	db05      	blt.n	801004c <__hi0bits+0x38>
 8010040:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010044:	f103 0301 	add.w	r3, r3, #1
 8010048:	bf08      	it	eq
 801004a:	2320      	moveq	r3, #32
 801004c:	4618      	mov	r0, r3
 801004e:	4770      	bx	lr
 8010050:	2300      	movs	r3, #0
 8010052:	e7e4      	b.n	801001e <__hi0bits+0xa>

08010054 <__lo0bits>:
 8010054:	6803      	ldr	r3, [r0, #0]
 8010056:	f013 0207 	ands.w	r2, r3, #7
 801005a:	d00c      	beq.n	8010076 <__lo0bits+0x22>
 801005c:	07d9      	lsls	r1, r3, #31
 801005e:	d422      	bmi.n	80100a6 <__lo0bits+0x52>
 8010060:	079a      	lsls	r2, r3, #30
 8010062:	bf49      	itett	mi
 8010064:	085b      	lsrmi	r3, r3, #1
 8010066:	089b      	lsrpl	r3, r3, #2
 8010068:	6003      	strmi	r3, [r0, #0]
 801006a:	2201      	movmi	r2, #1
 801006c:	bf5c      	itt	pl
 801006e:	6003      	strpl	r3, [r0, #0]
 8010070:	2202      	movpl	r2, #2
 8010072:	4610      	mov	r0, r2
 8010074:	4770      	bx	lr
 8010076:	b299      	uxth	r1, r3
 8010078:	b909      	cbnz	r1, 801007e <__lo0bits+0x2a>
 801007a:	0c1b      	lsrs	r3, r3, #16
 801007c:	2210      	movs	r2, #16
 801007e:	b2d9      	uxtb	r1, r3
 8010080:	b909      	cbnz	r1, 8010086 <__lo0bits+0x32>
 8010082:	3208      	adds	r2, #8
 8010084:	0a1b      	lsrs	r3, r3, #8
 8010086:	0719      	lsls	r1, r3, #28
 8010088:	bf04      	itt	eq
 801008a:	091b      	lsreq	r3, r3, #4
 801008c:	3204      	addeq	r2, #4
 801008e:	0799      	lsls	r1, r3, #30
 8010090:	bf04      	itt	eq
 8010092:	089b      	lsreq	r3, r3, #2
 8010094:	3202      	addeq	r2, #2
 8010096:	07d9      	lsls	r1, r3, #31
 8010098:	d403      	bmi.n	80100a2 <__lo0bits+0x4e>
 801009a:	085b      	lsrs	r3, r3, #1
 801009c:	f102 0201 	add.w	r2, r2, #1
 80100a0:	d003      	beq.n	80100aa <__lo0bits+0x56>
 80100a2:	6003      	str	r3, [r0, #0]
 80100a4:	e7e5      	b.n	8010072 <__lo0bits+0x1e>
 80100a6:	2200      	movs	r2, #0
 80100a8:	e7e3      	b.n	8010072 <__lo0bits+0x1e>
 80100aa:	2220      	movs	r2, #32
 80100ac:	e7e1      	b.n	8010072 <__lo0bits+0x1e>
	...

080100b0 <__i2b>:
 80100b0:	b510      	push	{r4, lr}
 80100b2:	460c      	mov	r4, r1
 80100b4:	2101      	movs	r1, #1
 80100b6:	f7ff ff05 	bl	800fec4 <_Balloc>
 80100ba:	4602      	mov	r2, r0
 80100bc:	b928      	cbnz	r0, 80100ca <__i2b+0x1a>
 80100be:	4b05      	ldr	r3, [pc, #20]	; (80100d4 <__i2b+0x24>)
 80100c0:	4805      	ldr	r0, [pc, #20]	; (80100d8 <__i2b+0x28>)
 80100c2:	f240 1145 	movw	r1, #325	; 0x145
 80100c6:	f7fe f91f 	bl	800e308 <__assert_func>
 80100ca:	2301      	movs	r3, #1
 80100cc:	6144      	str	r4, [r0, #20]
 80100ce:	6103      	str	r3, [r0, #16]
 80100d0:	bd10      	pop	{r4, pc}
 80100d2:	bf00      	nop
 80100d4:	08013e98 	.word	0x08013e98
 80100d8:	08013ea9 	.word	0x08013ea9

080100dc <__multiply>:
 80100dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100e0:	4691      	mov	r9, r2
 80100e2:	690a      	ldr	r2, [r1, #16]
 80100e4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80100e8:	429a      	cmp	r2, r3
 80100ea:	bfb8      	it	lt
 80100ec:	460b      	movlt	r3, r1
 80100ee:	460c      	mov	r4, r1
 80100f0:	bfbc      	itt	lt
 80100f2:	464c      	movlt	r4, r9
 80100f4:	4699      	movlt	r9, r3
 80100f6:	6927      	ldr	r7, [r4, #16]
 80100f8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80100fc:	68a3      	ldr	r3, [r4, #8]
 80100fe:	6861      	ldr	r1, [r4, #4]
 8010100:	eb07 060a 	add.w	r6, r7, sl
 8010104:	42b3      	cmp	r3, r6
 8010106:	b085      	sub	sp, #20
 8010108:	bfb8      	it	lt
 801010a:	3101      	addlt	r1, #1
 801010c:	f7ff feda 	bl	800fec4 <_Balloc>
 8010110:	b930      	cbnz	r0, 8010120 <__multiply+0x44>
 8010112:	4602      	mov	r2, r0
 8010114:	4b44      	ldr	r3, [pc, #272]	; (8010228 <__multiply+0x14c>)
 8010116:	4845      	ldr	r0, [pc, #276]	; (801022c <__multiply+0x150>)
 8010118:	f44f 71b1 	mov.w	r1, #354	; 0x162
 801011c:	f7fe f8f4 	bl	800e308 <__assert_func>
 8010120:	f100 0514 	add.w	r5, r0, #20
 8010124:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010128:	462b      	mov	r3, r5
 801012a:	2200      	movs	r2, #0
 801012c:	4543      	cmp	r3, r8
 801012e:	d321      	bcc.n	8010174 <__multiply+0x98>
 8010130:	f104 0314 	add.w	r3, r4, #20
 8010134:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010138:	f109 0314 	add.w	r3, r9, #20
 801013c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010140:	9202      	str	r2, [sp, #8]
 8010142:	1b3a      	subs	r2, r7, r4
 8010144:	3a15      	subs	r2, #21
 8010146:	f022 0203 	bic.w	r2, r2, #3
 801014a:	3204      	adds	r2, #4
 801014c:	f104 0115 	add.w	r1, r4, #21
 8010150:	428f      	cmp	r7, r1
 8010152:	bf38      	it	cc
 8010154:	2204      	movcc	r2, #4
 8010156:	9201      	str	r2, [sp, #4]
 8010158:	9a02      	ldr	r2, [sp, #8]
 801015a:	9303      	str	r3, [sp, #12]
 801015c:	429a      	cmp	r2, r3
 801015e:	d80c      	bhi.n	801017a <__multiply+0x9e>
 8010160:	2e00      	cmp	r6, #0
 8010162:	dd03      	ble.n	801016c <__multiply+0x90>
 8010164:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010168:	2b00      	cmp	r3, #0
 801016a:	d05b      	beq.n	8010224 <__multiply+0x148>
 801016c:	6106      	str	r6, [r0, #16]
 801016e:	b005      	add	sp, #20
 8010170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010174:	f843 2b04 	str.w	r2, [r3], #4
 8010178:	e7d8      	b.n	801012c <__multiply+0x50>
 801017a:	f8b3 a000 	ldrh.w	sl, [r3]
 801017e:	f1ba 0f00 	cmp.w	sl, #0
 8010182:	d024      	beq.n	80101ce <__multiply+0xf2>
 8010184:	f104 0e14 	add.w	lr, r4, #20
 8010188:	46a9      	mov	r9, r5
 801018a:	f04f 0c00 	mov.w	ip, #0
 801018e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010192:	f8d9 1000 	ldr.w	r1, [r9]
 8010196:	fa1f fb82 	uxth.w	fp, r2
 801019a:	b289      	uxth	r1, r1
 801019c:	fb0a 110b 	mla	r1, sl, fp, r1
 80101a0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80101a4:	f8d9 2000 	ldr.w	r2, [r9]
 80101a8:	4461      	add	r1, ip
 80101aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80101ae:	fb0a c20b 	mla	r2, sl, fp, ip
 80101b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80101b6:	b289      	uxth	r1, r1
 80101b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80101bc:	4577      	cmp	r7, lr
 80101be:	f849 1b04 	str.w	r1, [r9], #4
 80101c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80101c6:	d8e2      	bhi.n	801018e <__multiply+0xb2>
 80101c8:	9a01      	ldr	r2, [sp, #4]
 80101ca:	f845 c002 	str.w	ip, [r5, r2]
 80101ce:	9a03      	ldr	r2, [sp, #12]
 80101d0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80101d4:	3304      	adds	r3, #4
 80101d6:	f1b9 0f00 	cmp.w	r9, #0
 80101da:	d021      	beq.n	8010220 <__multiply+0x144>
 80101dc:	6829      	ldr	r1, [r5, #0]
 80101de:	f104 0c14 	add.w	ip, r4, #20
 80101e2:	46ae      	mov	lr, r5
 80101e4:	f04f 0a00 	mov.w	sl, #0
 80101e8:	f8bc b000 	ldrh.w	fp, [ip]
 80101ec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80101f0:	fb09 220b 	mla	r2, r9, fp, r2
 80101f4:	4452      	add	r2, sl
 80101f6:	b289      	uxth	r1, r1
 80101f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80101fc:	f84e 1b04 	str.w	r1, [lr], #4
 8010200:	f85c 1b04 	ldr.w	r1, [ip], #4
 8010204:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010208:	f8be 1000 	ldrh.w	r1, [lr]
 801020c:	fb09 110a 	mla	r1, r9, sl, r1
 8010210:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8010214:	4567      	cmp	r7, ip
 8010216:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801021a:	d8e5      	bhi.n	80101e8 <__multiply+0x10c>
 801021c:	9a01      	ldr	r2, [sp, #4]
 801021e:	50a9      	str	r1, [r5, r2]
 8010220:	3504      	adds	r5, #4
 8010222:	e799      	b.n	8010158 <__multiply+0x7c>
 8010224:	3e01      	subs	r6, #1
 8010226:	e79b      	b.n	8010160 <__multiply+0x84>
 8010228:	08013e98 	.word	0x08013e98
 801022c:	08013ea9 	.word	0x08013ea9

08010230 <__pow5mult>:
 8010230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010234:	4615      	mov	r5, r2
 8010236:	f012 0203 	ands.w	r2, r2, #3
 801023a:	4606      	mov	r6, r0
 801023c:	460f      	mov	r7, r1
 801023e:	d007      	beq.n	8010250 <__pow5mult+0x20>
 8010240:	4c25      	ldr	r4, [pc, #148]	; (80102d8 <__pow5mult+0xa8>)
 8010242:	3a01      	subs	r2, #1
 8010244:	2300      	movs	r3, #0
 8010246:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801024a:	f7ff fe9d 	bl	800ff88 <__multadd>
 801024e:	4607      	mov	r7, r0
 8010250:	10ad      	asrs	r5, r5, #2
 8010252:	d03d      	beq.n	80102d0 <__pow5mult+0xa0>
 8010254:	69f4      	ldr	r4, [r6, #28]
 8010256:	b97c      	cbnz	r4, 8010278 <__pow5mult+0x48>
 8010258:	2010      	movs	r0, #16
 801025a:	f7fe f873 	bl	800e344 <malloc>
 801025e:	4602      	mov	r2, r0
 8010260:	61f0      	str	r0, [r6, #28]
 8010262:	b928      	cbnz	r0, 8010270 <__pow5mult+0x40>
 8010264:	4b1d      	ldr	r3, [pc, #116]	; (80102dc <__pow5mult+0xac>)
 8010266:	481e      	ldr	r0, [pc, #120]	; (80102e0 <__pow5mult+0xb0>)
 8010268:	f240 11b3 	movw	r1, #435	; 0x1b3
 801026c:	f7fe f84c 	bl	800e308 <__assert_func>
 8010270:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010274:	6004      	str	r4, [r0, #0]
 8010276:	60c4      	str	r4, [r0, #12]
 8010278:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801027c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010280:	b94c      	cbnz	r4, 8010296 <__pow5mult+0x66>
 8010282:	f240 2171 	movw	r1, #625	; 0x271
 8010286:	4630      	mov	r0, r6
 8010288:	f7ff ff12 	bl	80100b0 <__i2b>
 801028c:	2300      	movs	r3, #0
 801028e:	f8c8 0008 	str.w	r0, [r8, #8]
 8010292:	4604      	mov	r4, r0
 8010294:	6003      	str	r3, [r0, #0]
 8010296:	f04f 0900 	mov.w	r9, #0
 801029a:	07eb      	lsls	r3, r5, #31
 801029c:	d50a      	bpl.n	80102b4 <__pow5mult+0x84>
 801029e:	4639      	mov	r1, r7
 80102a0:	4622      	mov	r2, r4
 80102a2:	4630      	mov	r0, r6
 80102a4:	f7ff ff1a 	bl	80100dc <__multiply>
 80102a8:	4639      	mov	r1, r7
 80102aa:	4680      	mov	r8, r0
 80102ac:	4630      	mov	r0, r6
 80102ae:	f7ff fe49 	bl	800ff44 <_Bfree>
 80102b2:	4647      	mov	r7, r8
 80102b4:	106d      	asrs	r5, r5, #1
 80102b6:	d00b      	beq.n	80102d0 <__pow5mult+0xa0>
 80102b8:	6820      	ldr	r0, [r4, #0]
 80102ba:	b938      	cbnz	r0, 80102cc <__pow5mult+0x9c>
 80102bc:	4622      	mov	r2, r4
 80102be:	4621      	mov	r1, r4
 80102c0:	4630      	mov	r0, r6
 80102c2:	f7ff ff0b 	bl	80100dc <__multiply>
 80102c6:	6020      	str	r0, [r4, #0]
 80102c8:	f8c0 9000 	str.w	r9, [r0]
 80102cc:	4604      	mov	r4, r0
 80102ce:	e7e4      	b.n	801029a <__pow5mult+0x6a>
 80102d0:	4638      	mov	r0, r7
 80102d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80102d6:	bf00      	nop
 80102d8:	08013ff8 	.word	0x08013ff8
 80102dc:	08013e29 	.word	0x08013e29
 80102e0:	08013ea9 	.word	0x08013ea9

080102e4 <__lshift>:
 80102e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102e8:	460c      	mov	r4, r1
 80102ea:	6849      	ldr	r1, [r1, #4]
 80102ec:	6923      	ldr	r3, [r4, #16]
 80102ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80102f2:	68a3      	ldr	r3, [r4, #8]
 80102f4:	4607      	mov	r7, r0
 80102f6:	4691      	mov	r9, r2
 80102f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80102fc:	f108 0601 	add.w	r6, r8, #1
 8010300:	42b3      	cmp	r3, r6
 8010302:	db0b      	blt.n	801031c <__lshift+0x38>
 8010304:	4638      	mov	r0, r7
 8010306:	f7ff fddd 	bl	800fec4 <_Balloc>
 801030a:	4605      	mov	r5, r0
 801030c:	b948      	cbnz	r0, 8010322 <__lshift+0x3e>
 801030e:	4602      	mov	r2, r0
 8010310:	4b28      	ldr	r3, [pc, #160]	; (80103b4 <__lshift+0xd0>)
 8010312:	4829      	ldr	r0, [pc, #164]	; (80103b8 <__lshift+0xd4>)
 8010314:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8010318:	f7fd fff6 	bl	800e308 <__assert_func>
 801031c:	3101      	adds	r1, #1
 801031e:	005b      	lsls	r3, r3, #1
 8010320:	e7ee      	b.n	8010300 <__lshift+0x1c>
 8010322:	2300      	movs	r3, #0
 8010324:	f100 0114 	add.w	r1, r0, #20
 8010328:	f100 0210 	add.w	r2, r0, #16
 801032c:	4618      	mov	r0, r3
 801032e:	4553      	cmp	r3, sl
 8010330:	db33      	blt.n	801039a <__lshift+0xb6>
 8010332:	6920      	ldr	r0, [r4, #16]
 8010334:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010338:	f104 0314 	add.w	r3, r4, #20
 801033c:	f019 091f 	ands.w	r9, r9, #31
 8010340:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010344:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010348:	d02b      	beq.n	80103a2 <__lshift+0xbe>
 801034a:	f1c9 0e20 	rsb	lr, r9, #32
 801034e:	468a      	mov	sl, r1
 8010350:	2200      	movs	r2, #0
 8010352:	6818      	ldr	r0, [r3, #0]
 8010354:	fa00 f009 	lsl.w	r0, r0, r9
 8010358:	4310      	orrs	r0, r2
 801035a:	f84a 0b04 	str.w	r0, [sl], #4
 801035e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010362:	459c      	cmp	ip, r3
 8010364:	fa22 f20e 	lsr.w	r2, r2, lr
 8010368:	d8f3      	bhi.n	8010352 <__lshift+0x6e>
 801036a:	ebac 0304 	sub.w	r3, ip, r4
 801036e:	3b15      	subs	r3, #21
 8010370:	f023 0303 	bic.w	r3, r3, #3
 8010374:	3304      	adds	r3, #4
 8010376:	f104 0015 	add.w	r0, r4, #21
 801037a:	4584      	cmp	ip, r0
 801037c:	bf38      	it	cc
 801037e:	2304      	movcc	r3, #4
 8010380:	50ca      	str	r2, [r1, r3]
 8010382:	b10a      	cbz	r2, 8010388 <__lshift+0xa4>
 8010384:	f108 0602 	add.w	r6, r8, #2
 8010388:	3e01      	subs	r6, #1
 801038a:	4638      	mov	r0, r7
 801038c:	612e      	str	r6, [r5, #16]
 801038e:	4621      	mov	r1, r4
 8010390:	f7ff fdd8 	bl	800ff44 <_Bfree>
 8010394:	4628      	mov	r0, r5
 8010396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801039a:	f842 0f04 	str.w	r0, [r2, #4]!
 801039e:	3301      	adds	r3, #1
 80103a0:	e7c5      	b.n	801032e <__lshift+0x4a>
 80103a2:	3904      	subs	r1, #4
 80103a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80103a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80103ac:	459c      	cmp	ip, r3
 80103ae:	d8f9      	bhi.n	80103a4 <__lshift+0xc0>
 80103b0:	e7ea      	b.n	8010388 <__lshift+0xa4>
 80103b2:	bf00      	nop
 80103b4:	08013e98 	.word	0x08013e98
 80103b8:	08013ea9 	.word	0x08013ea9

080103bc <__mcmp>:
 80103bc:	b530      	push	{r4, r5, lr}
 80103be:	6902      	ldr	r2, [r0, #16]
 80103c0:	690c      	ldr	r4, [r1, #16]
 80103c2:	1b12      	subs	r2, r2, r4
 80103c4:	d10e      	bne.n	80103e4 <__mcmp+0x28>
 80103c6:	f100 0314 	add.w	r3, r0, #20
 80103ca:	3114      	adds	r1, #20
 80103cc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80103d0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80103d4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80103d8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80103dc:	42a5      	cmp	r5, r4
 80103de:	d003      	beq.n	80103e8 <__mcmp+0x2c>
 80103e0:	d305      	bcc.n	80103ee <__mcmp+0x32>
 80103e2:	2201      	movs	r2, #1
 80103e4:	4610      	mov	r0, r2
 80103e6:	bd30      	pop	{r4, r5, pc}
 80103e8:	4283      	cmp	r3, r0
 80103ea:	d3f3      	bcc.n	80103d4 <__mcmp+0x18>
 80103ec:	e7fa      	b.n	80103e4 <__mcmp+0x28>
 80103ee:	f04f 32ff 	mov.w	r2, #4294967295
 80103f2:	e7f7      	b.n	80103e4 <__mcmp+0x28>

080103f4 <__mdiff>:
 80103f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103f8:	460c      	mov	r4, r1
 80103fa:	4606      	mov	r6, r0
 80103fc:	4611      	mov	r1, r2
 80103fe:	4620      	mov	r0, r4
 8010400:	4690      	mov	r8, r2
 8010402:	f7ff ffdb 	bl	80103bc <__mcmp>
 8010406:	1e05      	subs	r5, r0, #0
 8010408:	d110      	bne.n	801042c <__mdiff+0x38>
 801040a:	4629      	mov	r1, r5
 801040c:	4630      	mov	r0, r6
 801040e:	f7ff fd59 	bl	800fec4 <_Balloc>
 8010412:	b930      	cbnz	r0, 8010422 <__mdiff+0x2e>
 8010414:	4b3a      	ldr	r3, [pc, #232]	; (8010500 <__mdiff+0x10c>)
 8010416:	4602      	mov	r2, r0
 8010418:	f240 2137 	movw	r1, #567	; 0x237
 801041c:	4839      	ldr	r0, [pc, #228]	; (8010504 <__mdiff+0x110>)
 801041e:	f7fd ff73 	bl	800e308 <__assert_func>
 8010422:	2301      	movs	r3, #1
 8010424:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010428:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801042c:	bfa4      	itt	ge
 801042e:	4643      	movge	r3, r8
 8010430:	46a0      	movge	r8, r4
 8010432:	4630      	mov	r0, r6
 8010434:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010438:	bfa6      	itte	ge
 801043a:	461c      	movge	r4, r3
 801043c:	2500      	movge	r5, #0
 801043e:	2501      	movlt	r5, #1
 8010440:	f7ff fd40 	bl	800fec4 <_Balloc>
 8010444:	b920      	cbnz	r0, 8010450 <__mdiff+0x5c>
 8010446:	4b2e      	ldr	r3, [pc, #184]	; (8010500 <__mdiff+0x10c>)
 8010448:	4602      	mov	r2, r0
 801044a:	f240 2145 	movw	r1, #581	; 0x245
 801044e:	e7e5      	b.n	801041c <__mdiff+0x28>
 8010450:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010454:	6926      	ldr	r6, [r4, #16]
 8010456:	60c5      	str	r5, [r0, #12]
 8010458:	f104 0914 	add.w	r9, r4, #20
 801045c:	f108 0514 	add.w	r5, r8, #20
 8010460:	f100 0e14 	add.w	lr, r0, #20
 8010464:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010468:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801046c:	f108 0210 	add.w	r2, r8, #16
 8010470:	46f2      	mov	sl, lr
 8010472:	2100      	movs	r1, #0
 8010474:	f859 3b04 	ldr.w	r3, [r9], #4
 8010478:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801047c:	fa11 f88b 	uxtah	r8, r1, fp
 8010480:	b299      	uxth	r1, r3
 8010482:	0c1b      	lsrs	r3, r3, #16
 8010484:	eba8 0801 	sub.w	r8, r8, r1
 8010488:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801048c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010490:	fa1f f888 	uxth.w	r8, r8
 8010494:	1419      	asrs	r1, r3, #16
 8010496:	454e      	cmp	r6, r9
 8010498:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801049c:	f84a 3b04 	str.w	r3, [sl], #4
 80104a0:	d8e8      	bhi.n	8010474 <__mdiff+0x80>
 80104a2:	1b33      	subs	r3, r6, r4
 80104a4:	3b15      	subs	r3, #21
 80104a6:	f023 0303 	bic.w	r3, r3, #3
 80104aa:	3304      	adds	r3, #4
 80104ac:	3415      	adds	r4, #21
 80104ae:	42a6      	cmp	r6, r4
 80104b0:	bf38      	it	cc
 80104b2:	2304      	movcc	r3, #4
 80104b4:	441d      	add	r5, r3
 80104b6:	4473      	add	r3, lr
 80104b8:	469e      	mov	lr, r3
 80104ba:	462e      	mov	r6, r5
 80104bc:	4566      	cmp	r6, ip
 80104be:	d30e      	bcc.n	80104de <__mdiff+0xea>
 80104c0:	f10c 0203 	add.w	r2, ip, #3
 80104c4:	1b52      	subs	r2, r2, r5
 80104c6:	f022 0203 	bic.w	r2, r2, #3
 80104ca:	3d03      	subs	r5, #3
 80104cc:	45ac      	cmp	ip, r5
 80104ce:	bf38      	it	cc
 80104d0:	2200      	movcc	r2, #0
 80104d2:	4413      	add	r3, r2
 80104d4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80104d8:	b17a      	cbz	r2, 80104fa <__mdiff+0x106>
 80104da:	6107      	str	r7, [r0, #16]
 80104dc:	e7a4      	b.n	8010428 <__mdiff+0x34>
 80104de:	f856 8b04 	ldr.w	r8, [r6], #4
 80104e2:	fa11 f288 	uxtah	r2, r1, r8
 80104e6:	1414      	asrs	r4, r2, #16
 80104e8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80104ec:	b292      	uxth	r2, r2
 80104ee:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80104f2:	f84e 2b04 	str.w	r2, [lr], #4
 80104f6:	1421      	asrs	r1, r4, #16
 80104f8:	e7e0      	b.n	80104bc <__mdiff+0xc8>
 80104fa:	3f01      	subs	r7, #1
 80104fc:	e7ea      	b.n	80104d4 <__mdiff+0xe0>
 80104fe:	bf00      	nop
 8010500:	08013e98 	.word	0x08013e98
 8010504:	08013ea9 	.word	0x08013ea9

08010508 <__d2b>:
 8010508:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801050c:	460f      	mov	r7, r1
 801050e:	2101      	movs	r1, #1
 8010510:	ec59 8b10 	vmov	r8, r9, d0
 8010514:	4616      	mov	r6, r2
 8010516:	f7ff fcd5 	bl	800fec4 <_Balloc>
 801051a:	4604      	mov	r4, r0
 801051c:	b930      	cbnz	r0, 801052c <__d2b+0x24>
 801051e:	4602      	mov	r2, r0
 8010520:	4b24      	ldr	r3, [pc, #144]	; (80105b4 <__d2b+0xac>)
 8010522:	4825      	ldr	r0, [pc, #148]	; (80105b8 <__d2b+0xb0>)
 8010524:	f240 310f 	movw	r1, #783	; 0x30f
 8010528:	f7fd feee 	bl	800e308 <__assert_func>
 801052c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010530:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010534:	bb2d      	cbnz	r5, 8010582 <__d2b+0x7a>
 8010536:	9301      	str	r3, [sp, #4]
 8010538:	f1b8 0300 	subs.w	r3, r8, #0
 801053c:	d026      	beq.n	801058c <__d2b+0x84>
 801053e:	4668      	mov	r0, sp
 8010540:	9300      	str	r3, [sp, #0]
 8010542:	f7ff fd87 	bl	8010054 <__lo0bits>
 8010546:	e9dd 1200 	ldrd	r1, r2, [sp]
 801054a:	b1e8      	cbz	r0, 8010588 <__d2b+0x80>
 801054c:	f1c0 0320 	rsb	r3, r0, #32
 8010550:	fa02 f303 	lsl.w	r3, r2, r3
 8010554:	430b      	orrs	r3, r1
 8010556:	40c2      	lsrs	r2, r0
 8010558:	6163      	str	r3, [r4, #20]
 801055a:	9201      	str	r2, [sp, #4]
 801055c:	9b01      	ldr	r3, [sp, #4]
 801055e:	61a3      	str	r3, [r4, #24]
 8010560:	2b00      	cmp	r3, #0
 8010562:	bf14      	ite	ne
 8010564:	2202      	movne	r2, #2
 8010566:	2201      	moveq	r2, #1
 8010568:	6122      	str	r2, [r4, #16]
 801056a:	b1bd      	cbz	r5, 801059c <__d2b+0x94>
 801056c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010570:	4405      	add	r5, r0
 8010572:	603d      	str	r5, [r7, #0]
 8010574:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010578:	6030      	str	r0, [r6, #0]
 801057a:	4620      	mov	r0, r4
 801057c:	b003      	add	sp, #12
 801057e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010582:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010586:	e7d6      	b.n	8010536 <__d2b+0x2e>
 8010588:	6161      	str	r1, [r4, #20]
 801058a:	e7e7      	b.n	801055c <__d2b+0x54>
 801058c:	a801      	add	r0, sp, #4
 801058e:	f7ff fd61 	bl	8010054 <__lo0bits>
 8010592:	9b01      	ldr	r3, [sp, #4]
 8010594:	6163      	str	r3, [r4, #20]
 8010596:	3020      	adds	r0, #32
 8010598:	2201      	movs	r2, #1
 801059a:	e7e5      	b.n	8010568 <__d2b+0x60>
 801059c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80105a0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80105a4:	6038      	str	r0, [r7, #0]
 80105a6:	6918      	ldr	r0, [r3, #16]
 80105a8:	f7ff fd34 	bl	8010014 <__hi0bits>
 80105ac:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80105b0:	e7e2      	b.n	8010578 <__d2b+0x70>
 80105b2:	bf00      	nop
 80105b4:	08013e98 	.word	0x08013e98
 80105b8:	08013ea9 	.word	0x08013ea9

080105bc <__sfputc_r>:
 80105bc:	6893      	ldr	r3, [r2, #8]
 80105be:	3b01      	subs	r3, #1
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	b410      	push	{r4}
 80105c4:	6093      	str	r3, [r2, #8]
 80105c6:	da08      	bge.n	80105da <__sfputc_r+0x1e>
 80105c8:	6994      	ldr	r4, [r2, #24]
 80105ca:	42a3      	cmp	r3, r4
 80105cc:	db01      	blt.n	80105d2 <__sfputc_r+0x16>
 80105ce:	290a      	cmp	r1, #10
 80105d0:	d103      	bne.n	80105da <__sfputc_r+0x1e>
 80105d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80105d6:	f000 b9e3 	b.w	80109a0 <__swbuf_r>
 80105da:	6813      	ldr	r3, [r2, #0]
 80105dc:	1c58      	adds	r0, r3, #1
 80105de:	6010      	str	r0, [r2, #0]
 80105e0:	7019      	strb	r1, [r3, #0]
 80105e2:	4608      	mov	r0, r1
 80105e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80105e8:	4770      	bx	lr

080105ea <__sfputs_r>:
 80105ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105ec:	4606      	mov	r6, r0
 80105ee:	460f      	mov	r7, r1
 80105f0:	4614      	mov	r4, r2
 80105f2:	18d5      	adds	r5, r2, r3
 80105f4:	42ac      	cmp	r4, r5
 80105f6:	d101      	bne.n	80105fc <__sfputs_r+0x12>
 80105f8:	2000      	movs	r0, #0
 80105fa:	e007      	b.n	801060c <__sfputs_r+0x22>
 80105fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010600:	463a      	mov	r2, r7
 8010602:	4630      	mov	r0, r6
 8010604:	f7ff ffda 	bl	80105bc <__sfputc_r>
 8010608:	1c43      	adds	r3, r0, #1
 801060a:	d1f3      	bne.n	80105f4 <__sfputs_r+0xa>
 801060c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010610 <_vfiprintf_r>:
 8010610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010614:	460d      	mov	r5, r1
 8010616:	b09d      	sub	sp, #116	; 0x74
 8010618:	4614      	mov	r4, r2
 801061a:	4698      	mov	r8, r3
 801061c:	4606      	mov	r6, r0
 801061e:	b118      	cbz	r0, 8010628 <_vfiprintf_r+0x18>
 8010620:	6a03      	ldr	r3, [r0, #32]
 8010622:	b90b      	cbnz	r3, 8010628 <_vfiprintf_r+0x18>
 8010624:	f7fe fc3c 	bl	800eea0 <__sinit>
 8010628:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801062a:	07d9      	lsls	r1, r3, #31
 801062c:	d405      	bmi.n	801063a <_vfiprintf_r+0x2a>
 801062e:	89ab      	ldrh	r3, [r5, #12]
 8010630:	059a      	lsls	r2, r3, #22
 8010632:	d402      	bmi.n	801063a <_vfiprintf_r+0x2a>
 8010634:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010636:	f7fe fd66 	bl	800f106 <__retarget_lock_acquire_recursive>
 801063a:	89ab      	ldrh	r3, [r5, #12]
 801063c:	071b      	lsls	r3, r3, #28
 801063e:	d501      	bpl.n	8010644 <_vfiprintf_r+0x34>
 8010640:	692b      	ldr	r3, [r5, #16]
 8010642:	b99b      	cbnz	r3, 801066c <_vfiprintf_r+0x5c>
 8010644:	4629      	mov	r1, r5
 8010646:	4630      	mov	r0, r6
 8010648:	f000 f9e8 	bl	8010a1c <__swsetup_r>
 801064c:	b170      	cbz	r0, 801066c <_vfiprintf_r+0x5c>
 801064e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010650:	07dc      	lsls	r4, r3, #31
 8010652:	d504      	bpl.n	801065e <_vfiprintf_r+0x4e>
 8010654:	f04f 30ff 	mov.w	r0, #4294967295
 8010658:	b01d      	add	sp, #116	; 0x74
 801065a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801065e:	89ab      	ldrh	r3, [r5, #12]
 8010660:	0598      	lsls	r0, r3, #22
 8010662:	d4f7      	bmi.n	8010654 <_vfiprintf_r+0x44>
 8010664:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010666:	f7fe fd4f 	bl	800f108 <__retarget_lock_release_recursive>
 801066a:	e7f3      	b.n	8010654 <_vfiprintf_r+0x44>
 801066c:	2300      	movs	r3, #0
 801066e:	9309      	str	r3, [sp, #36]	; 0x24
 8010670:	2320      	movs	r3, #32
 8010672:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010676:	f8cd 800c 	str.w	r8, [sp, #12]
 801067a:	2330      	movs	r3, #48	; 0x30
 801067c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8010830 <_vfiprintf_r+0x220>
 8010680:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010684:	f04f 0901 	mov.w	r9, #1
 8010688:	4623      	mov	r3, r4
 801068a:	469a      	mov	sl, r3
 801068c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010690:	b10a      	cbz	r2, 8010696 <_vfiprintf_r+0x86>
 8010692:	2a25      	cmp	r2, #37	; 0x25
 8010694:	d1f9      	bne.n	801068a <_vfiprintf_r+0x7a>
 8010696:	ebba 0b04 	subs.w	fp, sl, r4
 801069a:	d00b      	beq.n	80106b4 <_vfiprintf_r+0xa4>
 801069c:	465b      	mov	r3, fp
 801069e:	4622      	mov	r2, r4
 80106a0:	4629      	mov	r1, r5
 80106a2:	4630      	mov	r0, r6
 80106a4:	f7ff ffa1 	bl	80105ea <__sfputs_r>
 80106a8:	3001      	adds	r0, #1
 80106aa:	f000 80a9 	beq.w	8010800 <_vfiprintf_r+0x1f0>
 80106ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80106b0:	445a      	add	r2, fp
 80106b2:	9209      	str	r2, [sp, #36]	; 0x24
 80106b4:	f89a 3000 	ldrb.w	r3, [sl]
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	f000 80a1 	beq.w	8010800 <_vfiprintf_r+0x1f0>
 80106be:	2300      	movs	r3, #0
 80106c0:	f04f 32ff 	mov.w	r2, #4294967295
 80106c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80106c8:	f10a 0a01 	add.w	sl, sl, #1
 80106cc:	9304      	str	r3, [sp, #16]
 80106ce:	9307      	str	r3, [sp, #28]
 80106d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80106d4:	931a      	str	r3, [sp, #104]	; 0x68
 80106d6:	4654      	mov	r4, sl
 80106d8:	2205      	movs	r2, #5
 80106da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80106de:	4854      	ldr	r0, [pc, #336]	; (8010830 <_vfiprintf_r+0x220>)
 80106e0:	f7ef fda6 	bl	8000230 <memchr>
 80106e4:	9a04      	ldr	r2, [sp, #16]
 80106e6:	b9d8      	cbnz	r0, 8010720 <_vfiprintf_r+0x110>
 80106e8:	06d1      	lsls	r1, r2, #27
 80106ea:	bf44      	itt	mi
 80106ec:	2320      	movmi	r3, #32
 80106ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80106f2:	0713      	lsls	r3, r2, #28
 80106f4:	bf44      	itt	mi
 80106f6:	232b      	movmi	r3, #43	; 0x2b
 80106f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80106fc:	f89a 3000 	ldrb.w	r3, [sl]
 8010700:	2b2a      	cmp	r3, #42	; 0x2a
 8010702:	d015      	beq.n	8010730 <_vfiprintf_r+0x120>
 8010704:	9a07      	ldr	r2, [sp, #28]
 8010706:	4654      	mov	r4, sl
 8010708:	2000      	movs	r0, #0
 801070a:	f04f 0c0a 	mov.w	ip, #10
 801070e:	4621      	mov	r1, r4
 8010710:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010714:	3b30      	subs	r3, #48	; 0x30
 8010716:	2b09      	cmp	r3, #9
 8010718:	d94d      	bls.n	80107b6 <_vfiprintf_r+0x1a6>
 801071a:	b1b0      	cbz	r0, 801074a <_vfiprintf_r+0x13a>
 801071c:	9207      	str	r2, [sp, #28]
 801071e:	e014      	b.n	801074a <_vfiprintf_r+0x13a>
 8010720:	eba0 0308 	sub.w	r3, r0, r8
 8010724:	fa09 f303 	lsl.w	r3, r9, r3
 8010728:	4313      	orrs	r3, r2
 801072a:	9304      	str	r3, [sp, #16]
 801072c:	46a2      	mov	sl, r4
 801072e:	e7d2      	b.n	80106d6 <_vfiprintf_r+0xc6>
 8010730:	9b03      	ldr	r3, [sp, #12]
 8010732:	1d19      	adds	r1, r3, #4
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	9103      	str	r1, [sp, #12]
 8010738:	2b00      	cmp	r3, #0
 801073a:	bfbb      	ittet	lt
 801073c:	425b      	neglt	r3, r3
 801073e:	f042 0202 	orrlt.w	r2, r2, #2
 8010742:	9307      	strge	r3, [sp, #28]
 8010744:	9307      	strlt	r3, [sp, #28]
 8010746:	bfb8      	it	lt
 8010748:	9204      	strlt	r2, [sp, #16]
 801074a:	7823      	ldrb	r3, [r4, #0]
 801074c:	2b2e      	cmp	r3, #46	; 0x2e
 801074e:	d10c      	bne.n	801076a <_vfiprintf_r+0x15a>
 8010750:	7863      	ldrb	r3, [r4, #1]
 8010752:	2b2a      	cmp	r3, #42	; 0x2a
 8010754:	d134      	bne.n	80107c0 <_vfiprintf_r+0x1b0>
 8010756:	9b03      	ldr	r3, [sp, #12]
 8010758:	1d1a      	adds	r2, r3, #4
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	9203      	str	r2, [sp, #12]
 801075e:	2b00      	cmp	r3, #0
 8010760:	bfb8      	it	lt
 8010762:	f04f 33ff 	movlt.w	r3, #4294967295
 8010766:	3402      	adds	r4, #2
 8010768:	9305      	str	r3, [sp, #20]
 801076a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8010840 <_vfiprintf_r+0x230>
 801076e:	7821      	ldrb	r1, [r4, #0]
 8010770:	2203      	movs	r2, #3
 8010772:	4650      	mov	r0, sl
 8010774:	f7ef fd5c 	bl	8000230 <memchr>
 8010778:	b138      	cbz	r0, 801078a <_vfiprintf_r+0x17a>
 801077a:	9b04      	ldr	r3, [sp, #16]
 801077c:	eba0 000a 	sub.w	r0, r0, sl
 8010780:	2240      	movs	r2, #64	; 0x40
 8010782:	4082      	lsls	r2, r0
 8010784:	4313      	orrs	r3, r2
 8010786:	3401      	adds	r4, #1
 8010788:	9304      	str	r3, [sp, #16]
 801078a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801078e:	4829      	ldr	r0, [pc, #164]	; (8010834 <_vfiprintf_r+0x224>)
 8010790:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010794:	2206      	movs	r2, #6
 8010796:	f7ef fd4b 	bl	8000230 <memchr>
 801079a:	2800      	cmp	r0, #0
 801079c:	d03f      	beq.n	801081e <_vfiprintf_r+0x20e>
 801079e:	4b26      	ldr	r3, [pc, #152]	; (8010838 <_vfiprintf_r+0x228>)
 80107a0:	bb1b      	cbnz	r3, 80107ea <_vfiprintf_r+0x1da>
 80107a2:	9b03      	ldr	r3, [sp, #12]
 80107a4:	3307      	adds	r3, #7
 80107a6:	f023 0307 	bic.w	r3, r3, #7
 80107aa:	3308      	adds	r3, #8
 80107ac:	9303      	str	r3, [sp, #12]
 80107ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80107b0:	443b      	add	r3, r7
 80107b2:	9309      	str	r3, [sp, #36]	; 0x24
 80107b4:	e768      	b.n	8010688 <_vfiprintf_r+0x78>
 80107b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80107ba:	460c      	mov	r4, r1
 80107bc:	2001      	movs	r0, #1
 80107be:	e7a6      	b.n	801070e <_vfiprintf_r+0xfe>
 80107c0:	2300      	movs	r3, #0
 80107c2:	3401      	adds	r4, #1
 80107c4:	9305      	str	r3, [sp, #20]
 80107c6:	4619      	mov	r1, r3
 80107c8:	f04f 0c0a 	mov.w	ip, #10
 80107cc:	4620      	mov	r0, r4
 80107ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80107d2:	3a30      	subs	r2, #48	; 0x30
 80107d4:	2a09      	cmp	r2, #9
 80107d6:	d903      	bls.n	80107e0 <_vfiprintf_r+0x1d0>
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d0c6      	beq.n	801076a <_vfiprintf_r+0x15a>
 80107dc:	9105      	str	r1, [sp, #20]
 80107de:	e7c4      	b.n	801076a <_vfiprintf_r+0x15a>
 80107e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80107e4:	4604      	mov	r4, r0
 80107e6:	2301      	movs	r3, #1
 80107e8:	e7f0      	b.n	80107cc <_vfiprintf_r+0x1bc>
 80107ea:	ab03      	add	r3, sp, #12
 80107ec:	9300      	str	r3, [sp, #0]
 80107ee:	462a      	mov	r2, r5
 80107f0:	4b12      	ldr	r3, [pc, #72]	; (801083c <_vfiprintf_r+0x22c>)
 80107f2:	a904      	add	r1, sp, #16
 80107f4:	4630      	mov	r0, r6
 80107f6:	f7fd ff01 	bl	800e5fc <_printf_float>
 80107fa:	4607      	mov	r7, r0
 80107fc:	1c78      	adds	r0, r7, #1
 80107fe:	d1d6      	bne.n	80107ae <_vfiprintf_r+0x19e>
 8010800:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010802:	07d9      	lsls	r1, r3, #31
 8010804:	d405      	bmi.n	8010812 <_vfiprintf_r+0x202>
 8010806:	89ab      	ldrh	r3, [r5, #12]
 8010808:	059a      	lsls	r2, r3, #22
 801080a:	d402      	bmi.n	8010812 <_vfiprintf_r+0x202>
 801080c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801080e:	f7fe fc7b 	bl	800f108 <__retarget_lock_release_recursive>
 8010812:	89ab      	ldrh	r3, [r5, #12]
 8010814:	065b      	lsls	r3, r3, #25
 8010816:	f53f af1d 	bmi.w	8010654 <_vfiprintf_r+0x44>
 801081a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801081c:	e71c      	b.n	8010658 <_vfiprintf_r+0x48>
 801081e:	ab03      	add	r3, sp, #12
 8010820:	9300      	str	r3, [sp, #0]
 8010822:	462a      	mov	r2, r5
 8010824:	4b05      	ldr	r3, [pc, #20]	; (801083c <_vfiprintf_r+0x22c>)
 8010826:	a904      	add	r1, sp, #16
 8010828:	4630      	mov	r0, r6
 801082a:	f7fe f98b 	bl	800eb44 <_printf_i>
 801082e:	e7e4      	b.n	80107fa <_vfiprintf_r+0x1ea>
 8010830:	08014004 	.word	0x08014004
 8010834:	0801400e 	.word	0x0801400e
 8010838:	0800e5fd 	.word	0x0800e5fd
 801083c:	080105eb 	.word	0x080105eb
 8010840:	0801400a 	.word	0x0801400a

08010844 <__sflush_r>:
 8010844:	898a      	ldrh	r2, [r1, #12]
 8010846:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801084a:	4605      	mov	r5, r0
 801084c:	0710      	lsls	r0, r2, #28
 801084e:	460c      	mov	r4, r1
 8010850:	d458      	bmi.n	8010904 <__sflush_r+0xc0>
 8010852:	684b      	ldr	r3, [r1, #4]
 8010854:	2b00      	cmp	r3, #0
 8010856:	dc05      	bgt.n	8010864 <__sflush_r+0x20>
 8010858:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801085a:	2b00      	cmp	r3, #0
 801085c:	dc02      	bgt.n	8010864 <__sflush_r+0x20>
 801085e:	2000      	movs	r0, #0
 8010860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010864:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010866:	2e00      	cmp	r6, #0
 8010868:	d0f9      	beq.n	801085e <__sflush_r+0x1a>
 801086a:	2300      	movs	r3, #0
 801086c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010870:	682f      	ldr	r7, [r5, #0]
 8010872:	6a21      	ldr	r1, [r4, #32]
 8010874:	602b      	str	r3, [r5, #0]
 8010876:	d032      	beq.n	80108de <__sflush_r+0x9a>
 8010878:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801087a:	89a3      	ldrh	r3, [r4, #12]
 801087c:	075a      	lsls	r2, r3, #29
 801087e:	d505      	bpl.n	801088c <__sflush_r+0x48>
 8010880:	6863      	ldr	r3, [r4, #4]
 8010882:	1ac0      	subs	r0, r0, r3
 8010884:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010886:	b10b      	cbz	r3, 801088c <__sflush_r+0x48>
 8010888:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801088a:	1ac0      	subs	r0, r0, r3
 801088c:	2300      	movs	r3, #0
 801088e:	4602      	mov	r2, r0
 8010890:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010892:	6a21      	ldr	r1, [r4, #32]
 8010894:	4628      	mov	r0, r5
 8010896:	47b0      	blx	r6
 8010898:	1c43      	adds	r3, r0, #1
 801089a:	89a3      	ldrh	r3, [r4, #12]
 801089c:	d106      	bne.n	80108ac <__sflush_r+0x68>
 801089e:	6829      	ldr	r1, [r5, #0]
 80108a0:	291d      	cmp	r1, #29
 80108a2:	d82b      	bhi.n	80108fc <__sflush_r+0xb8>
 80108a4:	4a29      	ldr	r2, [pc, #164]	; (801094c <__sflush_r+0x108>)
 80108a6:	410a      	asrs	r2, r1
 80108a8:	07d6      	lsls	r6, r2, #31
 80108aa:	d427      	bmi.n	80108fc <__sflush_r+0xb8>
 80108ac:	2200      	movs	r2, #0
 80108ae:	6062      	str	r2, [r4, #4]
 80108b0:	04d9      	lsls	r1, r3, #19
 80108b2:	6922      	ldr	r2, [r4, #16]
 80108b4:	6022      	str	r2, [r4, #0]
 80108b6:	d504      	bpl.n	80108c2 <__sflush_r+0x7e>
 80108b8:	1c42      	adds	r2, r0, #1
 80108ba:	d101      	bne.n	80108c0 <__sflush_r+0x7c>
 80108bc:	682b      	ldr	r3, [r5, #0]
 80108be:	b903      	cbnz	r3, 80108c2 <__sflush_r+0x7e>
 80108c0:	6560      	str	r0, [r4, #84]	; 0x54
 80108c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80108c4:	602f      	str	r7, [r5, #0]
 80108c6:	2900      	cmp	r1, #0
 80108c8:	d0c9      	beq.n	801085e <__sflush_r+0x1a>
 80108ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80108ce:	4299      	cmp	r1, r3
 80108d0:	d002      	beq.n	80108d8 <__sflush_r+0x94>
 80108d2:	4628      	mov	r0, r5
 80108d4:	f7ff faaa 	bl	800fe2c <_free_r>
 80108d8:	2000      	movs	r0, #0
 80108da:	6360      	str	r0, [r4, #52]	; 0x34
 80108dc:	e7c0      	b.n	8010860 <__sflush_r+0x1c>
 80108de:	2301      	movs	r3, #1
 80108e0:	4628      	mov	r0, r5
 80108e2:	47b0      	blx	r6
 80108e4:	1c41      	adds	r1, r0, #1
 80108e6:	d1c8      	bne.n	801087a <__sflush_r+0x36>
 80108e8:	682b      	ldr	r3, [r5, #0]
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	d0c5      	beq.n	801087a <__sflush_r+0x36>
 80108ee:	2b1d      	cmp	r3, #29
 80108f0:	d001      	beq.n	80108f6 <__sflush_r+0xb2>
 80108f2:	2b16      	cmp	r3, #22
 80108f4:	d101      	bne.n	80108fa <__sflush_r+0xb6>
 80108f6:	602f      	str	r7, [r5, #0]
 80108f8:	e7b1      	b.n	801085e <__sflush_r+0x1a>
 80108fa:	89a3      	ldrh	r3, [r4, #12]
 80108fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010900:	81a3      	strh	r3, [r4, #12]
 8010902:	e7ad      	b.n	8010860 <__sflush_r+0x1c>
 8010904:	690f      	ldr	r7, [r1, #16]
 8010906:	2f00      	cmp	r7, #0
 8010908:	d0a9      	beq.n	801085e <__sflush_r+0x1a>
 801090a:	0793      	lsls	r3, r2, #30
 801090c:	680e      	ldr	r6, [r1, #0]
 801090e:	bf08      	it	eq
 8010910:	694b      	ldreq	r3, [r1, #20]
 8010912:	600f      	str	r7, [r1, #0]
 8010914:	bf18      	it	ne
 8010916:	2300      	movne	r3, #0
 8010918:	eba6 0807 	sub.w	r8, r6, r7
 801091c:	608b      	str	r3, [r1, #8]
 801091e:	f1b8 0f00 	cmp.w	r8, #0
 8010922:	dd9c      	ble.n	801085e <__sflush_r+0x1a>
 8010924:	6a21      	ldr	r1, [r4, #32]
 8010926:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010928:	4643      	mov	r3, r8
 801092a:	463a      	mov	r2, r7
 801092c:	4628      	mov	r0, r5
 801092e:	47b0      	blx	r6
 8010930:	2800      	cmp	r0, #0
 8010932:	dc06      	bgt.n	8010942 <__sflush_r+0xfe>
 8010934:	89a3      	ldrh	r3, [r4, #12]
 8010936:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801093a:	81a3      	strh	r3, [r4, #12]
 801093c:	f04f 30ff 	mov.w	r0, #4294967295
 8010940:	e78e      	b.n	8010860 <__sflush_r+0x1c>
 8010942:	4407      	add	r7, r0
 8010944:	eba8 0800 	sub.w	r8, r8, r0
 8010948:	e7e9      	b.n	801091e <__sflush_r+0xda>
 801094a:	bf00      	nop
 801094c:	dfbffffe 	.word	0xdfbffffe

08010950 <_fflush_r>:
 8010950:	b538      	push	{r3, r4, r5, lr}
 8010952:	690b      	ldr	r3, [r1, #16]
 8010954:	4605      	mov	r5, r0
 8010956:	460c      	mov	r4, r1
 8010958:	b913      	cbnz	r3, 8010960 <_fflush_r+0x10>
 801095a:	2500      	movs	r5, #0
 801095c:	4628      	mov	r0, r5
 801095e:	bd38      	pop	{r3, r4, r5, pc}
 8010960:	b118      	cbz	r0, 801096a <_fflush_r+0x1a>
 8010962:	6a03      	ldr	r3, [r0, #32]
 8010964:	b90b      	cbnz	r3, 801096a <_fflush_r+0x1a>
 8010966:	f7fe fa9b 	bl	800eea0 <__sinit>
 801096a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801096e:	2b00      	cmp	r3, #0
 8010970:	d0f3      	beq.n	801095a <_fflush_r+0xa>
 8010972:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010974:	07d0      	lsls	r0, r2, #31
 8010976:	d404      	bmi.n	8010982 <_fflush_r+0x32>
 8010978:	0599      	lsls	r1, r3, #22
 801097a:	d402      	bmi.n	8010982 <_fflush_r+0x32>
 801097c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801097e:	f7fe fbc2 	bl	800f106 <__retarget_lock_acquire_recursive>
 8010982:	4628      	mov	r0, r5
 8010984:	4621      	mov	r1, r4
 8010986:	f7ff ff5d 	bl	8010844 <__sflush_r>
 801098a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801098c:	07da      	lsls	r2, r3, #31
 801098e:	4605      	mov	r5, r0
 8010990:	d4e4      	bmi.n	801095c <_fflush_r+0xc>
 8010992:	89a3      	ldrh	r3, [r4, #12]
 8010994:	059b      	lsls	r3, r3, #22
 8010996:	d4e1      	bmi.n	801095c <_fflush_r+0xc>
 8010998:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801099a:	f7fe fbb5 	bl	800f108 <__retarget_lock_release_recursive>
 801099e:	e7dd      	b.n	801095c <_fflush_r+0xc>

080109a0 <__swbuf_r>:
 80109a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109a2:	460e      	mov	r6, r1
 80109a4:	4614      	mov	r4, r2
 80109a6:	4605      	mov	r5, r0
 80109a8:	b118      	cbz	r0, 80109b2 <__swbuf_r+0x12>
 80109aa:	6a03      	ldr	r3, [r0, #32]
 80109ac:	b90b      	cbnz	r3, 80109b2 <__swbuf_r+0x12>
 80109ae:	f7fe fa77 	bl	800eea0 <__sinit>
 80109b2:	69a3      	ldr	r3, [r4, #24]
 80109b4:	60a3      	str	r3, [r4, #8]
 80109b6:	89a3      	ldrh	r3, [r4, #12]
 80109b8:	071a      	lsls	r2, r3, #28
 80109ba:	d525      	bpl.n	8010a08 <__swbuf_r+0x68>
 80109bc:	6923      	ldr	r3, [r4, #16]
 80109be:	b31b      	cbz	r3, 8010a08 <__swbuf_r+0x68>
 80109c0:	6823      	ldr	r3, [r4, #0]
 80109c2:	6922      	ldr	r2, [r4, #16]
 80109c4:	1a98      	subs	r0, r3, r2
 80109c6:	6963      	ldr	r3, [r4, #20]
 80109c8:	b2f6      	uxtb	r6, r6
 80109ca:	4283      	cmp	r3, r0
 80109cc:	4637      	mov	r7, r6
 80109ce:	dc04      	bgt.n	80109da <__swbuf_r+0x3a>
 80109d0:	4621      	mov	r1, r4
 80109d2:	4628      	mov	r0, r5
 80109d4:	f7ff ffbc 	bl	8010950 <_fflush_r>
 80109d8:	b9e0      	cbnz	r0, 8010a14 <__swbuf_r+0x74>
 80109da:	68a3      	ldr	r3, [r4, #8]
 80109dc:	3b01      	subs	r3, #1
 80109de:	60a3      	str	r3, [r4, #8]
 80109e0:	6823      	ldr	r3, [r4, #0]
 80109e2:	1c5a      	adds	r2, r3, #1
 80109e4:	6022      	str	r2, [r4, #0]
 80109e6:	701e      	strb	r6, [r3, #0]
 80109e8:	6962      	ldr	r2, [r4, #20]
 80109ea:	1c43      	adds	r3, r0, #1
 80109ec:	429a      	cmp	r2, r3
 80109ee:	d004      	beq.n	80109fa <__swbuf_r+0x5a>
 80109f0:	89a3      	ldrh	r3, [r4, #12]
 80109f2:	07db      	lsls	r3, r3, #31
 80109f4:	d506      	bpl.n	8010a04 <__swbuf_r+0x64>
 80109f6:	2e0a      	cmp	r6, #10
 80109f8:	d104      	bne.n	8010a04 <__swbuf_r+0x64>
 80109fa:	4621      	mov	r1, r4
 80109fc:	4628      	mov	r0, r5
 80109fe:	f7ff ffa7 	bl	8010950 <_fflush_r>
 8010a02:	b938      	cbnz	r0, 8010a14 <__swbuf_r+0x74>
 8010a04:	4638      	mov	r0, r7
 8010a06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010a08:	4621      	mov	r1, r4
 8010a0a:	4628      	mov	r0, r5
 8010a0c:	f000 f806 	bl	8010a1c <__swsetup_r>
 8010a10:	2800      	cmp	r0, #0
 8010a12:	d0d5      	beq.n	80109c0 <__swbuf_r+0x20>
 8010a14:	f04f 37ff 	mov.w	r7, #4294967295
 8010a18:	e7f4      	b.n	8010a04 <__swbuf_r+0x64>
	...

08010a1c <__swsetup_r>:
 8010a1c:	b538      	push	{r3, r4, r5, lr}
 8010a1e:	4b2a      	ldr	r3, [pc, #168]	; (8010ac8 <__swsetup_r+0xac>)
 8010a20:	4605      	mov	r5, r0
 8010a22:	6818      	ldr	r0, [r3, #0]
 8010a24:	460c      	mov	r4, r1
 8010a26:	b118      	cbz	r0, 8010a30 <__swsetup_r+0x14>
 8010a28:	6a03      	ldr	r3, [r0, #32]
 8010a2a:	b90b      	cbnz	r3, 8010a30 <__swsetup_r+0x14>
 8010a2c:	f7fe fa38 	bl	800eea0 <__sinit>
 8010a30:	89a3      	ldrh	r3, [r4, #12]
 8010a32:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010a36:	0718      	lsls	r0, r3, #28
 8010a38:	d422      	bmi.n	8010a80 <__swsetup_r+0x64>
 8010a3a:	06d9      	lsls	r1, r3, #27
 8010a3c:	d407      	bmi.n	8010a4e <__swsetup_r+0x32>
 8010a3e:	2309      	movs	r3, #9
 8010a40:	602b      	str	r3, [r5, #0]
 8010a42:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010a46:	81a3      	strh	r3, [r4, #12]
 8010a48:	f04f 30ff 	mov.w	r0, #4294967295
 8010a4c:	e034      	b.n	8010ab8 <__swsetup_r+0x9c>
 8010a4e:	0758      	lsls	r0, r3, #29
 8010a50:	d512      	bpl.n	8010a78 <__swsetup_r+0x5c>
 8010a52:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010a54:	b141      	cbz	r1, 8010a68 <__swsetup_r+0x4c>
 8010a56:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010a5a:	4299      	cmp	r1, r3
 8010a5c:	d002      	beq.n	8010a64 <__swsetup_r+0x48>
 8010a5e:	4628      	mov	r0, r5
 8010a60:	f7ff f9e4 	bl	800fe2c <_free_r>
 8010a64:	2300      	movs	r3, #0
 8010a66:	6363      	str	r3, [r4, #52]	; 0x34
 8010a68:	89a3      	ldrh	r3, [r4, #12]
 8010a6a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010a6e:	81a3      	strh	r3, [r4, #12]
 8010a70:	2300      	movs	r3, #0
 8010a72:	6063      	str	r3, [r4, #4]
 8010a74:	6923      	ldr	r3, [r4, #16]
 8010a76:	6023      	str	r3, [r4, #0]
 8010a78:	89a3      	ldrh	r3, [r4, #12]
 8010a7a:	f043 0308 	orr.w	r3, r3, #8
 8010a7e:	81a3      	strh	r3, [r4, #12]
 8010a80:	6923      	ldr	r3, [r4, #16]
 8010a82:	b94b      	cbnz	r3, 8010a98 <__swsetup_r+0x7c>
 8010a84:	89a3      	ldrh	r3, [r4, #12]
 8010a86:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010a8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010a8e:	d003      	beq.n	8010a98 <__swsetup_r+0x7c>
 8010a90:	4621      	mov	r1, r4
 8010a92:	4628      	mov	r0, r5
 8010a94:	f000 f8b9 	bl	8010c0a <__smakebuf_r>
 8010a98:	89a0      	ldrh	r0, [r4, #12]
 8010a9a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010a9e:	f010 0301 	ands.w	r3, r0, #1
 8010aa2:	d00a      	beq.n	8010aba <__swsetup_r+0x9e>
 8010aa4:	2300      	movs	r3, #0
 8010aa6:	60a3      	str	r3, [r4, #8]
 8010aa8:	6963      	ldr	r3, [r4, #20]
 8010aaa:	425b      	negs	r3, r3
 8010aac:	61a3      	str	r3, [r4, #24]
 8010aae:	6923      	ldr	r3, [r4, #16]
 8010ab0:	b943      	cbnz	r3, 8010ac4 <__swsetup_r+0xa8>
 8010ab2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010ab6:	d1c4      	bne.n	8010a42 <__swsetup_r+0x26>
 8010ab8:	bd38      	pop	{r3, r4, r5, pc}
 8010aba:	0781      	lsls	r1, r0, #30
 8010abc:	bf58      	it	pl
 8010abe:	6963      	ldrpl	r3, [r4, #20]
 8010ac0:	60a3      	str	r3, [r4, #8]
 8010ac2:	e7f4      	b.n	8010aae <__swsetup_r+0x92>
 8010ac4:	2000      	movs	r0, #0
 8010ac6:	e7f7      	b.n	8010ab8 <__swsetup_r+0x9c>
 8010ac8:	20000070 	.word	0x20000070

08010acc <_raise_r>:
 8010acc:	291f      	cmp	r1, #31
 8010ace:	b538      	push	{r3, r4, r5, lr}
 8010ad0:	4604      	mov	r4, r0
 8010ad2:	460d      	mov	r5, r1
 8010ad4:	d904      	bls.n	8010ae0 <_raise_r+0x14>
 8010ad6:	2316      	movs	r3, #22
 8010ad8:	6003      	str	r3, [r0, #0]
 8010ada:	f04f 30ff 	mov.w	r0, #4294967295
 8010ade:	bd38      	pop	{r3, r4, r5, pc}
 8010ae0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8010ae2:	b112      	cbz	r2, 8010aea <_raise_r+0x1e>
 8010ae4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010ae8:	b94b      	cbnz	r3, 8010afe <_raise_r+0x32>
 8010aea:	4620      	mov	r0, r4
 8010aec:	f000 f830 	bl	8010b50 <_getpid_r>
 8010af0:	462a      	mov	r2, r5
 8010af2:	4601      	mov	r1, r0
 8010af4:	4620      	mov	r0, r4
 8010af6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010afa:	f000 b817 	b.w	8010b2c <_kill_r>
 8010afe:	2b01      	cmp	r3, #1
 8010b00:	d00a      	beq.n	8010b18 <_raise_r+0x4c>
 8010b02:	1c59      	adds	r1, r3, #1
 8010b04:	d103      	bne.n	8010b0e <_raise_r+0x42>
 8010b06:	2316      	movs	r3, #22
 8010b08:	6003      	str	r3, [r0, #0]
 8010b0a:	2001      	movs	r0, #1
 8010b0c:	e7e7      	b.n	8010ade <_raise_r+0x12>
 8010b0e:	2400      	movs	r4, #0
 8010b10:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010b14:	4628      	mov	r0, r5
 8010b16:	4798      	blx	r3
 8010b18:	2000      	movs	r0, #0
 8010b1a:	e7e0      	b.n	8010ade <_raise_r+0x12>

08010b1c <raise>:
 8010b1c:	4b02      	ldr	r3, [pc, #8]	; (8010b28 <raise+0xc>)
 8010b1e:	4601      	mov	r1, r0
 8010b20:	6818      	ldr	r0, [r3, #0]
 8010b22:	f7ff bfd3 	b.w	8010acc <_raise_r>
 8010b26:	bf00      	nop
 8010b28:	20000070 	.word	0x20000070

08010b2c <_kill_r>:
 8010b2c:	b538      	push	{r3, r4, r5, lr}
 8010b2e:	4d07      	ldr	r5, [pc, #28]	; (8010b4c <_kill_r+0x20>)
 8010b30:	2300      	movs	r3, #0
 8010b32:	4604      	mov	r4, r0
 8010b34:	4608      	mov	r0, r1
 8010b36:	4611      	mov	r1, r2
 8010b38:	602b      	str	r3, [r5, #0]
 8010b3a:	f7f9 f879 	bl	8009c30 <_kill>
 8010b3e:	1c43      	adds	r3, r0, #1
 8010b40:	d102      	bne.n	8010b48 <_kill_r+0x1c>
 8010b42:	682b      	ldr	r3, [r5, #0]
 8010b44:	b103      	cbz	r3, 8010b48 <_kill_r+0x1c>
 8010b46:	6023      	str	r3, [r4, #0]
 8010b48:	bd38      	pop	{r3, r4, r5, pc}
 8010b4a:	bf00      	nop
 8010b4c:	2000080c 	.word	0x2000080c

08010b50 <_getpid_r>:
 8010b50:	f7f9 b866 	b.w	8009c20 <_getpid>

08010b54 <_calloc_r>:
 8010b54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010b56:	fba1 2402 	umull	r2, r4, r1, r2
 8010b5a:	b94c      	cbnz	r4, 8010b70 <_calloc_r+0x1c>
 8010b5c:	4611      	mov	r1, r2
 8010b5e:	9201      	str	r2, [sp, #4]
 8010b60:	f7fd fc20 	bl	800e3a4 <_malloc_r>
 8010b64:	9a01      	ldr	r2, [sp, #4]
 8010b66:	4605      	mov	r5, r0
 8010b68:	b930      	cbnz	r0, 8010b78 <_calloc_r+0x24>
 8010b6a:	4628      	mov	r0, r5
 8010b6c:	b003      	add	sp, #12
 8010b6e:	bd30      	pop	{r4, r5, pc}
 8010b70:	220c      	movs	r2, #12
 8010b72:	6002      	str	r2, [r0, #0]
 8010b74:	2500      	movs	r5, #0
 8010b76:	e7f8      	b.n	8010b6a <_calloc_r+0x16>
 8010b78:	4621      	mov	r1, r4
 8010b7a:	f7fe fa36 	bl	800efea <memset>
 8010b7e:	e7f4      	b.n	8010b6a <_calloc_r+0x16>

08010b80 <__ascii_mbtowc>:
 8010b80:	b082      	sub	sp, #8
 8010b82:	b901      	cbnz	r1, 8010b86 <__ascii_mbtowc+0x6>
 8010b84:	a901      	add	r1, sp, #4
 8010b86:	b142      	cbz	r2, 8010b9a <__ascii_mbtowc+0x1a>
 8010b88:	b14b      	cbz	r3, 8010b9e <__ascii_mbtowc+0x1e>
 8010b8a:	7813      	ldrb	r3, [r2, #0]
 8010b8c:	600b      	str	r3, [r1, #0]
 8010b8e:	7812      	ldrb	r2, [r2, #0]
 8010b90:	1e10      	subs	r0, r2, #0
 8010b92:	bf18      	it	ne
 8010b94:	2001      	movne	r0, #1
 8010b96:	b002      	add	sp, #8
 8010b98:	4770      	bx	lr
 8010b9a:	4610      	mov	r0, r2
 8010b9c:	e7fb      	b.n	8010b96 <__ascii_mbtowc+0x16>
 8010b9e:	f06f 0001 	mvn.w	r0, #1
 8010ba2:	e7f8      	b.n	8010b96 <__ascii_mbtowc+0x16>

08010ba4 <__ascii_wctomb>:
 8010ba4:	b149      	cbz	r1, 8010bba <__ascii_wctomb+0x16>
 8010ba6:	2aff      	cmp	r2, #255	; 0xff
 8010ba8:	bf85      	ittet	hi
 8010baa:	238a      	movhi	r3, #138	; 0x8a
 8010bac:	6003      	strhi	r3, [r0, #0]
 8010bae:	700a      	strbls	r2, [r1, #0]
 8010bb0:	f04f 30ff 	movhi.w	r0, #4294967295
 8010bb4:	bf98      	it	ls
 8010bb6:	2001      	movls	r0, #1
 8010bb8:	4770      	bx	lr
 8010bba:	4608      	mov	r0, r1
 8010bbc:	4770      	bx	lr

08010bbe <__swhatbuf_r>:
 8010bbe:	b570      	push	{r4, r5, r6, lr}
 8010bc0:	460c      	mov	r4, r1
 8010bc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010bc6:	2900      	cmp	r1, #0
 8010bc8:	b096      	sub	sp, #88	; 0x58
 8010bca:	4615      	mov	r5, r2
 8010bcc:	461e      	mov	r6, r3
 8010bce:	da0d      	bge.n	8010bec <__swhatbuf_r+0x2e>
 8010bd0:	89a3      	ldrh	r3, [r4, #12]
 8010bd2:	f013 0f80 	tst.w	r3, #128	; 0x80
 8010bd6:	f04f 0100 	mov.w	r1, #0
 8010bda:	bf0c      	ite	eq
 8010bdc:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8010be0:	2340      	movne	r3, #64	; 0x40
 8010be2:	2000      	movs	r0, #0
 8010be4:	6031      	str	r1, [r6, #0]
 8010be6:	602b      	str	r3, [r5, #0]
 8010be8:	b016      	add	sp, #88	; 0x58
 8010bea:	bd70      	pop	{r4, r5, r6, pc}
 8010bec:	466a      	mov	r2, sp
 8010bee:	f000 f849 	bl	8010c84 <_fstat_r>
 8010bf2:	2800      	cmp	r0, #0
 8010bf4:	dbec      	blt.n	8010bd0 <__swhatbuf_r+0x12>
 8010bf6:	9901      	ldr	r1, [sp, #4]
 8010bf8:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8010bfc:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8010c00:	4259      	negs	r1, r3
 8010c02:	4159      	adcs	r1, r3
 8010c04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010c08:	e7eb      	b.n	8010be2 <__swhatbuf_r+0x24>

08010c0a <__smakebuf_r>:
 8010c0a:	898b      	ldrh	r3, [r1, #12]
 8010c0c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010c0e:	079d      	lsls	r5, r3, #30
 8010c10:	4606      	mov	r6, r0
 8010c12:	460c      	mov	r4, r1
 8010c14:	d507      	bpl.n	8010c26 <__smakebuf_r+0x1c>
 8010c16:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010c1a:	6023      	str	r3, [r4, #0]
 8010c1c:	6123      	str	r3, [r4, #16]
 8010c1e:	2301      	movs	r3, #1
 8010c20:	6163      	str	r3, [r4, #20]
 8010c22:	b002      	add	sp, #8
 8010c24:	bd70      	pop	{r4, r5, r6, pc}
 8010c26:	ab01      	add	r3, sp, #4
 8010c28:	466a      	mov	r2, sp
 8010c2a:	f7ff ffc8 	bl	8010bbe <__swhatbuf_r>
 8010c2e:	9900      	ldr	r1, [sp, #0]
 8010c30:	4605      	mov	r5, r0
 8010c32:	4630      	mov	r0, r6
 8010c34:	f7fd fbb6 	bl	800e3a4 <_malloc_r>
 8010c38:	b948      	cbnz	r0, 8010c4e <__smakebuf_r+0x44>
 8010c3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c3e:	059a      	lsls	r2, r3, #22
 8010c40:	d4ef      	bmi.n	8010c22 <__smakebuf_r+0x18>
 8010c42:	f023 0303 	bic.w	r3, r3, #3
 8010c46:	f043 0302 	orr.w	r3, r3, #2
 8010c4a:	81a3      	strh	r3, [r4, #12]
 8010c4c:	e7e3      	b.n	8010c16 <__smakebuf_r+0xc>
 8010c4e:	89a3      	ldrh	r3, [r4, #12]
 8010c50:	6020      	str	r0, [r4, #0]
 8010c52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010c56:	81a3      	strh	r3, [r4, #12]
 8010c58:	9b00      	ldr	r3, [sp, #0]
 8010c5a:	6163      	str	r3, [r4, #20]
 8010c5c:	9b01      	ldr	r3, [sp, #4]
 8010c5e:	6120      	str	r0, [r4, #16]
 8010c60:	b15b      	cbz	r3, 8010c7a <__smakebuf_r+0x70>
 8010c62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010c66:	4630      	mov	r0, r6
 8010c68:	f000 f81e 	bl	8010ca8 <_isatty_r>
 8010c6c:	b128      	cbz	r0, 8010c7a <__smakebuf_r+0x70>
 8010c6e:	89a3      	ldrh	r3, [r4, #12]
 8010c70:	f023 0303 	bic.w	r3, r3, #3
 8010c74:	f043 0301 	orr.w	r3, r3, #1
 8010c78:	81a3      	strh	r3, [r4, #12]
 8010c7a:	89a3      	ldrh	r3, [r4, #12]
 8010c7c:	431d      	orrs	r5, r3
 8010c7e:	81a5      	strh	r5, [r4, #12]
 8010c80:	e7cf      	b.n	8010c22 <__smakebuf_r+0x18>
	...

08010c84 <_fstat_r>:
 8010c84:	b538      	push	{r3, r4, r5, lr}
 8010c86:	4d07      	ldr	r5, [pc, #28]	; (8010ca4 <_fstat_r+0x20>)
 8010c88:	2300      	movs	r3, #0
 8010c8a:	4604      	mov	r4, r0
 8010c8c:	4608      	mov	r0, r1
 8010c8e:	4611      	mov	r1, r2
 8010c90:	602b      	str	r3, [r5, #0]
 8010c92:	f7f9 f82c 	bl	8009cee <_fstat>
 8010c96:	1c43      	adds	r3, r0, #1
 8010c98:	d102      	bne.n	8010ca0 <_fstat_r+0x1c>
 8010c9a:	682b      	ldr	r3, [r5, #0]
 8010c9c:	b103      	cbz	r3, 8010ca0 <_fstat_r+0x1c>
 8010c9e:	6023      	str	r3, [r4, #0]
 8010ca0:	bd38      	pop	{r3, r4, r5, pc}
 8010ca2:	bf00      	nop
 8010ca4:	2000080c 	.word	0x2000080c

08010ca8 <_isatty_r>:
 8010ca8:	b538      	push	{r3, r4, r5, lr}
 8010caa:	4d06      	ldr	r5, [pc, #24]	; (8010cc4 <_isatty_r+0x1c>)
 8010cac:	2300      	movs	r3, #0
 8010cae:	4604      	mov	r4, r0
 8010cb0:	4608      	mov	r0, r1
 8010cb2:	602b      	str	r3, [r5, #0]
 8010cb4:	f7f9 f82b 	bl	8009d0e <_isatty>
 8010cb8:	1c43      	adds	r3, r0, #1
 8010cba:	d102      	bne.n	8010cc2 <_isatty_r+0x1a>
 8010cbc:	682b      	ldr	r3, [r5, #0]
 8010cbe:	b103      	cbz	r3, 8010cc2 <_isatty_r+0x1a>
 8010cc0:	6023      	str	r3, [r4, #0]
 8010cc2:	bd38      	pop	{r3, r4, r5, pc}
 8010cc4:	2000080c 	.word	0x2000080c

08010cc8 <_init>:
 8010cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010cca:	bf00      	nop
 8010ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010cce:	bc08      	pop	{r3}
 8010cd0:	469e      	mov	lr, r3
 8010cd2:	4770      	bx	lr

08010cd4 <_fini>:
 8010cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010cd6:	bf00      	nop
 8010cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010cda:	bc08      	pop	{r3}
 8010cdc:	469e      	mov	lr, r3
 8010cde:	4770      	bx	lr
