
# DNN arch
@inproceedings{DNNFPGA-ICCAD2016-Zhang,
  title={Caffeine: Towards uniformed representation and acceleration for deep convolutional neural networks},
  author={Zhang, Chen and Sun, Guangyu and Fang, Zhenman and Zhou, Peipei and Pan, Peichen and Cong, Jason},
  booktitle=iccad,
  pages={1--8},
  year={2016},
}

@inproceedings{DNNFPGA-DAC2018-Lu,
  title={{SpWA}: an efficient sparse winograd convolutional neural networks accelerator on {FPGA}s},
  author={Lu, Liqiang and Liang, Yun},
  booktitle=dac, 
  pages={1--6},
  year={2018},
  abstract={sparse winograd}
}

@inproceedings{DNNFPGA-FCCM2019-Lu,
  title={An Efficient Hardware Accelerator for Sparse Convolutional Neural Networks on {FPGAs}},
  author={Lu, Liqiang and Xie, Jiaming and Huang, Ruirui and Zhang, Jiansong and Lin, Wei and Liang, Yun},
  booktitle=fccm, 
  pages={17--25},
  year={2019},
  abstract={irregular sparse}
}

@inproceedings{DNNFPGA-ISCAS2019-Zhang,
  title={Frequency Improvement of Systolic Array-Based {CNNs} on {FPGAs}},
  author={Zhang, Jiaxi and Zhang, Wentai and Luo, Guojie and Wei, Xuechao and Liang, Yun and Cong, Jason},
  booktitle=iscas,
  pages={1--4},
  year={2019},
  abstract={systolic array, improve frequency}
}



@inproceedings{DNNFPGA-ICCAD2018-Wei,
  title={{TGPA}: tile-grained pipeline architecture for low latency {CNN} inference},
  author={Wei, Xuechao and Liang, Yun and Li, Xiuhong and Yu, Cody Hao and Zhang, Peng and Cong, Jason},
  booktitle=iccad,
  pages={1--8},
  year={2018},
  abstract={systolic array, multi-FPGAs, high frequency}
}


@inproceedings{DNNFPGA-DAC2017-Xiao,
  title={Exploring heterogeneous algorithms for accelerating deep convolutional neural networks on {FPGAs}},
  author={Xiao, Qingcheng and Liang, Yun and Lu, Liqiang and Yan, Shengen and Tai, Yu-Wing},
  booktitle=dac,
  pages={1--6},
  year={2017},
  abstract={fused layer}
}


@article{DNNFPGA-DACSDC2019-Skynet,
    title       =   {{SkyNet}: A Champion Model for {DAC-SDC} on Low Power Object Detection},
    author      =   {Zhang, Xiaofan and Li, Yuhong and Hao, Cong and Rupnow, Kyle and Xiong, Jinjun and Hwu, Wen-mei and Chen, Deming},
    journal     =   arxiv,
    year        =   {2019}
}

# dataflow opt



@inproceedings{DNNFPGA-FPL2018-Mu,
  title={A Collaborative Framework for {FPGA}-based {CNN} Design Modeling and Optimization},
  author={Mu, Jiandong and Zhang, Wei and Liang, Hao and Sinha, Sharad},
  booktitle=fpl,
  pages={139--1397},
  year={2018},
}



@inproceedings{DNNFPGA-DAC19-Hao,
  title     = {{FPGA}/{DNN} Co-Design: An Efficient Design Methodology for 1oT Intelligence on the Edge},
  author    = {Hao, Cong and Zhang, Xiaofan and Li, Yuhong and Huang, Sitao and Xiong, Jinjun and Rupnow, Kyle and Hwu, Wen-mei and Chen, Deming},
  booktitle = dac,
  pages     = {1--6},
  year      = {2019},
  organization={IEEE}
}

@inproceedings{DNNFPGA-ASPDAC2020-GAN-short,
	title     	=	{Towards Design Methodology of Efficient Fast Algorithms for Accelerating Generative Adversarial Networks on FPGAs},
	author    	=	{Chang, Jung-Woo and others},
	booktitle 	=	aspdac,
	pages     	=	{283--288},
	year      	=	{2020},
	organization=	{IEEE}
}

@inproceedings{DNNFPGA-ASPDAC2020-GAN,
	title     	=	{Towards Design Methodology of Efficient Fast Algorithms for Accelerating Generative Adversarial Networks on FPGAs},
	author    	=	{Chang, Jung-Woo and Ahn, Saehyun and Kang, Keon-Woo and Kang, Suk-Ju},
	booktitle 	=	aspdac,
	pages     	=	{283--288},
	year      	=	{2020},
	organization=	{IEEE}
}

@article{DNNFPGA-DAC2020-HybridDNN-short,
  title     = {{HybridDNN}: A Framework for High-Performance Hybrid {DNN} Accelerator Design and Implementation},
  author    = {Ye, Hanchen and others},
  journal   = dac,
  year      = {2020}
}

@article{DNNFPGA-DAC2020-HybridDNN,
  title     = {{HybridDNN}: A Framework for High-Performance Hybrid {DNN} Accelerator Design and Implementation},
  author    = {Ye, Hanchen and Zhang, Xiaofan and Huang, Zhize and Chen, Gengsheng and Chen, Deming},
  journal   = arxiv,
  year      = {2020}
}


@inproceedings{DNNFPGA-ICCAD2019-HeteroCL,
    title     = {{HeteroCL}: A multi-paradigm programming infrastructure for software-defined reconfigurable computing},
    author    = {Lai, Yi-Hsiang and Chi, Yuze and Hu, Yuwei and Wang, Jie and Yu, Cody Hao and Zhou, Yuan and Cong, Jason and Zhang, Zhiru},
    booktitle = iccad,
    pages     = {242--251},
    year      = {2019}
}

@inproceedings{DNNFPGA-ASPLOS2020-FlexTensor,
    title     = {{FlexTensor}: An Automatic Schedule Exploration and Optimization Framework for Tensor Computation on Heterogeneous System},
    author    = {Zheng, Size and Liang, Yun and Wang, Shuo and Chen, Renze and Sheng, Kaiwen},
    booktitle = asplos,
    pages     = {859--873},
    year      = {2020}
}

@inproceedings{DNNFPGA-DAC2021-BNN-FPGA-short,
    title		=	{High-Performance FPGA-based Accelerator for Bayesian Neural Networks},
    author		=	{Fan, Hongxiang and others},
    booktitle	=	dac,
    year		=	{2021}
}

@inproceedings{DNNFPGA-DAC2021-BNN-FPGA,
    title		=	{High-Performance FPGA-based Accelerator for Bayesian Neural Networks},
    author		=	{Fan, Hongxiang and Ferianc, Martin and Rodrigues, Miguel and Zhou, Hongyu and Niu, Xinyu and Luk, Wayne},
    booktitle	=	dac,
    year		=	{2021}
}

# DSE model


# back-end opt
@inproceedings{TIMING-FPL2016-Yanghua,
  title={Boosting convergence of timing closure using feature selection in a Learning-driven approach},
  author={Yanghua, Que and Ng, Harnhua and Kapre, Nachiket},
  booktitle=fpl,
  pages={1--9},
  year={2016}
}

@inproceedings{TIMING-FCCM2019-Ustun,
  title={LAMDA: Learning-Assisted Multi-stage Autotuning for {FPGA} Design Closure},
  author={Ustun, Ecenur and Xiang, Shaojie and Gui, Jinny and Yu, Cunxi and Zhang, Zhiru},
  booktitle=fccm,
  pages={74--77},
  year={2019}
}

@inproceedings{TIMING-FPGA2016-Yanghua,
  title={Case for design-specific machine learning in timing closure of {FPGA} designs},
  author={Yanghua, Que and Adaikkala Raj, Chinnakkannu and Ng, Harnhua and Teo, Kirvy and Kapre, Nachiket},
  booktitle=fpga,
  pages={169--172},
  year={2016}
}

@inproceedings{TIMING-DATE2019-Zhao,
  title={Machine Learning Based Routing Congestion Prediction in {FPGA} High-Level Synthesis},
  author={Zhao, Jieru and Liang, Tingyuan and Sinha, Sharad and Zhang, Wei},
  booktitle=date,
  pages={1130--1135},
  year={2019}
}


