Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jun 16 18:26:12 2025
| Host         : badile39.ee.ethz.ch running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file croc_xilinx_timing_summary_routed.rpt -pb croc_xilinx_timing_summary_routed.pb -rpx croc_xilinx_timing_summary_routed.rpx -warn_on_violation
| Design       : croc_xilinx
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                   1           
TIMING-17  Critical Warning  Non-clocked sequential cell                             59          
LUTAR-1    Warning           LUT drives async reset alert                            1           
TIMING-9   Warning           Unknown CDC Logic                                       1           
TIMING-18  Warning           Missing input or output delay                           1           
TIMING-20  Warning           Non-clocked latch                                       44          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint    6           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
XDCH-2     Warning           Same min and max delay values on IO port                7           
LATCH-1    Advisory          Existing latches in the design                          1           
XDCB-6     Advisory          Timing constraint pointing to hierarchical pins         2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64944)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (162)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (2)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64944)
----------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/gen_sram_bank[0].i_sram_shim/rvalid_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/gen_sram_bank[1].i_sram_shim/rvalid_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/priv_lvl_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/priv_lvl_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_dcsr_csr/rdata_q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_dcsr_csr/rdata_q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mstatus_csr/rdata_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/branch_jump_set_done_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/branch_set_raw_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/exc_req_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/illegal_insn_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/load_err_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/id_fsm_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/illegal_c_insn_id_o_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_fetch_err_o_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_is_compressed_id_o_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[15]_rep/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[15]_rep__0/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]_rep/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]_rep__0/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_valid_id_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/rdata_outstanding_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/rdata_outstanding_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/handle_misaligned_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbcs_q_reg[sbaccess][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbcs_q_reg[sbaccess][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbcs_q_reg[sbaccess][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[intrpt][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[intrpt][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[intrpt][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[1].i_demux/i_counter/counter_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[1].i_demux/i_counter/counter_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[1].i_demux/select_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[1].i_demux/select_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[1].i_demux/select_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/select_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/select_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/select_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[3].i_demux/i_counter/counter_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[3].i_demux/i_counter/counter_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[3].i_demux/select_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[3].i_demux/select_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[3].i_demux/select_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/read_pointer_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/read_pointer_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/read_pointer_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/read_pointer_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/read_pointer_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/status_cnt_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/status_cnt_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_periph_obi_cut/i_req_r/spill_register_flushable_i/gen_spill_reg.a_full_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_timer/counter_hi_i/target_reached_o_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_timer/counter_lo_i/target_reached_o_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_timer/s_cfg_hi_reg_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IIC/iIIR_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_xbar_err/i_id_fifo/status_cnt_q_reg[0]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/FSM_sequential_state_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/FSM_sequential_state_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_obi_demux/select_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_obi_demux/select_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_block_swap_config/config_reg_q_reg[block_swap_on]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_block_swap_config/config_reg_q_reg[block_swap_on]_rep/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_block_swap_config/req_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_err/i_id_fifo/status_cnt_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_rom/req_q_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/clk_state_q_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (162)
--------------------------------------------------
 There are 162 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (2)
------------------------------------
 There are 2 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.297        0.000                      0                14738        0.076        0.000                      0                14732        2.000        0.000                       0                  5380  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_jtag              {0.000 50.000}       100.000         10.000          
sys_clk               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 40.000}       80.000          12.500          
  clkfbout_clk_wiz_0  {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_jtag                   15.297        0.000                      0                  458        0.118        0.000                      0                  458       49.500        0.000                       0                   304  
sys_clk                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       30.161        0.000                      0                 9289        0.076        0.000                      0                 9285       39.500        0.000                       0                  5072  
  clkfbout_clk_wiz_0                                                                                                                                                   13.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock    clk_out1_clk_wiz_0       64.171        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       48.199        0.000                      0                 4989        1.165        0.000                      0                 4989  
**default**         clk_out1_clk_wiz_0                           63.149        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_jtag            clk_jtag            
(none)              clk_out1_clk_wiz_0  clk_jtag            
(none)                                  clk_out1_clk_wiz_0  
(none)              clk_jtag            clk_out1_clk_wiz_0  
(none)              clk_out1_clk_wiz_0  clk_out1_clk_wiz_0  
(none)              sys_clk             clk_out1_clk_wiz_0  
(none)              clk_out1_clk_wiz_0  sys_clk             


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_jtag
  To Clock:  clk_jtag

Setup :            0  Failing Endpoints,  Worst Slack       15.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.297ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            jtag_tdo_o
                            (output port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk_jtag rise@100.000ns - clk_jtag fall@50.000ns)
  Data Path Delay:        7.576ns  (logic 4.146ns (54.728%)  route 3.430ns (45.272%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           20.000ns
  Clock Path Skew:        -6.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    6.626ns = ( 56.626 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag fall edge)
                                                     50.000    50.000 f  
    V7                                                0.000    50.000 f  jtag_tck_i (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566    51.566 f  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.599    54.165    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/jtag_tck_i_IBUF
    SLICE_X51Y47         LUT1 (Prop_lut1_I0_O)        0.124    54.289 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX_i_1/O
                         net (fo=1, routed)           0.577    54.866    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/tck_ni
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    54.967 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX/O
                         net (fo=1, routed)           1.659    56.626    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/tck_n
    SLICE_X34Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518    57.144 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           3.430    60.574    jtag_tdo_o_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.628    64.202 r  jtag_tdo_o_OBUF_inst/O
                         net (fo=0)                   0.000    64.202    jtag_tdo_o
    U7                                                                r  jtag_tdo_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.501    99.499    
                         output delay               -20.000    79.499    
  -------------------------------------------------------------------
                         required time                         79.499    
                         arrival time                         -64.202    
  -------------------------------------------------------------------
                         slack                                 15.297    

Slack (MET) :             46.085ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_jtag fall@50.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.966ns (27.408%)  route 2.558ns (72.592%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 55.895 - 50.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.659     5.932    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.419     6.351 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[2]/Q
                         net (fo=5, routed)           0.917     7.268    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[2]
    SLICE_X35Y14         LUT5 (Prop_lut5_I2_O)        0.299     7.567 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_3/O
                         net (fo=6, routed)           0.821     8.388    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_3_n_1
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.512 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_2/O
                         net (fo=1, routed)           0.821     9.333    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_2_n_1
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.457 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_1/O
                         net (fo=1, routed)           0.000     9.457    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_1_n_1
    SLICE_X34Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag fall edge)
                                                     50.000    50.000 f  
    V7                                                0.000    50.000 f  jtag_tck_i (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495    51.495 f  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.211    53.705    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/jtag_tck_i_IBUF
    SLICE_X51Y47         LUT1 (Prop_lut1_I0_O)        0.100    53.805 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX_i_1/O
                         net (fo=1, routed)           0.511    54.317    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/tck_ni
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    54.408 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX/O
                         net (fo=1, routed)           1.487    55.895    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/tck_n
    SLICE_X34Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                         clock pessimism              0.071    55.967    
                         clock uncertainty           -0.501    55.465    
    SLICE_X34Y15         FDRE (Setup_fdre_C_D)        0.077    55.542    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg
  -------------------------------------------------------------------
                         required time                         55.542    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                 46.085    

Slack (MET) :             79.095ns  (required time - arrival time)
  Source:                 jtag_tdi_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[zero1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.579ns (25.428%)  route 1.698ns (74.573%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 102.015 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W8                                                0.000    20.000 r  jtag_tdi_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tdi_i
    W8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tdi_i_IBUF_inst/O
                         net (fo=5, routed)           1.506    22.028    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi_i_IBUF
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.056    22.084 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[zero1][31]_i_1/O
                         net (fo=1, routed)           0.192    22.277    i_croc_soc/i_croc/i_dmi_jtag/dtmcs_d[zero1][31]
    SLICE_X36Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[zero1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100   101.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.556   102.015    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[zero1][31]/C
                         clock pessimism              0.000   102.015    
                         clock uncertainty           -0.501   101.514    
    SLICE_X36Y14         FDRE (Setup_fdre_C_D)       -0.142   101.372    i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[zero1][31]
  -------------------------------------------------------------------
                         required time                        101.372    
                         arrival time                         -22.277    
  -------------------------------------------------------------------
                         slack                                 79.095    

Slack (MET) :             79.464ns  (required time - arrival time)
  Source:                 jtag_tdi_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.579ns (27.773%)  route 1.506ns (72.227%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 102.015 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W8                                                0.000    20.000 r  jtag_tdi_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tdi_i
    W8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tdi_i_IBUF_inst/O
                         net (fo=5, routed)           1.506    22.028    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi_i_IBUF
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.056    22.084 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_2/O
                         net (fo=1, routed)           0.000    22.084    i_croc_soc/i_croc/i_dmi_jtag/dr_d[40]
    SLICE_X38Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100   101.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.556   102.015    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X38Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]/C
                         clock pessimism              0.000   102.015    
                         clock uncertainty           -0.501   101.514    
    SLICE_X38Y14         FDRE (Setup_fdre_C_D)        0.035   101.549    i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]
  -------------------------------------------------------------------
                         required time                        101.549    
                         arrival time                         -22.084    
  -------------------------------------------------------------------
                         slack                                 79.464    

Slack (MET) :             79.505ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.579ns (28.317%)  route 1.465ns (71.683%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 102.016 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 f  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 f  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.465    21.988    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X32Y16         LUT2 (Prop_lut2_I1_O)        0.056    22.044 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1/O
                         net (fo=1, routed)           0.000    22.044    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1_n_1
    SLICE_X32Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100   101.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557   102.016    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/C
                         clock pessimism              0.000   102.016    
                         clock uncertainty           -0.501   101.515    
    SLICE_X32Y16         FDRE (Setup_fdre_C_D)        0.034   101.549    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]
  -------------------------------------------------------------------
                         required time                        101.549    
                         arrival time                         -22.044    
  -------------------------------------------------------------------
                         slack                                 79.505    

Slack (MET) :             79.513ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.579ns (28.414%)  route 1.458ns (71.586%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 102.016 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 f  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 f  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.458    21.981    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X32Y16         LUT4 (Prop_lut4_I1_O)        0.056    22.037 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1/O
                         net (fo=1, routed)           0.000    22.037    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1_n_1
    SLICE_X32Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100   101.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557   102.016    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                         clock pessimism              0.000   102.016    
                         clock uncertainty           -0.501   101.515    
    SLICE_X32Y16         FDRE (Setup_fdre_C_D)        0.035   101.550    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]
  -------------------------------------------------------------------
                         required time                        101.550    
                         arrival time                         -22.037    
  -------------------------------------------------------------------
                         slack                                 79.513    

Slack (MET) :             79.527ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.578ns (28.282%)  route 1.465ns (71.718%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 102.016 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 r  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.465    21.988    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X32Y16         LUT2 (Prop_lut2_I1_O)        0.055    22.043 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1/O
                         net (fo=1, routed)           0.000    22.043    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1_n_1
    SLICE_X32Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100   101.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557   102.016    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/C
                         clock pessimism              0.000   102.016    
                         clock uncertainty           -0.501   101.515    
    SLICE_X32Y16         FDRE (Setup_fdre_C_D)        0.055   101.570    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                        101.570    
                         arrival time                         -22.043    
  -------------------------------------------------------------------
                         slack                                 79.527    

Slack (MET) :             79.533ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.579ns (28.414%)  route 1.458ns (71.586%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 102.016 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 r  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.458    21.981    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X32Y16         LUT3 (Prop_lut3_I2_O)        0.056    22.037 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1/O
                         net (fo=1, routed)           0.000    22.037    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1_n_1
    SLICE_X32Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100   101.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557   102.016    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/C
                         clock pessimism              0.000   102.016    
                         clock uncertainty           -0.501   101.515    
    SLICE_X32Y16         FDRE (Setup_fdre_C_D)        0.055   101.570    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]
  -------------------------------------------------------------------
                         required time                        101.570    
                         arrival time                         -22.037    
  -------------------------------------------------------------------
                         slack                                 79.533    

Slack (MET) :             79.581ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.579ns (29.699%)  route 1.370ns (70.301%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 102.017 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 r  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.370    21.893    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X33Y15         LUT3 (Prop_lut3_I1_O)        0.056    21.949 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000    21.949    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[3]_i_1_n_1
    SLICE_X33Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100   101.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.558   102.017    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X33Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/C
                         clock pessimism              0.000   102.017    
                         clock uncertainty           -0.501   101.516    
    SLICE_X33Y15         FDRE (Setup_fdre_C_D)        0.014   101.530    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                        101.530    
                         arrival time                         -21.949    
  -------------------------------------------------------------------
                         slack                                 79.581    

Slack (MET) :             79.589ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.579ns (29.517%)  route 1.382ns (70.483%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 102.017 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 f  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 f  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.382    21.905    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X32Y15         LUT5 (Prop_lut5_I1_O)        0.056    21.961 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    21.961    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1_n_1
    SLICE_X32Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100   101.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.558   102.017    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/C
                         clock pessimism              0.000   102.017    
                         clock uncertainty           -0.501   101.516    
    SLICE_X32Y15         FDRE (Setup_fdre_C_D)        0.034   101.550    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.550    
                         arrival time                         -21.961    
  -------------------------------------------------------------------
                         slack                                 79.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     2.014    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     2.155 r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[21]/Q
                         net (fo=2, routed)           0.066     2.221    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[19]
    SLICE_X38Y16         LUT6 (Prop_lut6_I1_O)        0.045     2.266 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[19]_i_1/O
                         net (fo=1, routed)           0.000     2.266    i_croc_soc/i_croc/i_dmi_jtag/data_d[19]
    SLICE_X38Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.820     2.635    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[19]/C
                         clock pessimism             -0.608     2.027    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.121     2.148    i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.558     2.017    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/clk_i
    SLICE_X37Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     2.158 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     2.214    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q[0]
    SLICE_X37Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.825     2.640    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/clk_i
    SLICE_X37Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.623     2.017    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.075     2.092    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.560     2.019    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X37Y5          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     2.160 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     2.216    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q[0]
    SLICE_X37Y5          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.827     2.642    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X37Y5          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.623     2.019    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.075     2.094    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.561     2.020    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X35Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     2.161 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     2.217    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q[0]
    SLICE_X35Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.827     2.642    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X35Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.622     2.020    
    SLICE_X35Y8          FDRE (Hold_fdre_C_D)         0.075     2.095    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.561     2.020    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X33Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     2.161 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     2.217    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q[0]
    SLICE_X33Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.827     2.642    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X33Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.622     2.020    
    SLICE_X33Y9          FDRE (Hold_fdre_C_D)         0.075     2.095    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.561     2.020    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X33Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.141     2.161 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     2.217    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q[0]
    SLICE_X33Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.827     2.642    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X33Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.622     2.020    
    SLICE_X33Y8          FDRE (Hold_fdre_C_D)         0.075     2.095    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     2.014    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     2.155 r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/Q
                         net (fo=2, routed)           0.091     2.246    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[24]
    SLICE_X42Y16         LUT5 (Prop_lut5_I4_O)        0.045     2.291 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[24]_i_1/O
                         net (fo=1, routed)           0.000     2.291    i_croc_soc/i_croc/i_dmi_jtag/data_d[24]
    SLICE_X42Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.820     2.635    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[24]/C
                         clock pessimism             -0.608     2.027    
    SLICE_X42Y16         FDRE (Hold_fdre_C_D)         0.121     2.148    i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557     2.016    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     2.157 r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[7]/Q
                         net (fo=2, routed)           0.092     2.249    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/data_q[7]
    SLICE_X42Y12         LUT4 (Prop_lut4_I1_O)        0.045     2.294 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[9]_i_1/O
                         net (fo=1, routed)           0.000     2.294    i_croc_soc/i_croc/i_dmi_jtag/dr_d[9]
    SLICE_X42Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.823     2.638    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[9]/C
                         clock pessimism             -0.609     2.029    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.121     2.150    i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.556     2.015    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X44Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.141     2.156 r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[5]/Q
                         net (fo=2, routed)           0.065     2.221    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_q[5]
    SLICE_X45Y13         LUT3 (Prop_lut3_I2_O)        0.045     2.266 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_27/O
                         net (fo=1, routed)           0.000     2.266    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][5]
    SLICE_X45Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.822     2.637    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X45Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                         clock pessimism             -0.609     2.028    
    SLICE_X45Y13         FDRE (Hold_fdre_C_D)         0.092     2.120    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     2.014    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     2.155 r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[22]/Q
                         net (fo=2, routed)           0.100     2.255    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[20]
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.045     2.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[20]_i_1/O
                         net (fo=1, routed)           0.000     2.300    i_croc_soc/i_croc/i_dmi_jtag/data_d[20]
    SLICE_X38Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.820     2.635    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[20]/C
                         clock pessimism             -0.608     2.027    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.121     2.148    i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_jtag
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jtag_tck_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3  jtag_tck_i_IBUF_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         100.000     97.845     BUFGCTRL_X0Y7  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX/I0
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         100.000     97.845     BUFGCTRL_X0Y7  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX/I1
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X38Y10   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X38Y13   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X38Y9    i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X40Y14   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X41Y13   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X41Y13   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X40Y12   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X38Y10   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X38Y10   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X38Y13   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X38Y13   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X38Y9    i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X38Y9    i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X40Y14   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X40Y14   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X41Y13   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X41Y13   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X38Y10   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X38Y10   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X38Y13   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X38Y13   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X38Y9    i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X38Y9    i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X40Y14   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X40Y14   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X41Y13   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X41Y13   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.161ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.399ns  (logic 11.933ns (24.157%)  route 37.466ns (75.843%))
  Logic Levels:           51  (CARRY4=10 LUT2=8 LUT3=4 LUT4=3 LUT5=8 LUT6=18)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 78.392 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.849    31.361    i_croc_soc/i_user/i_obi_demux/i_counter/select_q_reg[0]
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    31.485 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[29].data_q[29]_i_7/O
                         net (fo=7, routed)           0.868    32.354    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_15[6]
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.150    32.504 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.877    33.381    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.326    33.707 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=39, routed)          0.839    34.546    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_0
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.116    34.662 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_3/O
                         net (fo=26, routed)          0.842    35.503    i_croc_soc/i_user/i_obi_demux/i_counter/FSM_sequential_state_q_reg[1]_0
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.357    35.860 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_6/O
                         net (fo=4, routed)           0.474    36.335    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[26].data_q_reg[26]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.327    36.662 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_18/O
                         net (fo=3, routed)           0.621    37.282    i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_2
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.124    37.406 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    38.232    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    38.356 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    38.356    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.889 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    38.889    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.006 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.006    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.235 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    40.103    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    40.413 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    40.965    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    41.089 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    41.677    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.801 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    43.396    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    43.546 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    44.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    44.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    44.853    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    44.977 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    45.771    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    45.921 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    46.387    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    46.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    47.116    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.240 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.121    48.361    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.537    78.392    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[16]/C
                         clock pessimism              0.453    78.845    
                         clock uncertainty           -0.118    78.727    
    SLICE_X57Y53         FDCE (Setup_fdce_C_CE)      -0.205    78.522    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[16]
  -------------------------------------------------------------------
                         required time                         78.522    
                         arrival time                         -48.361    
  -------------------------------------------------------------------
                         slack                                 30.161    

Slack (MET) :             30.161ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.399ns  (logic 11.933ns (24.157%)  route 37.466ns (75.843%))
  Logic Levels:           51  (CARRY4=10 LUT2=8 LUT3=4 LUT4=3 LUT5=8 LUT6=18)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 78.392 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.849    31.361    i_croc_soc/i_user/i_obi_demux/i_counter/select_q_reg[0]
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    31.485 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[29].data_q[29]_i_7/O
                         net (fo=7, routed)           0.868    32.354    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_15[6]
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.150    32.504 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.877    33.381    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.326    33.707 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=39, routed)          0.839    34.546    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_0
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.116    34.662 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_3/O
                         net (fo=26, routed)          0.842    35.503    i_croc_soc/i_user/i_obi_demux/i_counter/FSM_sequential_state_q_reg[1]_0
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.357    35.860 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_6/O
                         net (fo=4, routed)           0.474    36.335    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[26].data_q_reg[26]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.327    36.662 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_18/O
                         net (fo=3, routed)           0.621    37.282    i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_2
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.124    37.406 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    38.232    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    38.356 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    38.356    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.889 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    38.889    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.006 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.006    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.235 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    40.103    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    40.413 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    40.965    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    41.089 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    41.677    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.801 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    43.396    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    43.546 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    44.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    44.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    44.853    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    44.977 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    45.771    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    45.921 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    46.387    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    46.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    47.116    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.240 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.121    48.361    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.537    78.392    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[17]/C
                         clock pessimism              0.453    78.845    
                         clock uncertainty           -0.118    78.727    
    SLICE_X57Y53         FDCE (Setup_fdce_C_CE)      -0.205    78.522    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[17]
  -------------------------------------------------------------------
                         required time                         78.522    
                         arrival time                         -48.361    
  -------------------------------------------------------------------
                         slack                                 30.161    

Slack (MET) :             30.161ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.399ns  (logic 11.933ns (24.157%)  route 37.466ns (75.843%))
  Logic Levels:           51  (CARRY4=10 LUT2=8 LUT3=4 LUT4=3 LUT5=8 LUT6=18)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 78.392 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.849    31.361    i_croc_soc/i_user/i_obi_demux/i_counter/select_q_reg[0]
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    31.485 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[29].data_q[29]_i_7/O
                         net (fo=7, routed)           0.868    32.354    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_15[6]
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.150    32.504 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.877    33.381    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.326    33.707 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=39, routed)          0.839    34.546    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_0
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.116    34.662 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_3/O
                         net (fo=26, routed)          0.842    35.503    i_croc_soc/i_user/i_obi_demux/i_counter/FSM_sequential_state_q_reg[1]_0
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.357    35.860 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_6/O
                         net (fo=4, routed)           0.474    36.335    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[26].data_q_reg[26]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.327    36.662 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_18/O
                         net (fo=3, routed)           0.621    37.282    i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_2
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.124    37.406 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    38.232    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    38.356 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    38.356    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.889 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    38.889    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.006 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.006    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.235 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    40.103    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    40.413 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    40.965    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    41.089 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    41.677    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.801 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    43.396    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    43.546 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    44.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    44.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    44.853    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    44.977 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    45.771    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    45.921 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    46.387    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    46.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    47.116    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.240 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.121    48.361    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.537    78.392    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[18]/C
                         clock pessimism              0.453    78.845    
                         clock uncertainty           -0.118    78.727    
    SLICE_X57Y53         FDCE (Setup_fdce_C_CE)      -0.205    78.522    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[18]
  -------------------------------------------------------------------
                         required time                         78.522    
                         arrival time                         -48.361    
  -------------------------------------------------------------------
                         slack                                 30.161    

Slack (MET) :             30.161ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.399ns  (logic 11.933ns (24.157%)  route 37.466ns (75.843%))
  Logic Levels:           51  (CARRY4=10 LUT2=8 LUT3=4 LUT4=3 LUT5=8 LUT6=18)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 78.392 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.849    31.361    i_croc_soc/i_user/i_obi_demux/i_counter/select_q_reg[0]
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    31.485 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[29].data_q[29]_i_7/O
                         net (fo=7, routed)           0.868    32.354    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_15[6]
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.150    32.504 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.877    33.381    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.326    33.707 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=39, routed)          0.839    34.546    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_0
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.116    34.662 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_3/O
                         net (fo=26, routed)          0.842    35.503    i_croc_soc/i_user/i_obi_demux/i_counter/FSM_sequential_state_q_reg[1]_0
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.357    35.860 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_6/O
                         net (fo=4, routed)           0.474    36.335    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[26].data_q_reg[26]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.327    36.662 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_18/O
                         net (fo=3, routed)           0.621    37.282    i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_2
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.124    37.406 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    38.232    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    38.356 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    38.356    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.889 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    38.889    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.006 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.006    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.235 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    40.103    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    40.413 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    40.965    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    41.089 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    41.677    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.801 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    43.396    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    43.546 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    44.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    44.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    44.853    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    44.977 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    45.771    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    45.921 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    46.387    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    46.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    47.116    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.240 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.121    48.361    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.537    78.392    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[19]/C
                         clock pessimism              0.453    78.845    
                         clock uncertainty           -0.118    78.727    
    SLICE_X57Y53         FDCE (Setup_fdce_C_CE)      -0.205    78.522    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[19]
  -------------------------------------------------------------------
                         required time                         78.522    
                         arrival time                         -48.361    
  -------------------------------------------------------------------
                         slack                                 30.161    

Slack (MET) :             30.213ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.347ns  (logic 11.933ns (24.182%)  route 37.414ns (75.818%))
  Logic Levels:           51  (CARRY4=10 LUT2=8 LUT3=4 LUT4=3 LUT5=8 LUT6=18)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 78.393 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.849    31.361    i_croc_soc/i_user/i_obi_demux/i_counter/select_q_reg[0]
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    31.485 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[29].data_q[29]_i_7/O
                         net (fo=7, routed)           0.868    32.354    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_15[6]
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.150    32.504 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.877    33.381    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.326    33.707 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=39, routed)          0.839    34.546    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_0
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.116    34.662 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_3/O
                         net (fo=26, routed)          0.842    35.503    i_croc_soc/i_user/i_obi_demux/i_counter/FSM_sequential_state_q_reg[1]_0
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.357    35.860 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_6/O
                         net (fo=4, routed)           0.474    36.335    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[26].data_q_reg[26]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.327    36.662 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_18/O
                         net (fo=3, routed)           0.621    37.282    i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_2
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.124    37.406 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    38.232    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    38.356 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    38.356    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.889 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    38.889    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.006 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.006    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.235 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    40.103    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    40.413 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    40.965    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    41.089 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    41.677    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.801 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    43.396    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    43.546 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    44.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    44.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    44.853    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    44.977 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    45.771    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    45.921 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    46.387    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    46.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    47.116    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.240 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.070    48.310    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.538    78.393    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[12]/C
                         clock pessimism              0.453    78.846    
                         clock uncertainty           -0.118    78.728    
    SLICE_X57Y52         FDCE (Setup_fdce_C_CE)      -0.205    78.523    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[12]
  -------------------------------------------------------------------
                         required time                         78.523    
                         arrival time                         -48.310    
  -------------------------------------------------------------------
                         slack                                 30.213    

Slack (MET) :             30.213ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.347ns  (logic 11.933ns (24.182%)  route 37.414ns (75.818%))
  Logic Levels:           51  (CARRY4=10 LUT2=8 LUT3=4 LUT4=3 LUT5=8 LUT6=18)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 78.393 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.849    31.361    i_croc_soc/i_user/i_obi_demux/i_counter/select_q_reg[0]
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    31.485 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[29].data_q[29]_i_7/O
                         net (fo=7, routed)           0.868    32.354    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_15[6]
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.150    32.504 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.877    33.381    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.326    33.707 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=39, routed)          0.839    34.546    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_0
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.116    34.662 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_3/O
                         net (fo=26, routed)          0.842    35.503    i_croc_soc/i_user/i_obi_demux/i_counter/FSM_sequential_state_q_reg[1]_0
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.357    35.860 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_6/O
                         net (fo=4, routed)           0.474    36.335    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[26].data_q_reg[26]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.327    36.662 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_18/O
                         net (fo=3, routed)           0.621    37.282    i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_2
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.124    37.406 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    38.232    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    38.356 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    38.356    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.889 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    38.889    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.006 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.006    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.235 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    40.103    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    40.413 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    40.965    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    41.089 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    41.677    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.801 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    43.396    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    43.546 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    44.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    44.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    44.853    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    44.977 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    45.771    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    45.921 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    46.387    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    46.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    47.116    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.240 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.070    48.310    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.538    78.393    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[13]/C
                         clock pessimism              0.453    78.846    
                         clock uncertainty           -0.118    78.728    
    SLICE_X57Y52         FDCE (Setup_fdce_C_CE)      -0.205    78.523    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[13]
  -------------------------------------------------------------------
                         required time                         78.523    
                         arrival time                         -48.310    
  -------------------------------------------------------------------
                         slack                                 30.213    

Slack (MET) :             30.213ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.347ns  (logic 11.933ns (24.182%)  route 37.414ns (75.818%))
  Logic Levels:           51  (CARRY4=10 LUT2=8 LUT3=4 LUT4=3 LUT5=8 LUT6=18)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 78.393 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.849    31.361    i_croc_soc/i_user/i_obi_demux/i_counter/select_q_reg[0]
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    31.485 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[29].data_q[29]_i_7/O
                         net (fo=7, routed)           0.868    32.354    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_15[6]
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.150    32.504 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.877    33.381    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.326    33.707 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=39, routed)          0.839    34.546    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_0
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.116    34.662 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_3/O
                         net (fo=26, routed)          0.842    35.503    i_croc_soc/i_user/i_obi_demux/i_counter/FSM_sequential_state_q_reg[1]_0
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.357    35.860 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_6/O
                         net (fo=4, routed)           0.474    36.335    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[26].data_q_reg[26]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.327    36.662 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_18/O
                         net (fo=3, routed)           0.621    37.282    i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_2
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.124    37.406 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    38.232    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    38.356 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    38.356    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.889 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    38.889    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.006 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.006    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.235 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    40.103    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    40.413 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    40.965    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    41.089 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    41.677    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.801 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    43.396    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    43.546 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    44.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    44.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    44.853    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    44.977 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    45.771    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    45.921 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    46.387    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    46.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    47.116    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.240 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.070    48.310    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.538    78.393    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[14]/C
                         clock pessimism              0.453    78.846    
                         clock uncertainty           -0.118    78.728    
    SLICE_X57Y52         FDCE (Setup_fdce_C_CE)      -0.205    78.523    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[14]
  -------------------------------------------------------------------
                         required time                         78.523    
                         arrival time                         -48.310    
  -------------------------------------------------------------------
                         slack                                 30.213    

Slack (MET) :             30.213ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.347ns  (logic 11.933ns (24.182%)  route 37.414ns (75.818%))
  Logic Levels:           51  (CARRY4=10 LUT2=8 LUT3=4 LUT4=3 LUT5=8 LUT6=18)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 78.393 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.849    31.361    i_croc_soc/i_user/i_obi_demux/i_counter/select_q_reg[0]
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    31.485 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[29].data_q[29]_i_7/O
                         net (fo=7, routed)           0.868    32.354    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_15[6]
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.150    32.504 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.877    33.381    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.326    33.707 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=39, routed)          0.839    34.546    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_0
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.116    34.662 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_3/O
                         net (fo=26, routed)          0.842    35.503    i_croc_soc/i_user/i_obi_demux/i_counter/FSM_sequential_state_q_reg[1]_0
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.357    35.860 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_6/O
                         net (fo=4, routed)           0.474    36.335    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[26].data_q_reg[26]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.327    36.662 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_18/O
                         net (fo=3, routed)           0.621    37.282    i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_2
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.124    37.406 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    38.232    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    38.356 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    38.356    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.889 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    38.889    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.006 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.006    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.235 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    40.103    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    40.413 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    40.965    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    41.089 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    41.677    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.801 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    43.396    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    43.546 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    44.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    44.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    44.853    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    44.977 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    45.771    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    45.921 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    46.387    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    46.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    47.116    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.240 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.070    48.310    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.538    78.393    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[15]/C
                         clock pessimism              0.453    78.846    
                         clock uncertainty           -0.118    78.728    
    SLICE_X57Y52         FDCE (Setup_fdce_C_CE)      -0.205    78.523    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[15]
  -------------------------------------------------------------------
                         required time                         78.523    
                         arrival time                         -48.310    
  -------------------------------------------------------------------
                         slack                                 30.213    

Slack (MET) :             30.261ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.299ns  (logic 11.933ns (24.205%)  route 37.366ns (75.795%))
  Logic Levels:           51  (CARRY4=10 LUT2=8 LUT3=4 LUT4=3 LUT5=8 LUT6=18)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 78.393 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.849    31.361    i_croc_soc/i_user/i_obi_demux/i_counter/select_q_reg[0]
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    31.485 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[29].data_q[29]_i_7/O
                         net (fo=7, routed)           0.868    32.354    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_15[6]
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.150    32.504 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.877    33.381    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.326    33.707 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=39, routed)          0.839    34.546    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_0
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.116    34.662 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_3/O
                         net (fo=26, routed)          0.842    35.503    i_croc_soc/i_user/i_obi_demux/i_counter/FSM_sequential_state_q_reg[1]_0
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.357    35.860 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_6/O
                         net (fo=4, routed)           0.474    36.335    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[26].data_q_reg[26]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.327    36.662 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_18/O
                         net (fo=3, routed)           0.621    37.282    i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_2
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.124    37.406 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    38.232    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    38.356 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    38.356    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.889 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    38.889    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.006 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.006    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.235 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    40.103    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    40.413 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    40.965    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    41.089 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    41.677    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.801 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    43.396    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    43.546 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    44.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    44.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    44.853    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    44.977 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    45.771    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    45.921 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    46.387    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    46.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    47.116    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.240 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.022    48.262    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y50         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.538    78.393    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y50         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[4]/C
                         clock pessimism              0.453    78.846    
                         clock uncertainty           -0.118    78.728    
    SLICE_X57Y50         FDCE (Setup_fdce_C_CE)      -0.205    78.523    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[4]
  -------------------------------------------------------------------
                         required time                         78.523    
                         arrival time                         -48.262    
  -------------------------------------------------------------------
                         slack                                 30.261    

Slack (MET) :             30.261ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.299ns  (logic 11.933ns (24.205%)  route 37.366ns (75.795%))
  Logic Levels:           51  (CARRY4=10 LUT2=8 LUT3=4 LUT4=3 LUT5=8 LUT6=18)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 78.393 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.849    31.361    i_croc_soc/i_user/i_obi_demux/i_counter/select_q_reg[0]
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    31.485 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[29].data_q[29]_i_7/O
                         net (fo=7, routed)           0.868    32.354    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_15[6]
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.150    32.504 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.877    33.381    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.326    33.707 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=39, routed)          0.839    34.546    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_0
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.116    34.662 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_3/O
                         net (fo=26, routed)          0.842    35.503    i_croc_soc/i_user/i_obi_demux/i_counter/FSM_sequential_state_q_reg[1]_0
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.357    35.860 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_6/O
                         net (fo=4, routed)           0.474    36.335    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[26].data_q_reg[26]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.327    36.662 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_18/O
                         net (fo=3, routed)           0.621    37.282    i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_2
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.124    37.406 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    38.232    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    38.356 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    38.356    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.889 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    38.889    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.006 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.006    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.235 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    40.103    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    40.413 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    40.965    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    41.089 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    41.677    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    41.801 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    43.396    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    43.546 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    44.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    44.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    44.853    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    44.977 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    45.771    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    45.921 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    46.387    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    46.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    47.116    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.240 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.022    48.262    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y50         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.538    78.393    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y50         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[5]/C
                         clock pessimism              0.453    78.846    
                         clock uncertainty           -0.118    78.728    
    SLICE_X57Y50         FDCE (Setup_fdce_C_CE)      -0.205    78.523    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[5]
  -------------------------------------------------------------------
                         required time                         78.523    
                         arrival time                         -48.262    
  -------------------------------------------------------------------
                         slack                                 30.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.933%)  route 0.247ns (60.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.559    -0.649    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
    SLICE_X50Y47         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.485 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[9]/Q
                         net (fo=4, routed)           0.247    -0.238    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_addr_q_reg[31][8]
    SLICE_X52Y50         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.821    -0.894    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X52Y50         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[9]/C
                         clock pessimism              0.508    -0.386    
    SLICE_X52Y50         FDCE (Hold_fdce_C_D)         0.072    -0.314    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.893%)  route 0.247ns (60.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.559    -0.649    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
    SLICE_X50Y47         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.485 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[11]/Q
                         net (fo=4, routed)           0.247    -0.238    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_addr_q_reg[31][10]
    SLICE_X52Y50         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.821    -0.894    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X52Y50         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[11]/C
                         clock pessimism              0.508    -0.386    
    SLICE_X52Y50         FDCE (Hold_fdce_C_D)         0.070    -0.316    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[11]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.619%)  route 0.221ns (51.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.556    -0.652    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X46Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/Q
                         net (fo=8, routed)           0.221    -0.267    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q[data][23]
    SLICE_X51Y18         LUT6 (Prop_lut6_I4_O)        0.045    -0.222 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/sbaddr_q[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[63]_0[23]
    SLICE_X51Y18         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.816    -0.899    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X51Y18         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[23]/C
                         clock pessimism              0.503    -0.396    
    SLICE_X51Y18         FDCE (Hold_fdce_C_D)         0.091    -0.305    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.102%)  route 0.235ns (52.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.556    -0.652    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/clk_out1
    SLICE_X50Y11         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.488 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[1][7]/Q
                         net (fo=1, routed)           0.235    -0.253    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[1]_150[7]
    SLICE_X49Y12         LUT5 (Prop_lut5_I2_O)        0.045    -0.208 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_27__0/O
                         net (fo=1, routed)           0.000    -0.208    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][5]
    SLICE_X49Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.825    -0.890    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X49Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X49Y12         FDRE (Hold_fdre_C_D)         0.091    -0.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.490%)  route 0.250ns (54.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.555    -0.653    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/clk_out1
    SLICE_X50Y12         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.164    -0.489 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0][4]/Q
                         net (fo=1, routed)           0.250    -0.238    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0]_149[4]
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.045    -0.193 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_30__0/O
                         net (fo=1, routed)           0.000    -0.193    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][2]
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.827    -0.888    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
                         clock pessimism              0.503    -0.385    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.092    -0.293    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.120%)  route 0.276ns (56.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.554    -0.654    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/clk_out1
    SLICE_X50Y15         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.490 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0][12]/Q
                         net (fo=1, routed)           0.276    -0.214    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0]_149[12]
    SLICE_X42Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.169 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_22__0/O
                         net (fo=1, routed)           0.000    -0.169    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][10]
    SLICE_X42Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.823    -0.892    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X42Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
                         clock pessimism              0.503    -0.389    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.120    -0.269    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.691%)  route 0.283ns (63.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.553    -0.655    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
    SLICE_X50Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.491 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[25]/Q
                         net (fo=4, routed)           0.283    -0.208    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_addr_q_reg[31][24]
    SLICE_X49Y55         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.824    -0.891    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X49Y55         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[25]/C
                         clock pessimism              0.503    -0.388    
    SLICE_X49Y55         FDCE (Hold_fdce_C_D)         0.072    -0.316    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[25]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_dcsr_csr/rdata_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/priv_lvl_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.573%)  route 0.284ns (60.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.563    -0.645    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_dcsr_csr/clk_out1
    SLICE_X47Y49         FDPE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_dcsr_csr/rdata_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.504 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_dcsr_csr/rdata_q_reg[1]/Q
                         net (fo=3, routed)           0.284    -0.220    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_dcsr_csr/rdata_q_reg_n_1_[1]
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.175 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_dcsr_csr/priv_lvl_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_dcsr_csr_n_25
    SLICE_X47Y50         FDPE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/priv_lvl_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.825    -0.890    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/clk_out1
    SLICE_X47Y50         FDPE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/priv_lvl_q_reg[1]/C
                         clock pessimism              0.508    -0.382    
    SLICE_X47Y50         FDPE (Hold_fdpe_C_D)         0.092    -0.290    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/priv_lvl_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.528%)  route 0.285ns (63.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.553    -0.655    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
    SLICE_X50Y50         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.491 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/Q
                         net (fo=4, routed)           0.285    -0.206    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_addr_q_reg[31][22]
    SLICE_X49Y55         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.824    -0.891    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X49Y55         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[23]/C
                         clock pessimism              0.503    -0.388    
    SLICE_X49Y55         FDCE (Hold_fdce_C_D)         0.066    -0.322    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[23]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.561    -0.647    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X41Y7          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.506 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.450    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q[0]
    SLICE_X41Y7          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.828    -0.887    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X41Y7          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/C
                         clock pessimism              0.241    -0.647    
    SLICE_X41Y7          FDCE (Hold_fdce_C_D)         0.075    -0.572    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { i_clkwiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB36_X3Y5      i_croc_soc/i_croc/gen_sram_bank[0].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB36_X3Y4      i_croc_soc/i_croc/gen_sram_bank[1].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         80.000      77.845     BUFGCTRL_X0Y16   i_clkwiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X88Y14     counter_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X86Y14     counter_q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X86Y14     counter_q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X86Y14     counter_q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X86Y15     counter_q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X86Y15     counter_q_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X88Y14     counter_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X88Y14     counter_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X86Y14     counter_q_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X86Y14     counter_q_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X86Y14     counter_q_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X86Y14     counter_q_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X86Y14     counter_q_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X86Y14     counter_q_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X86Y15     counter_q_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X86Y15     counter_q_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X88Y14     counter_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X88Y14     counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X86Y14     counter_q_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X86Y14     counter_q_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X86Y14     counter_q_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X86Y14     counter_q_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X86Y14     counter_q_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X86Y14     counter_q_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X86Y15     counter_q_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X86Y15     counter_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         16.000      13.845     BUFGCTRL_X0Y17   i_clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       64.171ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.171ns  (required time - arrival time)
  Source:                 uart_rx_i
                            (input port)
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.000ns  (MaxDelay Path 70.000ns)
  Data Path Delay:        4.053ns  (logic 1.578ns (38.936%)  route 2.475ns (61.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       MaxDelay Path 70.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    V15                  IBUF (Prop_ibuf_I_O)         1.578     1.578 r  uart_rx_i_IBUF_inst/O
                         net (fo=1, routed)           2.475     4.053    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]_1[0]
    SLICE_X94Y43         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   70.000    70.000    
    K17                                               0.000    70.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    70.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    71.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    66.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.624    68.479    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/clk_out1
    SLICE_X94Y43         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/C
                         clock pessimism              0.000    68.479    
                         clock uncertainty           -0.224    68.255    
    SLICE_X94Y43         FDCE (Setup_fdce_C_D)       -0.031    68.224    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]
  -------------------------------------------------------------------
                         required time                         68.224    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                 64.171    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       48.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.199ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[10][10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.248ns  (logic 0.681ns (2.179%)  route 30.567ns (97.821%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 78.479 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y45         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.726     0.158    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.259 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.805     2.064    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.124     2.188 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5005, routed)       28.037    30.224    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[63][0]_0
    SLICE_X95Y6          FDCE                                         f  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[10][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.624    78.479    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/clk_out1
    SLICE_X95Y6          FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[10][10]/C
                         clock pessimism              0.467    78.946    
                         clock uncertainty           -0.118    78.829    
    SLICE_X95Y6          FDCE (Recov_fdce_C_CLR)     -0.405    78.424    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[10][10]
  -------------------------------------------------------------------
                         required time                         78.424    
                         arrival time                         -30.224    
  -------------------------------------------------------------------
                         slack                                 48.199    

Slack (MET) :             48.230ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.156ns  (logic 0.681ns (2.186%)  route 30.475ns (97.814%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 78.418 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y45         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.726     0.158    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.259 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.805     2.064    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.124     2.188 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5005, routed)       27.944    30.132    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X80Y47         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.563    78.419    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X80Y47         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][1]/C
                         clock pessimism              0.467    78.885    
                         clock uncertainty           -0.118    78.768    
    SLICE_X80Y47         FDCE (Recov_fdce_C_CLR)     -0.405    78.363    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][1]
  -------------------------------------------------------------------
                         required time                         78.363    
                         arrival time                         -30.132    
  -------------------------------------------------------------------
                         slack                                 48.230    

Slack (MET) :             48.230ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.156ns  (logic 0.681ns (2.186%)  route 30.475ns (97.814%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 78.418 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y45         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.726     0.158    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.259 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.805     2.064    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.124     2.188 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5005, routed)       27.944    30.132    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X80Y47         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.563    78.419    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X80Y47         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][8]/C
                         clock pessimism              0.467    78.885    
                         clock uncertainty           -0.118    78.768    
    SLICE_X80Y47         FDCE (Recov_fdce_C_CLR)     -0.405    78.363    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][8]
  -------------------------------------------------------------------
                         required time                         78.363    
                         arrival time                         -30.132    
  -------------------------------------------------------------------
                         slack                                 48.230    

Slack (MET) :             48.235ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.152ns  (logic 0.681ns (2.186%)  route 30.471ns (97.814%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 78.418 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y45         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.726     0.158    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.259 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.805     2.064    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.124     2.188 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5005, routed)       27.940    30.128    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X81Y47         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.563    78.419    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X81Y47         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][0]/C
                         clock pessimism              0.467    78.885    
                         clock uncertainty           -0.118    78.768    
    SLICE_X81Y47         FDCE (Recov_fdce_C_CLR)     -0.405    78.363    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][0]
  -------------------------------------------------------------------
                         required time                         78.363    
                         arrival time                         -30.128    
  -------------------------------------------------------------------
                         slack                                 48.235    

Slack (MET) :             48.269ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.118ns  (logic 0.681ns (2.188%)  route 30.437ns (97.812%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 78.418 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y45         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.726     0.158    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.259 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.805     2.064    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.124     2.188 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5005, routed)       27.906    30.094    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X83Y49         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.563    78.419    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X83Y49         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][0]/C
                         clock pessimism              0.467    78.885    
                         clock uncertainty           -0.118    78.768    
    SLICE_X83Y49         FDCE (Recov_fdce_C_CLR)     -0.405    78.363    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][0]
  -------------------------------------------------------------------
                         required time                         78.363    
                         arrival time                         -30.094    
  -------------------------------------------------------------------
                         slack                                 48.269    

Slack (MET) :             48.269ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.118ns  (logic 0.681ns (2.188%)  route 30.437ns (97.812%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 78.418 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y45         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.726     0.158    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.259 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.805     2.064    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.124     2.188 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5005, routed)       27.906    30.094    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X83Y49         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.563    78.419    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X83Y49         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][15]/C
                         clock pessimism              0.467    78.885    
                         clock uncertainty           -0.118    78.768    
    SLICE_X83Y49         FDCE (Recov_fdce_C_CLR)     -0.405    78.363    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][15]
  -------------------------------------------------------------------
                         required time                         78.363    
                         arrival time                         -30.094    
  -------------------------------------------------------------------
                         slack                                 48.269    

Slack (MET) :             48.285ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[31][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.248ns  (logic 0.681ns (2.179%)  route 30.567ns (97.821%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 78.479 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y45         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.726     0.158    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.259 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.805     2.064    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.124     2.188 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5005, routed)       28.037    30.224    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[63][0]_0
    SLICE_X94Y6          FDCE                                         f  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[31][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.624    78.479    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/clk_out1
    SLICE_X94Y6          FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[31][2]/C
                         clock pessimism              0.467    78.946    
                         clock uncertainty           -0.118    78.829    
    SLICE_X94Y6          FDCE (Recov_fdce_C_CLR)     -0.319    78.510    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[31][2]
  -------------------------------------------------------------------
                         required time                         78.510    
                         arrival time                         -30.224    
  -------------------------------------------------------------------
                         slack                                 48.285    

Slack (MET) :             48.285ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[31][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.248ns  (logic 0.681ns (2.179%)  route 30.567ns (97.821%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 78.479 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y45         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.726     0.158    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.259 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.805     2.064    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.124     2.188 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5005, routed)       28.037    30.224    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[63][0]_0
    SLICE_X94Y6          FDCE                                         f  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[31][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.624    78.479    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/clk_out1
    SLICE_X94Y6          FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[31][3]/C
                         clock pessimism              0.467    78.946    
                         clock uncertainty           -0.118    78.829    
    SLICE_X94Y6          FDCE (Recov_fdce_C_CLR)     -0.319    78.510    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[31][3]
  -------------------------------------------------------------------
                         required time                         78.510    
                         arrival time                         -30.224    
  -------------------------------------------------------------------
                         slack                                 48.285    

Slack (MET) :             48.299ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.084ns  (logic 0.681ns (2.191%)  route 30.403ns (97.809%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 78.414 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y45         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.726     0.158    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.259 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.805     2.064    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.124     2.188 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5005, routed)       27.872    30.060    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X78Y40         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.559    78.415    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X78Y40         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][6]/C
                         clock pessimism              0.467    78.881    
                         clock uncertainty           -0.118    78.764    
    SLICE_X78Y40         FDCE (Recov_fdce_C_CLR)     -0.405    78.359    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][6]
  -------------------------------------------------------------------
                         required time                         78.359    
                         arrival time                         -30.060    
  -------------------------------------------------------------------
                         slack                                 48.299    

Slack (MET) :             48.303ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.080ns  (logic 0.681ns (2.191%)  route 30.399ns (97.809%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 78.414 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y45         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.726     0.158    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.259 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.805     2.064    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.124     2.188 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5005, routed)       27.868    30.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X79Y40         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.559    78.415    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X79Y40         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][3]/C
                         clock pessimism              0.467    78.881    
                         clock uncertainty           -0.118    78.764    
    SLICE_X79Y40         FDCE (Recov_fdce_C_CLR)     -0.405    78.359    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][3]
  -------------------------------------------------------------------
                         required time                         78.359    
                         arrival time                         -30.055    
  -------------------------------------------------------------------
                         slack                                 48.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.212ns (15.978%)  route 1.115ns (84.022%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y45         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.262    -0.242    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.216 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.608     0.392    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.437 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5005, routed)        0.244     0.681    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X47Y68         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.815    -0.900    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X47Y68         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]/C
                         clock pessimism              0.508    -0.392    
    SLICE_X47Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.484    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.212ns (15.053%)  route 1.196ns (84.947%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y45         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.262    -0.242    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.216 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.760     0.544    i_croc_soc/i_ext_intr_sync/rst_ni
    SLICE_X90Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.589 f  i_croc_soc/i_ext_intr_sync/reg_q[1]_i_1/O
                         net (fo=2, routed)           0.174     0.763    i_croc_soc/i_ext_intr_sync/reg_q[1]_i_1_n_1
    SLICE_X90Y74         FDCE                                         f  i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.860    -0.855    i_croc_soc/i_ext_intr_sync/clk_i
    SLICE_X90Y74         FDCE                                         r  i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X90Y74         FDCE (Remov_fdce_C_CLR)     -0.067    -0.414    i_croc_soc/i_ext_intr_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_ext_intr_sync/reg_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.212ns (15.053%)  route 1.196ns (84.947%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y45         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.262    -0.242    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.216 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.760     0.544    i_croc_soc/i_ext_intr_sync/rst_ni
    SLICE_X90Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.589 f  i_croc_soc/i_ext_intr_sync/reg_q[1]_i_1/O
                         net (fo=2, routed)           0.174     0.763    i_croc_soc/i_ext_intr_sync/reg_q[1]_i_1_n_1
    SLICE_X90Y74         FDCE                                         f  i_croc_soc/i_ext_intr_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.860    -0.855    i_croc_soc/i_ext_intr_sync/clk_i
    SLICE_X90Y74         FDCE                                         r  i_croc_soc/i_ext_intr_sync/reg_q_reg[1]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X90Y74         FDCE (Remov_fdce_C_CLR)     -0.067    -0.414    i_croc_soc/i_ext_intr_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.212ns (15.197%)  route 1.183ns (84.803%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y45         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.262    -0.242    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.216 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.608     0.392    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.437 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5005, routed)        0.312     0.749    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X46Y67         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.816    -0.899    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X46Y67         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][20]/C
                         clock pessimism              0.508    -0.391    
    SLICE_X46Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.458    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][20]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.212ns (15.197%)  route 1.183ns (84.803%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y45         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.262    -0.242    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.216 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.608     0.392    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.437 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5005, routed)        0.312     0.749    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X46Y67         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.816    -0.899    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X46Y67         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][31]/C
                         clock pessimism              0.508    -0.391    
    SLICE_X46Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.458    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][31]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            counter_q_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.212ns (14.803%)  route 1.220ns (85.197%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.562    -0.646    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X43Y46         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.322    -0.182    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/Q[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.156 r  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4, routed)           0.641     0.485    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n
    SLICE_X86Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.530 f  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/counter_q[15]_i_2/O
                         net (fo=17, routed)          0.256     0.787    i_rstgen_n_3
    SLICE_X86Y15         FDCE                                         f  counter_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.852    -0.863    soc_clk
    SLICE_X86Y15         FDCE                                         r  counter_q_reg[13]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X86Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.427    counter_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            counter_q_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.212ns (14.803%)  route 1.220ns (85.197%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.562    -0.646    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X43Y46         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.322    -0.182    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/Q[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.156 r  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4, routed)           0.641     0.485    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n
    SLICE_X86Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.530 f  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/counter_q[15]_i_2/O
                         net (fo=17, routed)          0.256     0.787    i_rstgen_n_3
    SLICE_X86Y15         FDCE                                         f  counter_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.852    -0.863    soc_clk
    SLICE_X86Y15         FDCE                                         r  counter_q_reg[14]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X86Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.427    counter_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            counter_q_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.212ns (14.803%)  route 1.220ns (85.197%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.562    -0.646    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X43Y46         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.322    -0.182    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/Q[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.156 r  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4, routed)           0.641     0.485    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n
    SLICE_X86Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.530 f  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/counter_q[15]_i_2/O
                         net (fo=17, routed)          0.256     0.787    i_rstgen_n_3
    SLICE_X86Y15         FDCE                                         f  counter_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.852    -0.863    soc_clk
    SLICE_X86Y15         FDCE                                         r  counter_q_reg[15]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X86Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.427    counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rtc_clk_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.212ns (14.803%)  route 1.220ns (85.197%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.562    -0.646    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X43Y46         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.322    -0.182    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/Q[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.156 r  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4, routed)           0.641     0.485    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n
    SLICE_X86Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.530 f  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/counter_q[15]_i_2/O
                         net (fo=17, routed)          0.256     0.787    i_rstgen_n_3
    SLICE_X86Y15         FDCE                                         f  rtc_clk_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.852    -0.863    soc_clk
    SLICE_X86Y15         FDCE                                         r  rtc_clk_q_reg/C
                         clock pessimism              0.503    -0.360    
    SLICE_X86Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.427    rtc_clk_q_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.233ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.212ns (15.197%)  route 1.183ns (84.803%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y45         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.262    -0.242    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.216 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.608     0.392    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.437 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5005, routed)        0.312     0.749    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X47Y67         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.816    -0.899    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X47Y67         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][31]/C
                         clock pessimism              0.508    -0.391    
    SLICE_X47Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.483    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][31]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  1.233    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       63.149ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.149ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            uart_tx_o
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            70.000ns  (MaxDelay Path 70.000ns)
  Data Path Delay:        7.747ns  (logic 4.152ns (53.589%)  route 3.596ns (46.411%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 70.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.796    -0.896    i_croc_soc/i_croc/i_uart/i_apb_uart/clk_out1
    SLICE_X92Y37         FDPE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y37         FDPE (Prop_fdpe_C_Q)         0.518    -0.378 r  i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/Q
                         net (fo=1, routed)           3.596     3.217    uart_tx_o_OBUF
    W15                  OBUF (Prop_obuf_I_O)         3.634     6.851 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.851    uart_tx_o
    W15                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   70.000    70.000    
                         clock pessimism              0.000    70.000    
                         output delay                -0.000    70.000    
  -------------------------------------------------------------------
                         required time                         70.000    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                 63.149    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.736ns  (logic 1.498ns (54.732%)  route 1.239ns (45.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.609    -0.599    i_croc_soc/i_croc/i_uart/i_apb_uart/clk_out1
    SLICE_X92Y37         FDPE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y37         FDPE (Prop_fdpe_C_Q)         0.164    -0.435 r  i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/Q
                         net (fo=1, routed)           1.239     0.804    uart_tx_o_OBUF
    W15                  OBUF (Prop_obuf_I_O)         1.334     2.138 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.138    uart_tx_o
    W15                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_jtag
  To Clock:  clk_jtag

Max Delay             0 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.227ns (34.857%)  route 0.424ns (65.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.559     2.018    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128     2.146 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.315     2.461    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X39Y10         LUT3 (Prop_lut3_I2_O)        0.099     2.560 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_1/O
                         net (fo=1, routed)           0.109     2.669    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_d
    SLICE_X39Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.826     2.641    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.362ns (31.077%)  route 0.803ns (68.923%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.559     2.018    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128     2.146 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.351     2.497    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X36Y11         LUT4 (Prop_lut4_I2_O)        0.099     2.596 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.130     2.726    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/dmi_resp_valid
    SLICE_X38Y10         LUT6 (Prop_lut6_I2_O)        0.045     2.771 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/FSM_sequential_state_q[2]_i_4/O
                         net (fo=1, routed)           0.254     3.025    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_sequential_state_q_reg[0]_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.045     3.070 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_sequential_state_q[2]_i_3/O
                         net (fo=3, routed)           0.068     3.138    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_sequential_state_q[2]_i_3_n_1
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.045     3.183 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_sequential_state_q[1]_i_1__7/O
                         net (fo=1, routed)           0.000     3.183    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_4
    SLICE_X38Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.822     2.637    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/error_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.317ns (27.167%)  route 0.850ns (72.833%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.559     2.018    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128     2.146 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.351     2.497    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X36Y11         LUT4 (Prop_lut4_I2_O)        0.099     2.596 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.345     2.941    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.045     2.986 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/error_q[0]_i_2/O
                         net (fo=2, routed)           0.154     3.140    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/error_d1
    SLICE_X39Y13         LUT5 (Prop_lut5_I0_O)        0.045     3.185 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/error_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.185    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_8
    SLICE_X39Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/error_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.822     2.637    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/error_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.272ns (21.954%)  route 0.967ns (78.046%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.559     2.018    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128     2.146 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.351     2.497    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X36Y11         LUT4 (Prop_lut4_I2_O)        0.099     2.596 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.427     3.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.045     3.068 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.189     3.257    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X43Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.822     2.637    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.272ns (21.954%)  route 0.967ns (78.046%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.559     2.018    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128     2.146 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.351     2.497    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X36Y11         LUT4 (Prop_lut4_I2_O)        0.099     2.596 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.427     3.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.045     3.068 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.189     3.257    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X43Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.822     2.637    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[1]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.272ns (21.954%)  route 0.967ns (78.046%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.559     2.018    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128     2.146 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.351     2.497    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X36Y11         LUT4 (Prop_lut4_I2_O)        0.099     2.596 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.427     3.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.045     3.068 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.189     3.257    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X43Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.822     2.637    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[4]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.272ns (21.954%)  route 0.967ns (78.046%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.559     2.018    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128     2.146 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.351     2.497    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X36Y11         LUT4 (Prop_lut4_I2_O)        0.099     2.596 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.427     3.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.045     3.068 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.189     3.257    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X43Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.822     2.637    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[8]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.362ns (29.068%)  route 0.883ns (70.932%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.559     2.018    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128     2.146 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.351     2.497    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X36Y11         LUT4 (Prop_lut4_I2_O)        0.099     2.596 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.222     2.818    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.045     2.863 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.052     2.915    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.045     2.960 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.129     3.089    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.045     3.134 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          0.130     3.263    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X38Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.822     2.637    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X38Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.362ns (29.068%)  route 0.883ns (70.932%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.559     2.018    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128     2.146 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.351     2.497    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X36Y11         LUT4 (Prop_lut4_I2_O)        0.099     2.596 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.222     2.818    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.045     2.863 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.052     2.915    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.045     2.960 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.129     3.089    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.045     3.134 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          0.130     3.263    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X38Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.822     2.637    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X38Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.272ns (21.473%)  route 0.995ns (78.527%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.559     2.018    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128     2.146 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.351     2.497    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X36Y11         LUT4 (Prop_lut4_I2_O)        0.099     2.596 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.427     3.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.045     3.068 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.217     3.285    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X40Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.264     1.786    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.815 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.821     2.636    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_jtag

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.527ns  (logic 1.188ns (21.495%)  route 4.339ns (78.505%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        6.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/clk_out1
    SLICE_X40Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.724     0.154    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_clear_ack_q_reg[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     0.278 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_isolate_ack_q_i_1/O
                         net (fo=3, routed)           0.830     1.108    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/data_src_q_reg[0]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/req_src_d_inferred_i_2/O
                         net (fo=2, routed)           0.667     1.899    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg_0
    SLICE_X40Y10         LUT4 (Prop_lut4_I2_O)        0.152     2.051 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8/O
                         net (fo=41, routed)          2.118     4.169    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8_n_1
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.332     4.501 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_8/O
                         net (fo=1, routed)           0.000     4.501    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][24]
    SLICE_X43Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.244     3.739    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.830 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.484     5.314    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.498ns  (logic 1.188ns (21.606%)  route 4.310ns (78.394%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        6.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/clk_out1
    SLICE_X40Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.724     0.154    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_clear_ack_q_reg[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     0.278 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_isolate_ack_q_i_1/O
                         net (fo=3, routed)           0.830     1.108    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/data_src_q_reg[0]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/req_src_d_inferred_i_2/O
                         net (fo=2, routed)           0.667     1.899    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg_0
    SLICE_X40Y10         LUT4 (Prop_lut4_I2_O)        0.152     2.051 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8/O
                         net (fo=41, routed)          2.089     4.140    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8_n_1
    SLICE_X44Y17         LUT3 (Prop_lut3_I1_O)        0.332     4.472 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_7/O
                         net (fo=1, routed)           0.000     4.472    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][25]
    SLICE_X44Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.244     3.739    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.830 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.483     5.313    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X44Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.352ns  (logic 1.188ns (22.197%)  route 4.164ns (77.803%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        6.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/clk_out1
    SLICE_X40Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.724     0.154    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_clear_ack_q_reg[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     0.278 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_isolate_ack_q_i_1/O
                         net (fo=3, routed)           0.830     1.108    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/data_src_q_reg[0]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/req_src_d_inferred_i_2/O
                         net (fo=2, routed)           0.667     1.899    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg_0
    SLICE_X40Y10         LUT4 (Prop_lut4_I2_O)        0.152     2.051 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8/O
                         net (fo=41, routed)          1.943     3.994    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8_n_1
    SLICE_X44Y17         LUT3 (Prop_lut3_I1_O)        0.332     4.326 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_6/O
                         net (fo=1, routed)           0.000     4.326    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][26]
    SLICE_X44Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.244     3.739    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.830 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.483     5.313    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X44Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.294ns  (logic 1.188ns (22.442%)  route 4.106ns (77.558%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        6.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/clk_out1
    SLICE_X40Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.724     0.154    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_clear_ack_q_reg[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     0.278 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_isolate_ack_q_i_1/O
                         net (fo=3, routed)           0.830     1.108    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/data_src_q_reg[0]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/req_src_d_inferred_i_2/O
                         net (fo=2, routed)           0.667     1.899    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg_0
    SLICE_X40Y10         LUT4 (Prop_lut4_I2_O)        0.152     2.051 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8/O
                         net (fo=41, routed)          1.885     3.936    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8_n_1
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.332     4.268 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_15/O
                         net (fo=1, routed)           0.000     4.268    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][17]
    SLICE_X43Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.244     3.739    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.830 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.484     5.314    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.292ns  (logic 1.188ns (22.450%)  route 4.104ns (77.550%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        6.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/clk_out1
    SLICE_X40Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.724     0.154    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_clear_ack_q_reg[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     0.278 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_isolate_ack_q_i_1/O
                         net (fo=3, routed)           0.830     1.108    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/data_src_q_reg[0]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/req_src_d_inferred_i_2/O
                         net (fo=2, routed)           0.667     1.899    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg_0
    SLICE_X40Y10         LUT4 (Prop_lut4_I2_O)        0.152     2.051 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8/O
                         net (fo=41, routed)          1.883     3.934    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8_n_1
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.332     4.266 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_4/O
                         net (fo=1, routed)           0.000     4.266    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][28]
    SLICE_X43Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.244     3.739    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.830 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.484     5.314    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.180ns  (logic 1.188ns (22.933%)  route 3.992ns (77.067%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        6.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/clk_out1
    SLICE_X40Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.724     0.154    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_clear_ack_q_reg[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     0.278 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_isolate_ack_q_i_1/O
                         net (fo=3, routed)           0.830     1.108    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/data_src_q_reg[0]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/req_src_d_inferred_i_2/O
                         net (fo=2, routed)           0.667     1.899    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg_0
    SLICE_X40Y10         LUT4 (Prop_lut4_I2_O)        0.152     2.051 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8/O
                         net (fo=41, routed)          1.771     3.822    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8_n_1
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.332     4.154 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_16/O
                         net (fo=1, routed)           0.000     4.154    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][16]
    SLICE_X45Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.244     3.739    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.830 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.483     5.313    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.180ns  (logic 1.188ns (22.933%)  route 3.992ns (77.067%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        6.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/clk_out1
    SLICE_X40Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.724     0.154    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_clear_ack_q_reg[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     0.278 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_isolate_ack_q_i_1/O
                         net (fo=3, routed)           0.830     1.108    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/data_src_q_reg[0]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/req_src_d_inferred_i_2/O
                         net (fo=2, routed)           0.667     1.899    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg_0
    SLICE_X40Y10         LUT4 (Prop_lut4_I2_O)        0.152     2.051 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8/O
                         net (fo=41, routed)          1.771     3.822    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8_n_1
    SLICE_X44Y17         LUT3 (Prop_lut3_I1_O)        0.332     4.154 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_14/O
                         net (fo=1, routed)           0.000     4.154    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][18]
    SLICE_X44Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.244     3.739    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.830 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.483     5.313    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X44Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.154ns  (logic 1.188ns (23.051%)  route 3.966ns (76.949%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        6.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/clk_out1
    SLICE_X40Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.724     0.154    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_clear_ack_q_reg[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     0.278 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_isolate_ack_q_i_1/O
                         net (fo=3, routed)           0.830     1.108    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/data_src_q_reg[0]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/req_src_d_inferred_i_2/O
                         net (fo=2, routed)           0.667     1.899    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg_0
    SLICE_X40Y10         LUT4 (Prop_lut4_I2_O)        0.152     2.051 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8/O
                         net (fo=41, routed)          1.745     3.796    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8_n_1
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.332     4.128 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_19/O
                         net (fo=1, routed)           0.000     4.128    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][13]
    SLICE_X44Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.244     3.739    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.830 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.485     5.315    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.150ns  (logic 1.188ns (23.067%)  route 3.962ns (76.933%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        6.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/clk_out1
    SLICE_X40Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.724     0.154    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_clear_ack_q_reg[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     0.278 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_isolate_ack_q_i_1/O
                         net (fo=3, routed)           0.830     1.108    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/data_src_q_reg[0]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/req_src_d_inferred_i_2/O
                         net (fo=2, routed)           0.667     1.899    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg_0
    SLICE_X40Y10         LUT4 (Prop_lut4_I2_O)        0.152     2.051 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8/O
                         net (fo=41, routed)          1.741     3.792    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8_n_1
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.332     4.124 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_2/O
                         net (fo=1, routed)           0.000     4.124    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][30]
    SLICE_X45Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.244     3.739    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.830 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.485     5.315    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.137ns  (logic 1.188ns (23.128%)  route 3.949ns (76.872%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        6.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/clk_out1
    SLICE_X40Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.724     0.154    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_clear_ack_q_reg[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     0.278 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/s_src_isolate_ack_q_i_1/O
                         net (fo=3, routed)           0.830     1.108    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/data_src_q_reg[0]
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/req_src_d_inferred_i_2/O
                         net (fo=2, routed)           0.667     1.899    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg_0
    SLICE_X40Y10         LUT4 (Prop_lut4_I2_O)        0.152     2.051 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8/O
                         net (fo=41, routed)          1.728     3.778    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_8_n_1
    SLICE_X43Y14         LUT3 (Prop_lut3_I1_O)        0.332     4.110 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_24/O
                         net (fo=1, routed)           0.000     4.110    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][8]
    SLICE_X43Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.244     3.739    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.830 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.487     5.317    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.547ns  (logic 0.418ns (76.402%)  route 0.129ns (23.598%))
  Logic Levels:           0  
  Clock Path Skew:        7.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.938ns
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.494    -1.651    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/clk_out1
    SLICE_X32Y8          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.418    -1.233 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.129    -1.103    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/serial_i
    SLICE_X33Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.665     5.938    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X33Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.614ns  (logic 0.367ns (59.755%)  route 0.247ns (40.245%))
  Logic Levels:           0  
  Clock Path Skew:        7.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.938ns
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.494    -1.651    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/clk_out1
    SLICE_X35Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.367    -1.284 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.247    -1.036    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/serial_i
    SLICE_X35Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.665     5.938    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X35Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.661ns  (logic 0.337ns (50.946%)  route 0.324ns (49.054%))
  Logic Levels:           0  
  Clock Path Skew:        7.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.492    -1.653    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X44Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.337    -1.316 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/Q
                         net (fo=44, routed)          0.324    -0.991    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/i_sync/serial_i
    SLICE_X44Y10         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.663     5.936    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/i_sync/clk_i
    SLICE_X44Y10         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.418ns (62.094%)  route 0.255ns (37.906%))
  Logic Levels:           0  
  Clock Path Skew:        7.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.937ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.493    -1.652    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X32Y10         FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDPE (Prop_fdpe_C_Q)         0.418    -1.234 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.255    -0.978    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/serial_i
    SLICE_X33Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.664     5.937    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X33Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.418ns (52.166%)  route 0.383ns (47.834%))
  Logic Levels:           0  
  Clock Path Skew:        7.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.492    -1.653    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X38Y11         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDCE (Prop_fdce_C_Q)         0.418    -1.235 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/Q
                         net (fo=4, routed)           0.383    -0.851    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/serial_i
    SLICE_X37Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.663     5.936    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/clk_i
    SLICE_X37Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.845ns  (logic 0.518ns (61.337%)  route 0.327ns (38.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.931ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.485    -1.660    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X36Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.418    -1.242 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/Q
                         net (fo=2, routed)           0.327    -0.915    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[28]
    SLICE_X36Y16         LUT5 (Prop_lut5_I0_O)        0.100    -0.815 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_4/O
                         net (fo=1, routed)           0.000    -0.815    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][28]
    SLICE_X36Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.658     5.931    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.838ns  (logic 0.418ns (49.874%)  route 0.420ns (50.126%))
  Logic Levels:           0  
  Clock Path Skew:        7.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.494    -1.651    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/clk_out1
    SLICE_X42Y8          FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDPE (Prop_fdpe_C_Q)         0.418    -1.233 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.420    -0.812    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/serial_i
    SLICE_X37Y5          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.666     5.939    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X37Y5          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.852ns  (logic 0.467ns (54.802%)  route 0.385ns (45.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.931ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.485    -1.660    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X37Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.293 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/Q
                         net (fo=2, routed)           0.385    -0.907    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[19]
    SLICE_X37Y16         LUT5 (Prop_lut5_I0_O)        0.100    -0.807 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_13/O
                         net (fo=1, routed)           0.000    -0.807    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][19]
    SLICE_X37Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.658     5.931    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][19]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.876ns  (logic 0.518ns (59.165%)  route 0.358ns (40.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.492    -1.653    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X46Y10         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.418    -1.235 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/Q
                         net (fo=2, routed)           0.358    -0.877    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[8]
    SLICE_X43Y10         LUT5 (Prop_lut5_I0_O)        0.100    -0.777 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_24/O
                         net (fo=1, routed)           0.000    -0.777    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][8]
    SLICE_X43Y10         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.663     5.936    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y10         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.885ns  (logic 0.467ns (52.779%)  route 0.418ns (47.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.931ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.485    -1.660    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X37Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.293 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/Q
                         net (fo=2, routed)           0.418    -0.875    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[18]
    SLICE_X37Y16         LUT5 (Prop_lut5_I0_O)        0.100    -0.775 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_14/O
                         net (fo=1, routed)           0.000    -0.775    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][18]
    SLICE_X37Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.658     5.931    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.345ns (24.141%)  route 1.084ns (75.859%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    V15                  IBUF (Prop_ibuf_I_O)         0.345     0.345 r  uart_rx_i_IBUF_inst/O
                         net (fo=1, routed)           1.084     1.429    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]_1[0]
    SLICE_X94Y43         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.883    -0.832    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/clk_out1
    SLICE_X94Y43         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_jtag
  To Clock:  clk_out1_clk_wiz_0

Max Delay           753 Endpoints
Min Delay           753 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.549ns  (logic 1.693ns (16.050%)  route 8.856ns (83.950%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.665     5.938    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.456     6.394 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           0.990     7.385    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.467     7.976    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X44Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.100 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.584     8.684    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.149     8.833 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.563    10.396    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.332    10.728 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.475    12.202    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X60Y14         LUT4 (Prop_lut4_I3_O)        0.152    12.354 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           0.885    13.239    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X60Y15         LUT5 (Prop_lut5_I0_O)        0.356    13.595 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[3][31]_i_1/O
                         net (fo=32, routed)          2.892    16.487    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][0]_0[0]
    SLICE_X81Y16         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.555    -1.590    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X81Y16         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][27]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.549ns  (logic 1.693ns (16.050%)  route 8.856ns (83.950%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.665     5.938    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.456     6.394 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           0.990     7.385    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.467     7.976    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X44Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.100 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.584     8.684    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.149     8.833 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.563    10.396    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.332    10.728 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.475    12.202    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X60Y14         LUT4 (Prop_lut4_I3_O)        0.152    12.354 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           0.885    13.239    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X60Y15         LUT5 (Prop_lut5_I0_O)        0.356    13.595 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[3][31]_i_1/O
                         net (fo=32, routed)          2.892    16.487    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][0]_0[0]
    SLICE_X81Y16         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.555    -1.590    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X81Y16         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][29]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.241ns  (logic 1.693ns (16.532%)  route 8.548ns (83.468%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.665     5.938    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.456     6.394 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           0.990     7.385    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.467     7.976    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X44Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.100 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.584     8.684    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.149     8.833 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.563    10.396    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.332    10.728 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.475    12.202    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X60Y14         LUT4 (Prop_lut4_I3_O)        0.152    12.354 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           0.885    13.239    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X60Y15         LUT5 (Prop_lut5_I0_O)        0.356    13.595 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[3][31]_i_1/O
                         net (fo=32, routed)          2.584    16.179    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][0]_0[0]
    SLICE_X82Y13         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.557    -1.588    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X82Y13         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][10]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.241ns  (logic 1.693ns (16.532%)  route 8.548ns (83.468%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.665     5.938    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.456     6.394 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           0.990     7.385    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.467     7.976    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X44Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.100 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.584     8.684    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.149     8.833 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.563    10.396    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.332    10.728 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.475    12.202    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X60Y14         LUT4 (Prop_lut4_I3_O)        0.152    12.354 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           0.885    13.239    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X60Y15         LUT5 (Prop_lut5_I0_O)        0.356    13.595 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[3][31]_i_1/O
                         net (fo=32, routed)          2.584    16.179    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][0]_0[0]
    SLICE_X82Y13         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.557    -1.588    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X82Y13         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][12]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.241ns  (logic 1.693ns (16.532%)  route 8.548ns (83.468%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.665     5.938    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.456     6.394 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           0.990     7.385    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.467     7.976    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X44Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.100 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.584     8.684    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.149     8.833 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.563    10.396    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.332    10.728 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.475    12.202    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X60Y14         LUT4 (Prop_lut4_I3_O)        0.152    12.354 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           0.885    13.239    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X60Y15         LUT5 (Prop_lut5_I0_O)        0.356    13.595 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[3][31]_i_1/O
                         net (fo=32, routed)          2.584    16.179    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][0]_0[0]
    SLICE_X82Y13         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.557    -1.588    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X82Y13         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][9]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.987ns  (logic 1.663ns (16.652%)  route 8.324ns (83.348%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.665     5.938    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.456     6.394 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           0.990     7.385    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.467     7.976    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X44Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.100 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.584     8.684    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.149     8.833 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.563    10.396    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.332    10.728 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.475    12.202    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X60Y14         LUT4 (Prop_lut4_I3_O)        0.152    12.354 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           0.885    13.239    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X60Y15         LUT5 (Prop_lut5_I0_O)        0.326    13.565 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[4][31]_i_1/O
                         net (fo=32, routed)          2.360    15.925    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][0]_0[0]
    SLICE_X82Y15         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.556    -1.589    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X82Y15         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][10]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.987ns  (logic 1.663ns (16.652%)  route 8.324ns (83.348%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.665     5.938    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.456     6.394 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           0.990     7.385    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.467     7.976    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X44Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.100 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.584     8.684    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.149     8.833 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.563    10.396    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.332    10.728 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.475    12.202    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X60Y14         LUT4 (Prop_lut4_I3_O)        0.152    12.354 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           0.885    13.239    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X60Y15         LUT5 (Prop_lut5_I0_O)        0.326    13.565 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[4][31]_i_1/O
                         net (fo=32, routed)          2.360    15.925    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][0]_0[0]
    SLICE_X82Y15         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.556    -1.589    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X82Y15         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][29]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.924ns  (logic 1.693ns (17.059%)  route 8.231ns (82.941%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.665     5.938    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.456     6.394 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           0.990     7.385    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.467     7.976    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X44Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.100 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.584     8.684    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.149     8.833 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.563    10.396    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.332    10.728 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.475    12.202    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X60Y14         LUT4 (Prop_lut4_I3_O)        0.152    12.354 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           0.885    13.239    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X60Y15         LUT5 (Prop_lut5_I0_O)        0.356    13.595 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[3][31]_i_1/O
                         net (fo=32, routed)          2.267    15.863    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][0]_0[0]
    SLICE_X80Y10         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.560    -1.585    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X80Y10         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][4]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.899ns  (logic 1.693ns (17.103%)  route 8.206ns (82.897%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.665     5.938    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.456     6.394 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           0.990     7.385    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.467     7.976    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X44Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.100 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.584     8.684    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.149     8.833 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.563    10.396    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.332    10.728 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.475    12.202    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X60Y14         LUT4 (Prop_lut4_I3_O)        0.152    12.354 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           0.885    13.239    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X60Y15         LUT5 (Prop_lut5_I0_O)        0.356    13.595 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[3][31]_i_1/O
                         net (fo=32, routed)          2.242    15.837    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][0]_0[0]
    SLICE_X79Y13         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.556    -1.589    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X79Y13         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][21]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.899ns  (logic 1.693ns (17.103%)  route 8.206ns (82.897%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.606     4.172    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.273 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.665     5.938    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.456     6.394 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           0.990     7.385    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.467     7.976    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X44Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.100 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.584     8.684    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.149     8.833 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.563    10.396    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.332    10.728 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.475    12.202    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X60Y14         LUT4 (Prop_lut4_I3_O)        0.152    12.354 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           0.885    13.239    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X60Y15         LUT5 (Prop_lut5_I0_O)        0.356    13.595 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[3][31]_i_1/O
                         net (fo=32, routed)          2.242    15.837    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][0]_0[0]
    SLICE_X79Y13         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.556    -1.589    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X79Y13         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        -2.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.560     2.019    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X33Y10         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141     2.160 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.107     2.267    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/serial_i
    SLICE_X33Y11         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.828    -0.887    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X33Y11         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.246%)  route 0.134ns (48.754%))
  Logic Levels:           0  
  Clock Path Skew:        -2.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.559     2.018    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     2.159 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.134     2.293    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/serial_i
    SLICE_X34Y7          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.829    -0.886    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X34Y7          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.586%)  route 0.107ns (36.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554     2.013    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.141     2.154 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=2, routed)           0.107     2.261    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
    SLICE_X46Y16         LUT5 (Prop_lut5_I0_O)        0.045     2.306 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_16__0/O
                         net (fo=1, routed)           0.000     2.306    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][16]
    SLICE_X46Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.822    -0.893    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X46Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.816%)  route 0.110ns (37.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554     2.013    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X44Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141     2.154 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=2, routed)           0.110     2.264    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
    SLICE_X47Y17         LUT5 (Prop_lut5_I0_O)        0.045     2.309 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_14__0/O
                         net (fo=1, routed)           0.000     2.309    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][18]
    SLICE_X47Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.821    -0.894    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X47Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.779%)  route 0.110ns (37.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557     2.016    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X45Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.141     2.157 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=2, routed)           0.110     2.267    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X46Y12         LUT5 (Prop_lut5_I0_O)        0.045     2.312 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_30__0/O
                         net (fo=1, routed)           0.000     2.312    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][2]
    SLICE_X46Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.825    -0.890    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X46Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.682%)  route 0.121ns (39.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.556     2.015    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141     2.156 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=2, routed)           0.121     2.277    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X47Y14         LUT5 (Prop_lut5_I0_O)        0.045     2.322 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_21__0/O
                         net (fo=1, routed)           0.000     2.322    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][11]
    SLICE_X47Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.824    -0.891    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X47Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.734%)  route 0.167ns (54.266%))
  Logic Levels:           0  
  Clock Path Skew:        -2.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.560     2.019    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y6          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     2.160 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.167     2.327    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/serial_i
    SLICE_X41Y7          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.828    -0.887    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X41Y7          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.785%)  route 0.174ns (55.215%))
  Logic Levels:           0  
  Clock Path Skew:        -2.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.558     2.017    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X40Y10         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.141     2.158 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=4, routed)           0.174     2.332    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/i_sync/serial_i
    SLICE_X43Y7          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.828    -0.887    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/i_sync/clk_i
    SLICE_X43Y7          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.671%)  route 0.137ns (42.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554     2.013    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.141     2.154 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=2, routed)           0.137     2.291    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
    SLICE_X47Y16         LUT5 (Prop_lut5_I0_O)        0.045     2.336 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_10__0/O
                         net (fo=1, routed)           0.000     2.336    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][22]
    SLICE_X47Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.822    -0.893    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X47Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.671%)  route 0.137ns (42.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.433    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.459 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.556     2.015    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141     2.156 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=2, routed)           0.137     2.293    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X47Y14         LUT5 (Prop_lut5_I0_O)        0.045     2.338 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[addr]_inferred_i_1/O
                         net (fo=1, routed)           0.000     2.338    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[addr][6]
    SLICE_X47Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.824    -0.891    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X47Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay             0 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.518ns (59.937%)  route 0.346ns (40.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.035ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.485    -1.660    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X42Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.418    -1.242 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/Q
                         net (fo=2, routed)           0.346    -0.895    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][27]
    SLICE_X42Y18         LUT5 (Prop_lut5_I0_O)        0.100    -0.795 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_5__0/O
                         net (fo=1, routed)           0.000    -0.795    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][27]
    SLICE_X42Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.657    -1.035    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X42Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.518ns (59.933%)  route 0.346ns (40.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.034ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.485    -1.660    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X36Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.418    -1.242 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/Q
                         net (fo=2, routed)           0.346    -0.895    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][28]
    SLICE_X36Y18         LUT5 (Prop_lut5_I0_O)        0.100    -0.795 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_4__0/O
                         net (fo=1, routed)           0.000    -0.795    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][28]
    SLICE_X36Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.658    -1.034    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X36Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.467ns (52.934%)  route 0.415ns (47.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.036ns
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.484    -1.661    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X41Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.367    -1.294 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/Q
                         net (fo=2, routed)           0.415    -0.878    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][26]
    SLICE_X41Y19         LUT5 (Prop_lut5_I0_O)        0.100    -0.778 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_6__0/O
                         net (fo=1, routed)           0.000    -0.778    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][26]
    SLICE_X41Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.656    -1.036    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X41Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.467ns (52.934%)  route 0.415ns (47.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.034ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.485    -1.660    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X37Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.293 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/Q
                         net (fo=2, routed)           0.415    -0.877    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][19]
    SLICE_X37Y18         LUT5 (Prop_lut5_I0_O)        0.100    -0.777 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_13__0/O
                         net (fo=1, routed)           0.000    -0.777    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][19]
    SLICE_X37Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.658    -1.034    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X37Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.883ns  (logic 0.467ns (52.874%)  route 0.416ns (47.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.034ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.485    -1.660    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X37Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.293 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/Q
                         net (fo=2, routed)           0.416    -0.876    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][29]
    SLICE_X37Y18         LUT5 (Prop_lut5_I0_O)        0.100    -0.776 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_3__0/O
                         net (fo=1, routed)           0.000    -0.776    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][29]
    SLICE_X37Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.658    -1.034    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X37Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.467ns (52.930%)  route 0.415ns (47.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.029ns
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.489    -1.656    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X49Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.367    -1.289 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/Q
                         net (fo=2, routed)           0.415    -0.873    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][5]
    SLICE_X49Y12         LUT5 (Prop_lut5_I0_O)        0.100    -0.773 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_27__0/O
                         net (fo=1, routed)           0.000    -0.773    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][5]
    SLICE_X49Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.663    -1.029    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X49Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.467ns (52.934%)  route 0.415ns (47.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.027ns
    Source Clock Delay      (SCD):    -1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.491    -1.654    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X45Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.367    -1.287 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/Q
                         net (fo=2, routed)           0.415    -0.871    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][7]
    SLICE_X45Y11         LUT5 (Prop_lut5_I0_O)        0.100    -0.771 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_25__0/O
                         net (fo=1, routed)           0.000    -0.771    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][7]
    SLICE_X45Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.665    -1.027    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X45Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.884ns  (logic 0.467ns (52.849%)  route 0.417ns (47.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.028ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.490    -1.655    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X49Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.367    -1.288 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/Q
                         net (fo=2, routed)           0.417    -0.871    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][4]
    SLICE_X49Y11         LUT5 (Prop_lut5_I0_O)        0.100    -0.771 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_28__0/O
                         net (fo=1, routed)           0.000    -0.771    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][4]
    SLICE_X49Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.664    -1.028    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X49Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.886ns  (logic 0.467ns (52.705%)  route 0.419ns (47.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.028ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.490    -1.655    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.367    -1.288 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][1]/Q
                         net (fo=2, routed)           0.419    -0.868    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][1]
    SLICE_X48Y11         LUT5 (Prop_lut5_I0_O)        0.100    -0.768 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_31__0/O
                         net (fo=1, routed)           0.000    -0.768    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][1]
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.664    -1.028    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][1]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.899ns  (logic 0.467ns (51.962%)  route 0.432ns (48.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.036ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.483    -1.662    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X44Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.367    -1.295 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/Q
                         net (fo=2, routed)           0.432    -0.863    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][24]
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.100    -0.763 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_8__0/O
                         net (fo=1, routed)           0.000    -0.763    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][24]
    SLICE_X44Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.656    -1.036    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X44Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_i[2]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.025ns  (logic 1.654ns (27.454%)  route 4.371ns (72.546%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  gpio_i[2] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[2]
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  gpio_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.760     5.290    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[2]
    SLICE_X86Y17         LUT3 (Prop_lut3_I2_O)        0.124     5.414 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[2].i_sync_i_1/O
                         net (fo=1, routed)           0.611     6.025    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/serial_i
    SLICE_X86Y17         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.555    -1.590    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_i
    SLICE_X86Y17         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 gpio_i[1]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.652ns  (logic 1.655ns (29.288%)  route 3.997ns (70.712%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    W13                                               0.000     0.000 r  gpio_i[1] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  gpio_i_IBUF[1]_inst/O
                         net (fo=1, routed)           3.564     5.095    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[1]
    SLICE_X85Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.219 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[1].i_sync_i_1/O
                         net (fo=1, routed)           0.433     5.652    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/serial_i
    SLICE_X85Y19         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.551    -1.594    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/clk_i
    SLICE_X85Y19         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 gpio_i[0]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.165ns  (logic 1.604ns (31.052%)  route 3.561ns (68.948%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    P15                                               0.000     0.000 r  gpio_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[0]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  gpio_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.248     4.728    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[0]
    SLICE_X85Y18         LUT3 (Prop_lut3_I2_O)        0.124     4.852 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[0].i_sync_i_1/O
                         net (fo=1, routed)           0.313     5.165    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/serial_i
    SLICE_X86Y18         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.553    -1.592    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/clk_i
    SLICE_X86Y18         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_i[0]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.836ns  (logic 0.293ns (15.939%)  route 1.543ns (84.061%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    P15                                               0.000     0.000 r  gpio_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[0]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  gpio_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.427     1.674    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[0]
    SLICE_X85Y18         LUT3 (Prop_lut3_I2_O)        0.045     1.719 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[0].i_sync_i_1/O
                         net (fo=1, routed)           0.116     1.836    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/serial_i
    SLICE_X86Y18         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.849    -0.866    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/clk_i
    SLICE_X86Y18         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 gpio_i[1]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.063ns  (logic 0.344ns (16.667%)  route 1.719ns (83.333%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    W13                                               0.000     0.000 r  gpio_i[1] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  gpio_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.584     1.883    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[1]
    SLICE_X85Y19         LUT3 (Prop_lut3_I2_O)        0.045     1.928 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[1].i_sync_i_1/O
                         net (fo=1, routed)           0.135     2.063    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/serial_i
    SLICE_X85Y19         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.848    -0.867    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/clk_i
    SLICE_X85Y19         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 gpio_i[2]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.193ns  (logic 0.342ns (15.614%)  route 1.851ns (84.386%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  gpio_i[2] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[2]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  gpio_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.619     1.917    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[2]
    SLICE_X86Y17         LUT3 (Prop_lut3_I2_O)        0.045     1.962 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[2].i_sync_i_1/O
                         net (fo=1, routed)           0.232     2.193    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/serial_i
    SLICE_X86Y17         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.850    -0.865    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_i
    SLICE_X86Y17         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[intrpt][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            status_o
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.468ns  (logic 5.625ns (28.894%)  route 13.843ns (71.106%))
  Logic Levels:           10  (LUT2=2 LUT3=2 LUT6=5 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.727    -0.965    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X83Y19         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[intrpt][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y19         FDCE (Prop_fdce_C_Q)         0.456    -0.509 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[intrpt][0]/Q
                         net (fo=3, routed)           1.290     0.781    i_croc_soc/i_croc/i_gpio/i_reg_file/reg2hw[0][intrpt]
    SLICE_X83Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.905 r  i_croc_soc/i_croc/i_gpio/i_reg_file/rdata_q[2]_i_3__0/O
                         net (fo=5, routed)           2.546     3.451    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/interrupts[1]
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.575 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/stored_addr_q[6]_i_6/O
                         net (fo=3, routed)           0.464     4.039    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/irqs[irq_fast][2]
    SLICE_X52Y49         LUT6 (Prop_lut6_I2_O)        0.124     4.163 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/core_busy_o_i_6/O
                         net (fo=2, routed)           0.815     4.978    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mstatus_csr/rdata_q[6]_i_8__0
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.153     5.131 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mstatus_csr/rdata_q[6]_i_9/O
                         net (fo=6, routed)           1.028     6.159    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[6]
    SLICE_X54Y46         LUT2 (Prop_lut2_I1_O)        0.360     6.519 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/valid_q[1]_i_11/O
                         net (fo=1, routed)           0.445     6.963    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/valid_q[1]_i_11_n_1
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.331     7.294 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/valid_q[1]_i_7/O
                         net (fo=1, routed)           0.574     7.869    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/valid_q[1]_i_7_n_1
    SLICE_X57Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.993 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/valid_q[1]_i_4/O
                         net (fo=107, routed)         1.024     9.017    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/pc_set
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.141 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/core_busy_o_i_2/O
                         net (fo=16, routed)          0.738     9.879    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i_n_107
    SLICE_X57Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.003 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/core_busy_o/O
                         net (fo=1, routed)           4.918    14.921    status_o_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581    18.502 r  status_o_OBUF_inst/O
                         net (fo=0)                   0.000    18.502    status_o
    M14                                                               r  status_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            gpio_o[1]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.656ns  (logic 4.142ns (32.729%)  route 8.514ns (67.271%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.730    -0.962    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X82Y17         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.444 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][1]/Q
                         net (fo=3, routed)           0.972     0.528    i_croc_soc/i_croc/i_gpio/i_reg_file/Q[1]
    SLICE_X85Y19         LUT3 (Prop_lut3_I2_O)        0.124     0.652 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           7.541     8.194    gpio_o_OBUF[1]
    G14                  OBUF (Prop_obuf_I_O)         3.500    11.694 r  gpio_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.694    gpio_o[1]
    G14                                                               r  gpio_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            gpio_o[2]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.309ns  (logic 4.070ns (33.066%)  route 8.239ns (66.934%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.730    -0.962    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X85Y17         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][2]/Q
                         net (fo=7, routed)           1.037     0.531    i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][2]_0
    SLICE_X86Y17         LUT3 (Prop_lut3_I0_O)        0.124     0.655 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           7.201     7.857    gpio_o_OBUF[2]
    D18                  OBUF (Prop_obuf_I_O)         3.490    11.347 r  gpio_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.347    gpio_o[2]
    D18                                                               r  gpio_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            gpio_o[0]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.704ns  (logic 4.163ns (38.891%)  route 6.541ns (61.109%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.728    -0.964    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X84Y18         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.508 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][0]/Q
                         net (fo=7, routed)           1.026     0.518    i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][0]_0
    SLICE_X83Y18         LUT3 (Prop_lut3_I0_O)        0.124     0.642 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.515     6.157    gpio_o_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.583     9.740 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.740    gpio_o[0]
    M15                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            status_o
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.833ns  (logic 1.512ns (39.460%)  route 2.320ns (60.540%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.583    -0.625    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/clk_out1
    SLICE_X56Y45         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q
                         net (fo=33, routed)          0.342    -0.142    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs[3]
    SLICE_X57Y44         LUT5 (Prop_lut5_I4_O)        0.045    -0.097 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/core_busy_o_i_1/O
                         net (fo=1, routed)           0.082    -0.015    i_croc_soc/i_croc/i_core_wrap/i_ibex/ctrl_busy
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.030 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/core_busy_o/O
                         net (fo=1, routed)           1.896     1.927    status_o_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.208 r  status_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.208    status_o
    M14                                                               r  status_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            gpio_o[0]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.873ns  (logic 1.469ns (37.937%)  route 2.403ns (62.063%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.583    -0.625    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X83Y17         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][0]/Q
                         net (fo=3, routed)           0.290    -0.193    i_croc_soc/i_croc/i_gpio/i_reg_file/Q[0]
    SLICE_X83Y18         LUT3 (Prop_lut3_I2_O)        0.045    -0.148 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.113     1.965    gpio_o_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.248 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.248    gpio_o[0]
    M15                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            gpio_o[2]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.475ns  (logic 1.377ns (30.781%)  route 3.097ns (69.219%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.583    -0.625    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X83Y17         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][2]/Q
                         net (fo=3, routed)           0.219    -0.265    i_croc_soc/i_croc/i_gpio/i_reg_file/Q[2]
    SLICE_X86Y17         LUT3 (Prop_lut3_I2_O)        0.045    -0.220 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.878     2.659    gpio_o_OBUF[2]
    D18                  OBUF (Prop_obuf_I_O)         1.191     3.850 r  gpio_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.850    gpio_o[2]
    D18                                                               r  gpio_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            gpio_o[1]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.637ns  (logic 1.387ns (29.920%)  route 3.250ns (70.080%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.582    -0.626    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X85Y18         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.485 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][1]/Q
                         net (fo=7, routed)           0.224    -0.260    i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][1]_0
    SLICE_X85Y19         LUT3 (Prop_lut3_I1_O)        0.045    -0.215 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.025     2.810    gpio_o_OBUF[1]
    G14                  OBUF (Prop_obuf_I_O)         1.201     4.012 r  gpio_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.012    gpio_o[1]
    G14                                                               r  gpio_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tspi_mosi_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.932ns  (logic 5.444ns (26.010%)  route 15.487ns (73.990%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q
                         net (fo=22, routed)          1.271     1.789    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[5]
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.124     1.913 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.724     3.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.762 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_10/O
                         net (fo=45, routed)          2.349     6.111    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_3
    SLICE_X39Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.235 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[17].data_q[17]_i_12/O
                         net (fo=2, routed)           1.184     7.419    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[17].data_q[17]_i_12_n_1
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.543 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[20].data_q[20]_i_6/O
                         net (fo=16, routed)          1.312     8.855    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]_3
    SLICE_X34Y31         LUT2 (Prop_lut2_I0_O)        0.152     9.007 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/tspi_mosi_o_OBUF_inst_i_8/O
                         net (fo=7, routed)           1.168    10.175    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[28].data_q_reg[28]_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I1_O)        0.348    10.523 r  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_mosi_o_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.844    11.366    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/tspi_mosi_o
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.150    11.516 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/tspi_mosi_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.635    17.151    tspi_mosi_o_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.780    20.932 r  tspi_mosi_o_OBUF_inst/O
                         net (fo=0)                   0.000    20.932    tspi_mosi_o
    T15                                                               r  tspi_mosi_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[30].data_q_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.553ns  (logic 1.638ns (14.178%)  route 9.915ns (85.822%))
  Logic Levels:           8  (FDCE=1 LUT2=3 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q
                         net (fo=22, routed)          1.271     1.789    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[5]
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.124     1.913 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.724     3.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.762 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_10/O
                         net (fo=45, routed)          2.349     6.111    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_3
    SLICE_X39Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.235 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[17].data_q[17]_i_12/O
                         net (fo=2, routed)           1.184     7.419    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[17].data_q[17]_i_12_n_1
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.543 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[20].data_q[20]_i_6/O
                         net (fo=16, routed)          1.312     8.855    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]_3
    SLICE_X34Y31         LUT2 (Prop_lut2_I0_O)        0.152     9.007 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/tspi_mosi_o_OBUF_inst_i_8/O
                         net (fo=7, routed)           1.264    10.271    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_2
    SLICE_X40Y28         LUT6 (Prop_lut6_I0_O)        0.348    10.619 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[30].data_q[30]_i_2/O
                         net (fo=1, routed)           0.810    11.429    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[30].data_q_reg[30]
    SLICE_X40Y30         LUT5 (Prop_lut5_I2_O)        0.124    11.553 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[30].data_q[30]_i_1/O
                         net (fo=1, routed)           0.000    11.553    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[30]
    SLICE_X40Y30         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[30].data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[24].data_q_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.475ns  (logic 2.134ns (18.597%)  route 9.341ns (81.403%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/Q
                         net (fo=39, routed)          1.545     2.023    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[6]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.324     2.347 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           1.560     3.907    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.331     4.238 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.124     5.362    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.486 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.988     6.474    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.150     6.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_9/O
                         net (fo=32, routed)          1.509     8.133    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[16].data_q_reg[16]
    SLICE_X36Y31         LUT2 (Prop_lut2_I1_O)        0.355     8.488 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[22].data_q[22]_i_6/O
                         net (fo=2, routed)           1.232     9.719    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[22].data_q_reg[22]_i_2_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.843 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[24].data_q[24]_i_9/O
                         net (fo=1, routed)           0.564    10.407    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[24].data_q[24]_i_9_n_1
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.531 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[24].data_q[24]_i_4/O
                         net (fo=1, routed)           0.820    11.351    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q_reg[24]_1
    SLICE_X36Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.475 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_1/O
                         net (fo=1, routed)           0.000    11.475    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[24]
    SLICE_X36Y30         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[24].data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[27].data_q_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.463ns  (logic 1.638ns (14.289%)  route 9.825ns (85.711%))
  Logic Levels:           8  (FDCE=1 LUT2=3 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q
                         net (fo=22, routed)          1.271     1.789    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[5]
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.124     1.913 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.724     3.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.762 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_10/O
                         net (fo=45, routed)          2.349     6.111    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_3
    SLICE_X39Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.235 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[17].data_q[17]_i_12/O
                         net (fo=2, routed)           1.184     7.419    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[17].data_q[17]_i_12_n_1
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.543 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[20].data_q[20]_i_6/O
                         net (fo=16, routed)          1.312     8.855    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]_3
    SLICE_X34Y31         LUT2 (Prop_lut2_I0_O)        0.152     9.007 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/tspi_mosi_o_OBUF_inst_i_8/O
                         net (fo=7, routed)           1.320    10.326    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.348    10.674 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[27].data_q[27]_i_3/O
                         net (fo=1, routed)           0.665    11.339    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[27].data_q_reg[27]
    SLICE_X43Y30         LUT4 (Prop_lut4_I3_O)        0.124    11.463 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[27].data_q[27]_i_1/O
                         net (fo=1, routed)           0.000    11.463    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[27]
    SLICE_X43Y30         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[27].data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[7].data_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.442ns  (logic 2.364ns (20.660%)  route 9.078ns (79.340%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/Q
                         net (fo=39, routed)          1.545     2.023    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[6]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.324     2.347 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           1.560     3.907    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.331     4.238 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.124     5.362    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.486 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.988     6.474    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.150     6.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_9/O
                         net (fo=32, routed)          1.548     8.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]_1
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.383     8.555 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[6].data_q[6]_i_12/O
                         net (fo=6, routed)           0.839     9.394    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[6].data_q[6]_i_12_n_1
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.720 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[7].data_q[7]_i_4/O
                         net (fo=1, routed)           0.807    10.527    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[7].data_q[7]_i_4_n_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.651 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[7].data_q[7]_i_2/O
                         net (fo=1, routed)           0.667    11.318    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[7].data_q_reg[7]
    SLICE_X39Y27         LUT4 (Prop_lut4_I3_O)        0.124    11.442 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[7].data_q[7]_i_1/O
                         net (fo=1, routed)           0.000    11.442    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[7]
    SLICE_X39Y27         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[7].data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[21].data_q_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.383ns  (logic 1.638ns (14.389%)  route 9.745ns (85.611%))
  Logic Levels:           8  (FDCE=1 LUT2=3 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q
                         net (fo=22, routed)          1.271     1.789    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[5]
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.124     1.913 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.724     3.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.762 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_10/O
                         net (fo=45, routed)          2.349     6.111    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_3
    SLICE_X39Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.235 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[17].data_q[17]_i_12/O
                         net (fo=2, routed)           1.184     7.419    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[17].data_q[17]_i_12_n_1
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.543 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[20].data_q[20]_i_6/O
                         net (fo=16, routed)          1.312     8.855    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]_3
    SLICE_X34Y31         LUT2 (Prop_lut2_I0_O)        0.152     9.007 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/tspi_mosi_o_OBUF_inst_i_8/O
                         net (fo=7, routed)           1.440    10.447    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.348    10.795 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[21].data_q[21]_i_2/O
                         net (fo=1, routed)           0.464    11.259    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[21].data_q_reg[21]
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.383 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[21].data_q[21]_i_1/O
                         net (fo=1, routed)           0.000    11.383    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[21]
    SLICE_X36Y29         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[21].data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[13].data_q_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.342ns  (logic 2.364ns (20.843%)  route 8.978ns (79.157%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/Q
                         net (fo=39, routed)          1.545     2.023    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[6]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.324     2.347 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           1.560     3.907    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.331     4.238 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.124     5.362    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.486 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.988     6.474    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.150     6.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_9/O
                         net (fo=32, routed)          1.548     8.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]_1
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.383     8.555 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[6].data_q[6]_i_12/O
                         net (fo=6, routed)           0.852     9.407    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[6].data_q[6]_i_12_n_1
    SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.326     9.733 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[13].data_q[13]_i_7/O
                         net (fo=1, routed)           0.626    10.359    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[13].data_q[13]_i_7_n_1
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[13].data_q[13]_i_2/O
                         net (fo=1, routed)           0.734    11.218    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[13].data_q_reg[13]_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.342 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[13].data_q[13]_i_1/O
                         net (fo=1, routed)           0.000    11.342    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[13]
    SLICE_X36Y28         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[13].data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[19].data_q_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.295ns  (logic 2.047ns (18.122%)  route 9.248ns (81.878%))
  Logic Levels:           10  (FDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q
                         net (fo=22, routed)          1.271     1.789    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[5]
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.124     1.913 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.724     3.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.762 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_10/O
                         net (fo=45, routed)          0.843     4.604    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_3
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[20].data_q[20]_i_10/O
                         net (fo=5, routed)           1.039     5.767    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_3
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.116     5.883 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=20, routed)          1.218     7.101    i_croc_soc/i_user/i_block_swap_ctrl/gen_regs[14].data_q_reg[14]_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I1_O)        0.328     7.429 r  i_croc_soc/i_user/i_block_swap_ctrl/gen_regs[19].data_q[19]_i_9/O
                         net (fo=1, routed)           0.631     8.060    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[19].data_q[19]_i_6_0
    SLICE_X32Y27         LUT5 (Prop_lut5_I0_O)        0.117     8.177 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[19].data_q[19]_i_8/O
                         net (fo=1, routed)           0.848     9.025    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[19].data_q[19]_i_8_n_1
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.348     9.373 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[19].data_q[19]_i_6/O
                         net (fo=1, routed)           0.856    10.229    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[19].data_q[19]_i_6_n_1
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.353 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[19].data_q[19]_i_2/O
                         net (fo=1, routed)           0.818    11.171    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[19].data_q_reg[19]
    SLICE_X34Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.295 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[19].data_q[19]_i_1/O
                         net (fo=1, routed)           0.000    11.295    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[19]
    SLICE_X34Y29         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[19].data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[15].data_q_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.292ns  (logic 2.240ns (19.837%)  route 9.052ns (80.163%))
  Logic Levels:           8  (FDCE=1 LUT2=3 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/Q
                         net (fo=39, routed)          1.545     2.023    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[6]
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.324     2.347 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           1.560     3.907    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.331     4.238 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.124     5.362    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.486 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.988     6.474    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.150     6.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_9/O
                         net (fo=32, routed)          1.548     8.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]_1
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.383     8.555 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[6].data_q[6]_i_12/O
                         net (fo=6, routed)           1.294     9.849    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[6].data_q[6]_i_12_n_1
    SLICE_X40Y26         LUT6 (Prop_lut6_I3_O)        0.326    10.175 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[15].data_q[15]_i_2/O
                         net (fo=1, routed)           0.994    11.168    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[15].data_q_reg[15]
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.292 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[15].data_q[15]_i_1/O
                         net (fo=1, routed)           0.000    11.292    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[15]
    SLICE_X35Y28         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[15].data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[26].data_q_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.184ns  (logic 1.638ns (14.646%)  route 9.546ns (85.354%))
  Logic Levels:           8  (FDCE=1 LUT2=3 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q
                         net (fo=22, routed)          1.271     1.789    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[5]
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.124     1.913 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.724     3.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.762 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_10/O
                         net (fo=45, routed)          2.349     6.111    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_3
    SLICE_X39Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.235 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[17].data_q[17]_i_12/O
                         net (fo=2, routed)           1.184     7.419    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[17].data_q[17]_i_12_n_1
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.543 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[20].data_q[20]_i_6/O
                         net (fo=16, routed)          1.312     8.855    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]_3
    SLICE_X34Y31         LUT2 (Prop_lut2_I0_O)        0.152     9.007 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/tspi_mosi_o_OBUF_inst_i_8/O
                         net (fo=7, routed)           1.399    10.405    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_2
    SLICE_X43Y29         LUT5 (Prop_lut5_I3_O)        0.348    10.753 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[26].data_q[26]_i_4/O
                         net (fo=1, routed)           0.307    11.060    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[26].data_q_reg[26]_1
    SLICE_X39Y29         LUT6 (Prop_lut6_I5_O)        0.124    11.184 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[26].data_q[26]_i_1/O
                         net (fo=1, routed)           0.000    11.184    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[26]
    SLICE_X39Y29         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[26].data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[2].data_q_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[3].data_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[2].data_q_reg[2]/C
    SLICE_X39Y28         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[2].data_q_reg[2]/Q
                         net (fo=4, routed)           0.066     0.207    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/data_o[2]
    SLICE_X38Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.252 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[3].data_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.252    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[3]
    SLICE_X38Y28         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[3].data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[5].data_q_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (53.937%)  route 0.120ns (46.063%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[5].data_q_reg[5]/C
    SLICE_X41Y27         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[5].data_q_reg[5]/Q
                         net (fo=4, routed)           0.120     0.261    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_o[5]
    SLICE_X43Y28         LDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[3]/G
    SLICE_X33Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[3]/Q
                         net (fo=1, routed)           0.110     0.268    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d[3]
    SLICE_X33Y36         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[2]/G
    SLICE_X32Y37         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[2]/Q
                         net (fo=1, routed)           0.112     0.290    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d[2]
    SLICE_X32Y38         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[27].data_q_reg[27]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[28].data_q_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[27].data_q_reg[27]/C
    SLICE_X43Y30         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[27].data_q_reg[27]/Q
                         net (fo=4, routed)           0.115     0.256    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/data_o[27]
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.045     0.301 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[28].data_q[28]_i_1/O
                         net (fo=1, routed)           0.000     0.301    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[28]
    SLICE_X42Y30         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[28].data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[29].data_q_reg[29]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[30].data_q_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (60.077%)  route 0.124ns (39.923%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[29].data_q_reg[29]/C
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[29].data_q_reg[29]/Q
                         net (fo=4, routed)           0.124     0.265    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/data_o[29]
    SLICE_X40Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.310 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[30].data_q[30]_i_1/O
                         net (fo=1, routed)           0.000     0.310    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[30]
    SLICE_X40Y30         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[30].data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.158ns (49.794%)  route 0.159ns (50.206%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[5]/G
    SLICE_X33Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[5]/Q
                         net (fo=1, routed)           0.159     0.317    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d[5]
    SLICE_X34Y37         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[9].data_q_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.483%)  route 0.183ns (56.517%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[9].data_q_reg[9]/C
    SLICE_X41Y27         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[9].data_q_reg[9]/Q
                         net (fo=4, routed)           0.183     0.324    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_o[9]
    SLICE_X46Y27         LDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[1].data_q_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.393%)  route 0.192ns (57.607%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[1].data_q_reg[1]/C
    SLICE_X39Y28         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[1].data_q_reg[1]/Q
                         net (fo=4, routed)           0.192     0.333    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_o[1]
    SLICE_X44Y28         LDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[6].data_q_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[7].data_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.575%)  route 0.155ns (45.425%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[6].data_q_reg[6]/C
    SLICE_X41Y27         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[6].data_q_reg[6]/Q
                         net (fo=4, routed)           0.155     0.296    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/data_o[6]
    SLICE_X39Y27         LUT4 (Prop_lut4_I0_O)        0.045     0.341 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[7].data_q[7]_i_1/O
                         net (fo=1, routed)           0.000     0.341    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[7]
    SLICE_X39Y27         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[7].data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tspi_mosi_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.396ns  (logic 12.936ns (26.189%)  route 36.460ns (73.811%))
  Logic Levels:           39  (CARRY4=7 LUT2=5 LUT3=3 LUT4=4 LUT5=6 LUT6=13 OBUF=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 r  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.849    31.361    i_croc_soc/i_user/i_obi_demux/i_counter/select_q_reg[0]
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    31.485 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[29].data_q[29]_i_7/O
                         net (fo=7, routed)           0.868    32.354    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_15[6]
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.150    32.504 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.877    33.381    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.326    33.707 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=39, routed)          0.839    34.546    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_0
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.116    34.662 r  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_3/O
                         net (fo=26, routed)          2.207    36.868    i_croc_soc/i_user/i_obi_demux/i_counter/FSM_sequential_state_q_reg[1]_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I2_O)        0.322    37.190 r  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_mosi_o_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.433    37.624    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_mosi_o_OBUF_inst_i_11_n_1
    SLICE_X39Y30         LUT6 (Prop_lut6_I4_O)        0.326    37.950 r  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_mosi_o_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.844    38.793    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/tspi_mosi_o
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.150    38.943 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/tspi_mosi_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.635    44.579    tspi_mosi_o_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.780    48.359 r  tspi_mosi_o_OBUF_inst/O
                         net (fo=0)                   0.000    48.359    tspi_mosi_o
    T15                                                               r  tspi_mosi_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tspi_cs_no
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.683ns  (logic 12.237ns (26.214%)  route 34.446ns (73.786%))
  Logic Levels:           37  (CARRY4=7 LUT2=5 LUT3=3 LUT4=3 LUT5=5 LUT6=13 OBUF=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.855    31.367    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[26].data_q[26]_i_12
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.491 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_16/O
                         net (fo=2, routed)           1.060    32.551    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    32.675 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_8/O
                         net (fo=3, routed)           0.991    33.666    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_8_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    33.790 r  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_cs_no_OBUF_inst_i_5/O
                         net (fo=20, routed)          0.867    34.657    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_6
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.118    34.775 r  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_cs_no_OBUF_inst_i_3/O
                         net (fo=13, routed)          1.114    35.889    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_8
    SLICE_X36Y31         LUT4 (Prop_lut4_I3_O)        0.318    36.207 r  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_cs_no_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.651    41.859    tspi_cs_no_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.787    45.646 r  tspi_cs_no_OBUF_inst/O
                         net (fo=0)                   0.000    45.646    tspi_cs_no
    T14                                                               r  tspi_cs_no (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tspi_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.266ns  (logic 11.544ns (27.312%)  route 30.722ns (72.688%))
  Logic Levels:           35  (CARRY4=7 LUT2=5 LUT3=4 LUT4=2 LUT5=5 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 r  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.840    31.352    i_croc_soc/i_user/i_obi_demux/i_counter/select_q_reg[0]
    SLICE_X41Y31         LUT2 (Prop_lut2_I1_O)        0.124    31.476 r  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_2__1/O
                         net (fo=72, routed)          0.587    32.063    i_croc_soc/i_user/i_block_swap_ctrl/prev_req_q_reg_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I3_O)        0.124    32.187 f  i_croc_soc/i_user/i_block_swap_ctrl/prev_req_q_i_1/O
                         net (fo=8, routed)           0.220    32.407    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/tspi_obi_req[req]
    SLICE_X36Y34         LUT3 (Prop_lut3_I2_O)        0.124    32.531 r  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/tspi_clk_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.167    37.699    tspi_clk_o_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    41.229 r  tspi_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000    41.229    tspi_clk_o
    R14                                                               r  tspi_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/signal_next_read_data_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.164ns  (logic 8.769ns (21.833%)  route 31.395ns (78.167%))
  Logic Levels:           38  (CARRY4=7 LUT2=5 LUT3=4 LUT4=2 LUT5=5 LUT6=15)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 r  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.855    31.367    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[26].data_q[26]_i_12
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.491 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_16/O
                         net (fo=2, routed)           1.060    32.551    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    32.675 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_8/O
                         net (fo=3, routed)           0.991    33.666    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_8_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    33.790 f  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_cs_no_OBUF_inst_i_5/O
                         net (fo=20, routed)          0.856    34.646    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_6
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.150    34.796 f  i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_4/O
                         net (fo=3, routed)           0.996    35.793    i_croc_soc/i_user/i_user_transparentspi/i_counter/resp_type_q_reg[1]
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.328    36.121 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/error_q_i_4/O
                         net (fo=8, routed)           0.990    37.111    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.124    37.235 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q[5]_i_3/O
                         net (fo=14, routed)          1.101    38.336    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/signal_next_read_data_o_reg_0
    SLICE_X34Y35         LUT2 (Prop_lut2_I1_O)        0.153    38.489 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/signal_next_read_data_o_reg_i_1/O
                         net (fo=1, routed)           0.638    39.127    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/signal_next_read_data_o_reg_i_1_n_1
    SLICE_X41Y35         LDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/signal_next_read_data_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[28].data_q_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.965ns  (logic 8.634ns (21.604%)  route 31.331ns (78.396%))
  Logic Levels:           39  (CARRY4=7 LUT2=4 LUT3=3 LUT4=2 LUT5=8 LUT6=15)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 r  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.855    31.367    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[26].data_q[26]_i_12
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.491 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_16/O
                         net (fo=2, routed)           1.060    32.551    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    32.675 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_8/O
                         net (fo=3, routed)           0.991    33.666    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_8_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    33.790 f  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_cs_no_OBUF_inst_i_5/O
                         net (fo=20, routed)          1.033    34.823    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_6
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    34.947 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[15].data_q[15]_i_3/O
                         net (fo=3, routed)           0.833    35.781    i_croc_soc/i_user/i_obi_demux/i_counter/cnt_cmd_q_reg[1]_0
    SLICE_X33Y30         LUT5 (Prop_lut5_I1_O)        0.124    35.905 f  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_mosi_o_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.436    36.341    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_mosi_o_OBUF_inst_i_4_n_1
    SLICE_X32Y29         LUT5 (Prop_lut5_I0_O)        0.124    36.465 f  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_mosi_o_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.436    37.901    i_croc_soc/i_user/i_obi_demux/i_counter/cnt_cmd_q_reg[2]_1
    SLICE_X42Y29         LUT5 (Prop_lut5_I4_O)        0.124    38.025 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[28].data_q[28]_i_5/O
                         net (fo=1, routed)           0.779    38.804    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[28].data_q_reg[28]_2
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.124    38.928 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[28].data_q[28]_i_1/O
                         net (fo=1, routed)           0.000    38.928    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[28]
    SLICE_X42Y30         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[28].data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[2].data_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.915ns  (logic 8.966ns (22.463%)  route 30.949ns (77.537%))
  Logic Levels:           38  (CARRY4=7 LUT2=6 LUT3=4 LUT4=2 LUT5=7 LUT6=12)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 r  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.840    31.352    i_croc_soc/i_user/i_obi_demux/i_counter/select_q_reg[0]
    SLICE_X41Y31         LUT2 (Prop_lut2_I1_O)        0.124    31.476 r  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_2__1/O
                         net (fo=72, routed)          0.981    32.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_rep_5
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124    32.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/block_swap_first_read_word_d_reg[7]_i_6/O
                         net (fo=15, routed)          0.626    33.207    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_rep_0
    SLICE_X35Y35         LUT2 (Prop_lut2_I0_O)        0.150    33.357 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/signal_next_write_data_o_reg_i_3/O
                         net (fo=21, routed)          1.966    35.323    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg_1
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.352    35.675 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[2].data_q[2]_i_8/O
                         net (fo=1, routed)           0.801    36.476    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[2].data_q[2]_i_8_n_1
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.326    36.802 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[2].data_q[2]_i_3/O
                         net (fo=1, routed)           0.825    37.626    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[2].data_q[2]_i_3_n_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124    37.750 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[2].data_q[2]_i_2/O
                         net (fo=1, routed)           1.003    38.754    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[2].data_q_reg[2]
    SLICE_X39Y28         LUT5 (Prop_lut5_I4_O)        0.124    38.878 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[2].data_q[2]_i_1/O
                         net (fo=1, routed)           0.000    38.878    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[2]
    SLICE_X39Y28         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[2].data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.883ns  (logic 8.864ns (22.225%)  route 31.019ns (77.775%))
  Logic Levels:           39  (CARRY4=7 LUT2=4 LUT3=4 LUT4=2 LUT5=5 LUT6=17)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 r  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.855    31.367    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[26].data_q[26]_i_12
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.491 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_16/O
                         net (fo=2, routed)           1.060    32.551    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    32.675 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_8/O
                         net (fo=3, routed)           0.991    33.666    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_8_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    33.790 f  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_cs_no_OBUF_inst_i_5/O
                         net (fo=20, routed)          0.856    34.646    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_6
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.150    34.796 f  i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_4/O
                         net (fo=3, routed)           0.996    35.793    i_croc_soc/i_user/i_user_transparentspi/i_counter/resp_type_q_reg[1]
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.328    36.121 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/error_q_i_4/O
                         net (fo=8, routed)           0.990    37.111    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.124    37.235 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q[5]_i_3/O
                         net (fo=14, routed)          0.855    38.090    i_croc_soc/i_user/i_user_transparentspi/i_counter/counter_q_reg[4]_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I3_O)        0.124    38.214 r  i_croc_soc/i_user/i_user_transparentspi/i_counter//cnt_cmd_q[7]_i_3/O
                         net (fo=3, routed)           0.509    38.722    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[5]
    SLICE_X32Y34         LUT6 (Prop_lut6_I3_O)        0.124    38.846 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[7]_i_1/O
                         net (fo=1, routed)           0.000    38.846    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_5
    SLICE_X32Y34         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[15].data_q_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.873ns  (logic 9.164ns (22.983%)  route 30.709ns (77.017%))
  Logic Levels:           38  (CARRY4=7 LUT2=6 LUT3=3 LUT4=3 LUT5=6 LUT6=13)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.849    31.361    i_croc_soc/i_user/i_obi_demux/i_counter/select_q_reg[0]
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    31.485 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[29].data_q[29]_i_7/O
                         net (fo=7, routed)           0.868    32.354    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_15[6]
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.150    32.504 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.877    33.381    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I4_O)        0.326    33.707 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=39, routed)          0.839    34.546    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_0
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.116    34.662 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_3/O
                         net (fo=26, routed)          0.972    35.633    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg_0
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.328    35.961 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_3/O
                         net (fo=13, routed)          1.245    37.207    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[3].data_q_reg[3]
    SLICE_X39Y28         LUT2 (Prop_lut2_I1_O)        0.152    37.359 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.151    38.510    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2_n_1
    SLICE_X35Y28         LUT6 (Prop_lut6_I1_O)        0.326    38.836 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[15].data_q[15]_i_1/O
                         net (fo=1, routed)           0.000    38.836    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[15]
    SLICE_X35Y28         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[15].data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.872ns  (logic 8.864ns (22.231%)  route 31.008ns (77.769%))
  Logic Levels:           39  (CARRY4=7 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=16)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 r  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.855    31.367    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[26].data_q[26]_i_12
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.491 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_16/O
                         net (fo=2, routed)           1.060    32.551    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    32.675 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_8/O
                         net (fo=3, routed)           0.991    33.666    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_8_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    33.790 f  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_cs_no_OBUF_inst_i_5/O
                         net (fo=20, routed)          0.856    34.646    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_6
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.150    34.796 f  i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_4/O
                         net (fo=3, routed)           0.996    35.793    i_croc_soc/i_user/i_user_transparentspi/i_counter/resp_type_q_reg[1]
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.328    36.121 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/error_q_i_4/O
                         net (fo=8, routed)           0.990    37.111    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.124    37.235 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q[5]_i_3/O
                         net (fo=14, routed)          0.855    38.090    i_croc_soc/i_user/i_user_transparentspi/i_counter/counter_q_reg[4]_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I3_O)        0.124    38.214 r  i_croc_soc/i_user/i_user_transparentspi/i_counter//cnt_cmd_q[7]_i_3/O
                         net (fo=3, routed)           0.498    38.711    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[5]
    SLICE_X32Y34         LUT3 (Prop_lut3_I2_O)        0.124    38.835 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[5]_i_1/O
                         net (fo=1, routed)           0.000    38.835    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_7
    SLICE_X32Y34         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.869ns  (logic 9.067ns (22.742%)  route 30.802ns (77.258%))
  Logic Levels:           39  (CARRY4=7 LUT2=4 LUT3=5 LUT4=2 LUT5=6 LUT6=15)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.655    -1.037    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.581 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q
                         net (fo=19, routed)          1.541     0.960    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[30]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.110 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39/O
                         net (fo=1, routed)           0.731     1.842    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_39_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.326     2.168 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33/O
                         net (fo=1, routed)           0.280     2.447    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_33_n_1
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.571 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.156     3.727    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.725     4.602    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.354     4.956 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[31]_i_8__0/O
                         net (fo=6, routed)           1.048     6.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/pc_mux_id[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.352     6.356 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           0.610     6.966    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.352     7.318 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.393     8.710    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.332     9.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3/O
                         net (fo=1, routed)           0.741     9.784    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_3_n_1
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.908 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[26]_i_2/O
                         net (fo=3, routed)           0.848    10.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[25]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.880 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[26]_i_1/O
                         net (fo=16, routed)          0.892    11.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_22
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.896 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    11.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.466 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.355    13.821    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.313    14.134 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=43, routed)          0.798    14.932    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/new_addr_q_reg[0][0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    15.056 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/xpm_memory_base_inst_i_152/O
                         net (fo=96, routed)          1.624    16.680    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.152    16.832 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][13]_i_4/O
                         net (fo=13, routed)          1.339    18.171    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][11]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.326    18.497 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_42/O
                         net (fo=1, routed)           0.000    18.497    i_croc_soc_n_165
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.030 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.030    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.147 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.147    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_11[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.376 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.212    20.588    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.310    20.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           0.809    21.707    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X67Y38         LUT6 (Prop_lut6_I2_O)        0.124    21.831 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.542    22.374    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X68Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.498 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.591    24.088    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.152    24.240 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.334    25.574    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_13
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.326    25.900 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/idx_o2_carry__0_i_21/O
                         net (fo=1, routed)           0.556    26.457    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][1]
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.581 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_13/O
                         net (fo=8, routed)           0.863    27.444    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124    27.568 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.568    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_1[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.118 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.118    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.232 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.232    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.346 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.321    29.667    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/prev_req_q_reg[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    29.791 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__0/O
                         net (fo=18, routed)          0.598    30.388    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[26].data_q[26]_i_16_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    30.512 r  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[0]_i_5__0/O
                         net (fo=37, routed)          0.855    31.367    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[26].data_q[26]_i_12
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124    31.491 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_16/O
                         net (fo=2, routed)           1.060    32.551    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    32.675 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_8/O
                         net (fo=3, routed)           0.991    33.666    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_8_n_1
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124    33.790 f  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_cs_no_OBUF_inst_i_5/O
                         net (fo=20, routed)          0.856    34.646    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_6
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.150    34.796 f  i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_4/O
                         net (fo=3, routed)           0.996    35.793    i_croc_soc/i_user/i_user_transparentspi/i_counter/resp_type_q_reg[1]
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.328    36.121 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/error_q_i_4/O
                         net (fo=8, routed)           0.990    37.111    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.124    37.235 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q[5]_i_3/O
                         net (fo=14, routed)          0.477    37.713    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[4]_1
    SLICE_X33Y35         LUT5 (Prop_lut5_I1_O)        0.119    37.832 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[3]_i_2/O
                         net (fo=1, routed)           0.669    38.500    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[3]_i_2_n_1
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.332    38.832 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[3]_i_1/O
                         net (fo=1, routed)           0.000    38.832    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_9
    SLICE_X33Y35         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.881ns  (logic 0.467ns (53.020%)  route 0.414ns (46.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.486    -1.659    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X35Y31         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.367    -1.292 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.414    -0.878    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I1_O)        0.100    -0.778 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.778    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_10
    SLICE_X32Y28         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.974ns  (logic 0.467ns (47.965%)  route 0.507ns (52.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.486    -1.659    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X35Y31         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.367    -1.292 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.507    -0.785    i_croc_soc/i_user/i_obi_demux/i_counter/new_req_q
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.100    -0.685 r  i_croc_soc/i_user/i_obi_demux/i_counter/cnt_cmd_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.685    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_11[0]
    SLICE_X32Y33         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.113ns  (logic 0.467ns (41.966%)  route 0.646ns (58.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.486    -1.659    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X35Y31         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.367    -1.292 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.646    -0.646    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[1]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.100    -0.546 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.546    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_11
    SLICE_X32Y28         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.119ns  (logic 0.518ns (46.280%)  route 0.601ns (53.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.491    -1.654    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/clk_out1
    SLICE_X34Y36         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.418    -1.236 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/Q
                         net (fo=8, routed)           0.601    -0.634    i_croc_soc/i_user/i_user_transparentspi/i_counter/data_is_read_q
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.100    -0.534 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.534    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/D[3]
    SLICE_X33Y37         LDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.203ns  (logic 0.518ns (43.053%)  route 0.685ns (56.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.491    -1.654    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/clk_out1
    SLICE_X34Y36         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.418    -1.236 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/Q
                         net (fo=8, routed)           0.350    -0.886    i_croc_soc/i_user/i_user_transparentspi/i_counter/data_is_read_q
    SLICE_X34Y37         LUT6 (Prop_lut6_I1_O)        0.100    -0.786 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[6]_i_1/O
                         net (fo=1, routed)           0.335    -0.450    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/D[4]
    SLICE_X35Y37         LDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.211ns  (logic 0.462ns (38.149%)  route 0.749ns (61.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.486    -1.659    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X35Y31         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.367    -1.292 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.749    -0.542    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[1]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.095    -0.447 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.447    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_8
    SLICE_X33Y35         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.216ns  (logic 0.467ns (38.404%)  route 0.749ns (61.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.486    -1.659    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X35Y31         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.367    -1.292 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.749    -0.542    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[1]
    SLICE_X33Y35         LUT3 (Prop_lut3_I1_O)        0.100    -0.442 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.442    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_9
    SLICE_X33Y35         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.231ns  (logic 0.518ns (42.081%)  route 0.713ns (57.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.491    -1.654    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/clk_out1
    SLICE_X34Y36         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.418    -1.236 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/Q
                         net (fo=8, routed)           0.385    -0.851    i_croc_soc/i_user/i_user_transparentspi/i_counter/data_is_read_q
    SLICE_X34Y37         LUT6 (Prop_lut6_I4_O)        0.100    -0.751 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[0]_i_1/O
                         net (fo=1, routed)           0.328    -0.423    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/D[0]
    SLICE_X35Y37         LDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_block_swap_ctrl/edge_detection_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/edge2_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.420ns  (logic 0.418ns (29.444%)  route 1.002ns (70.556%))
  Logic Levels:           0  
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.490    -1.655    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X38Y35         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/edge_detection_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.418    -1.237 r  i_croc_soc/i_user/i_block_swap_ctrl/edge_detection_q_reg/Q
                         net (fo=48, routed)          1.002    -0.235    i_croc_soc/i_user/i_block_swap_ctrl/edge_detection_q
    SLICE_X48Y32         LDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/edge2_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.442ns  (logic 0.518ns (35.921%)  route 0.924ns (64.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.491    -1.654    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/clk_out1
    SLICE_X34Y36         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.418    -1.236 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/Q
                         net (fo=8, routed)           0.431    -0.804    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.100    -0.704 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]_i_1/O
                         net (fo=1, routed)           0.493    -0.211    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d__0[7]
    SLICE_X32Y37         LDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      8.000     8.000 f  
    K17                                               0.000     8.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     9.475 f  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.760    i_clkwiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759     3.001 f  i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     5.207    i_clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.308 f  i_clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     7.288    i_clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    i_clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          1568 Endpoints
Min Delay          1568 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.357ns  (logic 4.277ns (21.010%)  route 16.080ns (78.990%))
  Logic Levels:           22  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q
                         net (fo=22, routed)          1.271     1.789    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[5]
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.124     1.913 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.724     3.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.762 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_10/O
                         net (fo=45, routed)          0.843     4.604    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_3
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[20].data_q[20]_i_10/O
                         net (fo=5, routed)           0.951     5.680    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_3
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=1, routed)           1.167     6.971    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.095 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6/O
                         net (fo=1, routed)           0.584     7.678    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6_n_1
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.802 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.662     8.465    i_croc_soc/i_user/i_obi_demux/i_counter/en_write
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.589 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_17/O
                         net (fo=5, routed)           0.689     9.278    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_20
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    10.227    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.351    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.884 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.884    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.001 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.001    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.230 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    12.098    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    12.408 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    12.960    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.084 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    13.672    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.796 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    15.391    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    15.541 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    15.997    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    16.329 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    16.848    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    16.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    17.766    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    17.916 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    18.383    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    18.709 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    19.112    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    19.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.121    20.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.537    -1.608    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[16]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.357ns  (logic 4.277ns (21.010%)  route 16.080ns (78.990%))
  Logic Levels:           22  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q
                         net (fo=22, routed)          1.271     1.789    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[5]
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.124     1.913 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.724     3.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.762 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_10/O
                         net (fo=45, routed)          0.843     4.604    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_3
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[20].data_q[20]_i_10/O
                         net (fo=5, routed)           0.951     5.680    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_3
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=1, routed)           1.167     6.971    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.095 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6/O
                         net (fo=1, routed)           0.584     7.678    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6_n_1
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.802 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.662     8.465    i_croc_soc/i_user/i_obi_demux/i_counter/en_write
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.589 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_17/O
                         net (fo=5, routed)           0.689     9.278    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_20
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    10.227    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.351    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.884 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.884    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.001 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.001    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.230 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    12.098    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    12.408 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    12.960    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.084 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    13.672    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.796 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    15.391    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    15.541 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    15.997    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    16.329 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    16.848    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    16.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    17.766    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    17.916 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    18.383    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    18.709 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    19.112    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    19.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.121    20.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.537    -1.608    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[17]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.357ns  (logic 4.277ns (21.010%)  route 16.080ns (78.990%))
  Logic Levels:           22  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q
                         net (fo=22, routed)          1.271     1.789    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[5]
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.124     1.913 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.724     3.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.762 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_10/O
                         net (fo=45, routed)          0.843     4.604    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_3
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[20].data_q[20]_i_10/O
                         net (fo=5, routed)           0.951     5.680    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_3
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=1, routed)           1.167     6.971    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.095 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6/O
                         net (fo=1, routed)           0.584     7.678    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6_n_1
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.802 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.662     8.465    i_croc_soc/i_user/i_obi_demux/i_counter/en_write
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.589 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_17/O
                         net (fo=5, routed)           0.689     9.278    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_20
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    10.227    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.351    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.884 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.884    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.001 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.001    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.230 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    12.098    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    12.408 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    12.960    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.084 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    13.672    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.796 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    15.391    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    15.541 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    15.997    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    16.329 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    16.848    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    16.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    17.766    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    17.916 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    18.383    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    18.709 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    19.112    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    19.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.121    20.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.537    -1.608    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[18]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.357ns  (logic 4.277ns (21.010%)  route 16.080ns (78.990%))
  Logic Levels:           22  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q
                         net (fo=22, routed)          1.271     1.789    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[5]
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.124     1.913 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.724     3.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.762 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_10/O
                         net (fo=45, routed)          0.843     4.604    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_3
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[20].data_q[20]_i_10/O
                         net (fo=5, routed)           0.951     5.680    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_3
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=1, routed)           1.167     6.971    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.095 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6/O
                         net (fo=1, routed)           0.584     7.678    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6_n_1
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.802 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.662     8.465    i_croc_soc/i_user/i_obi_demux/i_counter/en_write
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.589 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_17/O
                         net (fo=5, routed)           0.689     9.278    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_20
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    10.227    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.351    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.884 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.884    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.001 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.001    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.230 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    12.098    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    12.408 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    12.960    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.084 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    13.672    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.796 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    15.391    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    15.541 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    15.997    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    16.329 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    16.848    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    16.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    17.766    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    17.916 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    18.383    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    18.709 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    19.112    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    19.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.121    20.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.537    -1.608    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[19]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.305ns  (logic 4.277ns (21.064%)  route 16.028ns (78.936%))
  Logic Levels:           22  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q
                         net (fo=22, routed)          1.271     1.789    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[5]
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.124     1.913 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.724     3.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.762 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_10/O
                         net (fo=45, routed)          0.843     4.604    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_3
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[20].data_q[20]_i_10/O
                         net (fo=5, routed)           0.951     5.680    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_3
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=1, routed)           1.167     6.971    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.095 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6/O
                         net (fo=1, routed)           0.584     7.678    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6_n_1
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.802 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.662     8.465    i_croc_soc/i_user/i_obi_demux/i_counter/en_write
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.589 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_17/O
                         net (fo=5, routed)           0.689     9.278    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_20
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    10.227    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.351    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.884 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.884    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.001 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.001    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.230 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    12.098    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    12.408 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    12.960    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.084 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    13.672    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.796 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    15.391    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    15.541 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    15.997    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    16.329 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    16.848    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    16.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    17.766    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    17.916 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    18.383    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    18.709 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    19.112    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    19.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.070    20.305    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.538    -1.607    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[12]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.305ns  (logic 4.277ns (21.064%)  route 16.028ns (78.936%))
  Logic Levels:           22  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q
                         net (fo=22, routed)          1.271     1.789    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[5]
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.124     1.913 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.724     3.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.762 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_10/O
                         net (fo=45, routed)          0.843     4.604    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_3
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[20].data_q[20]_i_10/O
                         net (fo=5, routed)           0.951     5.680    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_3
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=1, routed)           1.167     6.971    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.095 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6/O
                         net (fo=1, routed)           0.584     7.678    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6_n_1
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.802 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.662     8.465    i_croc_soc/i_user/i_obi_demux/i_counter/en_write
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.589 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_17/O
                         net (fo=5, routed)           0.689     9.278    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_20
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    10.227    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.351    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.884 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.884    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.001 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.001    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.230 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    12.098    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    12.408 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    12.960    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.084 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    13.672    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.796 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    15.391    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    15.541 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    15.997    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    16.329 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    16.848    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    16.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    17.766    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    17.916 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    18.383    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    18.709 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    19.112    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    19.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.070    20.305    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.538    -1.607    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[13]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.305ns  (logic 4.277ns (21.064%)  route 16.028ns (78.936%))
  Logic Levels:           22  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q
                         net (fo=22, routed)          1.271     1.789    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[5]
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.124     1.913 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.724     3.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.762 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_10/O
                         net (fo=45, routed)          0.843     4.604    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_3
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[20].data_q[20]_i_10/O
                         net (fo=5, routed)           0.951     5.680    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_3
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=1, routed)           1.167     6.971    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.095 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6/O
                         net (fo=1, routed)           0.584     7.678    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6_n_1
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.802 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.662     8.465    i_croc_soc/i_user/i_obi_demux/i_counter/en_write
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.589 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_17/O
                         net (fo=5, routed)           0.689     9.278    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_20
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    10.227    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.351    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.884 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.884    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.001 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.001    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.230 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    12.098    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    12.408 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    12.960    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.084 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    13.672    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.796 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    15.391    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    15.541 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    15.997    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    16.329 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    16.848    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    16.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    17.766    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    17.916 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    18.383    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    18.709 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    19.112    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    19.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.070    20.305    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.538    -1.607    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[14]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.305ns  (logic 4.277ns (21.064%)  route 16.028ns (78.936%))
  Logic Levels:           22  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q
                         net (fo=22, routed)          1.271     1.789    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[5]
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.124     1.913 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.724     3.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.762 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_10/O
                         net (fo=45, routed)          0.843     4.604    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_3
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[20].data_q[20]_i_10/O
                         net (fo=5, routed)           0.951     5.680    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_3
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=1, routed)           1.167     6.971    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.095 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6/O
                         net (fo=1, routed)           0.584     7.678    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6_n_1
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.802 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.662     8.465    i_croc_soc/i_user/i_obi_demux/i_counter/en_write
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.589 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_17/O
                         net (fo=5, routed)           0.689     9.278    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_20
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    10.227    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.351    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.884 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.884    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.001 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.001    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.230 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    12.098    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    12.408 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    12.960    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.084 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    13.672    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.796 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    15.391    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    15.541 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    15.997    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    16.329 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    16.848    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    16.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    17.766    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    17.916 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    18.383    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    18.709 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    19.112    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    19.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.070    20.305    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.538    -1.607    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[15]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.257ns  (logic 4.277ns (21.113%)  route 15.980ns (78.887%))
  Logic Levels:           22  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q
                         net (fo=22, routed)          1.271     1.789    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[5]
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.124     1.913 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.724     3.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.762 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_10/O
                         net (fo=45, routed)          0.843     4.604    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_3
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[20].data_q[20]_i_10/O
                         net (fo=5, routed)           0.951     5.680    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_3
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=1, routed)           1.167     6.971    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.095 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6/O
                         net (fo=1, routed)           0.584     7.678    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6_n_1
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.802 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.662     8.465    i_croc_soc/i_user/i_obi_demux/i_counter/en_write
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.589 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_17/O
                         net (fo=5, routed)           0.689     9.278    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_20
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    10.227    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.351    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.884 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.884    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.001 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.001    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.230 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    12.098    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    12.408 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    12.960    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.084 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    13.672    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.796 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    15.391    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    15.541 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    15.997    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    16.329 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    16.848    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    16.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    17.766    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    17.916 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    18.383    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    18.709 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    19.112    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    19.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.022    20.257    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y50         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.538    -1.607    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y50         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[4]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.257ns  (logic 4.277ns (21.113%)  route 15.980ns (78.887%))
  Logic Levels:           22  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q
                         net (fo=22, routed)          1.271     1.789    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[5]
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.124     1.913 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.724     3.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X32Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.762 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_10/O
                         net (fo=45, routed)          0.843     4.604    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_3
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[20].data_q[20]_i_10/O
                         net (fo=5, routed)           0.951     5.680    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_3
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=1, routed)           1.167     6.971    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.095 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6/O
                         net (fo=1, routed)           0.584     7.678    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_6_n_1
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.802 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.662     8.465    i_croc_soc/i_user/i_obi_demux/i_counter/en_write
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.589 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_17/O
                         net (fo=5, routed)           0.689     9.278    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_20
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.402 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.826    10.227    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.351 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.351    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.884 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.884    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.001 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.001    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.230 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.868    12.098    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.310    12.408 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_i_2/O
                         net (fo=3, routed)           0.552    12.960    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.084 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.588    13.672    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4_n_1
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.796 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=7, routed)           1.595    15.391    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X63Y36         LUT5 (Prop_lut5_I1_O)        0.150    15.541 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.456    15.997    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X68Y36         LUT6 (Prop_lut6_I3_O)        0.332    16.329 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.519    16.848    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X66Y38         LUT2 (Prop_lut2_I0_O)        0.124    16.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.794    17.766    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.150    17.916 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.466    18.383    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.326    18.709 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.403    19.112    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X61Y43         LUT5 (Prop_lut5_I4_O)        0.124    19.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.022    20.257    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X57Y50         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        1.538    -1.607    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X57Y50         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[28]/G
    SLICE_X48Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[28]/Q
                         net (fo=1, routed)           0.086     0.244    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[28]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.045     0.289 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[28]_i_1__0/O
                         net (fo=1, routed)           0.000     0.289    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_0[28]
    SLICE_X49Y31         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.820    -0.895    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X49Y31         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[28]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.223ns (73.090%)  route 0.082ns (26.910%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[0]/G
    SLICE_X46Y26         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[0]/Q
                         net (fo=1, routed)           0.082     0.260    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[0]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.305 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.305    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_0[0]
    SLICE_X47Y26         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.814    -0.901    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X47Y26         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_d_reg/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.163ns (48.909%)  route 0.170ns (51.091%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         LDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_d_reg/G
    SLICE_X35Y36         LDPE (EnToQ_ldpe_G_Q)        0.163     0.163 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_d_reg/Q
                         net (fo=1, routed)           0.170     0.333    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_d
    SLICE_X34Y36         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.825    -0.890    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/clk_out1
    SLICE_X34Y36         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.203ns (59.718%)  route 0.137ns (40.282%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[8]/G
    SLICE_X44Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[8]/Q
                         net (fo=1, routed)           0.137     0.295    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[8]
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.045     0.340 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.340    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_0[8]
    SLICE_X45Y27         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.816    -0.899    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X45Y27         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[8]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.204ns (59.836%)  route 0.137ns (40.164%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[29]/G
    SLICE_X48Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[29]/Q
                         net (fo=1, routed)           0.137     0.295    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[29]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.046     0.341 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[29]_i_1__0/O
                         net (fo=1, routed)           0.000     0.341    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_0[29]
    SLICE_X49Y31         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.820    -0.895    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X49Y31         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[29]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.480%)  route 0.142ns (40.520%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[23]/G
    SLICE_X47Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[23]/Q
                         net (fo=1, routed)           0.142     0.300    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[23]
    SLICE_X47Y29         LUT3 (Prop_lut3_I0_O)        0.051     0.351 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[23]_i_1__0/O
                         net (fo=1, routed)           0.000     0.351    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_0[23]
    SLICE_X47Y29         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.818    -0.897    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X47Y29         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[23]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.207ns (58.736%)  route 0.145ns (41.264%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[27]/G
    SLICE_X45Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[27]/Q
                         net (fo=1, routed)           0.145     0.303    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[27]
    SLICE_X49Y30         LUT3 (Prop_lut3_I0_O)        0.049     0.352 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[27]_i_1__0/O
                         net (fo=1, routed)           0.000     0.352    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_0[27]
    SLICE_X49Y30         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.819    -0.896    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X49Y30         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[27]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.224ns (62.377%)  route 0.135ns (37.623%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[18]/G
    SLICE_X46Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[18]/Q
                         net (fo=1, routed)           0.135     0.313    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[18]
    SLICE_X47Y29         LUT3 (Prop_lut3_I0_O)        0.046     0.359 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[18]_i_1__0/O
                         net (fo=1, routed)           0.000     0.359    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_0[18]
    SLICE_X47Y29         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.818    -0.897    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X47Y29         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[18]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.223ns (62.099%)  route 0.136ns (37.901%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[22]/G
    SLICE_X46Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[22]/Q
                         net (fo=1, routed)           0.136     0.314    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[22]
    SLICE_X47Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.359 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[22]_i_1__0/O
                         net (fo=1, routed)           0.000     0.359    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_0[22]
    SLICE_X47Y29         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.818    -0.897    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X47Y29         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[22]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.770%)  route 0.153ns (42.230%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[4]/G
    SLICE_X45Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[4]/Q
                         net (fo=1, routed)           0.153     0.311    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[4]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.051     0.362 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.362    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_0[4]
    SLICE_X44Y26         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5070, routed)        0.814    -0.901    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X44Y26         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[4]/C





