/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [34:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [23:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [32:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = celloutsig_0_6z[21] ? celloutsig_0_5z : celloutsig_0_8z[8];
  assign celloutsig_0_0z = ~(in_data[71] & in_data[44]);
  assign celloutsig_1_7z = ~(celloutsig_1_2z[0] & celloutsig_1_6z);
  assign celloutsig_0_11z = !(celloutsig_0_9z[0] ? in_data[19] : celloutsig_0_3z);
  assign celloutsig_0_4z = ~(celloutsig_0_1z[9] | celloutsig_0_1z[3]);
  assign celloutsig_1_6z = ~celloutsig_1_4z;
  assign celloutsig_1_4z = ~((celloutsig_1_3z[13] | celloutsig_1_1z[2]) & (celloutsig_1_1z[3] | celloutsig_1_3z[18]));
  assign celloutsig_1_11z = ~((celloutsig_1_7z | celloutsig_1_9z) & (celloutsig_1_1z[0] | celloutsig_1_4z));
  assign celloutsig_0_5z = celloutsig_0_1z[8] | in_data[58];
  reg [2:0] _11_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _11_ <= 3'h0;
    else _11_ <= { celloutsig_0_1z[10:9], celloutsig_0_4z };
  assign { _01_[2], _00_, _01_[0] } = _11_;
  assign celloutsig_0_9z = celloutsig_0_6z[6:2] / { 1'h1, _01_[2], _00_, _01_[0], celloutsig_0_4z };
  assign celloutsig_1_5z = { in_data[167:158], celloutsig_1_2z } == in_data[133:119];
  assign celloutsig_1_17z = in_data[129:125] > { celloutsig_1_0z[4:1], celloutsig_1_4z };
  assign celloutsig_0_3z = { celloutsig_0_1z[9:1], 1'h0 } <= { in_data[76:68], celloutsig_0_0z };
  assign celloutsig_1_15z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_9z } <= { in_data[162:155], celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_14z[6:2] <= { celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_6z };
  assign celloutsig_1_9z = in_data[129:126] < celloutsig_1_2z[4:1];
  assign celloutsig_1_0z = in_data[169] ? in_data[175:170] : in_data[112:107];
  assign celloutsig_1_13z = celloutsig_1_11z ? celloutsig_1_3z[25:18] : { celloutsig_1_2z[4:3], celloutsig_1_0z };
  assign celloutsig_1_3z = - { in_data[178:155], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_14z = - { celloutsig_1_13z[3:2], celloutsig_1_0z };
  assign celloutsig_1_18z = ^ celloutsig_1_3z[5:1];
  assign celloutsig_0_15z = ^ { celloutsig_0_8z[8:5], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_12z = ^ { celloutsig_1_3z[3:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_1z = celloutsig_1_0z[3:0] >> celloutsig_1_0z[5:2];
  assign celloutsig_0_6z = { in_data[66:46], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } <<< in_data[52:29];
  assign celloutsig_0_8z = in_data[28:17] - { celloutsig_0_6z[8:1], celloutsig_0_4z, _01_[2], _00_, _01_[0] };
  assign celloutsig_0_14z = { celloutsig_0_8z[10:2], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_4z } - { in_data[47:14], celloutsig_0_13z };
  assign celloutsig_1_2z = celloutsig_1_0z[5:1] - { celloutsig_1_0z[5], celloutsig_1_1z };
  assign celloutsig_0_1z[12:1] = in_data[62:51] ^ { in_data[44:34], celloutsig_0_0z };
  assign _01_[1] = _00_;
  assign celloutsig_0_1z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[63:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z[34:3], celloutsig_0_15z };
endmodule
