// Seed: 1224019293
module module_0 (
    input tri id_0,
    output supply1 id_1
);
  wire id_3;
endmodule
module module_1 (
    input uwire id_0
    , id_16,
    output uwire id_1,
    output uwire id_2,
    input wire id_3,
    input tri0 id_4,
    output supply0 id_5,
    output tri1 id_6,
    output tri id_7,
    output supply1 id_8,
    input tri1 id_9,
    output supply0 id_10,
    input tri0 id_11,
    output uwire id_12,
    output wor id_13,
    output wor id_14
);
  module_0(
      id_9, id_10
  );
  wire id_17;
endmodule
