# Verilog
# Executable
*.out

*.vvp

# Wave file
*.vcd
*.vcd.pdf

# modelsim
# ignore ModelSim generated files and directories (temp files and so on)
[_@]*

# ignore compilation output of ModelSim
*.mti
*.dat
*.dbs
*.psm
*.bak
*.cmp
*.html
*.bsf

# ignore simulation output of ModelSim
wlf*
*.wlf
*.vstf
*.ucdb
transcript*
sc_dpiheader.h
vsim.dbg

# FOSS 
*.asc
*.bin
*.blif
*.swp
*.json
host
*.o

# verilator
obj_dir

# vivado
.Xil

# temp
*.swp

#vcs
csrc 
simv* 
*.key 
*.vcd

#vcs + verdi
*.log
*.daidir
*.fsdb
*.vdb
novas.conf
novas.rc
verdiLog

# UVM
vc_hdrs.h
#--------
# Prerequisites
*.d

# Object files
*.o
*.ko
*.obj
*.elf

# Linker output
*.ilk
*.map
*.exp

# Precompiled Headers
*.gch
*.pch

# Libraries
*.lib
*.a
*.la
*.lo

# Shared objects (inc. Windows DLLs)
*.dll
*.so
*.so.*
*.dylib

# Executables
*.exe
*.out
*.app
*.i*86
*.x86_64
*.hex

# Debug files
*.dSYM/
*.su
*.idb
*.pdb

# Kernel Module Compile Results
*.mod*
*.cmd
.tmp_versions/
modules.order
Module.symvers
Mkfile.old
dkms.conf
