$date
  Fri May 23 18:18:24 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module verif_resultat_tb $end
$var reg 1 ! clk_sim $end
$var reg 1 " reset_sim $end
$var reg 1 # timeout_sim $end
$var reg 3 $ led_color_sim[2:0] $end
$var reg 1 % btn_r_sim $end
$var reg 1 & btn_g_sim $end
$var reg 1 ' btn_b_sim $end
$var reg 1 ( valid_hit_sim $end
$scope module verif_test $end
$var reg 1 ) clk $end
$var reg 1 * reset $end
$var reg 1 + timeout $end
$var reg 3 , led_color[2:0] $end
$var reg 1 - btn_r $end
$var reg 1 . btn_g $end
$var reg 1 / btn_b $end
$var reg 1 0 valid_hit $end
$var reg 1 1 user_pressed $end
$var reg 1 2 valid_hit_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
b000 $
0%
0&
0'
0(
0)
1*
0+
b000 ,
0-
0.
0/
00
01
02
#5000000
1!
1)
#10000000
0!
0"
0)
0*
#15000000
1!
1)
#20000000
0!
b100 $
0)
b100 ,
#25000000
1!
1)
#30000000
0!
1%
0)
1-
#35000000
1!
1(
1)
10
11
12
#40000000
0!
0%
0)
0-
#45000000
1!
0(
1)
00
02
#50000000
0!
0)
#55000000
1!
1)
#60000000
0!
1&
0)
1.
#65000000
1!
1)
#70000000
0!
0&
0)
0.
#75000000
1!
1)
#80000000
0!
b010 $
0)
b010 ,
#85000000
1!
1)
#90000000
0!
1&
0)
1.
#95000000
1!
1)
#100000000
0!
0&
0)
0.
#105000000
1!
1)
#110000000
0!
0)
#115000000
1!
1)
#120000000
0!
1'
0)
1/
#125000000
1!
1)
#130000000
0!
0'
0)
0/
#135000000
1!
1)
#140000000
0!
b001 $
0)
b001 ,
#145000000
1!
1)
#150000000
0!
1'
0)
1/
#155000000
1!
1)
#160000000
0!
0'
0)
0/
#165000000
1!
1)
#170000000
0!
0)
#175000000
1!
1)
#180000000
0!
1%
0)
1-
#185000000
1!
1)
#190000000
0!
0%
0)
0-
#195000000
1!
1)
#200000000
0!
b010 $
0)
b010 ,
#205000000
1!
1)
#210000000
0!
1#
0)
1+
#215000000
1!
1)
01
#220000000
0!
0#
0)
0+
#225000000
1!
1)
#230000000
0!
0)
#235000000
1!
1)
#240000000
