 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : fp_mac
Version: O-2018.06-SP4
Date   : Fri Dec 23 20:10:56 2022
****************************************

Operating Conditions: ff1p16vn40c   Library: saed32rvt_ff1p16vn40c
Wire Load Model Mode: enclosed

  Startpoint: MS5/out_sg_reg[9]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: Y[9] (output port clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             16000                 saed32rvt_ff1p16vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MS5/out_sg_reg[9]/CLK (DFFARX1_RVT)      0.00       0.00 r
  MS5/out_sg_reg[9]/Q (DFFARX1_RVT)        0.05       0.05 f
  MS5/out_sg[9] (mac_step5)                0.00       0.05 f
  Y[9] (out)                               0.00       0.05 f
  data arrival time                                   0.05

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  output external delay                   -2.00       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -0.05
  -----------------------------------------------------------
  slack (MET)                                         2.45


  Startpoint: MS5/out_sg_reg[8]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: Y[8] (output port clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             16000                 saed32rvt_ff1p16vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MS5/out_sg_reg[8]/CLK (DFFARX1_RVT)      0.00       0.00 r
  MS5/out_sg_reg[8]/Q (DFFARX1_RVT)        0.05       0.05 f
  MS5/out_sg[8] (mac_step5)                0.00       0.05 f
  Y[8] (out)                               0.00       0.05 f
  data arrival time                                   0.05

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  output external delay                   -2.00       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -0.05
  -----------------------------------------------------------
  slack (MET)                                         2.45


  Startpoint: MS5/out_sg_reg[7]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: Y[7] (output port clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             16000                 saed32rvt_ff1p16vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MS5/out_sg_reg[7]/CLK (DFFARX1_RVT)      0.00       0.00 r
  MS5/out_sg_reg[7]/Q (DFFARX1_RVT)        0.05       0.05 f
  MS5/out_sg[7] (mac_step5)                0.00       0.05 f
  Y[7] (out)                               0.00       0.05 f
  data arrival time                                   0.05

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  output external delay                   -2.00       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -0.05
  -----------------------------------------------------------
  slack (MET)                                         2.45


  Startpoint: MS5/out_sg_reg[6]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: Y[6] (output port clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             16000                 saed32rvt_ff1p16vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MS5/out_sg_reg[6]/CLK (DFFARX1_RVT)      0.00       0.00 r
  MS5/out_sg_reg[6]/Q (DFFARX1_RVT)        0.05       0.05 f
  MS5/out_sg[6] (mac_step5)                0.00       0.05 f
  Y[6] (out)                               0.00       0.05 f
  data arrival time                                   0.05

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  output external delay                   -2.00       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -0.05
  -----------------------------------------------------------
  slack (MET)                                         2.45


  Startpoint: MS5/out_sg_reg[5]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: Y[5] (output port clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             16000                 saed32rvt_ff1p16vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MS5/out_sg_reg[5]/CLK (DFFARX1_RVT)      0.00       0.00 r
  MS5/out_sg_reg[5]/Q (DFFARX1_RVT)        0.05       0.05 f
  MS5/out_sg[5] (mac_step5)                0.00       0.05 f
  Y[5] (out)                               0.00       0.05 f
  data arrival time                                   0.05

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  output external delay                   -2.00       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -0.05
  -----------------------------------------------------------
  slack (MET)                                         2.45


  Startpoint: MS5/out_sg_reg[4]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: Y[4] (output port clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             16000                 saed32rvt_ff1p16vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MS5/out_sg_reg[4]/CLK (DFFARX1_RVT)      0.00       0.00 r
  MS5/out_sg_reg[4]/Q (DFFARX1_RVT)        0.05       0.05 f
  MS5/out_sg[4] (mac_step5)                0.00       0.05 f
  Y[4] (out)                               0.00       0.05 f
  data arrival time                                   0.05

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  output external delay                   -2.00       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -0.05
  -----------------------------------------------------------
  slack (MET)                                         2.45


  Startpoint: MS5/out_sg_reg[3]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: Y[3] (output port clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             16000                 saed32rvt_ff1p16vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MS5/out_sg_reg[3]/CLK (DFFARX1_RVT)      0.00       0.00 r
  MS5/out_sg_reg[3]/Q (DFFARX1_RVT)        0.05       0.05 f
  MS5/out_sg[3] (mac_step5)                0.00       0.05 f
  Y[3] (out)                               0.00       0.05 f
  data arrival time                                   0.05

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  output external delay                   -2.00       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -0.05
  -----------------------------------------------------------
  slack (MET)                                         2.45


  Startpoint: MS5/out_sg_reg[2]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: Y[2] (output port clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             16000                 saed32rvt_ff1p16vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MS5/out_sg_reg[2]/CLK (DFFARX1_RVT)      0.00       0.00 r
  MS5/out_sg_reg[2]/Q (DFFARX1_RVT)        0.05       0.05 f
  MS5/out_sg[2] (mac_step5)                0.00       0.05 f
  Y[2] (out)                               0.00       0.05 f
  data arrival time                                   0.05

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  output external delay                   -2.00       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -0.05
  -----------------------------------------------------------
  slack (MET)                                         2.45


  Startpoint: MS5/out_sg_reg[1]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: Y[1] (output port clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             16000                 saed32rvt_ff1p16vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MS5/out_sg_reg[1]/CLK (DFFARX1_RVT)      0.00       0.00 r
  MS5/out_sg_reg[1]/Q (DFFARX1_RVT)        0.05       0.05 f
  MS5/out_sg[1] (mac_step5)                0.00       0.05 f
  Y[1] (out)                               0.00       0.05 f
  data arrival time                                   0.05

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  output external delay                   -2.00       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -0.05
  -----------------------------------------------------------
  slack (MET)                                         2.45


  Startpoint: MS5/out_sg_reg[0]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: Y[0] (output port clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             16000                 saed32rvt_ff1p16vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MS5/out_sg_reg[0]/CLK (DFFARX1_RVT)      0.00       0.00 r
  MS5/out_sg_reg[0]/Q (DFFARX1_RVT)        0.05       0.05 f
  MS5/out_sg[0] (mac_step5)                0.00       0.05 f
  Y[0] (out)                               0.00       0.05 f
  data arrival time                                   0.05

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  output external delay                   -2.00       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -0.05
  -----------------------------------------------------------
  slack (MET)                                         2.45


1
