<profile>

<ReportVersion>
<Version>2019.2.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu3eg-sbva484-1-e</Part>
<TopModelName>FracNet</TopModelName>
<TargetClockPeriod>3.00</TargetClockPeriod>
<ClockUncertainty>0.38</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>4.305</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>3686202</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>4927306</Worst-caseLatency>
<Best-caseRealTimeLatency>15.867 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>21.210 ms</Worst-caseRealTimeLatency>
<Interval-min>3686203</Interval-min>
<Interval-max>4927307</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>54</TripCount>
<Latency>64</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>12</PipelineDepth>
</Loop1>
<input_biconv_L>
<TripCount>784</TripCount>
<Latency>
<range>
<min>519008</min>
<max>1084272</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>662</min>
<max>1383</max>
</range>
</IterationLatency>
<input_biconv_L.1>
<TripCount>6</TripCount>
<Latency>
<range>
<min>612</min>
<max>1230</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>102</min>
<max>205</max>
</range>
</IterationLatency>
</input_biconv_L.1>
<input_biconv_L.2>
<TripCount>16</TripCount>
<Latency>18</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</input_biconv_L.2>
</input_biconv_L>
<Loop3>
<TripCount>16</TripCount>
<Latency>
<range>
<min>67104</min>
<max>109344</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4194</min>
<max>6834</max>
</range>
</IterationLatency>
<Loop3.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>4192</min>
<max>6832</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>262</min>
<max>427</max>
</range>
</IterationLatency>
</Loop3.1>
</Loop3>
<Loop4>
<TripCount>2</TripCount>
<Latency>215752</Latency>
<IterationLatency>107876</IterationLatency>
<Loop4.1>
<TripCount>16</TripCount>
<Latency>107808</Latency>
<IterationLatency>6738</IterationLatency>
<Loop4.1.1>
<TripCount>16</TripCount>
<Latency>6736</Latency>
<IterationLatency>421</IterationLatency>
</Loop4.1.1>
</Loop4.1>
</Loop4>
<Loop5>
<TripCount>2</TripCount>
<Latency>
<range>
<min>29096</min>
<max>50216</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>14548</min>
<max>25108</max>
</range>
</IterationLatency>
<Loop5.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>14480</min>
<max>25040</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1810</min>
<max>3130</max>
</range>
</IterationLatency>
<Loop5.1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1808</min>
<max>3128</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>226</min>
<max>391</max>
</range>
</IterationLatency>
</Loop5.1.1>
</Loop5.1>
</Loop5>
<Loop6>
<TripCount>4</TripCount>
<Latency>108112</Latency>
<IterationLatency>27028</IterationLatency>
<Loop6.1>
<TripCount>8</TripCount>
<Latency>26960</Latency>
<IterationLatency>3370</IterationLatency>
<Loop6.1.1>
<TripCount>8</TripCount>
<Latency>3368</Latency>
<IterationLatency>421</IterationLatency>
</Loop6.1.1>
</Loop6.1>
</Loop6>
<Loop7>
<TripCount>4</TripCount>
<Latency>
<range>
<min>134992</min>
<max>219472</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>33748</min>
<max>54868</max>
</range>
</IterationLatency>
<Loop7.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>33680</min>
<max>54800</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4210</min>
<max>6850</max>
</range>
</IterationLatency>
<Loop7.1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>4208</min>
<max>6848</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>526</min>
<max>856</max>
</range>
</IterationLatency>
<Loop7.1.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>386</min>
<max>716</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>193</min>
<max>358</max>
</range>
</IterationLatency>
</Loop7.1.1.1>
</Loop7.1.1>
</Loop7.1>
</Loop7>
<Loop8>
<TripCount>4</TripCount>
<Latency>216400</Latency>
<IterationLatency>54100</IterationLatency>
<Loop8.1>
<TripCount>8</TripCount>
<Latency>54032</Latency>
<IterationLatency>6754</IterationLatency>
<Loop8.1.1>
<TripCount>8</TripCount>
<Latency>6752</Latency>
<IterationLatency>844</IterationLatency>
<Loop8.1.1.1>
<TripCount>2</TripCount>
<Latency>704</Latency>
<IterationLatency>352</IterationLatency>
</Loop8.1.1.1>
</Loop8.1.1>
</Loop8.1>
</Loop8>
<Loop9>
<TripCount>4</TripCount>
<Latency>
<range>
<min>31664</min>
<max>52784</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>7916</min>
<max>13196</max>
</range>
</IterationLatency>
<Loop9.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>7848</min>
<max>13128</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1962</min>
<max>3282</max>
</range>
</IterationLatency>
<Loop9.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>1960</min>
<max>3280</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>490</min>
<max>820</max>
</range>
</IterationLatency>
<Loop9.1.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>386</min>
<max>716</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>193</min>
<max>358</max>
</range>
</IterationLatency>
</Loop9.1.1.1>
</Loop9.1.1>
</Loop9.1>
</Loop9>
<Loop10>
<TripCount>8</TripCount>
<Latency>108640</Latency>
<IterationLatency>13580</IterationLatency>
<Loop10.1>
<TripCount>4</TripCount>
<Latency>13512</Latency>
<IterationLatency>3378</IterationLatency>
<Loop10.1.1>
<TripCount>4</TripCount>
<Latency>3376</Latency>
<IterationLatency>844</IterationLatency>
<Loop10.1.1.1>
<TripCount>2</TripCount>
<Latency>704</Latency>
<IterationLatency>352</IterationLatency>
</Loop10.1.1.1>
</Loop10.1.1>
</Loop10.1>
</Loop10>
<Loop11>
<TripCount>8</TripCount>
<Latency>
<range>
<min>117344</min>
<max>201824</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>14668</min>
<max>25228</max>
</range>
</IterationLatency>
<Loop11.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>14600</min>
<max>25160</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3650</min>
<max>6290</max>
</range>
</IterationLatency>
<Loop11.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>3648</min>
<max>6288</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>912</min>
<max>1572</max>
</range>
</IterationLatency>
<Loop11.1.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>772</min>
<max>1432</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>193</min>
<max>358</max>
</range>
</IterationLatency>
</Loop11.1.1.1>
</Loop11.1.1>
</Loop11.1>
</Loop11>
<Loop12>
<TripCount>8</TripCount>
<Latency>198752</Latency>
<IterationLatency>24844</IterationLatency>
<Loop12.1>
<TripCount>4</TripCount>
<Latency>24776</Latency>
<IterationLatency>6194</IterationLatency>
<Loop12.1.1>
<TripCount>4</TripCount>
<Latency>6192</Latency>
<IterationLatency>1548</IterationLatency>
<Loop12.1.1.1>
<TripCount>4</TripCount>
<Latency>1408</Latency>
<IterationLatency>352</IterationLatency>
</Loop12.1.1.1>
</Loop12.1.1>
</Loop12.1>
</Loop12>
<Loop13>
<TripCount>8</TripCount>
<Latency>
<range>
<min>28608</min>
<max>49728</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3576</min>
<max>6216</max>
</range>
</IterationLatency>
<Loop13.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>3508</min>
<max>6148</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1754</min>
<max>3074</max>
</range>
</IterationLatency>
<Loop13.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>1752</min>
<max>3072</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>876</min>
<max>1536</max>
</range>
</IterationLatency>
<Loop13.1.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>772</min>
<max>1432</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>193</min>
<max>358</max>
</range>
</IterationLatency>
</Loop13.1.1.1>
</Loop13.1.1>
</Loop13.1>
</Loop13>
<Loop14>
<TripCount>16</TripCount>
<Latency>100224</Latency>
<IterationLatency>6264</IterationLatency>
<Loop14.1>
<TripCount>2</TripCount>
<Latency>6196</Latency>
<IterationLatency>3098</IterationLatency>
<Loop14.1.1>
<TripCount>2</TripCount>
<Latency>3096</Latency>
<IterationLatency>1548</IterationLatency>
<Loop14.1.1.1>
<TripCount>4</TripCount>
<Latency>1408</Latency>
<IterationLatency>352</IterationLatency>
</Loop14.1.1.1>
</Loop14.1.1>
</Loop14.1>
</Loop14>
<Loop15>
<TripCount>8</TripCount>
<Latency>
<range>
<min>29760</min>
<max>50880</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3720</min>
<max>6360</max>
</range>
</IterationLatency>
<Loop15.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>3652</min>
<max>6292</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1826</min>
<max>3146</max>
</range>
</IterationLatency>
<Loop15.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>1824</min>
<max>3144</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>912</min>
<max>1572</max>
</range>
</IterationLatency>
<Loop15.1.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>772</min>
<max>1432</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>193</min>
<max>358</max>
</range>
</IterationLatency>
</Loop15.1.1.1>
</Loop15.1.1>
</Loop15.1>
</Loop15>
<Loop16>
<TripCount>16</TripCount>
<Latency>100224</Latency>
<IterationLatency>6264</IterationLatency>
<Loop16.1>
<TripCount>2</TripCount>
<Latency>6196</Latency>
<IterationLatency>3098</IterationLatency>
<Loop16.1.1>
<TripCount>2</TripCount>
<Latency>3096</Latency>
<IterationLatency>1548</IterationLatency>
<Loop16.1.1.1>
<TripCount>4</TripCount>
<Latency>1408</Latency>
<IterationLatency>352</IterationLatency>
</Loop16.1.1.1>
</Loop16.1.1>
</Loop16.1>
</Loop16>
<Loop17>
<TripCount>8</TripCount>
<Latency>
<range>
<min>29760</min>
<max>50880</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3720</min>
<max>6360</max>
</range>
</IterationLatency>
<Loop17.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>3652</min>
<max>6292</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1826</min>
<max>3146</max>
</range>
</IterationLatency>
<Loop17.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>1824</min>
<max>3144</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>912</min>
<max>1572</max>
</range>
</IterationLatency>
<Loop17.1.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>772</min>
<max>1432</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>193</min>
<max>358</max>
</range>
</IterationLatency>
</Loop17.1.1.1>
</Loop17.1.1>
</Loop17.1>
</Loop17>
<Loop18>
<TripCount>16</TripCount>
<Latency>100224</Latency>
<IterationLatency>6264</IterationLatency>
<Loop18.1>
<TripCount>2</TripCount>
<Latency>6196</Latency>
<IterationLatency>3098</IterationLatency>
<Loop18.1.1>
<TripCount>2</TripCount>
<Latency>3096</Latency>
<IterationLatency>1548</IterationLatency>
<Loop18.1.1.1>
<TripCount>4</TripCount>
<Latency>1408</Latency>
<IterationLatency>352</IterationLatency>
</Loop18.1.1.1>
</Loop18.1.1>
</Loop18.1>
</Loop18>
<Loop19>
<TripCount>16</TripCount>
<Latency>
<range>
<min>108928</min>
<max>193408</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6808</min>
<max>12088</max>
</range>
</IterationLatency>
<Loop19.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>6740</min>
<max>12020</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3370</min>
<max>6010</max>
</range>
</IterationLatency>
<Loop19.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>3368</min>
<max>6008</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1684</min>
<max>3004</max>
</range>
</IterationLatency>
<Loop19.1.1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1544</min>
<max>2864</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>193</min>
<max>358</max>
</range>
</IterationLatency>
</Loop19.1.1.1>
</Loop19.1.1>
</Loop19.1>
</Loop19>
<Loop20>
<TripCount>16</TripCount>
<Latency>190336</Latency>
<IterationLatency>11896</IterationLatency>
<Loop20.1>
<TripCount>2</TripCount>
<Latency>11828</Latency>
<IterationLatency>5914</IterationLatency>
<Loop20.1.1>
<TripCount>2</TripCount>
<Latency>5912</Latency>
<IterationLatency>2956</IterationLatency>
<Loop20.1.1.1>
<TripCount>8</TripCount>
<Latency>2816</Latency>
<IterationLatency>352</IterationLatency>
</Loop20.1.1.1>
</Loop20.1.1>
</Loop20.1>
</Loop20>
<Loop21>
<TripCount>16</TripCount>
<Latency>
<range>
<min>108928</min>
<max>193408</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6808</min>
<max>12088</max>
</range>
</IterationLatency>
<Loop21.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>6740</min>
<max>12020</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3370</min>
<max>6010</max>
</range>
</IterationLatency>
<Loop21.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>3368</min>
<max>6008</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1684</min>
<max>3004</max>
</range>
</IterationLatency>
<Loop21.1.1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1544</min>
<max>2864</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>193</min>
<max>358</max>
</range>
</IterationLatency>
</Loop21.1.1.1>
</Loop21.1.1>
</Loop21.1>
</Loop21>
<Loop22>
<TripCount>16</TripCount>
<Latency>190336</Latency>
<IterationLatency>11896</IterationLatency>
<Loop22.1>
<TripCount>2</TripCount>
<Latency>11828</Latency>
<IterationLatency>5914</IterationLatency>
<Loop22.1.1>
<TripCount>2</TripCount>
<Latency>5912</Latency>
<IterationLatency>2956</IterationLatency>
<Loop22.1.1.1>
<TripCount>8</TripCount>
<Latency>2816</Latency>
<IterationLatency>352</IterationLatency>
</Loop22.1.1.1>
</Loop22.1.1>
</Loop22.1>
</Loop22>
<Loop23>
<TripCount>16</TripCount>
<Latency>
<range>
<min>108928</min>
<max>193408</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6808</min>
<max>12088</max>
</range>
</IterationLatency>
<Loop23.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>6740</min>
<max>12020</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3370</min>
<max>6010</max>
</range>
</IterationLatency>
<Loop23.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>3368</min>
<max>6008</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1684</min>
<max>3004</max>
</range>
</IterationLatency>
<Loop23.1.1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1544</min>
<max>2864</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>193</min>
<max>358</max>
</range>
</IterationLatency>
</Loop23.1.1.1>
</Loop23.1.1>
</Loop23.1>
</Loop23>
<Loop24>
<TripCount>16</TripCount>
<Latency>190336</Latency>
<IterationLatency>11896</IterationLatency>
<Loop24.1>
<TripCount>2</TripCount>
<Latency>11828</Latency>
<IterationLatency>5914</IterationLatency>
<Loop24.1.1>
<TripCount>2</TripCount>
<Latency>5912</Latency>
<IterationLatency>2956</IterationLatency>
<Loop24.1.1.1>
<TripCount>8</TripCount>
<Latency>2816</Latency>
<IterationLatency>352</IterationLatency>
</Loop24.1.1.1>
</Loop24.1.1>
</Loop24.1>
</Loop24>
<Loop25>
<TripCount>16</TripCount>
<Latency>
<range>
<min>26368</min>
<max>47488</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1648</min>
<max>2968</max>
</range>
</IterationLatency>
<Loop25.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1544</min>
<max>2864</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>193</min>
<max>358</max>
</range>
</IterationLatency>
</Loop25.1>
</Loop25>
<Loop26>
<TripCount>32</TripCount>
<Latency>93440</Latency>
<IterationLatency>2920</IterationLatency>
<Loop26.1>
<TripCount>8</TripCount>
<Latency>2816</Latency>
<IterationLatency>352</IterationLatency>
</Loop26.1>
</Loop26>
<Loop27>
<TripCount>32</TripCount>
<Latency>
<range>
<min>103296</min>
<max>187776</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3228</min>
<max>5868</max>
</range>
</IterationLatency>
<Loop27.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>3088</min>
<max>5728</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>193</min>
<max>358</max>
</range>
</IterationLatency>
</Loop27.1>
</Loop27>
<Loop28>
<TripCount>32</TripCount>
<Latency>184704</Latency>
<IterationLatency>5772</IterationLatency>
<Loop28.1>
<TripCount>16</TripCount>
<Latency>5632</Latency>
<IterationLatency>352</IterationLatency>
</Loop28.1>
</Loop28>
<avgpool>
<TripCount>16</TripCount>
<Latency>11072</Latency>
<IterationLatency>692</IterationLatency>
<avgpool.1>
<TripCount>7</TripCount>
<Latency>7</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</avgpool.1>
</avgpool>
<classifier_L>
<TripCount>1600</TripCount>
<Latency>233600</Latency>
<IterationLatency>146</IterationLatency>
<classifier_L.1>
<TripCount>20</TripCount>
<Latency>30</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>12</PipelineDepth>
</classifier_L.1>
<classifier_L.2>
<TripCount>10</TripCount>
<Latency>23</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>15</PipelineDepth>
</classifier_L.2>
</classifier_L>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>237</BRAM_18K>
<DSP48E>120</DSP48E>
<FF>109021</FF>
<LUT>177851</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>432</BRAM_18K>
<DSP48E>360</DSP48E>
<FF>141120</FF>
<LUT>70560</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_AXILiteS_AWVALID</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_AWREADY</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_AWADDR</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>7</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_WVALID</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_WREADY</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_WDATA</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_WSTRB</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_ARVALID</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_ARREADY</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_ARADDR</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>7</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_RVALID</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_RREADY</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_RDATA</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_RRESP</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_BVALID</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_BREADY</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_BRESP</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>FracNet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>FracNet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>FracNet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWVALID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWREADY</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWADDR</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWLEN</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWSIZE</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWBURST</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWLOCK</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWCACHE</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWPROT</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWQOS</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWREGION</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_AWUSER</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_WVALID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_WREADY</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_WDATA</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_WSTRB</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_WLAST</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_WID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_WUSER</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARVALID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARREADY</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARADDR</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARLEN</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARSIZE</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARBURST</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARLOCK</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARCACHE</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARPROT</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARQOS</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARREGION</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_ARUSER</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_RVALID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_RREADY</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_RDATA</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_RLAST</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_RID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_RUSER</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_RRESP</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_BVALID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_BREADY</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_BRESP</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_BID</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_IMG_BUSER</name>
<Object>IMG</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWADDR</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWLEN</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWSIZE</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWBURST</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWLOCK</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWCACHE</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWPROT</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWQOS</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWREGION</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WDATA</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WSTRB</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WLAST</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARADDR</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARLEN</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARSIZE</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARBURST</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARLOCK</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARCACHE</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARPROT</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARQOS</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARREGION</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RDATA</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RLAST</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RRESP</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BRESP</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWADDR</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWLEN</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWSIZE</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWBURST</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWLOCK</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWCACHE</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWPROT</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWQOS</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWREGION</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WDATA</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WSTRB</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WLAST</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARADDR</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARLEN</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARSIZE</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARBURST</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARLOCK</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARCACHE</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARPROT</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARQOS</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARREGION</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RDATA</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RLAST</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RRESP</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BRESP</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWADDR</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWLEN</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWSIZE</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWBURST</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWLOCK</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWCACHE</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWPROT</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWQOS</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWREGION</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WDATA</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WSTRB</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WLAST</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARADDR</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARLEN</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARSIZE</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARBURST</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARLOCK</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARCACHE</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARPROT</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARQOS</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARREGION</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RDATA</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RLAST</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RRESP</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BRESP</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
