// Seed: 3802981571
module module_0 (
    output tri0 id_0,
    output tri1 id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    output supply0 id_3,
    output supply1 id_4,
    output supply1 id_5,
    input uwire id_6,
    output tri0 id_7
);
  bufif0 primCall (id_3, id_6, id_0);
  id_9(
      .id_0(1),
      .id_1(id_5),
      .id_2(("" & id_4)),
      .id_3(1),
      .id_4(1 == 1),
      .id_5(id_1),
      .id_6(1),
      .id_7(id_1)
  );
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_10;
endmodule
