INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:39:21 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.440ns  (required time - arrival time)
  Source:                 mem_controller3/read_arbiter/data/out_reg_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.499ns (31.332%)  route 3.285ns (68.668%))
  Logic Levels:           13  (CARRY4=5 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=737, unset)          0.508     0.508    mem_controller3/read_arbiter/data/clk
    SLICE_X12Y127        FDRE                                         r  mem_controller3/read_arbiter/data/out_reg_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_fdre_C_Q)         0.254     0.762 f  mem_controller3/read_arbiter/data/out_reg_reg[0][25]/Q
                         net (fo=2, routed)           0.424     1.186    mem_controller3/read_arbiter/data/out_reg_reg[0]_0[25]
    SLICE_X15Y126        LUT5 (Prop_lut5_I1_O)        0.043     1.229 f  mem_controller3/read_arbiter/data/ltOp_carry__2_i_22/O
                         net (fo=7, routed)           0.323     1.552    mem_controller3/read_arbiter/data/weight_loadData_25_sn_1
    SLICE_X14Y125        LUT4 (Prop_lut4_I3_O)        0.043     1.595 f  mem_controller3/read_arbiter/data/level4_c1[25]_i_18/O
                         net (fo=2, routed)           0.301     1.896    mem_controller3/read_arbiter/data/level4_c1[25]_i_18_n_0
    SLICE_X15Y124        LUT5 (Prop_lut5_I4_O)        0.043     1.939 r  mem_controller3/read_arbiter/data/level4_c1[8]_i_5/O
                         net (fo=21, routed)          0.222     2.161    mem_controller3/read_arbiter/data/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.043     2.204 r  mem_controller3/read_arbiter/data/level4_c1[24]_i_3/O
                         net (fo=59, routed)          0.396     2.600    mem_controller3/read_arbiter/data/fullReg_reg
    SLICE_X19Y126        LUT6 (Prop_lut6_I1_O)        0.043     2.643 r  mem_controller3/read_arbiter/data/ltOp_carry__1_i_1/O
                         net (fo=1, routed)           0.369     3.012    addf0/operator/ltOp_carry__2_0[3]
    SLICE_X13Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     3.196 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.196    addf0/operator/ltOp_carry__1_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.245 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.245    addf0/operator/ltOp_carry__2_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.372 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=91, routed)          0.332     3.705    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X14Y128        LUT6 (Prop_lut6_I0_O)        0.130     3.835 r  mem_controller2/read_arbiter/data/i__carry_i_4/O
                         net (fo=1, routed)           0.179     4.013    addf0/operator/p_1_in[0]
    SLICE_X12Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     4.289 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.289    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     4.391 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.343     4.735    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X13Y130        LUT6 (Prop_lut6_I3_O)        0.119     4.854 r  addf0/operator/RightShifterComponent/level4_c1[9]_i_2/O
                         net (fo=7, routed)           0.106     4.960    mem_controller2/read_arbiter/data/ps_c1_reg[4]
    SLICE_X13Y130        LUT4 (Prop_lut4_I0_O)        0.043     5.003 r  mem_controller2/read_arbiter/data/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.289     5.292    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X11Y131        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=737, unset)          0.483     4.183    addf0/operator/RightShifterComponent/clk
    SLICE_X11Y131        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X11Y131        FDRE (Setup_fdre_C_R)       -0.295     3.852    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -5.292    
  -------------------------------------------------------------------
                         slack                                 -1.440    




