
@InProceedings{	  Andersson2014,
  author	= {Andersson, Oskar and Mohammadi, Babak and Meinerzhagen,
		  Pascal and Rodrigues, Joachim Neves},
  booktitle	= {Eur. Solid-State Circuits Conf.},
  doi		= {10.1109/ESSCIRC.2014.6942067},
  isbn		= {9781479956944},
  issn		= {19308833},
  month		= sep,
  pages		= {243--246},
  publisher	= {IEEE},
  title		= {{A 35 fJ/bit-access sub-VT memory using a dual-bit
		  area-optimized standard-cell in 65 nm CMOS}},
  url		= {http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=6942067},
  year		= {2014}
}

@Article{	  Andersson2016,
  author	= {Andersson, Oskar and Mohammadi, Babak and Meinerzhagen,
		  Pascal and Burg, Andreas and Rodrigues, Joachim Neves},
  doi		= {10.1109/TCSI.2016.2537931},
  issn		= {15498328},
  journal	= {IEEE Trans. Circuits Syst. I Regul. Pap.},
  keywords	= {Low-power,SCM,SRAM,sub-threshold,ultra-low voltage},
  month		= jun,
  number	= {6},
  pages		= {806--817},
  title		= {{Ultra low voltage synthesizable memories: A trade-off
		  discussion in 65 nm CMOS}},
  url		= {http://ieeexplore.ieee.org/document/7462238/},
  volume	= {63},
  year		= {2016}
}

@Article{	  Baz2011,
  author	= {Baz, Abdullah and Shang, Delong and Xia, Fei and Yakovlev,
		  Alex},
  doi		= {10.1007/978-3-642-17752-1_11},
  journal	= {J. Low Power Electron.},
  title		= {{Self-Timed SRAM for Energy Harvesting Systems}},
  year		= {2011}
}

@Article{	  Chen2006,
  author	= {Chen, J. and Clark, L.T. and Chen, T.-H.},
  doi		= {10.1109/JSSC.2006.881549},
  issn		= {0018-9200},
  journal	= {IEEE J. Solid-State Circuits},
  month		= oct,
  number	= {10},
  pages		= {2344--2353},
  title		= {{An Ultra-Low-Power Memory With a Subthreshold Power
		  Supply Voltage}},
  url		= {http://ieeexplore.ieee.org/document/1703689/},
  volume	= {41},
  year		= {2006}
}

@Article{	  Do2016,
  author	= {Do, Anh Tuan and Lee, Zhao Chuan and Wang, Bo and Chang,
		  Ik-Joon and Liu, Xin and Kim, Tony Tae-Hyoung},
  doi		= {10.1109/JSSC.2016.2540799},
  issn		= {0018-9200},
  journal	= {IEEE J. Solid-State Circuits},
  month		= jun,
  number	= {6},
  pages		= {1487--1498},
  title		= {{0.2 V 8T SRAM With PVT-Aware Bitline Sensing and
		  Column-Based Data Randomization}},
  url		= {http://ieeexplore.ieee.org/document/7452356/},
  volume	= {51},
  year		= {2016}
}

@Article{	  Kim2009,
  author	= {Kim, Tae-Hyoung and Liu, Jason and Kim, Chris H.},
  doi		= {10.1109/JSSC.2009.2020201},
  issn		= {0018-9200},
  journal	= {IEEE J. Solid-State Circuits},
  month		= jun,
  number	= {6},
  pages		= {1785--1795},
  title		= {{A Voltage Scalable 0.26 V, 64 kb 8T SRAM With
		  V{\$}{\_}{\{}\backslashmin{\}}{\$} Lowering Techniques and
		  Deep Sleep Mode}},
  url		= {http://ieeexplore.ieee.org/document/4982884/},
  volume	= {44},
  year		= {2009}
}

@Article{	  Meinerzhagen2011,
  author	= {Meinerzhagen, Pascal and Sherazi, S. M. Yasser and Burg,
		  Andreas and Rodrigues, Joachim Neves},
  doi		= {10.1109/JETCAS.2011.2162159},
  journal	= {IEEE J. Emerg. Sel. Top. Circuits Syst.},
  month		= jun,
  number	= {2},
  pages		= {173--182},
  title		= {{Benchmarking of Standard-Cell Based Memories in the
		  Sub-VT Domain in 65-nm CMOS Technology}},
  url		= {http://ieeexplore.ieee.org/document/5976987/},
  volume	= {1},
  year		= {2011}
}

@InProceedings{	  Meinerzhagen2012,
  author	= {Meinerzhagen, Pascal and Andersson, Oskar and Mohammadi,
		  Babak and Sherazi, Yasser and Burg, Andreas and Rodrigues,
		  Joachim Neves},
  booktitle	= {2012 Proc. ESSCIRC},
  doi		= {10.1109/ESSCIRC.2012.6341319},
  isbn		= {978-1-4673-2213-3},
  month		= sep,
  pages		= {321--324},
  publisher	= {IEEE},
  title		= {{A 500 fW/bit 14 fJ/bit-access 4kb standard-cell based
		  sub-VT memory in 65nm CMOS}},
  url		= {http://ieeexplore.ieee.org/document/6341319/},
  year		= {2012}
}

@PhDThesis{	  Mohammadi2017,
  author	= {Mohammadi, Babak},
  school	= {Lund Institute of Technology},
  title		= {{Ultra-low Power Design Approaches in Memories and Assist
		  Techniques}},
  year		= {2017}
}

@PhDThesis{	  Rykunov2013,
  author	= {Rykunov, Maxim},
  number	= {December},
  school	= {Newcastle University},
  title		= {{Design of asynchronous microprocessor for power
		  proportionality}},
  year		= {2013}
}

@Article{	  Zhai2008,
  author	= {Zhai, Bo and Hanson, Scott and Blaauw, David and
		  Sylvester, Dennis},
  doi		= {10.1109/JSSC.2008.2001903},
  issn		= {0018-9200},
  journal	= {IEEE J. Solid-State Circuits},
  month		= oct,
  number	= {10},
  pages		= {2338--2348},
  title		= {{A Variation-Tolerant Sub-200 mV 6-T Subthreshold SRAM}},
  url		= {http://ieeexplore.ieee.org/document/4639539/},
  volume	= {43},
  year		= {2008}
}
