$date
	Mon Aug 18 20:04:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_traffic_light $end
$var wire 1 ! ns_y $end
$var wire 1 " ns_r $end
$var wire 1 # ns_g $end
$var wire 1 $ ew_y $end
$var wire 1 % ew_r $end
$var wire 1 & ew_g $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$var reg 1 ) tick $end
$scope module dut $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$var wire 1 ) tick $end
$var parameter 2 * S0 $end
$var parameter 2 + S1 $end
$var parameter 2 , S2 $end
$var parameter 2 - S3 $end
$var reg 1 & ew_g $end
$var reg 1 % ew_r $end
$var reg 1 $ ew_y $end
$var reg 2 . next_state [1:0] $end
$var reg 1 # ns_g $end
$var reg 1 " ns_r $end
$var reg 1 ! ns_y $end
$var reg 2 / state [1:0] $end
$var reg 4 0 tick_count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 -
b10 ,
b1 +
b0 *
$end
#0
$dumpvars
bx 0
bx /
bx .
0)
1(
0'
x&
x%
x$
x#
x"
x!
$end
#5
1%
0$
0&
0"
0!
1#
b1 .
b0 0
b0 /
1'
#10
0'
0(
#15
1'
#20
0'
1)
#25
b1 0
1'
#30
0'
0)
#35
1'
#40
0'
#45
1'
#50
0'
1)
#55
b10 0
1'
#60
0'
0)
#65
1'
#70
0'
#75
1'
#80
0'
1)
#85
b11 0
1'
#90
0'
0)
#95
1'
#100
0'
#105
1'
#110
0'
1)
#115
b100 0
1'
#120
0'
0)
#125
1'
#130
0'
#135
1'
#140
0'
1)
#145
b10 .
1!
1%
0#
b0 0
b1 /
1'
#150
0'
0)
#155
1'
#160
0'
#165
1'
#170
0'
1)
#175
b1 0
1'
#180
0'
0)
#185
1'
#190
0'
#195
1'
#200
0'
1)
#205
1"
1&
0%
0!
b11 .
b0 0
b10 /
1'
#210
0'
0)
#215
1'
#220
0'
#225
1'
#230
0'
1)
#235
b1 0
1'
#240
0'
0)
#245
1'
#250
0'
#255
1'
#260
0'
1)
#265
b10 0
1'
#270
0'
0)
#275
1'
#280
0'
#285
1'
#290
0'
1)
#295
b11 0
1'
#300
0'
0)
#305
1'
#310
0'
#315
1'
#320
0'
1)
#325
b100 0
1'
#330
0'
0)
#335
1'
#340
0'
#345
1'
#350
0'
1)
#355
b0 .
1$
0&
1"
b0 0
b11 /
1'
#360
0'
0)
#365
1'
#370
0'
#375
1'
#380
0'
1)
#385
b1 0
1'
#390
0'
0)
#395
1'
#400
0'
#405
1'
#410
0'
1)
