pipelining
pipeline
pipeline stage
multi-cycle cpu
multi-cycle implementation
pipelined implementation
latency
throughput
speedup
speedup ratio
cpi
cycles per instruction
average cpi
average instruction cpi
cpu time
clock cycle
cycle length
instruction class
instruction mix
pipeline hazard
structural hazard
data hazard
control hazard
stall
NOP
harvard architecture
forwarding
register file
branch predictor
branch predicted
branch not predicted
delayed load
arithmetic
load
store
branch
jump
multiplier
slow multiplier
fast multiplier
adder
shift left
shift right
ALU
MIPS
law of diminishing returns
bottleneck