

================================================================
== Vitis HLS Report for 'nmp_axi4l_ip'
================================================================
* Date:           Tue Aug  6 15:23:58 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        nmp_axi4l_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_20" [nmp_axi4l_ip.cpp:11]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln11 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_21, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0" [nmp_axi4l_ip.cpp:11]   --->   Operation 3 'specinterface' 'specinterface_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %awaddr"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %awaddr, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %awaddr, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %awvalid"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %awvalid, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %awvalid, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %awready"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %awready, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %awready, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wdata"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wdata, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wdata, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wvalid"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wvalid, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wvalid, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wready"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wready, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wready, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %bvalid"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %bvalid, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %bvalid, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %bready"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %bready, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %bready, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %araddr"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %araddr, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %araddr, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %arvalid"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %arvalid, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %arvalid, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %arready"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %arready, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_14, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %arready, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rdata"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rdata, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rdata, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %rvalid"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rvalid, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_16, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rvalid, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %rready"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rready, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_17, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rready, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %clk"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %clk, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_18, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %clk, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %rst_n"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rst_n, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_19, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rst_n, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%rst_n_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %rst_n" [nmp_axi4l_ip.cpp:12]   --->   Operation 52 'read' 'rst_n_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%rready_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %rready" [nmp_axi4l_ip.cpp:12]   --->   Operation 53 'read' 'rready_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%arvalid_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %arvalid" [nmp_axi4l_ip.cpp:12]   --->   Operation 54 'read' 'arvalid_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%bready_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %bready" [nmp_axi4l_ip.cpp:12]   --->   Operation 55 'read' 'bready_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%wvalid_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %wvalid" [nmp_axi4l_ip.cpp:12]   --->   Operation 56 'read' 'wvalid_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%awvalid_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %awvalid" [nmp_axi4l_ip.cpp:12]   --->   Operation 57 'read' 'awvalid_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %rst_n_read, void %if.then, void %if.else_ifconv" [nmp_axi4l_ip.cpp:55]   --->   Operation 58 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %awready, i1 0" [nmp_axi4l_ip.cpp:56]   --->   Operation 59 'write' 'write_ln56' <Predicate = (!rst_n_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %wready, i1 0" [nmp_axi4l_ip.cpp:57]   --->   Operation 60 'write' 'write_ln57' <Predicate = (!rst_n_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %bvalid, i1 0" [nmp_axi4l_ip.cpp:58]   --->   Operation 61 'write' 'write_ln58' <Predicate = (!rst_n_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %arready, i1 0" [nmp_axi4l_ip.cpp:59]   --->   Operation 62 'write' 'write_ln59' <Predicate = (!rst_n_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %rvalid, i1 0" [nmp_axi4l_ip.cpp:60]   --->   Operation 63 'write' 'write_ln60' <Predicate = (!rst_n_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%br_ln63 = br void %if.end59" [nmp_axi4l_ip.cpp:63]   --->   Operation 64 'br' 'br_ln63' <Predicate = (!rst_n_read)> <Delay = 1.58>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%awready_read = read i1 @_ssdm_op_Read.s_axilite.i1P0A, i1 %awready" [nmp_axi4l_ip.cpp:65]   --->   Operation 65 'read' 'awready_read' <Predicate = (rst_n_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node not_sel_tmp1)   --->   "%awready_load_not6 = xor i1 %awready_read, i1 1" [nmp_axi4l_ip.cpp:65]   --->   Operation 66 'xor' 'awready_load_not6' <Predicate = (rst_n_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%not_sel_tmp1 = and i1 %awvalid_read, i1 %awready_load_not6" [nmp_axi4l_ip.cpp:12]   --->   Operation 67 'and' 'not_sel_tmp1' <Predicate = (rst_n_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%write_ln68 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %awready, i1 %not_sel_tmp1" [nmp_axi4l_ip.cpp:68]   --->   Operation 68 'write' 'write_ln68' <Predicate = (rst_n_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%wready_read = read i1 @_ssdm_op_Read.s_axilite.i1P0A, i1 %wready" [nmp_axi4l_ip.cpp:72]   --->   Operation 69 'read' 'wready_read' <Predicate = (rst_n_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node not_sel_tmp4)   --->   "%wready_load_not7 = xor i1 %wready_read, i1 1" [nmp_axi4l_ip.cpp:72]   --->   Operation 70 'xor' 'wready_load_not7' <Predicate = (rst_n_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%not_sel_tmp4 = and i1 %wvalid_read, i1 %wready_load_not7" [nmp_axi4l_ip.cpp:12]   --->   Operation 71 'and' 'not_sel_tmp4' <Predicate = (rst_n_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%write_ln73 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %wready, i1 %not_sel_tmp4" [nmp_axi4l_ip.cpp:73]   --->   Operation 72 'write' 'write_ln73' <Predicate = (rst_n_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln84)   --->   "%xor_ln84 = xor i1 %wvalid_read, i1 1" [nmp_axi4l_ip.cpp:84]   --->   Operation 73 'xor' 'xor_ln84' <Predicate = (rst_n_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln84)   --->   "%or_ln84_1 = or i1 %wready_read, i1 %xor_ln84" [nmp_axi4l_ip.cpp:84]   --->   Operation 74 'or' 'or_ln84_1' <Predicate = (rst_n_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%bvalid_read = read i1 @_ssdm_op_Read.s_axilite.i1P0A, i1 %bvalid" [nmp_axi4l_ip.cpp:84]   --->   Operation 75 'read' 'bvalid_read' <Predicate = (rst_n_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln84 = or i1 %bvalid_read, i1 %or_ln84_1" [nmp_axi4l_ip.cpp:84]   --->   Operation 76 'or' 'or_ln84' <Predicate = (rst_n_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %or_ln84, void %if.then20, void %if.else21" [nmp_axi4l_ip.cpp:84]   --->   Operation 77 'br' 'br_ln84' <Predicate = (rst_n_read)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %bvalid, i1 1" [nmp_axi4l_ip.cpp:85]   --->   Operation 78 'write' 'write_ln85' <Predicate = (rst_n_read & !or_ln84)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln86 = br void %if.end25" [nmp_axi4l_ip.cpp:86]   --->   Operation 79 'br' 'br_ln86' <Predicate = (rst_n_read & !or_ln84)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.97ns)   --->   "%and_ln86 = and i1 %bvalid_read, i1 %bready_read" [nmp_axi4l_ip.cpp:86]   --->   Operation 80 'and' 'and_ln86' <Predicate = (rst_n_read & or_ln84)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %and_ln86, void %if.end24, void %if.then23" [nmp_axi4l_ip.cpp:86]   --->   Operation 81 'br' 'br_ln86' <Predicate = (rst_n_read & or_ln84)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %bvalid, i1 0" [nmp_axi4l_ip.cpp:87]   --->   Operation 82 'write' 'write_ln87' <Predicate = (rst_n_read & or_ln84 & and_ln86)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end24" [nmp_axi4l_ip.cpp:88]   --->   Operation 83 'br' 'br_ln88' <Predicate = (rst_n_read & or_ln84 & and_ln86)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end25"   --->   Operation 84 'br' 'br_ln0' <Predicate = (rst_n_read & or_ln84)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %arvalid_read, void %if.else35, void %land.lhs.true26" [nmp_axi4l_ip.cpp:91]   --->   Operation 85 'br' 'br_ln91' <Predicate = (rst_n_read)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%arready_read = read i1 @_ssdm_op_Read.s_axilite.i1P0A, i1 %arready" [nmp_axi4l_ip.cpp:91]   --->   Operation 86 'read' 'arready_read' <Predicate = (rst_n_read & arvalid_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %arready_read, void %if.then27, void %if.else35" [nmp_axi4l_ip.cpp:91]   --->   Operation 87 'br' 'br_ln91' <Predicate = (rst_n_read & arvalid_read)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %arready, i1 1" [nmp_axi4l_ip.cpp:92]   --->   Operation 88 'write' 'write_ln92' <Predicate = (rst_n_read & arvalid_read & !arready_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %rdata, i32 0" [nmp_axi4l_ip.cpp:96]   --->   Operation 89 'write' 'write_ln96' <Predicate = (rst_n_read & arvalid_read & !arready_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.58ns)   --->   "%br_ln98 = br void %if.end36" [nmp_axi4l_ip.cpp:98]   --->   Operation 90 'br' 'br_ln98' <Predicate = (rst_n_read & arvalid_read & !arready_read)> <Delay = 1.58>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %arready, i1 0" [nmp_axi4l_ip.cpp:99]   --->   Operation 91 'write' 'write_ln99' <Predicate = (rst_n_read & arready_read) | (rst_n_read & !arvalid_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end36"   --->   Operation 92 'br' 'br_ln0' <Predicate = (rst_n_read & arready_read) | (rst_n_read & !arvalid_read)> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln103)   --->   "%empty = phi i1 0, void %if.else35, i1 1, void %if.then27"   --->   Operation 93 'phi' 'empty' <Predicate = (rst_n_read)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln103)   --->   "%and_ln103 = and i1 %empty, i1 %arvalid_read" [nmp_axi4l_ip.cpp:103]   --->   Operation 94 'and' 'and_ln103' <Predicate = (rst_n_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln103)   --->   "%xor_ln103 = xor i1 %and_ln103, i1 1" [nmp_axi4l_ip.cpp:103]   --->   Operation 95 'xor' 'xor_ln103' <Predicate = (rst_n_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (1.00ns)   --->   "%rvalid_read = read i1 @_ssdm_op_Read.s_axilite.i1P0A, i1 %rvalid" [nmp_axi4l_ip.cpp:103]   --->   Operation 96 'read' 'rvalid_read' <Predicate = (rst_n_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln103 = or i1 %rvalid_read, i1 %xor_ln103" [nmp_axi4l_ip.cpp:103]   --->   Operation 97 'or' 'or_ln103' <Predicate = (rst_n_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %or_ln103, void %if.then39, void %if.else40" [nmp_axi4l_ip.cpp:103]   --->   Operation 98 'br' 'br_ln103' <Predicate = (rst_n_read)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.00ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %rvalid, i1 1" [nmp_axi4l_ip.cpp:104]   --->   Operation 99 'write' 'write_ln104' <Predicate = (rst_n_read & !or_ln103)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln105 = br void %if.then45" [nmp_axi4l_ip.cpp:105]   --->   Operation 100 'br' 'br_ln105' <Predicate = (rst_n_read & !or_ln103)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.97ns)   --->   "%and_ln105 = and i1 %rvalid_read, i1 %rready_read" [nmp_axi4l_ip.cpp:105]   --->   Operation 101 'and' 'and_ln105' <Predicate = (rst_n_read & or_ln103)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %and_ln105, void %if.end43, void %if.then42" [nmp_axi4l_ip.cpp:105]   --->   Operation 102 'br' 'br_ln105' <Predicate = (rst_n_read & or_ln103)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %rvalid, i1 0" [nmp_axi4l_ip.cpp:106]   --->   Operation 103 'write' 'write_ln106' <Predicate = (rst_n_read & or_ln103 & and_ln105)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln107 = br void %if.end43" [nmp_axi4l_ip.cpp:107]   --->   Operation 104 'br' 'br_ln107' <Predicate = (rst_n_read & or_ln103 & and_ln105)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.then45"   --->   Operation 105 'br' 'br_ln0' <Predicate = (rst_n_read & or_ln103)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%compute_idx_load = load i8 %compute_idx" [nmp_axi4l_ip.cpp:111]   --->   Operation 106 'load' 'compute_idx_load' <Predicate = (rst_n_read)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.91ns)   --->   "%add_ln112 = add i8 %compute_idx_load, i8 1" [nmp_axi4l_ip.cpp:112]   --->   Operation 107 'add' 'add_ln112' <Predicate = (rst_n_read)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end59"   --->   Operation 108 'br' 'br_ln0' <Predicate = (rst_n_read)> <Delay = 1.58>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%storemerge = phi i8 0, void %if.then, i8 %add_ln112, void %if.then45" [nmp_axi4l_ip.cpp:112]   --->   Operation 109 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln112 = store i8 %storemerge, i8 %compute_idx" [nmp_axi4l_ip.cpp:112]   --->   Operation 110 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [nmp_axi4l_ip.cpp:118]   --->   Operation 111 'ret' 'ret_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ awaddr]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ awvalid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ awready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ wdata]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wvalid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bvalid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ araddr]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arvalid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rdata]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rvalid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clk]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rst_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compute_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln11 (spectopmodule) [ 00]
specinterface_ln11 (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
rst_n_read         (read         ) [ 01]
rready_read        (read         ) [ 00]
arvalid_read       (read         ) [ 01]
bready_read        (read         ) [ 00]
wvalid_read        (read         ) [ 00]
awvalid_read       (read         ) [ 00]
br_ln55            (br           ) [ 00]
write_ln56         (write        ) [ 00]
write_ln57         (write        ) [ 00]
write_ln58         (write        ) [ 00]
write_ln59         (write        ) [ 00]
write_ln60         (write        ) [ 00]
br_ln63            (br           ) [ 00]
awready_read       (read         ) [ 00]
awready_load_not6  (xor          ) [ 00]
not_sel_tmp1       (and          ) [ 00]
write_ln68         (write        ) [ 00]
wready_read        (read         ) [ 00]
wready_load_not7   (xor          ) [ 00]
not_sel_tmp4       (and          ) [ 00]
write_ln73         (write        ) [ 00]
xor_ln84           (xor          ) [ 00]
or_ln84_1          (or           ) [ 00]
bvalid_read        (read         ) [ 00]
or_ln84            (or           ) [ 01]
br_ln84            (br           ) [ 00]
write_ln85         (write        ) [ 00]
br_ln86            (br           ) [ 00]
and_ln86           (and          ) [ 01]
br_ln86            (br           ) [ 00]
write_ln87         (write        ) [ 00]
br_ln88            (br           ) [ 00]
br_ln0             (br           ) [ 00]
br_ln91            (br           ) [ 00]
arready_read       (read         ) [ 01]
br_ln91            (br           ) [ 00]
write_ln92         (write        ) [ 00]
write_ln96         (write        ) [ 00]
br_ln98            (br           ) [ 00]
write_ln99         (write        ) [ 00]
br_ln0             (br           ) [ 00]
empty              (phi          ) [ 00]
and_ln103          (and          ) [ 00]
xor_ln103          (xor          ) [ 00]
rvalid_read        (read         ) [ 00]
or_ln103           (or           ) [ 01]
br_ln103           (br           ) [ 00]
write_ln104        (write        ) [ 00]
br_ln105           (br           ) [ 00]
and_ln105          (and          ) [ 01]
br_ln105           (br           ) [ 00]
write_ln106        (write        ) [ 00]
br_ln107           (br           ) [ 00]
br_ln0             (br           ) [ 00]
compute_idx_load   (load         ) [ 00]
add_ln112          (add          ) [ 00]
br_ln0             (br           ) [ 00]
storemerge         (phi          ) [ 00]
store_ln112        (store        ) [ 00]
ret_ln118          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="awaddr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="awaddr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="awvalid">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="awvalid"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="awready">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="awready"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wdata">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="wdata"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wvalid">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wvalid"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="wready">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wready"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bvalid">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bvalid"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bready">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bready"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="araddr">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="araddr"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arvalid">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arvalid"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arready">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arready"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rdata">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdata"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="rvalid">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rvalid"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="rready">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rready"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="clk">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="rst_n">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rst_n"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="compute_idx">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_idx"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="rst_n_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rst_n_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="rready_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rready_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="arvalid_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arvalid_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="bready_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bready_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="wvalid_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wvalid_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="awvalid_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="awvalid_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln56/1 write_ln68/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/1 write_ln73/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln58/1 write_ln85/1 write_ln87/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/1 write_ln92/1 write_ln99/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/1 write_ln104/1 write_ln106/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="awready_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="awready_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="wready_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wready_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="bvalid_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bvalid_read/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="arready_read_read_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arready_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="write_ln96_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="rvalid_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rvalid_read/1 "/>
</bind>
</comp>

<comp id="223" class="1005" name="empty_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="empty_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="storemerge_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="236" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="storemerge_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="awready_load_not6_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="awready_load_not6/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="not_sel_tmp1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="not_sel_tmp1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="wready_load_not7_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="wready_load_not7/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="not_sel_tmp4_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="not_sel_tmp4/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="xor_ln84_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln84/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="or_ln84_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="or_ln84_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="and_ln86_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="and_ln103_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln103/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="xor_ln103_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln103/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="or_ln103_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln103/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="and_ln105_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="compute_idx_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compute_idx_load/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln112_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln112_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="90" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="90" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="90" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="90" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="90" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="90" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="92" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="94" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="92" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="94" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="92" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="94" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="92" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="94" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="92" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="94" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="96" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="96" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="96" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="98" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="205"><net_src comp="96" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="98" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="213"><net_src comp="100" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="96" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="98" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="232"><net_src comp="94" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="98" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="243"><net_src comp="104" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="182" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="98" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="136" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="250" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="261"><net_src comp="188" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="98" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="130" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="263" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="274"><net_src comp="130" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="98" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="188" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="194" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="276" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="194" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="124" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="226" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="118" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="98" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="216" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="300" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="216" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="112" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="102" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="322" pin="2"/><net_sink comp="237" pin=2"/></net>

<net id="333"><net_src comp="237" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="329" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: awready | {1 }
	Port: wready | {1 }
	Port: bvalid | {1 }
	Port: arready | {1 }
	Port: rdata | {1 }
	Port: rvalid | {1 }
	Port: compute_idx | {1 }
 - Input state : 
	Port: nmp_axi4l_ip : awvalid | {1 }
	Port: nmp_axi4l_ip : awready | {1 }
	Port: nmp_axi4l_ip : wvalid | {1 }
	Port: nmp_axi4l_ip : wready | {1 }
	Port: nmp_axi4l_ip : bvalid | {1 }
	Port: nmp_axi4l_ip : bready | {1 }
	Port: nmp_axi4l_ip : arvalid | {1 }
	Port: nmp_axi4l_ip : arready | {1 }
	Port: nmp_axi4l_ip : rvalid | {1 }
	Port: nmp_axi4l_ip : rready | {1 }
	Port: nmp_axi4l_ip : rst_n | {1 }
	Port: nmp_axi4l_ip : compute_idx | {1 }
  - Chain level:
	State 1
		empty : 1
		and_ln103 : 2
		xor_ln103 : 2
		or_ln103 : 2
		br_ln103 : 2
		add_ln112 : 1
		storemerge : 2
		store_ln112 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln112_fu_322     |    0    |    15   |
|----------|--------------------------|---------|---------|
|          |    not_sel_tmp1_fu_250   |    0    |    2    |
|          |    not_sel_tmp4_fu_263   |    0    |    2    |
|    and   |      and_ln86_fu_288     |    0    |    2    |
|          |     and_ln103_fu_294     |    0    |    2    |
|          |     and_ln105_fu_312     |    0    |    2    |
|----------|--------------------------|---------|---------|
|          | awready_load_not6_fu_244 |    0    |    2    |
|    xor   |  wready_load_not7_fu_257 |    0    |    2    |
|          |      xor_ln84_fu_270     |    0    |    2    |
|          |     xor_ln103_fu_300     |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |     or_ln84_1_fu_276     |    0    |    2    |
|    or    |      or_ln84_fu_282      |    0    |    2    |
|          |      or_ln103_fu_306     |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |  rst_n_read_read_fu_106  |    0    |    0    |
|          |  rready_read_read_fu_112 |    0    |    0    |
|          | arvalid_read_read_fu_118 |    0    |    0    |
|          |  bready_read_read_fu_124 |    0    |    0    |
|          |  wvalid_read_read_fu_130 |    0    |    0    |
|   read   | awvalid_read_read_fu_136 |    0    |    0    |
|          | awready_read_read_fu_182 |    0    |    0    |
|          |  wready_read_read_fu_188 |    0    |    0    |
|          |  bvalid_read_read_fu_194 |    0    |    0    |
|          | arready_read_read_fu_201 |    0    |    0    |
|          |  rvalid_read_read_fu_216 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     grp_write_fu_142     |    0    |    0    |
|          |     grp_write_fu_150     |    0    |    0    |
|   write  |     grp_write_fu_158     |    0    |    0    |
|          |     grp_write_fu_166     |    0    |    0    |
|          |     grp_write_fu_174     |    0    |    0    |
|          |  write_ln96_write_fu_208 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    39   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   empty_reg_223  |    1   |
|storemerge_reg_234|    8   |
+------------------+--------+
|       Total      |    9   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_142 |  p2  |   2  |   1  |    2   ||    0    ||    9    |
| grp_write_fu_150 |  p2  |   2  |   1  |    2   ||    0    ||    9    |
| grp_write_fu_158 |  p2  |   2  |   1  |    2   |
| grp_write_fu_166 |  p2  |   2  |   1  |    2   |
| grp_write_fu_174 |  p2  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   10   ||   7.94  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   39   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    0   |   18   |
|  Register |    -   |    9   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |    9   |   57   |
+-----------+--------+--------+--------+
