// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 12.1 Build 177 11/07/2012 SJ Web Edition"

// DATE "04/26/2023 18:54:59"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SoC (
	clk_i,
	rst_ni,
	disp0,
	disp1,
	disp2,
	disp3,
	disp4,
	disp5,
	disp6,
	disp7);
input 	clk_i;
input 	rst_ni;
output 	[6:0] disp0;
output 	[6:0] disp1;
output 	[6:0] disp2;
output 	[6:0] disp3;
output 	[6:0] disp4;
output 	[6:0] disp5;
output 	[6:0] disp6;
output 	[6:0] disp7;

// Design Ports Information
// disp0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_ni	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_i	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("procesador_v.sdo");
// synopsys translate_on

wire \core|pc_current[9]~21_combout ;
wire \divisor|Add0~0_combout ;
wire \divisor|Add0~1 ;
wire \divisor|Add0~2_combout ;
wire \divisor|Add0~3 ;
wire \divisor|Add0~4_combout ;
wire \divisor|Add0~5 ;
wire \divisor|Add0~6_combout ;
wire \divisor|Add0~7 ;
wire \divisor|Add0~8_combout ;
wire \divisor|Add0~9 ;
wire \divisor|Add0~10_combout ;
wire \divisor|Add0~11 ;
wire \divisor|Add0~12_combout ;
wire \divisor|Add0~13 ;
wire \divisor|Add0~14_combout ;
wire \divisor|Add0~15 ;
wire \divisor|Add0~16_combout ;
wire \divisor|Add0~17 ;
wire \divisor|Add0~18_combout ;
wire \divisor|Add0~19 ;
wire \divisor|Add0~20_combout ;
wire \divisor|Add0~21 ;
wire \divisor|Add0~22_combout ;
wire \divisor|Add0~23 ;
wire \divisor|Add0~24_combout ;
wire \divisor|Add0~25 ;
wire \divisor|Add0~26_combout ;
wire \divisor|Add0~27 ;
wire \divisor|Add0~28_combout ;
wire \divisor|Add0~29 ;
wire \divisor|Add0~30_combout ;
wire \divisor|Add0~31 ;
wire \divisor|Add0~32_combout ;
wire \divisor|Add0~33 ;
wire \divisor|Add0~34_combout ;
wire \divisor|Add0~35 ;
wire \divisor|Add0~36_combout ;
wire \divisor|Add0~37 ;
wire \divisor|Add0~38_combout ;
wire \divisor|Add0~39 ;
wire \divisor|Add0~40_combout ;
wire \divisor|Add0~41 ;
wire \divisor|Add0~42_combout ;
wire \divisor|Add0~43 ;
wire \divisor|Add0~44_combout ;
wire \divisor|Add0~45 ;
wire \divisor|Add0~46_combout ;
wire \core|regfile|memoria~192_q ;
wire \core|regfile|memoria~128_q ;
wire \core|regfile|memoria~1025_combout ;
wire \core|regfile|memoria~224_q ;
wire \core|regfile|memoria~1026_combout ;
wire \core|mux_alusrc_o[0]~1_combout ;
wire \core|regfile|memoria~1027_combout ;
wire \core|regfile|memoria~162_q ;
wire \core|regfile|memoria~1028_combout ;
wire \core|regfile|memoria~194_q ;
wire \core|regfile|memoria~163_q ;
wire \core|mux_alusrc_o[3]~6_combout ;
wire \core|regfile|memoria~195_q ;
wire \core|regfile|memoria~131_q ;
wire \core|regfile|memoria~1033_combout ;
wire \core|regfile|memoria~227_q ;
wire \core|regfile|memoria~1034_combout ;
wire \core|mux_alusrc_o[3]~7_combout ;
wire \core|regfile|memoria~196_q ;
wire \core|regfile|memoria~132_q ;
wire \core|regfile|memoria~1036_combout ;
wire \core|regfile|memoria~228_q ;
wire \core|regfile|memoria~1037_combout ;
wire \core|mux_alusrc_o[4]~8_combout ;
wire \core|regfile|memoria~1038_combout ;
wire \core|regfile|memoria~197_q ;
wire \core|regfile|memoria~166_q ;
wire \core|regfile|memoria~1041_combout ;
wire \core|regfile|memoria~230_q ;
wire \core|regfile|memoria~1044_combout ;
wire \core|regfile|memoria~199_q ;
wire \core|regfile|memoria~231_q ;
wire \core|regfile|memoria~168_q ;
wire \core|regfile|memoria~1047_combout ;
wire \core|regfile|memoria~232_q ;
wire \core|regfile|memoria~201_q ;
wire \core|regfile|memoria~137_q ;
wire \core|regfile|memoria~1051_combout ;
wire \core|regfile|memoria~233_q ;
wire \core|regfile|memoria~1052_combout ;
wire \core|mux_alusrc_o[9]~13_combout ;
wire \core|regfile|memoria~170_q ;
wire \core|regfile|memoria~1053_combout ;
wire \core|regfile|memoria~203_q ;
wire \core|regfile|memoria~139_q ;
wire \core|regfile|memoria~1057_combout ;
wire \core|regfile|memoria~235_q ;
wire \core|regfile|memoria~1058_combout ;
wire \core|mux_alusrc_o[11]~15_combout ;
wire \core|regfile|memoria~172_q ;
wire \core|regfile|memoria~204_q ;
wire \core|regfile|memoria~140_q ;
wire \core|regfile|memoria~1060_combout ;
wire \core|regfile|memoria~236_q ;
wire \core|regfile|memoria~1061_combout ;
wire \core|mux_alusrc_o[12]~16_combout ;
wire \core|regfile|memoria~173_q ;
wire \core|regfile|memoria~1062_combout ;
wire \core|regfile|memoria~205_q ;
wire \core|regfile|memoria~141_q ;
wire \core|regfile|memoria~1063_combout ;
wire \core|regfile|memoria~237_q ;
wire \core|regfile|memoria~1064_combout ;
wire \core|regfile|memoria~174_q ;
wire \core|regfile|memoria~1065_combout ;
wire \core|regfile|memoria~207_q ;
wire \core|regfile|memoria~143_q ;
wire \core|regfile|memoria~1069_combout ;
wire \core|regfile|memoria~239_q ;
wire \core|regfile|memoria~1070_combout ;
wire \core|mux_alusrc_o[15]~19_combout ;
wire \core|regfile|memoria~208_q ;
wire \core|regfile|memoria~144_q ;
wire \core|regfile|memoria~1072_combout ;
wire \core|regfile|memoria~240_q ;
wire \core|regfile|memoria~1073_combout ;
wire \core|mux_alusrc_o[16]~20_combout ;
wire \core|regfile|memoria~177_q ;
wire \core|regfile|memoria~209_q ;
wire \core|regfile|memoria~145_q ;
wire \core|regfile|memoria~1075_combout ;
wire \core|regfile|memoria~241_q ;
wire \core|regfile|memoria~1076_combout ;
wire \core|mux_alusrc_o[17]~21_combout ;
wire \core|regfile|memoria~210_q ;
wire \core|regfile|memoria~146_q ;
wire \core|regfile|memoria~1078_combout ;
wire \core|regfile|memoria~242_q ;
wire \core|regfile|memoria~1079_combout ;
wire \core|mux_alusrc_o[18]~22_combout ;
wire \core|regfile|memoria~179_q ;
wire \core|regfile|memoria~211_q ;
wire \core|regfile|memoria~147_q ;
wire \core|regfile|memoria~1081_combout ;
wire \core|regfile|memoria~243_q ;
wire \core|regfile|memoria~1082_combout ;
wire \core|mux_alusrc_o[19]~23_combout ;
wire \core|regfile|memoria~1083_combout ;
wire \core|regfile|memoria~181_q ;
wire \core|regfile|memoria~1086_combout ;
wire \core|regfile|memoria~213_q ;
wire \core|regfile|memoria~214_q ;
wire \core|regfile|memoria~150_q ;
wire \core|regfile|memoria~1090_combout ;
wire \core|regfile|memoria~246_q ;
wire \core|regfile|memoria~1091_combout ;
wire \core|mux_alusrc_o[22]~26_combout ;
wire \core|regfile|memoria~215_q ;
wire \core|regfile|memoria~151_q ;
wire \core|regfile|memoria~1093_combout ;
wire \core|regfile|memoria~247_q ;
wire \core|regfile|memoria~1094_combout ;
wire \core|mux_alusrc_o[23]~27_combout ;
wire \core|regfile|memoria~1095_combout ;
wire \core|regfile|memoria~152_q ;
wire \core|regfile|memoria~1098_combout ;
wire \core|regfile|memoria~249_q ;
wire \core|regfile|memoria~1101_combout ;
wire \divisor|clk_o~q ;
wire \divisor|Equal0~0_combout ;
wire \divisor|Equal0~1_combout ;
wire \divisor|Equal0~2_combout ;
wire \divisor|Equal0~3_combout ;
wire \divisor|Equal0~4_combout ;
wire \divisor|Equal0~5_combout ;
wire \divisor|Equal0~6_combout ;
wire \divisor|clk_o~0_combout ;
wire \divisor|ctr_r~8_combout ;
wire \divisor|ctr_r~9_combout ;
wire \divisor|ctr_r~10_combout ;
wire \divisor|ctr_r~11_combout ;
wire \divisor|ctr_r~12_combout ;
wire \divisor|ctr_r~13_combout ;
wire \divisor|ctr_r~14_combout ;
wire \divisor|ctr_r~15_combout ;
wire \divisor|ctr_r~16_combout ;
wire \divisor|ctr_r~17_combout ;
wire \divisor|ctr_r~18_combout ;
wire \divisor|ctr_r~19_combout ;
wire \clk_i~input_o ;
wire \clk_i~inputclkctrl_outclk ;
wire \divisor|clk_o~clkctrl_outclk ;
wire \core|regfile|memoria~192feeder_combout ;
wire \core|regfile|memoria~194feeder_combout ;
wire \core|regfile|memoria~195feeder_combout ;
wire \core|regfile|memoria~132feeder_combout ;
wire \core|regfile|memoria~230feeder_combout ;
wire \core|regfile|memoria~199feeder_combout ;
wire \core|regfile|memoria~231feeder_combout ;
wire \core|regfile|memoria~203feeder_combout ;
wire \core|regfile|memoria~235feeder_combout ;
wire \core|regfile|memoria~204feeder_combout ;
wire \core|regfile|memoria~141feeder_combout ;
wire \core|regfile|memoria~207feeder_combout ;
wire \core|regfile|memoria~240feeder_combout ;
wire \core|regfile|memoria~208feeder_combout ;
wire \core|regfile|memoria~209feeder_combout ;
wire \core|regfile|memoria~147feeder_combout ;
wire \core|regfile|memoria~213feeder_combout ;
wire \core|regfile|memoria~215feeder_combout ;
wire \divisor|clk_o~feeder_combout ;
wire \disp0[0]~output_o ;
wire \disp0[1]~output_o ;
wire \disp0[2]~output_o ;
wire \disp0[3]~output_o ;
wire \disp0[4]~output_o ;
wire \disp0[5]~output_o ;
wire \disp0[6]~output_o ;
wire \disp1[0]~output_o ;
wire \disp1[1]~output_o ;
wire \disp1[2]~output_o ;
wire \disp1[3]~output_o ;
wire \disp1[4]~output_o ;
wire \disp1[5]~output_o ;
wire \disp1[6]~output_o ;
wire \disp2[0]~output_o ;
wire \disp2[1]~output_o ;
wire \disp2[2]~output_o ;
wire \disp2[3]~output_o ;
wire \disp2[4]~output_o ;
wire \disp2[5]~output_o ;
wire \disp2[6]~output_o ;
wire \disp3[0]~output_o ;
wire \disp3[1]~output_o ;
wire \disp3[2]~output_o ;
wire \disp3[3]~output_o ;
wire \disp3[4]~output_o ;
wire \disp3[5]~output_o ;
wire \disp3[6]~output_o ;
wire \disp4[0]~output_o ;
wire \disp4[1]~output_o ;
wire \disp4[2]~output_o ;
wire \disp4[3]~output_o ;
wire \disp4[4]~output_o ;
wire \disp4[5]~output_o ;
wire \disp4[6]~output_o ;
wire \disp5[0]~output_o ;
wire \disp5[1]~output_o ;
wire \disp5[2]~output_o ;
wire \disp5[3]~output_o ;
wire \disp5[4]~output_o ;
wire \disp5[5]~output_o ;
wire \disp5[6]~output_o ;
wire \disp6[0]~output_o ;
wire \disp6[1]~output_o ;
wire \disp6[2]~output_o ;
wire \disp6[3]~output_o ;
wire \disp6[4]~output_o ;
wire \disp6[5]~output_o ;
wire \disp6[6]~output_o ;
wire \disp7[0]~output_o ;
wire \disp7[1]~output_o ;
wire \disp7[2]~output_o ;
wire \disp7[3]~output_o ;
wire \disp7[4]~output_o ;
wire \disp7[5]~output_o ;
wire \disp7[6]~output_o ;
wire \core|pc_current[3]~9_combout ;
wire \rst_ni~input_o ;
wire \core|pc_current[3]~10 ;
wire \core|pc_current[4]~11_combout ;
wire \core|pc_current[4]~12 ;
wire \core|pc_current[5]~14 ;
wire \core|pc_current[6]~15_combout ;
wire \core|pc_current[6]~16 ;
wire \core|pc_current[7]~18 ;
wire \core|pc_current[8]~20 ;
wire \core|pc_current[9]~22 ;
wire \core|pc_current[10]~24 ;
wire \core|pc_current[11]~25_combout ;
wire \core|pc_current[7]~17_combout ;
wire \core|pc_current[8]~19_combout ;
wire \core|icache|memoria~4_combout ;
wire \core|pc_current[2]~27_combout ;
wire \core|pc_current[5]~13_combout ;
wire \core|icache|memoria~7_combout ;
wire \core|icache|memoria~11_combout ;
wire \core|pc_current[10]~23_combout ;
wire \core|icache|memoria~5_combout ;
wire \core|icache|memoria~6_combout ;
wire \core|regfile|memoria~1029_combout ;
wire \core|icache|memoria~8_combout ;
wire \core|icache|memoria~9_combout ;
wire \core|icache|memoria~10_combout ;
wire \core|icache|memoria~12_combout ;
wire \core|regfile|memoria~1107_combout ;
wire \core|regfile|memoria~226_q ;
wire \core|regfile|memoria~1106_combout ;
wire \core|regfile|memoria~130_q ;
wire \core|regfile|memoria~1030_combout ;
wire \core|regfile|memoria~1031_combout ;
wire \core|mux_alusrc_o[2]~5_combout ;
wire \core|sextend|Equal0~0_combout ;
wire \core|mux_alusrc_o[26]~0_combout ;
wire \core|execute|Add0~1_combout ;
wire \core|regfile|memoria~1104_combout ;
wire \core|regfile|memoria~160_q ;
wire \core|regfile|memoria~1024_combout ;
wire \core|execute|Add0~2 ;
wire \core|execute|Add0~3_combout ;
wire \core|regfile|memoria~161_q ;
wire \core|regfile|memoria~129_q ;
wire \core|regfile|memoria~225feeder_combout ;
wire \core|regfile|memoria~225_q ;
wire \core|regfile|memoria~1105_combout ;
wire \core|regfile|memoria~193_q ;
wire \core|mux_alusrc_o[1]~2_combout ;
wire \core|mux_alusrc_o[1]~3_combout ;
wire \core|mux_alusrc_o[1]~4_combout ;
wire \core|execute|Add0~4 ;
wire \core|execute|Add0~5_combout ;
wire \core|regfile|memoria~1032_combout ;
wire \core|execute|Add0~6 ;
wire \core|execute|Add0~7_combout ;
wire \deco0|WideOr6~0_combout ;
wire \deco0|WideOr5~0_combout ;
wire \deco0|WideOr4~0_combout ;
wire \deco0|WideOr3~0_combout ;
wire \deco0|WideOr2~0_combout ;
wire \deco0|WideOr1~0_combout ;
wire \deco0|WideOr0~0_combout ;
wire \core|regfile|memoria~165_q ;
wire \core|regfile|memoria~229_q ;
wire \core|regfile|memoria~133_q ;
wire \core|regfile|memoria~1039_combout ;
wire \core|regfile|memoria~1040_combout ;
wire \core|mux_alusrc_o[5]~9_combout ;
wire \core|execute|Add0~8 ;
wire \core|execute|Add0~9_combout ;
wire \core|regfile|memoria~164_q ;
wire \core|regfile|memoria~1035_combout ;
wire \core|execute|Add0~10 ;
wire \core|execute|Add0~11_combout ;
wire \core|regfile|memoria~198_q ;
wire \core|regfile|memoria~134_q ;
wire \core|regfile|memoria~1042_combout ;
wire \core|regfile|memoria~1043_combout ;
wire \core|mux_alusrc_o[6]~10_combout ;
wire \core|execute|Add0~12 ;
wire \core|execute|Add0~13_combout ;
wire \core|regfile|memoria~167_q ;
wire \core|regfile|memoria~135_q ;
wire \core|regfile|memoria~1045_combout ;
wire \core|regfile|memoria~1046_combout ;
wire \core|mux_alusrc_o[7]~11_combout ;
wire \core|execute|Add0~14 ;
wire \core|execute|Add0~15_combout ;
wire \deco1|WideOr6~0_combout ;
wire \deco1|WideOr5~0_combout ;
wire \deco1|WideOr4~0_combout ;
wire \deco1|WideOr3~0_combout ;
wire \deco1|WideOr2~0_combout ;
wire \deco1|WideOr1~0_combout ;
wire \deco1|WideOr0~0_combout ;
wire \core|regfile|memoria~200_q ;
wire \core|regfile|memoria~136_q ;
wire \core|regfile|memoria~1048_combout ;
wire \core|regfile|memoria~1049_combout ;
wire \core|mux_alusrc_o[8]~12_combout ;
wire \core|execute|Add0~16 ;
wire \core|execute|Add0~17_combout ;
wire \deco2|WideOr6~0_combout ;
wire \deco2|WideOr5~0_combout ;
wire \deco2|WideOr4~0_combout ;
wire \deco2|WideOr3~0_combout ;
wire \deco2|WideOr2~0_combout ;
wire \deco2|WideOr1~0_combout ;
wire \deco2|WideOr0~0_combout ;
wire \core|regfile|memoria~202feeder_combout ;
wire \core|regfile|memoria~202_q ;
wire \core|regfile|memoria~234_q ;
wire \core|regfile|memoria~138feeder_combout ;
wire \core|regfile|memoria~138_q ;
wire \core|regfile|memoria~1054_combout ;
wire \core|regfile|memoria~1055_combout ;
wire \core|mux_alusrc_o[10]~14_combout ;
wire \core|execute|Add0~18 ;
wire \core|execute|Add0~19_combout ;
wire \core|regfile|memoria~169_q ;
wire \core|regfile|memoria~1050_combout ;
wire \core|execute|Add0~20 ;
wire \core|execute|Add0~21_combout ;
wire \core|regfile|memoria~1059_combout ;
wire \core|execute|Add0~22 ;
wire \core|execute|Add0~23_combout ;
wire \core|regfile|memoria~171_q ;
wire \core|regfile|memoria~1056_combout ;
wire \core|execute|Add0~24 ;
wire \core|execute|Add0~25_combout ;
wire \deco3|WideOr6~0_combout ;
wire \deco3|WideOr5~0_combout ;
wire \deco3|WideOr4~0_combout ;
wire \deco3|WideOr3~0_combout ;
wire \deco3|WideOr2~0_combout ;
wire \deco3|WideOr1~0_combout ;
wire \deco3|WideOr0~0_combout ;
wire \core|regfile|memoria~175_q ;
wire \core|regfile|memoria~1068_combout ;
wire \core|mux_alusrc_o[13]~17_combout ;
wire \core|execute|Add0~26 ;
wire \core|execute|Add0~28 ;
wire \core|execute|Add0~29_combout ;
wire \core|regfile|memoria~206feeder_combout ;
wire \core|regfile|memoria~206_q ;
wire \core|regfile|memoria~238_q ;
wire \core|regfile|memoria~142_q ;
wire \core|regfile|memoria~1066_combout ;
wire \core|regfile|memoria~1067_combout ;
wire \core|mux_alusrc_o[14]~18_combout ;
wire \core|execute|Add0~30 ;
wire \core|execute|Add0~31_combout ;
wire \core|regfile|memoria~176_q ;
wire \core|regfile|memoria~1071_combout ;
wire \core|execute|Add0~32 ;
wire \core|execute|Add0~33_combout ;
wire \core|execute|Add0~27_combout ;
wire \deco4|WideOr6~0_combout ;
wire \deco4|WideOr5~0_combout ;
wire \deco4|WideOr4~0_combout ;
wire \deco4|WideOr3~0_combout ;
wire \deco4|WideOr2~0_combout ;
wire \deco4|WideOr1~0_combout ;
wire \deco4|WideOr0~0_combout ;
wire \core|regfile|memoria~178_q ;
wire \core|regfile|memoria~1077_combout ;
wire \core|regfile|memoria~1074_combout ;
wire \core|execute|Add0~34 ;
wire \core|execute|Add0~36 ;
wire \core|execute|Add0~37_combout ;
wire \core|execute|Add0~35_combout ;
wire \core|regfile|memoria~244_q ;
wire \core|regfile|memoria~212_q ;
wire \core|regfile|memoria~148_q ;
wire \core|regfile|memoria~180_q ;
wire \core|regfile|memoria~1084_combout ;
wire \core|regfile|memoria~1085_combout ;
wire \core|mux_alusrc_o[20]~24_combout ;
wire \core|regfile|memoria~1080_combout ;
wire \core|execute|Add0~38 ;
wire \core|execute|Add0~40 ;
wire \core|execute|Add0~41_combout ;
wire \core|execute|Add0~39_combout ;
wire \deco5|WideOr6~0_combout ;
wire \deco5|WideOr5~0_combout ;
wire \deco5|WideOr4~0_combout ;
wire \deco5|WideOr3~0_combout ;
wire \deco5|WideOr2~0_combout ;
wire \deco5|WideOr1~0_combout ;
wire \deco5|WideOr0~0_combout ;
wire \core|regfile|memoria~183_q ;
wire \core|regfile|memoria~1092_combout ;
wire \core|execute|Add0~42 ;
wire \core|execute|Add0~43_combout ;
wire \core|regfile|memoria~149_q ;
wire \core|regfile|memoria~1087_combout ;
wire \core|regfile|memoria~245_q ;
wire \core|regfile|memoria~1088_combout ;
wire \core|mux_alusrc_o[21]~25_combout ;
wire \core|execute|Add0~44 ;
wire \core|execute|Add0~45_combout ;
wire \core|regfile|memoria~182_q ;
wire \core|regfile|memoria~1089_combout ;
wire \core|execute|Add0~46 ;
wire \core|execute|Add0~47_combout ;
wire \deco6|WideOr6~0_combout ;
wire \deco6|WideOr5~0_combout ;
wire \deco6|WideOr4~0_combout ;
wire \deco6|WideOr3~0_combout ;
wire \deco6|WideOr2~0_combout ;
wire \deco6|WideOr1~0_combout ;
wire \deco6|WideOr0~0_combout ;
wire \core|regfile|memoria~248_q ;
wire \core|regfile|memoria~216_q ;
wire \core|regfile|memoria~184_q ;
wire \core|regfile|memoria~1096_combout ;
wire \core|regfile|memoria~1097_combout ;
wire \core|mux_alusrc_o[24]~28_combout ;
wire \core|execute|Add0~48 ;
wire \core|execute|Add0~49_combout ;
wire \core|regfile|memoria~250_q ;
wire \core|regfile|memoria~218_q ;
wire \core|regfile|memoria~186_q ;
wire \core|regfile|memoria~154_q ;
wire \core|regfile|memoria~1102_combout ;
wire \core|regfile|memoria~1103_combout ;
wire \core|mux_alusrc_o[26]~30_combout ;
wire \core|execute|Add0~50 ;
wire \core|execute|Add0~51_combout ;
wire \core|regfile|memoria~185_q ;
wire \core|regfile|memoria~217feeder_combout ;
wire \core|regfile|memoria~217_q ;
wire \core|regfile|memoria~153_q ;
wire \core|regfile|memoria~1099_combout ;
wire \core|regfile|memoria~1100_combout ;
wire \core|mux_alusrc_o[25]~29_combout ;
wire \core|execute|Add0~52 ;
wire \core|execute|Add0~53_combout ;
wire \deco7|WideOr6~0_combout ;
wire \deco7|WideOr5~0_combout ;
wire \deco7|WideOr4~0_combout ;
wire \deco7|WideOr3~0_combout ;
wire \deco7|WideOr2~0_combout ;
wire \deco7|WideOr1~0_combout ;
wire \deco7|WideOr0~0_combout ;
wire [23:0] \divisor|ctr_r ;
wire [31:0] \core|pc_current ;


// Location: FF_X108_Y12_N23
dffeas \core|pc_current[9] (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|pc_current[9]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc_current [9]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc_current[9] .is_wysiwyg = "true";
defparam \core|pc_current[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N22
cycloneive_lcell_comb \core|pc_current[9]~21 (
// Equation(s):
// \core|pc_current[9]~21_combout  = (\core|pc_current [9] & (\core|pc_current[8]~20  $ (GND))) # (!\core|pc_current [9] & (!\core|pc_current[8]~20  & VCC))
// \core|pc_current[9]~22  = CARRY((\core|pc_current [9] & !\core|pc_current[8]~20 ))

	.dataa(\core|pc_current [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_current[8]~20 ),
	.combout(\core|pc_current[9]~21_combout ),
	.cout(\core|pc_current[9]~22 ));
// synopsys translate_off
defparam \core|pc_current[9]~21 .lut_mask = 16'hA50A;
defparam \core|pc_current[9]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N8
cycloneive_lcell_comb \divisor|Add0~0 (
// Equation(s):
// \divisor|Add0~0_combout  = \divisor|ctr_r [0] $ (VCC)
// \divisor|Add0~1  = CARRY(\divisor|ctr_r [0])

	.dataa(gnd),
	.datab(\divisor|ctr_r [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\divisor|Add0~0_combout ),
	.cout(\divisor|Add0~1 ));
// synopsys translate_off
defparam \divisor|Add0~0 .lut_mask = 16'h33CC;
defparam \divisor|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N10
cycloneive_lcell_comb \divisor|Add0~2 (
// Equation(s):
// \divisor|Add0~2_combout  = (\divisor|ctr_r [1] & (!\divisor|Add0~1 )) # (!\divisor|ctr_r [1] & ((\divisor|Add0~1 ) # (GND)))
// \divisor|Add0~3  = CARRY((!\divisor|Add0~1 ) # (!\divisor|ctr_r [1]))

	.dataa(\divisor|ctr_r [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~1 ),
	.combout(\divisor|Add0~2_combout ),
	.cout(\divisor|Add0~3 ));
// synopsys translate_off
defparam \divisor|Add0~2 .lut_mask = 16'h5A5F;
defparam \divisor|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N12
cycloneive_lcell_comb \divisor|Add0~4 (
// Equation(s):
// \divisor|Add0~4_combout  = (\divisor|ctr_r [2] & (\divisor|Add0~3  $ (GND))) # (!\divisor|ctr_r [2] & (!\divisor|Add0~3  & VCC))
// \divisor|Add0~5  = CARRY((\divisor|ctr_r [2] & !\divisor|Add0~3 ))

	.dataa(\divisor|ctr_r [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~3 ),
	.combout(\divisor|Add0~4_combout ),
	.cout(\divisor|Add0~5 ));
// synopsys translate_off
defparam \divisor|Add0~4 .lut_mask = 16'hA50A;
defparam \divisor|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N14
cycloneive_lcell_comb \divisor|Add0~6 (
// Equation(s):
// \divisor|Add0~6_combout  = (\divisor|ctr_r [3] & (!\divisor|Add0~5 )) # (!\divisor|ctr_r [3] & ((\divisor|Add0~5 ) # (GND)))
// \divisor|Add0~7  = CARRY((!\divisor|Add0~5 ) # (!\divisor|ctr_r [3]))

	.dataa(gnd),
	.datab(\divisor|ctr_r [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~5 ),
	.combout(\divisor|Add0~6_combout ),
	.cout(\divisor|Add0~7 ));
// synopsys translate_off
defparam \divisor|Add0~6 .lut_mask = 16'h3C3F;
defparam \divisor|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N16
cycloneive_lcell_comb \divisor|Add0~8 (
// Equation(s):
// \divisor|Add0~8_combout  = (\divisor|ctr_r [4] & (\divisor|Add0~7  $ (GND))) # (!\divisor|ctr_r [4] & (!\divisor|Add0~7  & VCC))
// \divisor|Add0~9  = CARRY((\divisor|ctr_r [4] & !\divisor|Add0~7 ))

	.dataa(gnd),
	.datab(\divisor|ctr_r [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~7 ),
	.combout(\divisor|Add0~8_combout ),
	.cout(\divisor|Add0~9 ));
// synopsys translate_off
defparam \divisor|Add0~8 .lut_mask = 16'hC30C;
defparam \divisor|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N18
cycloneive_lcell_comb \divisor|Add0~10 (
// Equation(s):
// \divisor|Add0~10_combout  = (\divisor|ctr_r [5] & (!\divisor|Add0~9 )) # (!\divisor|ctr_r [5] & ((\divisor|Add0~9 ) # (GND)))
// \divisor|Add0~11  = CARRY((!\divisor|Add0~9 ) # (!\divisor|ctr_r [5]))

	.dataa(gnd),
	.datab(\divisor|ctr_r [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~9 ),
	.combout(\divisor|Add0~10_combout ),
	.cout(\divisor|Add0~11 ));
// synopsys translate_off
defparam \divisor|Add0~10 .lut_mask = 16'h3C3F;
defparam \divisor|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N20
cycloneive_lcell_comb \divisor|Add0~12 (
// Equation(s):
// \divisor|Add0~12_combout  = (\divisor|ctr_r [6] & (\divisor|Add0~11  $ (GND))) # (!\divisor|ctr_r [6] & (!\divisor|Add0~11  & VCC))
// \divisor|Add0~13  = CARRY((\divisor|ctr_r [6] & !\divisor|Add0~11 ))

	.dataa(gnd),
	.datab(\divisor|ctr_r [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~11 ),
	.combout(\divisor|Add0~12_combout ),
	.cout(\divisor|Add0~13 ));
// synopsys translate_off
defparam \divisor|Add0~12 .lut_mask = 16'hC30C;
defparam \divisor|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N22
cycloneive_lcell_comb \divisor|Add0~14 (
// Equation(s):
// \divisor|Add0~14_combout  = (\divisor|ctr_r [7] & (!\divisor|Add0~13 )) # (!\divisor|ctr_r [7] & ((\divisor|Add0~13 ) # (GND)))
// \divisor|Add0~15  = CARRY((!\divisor|Add0~13 ) # (!\divisor|ctr_r [7]))

	.dataa(gnd),
	.datab(\divisor|ctr_r [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~13 ),
	.combout(\divisor|Add0~14_combout ),
	.cout(\divisor|Add0~15 ));
// synopsys translate_off
defparam \divisor|Add0~14 .lut_mask = 16'h3C3F;
defparam \divisor|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N24
cycloneive_lcell_comb \divisor|Add0~16 (
// Equation(s):
// \divisor|Add0~16_combout  = (\divisor|ctr_r [8] & (\divisor|Add0~15  $ (GND))) # (!\divisor|ctr_r [8] & (!\divisor|Add0~15  & VCC))
// \divisor|Add0~17  = CARRY((\divisor|ctr_r [8] & !\divisor|Add0~15 ))

	.dataa(gnd),
	.datab(\divisor|ctr_r [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~15 ),
	.combout(\divisor|Add0~16_combout ),
	.cout(\divisor|Add0~17 ));
// synopsys translate_off
defparam \divisor|Add0~16 .lut_mask = 16'hC30C;
defparam \divisor|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N26
cycloneive_lcell_comb \divisor|Add0~18 (
// Equation(s):
// \divisor|Add0~18_combout  = (\divisor|ctr_r [9] & (!\divisor|Add0~17 )) # (!\divisor|ctr_r [9] & ((\divisor|Add0~17 ) # (GND)))
// \divisor|Add0~19  = CARRY((!\divisor|Add0~17 ) # (!\divisor|ctr_r [9]))

	.dataa(\divisor|ctr_r [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~17 ),
	.combout(\divisor|Add0~18_combout ),
	.cout(\divisor|Add0~19 ));
// synopsys translate_off
defparam \divisor|Add0~18 .lut_mask = 16'h5A5F;
defparam \divisor|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N28
cycloneive_lcell_comb \divisor|Add0~20 (
// Equation(s):
// \divisor|Add0~20_combout  = (\divisor|ctr_r [10] & (\divisor|Add0~19  $ (GND))) # (!\divisor|ctr_r [10] & (!\divisor|Add0~19  & VCC))
// \divisor|Add0~21  = CARRY((\divisor|ctr_r [10] & !\divisor|Add0~19 ))

	.dataa(gnd),
	.datab(\divisor|ctr_r [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~19 ),
	.combout(\divisor|Add0~20_combout ),
	.cout(\divisor|Add0~21 ));
// synopsys translate_off
defparam \divisor|Add0~20 .lut_mask = 16'hC30C;
defparam \divisor|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N30
cycloneive_lcell_comb \divisor|Add0~22 (
// Equation(s):
// \divisor|Add0~22_combout  = (\divisor|ctr_r [11] & (!\divisor|Add0~21 )) # (!\divisor|ctr_r [11] & ((\divisor|Add0~21 ) # (GND)))
// \divisor|Add0~23  = CARRY((!\divisor|Add0~21 ) # (!\divisor|ctr_r [11]))

	.dataa(\divisor|ctr_r [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~21 ),
	.combout(\divisor|Add0~22_combout ),
	.cout(\divisor|Add0~23 ));
// synopsys translate_off
defparam \divisor|Add0~22 .lut_mask = 16'h5A5F;
defparam \divisor|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N0
cycloneive_lcell_comb \divisor|Add0~24 (
// Equation(s):
// \divisor|Add0~24_combout  = (\divisor|ctr_r [12] & (\divisor|Add0~23  $ (GND))) # (!\divisor|ctr_r [12] & (!\divisor|Add0~23  & VCC))
// \divisor|Add0~25  = CARRY((\divisor|ctr_r [12] & !\divisor|Add0~23 ))

	.dataa(\divisor|ctr_r [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~23 ),
	.combout(\divisor|Add0~24_combout ),
	.cout(\divisor|Add0~25 ));
// synopsys translate_off
defparam \divisor|Add0~24 .lut_mask = 16'hA50A;
defparam \divisor|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N2
cycloneive_lcell_comb \divisor|Add0~26 (
// Equation(s):
// \divisor|Add0~26_combout  = (\divisor|ctr_r [13] & (!\divisor|Add0~25 )) # (!\divisor|ctr_r [13] & ((\divisor|Add0~25 ) # (GND)))
// \divisor|Add0~27  = CARRY((!\divisor|Add0~25 ) # (!\divisor|ctr_r [13]))

	.dataa(\divisor|ctr_r [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~25 ),
	.combout(\divisor|Add0~26_combout ),
	.cout(\divisor|Add0~27 ));
// synopsys translate_off
defparam \divisor|Add0~26 .lut_mask = 16'h5A5F;
defparam \divisor|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N4
cycloneive_lcell_comb \divisor|Add0~28 (
// Equation(s):
// \divisor|Add0~28_combout  = (\divisor|ctr_r [14] & (\divisor|Add0~27  $ (GND))) # (!\divisor|ctr_r [14] & (!\divisor|Add0~27  & VCC))
// \divisor|Add0~29  = CARRY((\divisor|ctr_r [14] & !\divisor|Add0~27 ))

	.dataa(gnd),
	.datab(\divisor|ctr_r [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~27 ),
	.combout(\divisor|Add0~28_combout ),
	.cout(\divisor|Add0~29 ));
// synopsys translate_off
defparam \divisor|Add0~28 .lut_mask = 16'hC30C;
defparam \divisor|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N6
cycloneive_lcell_comb \divisor|Add0~30 (
// Equation(s):
// \divisor|Add0~30_combout  = (\divisor|ctr_r [15] & (!\divisor|Add0~29 )) # (!\divisor|ctr_r [15] & ((\divisor|Add0~29 ) # (GND)))
// \divisor|Add0~31  = CARRY((!\divisor|Add0~29 ) # (!\divisor|ctr_r [15]))

	.dataa(\divisor|ctr_r [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~29 ),
	.combout(\divisor|Add0~30_combout ),
	.cout(\divisor|Add0~31 ));
// synopsys translate_off
defparam \divisor|Add0~30 .lut_mask = 16'h5A5F;
defparam \divisor|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N8
cycloneive_lcell_comb \divisor|Add0~32 (
// Equation(s):
// \divisor|Add0~32_combout  = (\divisor|ctr_r [16] & (\divisor|Add0~31  $ (GND))) # (!\divisor|ctr_r [16] & (!\divisor|Add0~31  & VCC))
// \divisor|Add0~33  = CARRY((\divisor|ctr_r [16] & !\divisor|Add0~31 ))

	.dataa(gnd),
	.datab(\divisor|ctr_r [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~31 ),
	.combout(\divisor|Add0~32_combout ),
	.cout(\divisor|Add0~33 ));
// synopsys translate_off
defparam \divisor|Add0~32 .lut_mask = 16'hC30C;
defparam \divisor|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N10
cycloneive_lcell_comb \divisor|Add0~34 (
// Equation(s):
// \divisor|Add0~34_combout  = (\divisor|ctr_r [17] & (!\divisor|Add0~33 )) # (!\divisor|ctr_r [17] & ((\divisor|Add0~33 ) # (GND)))
// \divisor|Add0~35  = CARRY((!\divisor|Add0~33 ) # (!\divisor|ctr_r [17]))

	.dataa(\divisor|ctr_r [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~33 ),
	.combout(\divisor|Add0~34_combout ),
	.cout(\divisor|Add0~35 ));
// synopsys translate_off
defparam \divisor|Add0~34 .lut_mask = 16'h5A5F;
defparam \divisor|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N12
cycloneive_lcell_comb \divisor|Add0~36 (
// Equation(s):
// \divisor|Add0~36_combout  = (\divisor|ctr_r [18] & (\divisor|Add0~35  $ (GND))) # (!\divisor|ctr_r [18] & (!\divisor|Add0~35  & VCC))
// \divisor|Add0~37  = CARRY((\divisor|ctr_r [18] & !\divisor|Add0~35 ))

	.dataa(\divisor|ctr_r [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~35 ),
	.combout(\divisor|Add0~36_combout ),
	.cout(\divisor|Add0~37 ));
// synopsys translate_off
defparam \divisor|Add0~36 .lut_mask = 16'hA50A;
defparam \divisor|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N14
cycloneive_lcell_comb \divisor|Add0~38 (
// Equation(s):
// \divisor|Add0~38_combout  = (\divisor|ctr_r [19] & (!\divisor|Add0~37 )) # (!\divisor|ctr_r [19] & ((\divisor|Add0~37 ) # (GND)))
// \divisor|Add0~39  = CARRY((!\divisor|Add0~37 ) # (!\divisor|ctr_r [19]))

	.dataa(gnd),
	.datab(\divisor|ctr_r [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~37 ),
	.combout(\divisor|Add0~38_combout ),
	.cout(\divisor|Add0~39 ));
// synopsys translate_off
defparam \divisor|Add0~38 .lut_mask = 16'h3C3F;
defparam \divisor|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N16
cycloneive_lcell_comb \divisor|Add0~40 (
// Equation(s):
// \divisor|Add0~40_combout  = (\divisor|ctr_r [20] & (\divisor|Add0~39  $ (GND))) # (!\divisor|ctr_r [20] & (!\divisor|Add0~39  & VCC))
// \divisor|Add0~41  = CARRY((\divisor|ctr_r [20] & !\divisor|Add0~39 ))

	.dataa(\divisor|ctr_r [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~39 ),
	.combout(\divisor|Add0~40_combout ),
	.cout(\divisor|Add0~41 ));
// synopsys translate_off
defparam \divisor|Add0~40 .lut_mask = 16'hA50A;
defparam \divisor|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N18
cycloneive_lcell_comb \divisor|Add0~42 (
// Equation(s):
// \divisor|Add0~42_combout  = (\divisor|ctr_r [21] & (!\divisor|Add0~41 )) # (!\divisor|ctr_r [21] & ((\divisor|Add0~41 ) # (GND)))
// \divisor|Add0~43  = CARRY((!\divisor|Add0~41 ) # (!\divisor|ctr_r [21]))

	.dataa(gnd),
	.datab(\divisor|ctr_r [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~41 ),
	.combout(\divisor|Add0~42_combout ),
	.cout(\divisor|Add0~43 ));
// synopsys translate_off
defparam \divisor|Add0~42 .lut_mask = 16'h3C3F;
defparam \divisor|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N20
cycloneive_lcell_comb \divisor|Add0~44 (
// Equation(s):
// \divisor|Add0~44_combout  = (\divisor|ctr_r [22] & (\divisor|Add0~43  $ (GND))) # (!\divisor|ctr_r [22] & (!\divisor|Add0~43  & VCC))
// \divisor|Add0~45  = CARRY((\divisor|ctr_r [22] & !\divisor|Add0~43 ))

	.dataa(gnd),
	.datab(\divisor|ctr_r [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor|Add0~43 ),
	.combout(\divisor|Add0~44_combout ),
	.cout(\divisor|Add0~45 ));
// synopsys translate_off
defparam \divisor|Add0~44 .lut_mask = 16'hC30C;
defparam \divisor|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N22
cycloneive_lcell_comb \divisor|Add0~46 (
// Equation(s):
// \divisor|Add0~46_combout  = \divisor|ctr_r [23] $ (\divisor|Add0~45 )

	.dataa(gnd),
	.datab(\divisor|ctr_r [23]),
	.datac(gnd),
	.datad(gnd),
	.cin(\divisor|Add0~45 ),
	.combout(\divisor|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|Add0~46 .lut_mask = 16'h3C3C;
defparam \divisor|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X110_Y12_N29
dffeas \core|regfile|memoria~192 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~192 .is_wysiwyg = "true";
defparam \core|regfile|memoria~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y12_N1
dffeas \core|regfile|memoria~128 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~128 .is_wysiwyg = "true";
defparam \core|regfile|memoria~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N0
cycloneive_lcell_comb \core|regfile|memoria~1025 (
// Equation(s):
// \core|regfile|memoria~1025_combout  = (\core|icache|memoria~12_combout  & ((\core|regfile|memoria~192_q ) # ((\core|icache|memoria~9_combout )))) # (!\core|icache|memoria~12_combout  & (((\core|regfile|memoria~128_q  & !\core|icache|memoria~9_combout ))))

	.dataa(\core|icache|memoria~12_combout ),
	.datab(\core|regfile|memoria~192_q ),
	.datac(\core|regfile|memoria~128_q ),
	.datad(\core|icache|memoria~9_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1025_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1025 .lut_mask = 16'hAAD8;
defparam \core|regfile|memoria~1025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N7
dffeas \core|regfile|memoria~224 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~224 .is_wysiwyg = "true";
defparam \core|regfile|memoria~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N6
cycloneive_lcell_comb \core|regfile|memoria~1026 (
// Equation(s):
// \core|regfile|memoria~1026_combout  = (\core|icache|memoria~9_combout  & ((\core|regfile|memoria~1025_combout  & ((\core|regfile|memoria~224_q ))) # (!\core|regfile|memoria~1025_combout  & (\core|regfile|memoria~160_q )))) # 
// (!\core|icache|memoria~9_combout  & (((\core|regfile|memoria~1025_combout ))))

	.dataa(\core|regfile|memoria~160_q ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|regfile|memoria~224_q ),
	.datad(\core|regfile|memoria~1025_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1026_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1026 .lut_mask = 16'hF388;
defparam \core|regfile|memoria~1026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N4
cycloneive_lcell_comb \core|mux_alusrc_o[0]~1 (
// Equation(s):
// \core|mux_alusrc_o[0]~1_combout  = (\core|sextend|Equal0~0_combout  & ((\core|icache|memoria~9_combout ) # ((\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1026_combout )))) # (!\core|sextend|Equal0~0_combout  & 
// (((\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1026_combout ))))

	.dataa(\core|sextend|Equal0~0_combout ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|mux_alusrc_o[26]~0_combout ),
	.datad(\core|regfile|memoria~1026_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[0]~1 .lut_mask = 16'hF888;
defparam \core|mux_alusrc_o[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N8
cycloneive_lcell_comb \core|regfile|memoria~1027 (
// Equation(s):
// \core|regfile|memoria~1027_combout  = (\core|regfile|memoria~161_q  & (!\core|pc_current [2] & (\core|pc_current [3] & \core|icache|memoria~6_combout )))

	.dataa(\core|regfile|memoria~161_q ),
	.datab(\core|pc_current [2]),
	.datac(\core|pc_current [3]),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1027_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1027 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y12_N3
dffeas \core|regfile|memoria~162 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~162 .is_wysiwyg = "true";
defparam \core|regfile|memoria~162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N26
cycloneive_lcell_comb \core|regfile|memoria~1028 (
// Equation(s):
// \core|regfile|memoria~1028_combout  = (\core|regfile|memoria~162_q  & (!\core|pc_current [2] & (\core|pc_current [3] & \core|icache|memoria~6_combout )))

	.dataa(\core|regfile|memoria~162_q ),
	.datab(\core|pc_current [2]),
	.datac(\core|pc_current [3]),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1028_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1028 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y12_N23
dffeas \core|regfile|memoria~194 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~194feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~194 .is_wysiwyg = "true";
defparam \core|regfile|memoria~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y12_N13
dffeas \core|regfile|memoria~163 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~163 .is_wysiwyg = "true";
defparam \core|regfile|memoria~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N6
cycloneive_lcell_comb \core|mux_alusrc_o[3]~6 (
// Equation(s):
// \core|mux_alusrc_o[3]~6_combout  = (!\core|pc_current [3] & (\core|pc_current [2] & (\core|icache|memoria~11_combout  & \core|icache|memoria~6_combout )))

	.dataa(\core|pc_current [3]),
	.datab(\core|pc_current [2]),
	.datac(\core|icache|memoria~11_combout ),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[3]~6 .lut_mask = 16'h4000;
defparam \core|mux_alusrc_o[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y12_N21
dffeas \core|regfile|memoria~195 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~195feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~195 .is_wysiwyg = "true";
defparam \core|regfile|memoria~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y12_N19
dffeas \core|regfile|memoria~131 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~131 .is_wysiwyg = "true";
defparam \core|regfile|memoria~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N18
cycloneive_lcell_comb \core|regfile|memoria~1033 (
// Equation(s):
// \core|regfile|memoria~1033_combout  = (\core|icache|memoria~12_combout  & ((\core|regfile|memoria~195_q ) # ((\core|icache|memoria~9_combout )))) # (!\core|icache|memoria~12_combout  & (((\core|regfile|memoria~131_q  & !\core|icache|memoria~9_combout ))))

	.dataa(\core|icache|memoria~12_combout ),
	.datab(\core|regfile|memoria~195_q ),
	.datac(\core|regfile|memoria~131_q ),
	.datad(\core|icache|memoria~9_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1033_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1033 .lut_mask = 16'hAAD8;
defparam \core|regfile|memoria~1033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N5
dffeas \core|regfile|memoria~227 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~227 .is_wysiwyg = "true";
defparam \core|regfile|memoria~227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N4
cycloneive_lcell_comb \core|regfile|memoria~1034 (
// Equation(s):
// \core|regfile|memoria~1034_combout  = (\core|icache|memoria~9_combout  & ((\core|regfile|memoria~1033_combout  & ((\core|regfile|memoria~227_q ))) # (!\core|regfile|memoria~1033_combout  & (\core|regfile|memoria~163_q )))) # 
// (!\core|icache|memoria~9_combout  & (((\core|regfile|memoria~1033_combout ))))

	.dataa(\core|regfile|memoria~163_q ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|regfile|memoria~227_q ),
	.datad(\core|regfile|memoria~1033_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1034_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1034 .lut_mask = 16'hF388;
defparam \core|regfile|memoria~1034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N26
cycloneive_lcell_comb \core|mux_alusrc_o[3]~7 (
// Equation(s):
// \core|mux_alusrc_o[3]~7_combout  = (\core|mux_alusrc_o[3]~6_combout ) # ((\core|regfile|memoria~1034_combout  & \core|mux_alusrc_o[26]~0_combout ))

	.dataa(gnd),
	.datab(\core|mux_alusrc_o[3]~6_combout ),
	.datac(\core|regfile|memoria~1034_combout ),
	.datad(\core|mux_alusrc_o[26]~0_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[3]~7 .lut_mask = 16'hFCCC;
defparam \core|mux_alusrc_o[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y12_N15
dffeas \core|regfile|memoria~196 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~196 .is_wysiwyg = "true";
defparam \core|regfile|memoria~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y11_N19
dffeas \core|regfile|memoria~132 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~132 .is_wysiwyg = "true";
defparam \core|regfile|memoria~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N0
cycloneive_lcell_comb \core|regfile|memoria~1036 (
// Equation(s):
// \core|regfile|memoria~1036_combout  = (\core|icache|memoria~12_combout  & (((\core|icache|memoria~9_combout )))) # (!\core|icache|memoria~12_combout  & ((\core|icache|memoria~9_combout  & ((\core|regfile|memoria~164_q ))) # 
// (!\core|icache|memoria~9_combout  & (\core|regfile|memoria~132_q ))))

	.dataa(\core|icache|memoria~12_combout ),
	.datab(\core|regfile|memoria~132_q ),
	.datac(\core|regfile|memoria~164_q ),
	.datad(\core|icache|memoria~9_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1036_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1036 .lut_mask = 16'hFA44;
defparam \core|regfile|memoria~1036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y12_N17
dffeas \core|regfile|memoria~228 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~228 .is_wysiwyg = "true";
defparam \core|regfile|memoria~228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N16
cycloneive_lcell_comb \core|regfile|memoria~1037 (
// Equation(s):
// \core|regfile|memoria~1037_combout  = (\core|icache|memoria~12_combout  & ((\core|regfile|memoria~1036_combout  & ((\core|regfile|memoria~228_q ))) # (!\core|regfile|memoria~1036_combout  & (\core|regfile|memoria~196_q )))) # 
// (!\core|icache|memoria~12_combout  & (((\core|regfile|memoria~1036_combout ))))

	.dataa(\core|regfile|memoria~196_q ),
	.datab(\core|icache|memoria~12_combout ),
	.datac(\core|regfile|memoria~228_q ),
	.datad(\core|regfile|memoria~1036_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1037_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1037 .lut_mask = 16'hF388;
defparam \core|regfile|memoria~1037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N2
cycloneive_lcell_comb \core|mux_alusrc_o[4]~8 (
// Equation(s):
// \core|mux_alusrc_o[4]~8_combout  = (\core|mux_alusrc_o[3]~6_combout ) # ((\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1037_combout ))

	.dataa(\core|mux_alusrc_o[3]~6_combout ),
	.datab(\core|mux_alusrc_o[26]~0_combout ),
	.datac(gnd),
	.datad(\core|regfile|memoria~1037_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[4]~8 .lut_mask = 16'hEEAA;
defparam \core|mux_alusrc_o[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N0
cycloneive_lcell_comb \core|regfile|memoria~1038 (
// Equation(s):
// \core|regfile|memoria~1038_combout  = (\core|regfile|memoria~165_q  & (!\core|pc_current [2] & (\core|pc_current [3] & \core|icache|memoria~6_combout )))

	.dataa(\core|regfile|memoria~165_q ),
	.datab(\core|pc_current [2]),
	.datac(\core|pc_current [3]),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1038_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1038 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y12_N17
dffeas \core|regfile|memoria~197 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~197 .is_wysiwyg = "true";
defparam \core|regfile|memoria~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y12_N11
dffeas \core|regfile|memoria~166 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~166 .is_wysiwyg = "true";
defparam \core|regfile|memoria~166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N10
cycloneive_lcell_comb \core|regfile|memoria~1041 (
// Equation(s):
// \core|regfile|memoria~1041_combout  = (\core|pc_current [3] & (!\core|pc_current [2] & (\core|regfile|memoria~166_q  & \core|icache|memoria~6_combout )))

	.dataa(\core|pc_current [3]),
	.datab(\core|pc_current [2]),
	.datac(\core|regfile|memoria~166_q ),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1041_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1041 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N3
dffeas \core|regfile|memoria~230 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~230 .is_wysiwyg = "true";
defparam \core|regfile|memoria~230 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N12
cycloneive_lcell_comb \core|regfile|memoria~1044 (
// Equation(s):
// \core|regfile|memoria~1044_combout  = (\core|regfile|memoria~167_q  & (!\core|pc_current [2] & (\core|icache|memoria~6_combout  & \core|pc_current [3])))

	.dataa(\core|regfile|memoria~167_q ),
	.datab(\core|pc_current [2]),
	.datac(\core|icache|memoria~6_combout ),
	.datad(\core|pc_current [3]),
	.cin(gnd),
	.combout(\core|regfile|memoria~1044_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1044 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y10_N21
dffeas \core|regfile|memoria~199 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~199feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~199 .is_wysiwyg = "true";
defparam \core|regfile|memoria~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y10_N11
dffeas \core|regfile|memoria~231 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~231 .is_wysiwyg = "true";
defparam \core|regfile|memoria~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y12_N13
dffeas \core|regfile|memoria~168 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~168 .is_wysiwyg = "true";
defparam \core|regfile|memoria~168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N12
cycloneive_lcell_comb \core|regfile|memoria~1047 (
// Equation(s):
// \core|regfile|memoria~1047_combout  = (\core|pc_current [3] & (!\core|pc_current [2] & (\core|regfile|memoria~168_q  & \core|icache|memoria~6_combout )))

	.dataa(\core|pc_current [3]),
	.datab(\core|pc_current [2]),
	.datac(\core|regfile|memoria~168_q ),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1047_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1047 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y12_N3
dffeas \core|regfile|memoria~232 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~232 .is_wysiwyg = "true";
defparam \core|regfile|memoria~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y12_N1
dffeas \core|regfile|memoria~201 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~201 .is_wysiwyg = "true";
defparam \core|regfile|memoria~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y12_N25
dffeas \core|regfile|memoria~137 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~137 .is_wysiwyg = "true";
defparam \core|regfile|memoria~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N24
cycloneive_lcell_comb \core|regfile|memoria~1051 (
// Equation(s):
// \core|regfile|memoria~1051_combout  = (\core|icache|memoria~9_combout  & (((\core|icache|memoria~12_combout )))) # (!\core|icache|memoria~9_combout  & ((\core|icache|memoria~12_combout  & (\core|regfile|memoria~201_q )) # (!\core|icache|memoria~12_combout 
//  & ((\core|regfile|memoria~137_q )))))

	.dataa(\core|regfile|memoria~201_q ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|regfile|memoria~137_q ),
	.datad(\core|icache|memoria~12_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1051_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1051 .lut_mask = 16'hEE30;
defparam \core|regfile|memoria~1051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N3
dffeas \core|regfile|memoria~233 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~233 .is_wysiwyg = "true";
defparam \core|regfile|memoria~233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N2
cycloneive_lcell_comb \core|regfile|memoria~1052 (
// Equation(s):
// \core|regfile|memoria~1052_combout  = (\core|icache|memoria~9_combout  & ((\core|regfile|memoria~1051_combout  & ((\core|regfile|memoria~233_q ))) # (!\core|regfile|memoria~1051_combout  & (\core|regfile|memoria~169_q )))) # 
// (!\core|icache|memoria~9_combout  & (((\core|regfile|memoria~1051_combout ))))

	.dataa(\core|icache|memoria~9_combout ),
	.datab(\core|regfile|memoria~169_q ),
	.datac(\core|regfile|memoria~233_q ),
	.datad(\core|regfile|memoria~1051_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1052_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1052 .lut_mask = 16'hF588;
defparam \core|regfile|memoria~1052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N12
cycloneive_lcell_comb \core|mux_alusrc_o[9]~13 (
// Equation(s):
// \core|mux_alusrc_o[9]~13_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1052_combout )

	.dataa(gnd),
	.datab(\core|mux_alusrc_o[26]~0_combout ),
	.datac(gnd),
	.datad(\core|regfile|memoria~1052_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[9]~13 .lut_mask = 16'hCC00;
defparam \core|mux_alusrc_o[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y10_N31
dffeas \core|regfile|memoria~170 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~170 .is_wysiwyg = "true";
defparam \core|regfile|memoria~170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N30
cycloneive_lcell_comb \core|regfile|memoria~1053 (
// Equation(s):
// \core|regfile|memoria~1053_combout  = (\core|pc_current [3] & (!\core|pc_current [2] & (\core|regfile|memoria~170_q  & \core|icache|memoria~6_combout )))

	.dataa(\core|pc_current [3]),
	.datab(\core|pc_current [2]),
	.datac(\core|regfile|memoria~170_q ),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1053_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1053 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y10_N13
dffeas \core|regfile|memoria~203 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~203 .is_wysiwyg = "true";
defparam \core|regfile|memoria~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y10_N19
dffeas \core|regfile|memoria~139 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~139 .is_wysiwyg = "true";
defparam \core|regfile|memoria~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N18
cycloneive_lcell_comb \core|regfile|memoria~1057 (
// Equation(s):
// \core|regfile|memoria~1057_combout  = (\core|icache|memoria~9_combout  & (((\core|icache|memoria~12_combout )))) # (!\core|icache|memoria~9_combout  & ((\core|icache|memoria~12_combout  & (\core|regfile|memoria~203_q )) # (!\core|icache|memoria~12_combout 
//  & ((\core|regfile|memoria~139_q )))))

	.dataa(\core|regfile|memoria~203_q ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|regfile|memoria~139_q ),
	.datad(\core|icache|memoria~12_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1057_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1057 .lut_mask = 16'hEE30;
defparam \core|regfile|memoria~1057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y10_N3
dffeas \core|regfile|memoria~235 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~235 .is_wysiwyg = "true";
defparam \core|regfile|memoria~235 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N4
cycloneive_lcell_comb \core|regfile|memoria~1058 (
// Equation(s):
// \core|regfile|memoria~1058_combout  = (\core|icache|memoria~9_combout  & ((\core|regfile|memoria~1057_combout  & (\core|regfile|memoria~235_q )) # (!\core|regfile|memoria~1057_combout  & ((\core|regfile|memoria~171_q ))))) # 
// (!\core|icache|memoria~9_combout  & (((\core|regfile|memoria~1057_combout ))))

	.dataa(\core|regfile|memoria~235_q ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|regfile|memoria~171_q ),
	.datad(\core|regfile|memoria~1057_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1058_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1058 .lut_mask = 16'hBBC0;
defparam \core|regfile|memoria~1058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N24
cycloneive_lcell_comb \core|mux_alusrc_o[11]~15 (
// Equation(s):
// \core|mux_alusrc_o[11]~15_combout  = (\core|regfile|memoria~1058_combout  & \core|mux_alusrc_o[26]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|regfile|memoria~1058_combout ),
	.datad(\core|mux_alusrc_o[26]~0_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[11]~15 .lut_mask = 16'hF000;
defparam \core|mux_alusrc_o[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y10_N23
dffeas \core|regfile|memoria~172 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~172 .is_wysiwyg = "true";
defparam \core|regfile|memoria~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y9_N1
dffeas \core|regfile|memoria~204 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~204 .is_wysiwyg = "true";
defparam \core|regfile|memoria~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y10_N13
dffeas \core|regfile|memoria~140 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~140 .is_wysiwyg = "true";
defparam \core|regfile|memoria~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N22
cycloneive_lcell_comb \core|regfile|memoria~1060 (
// Equation(s):
// \core|regfile|memoria~1060_combout  = (\core|icache|memoria~9_combout  & (((\core|regfile|memoria~172_q ) # (\core|icache|memoria~12_combout )))) # (!\core|icache|memoria~9_combout  & (\core|regfile|memoria~140_q  & ((!\core|icache|memoria~12_combout ))))

	.dataa(\core|regfile|memoria~140_q ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|regfile|memoria~172_q ),
	.datad(\core|icache|memoria~12_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1060_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1060 .lut_mask = 16'hCCE2;
defparam \core|regfile|memoria~1060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y9_N7
dffeas \core|regfile|memoria~236 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~236 .is_wysiwyg = "true";
defparam \core|regfile|memoria~236 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y9_N6
cycloneive_lcell_comb \core|regfile|memoria~1061 (
// Equation(s):
// \core|regfile|memoria~1061_combout  = (\core|icache|memoria~12_combout  & ((\core|regfile|memoria~1060_combout  & ((\core|regfile|memoria~236_q ))) # (!\core|regfile|memoria~1060_combout  & (\core|regfile|memoria~204_q )))) # 
// (!\core|icache|memoria~12_combout  & (((\core|regfile|memoria~1060_combout ))))

	.dataa(\core|icache|memoria~12_combout ),
	.datab(\core|regfile|memoria~204_q ),
	.datac(\core|regfile|memoria~236_q ),
	.datad(\core|regfile|memoria~1060_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1061_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1061 .lut_mask = 16'hF588;
defparam \core|regfile|memoria~1061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y9_N16
cycloneive_lcell_comb \core|mux_alusrc_o[12]~16 (
// Equation(s):
// \core|mux_alusrc_o[12]~16_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1061_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|mux_alusrc_o[26]~0_combout ),
	.datad(\core|regfile|memoria~1061_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[12]~16 .lut_mask = 16'hF000;
defparam \core|mux_alusrc_o[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N1
dffeas \core|regfile|memoria~173 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~173 .is_wysiwyg = "true";
defparam \core|regfile|memoria~173 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N20
cycloneive_lcell_comb \core|regfile|memoria~1062 (
// Equation(s):
// \core|regfile|memoria~1062_combout  = (\core|pc_current [3] & (\core|regfile|memoria~173_q  & (\core|icache|memoria~6_combout  & !\core|pc_current [2])))

	.dataa(\core|pc_current [3]),
	.datab(\core|regfile|memoria~173_q ),
	.datac(\core|icache|memoria~6_combout ),
	.datad(\core|pc_current [2]),
	.cin(gnd),
	.combout(\core|regfile|memoria~1062_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1062 .lut_mask = 16'h0080;
defparam \core|regfile|memoria~1062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y11_N13
dffeas \core|regfile|memoria~205 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~205 .is_wysiwyg = "true";
defparam \core|regfile|memoria~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y11_N9
dffeas \core|regfile|memoria~141 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~141 .is_wysiwyg = "true";
defparam \core|regfile|memoria~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N12
cycloneive_lcell_comb \core|regfile|memoria~1063 (
// Equation(s):
// \core|regfile|memoria~1063_combout  = (\core|icache|memoria~12_combout  & (((\core|regfile|memoria~205_q ) # (\core|icache|memoria~9_combout )))) # (!\core|icache|memoria~12_combout  & (\core|regfile|memoria~141_q  & ((!\core|icache|memoria~9_combout ))))

	.dataa(\core|icache|memoria~12_combout ),
	.datab(\core|regfile|memoria~141_q ),
	.datac(\core|regfile|memoria~205_q ),
	.datad(\core|icache|memoria~9_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1063_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1063 .lut_mask = 16'hAAE4;
defparam \core|regfile|memoria~1063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y11_N7
dffeas \core|regfile|memoria~237 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~237 .is_wysiwyg = "true";
defparam \core|regfile|memoria~237 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N6
cycloneive_lcell_comb \core|regfile|memoria~1064 (
// Equation(s):
// \core|regfile|memoria~1064_combout  = (\core|icache|memoria~9_combout  & ((\core|regfile|memoria~1063_combout  & ((\core|regfile|memoria~237_q ))) # (!\core|regfile|memoria~1063_combout  & (\core|regfile|memoria~173_q )))) # 
// (!\core|icache|memoria~9_combout  & (((\core|regfile|memoria~1063_combout ))))

	.dataa(\core|regfile|memoria~173_q ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|regfile|memoria~237_q ),
	.datad(\core|regfile|memoria~1063_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1064_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1064 .lut_mask = 16'hF388;
defparam \core|regfile|memoria~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N3
dffeas \core|regfile|memoria~174 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~174 .is_wysiwyg = "true";
defparam \core|regfile|memoria~174 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N30
cycloneive_lcell_comb \core|regfile|memoria~1065 (
// Equation(s):
// \core|regfile|memoria~1065_combout  = (\core|icache|memoria~6_combout  & (!\core|pc_current [2] & (\core|pc_current [3] & \core|regfile|memoria~174_q )))

	.dataa(\core|icache|memoria~6_combout ),
	.datab(\core|pc_current [2]),
	.datac(\core|pc_current [3]),
	.datad(\core|regfile|memoria~174_q ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1065_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1065 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y11_N15
dffeas \core|regfile|memoria~207 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~207 .is_wysiwyg = "true";
defparam \core|regfile|memoria~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y11_N3
dffeas \core|regfile|memoria~143 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~143 .is_wysiwyg = "true";
defparam \core|regfile|memoria~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N2
cycloneive_lcell_comb \core|regfile|memoria~1069 (
// Equation(s):
// \core|regfile|memoria~1069_combout  = (\core|icache|memoria~12_combout  & ((\core|regfile|memoria~207_q ) # ((\core|icache|memoria~9_combout )))) # (!\core|icache|memoria~12_combout  & (((\core|regfile|memoria~143_q  & !\core|icache|memoria~9_combout ))))

	.dataa(\core|regfile|memoria~207_q ),
	.datab(\core|icache|memoria~12_combout ),
	.datac(\core|regfile|memoria~143_q ),
	.datad(\core|icache|memoria~9_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1069_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1069 .lut_mask = 16'hCCB8;
defparam \core|regfile|memoria~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N27
dffeas \core|regfile|memoria~239 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~239 .is_wysiwyg = "true";
defparam \core|regfile|memoria~239 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N26
cycloneive_lcell_comb \core|regfile|memoria~1070 (
// Equation(s):
// \core|regfile|memoria~1070_combout  = (\core|icache|memoria~9_combout  & ((\core|regfile|memoria~1069_combout  & ((\core|regfile|memoria~239_q ))) # (!\core|regfile|memoria~1069_combout  & (\core|regfile|memoria~175_q )))) # 
// (!\core|icache|memoria~9_combout  & (((\core|regfile|memoria~1069_combout ))))

	.dataa(\core|icache|memoria~9_combout ),
	.datab(\core|regfile|memoria~175_q ),
	.datac(\core|regfile|memoria~239_q ),
	.datad(\core|regfile|memoria~1069_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1070_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1070 .lut_mask = 16'hF588;
defparam \core|regfile|memoria~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N20
cycloneive_lcell_comb \core|mux_alusrc_o[15]~19 (
// Equation(s):
// \core|mux_alusrc_o[15]~19_combout  = (\core|regfile|memoria~1070_combout  & \core|mux_alusrc_o[26]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|regfile|memoria~1070_combout ),
	.datad(\core|mux_alusrc_o[26]~0_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[15]~19 .lut_mask = 16'hF000;
defparam \core|mux_alusrc_o[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y10_N15
dffeas \core|regfile|memoria~208 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~208 .is_wysiwyg = "true";
defparam \core|regfile|memoria~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y10_N15
dffeas \core|regfile|memoria~144 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~144 .is_wysiwyg = "true";
defparam \core|regfile|memoria~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N14
cycloneive_lcell_comb \core|regfile|memoria~1072 (
// Equation(s):
// \core|regfile|memoria~1072_combout  = (\core|icache|memoria~12_combout  & (((\core|icache|memoria~9_combout )))) # (!\core|icache|memoria~12_combout  & ((\core|icache|memoria~9_combout  & (\core|regfile|memoria~176_q )) # (!\core|icache|memoria~9_combout  
// & ((\core|regfile|memoria~144_q )))))

	.dataa(\core|regfile|memoria~176_q ),
	.datab(\core|icache|memoria~12_combout ),
	.datac(\core|regfile|memoria~144_q ),
	.datad(\core|icache|memoria~9_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1072_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1072 .lut_mask = 16'hEE30;
defparam \core|regfile|memoria~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N23
dffeas \core|regfile|memoria~240 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~240 .is_wysiwyg = "true";
defparam \core|regfile|memoria~240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N20
cycloneive_lcell_comb \core|regfile|memoria~1073 (
// Equation(s):
// \core|regfile|memoria~1073_combout  = (\core|regfile|memoria~1072_combout  & (((\core|regfile|memoria~240_q ) # (!\core|icache|memoria~12_combout )))) # (!\core|regfile|memoria~1072_combout  & (\core|regfile|memoria~208_q  & 
// ((\core|icache|memoria~12_combout ))))

	.dataa(\core|regfile|memoria~208_q ),
	.datab(\core|regfile|memoria~240_q ),
	.datac(\core|regfile|memoria~1072_combout ),
	.datad(\core|icache|memoria~12_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1073_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1073 .lut_mask = 16'hCAF0;
defparam \core|regfile|memoria~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N12
cycloneive_lcell_comb \core|mux_alusrc_o[16]~20 (
// Equation(s):
// \core|mux_alusrc_o[16]~20_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1073_combout )

	.dataa(gnd),
	.datab(\core|mux_alusrc_o[26]~0_combout ),
	.datac(gnd),
	.datad(\core|regfile|memoria~1073_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[16]~20 .lut_mask = 16'hCC00;
defparam \core|mux_alusrc_o[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N9
dffeas \core|regfile|memoria~177 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~177 .is_wysiwyg = "true";
defparam \core|regfile|memoria~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y11_N9
dffeas \core|regfile|memoria~209 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~209 .is_wysiwyg = "true";
defparam \core|regfile|memoria~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y11_N17
dffeas \core|regfile|memoria~145 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~145 .is_wysiwyg = "true";
defparam \core|regfile|memoria~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N16
cycloneive_lcell_comb \core|regfile|memoria~1075 (
// Equation(s):
// \core|regfile|memoria~1075_combout  = (\core|icache|memoria~9_combout  & (\core|icache|memoria~12_combout )) # (!\core|icache|memoria~9_combout  & ((\core|icache|memoria~12_combout  & ((\core|regfile|memoria~209_q ))) # (!\core|icache|memoria~12_combout  
// & (\core|regfile|memoria~145_q ))))

	.dataa(\core|icache|memoria~9_combout ),
	.datab(\core|icache|memoria~12_combout ),
	.datac(\core|regfile|memoria~145_q ),
	.datad(\core|regfile|memoria~209_q ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1075_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1075 .lut_mask = 16'hDC98;
defparam \core|regfile|memoria~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N19
dffeas \core|regfile|memoria~241 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~241 .is_wysiwyg = "true";
defparam \core|regfile|memoria~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N18
cycloneive_lcell_comb \core|regfile|memoria~1076 (
// Equation(s):
// \core|regfile|memoria~1076_combout  = (\core|icache|memoria~9_combout  & ((\core|regfile|memoria~1075_combout  & (\core|regfile|memoria~241_q )) # (!\core|regfile|memoria~1075_combout  & ((\core|regfile|memoria~177_q ))))) # 
// (!\core|icache|memoria~9_combout  & (\core|regfile|memoria~1075_combout ))

	.dataa(\core|icache|memoria~9_combout ),
	.datab(\core|regfile|memoria~1075_combout ),
	.datac(\core|regfile|memoria~241_q ),
	.datad(\core|regfile|memoria~177_q ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1076_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1076 .lut_mask = 16'hE6C4;
defparam \core|regfile|memoria~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N4
cycloneive_lcell_comb \core|mux_alusrc_o[17]~21 (
// Equation(s):
// \core|mux_alusrc_o[17]~21_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1076_combout )

	.dataa(gnd),
	.datab(\core|mux_alusrc_o[26]~0_combout ),
	.datac(gnd),
	.datad(\core|regfile|memoria~1076_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[17]~21_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[17]~21 .lut_mask = 16'hCC00;
defparam \core|mux_alusrc_o[17]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y10_N19
dffeas \core|regfile|memoria~210 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~210 .is_wysiwyg = "true";
defparam \core|regfile|memoria~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y10_N11
dffeas \core|regfile|memoria~146 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~146 .is_wysiwyg = "true";
defparam \core|regfile|memoria~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N10
cycloneive_lcell_comb \core|regfile|memoria~1078 (
// Equation(s):
// \core|regfile|memoria~1078_combout  = (\core|icache|memoria~9_combout  & ((\core|regfile|memoria~178_q ) # ((\core|icache|memoria~12_combout )))) # (!\core|icache|memoria~9_combout  & (((\core|regfile|memoria~146_q  & !\core|icache|memoria~12_combout ))))

	.dataa(\core|regfile|memoria~178_q ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|regfile|memoria~146_q ),
	.datad(\core|icache|memoria~12_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1078_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1078 .lut_mask = 16'hCCB8;
defparam \core|regfile|memoria~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N11
dffeas \core|regfile|memoria~242 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~242 .is_wysiwyg = "true";
defparam \core|regfile|memoria~242 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y10_N18
cycloneive_lcell_comb \core|regfile|memoria~1079 (
// Equation(s):
// \core|regfile|memoria~1079_combout  = (\core|icache|memoria~12_combout  & ((\core|regfile|memoria~1078_combout  & ((\core|regfile|memoria~242_q ))) # (!\core|regfile|memoria~1078_combout  & (\core|regfile|memoria~210_q )))) # 
// (!\core|icache|memoria~12_combout  & (\core|regfile|memoria~1078_combout ))

	.dataa(\core|icache|memoria~12_combout ),
	.datab(\core|regfile|memoria~1078_combout ),
	.datac(\core|regfile|memoria~210_q ),
	.datad(\core|regfile|memoria~242_q ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1079_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1079 .lut_mask = 16'hEC64;
defparam \core|regfile|memoria~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y10_N16
cycloneive_lcell_comb \core|mux_alusrc_o[18]~22 (
// Equation(s):
// \core|mux_alusrc_o[18]~22_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1079_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|mux_alusrc_o[26]~0_combout ),
	.datad(\core|regfile|memoria~1079_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[18]~22_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[18]~22 .lut_mask = 16'hF000;
defparam \core|mux_alusrc_o[18]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N13
dffeas \core|regfile|memoria~179 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~179 .is_wysiwyg = "true";
defparam \core|regfile|memoria~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y11_N17
dffeas \core|regfile|memoria~211 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~211 .is_wysiwyg = "true";
defparam \core|regfile|memoria~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y11_N11
dffeas \core|regfile|memoria~147 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~147feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~147 .is_wysiwyg = "true";
defparam \core|regfile|memoria~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N16
cycloneive_lcell_comb \core|regfile|memoria~1081 (
// Equation(s):
// \core|regfile|memoria~1081_combout  = (\core|icache|memoria~12_combout  & (((\core|regfile|memoria~211_q ) # (\core|icache|memoria~9_combout )))) # (!\core|icache|memoria~12_combout  & (\core|regfile|memoria~147_q  & ((!\core|icache|memoria~9_combout ))))

	.dataa(\core|icache|memoria~12_combout ),
	.datab(\core|regfile|memoria~147_q ),
	.datac(\core|regfile|memoria~211_q ),
	.datad(\core|icache|memoria~9_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1081_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1081 .lut_mask = 16'hAAE4;
defparam \core|regfile|memoria~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y11_N11
dffeas \core|regfile|memoria~243 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~243 .is_wysiwyg = "true";
defparam \core|regfile|memoria~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N10
cycloneive_lcell_comb \core|regfile|memoria~1082 (
// Equation(s):
// \core|regfile|memoria~1082_combout  = (\core|regfile|memoria~1081_combout  & (((\core|regfile|memoria~243_q ) # (!\core|icache|memoria~9_combout )))) # (!\core|regfile|memoria~1081_combout  & (\core|regfile|memoria~179_q  & 
// ((\core|icache|memoria~9_combout ))))

	.dataa(\core|regfile|memoria~179_q ),
	.datab(\core|regfile|memoria~1081_combout ),
	.datac(\core|regfile|memoria~243_q ),
	.datad(\core|icache|memoria~9_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1082_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1082 .lut_mask = 16'hE2CC;
defparam \core|regfile|memoria~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N24
cycloneive_lcell_comb \core|mux_alusrc_o[19]~23 (
// Equation(s):
// \core|mux_alusrc_o[19]~23_combout  = (\core|regfile|memoria~1082_combout  & \core|mux_alusrc_o[26]~0_combout )

	.dataa(\core|regfile|memoria~1082_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|mux_alusrc_o[26]~0_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[19]~23 .lut_mask = 16'hAA00;
defparam \core|mux_alusrc_o[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N4
cycloneive_lcell_comb \core|regfile|memoria~1083 (
// Equation(s):
// \core|regfile|memoria~1083_combout  = (\core|regfile|memoria~180_q  & (\core|icache|memoria~6_combout  & (!\core|pc_current [2] & \core|pc_current [3])))

	.dataa(\core|regfile|memoria~180_q ),
	.datab(\core|icache|memoria~6_combout ),
	.datac(\core|pc_current [2]),
	.datad(\core|pc_current [3]),
	.cin(gnd),
	.combout(\core|regfile|memoria~1083_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1083 .lut_mask = 16'h0800;
defparam \core|regfile|memoria~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N13
dffeas \core|regfile|memoria~181 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~181 .is_wysiwyg = "true";
defparam \core|regfile|memoria~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N12
cycloneive_lcell_comb \core|regfile|memoria~1086 (
// Equation(s):
// \core|regfile|memoria~1086_combout  = (\core|regfile|memoria~181_q  & (\core|icache|memoria~6_combout  & (!\core|pc_current [2] & \core|pc_current [3])))

	.dataa(\core|regfile|memoria~181_q ),
	.datab(\core|icache|memoria~6_combout ),
	.datac(\core|pc_current [2]),
	.datad(\core|pc_current [3]),
	.cin(gnd),
	.combout(\core|regfile|memoria~1086_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1086 .lut_mask = 16'h0800;
defparam \core|regfile|memoria~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y11_N27
dffeas \core|regfile|memoria~213 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~213 .is_wysiwyg = "true";
defparam \core|regfile|memoria~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y11_N21
dffeas \core|regfile|memoria~214 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~214 .is_wysiwyg = "true";
defparam \core|regfile|memoria~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y11_N21
dffeas \core|regfile|memoria~150 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~150 .is_wysiwyg = "true";
defparam \core|regfile|memoria~150 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N20
cycloneive_lcell_comb \core|regfile|memoria~1090 (
// Equation(s):
// \core|regfile|memoria~1090_combout  = (\core|icache|memoria~9_combout  & ((\core|regfile|memoria~182_q ) # ((\core|icache|memoria~12_combout )))) # (!\core|icache|memoria~9_combout  & (((\core|regfile|memoria~150_q  & !\core|icache|memoria~12_combout ))))

	.dataa(\core|icache|memoria~9_combout ),
	.datab(\core|regfile|memoria~182_q ),
	.datac(\core|regfile|memoria~150_q ),
	.datad(\core|icache|memoria~12_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1090_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1090 .lut_mask = 16'hAAD8;
defparam \core|regfile|memoria~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N19
dffeas \core|regfile|memoria~246 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~246 .is_wysiwyg = "true";
defparam \core|regfile|memoria~246 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N6
cycloneive_lcell_comb \core|regfile|memoria~1091 (
// Equation(s):
// \core|regfile|memoria~1091_combout  = (\core|icache|memoria~12_combout  & ((\core|regfile|memoria~1090_combout  & (\core|regfile|memoria~246_q )) # (!\core|regfile|memoria~1090_combout  & ((\core|regfile|memoria~214_q ))))) # 
// (!\core|icache|memoria~12_combout  & (((\core|regfile|memoria~1090_combout ))))

	.dataa(\core|regfile|memoria~246_q ),
	.datab(\core|icache|memoria~12_combout ),
	.datac(\core|regfile|memoria~214_q ),
	.datad(\core|regfile|memoria~1090_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1091_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1091 .lut_mask = 16'hBBC0;
defparam \core|regfile|memoria~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N6
cycloneive_lcell_comb \core|mux_alusrc_o[22]~26 (
// Equation(s):
// \core|mux_alusrc_o[22]~26_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1091_combout )

	.dataa(gnd),
	.datab(\core|mux_alusrc_o[26]~0_combout ),
	.datac(gnd),
	.datad(\core|regfile|memoria~1091_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[22]~26_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[22]~26 .lut_mask = 16'hCC00;
defparam \core|mux_alusrc_o[22]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y11_N31
dffeas \core|regfile|memoria~215 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~215 .is_wysiwyg = "true";
defparam \core|regfile|memoria~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y11_N29
dffeas \core|regfile|memoria~151 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~151 .is_wysiwyg = "true";
defparam \core|regfile|memoria~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N28
cycloneive_lcell_comb \core|regfile|memoria~1093 (
// Equation(s):
// \core|regfile|memoria~1093_combout  = (\core|icache|memoria~12_combout  & ((\core|regfile|memoria~215_q ) # ((\core|icache|memoria~9_combout )))) # (!\core|icache|memoria~12_combout  & (((\core|regfile|memoria~151_q  & !\core|icache|memoria~9_combout ))))

	.dataa(\core|regfile|memoria~215_q ),
	.datab(\core|icache|memoria~12_combout ),
	.datac(\core|regfile|memoria~151_q ),
	.datad(\core|icache|memoria~9_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1093_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1093 .lut_mask = 16'hCCB8;
defparam \core|regfile|memoria~1093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N11
dffeas \core|regfile|memoria~247 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~247 .is_wysiwyg = "true";
defparam \core|regfile|memoria~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N10
cycloneive_lcell_comb \core|regfile|memoria~1094 (
// Equation(s):
// \core|regfile|memoria~1094_combout  = (\core|icache|memoria~9_combout  & ((\core|regfile|memoria~1093_combout  & ((\core|regfile|memoria~247_q ))) # (!\core|regfile|memoria~1093_combout  & (\core|regfile|memoria~183_q )))) # 
// (!\core|icache|memoria~9_combout  & (((\core|regfile|memoria~1093_combout ))))

	.dataa(\core|icache|memoria~9_combout ),
	.datab(\core|regfile|memoria~183_q ),
	.datac(\core|regfile|memoria~247_q ),
	.datad(\core|regfile|memoria~1093_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1094_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1094 .lut_mask = 16'hF588;
defparam \core|regfile|memoria~1094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N14
cycloneive_lcell_comb \core|mux_alusrc_o[23]~27 (
// Equation(s):
// \core|mux_alusrc_o[23]~27_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1094_combout )

	.dataa(gnd),
	.datab(\core|mux_alusrc_o[26]~0_combout ),
	.datac(gnd),
	.datad(\core|regfile|memoria~1094_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[23]~27 .lut_mask = 16'hCC00;
defparam \core|mux_alusrc_o[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N30
cycloneive_lcell_comb \core|regfile|memoria~1095 (
// Equation(s):
// \core|regfile|memoria~1095_combout  = (\core|icache|memoria~6_combout  & (!\core|pc_current [2] & (\core|regfile|memoria~184_q  & \core|pc_current [3])))

	.dataa(\core|icache|memoria~6_combout ),
	.datab(\core|pc_current [2]),
	.datac(\core|regfile|memoria~184_q ),
	.datad(\core|pc_current [3]),
	.cin(gnd),
	.combout(\core|regfile|memoria~1095_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1095 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N15
dffeas \core|regfile|memoria~152 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~152 .is_wysiwyg = "true";
defparam \core|regfile|memoria~152 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N12
cycloneive_lcell_comb \core|regfile|memoria~1098 (
// Equation(s):
// \core|regfile|memoria~1098_combout  = (!\core|pc_current [2] & (\core|pc_current [3] & (\core|icache|memoria~6_combout  & \core|regfile|memoria~185_q )))

	.dataa(\core|pc_current [2]),
	.datab(\core|pc_current [3]),
	.datac(\core|icache|memoria~6_combout ),
	.datad(\core|regfile|memoria~185_q ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1098_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1098 .lut_mask = 16'h4000;
defparam \core|regfile|memoria~1098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N25
dffeas \core|regfile|memoria~249 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~249 .is_wysiwyg = "true";
defparam \core|regfile|memoria~249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N18
cycloneive_lcell_comb \core|regfile|memoria~1101 (
// Equation(s):
// \core|regfile|memoria~1101_combout  = (\core|pc_current [3] & (\core|regfile|memoria~186_q  & (\core|icache|memoria~6_combout  & !\core|pc_current [2])))

	.dataa(\core|pc_current [3]),
	.datab(\core|regfile|memoria~186_q ),
	.datac(\core|icache|memoria~6_combout ),
	.datad(\core|pc_current [2]),
	.cin(gnd),
	.combout(\core|regfile|memoria~1101_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1101 .lut_mask = 16'h0080;
defparam \core|regfile|memoria~1101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y56_N7
dffeas \divisor|clk_o (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|clk_o~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|clk_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|clk_o .is_wysiwyg = "true";
defparam \divisor|clk_o .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y56_N15
dffeas \divisor|ctr_r[23] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|ctr_r~16_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [23]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[23] .is_wysiwyg = "true";
defparam \divisor|ctr_r[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y56_N11
dffeas \divisor|ctr_r[22] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|ctr_r~17_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [22]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[22] .is_wysiwyg = "true";
defparam \divisor|ctr_r[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y56_N29
dffeas \divisor|ctr_r[21] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|ctr_r~18_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [21]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[21] .is_wysiwyg = "true";
defparam \divisor|ctr_r[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y57_N5
dffeas \divisor|ctr_r[0] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|ctr_r~8_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[0] .is_wysiwyg = "true";
defparam \divisor|ctr_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N16
cycloneive_lcell_comb \divisor|Equal0~0 (
// Equation(s):
// \divisor|Equal0~0_combout  = (\divisor|ctr_r [23] & (\divisor|ctr_r [22] & (\divisor|ctr_r [21] & !\divisor|ctr_r [0])))

	.dataa(\divisor|ctr_r [23]),
	.datab(\divisor|ctr_r [22]),
	.datac(\divisor|ctr_r [21]),
	.datad(\divisor|ctr_r [0]),
	.cin(gnd),
	.combout(\divisor|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|Equal0~0 .lut_mask = 16'h0080;
defparam \divisor|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y56_N31
dffeas \divisor|ctr_r[20] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|ctr_r~19_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [20]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[20] .is_wysiwyg = "true";
defparam \divisor|ctr_r[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y56_N25
dffeas \divisor|ctr_r[19] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|ctr_r~9_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [19]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[19] .is_wysiwyg = "true";
defparam \divisor|ctr_r[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y56_N27
dffeas \divisor|ctr_r[17] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|ctr_r~10_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [17]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[17] .is_wysiwyg = "true";
defparam \divisor|ctr_r[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y56_N13
dffeas \divisor|ctr_r[18] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|Add0~36_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [18]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[18] .is_wysiwyg = "true";
defparam \divisor|ctr_r[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N24
cycloneive_lcell_comb \divisor|Equal0~1 (
// Equation(s):
// \divisor|Equal0~1_combout  = (!\divisor|ctr_r [18] & (\divisor|ctr_r [20] & (\divisor|ctr_r [17] & \divisor|ctr_r [19])))

	.dataa(\divisor|ctr_r [18]),
	.datab(\divisor|ctr_r [20]),
	.datac(\divisor|ctr_r [17]),
	.datad(\divisor|ctr_r [19]),
	.cin(gnd),
	.combout(\divisor|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|Equal0~1 .lut_mask = 16'h4000;
defparam \divisor|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y56_N5
dffeas \divisor|ctr_r[15] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|ctr_r~11_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[15] .is_wysiwyg = "true";
defparam \divisor|ctr_r[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y56_N29
dffeas \divisor|ctr_r[14] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|ctr_r~12_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[14] .is_wysiwyg = "true";
defparam \divisor|ctr_r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y56_N23
dffeas \divisor|ctr_r[13] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|ctr_r~13_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[13] .is_wysiwyg = "true";
defparam \divisor|ctr_r[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y56_N9
dffeas \divisor|ctr_r[16] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [16]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[16] .is_wysiwyg = "true";
defparam \divisor|ctr_r[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N18
cycloneive_lcell_comb \divisor|Equal0~2 (
// Equation(s):
// \divisor|Equal0~2_combout  = (\divisor|ctr_r [13] & (\divisor|ctr_r [14] & (\divisor|ctr_r [15] & !\divisor|ctr_r [16])))

	.dataa(\divisor|ctr_r [13]),
	.datab(\divisor|ctr_r [14]),
	.datac(\divisor|ctr_r [15]),
	.datad(\divisor|ctr_r [16]),
	.cin(gnd),
	.combout(\divisor|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|Equal0~2 .lut_mask = 16'h0080;
defparam \divisor|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y56_N27
dffeas \divisor|ctr_r[12] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|ctr_r~14_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[12] .is_wysiwyg = "true";
defparam \divisor|ctr_r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y57_N31
dffeas \divisor|ctr_r[11] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[11] .is_wysiwyg = "true";
defparam \divisor|ctr_r[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y57_N29
dffeas \divisor|ctr_r[10] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[10] .is_wysiwyg = "true";
defparam \divisor|ctr_r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y57_N27
dffeas \divisor|ctr_r[9] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[9] .is_wysiwyg = "true";
defparam \divisor|ctr_r[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N30
cycloneive_lcell_comb \divisor|Equal0~3 (
// Equation(s):
// \divisor|Equal0~3_combout  = (\divisor|ctr_r [12] & (!\divisor|ctr_r [9] & (!\divisor|ctr_r [11] & !\divisor|ctr_r [10])))

	.dataa(\divisor|ctr_r [12]),
	.datab(\divisor|ctr_r [9]),
	.datac(\divisor|ctr_r [11]),
	.datad(\divisor|ctr_r [10]),
	.cin(gnd),
	.combout(\divisor|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|Equal0~3 .lut_mask = 16'h0002;
defparam \divisor|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N12
cycloneive_lcell_comb \divisor|Equal0~4 (
// Equation(s):
// \divisor|Equal0~4_combout  = (\divisor|Equal0~1_combout  & (\divisor|Equal0~2_combout  & (\divisor|Equal0~3_combout  & \divisor|Equal0~0_combout )))

	.dataa(\divisor|Equal0~1_combout ),
	.datab(\divisor|Equal0~2_combout ),
	.datac(\divisor|Equal0~3_combout ),
	.datad(\divisor|Equal0~0_combout ),
	.cin(gnd),
	.combout(\divisor|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|Equal0~4 .lut_mask = 16'h8000;
defparam \divisor|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y57_N3
dffeas \divisor|ctr_r[7] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|ctr_r~15_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[7] .is_wysiwyg = "true";
defparam \divisor|ctr_r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y57_N25
dffeas \divisor|ctr_r[8] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[8] .is_wysiwyg = "true";
defparam \divisor|ctr_r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y57_N21
dffeas \divisor|ctr_r[6] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[6] .is_wysiwyg = "true";
defparam \divisor|ctr_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y57_N19
dffeas \divisor|ctr_r[5] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[5] .is_wysiwyg = "true";
defparam \divisor|ctr_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N0
cycloneive_lcell_comb \divisor|Equal0~5 (
// Equation(s):
// \divisor|Equal0~5_combout  = (!\divisor|ctr_r [8] & (!\divisor|ctr_r [6] & (\divisor|ctr_r [7] & !\divisor|ctr_r [5])))

	.dataa(\divisor|ctr_r [8]),
	.datab(\divisor|ctr_r [6]),
	.datac(\divisor|ctr_r [7]),
	.datad(\divisor|ctr_r [5]),
	.cin(gnd),
	.combout(\divisor|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|Equal0~5 .lut_mask = 16'h0010;
defparam \divisor|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y57_N17
dffeas \divisor|ctr_r[4] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[4] .is_wysiwyg = "true";
defparam \divisor|ctr_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y57_N15
dffeas \divisor|ctr_r[3] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[3] .is_wysiwyg = "true";
defparam \divisor|ctr_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y57_N13
dffeas \divisor|ctr_r[2] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[2] .is_wysiwyg = "true";
defparam \divisor|ctr_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y57_N11
dffeas \divisor|ctr_r[1] (
	.clk(\clk_i~inputclkctrl_outclk ),
	.d(\divisor|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|ctr_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|ctr_r[1] .is_wysiwyg = "true";
defparam \divisor|ctr_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N6
cycloneive_lcell_comb \divisor|Equal0~6 (
// Equation(s):
// \divisor|Equal0~6_combout  = (!\divisor|ctr_r [2] & (!\divisor|ctr_r [3] & (!\divisor|ctr_r [1] & !\divisor|ctr_r [4])))

	.dataa(\divisor|ctr_r [2]),
	.datab(\divisor|ctr_r [3]),
	.datac(\divisor|ctr_r [1]),
	.datad(\divisor|ctr_r [4]),
	.cin(gnd),
	.combout(\divisor|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|Equal0~6 .lut_mask = 16'h0001;
defparam \divisor|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N20
cycloneive_lcell_comb \divisor|clk_o~0 (
// Equation(s):
// \divisor|clk_o~0_combout  = \divisor|clk_o~q  $ (((\divisor|Equal0~6_combout  & (\divisor|Equal0~5_combout  & \divisor|Equal0~4_combout ))))

	.dataa(\divisor|Equal0~6_combout ),
	.datab(\divisor|clk_o~q ),
	.datac(\divisor|Equal0~5_combout ),
	.datad(\divisor|Equal0~4_combout ),
	.cin(gnd),
	.combout(\divisor|clk_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|clk_o~0 .lut_mask = 16'h6CCC;
defparam \divisor|clk_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N4
cycloneive_lcell_comb \divisor|ctr_r~8 (
// Equation(s):
// \divisor|ctr_r~8_combout  = (\divisor|Add0~0_combout  & (((!\divisor|Equal0~4_combout ) # (!\divisor|Equal0~6_combout )) # (!\divisor|Equal0~5_combout )))

	.dataa(\divisor|Equal0~5_combout ),
	.datab(\divisor|Equal0~6_combout ),
	.datac(\divisor|Add0~0_combout ),
	.datad(\divisor|Equal0~4_combout ),
	.cin(gnd),
	.combout(\divisor|ctr_r~8_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|ctr_r~8 .lut_mask = 16'h70F0;
defparam \divisor|ctr_r~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N24
cycloneive_lcell_comb \divisor|ctr_r~9 (
// Equation(s):
// \divisor|ctr_r~9_combout  = (\divisor|Add0~38_combout  & (((!\divisor|Equal0~4_combout ) # (!\divisor|Equal0~6_combout )) # (!\divisor|Equal0~5_combout )))

	.dataa(\divisor|Equal0~5_combout ),
	.datab(\divisor|Equal0~6_combout ),
	.datac(\divisor|Add0~38_combout ),
	.datad(\divisor|Equal0~4_combout ),
	.cin(gnd),
	.combout(\divisor|ctr_r~9_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|ctr_r~9 .lut_mask = 16'h70F0;
defparam \divisor|ctr_r~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N26
cycloneive_lcell_comb \divisor|ctr_r~10 (
// Equation(s):
// \divisor|ctr_r~10_combout  = (\divisor|Add0~34_combout  & (((!\divisor|Equal0~6_combout ) # (!\divisor|Equal0~4_combout )) # (!\divisor|Equal0~5_combout )))

	.dataa(\divisor|Equal0~5_combout ),
	.datab(\divisor|Equal0~4_combout ),
	.datac(\divisor|Equal0~6_combout ),
	.datad(\divisor|Add0~34_combout ),
	.cin(gnd),
	.combout(\divisor|ctr_r~10_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|ctr_r~10 .lut_mask = 16'h7F00;
defparam \divisor|ctr_r~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N4
cycloneive_lcell_comb \divisor|ctr_r~11 (
// Equation(s):
// \divisor|ctr_r~11_combout  = (\divisor|Add0~30_combout  & (((!\divisor|Equal0~5_combout ) # (!\divisor|Equal0~4_combout )) # (!\divisor|Equal0~6_combout )))

	.dataa(\divisor|Equal0~6_combout ),
	.datab(\divisor|Equal0~4_combout ),
	.datac(\divisor|Add0~30_combout ),
	.datad(\divisor|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisor|ctr_r~11_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|ctr_r~11 .lut_mask = 16'h70F0;
defparam \divisor|ctr_r~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N28
cycloneive_lcell_comb \divisor|ctr_r~12 (
// Equation(s):
// \divisor|ctr_r~12_combout  = (\divisor|Add0~28_combout  & (((!\divisor|Equal0~4_combout ) # (!\divisor|Equal0~5_combout )) # (!\divisor|Equal0~6_combout )))

	.dataa(\divisor|Equal0~6_combout ),
	.datab(\divisor|Equal0~5_combout ),
	.datac(\divisor|Add0~28_combout ),
	.datad(\divisor|Equal0~4_combout ),
	.cin(gnd),
	.combout(\divisor|ctr_r~12_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|ctr_r~12 .lut_mask = 16'h70F0;
defparam \divisor|ctr_r~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N22
cycloneive_lcell_comb \divisor|ctr_r~13 (
// Equation(s):
// \divisor|ctr_r~13_combout  = (\divisor|Add0~26_combout  & (((!\divisor|Equal0~4_combout ) # (!\divisor|Equal0~5_combout )) # (!\divisor|Equal0~6_combout )))

	.dataa(\divisor|Equal0~6_combout ),
	.datab(\divisor|Equal0~5_combout ),
	.datac(\divisor|Equal0~4_combout ),
	.datad(\divisor|Add0~26_combout ),
	.cin(gnd),
	.combout(\divisor|ctr_r~13_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|ctr_r~13 .lut_mask = 16'h7F00;
defparam \divisor|ctr_r~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N26
cycloneive_lcell_comb \divisor|ctr_r~14 (
// Equation(s):
// \divisor|ctr_r~14_combout  = (\divisor|Add0~24_combout  & (((!\divisor|Equal0~5_combout ) # (!\divisor|Equal0~4_combout )) # (!\divisor|Equal0~6_combout )))

	.dataa(\divisor|Equal0~6_combout ),
	.datab(\divisor|Equal0~4_combout ),
	.datac(\divisor|Add0~24_combout ),
	.datad(\divisor|Equal0~5_combout ),
	.cin(gnd),
	.combout(\divisor|ctr_r~14_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|ctr_r~14 .lut_mask = 16'h70F0;
defparam \divisor|ctr_r~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N2
cycloneive_lcell_comb \divisor|ctr_r~15 (
// Equation(s):
// \divisor|ctr_r~15_combout  = (\divisor|Add0~14_combout  & (((!\divisor|Equal0~4_combout ) # (!\divisor|Equal0~5_combout )) # (!\divisor|Equal0~6_combout )))

	.dataa(\divisor|Add0~14_combout ),
	.datab(\divisor|Equal0~6_combout ),
	.datac(\divisor|Equal0~5_combout ),
	.datad(\divisor|Equal0~4_combout ),
	.cin(gnd),
	.combout(\divisor|ctr_r~15_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|ctr_r~15 .lut_mask = 16'h2AAA;
defparam \divisor|ctr_r~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N14
cycloneive_lcell_comb \divisor|ctr_r~16 (
// Equation(s):
// \divisor|ctr_r~16_combout  = (\divisor|Add0~46_combout  & (((!\divisor|Equal0~6_combout ) # (!\divisor|Equal0~5_combout )) # (!\divisor|Equal0~4_combout )))

	.dataa(\divisor|Equal0~4_combout ),
	.datab(\divisor|Equal0~5_combout ),
	.datac(\divisor|Equal0~6_combout ),
	.datad(\divisor|Add0~46_combout ),
	.cin(gnd),
	.combout(\divisor|ctr_r~16_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|ctr_r~16 .lut_mask = 16'h7F00;
defparam \divisor|ctr_r~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N10
cycloneive_lcell_comb \divisor|ctr_r~17 (
// Equation(s):
// \divisor|ctr_r~17_combout  = (\divisor|Add0~44_combout  & (((!\divisor|Equal0~6_combout ) # (!\divisor|Equal0~5_combout )) # (!\divisor|Equal0~4_combout )))

	.dataa(\divisor|Equal0~4_combout ),
	.datab(\divisor|Equal0~5_combout ),
	.datac(\divisor|Equal0~6_combout ),
	.datad(\divisor|Add0~44_combout ),
	.cin(gnd),
	.combout(\divisor|ctr_r~17_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|ctr_r~17 .lut_mask = 16'h7F00;
defparam \divisor|ctr_r~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N28
cycloneive_lcell_comb \divisor|ctr_r~18 (
// Equation(s):
// \divisor|ctr_r~18_combout  = (\divisor|Add0~42_combout  & (((!\divisor|Equal0~6_combout ) # (!\divisor|Equal0~4_combout )) # (!\divisor|Equal0~5_combout )))

	.dataa(\divisor|Equal0~5_combout ),
	.datab(\divisor|Equal0~4_combout ),
	.datac(\divisor|Equal0~6_combout ),
	.datad(\divisor|Add0~42_combout ),
	.cin(gnd),
	.combout(\divisor|ctr_r~18_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|ctr_r~18 .lut_mask = 16'h7F00;
defparam \divisor|ctr_r~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N30
cycloneive_lcell_comb \divisor|ctr_r~19 (
// Equation(s):
// \divisor|ctr_r~19_combout  = (\divisor|Add0~40_combout  & (((!\divisor|Equal0~6_combout ) # (!\divisor|Equal0~4_combout )) # (!\divisor|Equal0~5_combout )))

	.dataa(\divisor|Equal0~5_combout ),
	.datab(\divisor|Equal0~4_combout ),
	.datac(\divisor|Equal0~6_combout ),
	.datad(\divisor|Add0~40_combout ),
	.cin(gnd),
	.combout(\divisor|ctr_r~19_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|ctr_r~19 .lut_mask = 16'h7F00;
defparam \divisor|ctr_r~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk_i~input (
	.i(clk_i),
	.ibar(gnd),
	.o(\clk_i~input_o ));
// synopsys translate_off
defparam \clk_i~input .bus_hold = "false";
defparam \clk_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk_i~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_i~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_i~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_i~inputclkctrl .clock_type = "global clock";
defparam \clk_i~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \divisor|clk_o~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\divisor|clk_o~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\divisor|clk_o~clkctrl_outclk ));
// synopsys translate_off
defparam \divisor|clk_o~clkctrl .clock_type = "global clock";
defparam \divisor|clk_o~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N28
cycloneive_lcell_comb \core|regfile|memoria~192feeder (
// Equation(s):
// \core|regfile|memoria~192feeder_combout  = \core|execute|Add0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|execute|Add0~1_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~192feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~192feeder .lut_mask = 16'hFF00;
defparam \core|regfile|memoria~192feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N22
cycloneive_lcell_comb \core|regfile|memoria~194feeder (
// Equation(s):
// \core|regfile|memoria~194feeder_combout  = \core|execute|Add0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|execute|Add0~5_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~194feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~194feeder .lut_mask = 16'hFF00;
defparam \core|regfile|memoria~194feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N20
cycloneive_lcell_comb \core|regfile|memoria~195feeder (
// Equation(s):
// \core|regfile|memoria~195feeder_combout  = \core|execute|Add0~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|execute|Add0~7_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~195feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~195feeder .lut_mask = 16'hFF00;
defparam \core|regfile|memoria~195feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N18
cycloneive_lcell_comb \core|regfile|memoria~132feeder (
// Equation(s):
// \core|regfile|memoria~132feeder_combout  = \core|execute|Add0~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|execute|Add0~9_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~132feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~132feeder .lut_mask = 16'hFF00;
defparam \core|regfile|memoria~132feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N2
cycloneive_lcell_comb \core|regfile|memoria~230feeder (
// Equation(s):
// \core|regfile|memoria~230feeder_combout  = \core|execute|Add0~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|execute|Add0~13_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~230feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~230feeder .lut_mask = 16'hFF00;
defparam \core|regfile|memoria~230feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y10_N20
cycloneive_lcell_comb \core|regfile|memoria~199feeder (
// Equation(s):
// \core|regfile|memoria~199feeder_combout  = \core|execute|Add0~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|execute|Add0~15_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~199feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~199feeder .lut_mask = 16'hFF00;
defparam \core|regfile|memoria~199feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y10_N10
cycloneive_lcell_comb \core|regfile|memoria~231feeder (
// Equation(s):
// \core|regfile|memoria~231feeder_combout  = \core|execute|Add0~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|execute|Add0~15_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~231feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~231feeder .lut_mask = 16'hFF00;
defparam \core|regfile|memoria~231feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y10_N12
cycloneive_lcell_comb \core|regfile|memoria~203feeder (
// Equation(s):
// \core|regfile|memoria~203feeder_combout  = \core|execute|Add0~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|execute|Add0~23_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~203feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~203feeder .lut_mask = 16'hFF00;
defparam \core|regfile|memoria~203feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y10_N2
cycloneive_lcell_comb \core|regfile|memoria~235feeder (
// Equation(s):
// \core|regfile|memoria~235feeder_combout  = \core|execute|Add0~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|execute|Add0~23_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~235feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~235feeder .lut_mask = 16'hFF00;
defparam \core|regfile|memoria~235feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y9_N0
cycloneive_lcell_comb \core|regfile|memoria~204feeder (
// Equation(s):
// \core|regfile|memoria~204feeder_combout  = \core|execute|Add0~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|execute|Add0~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|regfile|memoria~204feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~204feeder .lut_mask = 16'hF0F0;
defparam \core|regfile|memoria~204feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N8
cycloneive_lcell_comb \core|regfile|memoria~141feeder (
// Equation(s):
// \core|regfile|memoria~141feeder_combout  = \core|execute|Add0~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|execute|Add0~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|regfile|memoria~141feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~141feeder .lut_mask = 16'hF0F0;
defparam \core|regfile|memoria~141feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N14
cycloneive_lcell_comb \core|regfile|memoria~207feeder (
// Equation(s):
// \core|regfile|memoria~207feeder_combout  = \core|execute|Add0~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|execute|Add0~31_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~207feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~207feeder .lut_mask = 16'hFF00;
defparam \core|regfile|memoria~207feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N22
cycloneive_lcell_comb \core|regfile|memoria~240feeder (
// Equation(s):
// \core|regfile|memoria~240feeder_combout  = \core|execute|Add0~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|execute|Add0~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|regfile|memoria~240feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~240feeder .lut_mask = 16'hF0F0;
defparam \core|regfile|memoria~240feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y10_N14
cycloneive_lcell_comb \core|regfile|memoria~208feeder (
// Equation(s):
// \core|regfile|memoria~208feeder_combout  = \core|execute|Add0~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|execute|Add0~33_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~208feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~208feeder .lut_mask = 16'hFF00;
defparam \core|regfile|memoria~208feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N8
cycloneive_lcell_comb \core|regfile|memoria~209feeder (
// Equation(s):
// \core|regfile|memoria~209feeder_combout  = \core|execute|Add0~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|execute|Add0~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|regfile|memoria~209feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~209feeder .lut_mask = 16'hF0F0;
defparam \core|regfile|memoria~209feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N10
cycloneive_lcell_comb \core|regfile|memoria~147feeder (
// Equation(s):
// \core|regfile|memoria~147feeder_combout  = \core|execute|Add0~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|execute|Add0~39_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~147feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~147feeder .lut_mask = 16'hFF00;
defparam \core|regfile|memoria~147feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N26
cycloneive_lcell_comb \core|regfile|memoria~213feeder (
// Equation(s):
// \core|regfile|memoria~213feeder_combout  = \core|execute|Add0~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|execute|Add0~43_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~213feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~213feeder .lut_mask = 16'hFF00;
defparam \core|regfile|memoria~213feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N30
cycloneive_lcell_comb \core|regfile|memoria~215feeder (
// Equation(s):
// \core|regfile|memoria~215feeder_combout  = \core|execute|Add0~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|execute|Add0~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|regfile|memoria~215feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~215feeder .lut_mask = 16'hF0F0;
defparam \core|regfile|memoria~215feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N6
cycloneive_lcell_comb \divisor|clk_o~feeder (
// Equation(s):
// \divisor|clk_o~feeder_combout  = \divisor|clk_o~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\divisor|clk_o~0_combout ),
	.cin(gnd),
	.combout(\divisor|clk_o~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \divisor|clk_o~feeder .lut_mask = 16'hFF00;
defparam \divisor|clk_o~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \disp0[0]~output (
	.i(\deco0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp0[0]~output .bus_hold = "false";
defparam \disp0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \disp0[1]~output (
	.i(\deco0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp0[1]~output .bus_hold = "false";
defparam \disp0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \disp0[2]~output (
	.i(\deco0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp0[2]~output .bus_hold = "false";
defparam \disp0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \disp0[3]~output (
	.i(\deco0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp0[3]~output .bus_hold = "false";
defparam \disp0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \disp0[4]~output (
	.i(\deco0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp0[4]~output .bus_hold = "false";
defparam \disp0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \disp0[5]~output (
	.i(\deco0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp0[5]~output .bus_hold = "false";
defparam \disp0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \disp0[6]~output (
	.i(!\deco0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp0[6]~output .bus_hold = "false";
defparam \disp0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \disp1[0]~output (
	.i(\deco1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp1[0]~output .bus_hold = "false";
defparam \disp1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \disp1[1]~output (
	.i(\deco1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp1[1]~output .bus_hold = "false";
defparam \disp1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \disp1[2]~output (
	.i(\deco1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp1[2]~output .bus_hold = "false";
defparam \disp1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \disp1[3]~output (
	.i(\deco1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp1[3]~output .bus_hold = "false";
defparam \disp1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \disp1[4]~output (
	.i(\deco1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp1[4]~output .bus_hold = "false";
defparam \disp1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \disp1[5]~output (
	.i(\deco1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp1[5]~output .bus_hold = "false";
defparam \disp1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \disp1[6]~output (
	.i(!\deco1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp1[6]~output .bus_hold = "false";
defparam \disp1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \disp2[0]~output (
	.i(\deco2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp2[0]~output .bus_hold = "false";
defparam \disp2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \disp2[1]~output (
	.i(\deco2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp2[1]~output .bus_hold = "false";
defparam \disp2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \disp2[2]~output (
	.i(\deco2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp2[2]~output .bus_hold = "false";
defparam \disp2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \disp2[3]~output (
	.i(\deco2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp2[3]~output .bus_hold = "false";
defparam \disp2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \disp2[4]~output (
	.i(\deco2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp2[4]~output .bus_hold = "false";
defparam \disp2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \disp2[5]~output (
	.i(\deco2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp2[5]~output .bus_hold = "false";
defparam \disp2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \disp2[6]~output (
	.i(!\deco2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp2[6]~output .bus_hold = "false";
defparam \disp2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \disp3[0]~output (
	.i(\deco3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp3[0]~output .bus_hold = "false";
defparam \disp3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \disp3[1]~output (
	.i(\deco3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp3[1]~output .bus_hold = "false";
defparam \disp3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \disp3[2]~output (
	.i(\deco3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp3[2]~output .bus_hold = "false";
defparam \disp3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \disp3[3]~output (
	.i(\deco3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp3[3]~output .bus_hold = "false";
defparam \disp3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \disp3[4]~output (
	.i(\deco3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp3[4]~output .bus_hold = "false";
defparam \disp3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \disp3[5]~output (
	.i(\deco3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp3[5]~output .bus_hold = "false";
defparam \disp3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \disp3[6]~output (
	.i(!\deco3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp3[6]~output .bus_hold = "false";
defparam \disp3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \disp4[0]~output (
	.i(\deco4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp4[0]~output .bus_hold = "false";
defparam \disp4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \disp4[1]~output (
	.i(\deco4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp4[1]~output .bus_hold = "false";
defparam \disp4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \disp4[2]~output (
	.i(\deco4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp4[2]~output .bus_hold = "false";
defparam \disp4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \disp4[3]~output (
	.i(\deco4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp4[3]~output .bus_hold = "false";
defparam \disp4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \disp4[4]~output (
	.i(\deco4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp4[4]~output .bus_hold = "false";
defparam \disp4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \disp4[5]~output (
	.i(\deco4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp4[5]~output .bus_hold = "false";
defparam \disp4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \disp4[6]~output (
	.i(!\deco4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp4[6]~output .bus_hold = "false";
defparam \disp4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \disp5[0]~output (
	.i(\deco5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp5[0]~output .bus_hold = "false";
defparam \disp5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \disp5[1]~output (
	.i(\deco5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp5[1]~output .bus_hold = "false";
defparam \disp5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \disp5[2]~output (
	.i(\deco5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp5[2]~output .bus_hold = "false";
defparam \disp5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \disp5[3]~output (
	.i(\deco5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp5[3]~output .bus_hold = "false";
defparam \disp5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \disp5[4]~output (
	.i(\deco5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp5[4]~output .bus_hold = "false";
defparam \disp5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \disp5[5]~output (
	.i(\deco5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp5[5]~output .bus_hold = "false";
defparam \disp5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \disp5[6]~output (
	.i(!\deco5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp5[6]~output .bus_hold = "false";
defparam \disp5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \disp6[0]~output (
	.i(\deco6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp6[0]~output .bus_hold = "false";
defparam \disp6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \disp6[1]~output (
	.i(\deco6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp6[1]~output .bus_hold = "false";
defparam \disp6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \disp6[2]~output (
	.i(\deco6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp6[2]~output .bus_hold = "false";
defparam \disp6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \disp6[3]~output (
	.i(\deco6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp6[3]~output .bus_hold = "false";
defparam \disp6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \disp6[4]~output (
	.i(\deco6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp6[4]~output .bus_hold = "false";
defparam \disp6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \disp6[5]~output (
	.i(\deco6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp6[5]~output .bus_hold = "false";
defparam \disp6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \disp6[6]~output (
	.i(!\deco6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp6[6]~output .bus_hold = "false";
defparam \disp6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \disp7[0]~output (
	.i(\deco7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp7[0]~output .bus_hold = "false";
defparam \disp7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \disp7[1]~output (
	.i(\deco7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp7[1]~output .bus_hold = "false";
defparam \disp7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \disp7[2]~output (
	.i(\deco7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp7[2]~output .bus_hold = "false";
defparam \disp7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \disp7[3]~output (
	.i(\deco7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp7[3]~output .bus_hold = "false";
defparam \disp7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \disp7[4]~output (
	.i(\deco7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp7[4]~output .bus_hold = "false";
defparam \disp7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \disp7[5]~output (
	.i(\deco7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp7[5]~output .bus_hold = "false";
defparam \disp7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \disp7[6]~output (
	.i(!\deco7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp7[6]~output .bus_hold = "false";
defparam \disp7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N10
cycloneive_lcell_comb \core|pc_current[3]~9 (
// Equation(s):
// \core|pc_current[3]~9_combout  = (\core|pc_current [2] & (\core|pc_current [3] $ (VCC))) # (!\core|pc_current [2] & (\core|pc_current [3] & VCC))
// \core|pc_current[3]~10  = CARRY((\core|pc_current [2] & \core|pc_current [3]))

	.dataa(\core|pc_current [2]),
	.datab(\core|pc_current [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core|pc_current[3]~9_combout ),
	.cout(\core|pc_current[3]~10 ));
// synopsys translate_off
defparam \core|pc_current[3]~9 .lut_mask = 16'h6688;
defparam \core|pc_current[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \rst_ni~input (
	.i(rst_ni),
	.ibar(gnd),
	.o(\rst_ni~input_o ));
// synopsys translate_off
defparam \rst_ni~input .bus_hold = "false";
defparam \rst_ni~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X108_Y12_N11
dffeas \core|pc_current[3] (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|pc_current[3]~9_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc_current [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc_current[3] .is_wysiwyg = "true";
defparam \core|pc_current[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N12
cycloneive_lcell_comb \core|pc_current[4]~11 (
// Equation(s):
// \core|pc_current[4]~11_combout  = (\core|pc_current [4] & (!\core|pc_current[3]~10 )) # (!\core|pc_current [4] & ((\core|pc_current[3]~10 ) # (GND)))
// \core|pc_current[4]~12  = CARRY((!\core|pc_current[3]~10 ) # (!\core|pc_current [4]))

	.dataa(gnd),
	.datab(\core|pc_current [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_current[3]~10 ),
	.combout(\core|pc_current[4]~11_combout ),
	.cout(\core|pc_current[4]~12 ));
// synopsys translate_off
defparam \core|pc_current[4]~11 .lut_mask = 16'h3C3F;
defparam \core|pc_current[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y12_N13
dffeas \core|pc_current[4] (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|pc_current[4]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc_current [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc_current[4] .is_wysiwyg = "true";
defparam \core|pc_current[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N14
cycloneive_lcell_comb \core|pc_current[5]~13 (
// Equation(s):
// \core|pc_current[5]~13_combout  = (\core|pc_current [5] & (\core|pc_current[4]~12  $ (GND))) # (!\core|pc_current [5] & (!\core|pc_current[4]~12  & VCC))
// \core|pc_current[5]~14  = CARRY((\core|pc_current [5] & !\core|pc_current[4]~12 ))

	.dataa(\core|pc_current [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_current[4]~12 ),
	.combout(\core|pc_current[5]~13_combout ),
	.cout(\core|pc_current[5]~14 ));
// synopsys translate_off
defparam \core|pc_current[5]~13 .lut_mask = 16'hA50A;
defparam \core|pc_current[5]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N16
cycloneive_lcell_comb \core|pc_current[6]~15 (
// Equation(s):
// \core|pc_current[6]~15_combout  = (\core|pc_current [6] & (!\core|pc_current[5]~14 )) # (!\core|pc_current [6] & ((\core|pc_current[5]~14 ) # (GND)))
// \core|pc_current[6]~16  = CARRY((!\core|pc_current[5]~14 ) # (!\core|pc_current [6]))

	.dataa(gnd),
	.datab(\core|pc_current [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_current[5]~14 ),
	.combout(\core|pc_current[6]~15_combout ),
	.cout(\core|pc_current[6]~16 ));
// synopsys translate_off
defparam \core|pc_current[6]~15 .lut_mask = 16'h3C3F;
defparam \core|pc_current[6]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y12_N17
dffeas \core|pc_current[6] (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|pc_current[6]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc_current [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc_current[6] .is_wysiwyg = "true";
defparam \core|pc_current[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N18
cycloneive_lcell_comb \core|pc_current[7]~17 (
// Equation(s):
// \core|pc_current[7]~17_combout  = (\core|pc_current [7] & (\core|pc_current[6]~16  $ (GND))) # (!\core|pc_current [7] & (!\core|pc_current[6]~16  & VCC))
// \core|pc_current[7]~18  = CARRY((\core|pc_current [7] & !\core|pc_current[6]~16 ))

	.dataa(\core|pc_current [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_current[6]~16 ),
	.combout(\core|pc_current[7]~17_combout ),
	.cout(\core|pc_current[7]~18 ));
// synopsys translate_off
defparam \core|pc_current[7]~17 .lut_mask = 16'hA50A;
defparam \core|pc_current[7]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N20
cycloneive_lcell_comb \core|pc_current[8]~19 (
// Equation(s):
// \core|pc_current[8]~19_combout  = (\core|pc_current [8] & (!\core|pc_current[7]~18 )) # (!\core|pc_current [8] & ((\core|pc_current[7]~18 ) # (GND)))
// \core|pc_current[8]~20  = CARRY((!\core|pc_current[7]~18 ) # (!\core|pc_current [8]))

	.dataa(\core|pc_current [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_current[7]~18 ),
	.combout(\core|pc_current[8]~19_combout ),
	.cout(\core|pc_current[8]~20 ));
// synopsys translate_off
defparam \core|pc_current[8]~19 .lut_mask = 16'h5A5F;
defparam \core|pc_current[8]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N24
cycloneive_lcell_comb \core|pc_current[10]~23 (
// Equation(s):
// \core|pc_current[10]~23_combout  = (\core|pc_current [10] & (!\core|pc_current[9]~22 )) # (!\core|pc_current [10] & ((\core|pc_current[9]~22 ) # (GND)))
// \core|pc_current[10]~24  = CARRY((!\core|pc_current[9]~22 ) # (!\core|pc_current [10]))

	.dataa(\core|pc_current [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_current[9]~22 ),
	.combout(\core|pc_current[10]~23_combout ),
	.cout(\core|pc_current[10]~24 ));
// synopsys translate_off
defparam \core|pc_current[10]~23 .lut_mask = 16'h5A5F;
defparam \core|pc_current[10]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N26
cycloneive_lcell_comb \core|pc_current[11]~25 (
// Equation(s):
// \core|pc_current[11]~25_combout  = \core|pc_current[10]~24  $ (!\core|pc_current [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|pc_current [11]),
	.cin(\core|pc_current[10]~24 ),
	.combout(\core|pc_current[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \core|pc_current[11]~25 .lut_mask = 16'hF00F;
defparam \core|pc_current[11]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y12_N27
dffeas \core|pc_current[11] (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|pc_current[11]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc_current [11]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc_current[11] .is_wysiwyg = "true";
defparam \core|pc_current[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y12_N19
dffeas \core|pc_current[7] (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|pc_current[7]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc_current [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc_current[7] .is_wysiwyg = "true";
defparam \core|pc_current[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y12_N21
dffeas \core|pc_current[8] (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|pc_current[8]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc_current [8]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc_current[8] .is_wysiwyg = "true";
defparam \core|pc_current[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N0
cycloneive_lcell_comb \core|icache|memoria~4 (
// Equation(s):
// \core|icache|memoria~4_combout  = (!\core|pc_current [9] & (!\core|pc_current [7] & (!\core|pc_current [8] & !\core|pc_current [6])))

	.dataa(\core|pc_current [9]),
	.datab(\core|pc_current [7]),
	.datac(\core|pc_current [8]),
	.datad(\core|pc_current [6]),
	.cin(gnd),
	.combout(\core|icache|memoria~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|icache|memoria~4 .lut_mask = 16'h0001;
defparam \core|icache|memoria~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N30
cycloneive_lcell_comb \core|pc_current[2]~27 (
// Equation(s):
// \core|pc_current[2]~27_combout  = !\core|pc_current [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|pc_current [2]),
	.cin(gnd),
	.combout(\core|pc_current[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \core|pc_current[2]~27 .lut_mask = 16'h00FF;
defparam \core|pc_current[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y12_N31
dffeas \core|pc_current[2] (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|pc_current[2]~27_combout ),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc_current [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc_current[2] .is_wysiwyg = "true";
defparam \core|pc_current[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y12_N15
dffeas \core|pc_current[5] (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|pc_current[5]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc_current [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc_current[5] .is_wysiwyg = "true";
defparam \core|pc_current[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N10
cycloneive_lcell_comb \core|icache|memoria~7 (
// Equation(s):
// \core|icache|memoria~7_combout  = (\core|pc_current [4]) # ((\core|pc_current [5]) # ((\core|pc_current [3] & \core|pc_current [2])))

	.dataa(\core|pc_current [3]),
	.datab(\core|pc_current [2]),
	.datac(\core|pc_current [4]),
	.datad(\core|pc_current [5]),
	.cin(gnd),
	.combout(\core|icache|memoria~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|icache|memoria~7 .lut_mask = 16'hFFF8;
defparam \core|icache|memoria~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N22
cycloneive_lcell_comb \core|icache|memoria~11 (
// Equation(s):
// \core|icache|memoria~11_combout  = (!\core|pc_current [10] & (!\core|pc_current [11] & (\core|icache|memoria~4_combout  & !\core|icache|memoria~7_combout )))

	.dataa(\core|pc_current [10]),
	.datab(\core|pc_current [11]),
	.datac(\core|icache|memoria~4_combout ),
	.datad(\core|icache|memoria~7_combout ),
	.cin(gnd),
	.combout(\core|icache|memoria~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|icache|memoria~11 .lut_mask = 16'h0010;
defparam \core|icache|memoria~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y12_N25
dffeas \core|pc_current[10] (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|pc_current[10]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc_current [10]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc_current[10] .is_wysiwyg = "true";
defparam \core|pc_current[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N30
cycloneive_lcell_comb \core|icache|memoria~5 (
// Equation(s):
// \core|icache|memoria~5_combout  = (!\core|pc_current [11] & !\core|pc_current [10])

	.dataa(\core|pc_current [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|pc_current [10]),
	.cin(gnd),
	.combout(\core|icache|memoria~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|icache|memoria~5 .lut_mask = 16'h0055;
defparam \core|icache|memoria~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N4
cycloneive_lcell_comb \core|icache|memoria~6 (
// Equation(s):
// \core|icache|memoria~6_combout  = (!\core|pc_current [5] & (\core|icache|memoria~5_combout  & (!\core|pc_current [4] & \core|icache|memoria~4_combout )))

	.dataa(\core|pc_current [5]),
	.datab(\core|icache|memoria~5_combout ),
	.datac(\core|pc_current [4]),
	.datad(\core|icache|memoria~4_combout ),
	.cin(gnd),
	.combout(\core|icache|memoria~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|icache|memoria~6 .lut_mask = 16'h0400;
defparam \core|icache|memoria~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N30
cycloneive_lcell_comb \core|regfile|memoria~1029 (
// Equation(s):
// \core|regfile|memoria~1029_combout  = (\core|icache|memoria~11_combout  & (((\core|pc_current [3]) # (!\core|icache|memoria~6_combout )) # (!\core|pc_current [2])))

	.dataa(\core|pc_current [2]),
	.datab(\core|pc_current [3]),
	.datac(\core|icache|memoria~11_combout ),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1029_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1029 .lut_mask = 16'hD0F0;
defparam \core|regfile|memoria~1029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N6
cycloneive_lcell_comb \core|icache|memoria~8 (
// Equation(s):
// \core|icache|memoria~8_combout  = (!\core|pc_current [4] & (!\core|pc_current [2] & !\core|pc_current [3]))

	.dataa(\core|pc_current [4]),
	.datab(gnd),
	.datac(\core|pc_current [2]),
	.datad(\core|pc_current [3]),
	.cin(gnd),
	.combout(\core|icache|memoria~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|icache|memoria~8 .lut_mask = 16'h0005;
defparam \core|icache|memoria~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N28
cycloneive_lcell_comb \core|icache|memoria~9 (
// Equation(s):
// \core|icache|memoria~9_combout  = (\core|icache|memoria~4_combout  & (\core|icache|memoria~5_combout  & (!\core|pc_current [5] & \core|icache|memoria~8_combout )))

	.dataa(\core|icache|memoria~4_combout ),
	.datab(\core|icache|memoria~5_combout ),
	.datac(\core|pc_current [5]),
	.datad(\core|icache|memoria~8_combout ),
	.cin(gnd),
	.combout(\core|icache|memoria~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|icache|memoria~9 .lut_mask = 16'h0800;
defparam \core|icache|memoria~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N8
cycloneive_lcell_comb \core|icache|memoria~10 (
// Equation(s):
// \core|icache|memoria~10_combout  = (!\core|pc_current [4] & (!\core|pc_current [5] & (\core|pc_current [2] $ (\core|pc_current [3]))))

	.dataa(\core|pc_current [4]),
	.datab(\core|pc_current [5]),
	.datac(\core|pc_current [2]),
	.datad(\core|pc_current [3]),
	.cin(gnd),
	.combout(\core|icache|memoria~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|icache|memoria~10 .lut_mask = 16'h0110;
defparam \core|icache|memoria~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N2
cycloneive_lcell_comb \core|icache|memoria~12 (
// Equation(s):
// \core|icache|memoria~12_combout  = (!\core|pc_current [11] & (!\core|pc_current [10] & (\core|icache|memoria~10_combout  & \core|icache|memoria~4_combout )))

	.dataa(\core|pc_current [11]),
	.datab(\core|pc_current [10]),
	.datac(\core|icache|memoria~10_combout ),
	.datad(\core|icache|memoria~4_combout ),
	.cin(gnd),
	.combout(\core|icache|memoria~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|icache|memoria~12 .lut_mask = 16'h1000;
defparam \core|icache|memoria~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N20
cycloneive_lcell_comb \core|regfile|memoria~1107 (
// Equation(s):
// \core|regfile|memoria~1107_combout  = (!\core|pc_current [2] & (\core|icache|memoria~12_combout  & (\core|icache|memoria~11_combout  & \core|icache|memoria~6_combout )))

	.dataa(\core|pc_current [2]),
	.datab(\core|icache|memoria~12_combout ),
	.datac(\core|icache|memoria~11_combout ),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1107_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1107 .lut_mask = 16'h4000;
defparam \core|regfile|memoria~1107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N15
dffeas \core|regfile|memoria~226 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~226 .is_wysiwyg = "true";
defparam \core|regfile|memoria~226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N26
cycloneive_lcell_comb \core|regfile|memoria~1106 (
// Equation(s):
// \core|regfile|memoria~1106_combout  = (!\core|icache|memoria~12_combout  & (\core|icache|memoria~11_combout  & ((\core|pc_current [2]) # (!\core|icache|memoria~6_combout ))))

	.dataa(\core|pc_current [2]),
	.datab(\core|icache|memoria~12_combout ),
	.datac(\core|icache|memoria~11_combout ),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1106_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1106 .lut_mask = 16'h2030;
defparam \core|regfile|memoria~1106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N29
dffeas \core|regfile|memoria~130 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~130 .is_wysiwyg = "true";
defparam \core|regfile|memoria~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N28
cycloneive_lcell_comb \core|regfile|memoria~1030 (
// Equation(s):
// \core|regfile|memoria~1030_combout  = (\core|icache|memoria~9_combout  & (((\core|icache|memoria~12_combout )))) # (!\core|icache|memoria~9_combout  & ((\core|icache|memoria~12_combout  & (\core|regfile|memoria~194_q )) # (!\core|icache|memoria~12_combout 
//  & ((\core|regfile|memoria~130_q )))))

	.dataa(\core|regfile|memoria~194_q ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|regfile|memoria~130_q ),
	.datad(\core|icache|memoria~12_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1030_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1030 .lut_mask = 16'hEE30;
defparam \core|regfile|memoria~1030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N14
cycloneive_lcell_comb \core|regfile|memoria~1031 (
// Equation(s):
// \core|regfile|memoria~1031_combout  = (\core|icache|memoria~9_combout  & ((\core|regfile|memoria~1030_combout  & ((\core|regfile|memoria~226_q ))) # (!\core|regfile|memoria~1030_combout  & (\core|regfile|memoria~162_q )))) # 
// (!\core|icache|memoria~9_combout  & (((\core|regfile|memoria~1030_combout ))))

	.dataa(\core|regfile|memoria~162_q ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|regfile|memoria~226_q ),
	.datad(\core|regfile|memoria~1030_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1031_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1031 .lut_mask = 16'hF388;
defparam \core|regfile|memoria~1031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N28
cycloneive_lcell_comb \core|mux_alusrc_o[2]~5 (
// Equation(s):
// \core|mux_alusrc_o[2]~5_combout  = (\core|sextend|Equal0~0_combout ) # ((\core|regfile|memoria~1029_combout  & \core|regfile|memoria~1031_combout ))

	.dataa(\core|sextend|Equal0~0_combout ),
	.datab(gnd),
	.datac(\core|regfile|memoria~1029_combout ),
	.datad(\core|regfile|memoria~1031_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[2]~5 .lut_mask = 16'hFAAA;
defparam \core|mux_alusrc_o[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N12
cycloneive_lcell_comb \core|sextend|Equal0~0 (
// Equation(s):
// \core|sextend|Equal0~0_combout  = (\core|icache|memoria~11_combout  & (((\core|pc_current [2]) # (!\core|icache|memoria~6_combout )) # (!\core|pc_current [3])))

	.dataa(\core|pc_current [3]),
	.datab(\core|pc_current [2]),
	.datac(\core|icache|memoria~11_combout ),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|sextend|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|sextend|Equal0~0 .lut_mask = 16'hD0F0;
defparam \core|sextend|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N14
cycloneive_lcell_comb \core|mux_alusrc_o[26]~0 (
// Equation(s):
// \core|mux_alusrc_o[26]~0_combout  = (\core|pc_current [3] & (!\core|pc_current [2] & (\core|icache|memoria~11_combout  & \core|icache|memoria~6_combout )))

	.dataa(\core|pc_current [3]),
	.datab(\core|pc_current [2]),
	.datac(\core|icache|memoria~11_combout ),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[26]~0 .lut_mask = 16'h2000;
defparam \core|mux_alusrc_o[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N6
cycloneive_lcell_comb \core|execute|Add0~1 (
// Equation(s):
// \core|execute|Add0~1_combout  = (\core|mux_alusrc_o[0]~1_combout  & (\core|regfile|memoria~1024_combout  $ (VCC))) # (!\core|mux_alusrc_o[0]~1_combout  & (\core|regfile|memoria~1024_combout  & VCC))
// \core|execute|Add0~2  = CARRY((\core|mux_alusrc_o[0]~1_combout  & \core|regfile|memoria~1024_combout ))

	.dataa(\core|mux_alusrc_o[0]~1_combout ),
	.datab(\core|regfile|memoria~1024_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core|execute|Add0~1_combout ),
	.cout(\core|execute|Add0~2 ));
// synopsys translate_off
defparam \core|execute|Add0~1 .lut_mask = 16'h6688;
defparam \core|execute|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N18
cycloneive_lcell_comb \core|regfile|memoria~1104 (
// Equation(s):
// \core|regfile|memoria~1104_combout  = (!\core|pc_current [2] & (!\core|icache|memoria~12_combout  & (\core|icache|memoria~11_combout  & \core|icache|memoria~6_combout )))

	.dataa(\core|pc_current [2]),
	.datab(\core|icache|memoria~12_combout ),
	.datac(\core|icache|memoria~11_combout ),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1104_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1104 .lut_mask = 16'h1000;
defparam \core|regfile|memoria~1104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y12_N5
dffeas \core|regfile|memoria~160 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~160 .is_wysiwyg = "true";
defparam \core|regfile|memoria~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N0
cycloneive_lcell_comb \core|regfile|memoria~1024 (
// Equation(s):
// \core|regfile|memoria~1024_combout  = (!\core|pc_current [2] & (\core|pc_current [3] & (\core|regfile|memoria~160_q  & \core|icache|memoria~6_combout )))

	.dataa(\core|pc_current [2]),
	.datab(\core|pc_current [3]),
	.datac(\core|regfile|memoria~160_q ),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1024_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1024 .lut_mask = 16'h4000;
defparam \core|regfile|memoria~1024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N8
cycloneive_lcell_comb \core|execute|Add0~3 (
// Equation(s):
// \core|execute|Add0~3_combout  = (\core|regfile|memoria~1027_combout  & ((\core|mux_alusrc_o[1]~4_combout  & (\core|execute|Add0~2  & VCC)) # (!\core|mux_alusrc_o[1]~4_combout  & (!\core|execute|Add0~2 )))) # (!\core|regfile|memoria~1027_combout  & 
// ((\core|mux_alusrc_o[1]~4_combout  & (!\core|execute|Add0~2 )) # (!\core|mux_alusrc_o[1]~4_combout  & ((\core|execute|Add0~2 ) # (GND)))))
// \core|execute|Add0~4  = CARRY((\core|regfile|memoria~1027_combout  & (!\core|mux_alusrc_o[1]~4_combout  & !\core|execute|Add0~2 )) # (!\core|regfile|memoria~1027_combout  & ((!\core|execute|Add0~2 ) # (!\core|mux_alusrc_o[1]~4_combout ))))

	.dataa(\core|regfile|memoria~1027_combout ),
	.datab(\core|mux_alusrc_o[1]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~2 ),
	.combout(\core|execute|Add0~3_combout ),
	.cout(\core|execute|Add0~4 ));
// synopsys translate_off
defparam \core|execute|Add0~3 .lut_mask = 16'h9617;
defparam \core|execute|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y12_N9
dffeas \core|regfile|memoria~161 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~161 .is_wysiwyg = "true";
defparam \core|regfile|memoria~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y9_N21
dffeas \core|regfile|memoria~129 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~129 .is_wysiwyg = "true";
defparam \core|regfile|memoria~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y9_N8
cycloneive_lcell_comb \core|regfile|memoria~225feeder (
// Equation(s):
// \core|regfile|memoria~225feeder_combout  = \core|execute|Add0~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|execute|Add0~3_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~225feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~225feeder .lut_mask = 16'hFF00;
defparam \core|regfile|memoria~225feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y9_N9
dffeas \core|regfile|memoria~225 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~225feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~225 .is_wysiwyg = "true";
defparam \core|regfile|memoria~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N8
cycloneive_lcell_comb \core|regfile|memoria~1105 (
// Equation(s):
// \core|regfile|memoria~1105_combout  = (\core|icache|memoria~12_combout  & (\core|icache|memoria~11_combout  & ((\core|pc_current [2]) # (!\core|icache|memoria~6_combout ))))

	.dataa(\core|pc_current [2]),
	.datab(\core|icache|memoria~12_combout ),
	.datac(\core|icache|memoria~11_combout ),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1105_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1105 .lut_mask = 16'h80C0;
defparam \core|regfile|memoria~1105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y9_N19
dffeas \core|regfile|memoria~193 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~193 .is_wysiwyg = "true";
defparam \core|regfile|memoria~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y9_N18
cycloneive_lcell_comb \core|mux_alusrc_o[1]~2 (
// Equation(s):
// \core|mux_alusrc_o[1]~2_combout  = (\core|icache|memoria~12_combout  & ((\core|icache|memoria~9_combout  & (\core|regfile|memoria~225_q )) # (!\core|icache|memoria~9_combout  & ((\core|regfile|memoria~193_q ))))) # (!\core|icache|memoria~12_combout  & 
// (((\core|icache|memoria~9_combout ))))

	.dataa(\core|icache|memoria~12_combout ),
	.datab(\core|regfile|memoria~225_q ),
	.datac(\core|regfile|memoria~193_q ),
	.datad(\core|icache|memoria~9_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[1]~2 .lut_mask = 16'hDDA0;
defparam \core|mux_alusrc_o[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y9_N20
cycloneive_lcell_comb \core|mux_alusrc_o[1]~3 (
// Equation(s):
// \core|mux_alusrc_o[1]~3_combout  = (\core|icache|memoria~12_combout  & (((\core|mux_alusrc_o[1]~2_combout )))) # (!\core|icache|memoria~12_combout  & ((\core|mux_alusrc_o[1]~2_combout  & (\core|regfile|memoria~161_q )) # (!\core|mux_alusrc_o[1]~2_combout  
// & ((\core|regfile|memoria~129_q )))))

	.dataa(\core|icache|memoria~12_combout ),
	.datab(\core|regfile|memoria~161_q ),
	.datac(\core|regfile|memoria~129_q ),
	.datad(\core|mux_alusrc_o[1]~2_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[1]~3 .lut_mask = 16'hEE50;
defparam \core|mux_alusrc_o[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y9_N12
cycloneive_lcell_comb \core|mux_alusrc_o[1]~4 (
// Equation(s):
// \core|mux_alusrc_o[1]~4_combout  = (\core|icache|memoria~12_combout  & ((\core|sextend|Equal0~0_combout ) # ((\core|mux_alusrc_o[26]~0_combout  & \core|mux_alusrc_o[1]~3_combout )))) # (!\core|icache|memoria~12_combout  & 
// (((\core|mux_alusrc_o[26]~0_combout  & \core|mux_alusrc_o[1]~3_combout ))))

	.dataa(\core|icache|memoria~12_combout ),
	.datab(\core|sextend|Equal0~0_combout ),
	.datac(\core|mux_alusrc_o[26]~0_combout ),
	.datad(\core|mux_alusrc_o[1]~3_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[1]~4 .lut_mask = 16'hF888;
defparam \core|mux_alusrc_o[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N10
cycloneive_lcell_comb \core|execute|Add0~5 (
// Equation(s):
// \core|execute|Add0~5_combout  = ((\core|regfile|memoria~1028_combout  $ (\core|mux_alusrc_o[2]~5_combout  $ (!\core|execute|Add0~4 )))) # (GND)
// \core|execute|Add0~6  = CARRY((\core|regfile|memoria~1028_combout  & ((\core|mux_alusrc_o[2]~5_combout ) # (!\core|execute|Add0~4 ))) # (!\core|regfile|memoria~1028_combout  & (\core|mux_alusrc_o[2]~5_combout  & !\core|execute|Add0~4 )))

	.dataa(\core|regfile|memoria~1028_combout ),
	.datab(\core|mux_alusrc_o[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~4 ),
	.combout(\core|execute|Add0~5_combout ),
	.cout(\core|execute|Add0~6 ));
// synopsys translate_off
defparam \core|execute|Add0~5 .lut_mask = 16'h698E;
defparam \core|execute|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N20
cycloneive_lcell_comb \core|regfile|memoria~1032 (
// Equation(s):
// \core|regfile|memoria~1032_combout  = (\core|regfile|memoria~163_q  & (\core|pc_current [3] & (\core|icache|memoria~6_combout  & !\core|pc_current [2])))

	.dataa(\core|regfile|memoria~163_q ),
	.datab(\core|pc_current [3]),
	.datac(\core|icache|memoria~6_combout ),
	.datad(\core|pc_current [2]),
	.cin(gnd),
	.combout(\core|regfile|memoria~1032_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1032 .lut_mask = 16'h0080;
defparam \core|regfile|memoria~1032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N12
cycloneive_lcell_comb \core|execute|Add0~7 (
// Equation(s):
// \core|execute|Add0~7_combout  = (\core|mux_alusrc_o[3]~7_combout  & ((\core|regfile|memoria~1032_combout  & (\core|execute|Add0~6  & VCC)) # (!\core|regfile|memoria~1032_combout  & (!\core|execute|Add0~6 )))) # (!\core|mux_alusrc_o[3]~7_combout  & 
// ((\core|regfile|memoria~1032_combout  & (!\core|execute|Add0~6 )) # (!\core|regfile|memoria~1032_combout  & ((\core|execute|Add0~6 ) # (GND)))))
// \core|execute|Add0~8  = CARRY((\core|mux_alusrc_o[3]~7_combout  & (!\core|regfile|memoria~1032_combout  & !\core|execute|Add0~6 )) # (!\core|mux_alusrc_o[3]~7_combout  & ((!\core|execute|Add0~6 ) # (!\core|regfile|memoria~1032_combout ))))

	.dataa(\core|mux_alusrc_o[3]~7_combout ),
	.datab(\core|regfile|memoria~1032_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~6 ),
	.combout(\core|execute|Add0~7_combout ),
	.cout(\core|execute|Add0~8 ));
// synopsys translate_off
defparam \core|execute|Add0~7 .lut_mask = 16'h9617;
defparam \core|execute|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N24
cycloneive_lcell_comb \deco0|WideOr6~0 (
// Equation(s):
// \deco0|WideOr6~0_combout  = (\core|execute|Add0~5_combout  & (!\core|execute|Add0~3_combout  & (\core|execute|Add0~1_combout  $ (!\core|execute|Add0~7_combout )))) # (!\core|execute|Add0~5_combout  & (\core|execute|Add0~1_combout  & 
// (\core|execute|Add0~3_combout  $ (!\core|execute|Add0~7_combout ))))

	.dataa(\core|execute|Add0~5_combout ),
	.datab(\core|execute|Add0~3_combout ),
	.datac(\core|execute|Add0~1_combout ),
	.datad(\core|execute|Add0~7_combout ),
	.cin(gnd),
	.combout(\deco0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco0|WideOr6~0 .lut_mask = 16'h6012;
defparam \deco0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N14
cycloneive_lcell_comb \deco0|WideOr5~0 (
// Equation(s):
// \deco0|WideOr5~0_combout  = (\core|execute|Add0~7_combout  & ((\core|execute|Add0~1_combout  & (\core|execute|Add0~3_combout )) # (!\core|execute|Add0~1_combout  & ((\core|execute|Add0~5_combout ))))) # (!\core|execute|Add0~7_combout  & 
// (\core|execute|Add0~5_combout  & (\core|execute|Add0~1_combout  $ (\core|execute|Add0~3_combout ))))

	.dataa(\core|execute|Add0~7_combout ),
	.datab(\core|execute|Add0~1_combout ),
	.datac(\core|execute|Add0~3_combout ),
	.datad(\core|execute|Add0~5_combout ),
	.cin(gnd),
	.combout(\deco0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco0|WideOr5~0 .lut_mask = 16'hB680;
defparam \deco0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N6
cycloneive_lcell_comb \deco0|WideOr4~0 (
// Equation(s):
// \deco0|WideOr4~0_combout  = (\core|execute|Add0~5_combout  & (\core|execute|Add0~7_combout  & ((\core|execute|Add0~3_combout ) # (!\core|execute|Add0~1_combout )))) # (!\core|execute|Add0~5_combout  & (\core|execute|Add0~3_combout  & 
// (!\core|execute|Add0~1_combout  & !\core|execute|Add0~7_combout )))

	.dataa(\core|execute|Add0~5_combout ),
	.datab(\core|execute|Add0~3_combout ),
	.datac(\core|execute|Add0~1_combout ),
	.datad(\core|execute|Add0~7_combout ),
	.cin(gnd),
	.combout(\deco0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco0|WideOr4~0 .lut_mask = 16'h8A04;
defparam \deco0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N24
cycloneive_lcell_comb \deco0|WideOr3~0 (
// Equation(s):
// \deco0|WideOr3~0_combout  = (\core|execute|Add0~1_combout  & ((\core|execute|Add0~3_combout  $ (!\core|execute|Add0~5_combout )))) # (!\core|execute|Add0~1_combout  & ((\core|execute|Add0~7_combout  & (\core|execute|Add0~3_combout  & 
// !\core|execute|Add0~5_combout )) # (!\core|execute|Add0~7_combout  & (!\core|execute|Add0~3_combout  & \core|execute|Add0~5_combout ))))

	.dataa(\core|execute|Add0~7_combout ),
	.datab(\core|execute|Add0~1_combout ),
	.datac(\core|execute|Add0~3_combout ),
	.datad(\core|execute|Add0~5_combout ),
	.cin(gnd),
	.combout(\deco0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco0|WideOr3~0 .lut_mask = 16'hC12C;
defparam \deco0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N2
cycloneive_lcell_comb \deco0|WideOr2~0 (
// Equation(s):
// \deco0|WideOr2~0_combout  = (\core|execute|Add0~3_combout  & (!\core|execute|Add0~7_combout  & (\core|execute|Add0~1_combout ))) # (!\core|execute|Add0~3_combout  & ((\core|execute|Add0~5_combout  & (!\core|execute|Add0~7_combout )) # 
// (!\core|execute|Add0~5_combout  & ((\core|execute|Add0~1_combout )))))

	.dataa(\core|execute|Add0~7_combout ),
	.datab(\core|execute|Add0~1_combout ),
	.datac(\core|execute|Add0~3_combout ),
	.datad(\core|execute|Add0~5_combout ),
	.cin(gnd),
	.combout(\deco0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco0|WideOr2~0 .lut_mask = 16'h454C;
defparam \deco0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N4
cycloneive_lcell_comb \deco0|WideOr1~0 (
// Equation(s):
// \deco0|WideOr1~0_combout  = (\core|execute|Add0~1_combout  & (\core|execute|Add0~7_combout  $ (((\core|execute|Add0~3_combout ) # (!\core|execute|Add0~5_combout ))))) # (!\core|execute|Add0~1_combout  & (!\core|execute|Add0~7_combout  & 
// (\core|execute|Add0~3_combout  & !\core|execute|Add0~5_combout )))

	.dataa(\core|execute|Add0~7_combout ),
	.datab(\core|execute|Add0~1_combout ),
	.datac(\core|execute|Add0~3_combout ),
	.datad(\core|execute|Add0~5_combout ),
	.cin(gnd),
	.combout(\deco0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco0|WideOr1~0 .lut_mask = 16'h4854;
defparam \deco0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N18
cycloneive_lcell_comb \deco0|WideOr0~0 (
// Equation(s):
// \deco0|WideOr0~0_combout  = (\core|execute|Add0~1_combout  & ((\core|execute|Add0~7_combout ) # (\core|execute|Add0~3_combout  $ (\core|execute|Add0~5_combout )))) # (!\core|execute|Add0~1_combout  & ((\core|execute|Add0~3_combout ) # 
// (\core|execute|Add0~7_combout  $ (\core|execute|Add0~5_combout ))))

	.dataa(\core|execute|Add0~7_combout ),
	.datab(\core|execute|Add0~1_combout ),
	.datac(\core|execute|Add0~3_combout ),
	.datad(\core|execute|Add0~5_combout ),
	.cin(gnd),
	.combout(\deco0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco0|WideOr0~0 .lut_mask = 16'hBDFA;
defparam \deco0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y12_N7
dffeas \core|regfile|memoria~165 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~165 .is_wysiwyg = "true";
defparam \core|regfile|memoria~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y12_N25
dffeas \core|regfile|memoria~229 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~229 .is_wysiwyg = "true";
defparam \core|regfile|memoria~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y12_N11
dffeas \core|regfile|memoria~133 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~133 .is_wysiwyg = "true";
defparam \core|regfile|memoria~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N10
cycloneive_lcell_comb \core|regfile|memoria~1039 (
// Equation(s):
// \core|regfile|memoria~1039_combout  = (\core|icache|memoria~9_combout  & (((\core|icache|memoria~12_combout )))) # (!\core|icache|memoria~9_combout  & ((\core|icache|memoria~12_combout  & (\core|regfile|memoria~197_q )) # (!\core|icache|memoria~12_combout 
//  & ((\core|regfile|memoria~133_q )))))

	.dataa(\core|regfile|memoria~197_q ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|regfile|memoria~133_q ),
	.datad(\core|icache|memoria~12_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1039_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1039 .lut_mask = 16'hEE30;
defparam \core|regfile|memoria~1039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N24
cycloneive_lcell_comb \core|regfile|memoria~1040 (
// Equation(s):
// \core|regfile|memoria~1040_combout  = (\core|icache|memoria~9_combout  & ((\core|regfile|memoria~1039_combout  & ((\core|regfile|memoria~229_q ))) # (!\core|regfile|memoria~1039_combout  & (\core|regfile|memoria~165_q )))) # 
// (!\core|icache|memoria~9_combout  & (((\core|regfile|memoria~1039_combout ))))

	.dataa(\core|icache|memoria~9_combout ),
	.datab(\core|regfile|memoria~165_q ),
	.datac(\core|regfile|memoria~229_q ),
	.datad(\core|regfile|memoria~1039_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1040_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1040 .lut_mask = 16'hF588;
defparam \core|regfile|memoria~1040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N0
cycloneive_lcell_comb \core|mux_alusrc_o[5]~9 (
// Equation(s):
// \core|mux_alusrc_o[5]~9_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1040_combout )

	.dataa(gnd),
	.datab(\core|mux_alusrc_o[26]~0_combout ),
	.datac(gnd),
	.datad(\core|regfile|memoria~1040_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[5]~9 .lut_mask = 16'hCC00;
defparam \core|mux_alusrc_o[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N14
cycloneive_lcell_comb \core|execute|Add0~9 (
// Equation(s):
// \core|execute|Add0~9_combout  = ((\core|mux_alusrc_o[4]~8_combout  $ (\core|regfile|memoria~1035_combout  $ (!\core|execute|Add0~8 )))) # (GND)
// \core|execute|Add0~10  = CARRY((\core|mux_alusrc_o[4]~8_combout  & ((\core|regfile|memoria~1035_combout ) # (!\core|execute|Add0~8 ))) # (!\core|mux_alusrc_o[4]~8_combout  & (\core|regfile|memoria~1035_combout  & !\core|execute|Add0~8 )))

	.dataa(\core|mux_alusrc_o[4]~8_combout ),
	.datab(\core|regfile|memoria~1035_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~8 ),
	.combout(\core|execute|Add0~9_combout ),
	.cout(\core|execute|Add0~10 ));
// synopsys translate_off
defparam \core|execute|Add0~9 .lut_mask = 16'h698E;
defparam \core|execute|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y11_N1
dffeas \core|regfile|memoria~164 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~164 .is_wysiwyg = "true";
defparam \core|regfile|memoria~164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N16
cycloneive_lcell_comb \core|regfile|memoria~1035 (
// Equation(s):
// \core|regfile|memoria~1035_combout  = (\core|pc_current [3] & (!\core|pc_current [2] & (\core|icache|memoria~6_combout  & \core|regfile|memoria~164_q )))

	.dataa(\core|pc_current [3]),
	.datab(\core|pc_current [2]),
	.datac(\core|icache|memoria~6_combout ),
	.datad(\core|regfile|memoria~164_q ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1035_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1035 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N16
cycloneive_lcell_comb \core|execute|Add0~11 (
// Equation(s):
// \core|execute|Add0~11_combout  = (\core|regfile|memoria~1038_combout  & ((\core|mux_alusrc_o[5]~9_combout  & (\core|execute|Add0~10  & VCC)) # (!\core|mux_alusrc_o[5]~9_combout  & (!\core|execute|Add0~10 )))) # (!\core|regfile|memoria~1038_combout  & 
// ((\core|mux_alusrc_o[5]~9_combout  & (!\core|execute|Add0~10 )) # (!\core|mux_alusrc_o[5]~9_combout  & ((\core|execute|Add0~10 ) # (GND)))))
// \core|execute|Add0~12  = CARRY((\core|regfile|memoria~1038_combout  & (!\core|mux_alusrc_o[5]~9_combout  & !\core|execute|Add0~10 )) # (!\core|regfile|memoria~1038_combout  & ((!\core|execute|Add0~10 ) # (!\core|mux_alusrc_o[5]~9_combout ))))

	.dataa(\core|regfile|memoria~1038_combout ),
	.datab(\core|mux_alusrc_o[5]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~10 ),
	.combout(\core|execute|Add0~11_combout ),
	.cout(\core|execute|Add0~12 ));
// synopsys translate_off
defparam \core|execute|Add0~11 .lut_mask = 16'h9617;
defparam \core|execute|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y12_N19
dffeas \core|regfile|memoria~198 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~198 .is_wysiwyg = "true";
defparam \core|regfile|memoria~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y12_N17
dffeas \core|regfile|memoria~134 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~134 .is_wysiwyg = "true";
defparam \core|regfile|memoria~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N16
cycloneive_lcell_comb \core|regfile|memoria~1042 (
// Equation(s):
// \core|regfile|memoria~1042_combout  = (\core|icache|memoria~12_combout  & (((\core|icache|memoria~9_combout )))) # (!\core|icache|memoria~12_combout  & ((\core|icache|memoria~9_combout  & (\core|regfile|memoria~166_q )) # (!\core|icache|memoria~9_combout  
// & ((\core|regfile|memoria~134_q )))))

	.dataa(\core|regfile|memoria~166_q ),
	.datab(\core|icache|memoria~12_combout ),
	.datac(\core|regfile|memoria~134_q ),
	.datad(\core|icache|memoria~9_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1042_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1042 .lut_mask = 16'hEE30;
defparam \core|regfile|memoria~1042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N14
cycloneive_lcell_comb \core|regfile|memoria~1043 (
// Equation(s):
// \core|regfile|memoria~1043_combout  = (\core|icache|memoria~12_combout  & ((\core|regfile|memoria~1042_combout  & (\core|regfile|memoria~230_q )) # (!\core|regfile|memoria~1042_combout  & ((\core|regfile|memoria~198_q ))))) # 
// (!\core|icache|memoria~12_combout  & (((\core|regfile|memoria~1042_combout ))))

	.dataa(\core|regfile|memoria~230_q ),
	.datab(\core|regfile|memoria~198_q ),
	.datac(\core|icache|memoria~12_combout ),
	.datad(\core|regfile|memoria~1042_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1043_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1043 .lut_mask = 16'hAFC0;
defparam \core|regfile|memoria~1043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N2
cycloneive_lcell_comb \core|mux_alusrc_o[6]~10 (
// Equation(s):
// \core|mux_alusrc_o[6]~10_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1043_combout )

	.dataa(gnd),
	.datab(\core|mux_alusrc_o[26]~0_combout ),
	.datac(gnd),
	.datad(\core|regfile|memoria~1043_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[6]~10 .lut_mask = 16'hCC00;
defparam \core|mux_alusrc_o[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N18
cycloneive_lcell_comb \core|execute|Add0~13 (
// Equation(s):
// \core|execute|Add0~13_combout  = ((\core|regfile|memoria~1041_combout  $ (\core|mux_alusrc_o[6]~10_combout  $ (!\core|execute|Add0~12 )))) # (GND)
// \core|execute|Add0~14  = CARRY((\core|regfile|memoria~1041_combout  & ((\core|mux_alusrc_o[6]~10_combout ) # (!\core|execute|Add0~12 ))) # (!\core|regfile|memoria~1041_combout  & (\core|mux_alusrc_o[6]~10_combout  & !\core|execute|Add0~12 )))

	.dataa(\core|regfile|memoria~1041_combout ),
	.datab(\core|mux_alusrc_o[6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~12 ),
	.combout(\core|execute|Add0~13_combout ),
	.cout(\core|execute|Add0~14 ));
// synopsys translate_off
defparam \core|execute|Add0~13 .lut_mask = 16'h698E;
defparam \core|execute|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y10_N17
dffeas \core|regfile|memoria~167 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~167 .is_wysiwyg = "true";
defparam \core|regfile|memoria~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y10_N7
dffeas \core|regfile|memoria~135 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~135 .is_wysiwyg = "true";
defparam \core|regfile|memoria~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N6
cycloneive_lcell_comb \core|regfile|memoria~1045 (
// Equation(s):
// \core|regfile|memoria~1045_combout  = (\core|icache|memoria~9_combout  & (((\core|icache|memoria~12_combout )))) # (!\core|icache|memoria~9_combout  & ((\core|icache|memoria~12_combout  & (\core|regfile|memoria~199_q )) # (!\core|icache|memoria~12_combout 
//  & ((\core|regfile|memoria~135_q )))))

	.dataa(\core|regfile|memoria~199_q ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|regfile|memoria~135_q ),
	.datad(\core|icache|memoria~12_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1045_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1045 .lut_mask = 16'hEE30;
defparam \core|regfile|memoria~1045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N16
cycloneive_lcell_comb \core|regfile|memoria~1046 (
// Equation(s):
// \core|regfile|memoria~1046_combout  = (\core|icache|memoria~9_combout  & ((\core|regfile|memoria~1045_combout  & (\core|regfile|memoria~231_q )) # (!\core|regfile|memoria~1045_combout  & ((\core|regfile|memoria~167_q ))))) # 
// (!\core|icache|memoria~9_combout  & (((\core|regfile|memoria~1045_combout ))))

	.dataa(\core|regfile|memoria~231_q ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|regfile|memoria~167_q ),
	.datad(\core|regfile|memoria~1045_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1046_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1046 .lut_mask = 16'hBBC0;
defparam \core|regfile|memoria~1046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N28
cycloneive_lcell_comb \core|mux_alusrc_o[7]~11 (
// Equation(s):
// \core|mux_alusrc_o[7]~11_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1046_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|mux_alusrc_o[26]~0_combout ),
	.datad(\core|regfile|memoria~1046_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[7]~11 .lut_mask = 16'hF000;
defparam \core|mux_alusrc_o[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N20
cycloneive_lcell_comb \core|execute|Add0~15 (
// Equation(s):
// \core|execute|Add0~15_combout  = (\core|regfile|memoria~1044_combout  & ((\core|mux_alusrc_o[7]~11_combout  & (\core|execute|Add0~14  & VCC)) # (!\core|mux_alusrc_o[7]~11_combout  & (!\core|execute|Add0~14 )))) # (!\core|regfile|memoria~1044_combout  & 
// ((\core|mux_alusrc_o[7]~11_combout  & (!\core|execute|Add0~14 )) # (!\core|mux_alusrc_o[7]~11_combout  & ((\core|execute|Add0~14 ) # (GND)))))
// \core|execute|Add0~16  = CARRY((\core|regfile|memoria~1044_combout  & (!\core|mux_alusrc_o[7]~11_combout  & !\core|execute|Add0~14 )) # (!\core|regfile|memoria~1044_combout  & ((!\core|execute|Add0~14 ) # (!\core|mux_alusrc_o[7]~11_combout ))))

	.dataa(\core|regfile|memoria~1044_combout ),
	.datab(\core|mux_alusrc_o[7]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~14 ),
	.combout(\core|execute|Add0~15_combout ),
	.cout(\core|execute|Add0~16 ));
// synopsys translate_off
defparam \core|execute|Add0~15 .lut_mask = 16'h9617;
defparam \core|execute|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y13_N4
cycloneive_lcell_comb \deco1|WideOr6~0 (
// Equation(s):
// \deco1|WideOr6~0_combout  = (\core|execute|Add0~13_combout  & (!\core|execute|Add0~11_combout  & (\core|execute|Add0~9_combout  $ (!\core|execute|Add0~15_combout )))) # (!\core|execute|Add0~13_combout  & (\core|execute|Add0~9_combout  & 
// (\core|execute|Add0~11_combout  $ (!\core|execute|Add0~15_combout ))))

	.dataa(\core|execute|Add0~11_combout ),
	.datab(\core|execute|Add0~13_combout ),
	.datac(\core|execute|Add0~9_combout ),
	.datad(\core|execute|Add0~15_combout ),
	.cin(gnd),
	.combout(\deco1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco1|WideOr6~0 .lut_mask = 16'h6014;
defparam \deco1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y13_N2
cycloneive_lcell_comb \deco1|WideOr5~0 (
// Equation(s):
// \deco1|WideOr5~0_combout  = (\core|execute|Add0~11_combout  & ((\core|execute|Add0~9_combout  & ((\core|execute|Add0~15_combout ))) # (!\core|execute|Add0~9_combout  & (\core|execute|Add0~13_combout )))) # (!\core|execute|Add0~11_combout  & 
// (\core|execute|Add0~13_combout  & (\core|execute|Add0~9_combout  $ (\core|execute|Add0~15_combout ))))

	.dataa(\core|execute|Add0~11_combout ),
	.datab(\core|execute|Add0~13_combout ),
	.datac(\core|execute|Add0~9_combout ),
	.datad(\core|execute|Add0~15_combout ),
	.cin(gnd),
	.combout(\deco1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco1|WideOr5~0 .lut_mask = 16'hAC48;
defparam \deco1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y13_N16
cycloneive_lcell_comb \deco1|WideOr4~0 (
// Equation(s):
// \deco1|WideOr4~0_combout  = (\core|execute|Add0~13_combout  & (\core|execute|Add0~15_combout  & ((\core|execute|Add0~11_combout ) # (!\core|execute|Add0~9_combout )))) # (!\core|execute|Add0~13_combout  & (\core|execute|Add0~11_combout  & 
// (!\core|execute|Add0~9_combout  & !\core|execute|Add0~15_combout )))

	.dataa(\core|execute|Add0~11_combout ),
	.datab(\core|execute|Add0~13_combout ),
	.datac(\core|execute|Add0~9_combout ),
	.datad(\core|execute|Add0~15_combout ),
	.cin(gnd),
	.combout(\deco1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco1|WideOr4~0 .lut_mask = 16'h8C02;
defparam \deco1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y13_N30
cycloneive_lcell_comb \deco1|WideOr3~0 (
// Equation(s):
// \deco1|WideOr3~0_combout  = (\core|execute|Add0~9_combout  & (\core|execute|Add0~11_combout  $ ((!\core|execute|Add0~13_combout )))) # (!\core|execute|Add0~9_combout  & ((\core|execute|Add0~11_combout  & (!\core|execute|Add0~13_combout  & 
// \core|execute|Add0~15_combout )) # (!\core|execute|Add0~11_combout  & (\core|execute|Add0~13_combout  & !\core|execute|Add0~15_combout ))))

	.dataa(\core|execute|Add0~11_combout ),
	.datab(\core|execute|Add0~13_combout ),
	.datac(\core|execute|Add0~9_combout ),
	.datad(\core|execute|Add0~15_combout ),
	.cin(gnd),
	.combout(\deco1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco1|WideOr3~0 .lut_mask = 16'h9294;
defparam \deco1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y12_N12
cycloneive_lcell_comb \deco1|WideOr2~0 (
// Equation(s):
// \deco1|WideOr2~0_combout  = (\core|execute|Add0~11_combout  & (\core|execute|Add0~9_combout  & (!\core|execute|Add0~15_combout ))) # (!\core|execute|Add0~11_combout  & ((\core|execute|Add0~13_combout  & ((!\core|execute|Add0~15_combout ))) # 
// (!\core|execute|Add0~13_combout  & (\core|execute|Add0~9_combout ))))

	.dataa(\core|execute|Add0~9_combout ),
	.datab(\core|execute|Add0~15_combout ),
	.datac(\core|execute|Add0~13_combout ),
	.datad(\core|execute|Add0~11_combout ),
	.cin(gnd),
	.combout(\deco1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco1|WideOr2~0 .lut_mask = 16'h223A;
defparam \deco1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y13_N0
cycloneive_lcell_comb \deco1|WideOr1~0 (
// Equation(s):
// \deco1|WideOr1~0_combout  = (\core|execute|Add0~11_combout  & (!\core|execute|Add0~15_combout  & ((\core|execute|Add0~9_combout ) # (!\core|execute|Add0~13_combout )))) # (!\core|execute|Add0~11_combout  & (\core|execute|Add0~9_combout  & 
// (\core|execute|Add0~13_combout  $ (!\core|execute|Add0~15_combout ))))

	.dataa(\core|execute|Add0~11_combout ),
	.datab(\core|execute|Add0~13_combout ),
	.datac(\core|execute|Add0~9_combout ),
	.datad(\core|execute|Add0~15_combout ),
	.cin(gnd),
	.combout(\deco1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco1|WideOr1~0 .lut_mask = 16'h40B2;
defparam \deco1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y13_N22
cycloneive_lcell_comb \deco1|WideOr0~0 (
// Equation(s):
// \deco1|WideOr0~0_combout  = (\core|execute|Add0~9_combout  & ((\core|execute|Add0~15_combout ) # (\core|execute|Add0~11_combout  $ (\core|execute|Add0~13_combout )))) # (!\core|execute|Add0~9_combout  & ((\core|execute|Add0~11_combout ) # 
// (\core|execute|Add0~13_combout  $ (\core|execute|Add0~15_combout ))))

	.dataa(\core|execute|Add0~11_combout ),
	.datab(\core|execute|Add0~13_combout ),
	.datac(\core|execute|Add0~9_combout ),
	.datad(\core|execute|Add0~15_combout ),
	.cin(gnd),
	.combout(\deco1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco1|WideOr0~0 .lut_mask = 16'hFB6E;
defparam \deco1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y12_N23
dffeas \core|regfile|memoria~200 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~200 .is_wysiwyg = "true";
defparam \core|regfile|memoria~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y12_N19
dffeas \core|regfile|memoria~136 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~136 .is_wysiwyg = "true";
defparam \core|regfile|memoria~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N18
cycloneive_lcell_comb \core|regfile|memoria~1048 (
// Equation(s):
// \core|regfile|memoria~1048_combout  = (\core|icache|memoria~12_combout  & (((\core|icache|memoria~9_combout )))) # (!\core|icache|memoria~12_combout  & ((\core|icache|memoria~9_combout  & (\core|regfile|memoria~168_q )) # (!\core|icache|memoria~9_combout  
// & ((\core|regfile|memoria~136_q )))))

	.dataa(\core|regfile|memoria~168_q ),
	.datab(\core|icache|memoria~12_combout ),
	.datac(\core|regfile|memoria~136_q ),
	.datad(\core|icache|memoria~9_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1048_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1048 .lut_mask = 16'hEE30;
defparam \core|regfile|memoria~1048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N28
cycloneive_lcell_comb \core|regfile|memoria~1049 (
// Equation(s):
// \core|regfile|memoria~1049_combout  = (\core|icache|memoria~12_combout  & ((\core|regfile|memoria~1048_combout  & (\core|regfile|memoria~232_q )) # (!\core|regfile|memoria~1048_combout  & ((\core|regfile|memoria~200_q ))))) # 
// (!\core|icache|memoria~12_combout  & (((\core|regfile|memoria~1048_combout ))))

	.dataa(\core|regfile|memoria~232_q ),
	.datab(\core|regfile|memoria~200_q ),
	.datac(\core|icache|memoria~12_combout ),
	.datad(\core|regfile|memoria~1048_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1049_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1049 .lut_mask = 16'hAFC0;
defparam \core|regfile|memoria~1049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N4
cycloneive_lcell_comb \core|mux_alusrc_o[8]~12 (
// Equation(s):
// \core|mux_alusrc_o[8]~12_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1049_combout )

	.dataa(gnd),
	.datab(\core|mux_alusrc_o[26]~0_combout ),
	.datac(gnd),
	.datad(\core|regfile|memoria~1049_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[8]~12 .lut_mask = 16'hCC00;
defparam \core|mux_alusrc_o[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N22
cycloneive_lcell_comb \core|execute|Add0~17 (
// Equation(s):
// \core|execute|Add0~17_combout  = ((\core|regfile|memoria~1047_combout  $ (\core|mux_alusrc_o[8]~12_combout  $ (!\core|execute|Add0~16 )))) # (GND)
// \core|execute|Add0~18  = CARRY((\core|regfile|memoria~1047_combout  & ((\core|mux_alusrc_o[8]~12_combout ) # (!\core|execute|Add0~16 ))) # (!\core|regfile|memoria~1047_combout  & (\core|mux_alusrc_o[8]~12_combout  & !\core|execute|Add0~16 )))

	.dataa(\core|regfile|memoria~1047_combout ),
	.datab(\core|mux_alusrc_o[8]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~16 ),
	.combout(\core|execute|Add0~17_combout ),
	.cout(\core|execute|Add0~18 ));
// synopsys translate_off
defparam \core|execute|Add0~17 .lut_mask = 16'h698E;
defparam \core|execute|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y13_N12
cycloneive_lcell_comb \deco2|WideOr6~0 (
// Equation(s):
// \deco2|WideOr6~0_combout  = (\core|execute|Add0~17_combout  & (\core|execute|Add0~11_combout  & (\core|execute|Add0~13_combout  $ (\core|execute|Add0~15_combout )))) # (!\core|execute|Add0~17_combout  & (!\core|execute|Add0~13_combout  & 
// (\core|execute|Add0~11_combout  $ (\core|execute|Add0~15_combout ))))

	.dataa(\core|execute|Add0~11_combout ),
	.datab(\core|execute|Add0~13_combout ),
	.datac(\core|execute|Add0~17_combout ),
	.datad(\core|execute|Add0~15_combout ),
	.cin(gnd),
	.combout(\deco2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco2|WideOr6~0 .lut_mask = 16'h2182;
defparam \deco2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y13_N10
cycloneive_lcell_comb \deco2|WideOr5~0 (
// Equation(s):
// \deco2|WideOr5~0_combout  = (\core|execute|Add0~13_combout  & ((\core|execute|Add0~11_combout  & (\core|execute|Add0~17_combout )) # (!\core|execute|Add0~11_combout  & ((\core|execute|Add0~15_combout ))))) # (!\core|execute|Add0~13_combout  & 
// (\core|execute|Add0~15_combout  & (\core|execute|Add0~11_combout  $ (\core|execute|Add0~17_combout ))))

	.dataa(\core|execute|Add0~11_combout ),
	.datab(\core|execute|Add0~13_combout ),
	.datac(\core|execute|Add0~17_combout ),
	.datad(\core|execute|Add0~15_combout ),
	.cin(gnd),
	.combout(\deco2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco2|WideOr5~0 .lut_mask = 16'hD680;
defparam \deco2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y13_N28
cycloneive_lcell_comb \deco2|WideOr4~0 (
// Equation(s):
// \deco2|WideOr4~0_combout  = (\core|execute|Add0~17_combout  & (\core|execute|Add0~15_combout  & ((\core|execute|Add0~13_combout ) # (!\core|execute|Add0~11_combout )))) # (!\core|execute|Add0~17_combout  & (!\core|execute|Add0~11_combout  & 
// (\core|execute|Add0~13_combout  & !\core|execute|Add0~15_combout )))

	.dataa(\core|execute|Add0~11_combout ),
	.datab(\core|execute|Add0~13_combout ),
	.datac(\core|execute|Add0~17_combout ),
	.datad(\core|execute|Add0~15_combout ),
	.cin(gnd),
	.combout(\deco2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco2|WideOr4~0 .lut_mask = 16'hD004;
defparam \deco2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y13_N26
cycloneive_lcell_comb \deco2|WideOr3~0 (
// Equation(s):
// \deco2|WideOr3~0_combout  = (\core|execute|Add0~11_combout  & (\core|execute|Add0~13_combout  $ (((!\core|execute|Add0~15_combout ))))) # (!\core|execute|Add0~11_combout  & ((\core|execute|Add0~13_combout  & (\core|execute|Add0~17_combout  & 
// !\core|execute|Add0~15_combout )) # (!\core|execute|Add0~13_combout  & (!\core|execute|Add0~17_combout  & \core|execute|Add0~15_combout ))))

	.dataa(\core|execute|Add0~11_combout ),
	.datab(\core|execute|Add0~13_combout ),
	.datac(\core|execute|Add0~17_combout ),
	.datad(\core|execute|Add0~15_combout ),
	.cin(gnd),
	.combout(\deco2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco2|WideOr3~0 .lut_mask = 16'h8962;
defparam \deco2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y13_N20
cycloneive_lcell_comb \deco2|WideOr2~0 (
// Equation(s):
// \deco2|WideOr2~0_combout  = (\core|execute|Add0~13_combout  & (\core|execute|Add0~11_combout  & (!\core|execute|Add0~17_combout ))) # (!\core|execute|Add0~13_combout  & ((\core|execute|Add0~15_combout  & ((!\core|execute|Add0~17_combout ))) # 
// (!\core|execute|Add0~15_combout  & (\core|execute|Add0~11_combout ))))

	.dataa(\core|execute|Add0~11_combout ),
	.datab(\core|execute|Add0~13_combout ),
	.datac(\core|execute|Add0~17_combout ),
	.datad(\core|execute|Add0~15_combout ),
	.cin(gnd),
	.combout(\deco2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco2|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \deco2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y13_N18
cycloneive_lcell_comb \deco2|WideOr1~0 (
// Equation(s):
// \deco2|WideOr1~0_combout  = (\core|execute|Add0~11_combout  & (\core|execute|Add0~17_combout  $ (((\core|execute|Add0~13_combout ) # (!\core|execute|Add0~15_combout ))))) # (!\core|execute|Add0~11_combout  & (\core|execute|Add0~13_combout  & 
// (!\core|execute|Add0~17_combout  & !\core|execute|Add0~15_combout )))

	.dataa(\core|execute|Add0~11_combout ),
	.datab(\core|execute|Add0~13_combout ),
	.datac(\core|execute|Add0~17_combout ),
	.datad(\core|execute|Add0~15_combout ),
	.cin(gnd),
	.combout(\deco2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco2|WideOr1~0 .lut_mask = 16'h280E;
defparam \deco2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y13_N24
cycloneive_lcell_comb \deco2|WideOr0~0 (
// Equation(s):
// \deco2|WideOr0~0_combout  = (\core|execute|Add0~11_combout  & ((\core|execute|Add0~17_combout ) # (\core|execute|Add0~13_combout  $ (\core|execute|Add0~15_combout )))) # (!\core|execute|Add0~11_combout  & ((\core|execute|Add0~13_combout ) # 
// (\core|execute|Add0~17_combout  $ (\core|execute|Add0~15_combout ))))

	.dataa(\core|execute|Add0~11_combout ),
	.datab(\core|execute|Add0~13_combout ),
	.datac(\core|execute|Add0~17_combout ),
	.datad(\core|execute|Add0~15_combout ),
	.cin(gnd),
	.combout(\deco2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco2|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \deco2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y9_N18
cycloneive_lcell_comb \core|regfile|memoria~202feeder (
// Equation(s):
// \core|regfile|memoria~202feeder_combout  = \core|execute|Add0~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|execute|Add0~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|regfile|memoria~202feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~202feeder .lut_mask = 16'hF0F0;
defparam \core|regfile|memoria~202feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y9_N19
dffeas \core|regfile|memoria~202 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~202 .is_wysiwyg = "true";
defparam \core|regfile|memoria~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y9_N29
dffeas \core|regfile|memoria~234 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~234 .is_wysiwyg = "true";
defparam \core|regfile|memoria~234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N8
cycloneive_lcell_comb \core|regfile|memoria~138feeder (
// Equation(s):
// \core|regfile|memoria~138feeder_combout  = \core|execute|Add0~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|execute|Add0~21_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~138feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~138feeder .lut_mask = 16'hFF00;
defparam \core|regfile|memoria~138feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y10_N9
dffeas \core|regfile|memoria~138 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~138 .is_wysiwyg = "true";
defparam \core|regfile|memoria~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N26
cycloneive_lcell_comb \core|regfile|memoria~1054 (
// Equation(s):
// \core|regfile|memoria~1054_combout  = (\core|icache|memoria~9_combout  & ((\core|regfile|memoria~170_q ) # ((\core|icache|memoria~12_combout )))) # (!\core|icache|memoria~9_combout  & (((\core|regfile|memoria~138_q  & !\core|icache|memoria~12_combout ))))

	.dataa(\core|regfile|memoria~170_q ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|regfile|memoria~138_q ),
	.datad(\core|icache|memoria~12_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1054_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1054 .lut_mask = 16'hCCB8;
defparam \core|regfile|memoria~1054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y9_N28
cycloneive_lcell_comb \core|regfile|memoria~1055 (
// Equation(s):
// \core|regfile|memoria~1055_combout  = (\core|icache|memoria~12_combout  & ((\core|regfile|memoria~1054_combout  & ((\core|regfile|memoria~234_q ))) # (!\core|regfile|memoria~1054_combout  & (\core|regfile|memoria~202_q )))) # 
// (!\core|icache|memoria~12_combout  & (((\core|regfile|memoria~1054_combout ))))

	.dataa(\core|icache|memoria~12_combout ),
	.datab(\core|regfile|memoria~202_q ),
	.datac(\core|regfile|memoria~234_q ),
	.datad(\core|regfile|memoria~1054_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1055_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1055 .lut_mask = 16'hF588;
defparam \core|regfile|memoria~1055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y9_N22
cycloneive_lcell_comb \core|mux_alusrc_o[10]~14 (
// Equation(s):
// \core|mux_alusrc_o[10]~14_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1055_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|mux_alusrc_o[26]~0_combout ),
	.datad(\core|regfile|memoria~1055_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[10]~14 .lut_mask = 16'hF000;
defparam \core|mux_alusrc_o[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N24
cycloneive_lcell_comb \core|execute|Add0~19 (
// Equation(s):
// \core|execute|Add0~19_combout  = (\core|mux_alusrc_o[9]~13_combout  & ((\core|regfile|memoria~1050_combout  & (\core|execute|Add0~18  & VCC)) # (!\core|regfile|memoria~1050_combout  & (!\core|execute|Add0~18 )))) # (!\core|mux_alusrc_o[9]~13_combout  & 
// ((\core|regfile|memoria~1050_combout  & (!\core|execute|Add0~18 )) # (!\core|regfile|memoria~1050_combout  & ((\core|execute|Add0~18 ) # (GND)))))
// \core|execute|Add0~20  = CARRY((\core|mux_alusrc_o[9]~13_combout  & (!\core|regfile|memoria~1050_combout  & !\core|execute|Add0~18 )) # (!\core|mux_alusrc_o[9]~13_combout  & ((!\core|execute|Add0~18 ) # (!\core|regfile|memoria~1050_combout ))))

	.dataa(\core|mux_alusrc_o[9]~13_combout ),
	.datab(\core|regfile|memoria~1050_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~18 ),
	.combout(\core|execute|Add0~19_combout ),
	.cout(\core|execute|Add0~20 ));
// synopsys translate_off
defparam \core|execute|Add0~19 .lut_mask = 16'h9617;
defparam \core|execute|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y11_N29
dffeas \core|regfile|memoria~169 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~169 .is_wysiwyg = "true";
defparam \core|regfile|memoria~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N28
cycloneive_lcell_comb \core|regfile|memoria~1050 (
// Equation(s):
// \core|regfile|memoria~1050_combout  = (\core|pc_current [3] & (!\core|pc_current [2] & (\core|regfile|memoria~169_q  & \core|icache|memoria~6_combout )))

	.dataa(\core|pc_current [3]),
	.datab(\core|pc_current [2]),
	.datac(\core|regfile|memoria~169_q ),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1050_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1050 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N26
cycloneive_lcell_comb \core|execute|Add0~21 (
// Equation(s):
// \core|execute|Add0~21_combout  = ((\core|regfile|memoria~1053_combout  $ (\core|mux_alusrc_o[10]~14_combout  $ (!\core|execute|Add0~20 )))) # (GND)
// \core|execute|Add0~22  = CARRY((\core|regfile|memoria~1053_combout  & ((\core|mux_alusrc_o[10]~14_combout ) # (!\core|execute|Add0~20 ))) # (!\core|regfile|memoria~1053_combout  & (\core|mux_alusrc_o[10]~14_combout  & !\core|execute|Add0~20 )))

	.dataa(\core|regfile|memoria~1053_combout ),
	.datab(\core|mux_alusrc_o[10]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~20 ),
	.combout(\core|execute|Add0~21_combout ),
	.cout(\core|execute|Add0~22 ));
// synopsys translate_off
defparam \core|execute|Add0~21 .lut_mask = 16'h698E;
defparam \core|execute|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N4
cycloneive_lcell_comb \core|regfile|memoria~1059 (
// Equation(s):
// \core|regfile|memoria~1059_combout  = (\core|regfile|memoria~172_q  & (!\core|pc_current [2] & (\core|pc_current [3] & \core|icache|memoria~6_combout )))

	.dataa(\core|regfile|memoria~172_q ),
	.datab(\core|pc_current [2]),
	.datac(\core|pc_current [3]),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1059_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1059 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N28
cycloneive_lcell_comb \core|execute|Add0~23 (
// Equation(s):
// \core|execute|Add0~23_combout  = (\core|mux_alusrc_o[11]~15_combout  & ((\core|regfile|memoria~1056_combout  & (\core|execute|Add0~22  & VCC)) # (!\core|regfile|memoria~1056_combout  & (!\core|execute|Add0~22 )))) # (!\core|mux_alusrc_o[11]~15_combout  & 
// ((\core|regfile|memoria~1056_combout  & (!\core|execute|Add0~22 )) # (!\core|regfile|memoria~1056_combout  & ((\core|execute|Add0~22 ) # (GND)))))
// \core|execute|Add0~24  = CARRY((\core|mux_alusrc_o[11]~15_combout  & (!\core|regfile|memoria~1056_combout  & !\core|execute|Add0~22 )) # (!\core|mux_alusrc_o[11]~15_combout  & ((!\core|execute|Add0~22 ) # (!\core|regfile|memoria~1056_combout ))))

	.dataa(\core|mux_alusrc_o[11]~15_combout ),
	.datab(\core|regfile|memoria~1056_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~22 ),
	.combout(\core|execute|Add0~23_combout ),
	.cout(\core|execute|Add0~24 ));
// synopsys translate_off
defparam \core|execute|Add0~23 .lut_mask = 16'h9617;
defparam \core|execute|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y10_N5
dffeas \core|regfile|memoria~171 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~171 .is_wysiwyg = "true";
defparam \core|regfile|memoria~171 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N22
cycloneive_lcell_comb \core|regfile|memoria~1056 (
// Equation(s):
// \core|regfile|memoria~1056_combout  = (\core|pc_current [3] & (\core|regfile|memoria~171_q  & (!\core|pc_current [2] & \core|icache|memoria~6_combout )))

	.dataa(\core|pc_current [3]),
	.datab(\core|regfile|memoria~171_q ),
	.datac(\core|pc_current [2]),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1056_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1056 .lut_mask = 16'h0800;
defparam \core|regfile|memoria~1056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N30
cycloneive_lcell_comb \core|execute|Add0~25 (
// Equation(s):
// \core|execute|Add0~25_combout  = ((\core|mux_alusrc_o[12]~16_combout  $ (\core|regfile|memoria~1059_combout  $ (!\core|execute|Add0~24 )))) # (GND)
// \core|execute|Add0~26  = CARRY((\core|mux_alusrc_o[12]~16_combout  & ((\core|regfile|memoria~1059_combout ) # (!\core|execute|Add0~24 ))) # (!\core|mux_alusrc_o[12]~16_combout  & (\core|regfile|memoria~1059_combout  & !\core|execute|Add0~24 )))

	.dataa(\core|mux_alusrc_o[12]~16_combout ),
	.datab(\core|regfile|memoria~1059_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~24 ),
	.combout(\core|execute|Add0~25_combout ),
	.cout(\core|execute|Add0~26 ));
// synopsys translate_off
defparam \core|execute|Add0~25 .lut_mask = 16'h698E;
defparam \core|execute|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N8
cycloneive_lcell_comb \deco3|WideOr6~0 (
// Equation(s):
// \deco3|WideOr6~0_combout  = (\core|execute|Add0~25_combout  & (\core|execute|Add0~19_combout  & (\core|execute|Add0~21_combout  $ (\core|execute|Add0~23_combout )))) # (!\core|execute|Add0~25_combout  & (!\core|execute|Add0~21_combout  & 
// (\core|execute|Add0~19_combout  $ (\core|execute|Add0~23_combout ))))

	.dataa(\core|execute|Add0~21_combout ),
	.datab(\core|execute|Add0~25_combout ),
	.datac(\core|execute|Add0~19_combout ),
	.datad(\core|execute|Add0~23_combout ),
	.cin(gnd),
	.combout(\deco3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco3|WideOr6~0 .lut_mask = 16'h4190;
defparam \deco3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N2
cycloneive_lcell_comb \deco3|WideOr5~0 (
// Equation(s):
// \deco3|WideOr5~0_combout  = (\core|execute|Add0~21_combout  & ((\core|execute|Add0~19_combout  & (\core|execute|Add0~25_combout )) # (!\core|execute|Add0~19_combout  & ((\core|execute|Add0~23_combout ))))) # (!\core|execute|Add0~21_combout  & 
// (\core|execute|Add0~23_combout  & (\core|execute|Add0~25_combout  $ (\core|execute|Add0~19_combout ))))

	.dataa(\core|execute|Add0~21_combout ),
	.datab(\core|execute|Add0~25_combout ),
	.datac(\core|execute|Add0~19_combout ),
	.datad(\core|execute|Add0~23_combout ),
	.cin(gnd),
	.combout(\deco3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco3|WideOr5~0 .lut_mask = 16'h9E80;
defparam \deco3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y9_N30
cycloneive_lcell_comb \deco3|WideOr4~0 (
// Equation(s):
// \deco3|WideOr4~0_combout  = (\core|execute|Add0~25_combout  & (\core|execute|Add0~23_combout  & ((\core|execute|Add0~21_combout ) # (!\core|execute|Add0~19_combout )))) # (!\core|execute|Add0~25_combout  & (\core|execute|Add0~21_combout  & 
// (!\core|execute|Add0~19_combout  & !\core|execute|Add0~23_combout )))

	.dataa(\core|execute|Add0~21_combout ),
	.datab(\core|execute|Add0~19_combout ),
	.datac(\core|execute|Add0~25_combout ),
	.datad(\core|execute|Add0~23_combout ),
	.cin(gnd),
	.combout(\deco3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco3|WideOr4~0 .lut_mask = 16'hB002;
defparam \deco3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y9_N0
cycloneive_lcell_comb \deco3|WideOr3~0 (
// Equation(s):
// \deco3|WideOr3~0_combout  = (\core|execute|Add0~19_combout  & (\core|execute|Add0~23_combout  $ ((!\core|execute|Add0~21_combout )))) # (!\core|execute|Add0~19_combout  & ((\core|execute|Add0~23_combout  & (!\core|execute|Add0~21_combout  & 
// !\core|execute|Add0~25_combout )) # (!\core|execute|Add0~23_combout  & (\core|execute|Add0~21_combout  & \core|execute|Add0~25_combout ))))

	.dataa(\core|execute|Add0~23_combout ),
	.datab(\core|execute|Add0~19_combout ),
	.datac(\core|execute|Add0~21_combout ),
	.datad(\core|execute|Add0~25_combout ),
	.cin(gnd),
	.combout(\deco3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco3|WideOr3~0 .lut_mask = 16'h9486;
defparam \deco3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y9_N24
cycloneive_lcell_comb \deco3|WideOr2~0 (
// Equation(s):
// \deco3|WideOr2~0_combout  = (\core|execute|Add0~21_combout  & (\core|execute|Add0~19_combout  & (!\core|execute|Add0~25_combout ))) # (!\core|execute|Add0~21_combout  & ((\core|execute|Add0~23_combout  & ((!\core|execute|Add0~25_combout ))) # 
// (!\core|execute|Add0~23_combout  & (\core|execute|Add0~19_combout ))))

	.dataa(\core|execute|Add0~21_combout ),
	.datab(\core|execute|Add0~19_combout ),
	.datac(\core|execute|Add0~25_combout ),
	.datad(\core|execute|Add0~23_combout ),
	.cin(gnd),
	.combout(\deco3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco3|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \deco3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y9_N10
cycloneive_lcell_comb \deco3|WideOr1~0 (
// Equation(s):
// \deco3|WideOr1~0_combout  = (\core|execute|Add0~21_combout  & (!\core|execute|Add0~25_combout  & ((\core|execute|Add0~19_combout ) # (!\core|execute|Add0~23_combout )))) # (!\core|execute|Add0~21_combout  & (\core|execute|Add0~19_combout  & 
// (\core|execute|Add0~25_combout  $ (!\core|execute|Add0~23_combout ))))

	.dataa(\core|execute|Add0~21_combout ),
	.datab(\core|execute|Add0~19_combout ),
	.datac(\core|execute|Add0~25_combout ),
	.datad(\core|execute|Add0~23_combout ),
	.cin(gnd),
	.combout(\deco3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco3|WideOr1~0 .lut_mask = 16'h480E;
defparam \deco3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y9_N4
cycloneive_lcell_comb \deco3|WideOr0~0 (
// Equation(s):
// \deco3|WideOr0~0_combout  = (\core|execute|Add0~19_combout  & ((\core|execute|Add0~25_combout ) # (\core|execute|Add0~21_combout  $ (\core|execute|Add0~23_combout )))) # (!\core|execute|Add0~19_combout  & ((\core|execute|Add0~21_combout ) # 
// (\core|execute|Add0~25_combout  $ (\core|execute|Add0~23_combout ))))

	.dataa(\core|execute|Add0~21_combout ),
	.datab(\core|execute|Add0~19_combout ),
	.datac(\core|execute|Add0~25_combout ),
	.datad(\core|execute|Add0~23_combout ),
	.cin(gnd),
	.combout(\deco3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco3|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \deco3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N5
dffeas \core|regfile|memoria~175 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~175 .is_wysiwyg = "true";
defparam \core|regfile|memoria~175 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N16
cycloneive_lcell_comb \core|regfile|memoria~1068 (
// Equation(s):
// \core|regfile|memoria~1068_combout  = (\core|pc_current [3] & (\core|regfile|memoria~175_q  & (!\core|pc_current [2] & \core|icache|memoria~6_combout )))

	.dataa(\core|pc_current [3]),
	.datab(\core|regfile|memoria~175_q ),
	.datac(\core|pc_current [2]),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1068_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1068 .lut_mask = 16'h0800;
defparam \core|regfile|memoria~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N28
cycloneive_lcell_comb \core|mux_alusrc_o[13]~17 (
// Equation(s):
// \core|mux_alusrc_o[13]~17_combout  = (\core|regfile|memoria~1064_combout  & \core|mux_alusrc_o[26]~0_combout )

	.dataa(\core|regfile|memoria~1064_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|mux_alusrc_o[26]~0_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[13]~17 .lut_mask = 16'hAA00;
defparam \core|mux_alusrc_o[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N0
cycloneive_lcell_comb \core|execute|Add0~27 (
// Equation(s):
// \core|execute|Add0~27_combout  = (\core|regfile|memoria~1062_combout  & ((\core|mux_alusrc_o[13]~17_combout  & (\core|execute|Add0~26  & VCC)) # (!\core|mux_alusrc_o[13]~17_combout  & (!\core|execute|Add0~26 )))) # (!\core|regfile|memoria~1062_combout  & 
// ((\core|mux_alusrc_o[13]~17_combout  & (!\core|execute|Add0~26 )) # (!\core|mux_alusrc_o[13]~17_combout  & ((\core|execute|Add0~26 ) # (GND)))))
// \core|execute|Add0~28  = CARRY((\core|regfile|memoria~1062_combout  & (!\core|mux_alusrc_o[13]~17_combout  & !\core|execute|Add0~26 )) # (!\core|regfile|memoria~1062_combout  & ((!\core|execute|Add0~26 ) # (!\core|mux_alusrc_o[13]~17_combout ))))

	.dataa(\core|regfile|memoria~1062_combout ),
	.datab(\core|mux_alusrc_o[13]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~26 ),
	.combout(\core|execute|Add0~27_combout ),
	.cout(\core|execute|Add0~28 ));
// synopsys translate_off
defparam \core|execute|Add0~27 .lut_mask = 16'h9617;
defparam \core|execute|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N2
cycloneive_lcell_comb \core|execute|Add0~29 (
// Equation(s):
// \core|execute|Add0~29_combout  = ((\core|regfile|memoria~1065_combout  $ (\core|mux_alusrc_o[14]~18_combout  $ (!\core|execute|Add0~28 )))) # (GND)
// \core|execute|Add0~30  = CARRY((\core|regfile|memoria~1065_combout  & ((\core|mux_alusrc_o[14]~18_combout ) # (!\core|execute|Add0~28 ))) # (!\core|regfile|memoria~1065_combout  & (\core|mux_alusrc_o[14]~18_combout  & !\core|execute|Add0~28 )))

	.dataa(\core|regfile|memoria~1065_combout ),
	.datab(\core|mux_alusrc_o[14]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~28 ),
	.combout(\core|execute|Add0~29_combout ),
	.cout(\core|execute|Add0~30 ));
// synopsys translate_off
defparam \core|execute|Add0~29 .lut_mask = 16'h698E;
defparam \core|execute|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y10_N24
cycloneive_lcell_comb \core|regfile|memoria~206feeder (
// Equation(s):
// \core|regfile|memoria~206feeder_combout  = \core|execute|Add0~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|execute|Add0~29_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~206feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~206feeder .lut_mask = 16'hFF00;
defparam \core|regfile|memoria~206feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y10_N25
dffeas \core|regfile|memoria~206 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~206 .is_wysiwyg = "true";
defparam \core|regfile|memoria~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y10_N7
dffeas \core|regfile|memoria~238 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~238 .is_wysiwyg = "true";
defparam \core|regfile|memoria~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y10_N3
dffeas \core|regfile|memoria~142 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~142 .is_wysiwyg = "true";
defparam \core|regfile|memoria~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N2
cycloneive_lcell_comb \core|regfile|memoria~1066 (
// Equation(s):
// \core|regfile|memoria~1066_combout  = (\core|icache|memoria~12_combout  & (((\core|icache|memoria~9_combout )))) # (!\core|icache|memoria~12_combout  & ((\core|icache|memoria~9_combout  & (\core|regfile|memoria~174_q )) # (!\core|icache|memoria~9_combout  
// & ((\core|regfile|memoria~142_q )))))

	.dataa(\core|regfile|memoria~174_q ),
	.datab(\core|icache|memoria~12_combout ),
	.datac(\core|regfile|memoria~142_q ),
	.datad(\core|icache|memoria~9_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1066_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1066 .lut_mask = 16'hEE30;
defparam \core|regfile|memoria~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y10_N6
cycloneive_lcell_comb \core|regfile|memoria~1067 (
// Equation(s):
// \core|regfile|memoria~1067_combout  = (\core|icache|memoria~12_combout  & ((\core|regfile|memoria~1066_combout  & ((\core|regfile|memoria~238_q ))) # (!\core|regfile|memoria~1066_combout  & (\core|regfile|memoria~206_q )))) # 
// (!\core|icache|memoria~12_combout  & (((\core|regfile|memoria~1066_combout ))))

	.dataa(\core|icache|memoria~12_combout ),
	.datab(\core|regfile|memoria~206_q ),
	.datac(\core|regfile|memoria~238_q ),
	.datad(\core|regfile|memoria~1066_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1067_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1067 .lut_mask = 16'hF588;
defparam \core|regfile|memoria~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y10_N0
cycloneive_lcell_comb \core|mux_alusrc_o[14]~18 (
// Equation(s):
// \core|mux_alusrc_o[14]~18_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1067_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|mux_alusrc_o[26]~0_combout ),
	.datad(\core|regfile|memoria~1067_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[14]~18 .lut_mask = 16'hF000;
defparam \core|mux_alusrc_o[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N4
cycloneive_lcell_comb \core|execute|Add0~31 (
// Equation(s):
// \core|execute|Add0~31_combout  = (\core|mux_alusrc_o[15]~19_combout  & ((\core|regfile|memoria~1068_combout  & (\core|execute|Add0~30  & VCC)) # (!\core|regfile|memoria~1068_combout  & (!\core|execute|Add0~30 )))) # (!\core|mux_alusrc_o[15]~19_combout  & 
// ((\core|regfile|memoria~1068_combout  & (!\core|execute|Add0~30 )) # (!\core|regfile|memoria~1068_combout  & ((\core|execute|Add0~30 ) # (GND)))))
// \core|execute|Add0~32  = CARRY((\core|mux_alusrc_o[15]~19_combout  & (!\core|regfile|memoria~1068_combout  & !\core|execute|Add0~30 )) # (!\core|mux_alusrc_o[15]~19_combout  & ((!\core|execute|Add0~30 ) # (!\core|regfile|memoria~1068_combout ))))

	.dataa(\core|mux_alusrc_o[15]~19_combout ),
	.datab(\core|regfile|memoria~1068_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~30 ),
	.combout(\core|execute|Add0~31_combout ),
	.cout(\core|execute|Add0~32 ));
// synopsys translate_off
defparam \core|execute|Add0~31 .lut_mask = 16'h9617;
defparam \core|execute|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y10_N1
dffeas \core|regfile|memoria~176 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~176 .is_wysiwyg = "true";
defparam \core|regfile|memoria~176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y10_N0
cycloneive_lcell_comb \core|regfile|memoria~1071 (
// Equation(s):
// \core|regfile|memoria~1071_combout  = (\core|pc_current [3] & (!\core|pc_current [2] & (\core|regfile|memoria~176_q  & \core|icache|memoria~6_combout )))

	.dataa(\core|pc_current [3]),
	.datab(\core|pc_current [2]),
	.datac(\core|regfile|memoria~176_q ),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1071_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1071 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N6
cycloneive_lcell_comb \core|execute|Add0~33 (
// Equation(s):
// \core|execute|Add0~33_combout  = ((\core|mux_alusrc_o[16]~20_combout  $ (\core|regfile|memoria~1071_combout  $ (!\core|execute|Add0~32 )))) # (GND)
// \core|execute|Add0~34  = CARRY((\core|mux_alusrc_o[16]~20_combout  & ((\core|regfile|memoria~1071_combout ) # (!\core|execute|Add0~32 ))) # (!\core|mux_alusrc_o[16]~20_combout  & (\core|regfile|memoria~1071_combout  & !\core|execute|Add0~32 )))

	.dataa(\core|mux_alusrc_o[16]~20_combout ),
	.datab(\core|regfile|memoria~1071_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~32 ),
	.combout(\core|execute|Add0~33_combout ),
	.cout(\core|execute|Add0~34 ));
// synopsys translate_off
defparam \core|execute|Add0~33 .lut_mask = 16'h698E;
defparam \core|execute|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y10_N28
cycloneive_lcell_comb \deco4|WideOr6~0 (
// Equation(s):
// \deco4|WideOr6~0_combout  = (\core|execute|Add0~31_combout  & (!\core|execute|Add0~29_combout  & (\core|execute|Add0~33_combout  $ (!\core|execute|Add0~27_combout )))) # (!\core|execute|Add0~31_combout  & (\core|execute|Add0~27_combout  & 
// (\core|execute|Add0~33_combout  $ (!\core|execute|Add0~29_combout ))))

	.dataa(\core|execute|Add0~31_combout ),
	.datab(\core|execute|Add0~33_combout ),
	.datac(\core|execute|Add0~29_combout ),
	.datad(\core|execute|Add0~27_combout ),
	.cin(gnd),
	.combout(\deco4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco4|WideOr6~0 .lut_mask = 16'h4902;
defparam \deco4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y9_N10
cycloneive_lcell_comb \deco4|WideOr5~0 (
// Equation(s):
// \deco4|WideOr5~0_combout  = (\core|execute|Add0~33_combout  & ((\core|execute|Add0~27_combout  & ((\core|execute|Add0~29_combout ))) # (!\core|execute|Add0~27_combout  & (\core|execute|Add0~31_combout )))) # (!\core|execute|Add0~33_combout  & 
// (\core|execute|Add0~31_combout  & (\core|execute|Add0~27_combout  $ (\core|execute|Add0~29_combout ))))

	.dataa(\core|execute|Add0~33_combout ),
	.datab(\core|execute|Add0~27_combout ),
	.datac(\core|execute|Add0~31_combout ),
	.datad(\core|execute|Add0~29_combout ),
	.cin(gnd),
	.combout(\deco4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco4|WideOr5~0 .lut_mask = 16'hB860;
defparam \deco4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y10_N22
cycloneive_lcell_comb \deco4|WideOr4~0 (
// Equation(s):
// \deco4|WideOr4~0_combout  = (\core|execute|Add0~31_combout  & (\core|execute|Add0~33_combout  & ((\core|execute|Add0~29_combout ) # (!\core|execute|Add0~27_combout )))) # (!\core|execute|Add0~31_combout  & (!\core|execute|Add0~33_combout  & 
// (\core|execute|Add0~29_combout  & !\core|execute|Add0~27_combout )))

	.dataa(\core|execute|Add0~31_combout ),
	.datab(\core|execute|Add0~33_combout ),
	.datac(\core|execute|Add0~29_combout ),
	.datad(\core|execute|Add0~27_combout ),
	.cin(gnd),
	.combout(\deco4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco4|WideOr4~0 .lut_mask = 16'h8098;
defparam \deco4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y10_N8
cycloneive_lcell_comb \deco4|WideOr3~0 (
// Equation(s):
// \deco4|WideOr3~0_combout  = (\core|execute|Add0~27_combout  & (\core|execute|Add0~31_combout  $ (((!\core|execute|Add0~29_combout ))))) # (!\core|execute|Add0~27_combout  & ((\core|execute|Add0~31_combout  & (!\core|execute|Add0~33_combout  & 
// !\core|execute|Add0~29_combout )) # (!\core|execute|Add0~31_combout  & (\core|execute|Add0~33_combout  & \core|execute|Add0~29_combout ))))

	.dataa(\core|execute|Add0~31_combout ),
	.datab(\core|execute|Add0~33_combout ),
	.datac(\core|execute|Add0~29_combout ),
	.datad(\core|execute|Add0~27_combout ),
	.cin(gnd),
	.combout(\deco4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco4|WideOr3~0 .lut_mask = 16'hA542;
defparam \deco4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y9_N24
cycloneive_lcell_comb \deco4|WideOr2~0 (
// Equation(s):
// \deco4|WideOr2~0_combout  = (\core|execute|Add0~29_combout  & (!\core|execute|Add0~33_combout  & (\core|execute|Add0~27_combout ))) # (!\core|execute|Add0~29_combout  & ((\core|execute|Add0~31_combout  & (!\core|execute|Add0~33_combout )) # 
// (!\core|execute|Add0~31_combout  & ((\core|execute|Add0~27_combout )))))

	.dataa(\core|execute|Add0~33_combout ),
	.datab(\core|execute|Add0~27_combout ),
	.datac(\core|execute|Add0~31_combout ),
	.datad(\core|execute|Add0~29_combout ),
	.cin(gnd),
	.combout(\deco4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco4|WideOr2~0 .lut_mask = 16'h445C;
defparam \deco4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y9_N30
cycloneive_lcell_comb \deco4|WideOr1~0 (
// Equation(s):
// \deco4|WideOr1~0_combout  = (\core|execute|Add0~27_combout  & (\core|execute|Add0~33_combout  $ (((\core|execute|Add0~29_combout ) # (!\core|execute|Add0~31_combout ))))) # (!\core|execute|Add0~27_combout  & (!\core|execute|Add0~33_combout  & 
// (!\core|execute|Add0~31_combout  & \core|execute|Add0~29_combout )))

	.dataa(\core|execute|Add0~33_combout ),
	.datab(\core|execute|Add0~27_combout ),
	.datac(\core|execute|Add0~31_combout ),
	.datad(\core|execute|Add0~29_combout ),
	.cin(gnd),
	.combout(\deco4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco4|WideOr1~0 .lut_mask = 16'h4584;
defparam \deco4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y9_N8
cycloneive_lcell_comb \deco4|WideOr0~0 (
// Equation(s):
// \deco4|WideOr0~0_combout  = (\core|execute|Add0~27_combout  & ((\core|execute|Add0~33_combout ) # (\core|execute|Add0~31_combout  $ (\core|execute|Add0~29_combout )))) # (!\core|execute|Add0~27_combout  & ((\core|execute|Add0~29_combout ) # 
// (\core|execute|Add0~33_combout  $ (\core|execute|Add0~31_combout ))))

	.dataa(\core|execute|Add0~33_combout ),
	.datab(\core|execute|Add0~27_combout ),
	.datac(\core|execute|Add0~31_combout ),
	.datad(\core|execute|Add0~29_combout ),
	.cin(gnd),
	.combout(\deco4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco4|WideOr0~0 .lut_mask = 16'hBFDA;
defparam \deco4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N29
dffeas \core|regfile|memoria~178 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~178 .is_wysiwyg = "true";
defparam \core|regfile|memoria~178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N28
cycloneive_lcell_comb \core|regfile|memoria~1077 (
// Equation(s):
// \core|regfile|memoria~1077_combout  = (\core|icache|memoria~6_combout  & (!\core|pc_current [2] & (\core|regfile|memoria~178_q  & \core|pc_current [3])))

	.dataa(\core|icache|memoria~6_combout ),
	.datab(\core|pc_current [2]),
	.datac(\core|regfile|memoria~178_q ),
	.datad(\core|pc_current [3]),
	.cin(gnd),
	.combout(\core|regfile|memoria~1077_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1077 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N0
cycloneive_lcell_comb \core|regfile|memoria~1074 (
// Equation(s):
// \core|regfile|memoria~1074_combout  = (\core|regfile|memoria~177_q  & (!\core|pc_current [2] & (\core|pc_current [3] & \core|icache|memoria~6_combout )))

	.dataa(\core|regfile|memoria~177_q ),
	.datab(\core|pc_current [2]),
	.datac(\core|pc_current [3]),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1074_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1074 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N8
cycloneive_lcell_comb \core|execute|Add0~35 (
// Equation(s):
// \core|execute|Add0~35_combout  = (\core|mux_alusrc_o[17]~21_combout  & ((\core|regfile|memoria~1074_combout  & (\core|execute|Add0~34  & VCC)) # (!\core|regfile|memoria~1074_combout  & (!\core|execute|Add0~34 )))) # (!\core|mux_alusrc_o[17]~21_combout  & 
// ((\core|regfile|memoria~1074_combout  & (!\core|execute|Add0~34 )) # (!\core|regfile|memoria~1074_combout  & ((\core|execute|Add0~34 ) # (GND)))))
// \core|execute|Add0~36  = CARRY((\core|mux_alusrc_o[17]~21_combout  & (!\core|regfile|memoria~1074_combout  & !\core|execute|Add0~34 )) # (!\core|mux_alusrc_o[17]~21_combout  & ((!\core|execute|Add0~34 ) # (!\core|regfile|memoria~1074_combout ))))

	.dataa(\core|mux_alusrc_o[17]~21_combout ),
	.datab(\core|regfile|memoria~1074_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~34 ),
	.combout(\core|execute|Add0~35_combout ),
	.cout(\core|execute|Add0~36 ));
// synopsys translate_off
defparam \core|execute|Add0~35 .lut_mask = 16'h9617;
defparam \core|execute|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N10
cycloneive_lcell_comb \core|execute|Add0~37 (
// Equation(s):
// \core|execute|Add0~37_combout  = ((\core|mux_alusrc_o[18]~22_combout  $ (\core|regfile|memoria~1077_combout  $ (!\core|execute|Add0~36 )))) # (GND)
// \core|execute|Add0~38  = CARRY((\core|mux_alusrc_o[18]~22_combout  & ((\core|regfile|memoria~1077_combout ) # (!\core|execute|Add0~36 ))) # (!\core|mux_alusrc_o[18]~22_combout  & (\core|regfile|memoria~1077_combout  & !\core|execute|Add0~36 )))

	.dataa(\core|mux_alusrc_o[18]~22_combout ),
	.datab(\core|regfile|memoria~1077_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~36 ),
	.combout(\core|execute|Add0~37_combout ),
	.cout(\core|execute|Add0~38 ));
// synopsys translate_off
defparam \core|execute|Add0~37 .lut_mask = 16'h698E;
defparam \core|execute|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y11_N15
dffeas \core|regfile|memoria~244 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~244 .is_wysiwyg = "true";
defparam \core|regfile|memoria~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y11_N19
dffeas \core|regfile|memoria~212 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~212 .is_wysiwyg = "true";
defparam \core|regfile|memoria~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y11_N23
dffeas \core|regfile|memoria~148 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~148 .is_wysiwyg = "true";
defparam \core|regfile|memoria~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y11_N15
dffeas \core|regfile|memoria~180 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~180 .is_wysiwyg = "true";
defparam \core|regfile|memoria~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N22
cycloneive_lcell_comb \core|regfile|memoria~1084 (
// Equation(s):
// \core|regfile|memoria~1084_combout  = (\core|icache|memoria~9_combout  & ((\core|icache|memoria~12_combout ) # ((\core|regfile|memoria~180_q )))) # (!\core|icache|memoria~9_combout  & (!\core|icache|memoria~12_combout  & (\core|regfile|memoria~148_q )))

	.dataa(\core|icache|memoria~9_combout ),
	.datab(\core|icache|memoria~12_combout ),
	.datac(\core|regfile|memoria~148_q ),
	.datad(\core|regfile|memoria~180_q ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1084_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1084 .lut_mask = 16'hBA98;
defparam \core|regfile|memoria~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N18
cycloneive_lcell_comb \core|regfile|memoria~1085 (
// Equation(s):
// \core|regfile|memoria~1085_combout  = (\core|icache|memoria~12_combout  & ((\core|regfile|memoria~1084_combout  & (\core|regfile|memoria~244_q )) # (!\core|regfile|memoria~1084_combout  & ((\core|regfile|memoria~212_q ))))) # 
// (!\core|icache|memoria~12_combout  & (((\core|regfile|memoria~1084_combout ))))

	.dataa(\core|icache|memoria~12_combout ),
	.datab(\core|regfile|memoria~244_q ),
	.datac(\core|regfile|memoria~212_q ),
	.datad(\core|regfile|memoria~1084_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1085_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1085 .lut_mask = 16'hDDA0;
defparam \core|regfile|memoria~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N4
cycloneive_lcell_comb \core|mux_alusrc_o[20]~24 (
// Equation(s):
// \core|mux_alusrc_o[20]~24_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1085_combout )

	.dataa(gnd),
	.datab(\core|mux_alusrc_o[26]~0_combout ),
	.datac(gnd),
	.datad(\core|regfile|memoria~1085_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[20]~24 .lut_mask = 16'hCC00;
defparam \core|mux_alusrc_o[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N22
cycloneive_lcell_comb \core|regfile|memoria~1080 (
// Equation(s):
// \core|regfile|memoria~1080_combout  = (\core|regfile|memoria~179_q  & (!\core|pc_current [2] & (\core|pc_current [3] & \core|icache|memoria~6_combout )))

	.dataa(\core|regfile|memoria~179_q ),
	.datab(\core|pc_current [2]),
	.datac(\core|pc_current [3]),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1080_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1080 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N12
cycloneive_lcell_comb \core|execute|Add0~39 (
// Equation(s):
// \core|execute|Add0~39_combout  = (\core|mux_alusrc_o[19]~23_combout  & ((\core|regfile|memoria~1080_combout  & (\core|execute|Add0~38  & VCC)) # (!\core|regfile|memoria~1080_combout  & (!\core|execute|Add0~38 )))) # (!\core|mux_alusrc_o[19]~23_combout  & 
// ((\core|regfile|memoria~1080_combout  & (!\core|execute|Add0~38 )) # (!\core|regfile|memoria~1080_combout  & ((\core|execute|Add0~38 ) # (GND)))))
// \core|execute|Add0~40  = CARRY((\core|mux_alusrc_o[19]~23_combout  & (!\core|regfile|memoria~1080_combout  & !\core|execute|Add0~38 )) # (!\core|mux_alusrc_o[19]~23_combout  & ((!\core|execute|Add0~38 ) # (!\core|regfile|memoria~1080_combout ))))

	.dataa(\core|mux_alusrc_o[19]~23_combout ),
	.datab(\core|regfile|memoria~1080_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~38 ),
	.combout(\core|execute|Add0~39_combout ),
	.cout(\core|execute|Add0~40 ));
// synopsys translate_off
defparam \core|execute|Add0~39 .lut_mask = 16'h9617;
defparam \core|execute|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N14
cycloneive_lcell_comb \core|execute|Add0~41 (
// Equation(s):
// \core|execute|Add0~41_combout  = ((\core|regfile|memoria~1083_combout  $ (\core|mux_alusrc_o[20]~24_combout  $ (!\core|execute|Add0~40 )))) # (GND)
// \core|execute|Add0~42  = CARRY((\core|regfile|memoria~1083_combout  & ((\core|mux_alusrc_o[20]~24_combout ) # (!\core|execute|Add0~40 ))) # (!\core|regfile|memoria~1083_combout  & (\core|mux_alusrc_o[20]~24_combout  & !\core|execute|Add0~40 )))

	.dataa(\core|regfile|memoria~1083_combout ),
	.datab(\core|mux_alusrc_o[20]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~40 ),
	.combout(\core|execute|Add0~41_combout ),
	.cout(\core|execute|Add0~42 ));
// synopsys translate_off
defparam \core|execute|Add0~41 .lut_mask = 16'h698E;
defparam \core|execute|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y8_N20
cycloneive_lcell_comb \deco5|WideOr6~0 (
// Equation(s):
// \deco5|WideOr6~0_combout  = (\core|execute|Add0~41_combout  & (\core|execute|Add0~35_combout  & (\core|execute|Add0~37_combout  $ (\core|execute|Add0~39_combout )))) # (!\core|execute|Add0~41_combout  & (!\core|execute|Add0~37_combout  & 
// (\core|execute|Add0~35_combout  $ (\core|execute|Add0~39_combout ))))

	.dataa(\core|execute|Add0~37_combout ),
	.datab(\core|execute|Add0~35_combout ),
	.datac(\core|execute|Add0~41_combout ),
	.datad(\core|execute|Add0~39_combout ),
	.cin(gnd),
	.combout(\deco5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco5|WideOr6~0 .lut_mask = 16'h4184;
defparam \deco5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y8_N14
cycloneive_lcell_comb \deco5|WideOr5~0 (
// Equation(s):
// \deco5|WideOr5~0_combout  = (\core|execute|Add0~37_combout  & ((\core|execute|Add0~35_combout  & (\core|execute|Add0~41_combout )) # (!\core|execute|Add0~35_combout  & ((\core|execute|Add0~39_combout ))))) # (!\core|execute|Add0~37_combout  & 
// (\core|execute|Add0~39_combout  & (\core|execute|Add0~35_combout  $ (\core|execute|Add0~41_combout ))))

	.dataa(\core|execute|Add0~37_combout ),
	.datab(\core|execute|Add0~35_combout ),
	.datac(\core|execute|Add0~41_combout ),
	.datad(\core|execute|Add0~39_combout ),
	.cin(gnd),
	.combout(\deco5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco5|WideOr5~0 .lut_mask = 16'hB680;
defparam \deco5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y8_N0
cycloneive_lcell_comb \deco5|WideOr4~0 (
// Equation(s):
// \deco5|WideOr4~0_combout  = (\core|execute|Add0~41_combout  & (\core|execute|Add0~39_combout  & ((\core|execute|Add0~37_combout ) # (!\core|execute|Add0~35_combout )))) # (!\core|execute|Add0~41_combout  & (\core|execute|Add0~37_combout  & 
// (!\core|execute|Add0~35_combout  & !\core|execute|Add0~39_combout )))

	.dataa(\core|execute|Add0~37_combout ),
	.datab(\core|execute|Add0~35_combout ),
	.datac(\core|execute|Add0~41_combout ),
	.datad(\core|execute|Add0~39_combout ),
	.cin(gnd),
	.combout(\deco5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco5|WideOr4~0 .lut_mask = 16'hB002;
defparam \deco5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y8_N26
cycloneive_lcell_comb \deco5|WideOr3~0 (
// Equation(s):
// \deco5|WideOr3~0_combout  = (\core|execute|Add0~35_combout  & (\core|execute|Add0~37_combout  $ (((!\core|execute|Add0~39_combout ))))) # (!\core|execute|Add0~35_combout  & ((\core|execute|Add0~37_combout  & (\core|execute|Add0~41_combout  & 
// !\core|execute|Add0~39_combout )) # (!\core|execute|Add0~37_combout  & (!\core|execute|Add0~41_combout  & \core|execute|Add0~39_combout ))))

	.dataa(\core|execute|Add0~37_combout ),
	.datab(\core|execute|Add0~35_combout ),
	.datac(\core|execute|Add0~41_combout ),
	.datad(\core|execute|Add0~39_combout ),
	.cin(gnd),
	.combout(\deco5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco5|WideOr3~0 .lut_mask = 16'h8964;
defparam \deco5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y8_N24
cycloneive_lcell_comb \deco5|WideOr2~0 (
// Equation(s):
// \deco5|WideOr2~0_combout  = (\core|execute|Add0~37_combout  & (\core|execute|Add0~35_combout  & (!\core|execute|Add0~41_combout ))) # (!\core|execute|Add0~37_combout  & ((\core|execute|Add0~39_combout  & ((!\core|execute|Add0~41_combout ))) # 
// (!\core|execute|Add0~39_combout  & (\core|execute|Add0~35_combout ))))

	.dataa(\core|execute|Add0~37_combout ),
	.datab(\core|execute|Add0~35_combout ),
	.datac(\core|execute|Add0~41_combout ),
	.datad(\core|execute|Add0~39_combout ),
	.cin(gnd),
	.combout(\deco5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco5|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \deco5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y8_N6
cycloneive_lcell_comb \deco5|WideOr1~0 (
// Equation(s):
// \deco5|WideOr1~0_combout  = (\core|execute|Add0~37_combout  & (!\core|execute|Add0~41_combout  & ((\core|execute|Add0~35_combout ) # (!\core|execute|Add0~39_combout )))) # (!\core|execute|Add0~37_combout  & (\core|execute|Add0~35_combout  & 
// (\core|execute|Add0~41_combout  $ (!\core|execute|Add0~39_combout ))))

	.dataa(\core|execute|Add0~37_combout ),
	.datab(\core|execute|Add0~35_combout ),
	.datac(\core|execute|Add0~41_combout ),
	.datad(\core|execute|Add0~39_combout ),
	.cin(gnd),
	.combout(\deco5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco5|WideOr1~0 .lut_mask = 16'h480E;
defparam \deco5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y8_N28
cycloneive_lcell_comb \deco5|WideOr0~0 (
// Equation(s):
// \deco5|WideOr0~0_combout  = (\core|execute|Add0~35_combout  & ((\core|execute|Add0~41_combout ) # (\core|execute|Add0~37_combout  $ (\core|execute|Add0~39_combout )))) # (!\core|execute|Add0~35_combout  & ((\core|execute|Add0~37_combout ) # 
// (\core|execute|Add0~41_combout  $ (\core|execute|Add0~39_combout ))))

	.dataa(\core|execute|Add0~37_combout ),
	.datab(\core|execute|Add0~35_combout ),
	.datac(\core|execute|Add0~41_combout ),
	.datad(\core|execute|Add0~39_combout ),
	.cin(gnd),
	.combout(\deco5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco5|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \deco5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N21
dffeas \core|regfile|memoria~183 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~183 .is_wysiwyg = "true";
defparam \core|regfile|memoria~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N8
cycloneive_lcell_comb \core|regfile|memoria~1092 (
// Equation(s):
// \core|regfile|memoria~1092_combout  = (\core|icache|memoria~6_combout  & (!\core|pc_current [2] & (\core|pc_current [3] & \core|regfile|memoria~183_q )))

	.dataa(\core|icache|memoria~6_combout ),
	.datab(\core|pc_current [2]),
	.datac(\core|pc_current [3]),
	.datad(\core|regfile|memoria~183_q ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1092_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1092 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N16
cycloneive_lcell_comb \core|execute|Add0~43 (
// Equation(s):
// \core|execute|Add0~43_combout  = (\core|regfile|memoria~1086_combout  & ((\core|mux_alusrc_o[21]~25_combout  & (\core|execute|Add0~42  & VCC)) # (!\core|mux_alusrc_o[21]~25_combout  & (!\core|execute|Add0~42 )))) # (!\core|regfile|memoria~1086_combout  & 
// ((\core|mux_alusrc_o[21]~25_combout  & (!\core|execute|Add0~42 )) # (!\core|mux_alusrc_o[21]~25_combout  & ((\core|execute|Add0~42 ) # (GND)))))
// \core|execute|Add0~44  = CARRY((\core|regfile|memoria~1086_combout  & (!\core|mux_alusrc_o[21]~25_combout  & !\core|execute|Add0~42 )) # (!\core|regfile|memoria~1086_combout  & ((!\core|execute|Add0~42 ) # (!\core|mux_alusrc_o[21]~25_combout ))))

	.dataa(\core|regfile|memoria~1086_combout ),
	.datab(\core|mux_alusrc_o[21]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~42 ),
	.combout(\core|execute|Add0~43_combout ),
	.cout(\core|execute|Add0~44 ));
// synopsys translate_off
defparam \core|execute|Add0~43 .lut_mask = 16'h9617;
defparam \core|execute|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y11_N27
dffeas \core|regfile|memoria~149 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~149 .is_wysiwyg = "true";
defparam \core|regfile|memoria~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N26
cycloneive_lcell_comb \core|regfile|memoria~1087 (
// Equation(s):
// \core|regfile|memoria~1087_combout  = (\core|icache|memoria~12_combout  & ((\core|regfile|memoria~213_q ) # ((\core|icache|memoria~9_combout )))) # (!\core|icache|memoria~12_combout  & (((\core|regfile|memoria~149_q  & !\core|icache|memoria~9_combout ))))

	.dataa(\core|regfile|memoria~213_q ),
	.datab(\core|icache|memoria~12_combout ),
	.datac(\core|regfile|memoria~149_q ),
	.datad(\core|icache|memoria~9_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1087_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1087 .lut_mask = 16'hCCB8;
defparam \core|regfile|memoria~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N17
dffeas \core|regfile|memoria~245 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~245 .is_wysiwyg = "true";
defparam \core|regfile|memoria~245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N24
cycloneive_lcell_comb \core|regfile|memoria~1088 (
// Equation(s):
// \core|regfile|memoria~1088_combout  = (\core|icache|memoria~9_combout  & ((\core|regfile|memoria~1087_combout  & ((\core|regfile|memoria~245_q ))) # (!\core|regfile|memoria~1087_combout  & (\core|regfile|memoria~181_q )))) # 
// (!\core|icache|memoria~9_combout  & (((\core|regfile|memoria~1087_combout ))))

	.dataa(\core|regfile|memoria~181_q ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|regfile|memoria~1087_combout ),
	.datad(\core|regfile|memoria~245_q ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1088_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1088 .lut_mask = 16'hF838;
defparam \core|regfile|memoria~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N14
cycloneive_lcell_comb \core|mux_alusrc_o[21]~25 (
// Equation(s):
// \core|mux_alusrc_o[21]~25_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1088_combout )

	.dataa(\core|mux_alusrc_o[26]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|regfile|memoria~1088_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[21]~25 .lut_mask = 16'hAA00;
defparam \core|mux_alusrc_o[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N18
cycloneive_lcell_comb \core|execute|Add0~45 (
// Equation(s):
// \core|execute|Add0~45_combout  = ((\core|mux_alusrc_o[22]~26_combout  $ (\core|regfile|memoria~1089_combout  $ (!\core|execute|Add0~44 )))) # (GND)
// \core|execute|Add0~46  = CARRY((\core|mux_alusrc_o[22]~26_combout  & ((\core|regfile|memoria~1089_combout ) # (!\core|execute|Add0~44 ))) # (!\core|mux_alusrc_o[22]~26_combout  & (\core|regfile|memoria~1089_combout  & !\core|execute|Add0~44 )))

	.dataa(\core|mux_alusrc_o[22]~26_combout ),
	.datab(\core|regfile|memoria~1089_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~44 ),
	.combout(\core|execute|Add0~45_combout ),
	.cout(\core|execute|Add0~46 ));
// synopsys translate_off
defparam \core|execute|Add0~45 .lut_mask = 16'h698E;
defparam \core|execute|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y11_N25
dffeas \core|regfile|memoria~182 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~182 .is_wysiwyg = "true";
defparam \core|regfile|memoria~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N24
cycloneive_lcell_comb \core|regfile|memoria~1089 (
// Equation(s):
// \core|regfile|memoria~1089_combout  = (\core|pc_current [3] & (!\core|pc_current [2] & (\core|regfile|memoria~182_q  & \core|icache|memoria~6_combout )))

	.dataa(\core|pc_current [3]),
	.datab(\core|pc_current [2]),
	.datac(\core|regfile|memoria~182_q ),
	.datad(\core|icache|memoria~6_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1089_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1089 .lut_mask = 16'h2000;
defparam \core|regfile|memoria~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N20
cycloneive_lcell_comb \core|execute|Add0~47 (
// Equation(s):
// \core|execute|Add0~47_combout  = (\core|mux_alusrc_o[23]~27_combout  & ((\core|regfile|memoria~1092_combout  & (\core|execute|Add0~46  & VCC)) # (!\core|regfile|memoria~1092_combout  & (!\core|execute|Add0~46 )))) # (!\core|mux_alusrc_o[23]~27_combout  & 
// ((\core|regfile|memoria~1092_combout  & (!\core|execute|Add0~46 )) # (!\core|regfile|memoria~1092_combout  & ((\core|execute|Add0~46 ) # (GND)))))
// \core|execute|Add0~48  = CARRY((\core|mux_alusrc_o[23]~27_combout  & (!\core|regfile|memoria~1092_combout  & !\core|execute|Add0~46 )) # (!\core|mux_alusrc_o[23]~27_combout  & ((!\core|execute|Add0~46 ) # (!\core|regfile|memoria~1092_combout ))))

	.dataa(\core|mux_alusrc_o[23]~27_combout ),
	.datab(\core|regfile|memoria~1092_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~46 ),
	.combout(\core|execute|Add0~47_combout ),
	.cout(\core|execute|Add0~48 ));
// synopsys translate_off
defparam \core|execute|Add0~47 .lut_mask = 16'h9617;
defparam \core|execute|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y9_N6
cycloneive_lcell_comb \deco6|WideOr6~0 (
// Equation(s):
// \deco6|WideOr6~0_combout  = (\core|execute|Add0~47_combout  & (\core|execute|Add0~41_combout  & (\core|execute|Add0~43_combout  $ (\core|execute|Add0~45_combout )))) # (!\core|execute|Add0~47_combout  & (!\core|execute|Add0~43_combout  & 
// (\core|execute|Add0~45_combout  $ (\core|execute|Add0~41_combout ))))

	.dataa(\core|execute|Add0~47_combout ),
	.datab(\core|execute|Add0~43_combout ),
	.datac(\core|execute|Add0~45_combout ),
	.datad(\core|execute|Add0~41_combout ),
	.cin(gnd),
	.combout(\deco6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco6|WideOr6~0 .lut_mask = 16'h2910;
defparam \deco6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y9_N16
cycloneive_lcell_comb \deco6|WideOr5~0 (
// Equation(s):
// \deco6|WideOr5~0_combout  = (\core|execute|Add0~47_combout  & ((\core|execute|Add0~41_combout  & (\core|execute|Add0~43_combout )) # (!\core|execute|Add0~41_combout  & ((\core|execute|Add0~45_combout ))))) # (!\core|execute|Add0~47_combout  & 
// (\core|execute|Add0~45_combout  & (\core|execute|Add0~43_combout  $ (\core|execute|Add0~41_combout ))))

	.dataa(\core|execute|Add0~47_combout ),
	.datab(\core|execute|Add0~43_combout ),
	.datac(\core|execute|Add0~45_combout ),
	.datad(\core|execute|Add0~41_combout ),
	.cin(gnd),
	.combout(\deco6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco6|WideOr5~0 .lut_mask = 16'h98E0;
defparam \deco6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y9_N14
cycloneive_lcell_comb \deco6|WideOr4~0 (
// Equation(s):
// \deco6|WideOr4~0_combout  = (\core|execute|Add0~47_combout  & (\core|execute|Add0~45_combout  & ((\core|execute|Add0~43_combout ) # (!\core|execute|Add0~41_combout )))) # (!\core|execute|Add0~47_combout  & (\core|execute|Add0~43_combout  & 
// (!\core|execute|Add0~45_combout  & !\core|execute|Add0~41_combout )))

	.dataa(\core|execute|Add0~47_combout ),
	.datab(\core|execute|Add0~43_combout ),
	.datac(\core|execute|Add0~45_combout ),
	.datad(\core|execute|Add0~41_combout ),
	.cin(gnd),
	.combout(\deco6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco6|WideOr4~0 .lut_mask = 16'h80A4;
defparam \deco6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y9_N4
cycloneive_lcell_comb \deco6|WideOr3~0 (
// Equation(s):
// \deco6|WideOr3~0_combout  = (\core|execute|Add0~41_combout  & ((\core|execute|Add0~43_combout  $ (!\core|execute|Add0~45_combout )))) # (!\core|execute|Add0~41_combout  & ((\core|execute|Add0~47_combout  & (\core|execute|Add0~43_combout  & 
// !\core|execute|Add0~45_combout )) # (!\core|execute|Add0~47_combout  & (!\core|execute|Add0~43_combout  & \core|execute|Add0~45_combout ))))

	.dataa(\core|execute|Add0~47_combout ),
	.datab(\core|execute|Add0~43_combout ),
	.datac(\core|execute|Add0~45_combout ),
	.datad(\core|execute|Add0~41_combout ),
	.cin(gnd),
	.combout(\deco6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco6|WideOr3~0 .lut_mask = 16'hC318;
defparam \deco6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y9_N22
cycloneive_lcell_comb \deco6|WideOr2~0 (
// Equation(s):
// \deco6|WideOr2~0_combout  = (\core|execute|Add0~43_combout  & (!\core|execute|Add0~47_combout  & ((\core|execute|Add0~41_combout )))) # (!\core|execute|Add0~43_combout  & ((\core|execute|Add0~45_combout  & (!\core|execute|Add0~47_combout )) # 
// (!\core|execute|Add0~45_combout  & ((\core|execute|Add0~41_combout )))))

	.dataa(\core|execute|Add0~47_combout ),
	.datab(\core|execute|Add0~43_combout ),
	.datac(\core|execute|Add0~45_combout ),
	.datad(\core|execute|Add0~41_combout ),
	.cin(gnd),
	.combout(\deco6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco6|WideOr2~0 .lut_mask = 16'h5710;
defparam \deco6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y9_N28
cycloneive_lcell_comb \deco6|WideOr1~0 (
// Equation(s):
// \deco6|WideOr1~0_combout  = (\core|execute|Add0~43_combout  & (!\core|execute|Add0~47_combout  & ((\core|execute|Add0~41_combout ) # (!\core|execute|Add0~45_combout )))) # (!\core|execute|Add0~43_combout  & (\core|execute|Add0~41_combout  & 
// (\core|execute|Add0~47_combout  $ (!\core|execute|Add0~45_combout ))))

	.dataa(\core|execute|Add0~47_combout ),
	.datab(\core|execute|Add0~43_combout ),
	.datac(\core|execute|Add0~45_combout ),
	.datad(\core|execute|Add0~41_combout ),
	.cin(gnd),
	.combout(\deco6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco6|WideOr1~0 .lut_mask = 16'h6504;
defparam \deco6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y9_N26
cycloneive_lcell_comb \deco6|WideOr0~0 (
// Equation(s):
// \deco6|WideOr0~0_combout  = (\core|execute|Add0~41_combout  & ((\core|execute|Add0~47_combout ) # (\core|execute|Add0~43_combout  $ (\core|execute|Add0~45_combout )))) # (!\core|execute|Add0~41_combout  & ((\core|execute|Add0~43_combout ) # 
// (\core|execute|Add0~47_combout  $ (\core|execute|Add0~45_combout ))))

	.dataa(\core|execute|Add0~47_combout ),
	.datab(\core|execute|Add0~43_combout ),
	.datac(\core|execute|Add0~45_combout ),
	.datad(\core|execute|Add0~41_combout ),
	.cin(gnd),
	.combout(\deco6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco6|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \deco6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N23
dffeas \core|regfile|memoria~248 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~248 .is_wysiwyg = "true";
defparam \core|regfile|memoria~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y11_N25
dffeas \core|regfile|memoria~216 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~216 .is_wysiwyg = "true";
defparam \core|regfile|memoria~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y11_N31
dffeas \core|regfile|memoria~184 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~184 .is_wysiwyg = "true";
defparam \core|regfile|memoria~184 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N10
cycloneive_lcell_comb \core|regfile|memoria~1096 (
// Equation(s):
// \core|regfile|memoria~1096_combout  = (\core|icache|memoria~9_combout  & (((\core|regfile|memoria~184_q ) # (\core|icache|memoria~12_combout )))) # (!\core|icache|memoria~9_combout  & (\core|regfile|memoria~152_q  & ((!\core|icache|memoria~12_combout ))))

	.dataa(\core|regfile|memoria~152_q ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|regfile|memoria~184_q ),
	.datad(\core|icache|memoria~12_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1096_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1096 .lut_mask = 16'hCCE2;
defparam \core|regfile|memoria~1096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N0
cycloneive_lcell_comb \core|regfile|memoria~1097 (
// Equation(s):
// \core|regfile|memoria~1097_combout  = (\core|icache|memoria~12_combout  & ((\core|regfile|memoria~1096_combout  & (\core|regfile|memoria~248_q )) # (!\core|regfile|memoria~1096_combout  & ((\core|regfile|memoria~216_q ))))) # 
// (!\core|icache|memoria~12_combout  & (((\core|regfile|memoria~1096_combout ))))

	.dataa(\core|icache|memoria~12_combout ),
	.datab(\core|regfile|memoria~248_q ),
	.datac(\core|regfile|memoria~216_q ),
	.datad(\core|regfile|memoria~1096_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1097_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1097 .lut_mask = 16'hDDA0;
defparam \core|regfile|memoria~1097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N14
cycloneive_lcell_comb \core|mux_alusrc_o[24]~28 (
// Equation(s):
// \core|mux_alusrc_o[24]~28_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1097_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|mux_alusrc_o[26]~0_combout ),
	.datad(\core|regfile|memoria~1097_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[24]~28_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[24]~28 .lut_mask = 16'hF000;
defparam \core|mux_alusrc_o[24]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N22
cycloneive_lcell_comb \core|execute|Add0~49 (
// Equation(s):
// \core|execute|Add0~49_combout  = ((\core|regfile|memoria~1095_combout  $ (\core|mux_alusrc_o[24]~28_combout  $ (!\core|execute|Add0~48 )))) # (GND)
// \core|execute|Add0~50  = CARRY((\core|regfile|memoria~1095_combout  & ((\core|mux_alusrc_o[24]~28_combout ) # (!\core|execute|Add0~48 ))) # (!\core|regfile|memoria~1095_combout  & (\core|mux_alusrc_o[24]~28_combout  & !\core|execute|Add0~48 )))

	.dataa(\core|regfile|memoria~1095_combout ),
	.datab(\core|mux_alusrc_o[24]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~48 ),
	.combout(\core|execute|Add0~49_combout ),
	.cout(\core|execute|Add0~50 ));
// synopsys translate_off
defparam \core|execute|Add0~49 .lut_mask = 16'h698E;
defparam \core|execute|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y11_N27
dffeas \core|regfile|memoria~250 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|execute|Add0~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~250 .is_wysiwyg = "true";
defparam \core|regfile|memoria~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y11_N3
dffeas \core|regfile|memoria~218 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~218 .is_wysiwyg = "true";
defparam \core|regfile|memoria~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y11_N7
dffeas \core|regfile|memoria~186 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~186 .is_wysiwyg = "true";
defparam \core|regfile|memoria~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y11_N31
dffeas \core|regfile|memoria~154 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~154 .is_wysiwyg = "true";
defparam \core|regfile|memoria~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N30
cycloneive_lcell_comb \core|regfile|memoria~1102 (
// Equation(s):
// \core|regfile|memoria~1102_combout  = (\core|icache|memoria~9_combout  & ((\core|regfile|memoria~186_q ) # ((\core|icache|memoria~12_combout )))) # (!\core|icache|memoria~9_combout  & (((\core|regfile|memoria~154_q  & !\core|icache|memoria~12_combout ))))

	.dataa(\core|icache|memoria~9_combout ),
	.datab(\core|regfile|memoria~186_q ),
	.datac(\core|regfile|memoria~154_q ),
	.datad(\core|icache|memoria~12_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1102_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1102 .lut_mask = 16'hAAD8;
defparam \core|regfile|memoria~1102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N2
cycloneive_lcell_comb \core|regfile|memoria~1103 (
// Equation(s):
// \core|regfile|memoria~1103_combout  = (\core|icache|memoria~12_combout  & ((\core|regfile|memoria~1102_combout  & (\core|regfile|memoria~250_q )) # (!\core|regfile|memoria~1102_combout  & ((\core|regfile|memoria~218_q ))))) # 
// (!\core|icache|memoria~12_combout  & (((\core|regfile|memoria~1102_combout ))))

	.dataa(\core|icache|memoria~12_combout ),
	.datab(\core|regfile|memoria~250_q ),
	.datac(\core|regfile|memoria~218_q ),
	.datad(\core|regfile|memoria~1102_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1103_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1103 .lut_mask = 16'hDDA0;
defparam \core|regfile|memoria~1103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N20
cycloneive_lcell_comb \core|mux_alusrc_o[26]~30 (
// Equation(s):
// \core|mux_alusrc_o[26]~30_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1103_combout )

	.dataa(gnd),
	.datab(\core|mux_alusrc_o[26]~0_combout ),
	.datac(gnd),
	.datad(\core|regfile|memoria~1103_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[26]~30_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[26]~30 .lut_mask = 16'hCC00;
defparam \core|mux_alusrc_o[26]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N24
cycloneive_lcell_comb \core|execute|Add0~51 (
// Equation(s):
// \core|execute|Add0~51_combout  = (\core|regfile|memoria~1098_combout  & ((\core|mux_alusrc_o[25]~29_combout  & (\core|execute|Add0~50  & VCC)) # (!\core|mux_alusrc_o[25]~29_combout  & (!\core|execute|Add0~50 )))) # (!\core|regfile|memoria~1098_combout  & 
// ((\core|mux_alusrc_o[25]~29_combout  & (!\core|execute|Add0~50 )) # (!\core|mux_alusrc_o[25]~29_combout  & ((\core|execute|Add0~50 ) # (GND)))))
// \core|execute|Add0~52  = CARRY((\core|regfile|memoria~1098_combout  & (!\core|mux_alusrc_o[25]~29_combout  & !\core|execute|Add0~50 )) # (!\core|regfile|memoria~1098_combout  & ((!\core|execute|Add0~50 ) # (!\core|mux_alusrc_o[25]~29_combout ))))

	.dataa(\core|regfile|memoria~1098_combout ),
	.datab(\core|mux_alusrc_o[25]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|execute|Add0~50 ),
	.combout(\core|execute|Add0~51_combout ),
	.cout(\core|execute|Add0~52 ));
// synopsys translate_off
defparam \core|execute|Add0~51 .lut_mask = 16'h9617;
defparam \core|execute|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y11_N7
dffeas \core|regfile|memoria~185 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~185 .is_wysiwyg = "true";
defparam \core|regfile|memoria~185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N0
cycloneive_lcell_comb \core|regfile|memoria~217feeder (
// Equation(s):
// \core|regfile|memoria~217feeder_combout  = \core|execute|Add0~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|execute|Add0~51_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~217feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~217feeder .lut_mask = 16'hFF00;
defparam \core|regfile|memoria~217feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y11_N1
dffeas \core|regfile|memoria~217 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(\core|regfile|memoria~217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|regfile|memoria~1105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~217 .is_wysiwyg = "true";
defparam \core|regfile|memoria~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y12_N3
dffeas \core|regfile|memoria~153 (
	.clk(!\divisor|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\core|execute|Add0~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|regfile|memoria~1106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|regfile|memoria~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|regfile|memoria~153 .is_wysiwyg = "true";
defparam \core|regfile|memoria~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N2
cycloneive_lcell_comb \core|regfile|memoria~1099 (
// Equation(s):
// \core|regfile|memoria~1099_combout  = (\core|icache|memoria~12_combout  & ((\core|regfile|memoria~217_q ) # ((\core|icache|memoria~9_combout )))) # (!\core|icache|memoria~12_combout  & (((\core|regfile|memoria~153_q  & !\core|icache|memoria~9_combout ))))

	.dataa(\core|icache|memoria~12_combout ),
	.datab(\core|regfile|memoria~217_q ),
	.datac(\core|regfile|memoria~153_q ),
	.datad(\core|icache|memoria~9_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1099_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1099 .lut_mask = 16'hAAD8;
defparam \core|regfile|memoria~1099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N20
cycloneive_lcell_comb \core|regfile|memoria~1100 (
// Equation(s):
// \core|regfile|memoria~1100_combout  = (\core|icache|memoria~9_combout  & ((\core|regfile|memoria~1099_combout  & (\core|regfile|memoria~249_q )) # (!\core|regfile|memoria~1099_combout  & ((\core|regfile|memoria~185_q ))))) # 
// (!\core|icache|memoria~9_combout  & (((\core|regfile|memoria~1099_combout ))))

	.dataa(\core|regfile|memoria~249_q ),
	.datab(\core|icache|memoria~9_combout ),
	.datac(\core|regfile|memoria~185_q ),
	.datad(\core|regfile|memoria~1099_combout ),
	.cin(gnd),
	.combout(\core|regfile|memoria~1100_combout ),
	.cout());
// synopsys translate_off
defparam \core|regfile|memoria~1100 .lut_mask = 16'hBBC0;
defparam \core|regfile|memoria~1100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N30
cycloneive_lcell_comb \core|mux_alusrc_o[25]~29 (
// Equation(s):
// \core|mux_alusrc_o[25]~29_combout  = (\core|mux_alusrc_o[26]~0_combout  & \core|regfile|memoria~1100_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|mux_alusrc_o[26]~0_combout ),
	.datad(\core|regfile|memoria~1100_combout ),
	.cin(gnd),
	.combout(\core|mux_alusrc_o[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \core|mux_alusrc_o[25]~29 .lut_mask = 16'hF000;
defparam \core|mux_alusrc_o[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N26
cycloneive_lcell_comb \core|execute|Add0~53 (
// Equation(s):
// \core|execute|Add0~53_combout  = \core|regfile|memoria~1101_combout  $ (\core|execute|Add0~52  $ (!\core|mux_alusrc_o[26]~30_combout ))

	.dataa(\core|regfile|memoria~1101_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|mux_alusrc_o[26]~30_combout ),
	.cin(\core|execute|Add0~52 ),
	.combout(\core|execute|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \core|execute|Add0~53 .lut_mask = 16'h5AA5;
defparam \core|execute|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N28
cycloneive_lcell_comb \deco7|WideOr6~0 (
// Equation(s):
// \deco7|WideOr6~0_combout  = (\core|execute|Add0~53_combout  & (\core|execute|Add0~47_combout  & (\core|execute|Add0~49_combout  $ (\core|execute|Add0~51_combout )))) # (!\core|execute|Add0~53_combout  & (!\core|execute|Add0~49_combout  & 
// (\core|execute|Add0~51_combout  $ (\core|execute|Add0~47_combout ))))

	.dataa(\core|execute|Add0~49_combout ),
	.datab(\core|execute|Add0~53_combout ),
	.datac(\core|execute|Add0~51_combout ),
	.datad(\core|execute|Add0~47_combout ),
	.cin(gnd),
	.combout(\deco7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco7|WideOr6~0 .lut_mask = 16'h4910;
defparam \deco7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N10
cycloneive_lcell_comb \deco7|WideOr5~0 (
// Equation(s):
// \deco7|WideOr5~0_combout  = (\core|execute|Add0~49_combout  & ((\core|execute|Add0~47_combout  & (\core|execute|Add0~53_combout )) # (!\core|execute|Add0~47_combout  & ((\core|execute|Add0~51_combout ))))) # (!\core|execute|Add0~49_combout  & 
// (\core|execute|Add0~51_combout  & (\core|execute|Add0~53_combout  $ (\core|execute|Add0~47_combout ))))

	.dataa(\core|execute|Add0~49_combout ),
	.datab(\core|execute|Add0~53_combout ),
	.datac(\core|execute|Add0~51_combout ),
	.datad(\core|execute|Add0~47_combout ),
	.cin(gnd),
	.combout(\deco7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco7|WideOr5~0 .lut_mask = 16'h98E0;
defparam \deco7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N0
cycloneive_lcell_comb \deco7|WideOr4~0 (
// Equation(s):
// \deco7|WideOr4~0_combout  = (\core|execute|Add0~53_combout  & (\core|execute|Add0~51_combout  & ((\core|execute|Add0~49_combout ) # (!\core|execute|Add0~47_combout )))) # (!\core|execute|Add0~53_combout  & (\core|execute|Add0~49_combout  & 
// (!\core|execute|Add0~51_combout  & !\core|execute|Add0~47_combout )))

	.dataa(\core|execute|Add0~49_combout ),
	.datab(\core|execute|Add0~53_combout ),
	.datac(\core|execute|Add0~51_combout ),
	.datad(\core|execute|Add0~47_combout ),
	.cin(gnd),
	.combout(\deco7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco7|WideOr4~0 .lut_mask = 16'h80C2;
defparam \deco7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N22
cycloneive_lcell_comb \deco7|WideOr3~0 (
// Equation(s):
// \deco7|WideOr3~0_combout  = (\core|execute|Add0~47_combout  & (\core|execute|Add0~49_combout  $ (((!\core|execute|Add0~51_combout ))))) # (!\core|execute|Add0~47_combout  & ((\core|execute|Add0~49_combout  & (\core|execute|Add0~53_combout  & 
// !\core|execute|Add0~51_combout )) # (!\core|execute|Add0~49_combout  & (!\core|execute|Add0~53_combout  & \core|execute|Add0~51_combout ))))

	.dataa(\core|execute|Add0~49_combout ),
	.datab(\core|execute|Add0~53_combout ),
	.datac(\core|execute|Add0~51_combout ),
	.datad(\core|execute|Add0~47_combout ),
	.cin(gnd),
	.combout(\deco7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco7|WideOr3~0 .lut_mask = 16'hA518;
defparam \deco7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N24
cycloneive_lcell_comb \deco7|WideOr2~0 (
// Equation(s):
// \deco7|WideOr2~0_combout  = (\core|execute|Add0~49_combout  & (!\core|execute|Add0~53_combout  & ((\core|execute|Add0~47_combout )))) # (!\core|execute|Add0~49_combout  & ((\core|execute|Add0~51_combout  & (!\core|execute|Add0~53_combout )) # 
// (!\core|execute|Add0~51_combout  & ((\core|execute|Add0~47_combout )))))

	.dataa(\core|execute|Add0~49_combout ),
	.datab(\core|execute|Add0~53_combout ),
	.datac(\core|execute|Add0~51_combout ),
	.datad(\core|execute|Add0~47_combout ),
	.cin(gnd),
	.combout(\deco7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco7|WideOr2~0 .lut_mask = 16'h3710;
defparam \deco7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N26
cycloneive_lcell_comb \deco7|WideOr1~0 (
// Equation(s):
// \deco7|WideOr1~0_combout  = (\core|execute|Add0~49_combout  & (!\core|execute|Add0~53_combout  & ((\core|execute|Add0~47_combout ) # (!\core|execute|Add0~51_combout )))) # (!\core|execute|Add0~49_combout  & (\core|execute|Add0~47_combout  & 
// (\core|execute|Add0~53_combout  $ (!\core|execute|Add0~51_combout ))))

	.dataa(\core|execute|Add0~49_combout ),
	.datab(\core|execute|Add0~53_combout ),
	.datac(\core|execute|Add0~51_combout ),
	.datad(\core|execute|Add0~47_combout ),
	.cin(gnd),
	.combout(\deco7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco7|WideOr1~0 .lut_mask = 16'h6302;
defparam \deco7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N12
cycloneive_lcell_comb \deco7|WideOr0~0 (
// Equation(s):
// \deco7|WideOr0~0_combout  = (\core|execute|Add0~47_combout  & ((\core|execute|Add0~53_combout ) # (\core|execute|Add0~49_combout  $ (\core|execute|Add0~51_combout )))) # (!\core|execute|Add0~47_combout  & ((\core|execute|Add0~49_combout ) # 
// (\core|execute|Add0~53_combout  $ (\core|execute|Add0~51_combout ))))

	.dataa(\core|execute|Add0~49_combout ),
	.datab(\core|execute|Add0~53_combout ),
	.datac(\core|execute|Add0~51_combout ),
	.datad(\core|execute|Add0~47_combout ),
	.cin(gnd),
	.combout(\deco7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \deco7|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \deco7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign disp0[0] = \disp0[0]~output_o ;

assign disp0[1] = \disp0[1]~output_o ;

assign disp0[2] = \disp0[2]~output_o ;

assign disp0[3] = \disp0[3]~output_o ;

assign disp0[4] = \disp0[4]~output_o ;

assign disp0[5] = \disp0[5]~output_o ;

assign disp0[6] = \disp0[6]~output_o ;

assign disp1[0] = \disp1[0]~output_o ;

assign disp1[1] = \disp1[1]~output_o ;

assign disp1[2] = \disp1[2]~output_o ;

assign disp1[3] = \disp1[3]~output_o ;

assign disp1[4] = \disp1[4]~output_o ;

assign disp1[5] = \disp1[5]~output_o ;

assign disp1[6] = \disp1[6]~output_o ;

assign disp2[0] = \disp2[0]~output_o ;

assign disp2[1] = \disp2[1]~output_o ;

assign disp2[2] = \disp2[2]~output_o ;

assign disp2[3] = \disp2[3]~output_o ;

assign disp2[4] = \disp2[4]~output_o ;

assign disp2[5] = \disp2[5]~output_o ;

assign disp2[6] = \disp2[6]~output_o ;

assign disp3[0] = \disp3[0]~output_o ;

assign disp3[1] = \disp3[1]~output_o ;

assign disp3[2] = \disp3[2]~output_o ;

assign disp3[3] = \disp3[3]~output_o ;

assign disp3[4] = \disp3[4]~output_o ;

assign disp3[5] = \disp3[5]~output_o ;

assign disp3[6] = \disp3[6]~output_o ;

assign disp4[0] = \disp4[0]~output_o ;

assign disp4[1] = \disp4[1]~output_o ;

assign disp4[2] = \disp4[2]~output_o ;

assign disp4[3] = \disp4[3]~output_o ;

assign disp4[4] = \disp4[4]~output_o ;

assign disp4[5] = \disp4[5]~output_o ;

assign disp4[6] = \disp4[6]~output_o ;

assign disp5[0] = \disp5[0]~output_o ;

assign disp5[1] = \disp5[1]~output_o ;

assign disp5[2] = \disp5[2]~output_o ;

assign disp5[3] = \disp5[3]~output_o ;

assign disp5[4] = \disp5[4]~output_o ;

assign disp5[5] = \disp5[5]~output_o ;

assign disp5[6] = \disp5[6]~output_o ;

assign disp6[0] = \disp6[0]~output_o ;

assign disp6[1] = \disp6[1]~output_o ;

assign disp6[2] = \disp6[2]~output_o ;

assign disp6[3] = \disp6[3]~output_o ;

assign disp6[4] = \disp6[4]~output_o ;

assign disp6[5] = \disp6[5]~output_o ;

assign disp6[6] = \disp6[6]~output_o ;

assign disp7[0] = \disp7[0]~output_o ;

assign disp7[1] = \disp7[1]~output_o ;

assign disp7[2] = \disp7[2]~output_o ;

assign disp7[3] = \disp7[3]~output_o ;

assign disp7[4] = \disp7[4]~output_o ;

assign disp7[5] = \disp7[5]~output_o ;

assign disp7[6] = \disp7[6]~output_o ;

endmodule
