Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3c001e7936c744a98b6d1489ade8cecb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_Top_TB_behav xil_defaultlib.CPU_Top_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture mux_arch of entity xil_defaultlib.mux [mux_default]
Compiling architecture behavioural of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structural of entity xil_defaultlib.CPU_Top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot CPU_Top_TB_behav
