#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Nov 25 16:02:27 2022
# Process ID: 2464
# Current directory: E:/III Cuatrimestre 2022/FPGA/Tareas/Proyecto/proyectoFPGA_Daniela_Rodrigo_Keylor/proyectoFPGA_Daniela_Rodrigo_Keylor.runs/synth_1
# Command line: vivado.exe -log ContadorAnillo4bits.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ContadorAnillo4bits.tcl
# Log file: E:/III Cuatrimestre 2022/FPGA/Tareas/Proyecto/proyectoFPGA_Daniela_Rodrigo_Keylor/proyectoFPGA_Daniela_Rodrigo_Keylor.runs/synth_1/ContadorAnillo4bits.vds
# Journal file: E:/III Cuatrimestre 2022/FPGA/Tareas/Proyecto/proyectoFPGA_Daniela_Rodrigo_Keylor/proyectoFPGA_Daniela_Rodrigo_Keylor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ContadorAnillo4bits.tcl -notrace
Command: synth_design -top ContadorAnillo4bits -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12564 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 339.137 ; gain = 100.266
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ContadorAnillo4bits' [E:/III Cuatrimestre 2022/FPGA/Tareas/Proyecto/proyectoFPGA_Daniela_Rodrigo_Keylor/proyectoFPGA_Daniela_Rodrigo_Keylor.srcs/sources_1/imports/FPGA/ContadorAnillo4bits.vhd:14]
INFO: [Synth 8-3491] module 'Contador2bits' declared at 'E:/III Cuatrimestre 2022/FPGA/Tareas/Proyecto/proyectoFPGA_Daniela_Rodrigo_Keylor/proyectoFPGA_Daniela_Rodrigo_Keylor.srcs/sources_1/imports/FPGA/Contador2bits.vhd:34' bound to instance 'CONTADOR_2BITS' of component 'Contador2bits' [E:/III Cuatrimestre 2022/FPGA/Tareas/Proyecto/proyectoFPGA_Daniela_Rodrigo_Keylor/proyectoFPGA_Daniela_Rodrigo_Keylor.srcs/sources_1/imports/FPGA/ContadorAnillo4bits.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Contador2bits' [E:/III Cuatrimestre 2022/FPGA/Tareas/Proyecto/proyectoFPGA_Daniela_Rodrigo_Keylor/proyectoFPGA_Daniela_Rodrigo_Keylor.srcs/sources_1/imports/FPGA/Contador2bits.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Contador2bits' (1#1) [E:/III Cuatrimestre 2022/FPGA/Tareas/Proyecto/proyectoFPGA_Daniela_Rodrigo_Keylor/proyectoFPGA_Daniela_Rodrigo_Keylor.srcs/sources_1/imports/FPGA/Contador2bits.vhd:43]
INFO: [Synth 8-3491] module 'Deco2a4' declared at 'E:/III Cuatrimestre 2022/FPGA/Tareas/Proyecto/proyectoFPGA_Daniela_Rodrigo_Keylor/proyectoFPGA_Daniela_Rodrigo_Keylor.srcs/sources_1/imports/FPGA/Deco2a4.vhd:34' bound to instance 'DECODIFICADOR' of component 'Deco2a4' [E:/III Cuatrimestre 2022/FPGA/Tareas/Proyecto/proyectoFPGA_Daniela_Rodrigo_Keylor/proyectoFPGA_Daniela_Rodrigo_Keylor.srcs/sources_1/imports/FPGA/ContadorAnillo4bits.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Deco2a4' [E:/III Cuatrimestre 2022/FPGA/Tareas/Proyecto/proyectoFPGA_Daniela_Rodrigo_Keylor/proyectoFPGA_Daniela_Rodrigo_Keylor.srcs/sources_1/imports/FPGA/Deco2a4.vhd:39]
INFO: [Synth 8-226] default block is never used [E:/III Cuatrimestre 2022/FPGA/Tareas/Proyecto/proyectoFPGA_Daniela_Rodrigo_Keylor/proyectoFPGA_Daniela_Rodrigo_Keylor.srcs/sources_1/imports/FPGA/Deco2a4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Deco2a4' (2#1) [E:/III Cuatrimestre 2022/FPGA/Tareas/Proyecto/proyectoFPGA_Daniela_Rodrigo_Keylor/proyectoFPGA_Daniela_Rodrigo_Keylor.srcs/sources_1/imports/FPGA/Deco2a4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ContadorAnillo4bits' (3#1) [E:/III Cuatrimestre 2022/FPGA/Tareas/Proyecto/proyectoFPGA_Daniela_Rodrigo_Keylor/proyectoFPGA_Daniela_Rodrigo_Keylor.srcs/sources_1/imports/FPGA/ContadorAnillo4bits.vhd:14]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 393.914 ; gain = 155.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 393.914 ; gain = 155.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 393.914 ; gain = 155.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 393.914 ; gain = 155.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Contador2bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module Deco2a4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 520.902 ; gain = 282.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 520.902 ; gain = 282.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 520.902 ; gain = 282.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 520.902 ; gain = 282.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 520.902 ; gain = 282.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 520.902 ; gain = 282.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 520.902 ; gain = 282.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 520.902 ; gain = 282.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 520.902 ; gain = 282.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     5|
|4     |FDCE |     2|
|5     |IBUF |     3|
|6     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |    16|
|2     |  CONTADOR_2BITS |Contador2bits |     6|
|3     |  DECODIFICADOR  |Deco2a4       |     2|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 520.902 ; gain = 282.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 520.902 ; gain = 282.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 520.902 ; gain = 282.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 629.309 ; gain = 399.145
INFO: [Common 17-1381] The checkpoint 'E:/III Cuatrimestre 2022/FPGA/Tareas/Proyecto/proyectoFPGA_Daniela_Rodrigo_Keylor/proyectoFPGA_Daniela_Rodrigo_Keylor.runs/synth_1/ContadorAnillo4bits.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ContadorAnillo4bits_utilization_synth.rpt -pb ContadorAnillo4bits_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 629.309 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 16:03:00 2022...
