<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>2014.1_doc: xilisf_intelstm.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="dirs.html"><span>Directories</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<div class="nav">
<a class="el" href="dir_U_3A_2Fdoxygen_5Fpublish_2Fsources_2Fsw_5Fservices_2Fxilisf_5Fv4_5F0_2Fsrc_2Finclude_2F.html">include</a></div>
<h1>xilisf_intelstm.h File Reference</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#a3162e212ebf0f3c9c6ee51835e977e1">XISF_INTEL_DEV_S3316MBIT</a>&nbsp;&nbsp;&nbsp;0x11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#30ec4a9eec31ff5358d7f7ee979271dd">XISF_INTEL_DEV_S3332MBIT</a>&nbsp;&nbsp;&nbsp;0x12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#369cf73851619195146b5b630e522dd0">XISF_INTEL_DEV_S3364MBIT</a>&nbsp;&nbsp;&nbsp;0x13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#a3acdbc6a72a56dd0ddfd39583f5351c">XISF_STM_DEV_M25P05_A</a>&nbsp;&nbsp;&nbsp;0x2010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#e05db79f51a96da2a2ba4ee7d254412a">XISF_STM_DEV_M25P10_A</a>&nbsp;&nbsp;&nbsp;0x2011</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#ddd00c87c7d4fe5fb38c1fba0789be3f">XISF_STM_DEV_M25P20</a>&nbsp;&nbsp;&nbsp;0x2012</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#3e1d34c75fb81668682c93a63b6ede51">XISF_STM_DEV_M25P40</a>&nbsp;&nbsp;&nbsp;0x2013</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#fa9b3102a56abaaebd36dbba9ed0db29">XISF_STM_DEV_M25P80</a>&nbsp;&nbsp;&nbsp;0x2014</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#7d99437623356dc089b932294290079d">XISF_STM_DEV_M25P16</a>&nbsp;&nbsp;&nbsp;0x2015</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#2651bfdbf8d0cbcad4c504a667fe1376">XISF_STM_DEV_M25P32</a>&nbsp;&nbsp;&nbsp;0x2016</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#79cc3b76b06dc256cc1c8ae1e1346fc9">XISF_STM_DEV_M25P64</a>&nbsp;&nbsp;&nbsp;0x2017</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#19b087098cfb5d93e5bbf1b1f21fc82a">XISF_STM_DEV_M25P128</a>&nbsp;&nbsp;&nbsp;0x2018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#4a89bc1204a57c69ab0383d8d0f9fda2">XISF_WB_DEV_W25Q80</a>&nbsp;&nbsp;&nbsp;0x4014</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#059f09685674ffa5ed3e66e918a642d2">XISF_WB_DEV_W25Q16</a>&nbsp;&nbsp;&nbsp;0x4015</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#3c858c1e8d082671afeeeea6ec815712">XISF_WB_DEV_W25Q32</a>&nbsp;&nbsp;&nbsp;0x4016</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#f657c4530b8f6ed9cc087b3b7ff6d6ba">XISF_WB_DEV_W25Q64</a>&nbsp;&nbsp;&nbsp;0x4017</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#144754cede53ac15de55e673839009a5">XISF_WB_DEV_W25Q128</a>&nbsp;&nbsp;&nbsp;0x4018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#658241674bdd4229cb3657a79a9d5706">XISF_WB_DEV_W25X10</a>&nbsp;&nbsp;&nbsp;0x3011</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#029497b129fca089e46c487f80a836dc">XISF_WB_DEV_W25X20</a>&nbsp;&nbsp;&nbsp;0x3012</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#712517a372029eea99b3d1507af69778">XISF_WB_DEV_W25X40</a>&nbsp;&nbsp;&nbsp;0x3013</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#5dbcc15588005d1bfb4240f9fd421a9a">XISF_WB_DEV_W25X80</a>&nbsp;&nbsp;&nbsp;0x3014</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#dad3d93d9b51c1cd08363f2d95e559bf">XISF_WB_DEV_W25X16</a>&nbsp;&nbsp;&nbsp;0x3015</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#79d9cb79adce42a220ff96af7c25552b">XISF_WB_DEV_W25X32</a>&nbsp;&nbsp;&nbsp;0x3016</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#b70dd2c4226852b608948e7935a04177">XISF_WB_DEV_W25X64</a>&nbsp;&nbsp;&nbsp;0x3017</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#c2b9155f1baab0f673320c5a9a96b152">XISF_NM_DEV_N25Q32</a>&nbsp;&nbsp;&nbsp;0xBA16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#2865e12b44ee1e94094e74539d3dad92">XISF_NM_DEV_N25Q64</a>&nbsp;&nbsp;&nbsp;0xBA17</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#614d6ca96bfd46dda4429e47f196b808">XISF_NM_DEV_N25Q128</a>&nbsp;&nbsp;&nbsp;0xBA18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#e95a3a8b5db41e8bffa361a995c5909d">XISF_MIC_DEV_N25Q128</a>&nbsp;&nbsp;&nbsp;0xBB18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#0e9499d899d0f53ab12525a7ecb1500c">XISF_SPANSION_DEV_S25FL004</a>&nbsp;&nbsp;&nbsp;0x0212</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#90f658ec5cd8e93fc2444eb6ca743333">XISF_SPANSION_DEV_S25FL008</a>&nbsp;&nbsp;&nbsp;0x0213</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#489b2ca04b00d2d6fb69e67e5137f388">XISF_SPANSION_DEV_S25FL016</a>&nbsp;&nbsp;&nbsp;0x0214</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#aed7826beff7c2ad0ff945338632e334">XISF_SPANSION_DEV_S25FL032</a>&nbsp;&nbsp;&nbsp;0x0215</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#4589f127d14b0edf15a253c95f7c2a4d">XISF_SPANSION_DEV_S25FL064</a>&nbsp;&nbsp;&nbsp;0x0216</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#41384622ff719c1fd1dc3e148f7b3c4d">XISF_SPANSION_DEV_S25FL128</a>&nbsp;&nbsp;&nbsp;0x2018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#6719c15ad548ebbeef558893adf45459">XISF_SST_DEV_SST25WF080</a>&nbsp;&nbsp;&nbsp;0x2505</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#5ead5bd1703a65bd2879fe0b208cd448">XISF_BYTES256_PER_PAGE</a>&nbsp;&nbsp;&nbsp;256</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#294a58d12079da48edf0b1e8de849624">XISF_PAGES16_PER_SECTOR</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#cc1295e86e8204ad69ad0f84edffc98d">XISF_PAGES128_PER_SECTOR</a>&nbsp;&nbsp;&nbsp;128</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#6063ae5890cabaa6dd2e3a30c156f651">XISF_PAGES256_PER_SECTOR</a>&nbsp;&nbsp;&nbsp;256</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#97bce93dacc13c831e0da0bfc856ac81">XISF_PAGES1024_PER_SECTOR</a>&nbsp;&nbsp;&nbsp;1024</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#c02b843d63f5bb613e148c10ea6d71a8">XISF_NUM_OF_SECTORS2</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#c2ef21abf5659cda3cecb2c9a56a4f9b">XISF_NUM_OF_SECTORS4</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#c1e58ccb89e857458f6b56cffe3ce85a">XISF_NUM_OF_SECTORS8</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#d538b848f1c9bf367082e8b4284077cd">XISF_NUM_OF_SECTORS16</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#caad1afe721e83fc91dd7421440034b6">XISF_NUM_OF_SECTORS32</a>&nbsp;&nbsp;&nbsp;32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#c3be827f74ed33d8fe26b7c2bb6066e2">XISF_NUM_OF_SECTORS64</a>&nbsp;&nbsp;&nbsp;64</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#a80ea70a21c2f612f452da44200b4cc2">XISF_NUM_OF_SECTORS128</a>&nbsp;&nbsp;&nbsp;128</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#c160140c7620514ec21e38ed134243bc">XISF_NUM_OF_SECTORS256</a>&nbsp;&nbsp;&nbsp;256</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#28768e7db3cf37216804bc69d51cf4bf">XISF_NUM_OF_SECTORS512</a>&nbsp;&nbsp;&nbsp;512</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#3fb69b2880ff9242276ac7281dd9cf8e">XISF_NUM_OF_SECTORS1024</a>&nbsp;&nbsp;&nbsp;1024</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#678d95a203abf9404e059fe3502f16a9">XISF_NUM_OF_SECTORS2048</a>&nbsp;&nbsp;&nbsp;2048</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#6ecef0a2ff90490daec0b0fa43da05f1">XISF_NUM_OF_SECTORS4096</a>&nbsp;&nbsp;&nbsp;4096</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#e8a6483db7e558754f57052da3d3f573">XISF_CMD_RANDOM_READ</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#fbea9bb8e5418194f0cfa88cd5ebf484">XISF_CMD_FAST_READ</a>&nbsp;&nbsp;&nbsp;0x0B</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#ed5ca51806a25631a67c59c6cbfc3a3d">XISF_CMD_ISFINFO_READ</a>&nbsp;&nbsp;&nbsp;0x9F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#7bed571367d807286c8d33799fc9e4d3">XISF_CMD_STATUSREG_READ</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#c3b97afa2eaf13856a3e476b64dba9b7">XISF_CMD_STATUSREG2_READ</a>&nbsp;&nbsp;&nbsp;0x35</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#7b718d29af6de12d440007a43e5dd4ea">XISF_CMD_DUAL_OP_FAST_READ</a>&nbsp;&nbsp;&nbsp;0x3B</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#f9ae08b86a2958c52b671feca4a13d35">XISF_CMD_DUAL_IO_FAST_READ</a>&nbsp;&nbsp;&nbsp;0xBB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#f08f5d32511dd7d84cb1dc902c24ba0e">XISF_CMD_QUAD_OP_FAST_READ</a>&nbsp;&nbsp;&nbsp;0x6B</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#37a64e59c421cdbb4b8d8a6e288e7678">XISF_CMD_QUAD_IO_FAST_READ</a>&nbsp;&nbsp;&nbsp;0xEB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#487f6c8347d85489546ba90e8b76a880">XISF_CMD_PAGEPROG_WRITE</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#9a9731e140230bd84d2fbc1125aa5d8c">XISF_CMD_STATUSREG_WRITE</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#0e448c9122182cdaa19d3636609a3d73">XISF_CMD_DUAL_IP_PAGE_WRITE</a>&nbsp;&nbsp;&nbsp;0xA2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#49c79ba533e76f27732e8d0273d8c6fe">XISF_CMD_DUAL_IP_EXT_PAGE_WRITE</a>&nbsp;&nbsp;&nbsp;0xD2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#b51b6a606274fa7645f2c1892bdd08dc">XISF_CMD_QUAD_IP_PAGE_WRITE</a>&nbsp;&nbsp;&nbsp;0x32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#efd85f504c5773ad3006dee1c107a090">XISF_CMD_QUAD_IP_EXT_PAGE_WRITE</a>&nbsp;&nbsp;&nbsp;0x12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#3b239d791f12eb27f3022b4b34d4206d">XISF_CMD_BULK_ERASE</a>&nbsp;&nbsp;&nbsp;0xC7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#00174ab12d68c2579bd4bc44f1a10c2b">XISF_CMD_SECTOR_ERASE</a>&nbsp;&nbsp;&nbsp;0xD8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#e4724292fe994280b5ad9e516d2b4e61">XISF_CMD_SUB_SECTOR_ERASE</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#5c4256da0b9ebdfb078f7f223ee80d19">XISF_CMD_BLOCK_ERASE</a>&nbsp;&nbsp;&nbsp;0xD8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#00174ab12d68c2579bd4bc44f1a10c2b">XISF_CMD_SECTOR_ERASE</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#9a41fe11bbbdae24f276a1b03a0c7ceb">XISF_CMD_ENABLE_WRITE</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#3814db47dc66f14c46e1a30564cc2e07">XISF_CMD_DISABLE_WRITE</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#10a9b6bf40f0cab95f3e753cac8ab817">XISF_CMD_DEEP_POWER_DOWN</a>&nbsp;&nbsp;&nbsp;0xB9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#f5f952af8fb7f9d6b919a0e143f8f989">XISF_CMD_RELEASE_FROM_DPD</a>&nbsp;&nbsp;&nbsp;0xAB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#a20fd6655dce415e48142ab921991716">XISF_CMD_ENABLE_HPM</a>&nbsp;&nbsp;&nbsp;0xA3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#4605bd2e4276ad7b49a4507a8d8847d3">XISF_CMD_OTP_READ</a>&nbsp;&nbsp;&nbsp;0x4B</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#d21bc8a16e1bcd33cb0c19eac6271fa0">XISF_CMD_OTP_WRITE</a>&nbsp;&nbsp;&nbsp;0x42</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#30208301f0507d76d2ca30b85469843e">XISF_CMD_PARAM_BLOCK_ERASE</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#8a3c8bb54b659ced1574c1e69697746e">XISF_CMD_CLEAR_SRFAIL_FLAGS</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#62e4e3feaaa55eb3911765fb6b4f6c14">XISF_OTP_RDWR_EXTRA_BYTES</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#52f1326ed80d2dfbeed1de3f5c02827f">XISF_SR_IS_READY_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#52116f910495f4ffe138d47ba7b1a673">XISF_SR_WRITE_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#6d90ad60ccf189ca8f2710cb07fbb311">XISF_SR_BLOCK_PROTECT_MASK</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#cad979da9e52e9a218ea945397b04fb2">XISF_SR_WRITE_PROTECT_MASK</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#9ba76b0719c6d95c9174563beefba4f7">XISF_SR_BLOCK_PROTECT_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#ddd9f93f124b855aa8ed34f1e59be032">XISF_SR_PROG_FAIL_MASK</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#65a06ec6bccfa7cd20505bf30249264f">XISF_SR_ERASE_FAIL_MASK</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#81e473b4ad893c12918a1f6e67a71ae8">XISF_SR_TB_PROTECT_MASK</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#c88c304d6c413101a8421d38262f8120">XISF_SR_SECTOR_PROTECT_MASK</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#3f8a8947f9858af23e2addc0d87a16cd">XISF_BULK_ERASE_BYTES</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#dc42a4f6b9b99915d551c14a48d4eff9">XISF_WRITE_ENABLE</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#ea396843c4ffab31b45350018ea5136f">XISF_WRITE_DISABLE</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#37afc1134d0d75c2ecbd159b867d03b4">XISF_CMD_WRITE_ENABLE_DISABLE_BYTES</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#49e6b619aad2de6f32a02fbe3277bd5f">XISF_CMD_SEND_EXTRA_BYTES</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#c800e97335eefaa585b281b9b1543d48">XISF_CMD_FAST_READ_EXTRA_BYTES</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#d91d64fc2a491b24ccd9012975e0ab1a">XISF_STATUS_RDWR_BYTES</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#8d6643501a3e6e11af0ba188ebb55f6c">XISF_INFO_READ_BYTES</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#7aba973bc162cdcd531957b51548c4e1">XISF_INFO_EXTRA_BYTES</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#b0616ed047ff6f961cebb1538b69d4b5">XISF_IOCTL_BYTES</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#e5462d77b98c38380d6ba349cb8c876d">XISF_HPM_BYTES</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#4162b42099582fdc4e0f7999a8bcd6b4">XISF_CMD_MAX_EXTRA_BYTES</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#772a139cf4021d71557b1d512794a2e2">XISF_DUMMYBYTE</a>&nbsp;&nbsp;&nbsp;0xFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#5371c9e43a8b5614962a1513a90ddb54">XISF_ADDR_SHIFT16</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#6e6394fe9d8d2e474aa18bd4fef31209">XISF_ADDR_SHIFT8</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#9cd70497e192f5b098cfbfda44304c6f">BYTE1</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#7955ca15ac03b5024a27bcf3ebd577dc">BYTE2</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#218fe2f7c8442195a5433c3c23009857">BYTE3</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#5dfdd7a0e00ba4f93c5aa13114f6f330">BYTE4</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilisf__intelstm_8h.html#92d095c5480419fa7a5f10d35c67fd5f">BYTE5</a>&nbsp;&nbsp;&nbsp;4</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
This file contains the definitions to be used when accessing the Intel, STM, Winbond and Spansion Serial Flash. If any new definitions are added to this file, check if they need to be added to the <a class="el" href="xilisf__atmel_8h.html">xilisf_atmel.h</a> file too.<p>
<dl compact><dt><b>Note:</b></dt><dd>None</dd></dl>
<pre></pre><p>
<pre> MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who      Date     Changes
 ----- -------  -------- -----------------------------------------------
 1.00a ksu/sdm  03/03/08 First release
 2.01a sdm      01/04/10 Added Support for Winbond W25QXX/W25XX devices
 2.04a sdm      08/17/10 Updated to support Numonyx (N25QXX) and Spansion
			  flash memories
 3.00a srt	 06/20/12 Updated to support interfaces SPI PS and QSPI PS.
			  Added support to SST flash on SPI PS interface.
 3.02a srt	 04/26/13 Modified SECTOR and BLOCK Erase commands for 
			  SST flash (CR 703816).
 </pre> <hr><h2>Define Documentation</h2>
<a class="anchor" name="9cd70497e192f5b098cfbfda44304c6f"></a><!-- doxytag: member="xilisf_intelstm.h::BYTE1" ref="9cd70497e192f5b098cfbfda44304c6f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define BYTE1&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Byte Positions. Byte 1 position     </td>
  </tr>
</table>
<a class="anchor" name="7955ca15ac03b5024a27bcf3ebd577dc"></a><!-- doxytag: member="xilisf_intelstm.h::BYTE2" ref="7955ca15ac03b5024a27bcf3ebd577dc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define BYTE2&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Byte 2 position     </td>
  </tr>
</table>
<a class="anchor" name="218fe2f7c8442195a5433c3c23009857"></a><!-- doxytag: member="xilisf_intelstm.h::BYTE3" ref="218fe2f7c8442195a5433c3c23009857" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define BYTE3&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Byte 3 position     </td>
  </tr>
</table>
<a class="anchor" name="5dfdd7a0e00ba4f93c5aa13114f6f330"></a><!-- doxytag: member="xilisf_intelstm.h::BYTE4" ref="5dfdd7a0e00ba4f93c5aa13114f6f330" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define BYTE4&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Byte 4 position     </td>
  </tr>
</table>
<a class="anchor" name="92d095c5480419fa7a5f10d35c67fd5f"></a><!-- doxytag: member="xilisf_intelstm.h::BYTE5" ref="92d095c5480419fa7a5f10d35c67fd5f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define BYTE5&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Byte 5 position     </td>
  </tr>
</table>
<a class="anchor" name="5371c9e43a8b5614962a1513a90ddb54"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_ADDR_SHIFT16" ref="5371c9e43a8b5614962a1513a90ddb54" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_ADDR_SHIFT16&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Address Shift Masks. 16 bit Shift     </td>
  </tr>
</table>
<a class="anchor" name="6e6394fe9d8d2e474aa18bd4fef31209"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_ADDR_SHIFT8" ref="6e6394fe9d8d2e474aa18bd4fef31209" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_ADDR_SHIFT8&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
8 bit Shift     </td>
  </tr>
</table>
<a class="anchor" name="3f8a8947f9858af23e2addc0d87a16cd"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_BULK_ERASE_BYTES" ref="3f8a8947f9858af23e2addc0d87a16cd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_BULK_ERASE_BYTES&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The definition specifies the total bytes in Bulk Erase commands. This count includes Command byte and any don't care bytes needed. Bulk erase extra bytes     </td>
  </tr>
</table>
<a class="anchor" name="5ead5bd1703a65bd2879fe0b208cd448"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_BYTES256_PER_PAGE" ref="5ead5bd1703a65bd2879fe0b208cd448" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_BYTES256_PER_PAGE&nbsp;&nbsp;&nbsp;256          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Definitions for Intel, STM, Winbond and Spansion Serial Flash Device geometry. 256 Bytes per Page     </td>
  </tr>
</table>
<a class="anchor" name="5c4256da0b9ebdfb078f7f223ee80d19"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_BLOCK_ERASE" ref="5c4256da0b9ebdfb078f7f223ee80d19" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_BLOCK_ERASE&nbsp;&nbsp;&nbsp;0xD8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Block Erase command     </td>
  </tr>
</table>
<a class="anchor" name="3b239d791f12eb27f3022b4b34d4206d"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_BULK_ERASE" ref="3b239d791f12eb27f3022b4b34d4206d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_BULK_ERASE&nbsp;&nbsp;&nbsp;0xC7          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Definitions of Erase commands. Bulk Erase command     </td>
  </tr>
</table>
<a class="anchor" name="8a3c8bb54b659ced1574c1e69697746e"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_CLEAR_SRFAIL_FLAGS" ref="8a3c8bb54b659ced1574c1e69697746e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_CLEAR_SRFAIL_FLAGS&nbsp;&nbsp;&nbsp;0x30          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Clear SR fail bits Cmd     </td>
  </tr>
</table>
<a class="anchor" name="10a9b6bf40f0cab95f3e753cac8ab817"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_DEEP_POWER_DOWN" ref="10a9b6bf40f0cab95f3e753cac8ab817" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_DEEP_POWER_DOWN&nbsp;&nbsp;&nbsp;0xB9          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enter DPD mode command     </td>
  </tr>
</table>
<a class="anchor" name="3814db47dc66f14c46e1a30564cc2e07"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_DISABLE_WRITE" ref="3814db47dc66f14c46e1a30564cc2e07" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_DISABLE_WRITE&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write disable command     </td>
  </tr>
</table>
<a class="anchor" name="f9ae08b86a2958c52b671feca4a13d35"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_DUAL_IO_FAST_READ" ref="f9ae08b86a2958c52b671feca4a13d35" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_DUAL_IO_FAST_READ&nbsp;&nbsp;&nbsp;0xBB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Dual i/o fast read     </td>
  </tr>
</table>
<a class="anchor" name="49c79ba533e76f27732e8d0273d8c6fe"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_DUAL_IP_EXT_PAGE_WRITE" ref="49c79ba533e76f27732e8d0273d8c6fe" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_DUAL_IP_EXT_PAGE_WRITE&nbsp;&nbsp;&nbsp;0xD2          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Dual input extended fast page write     </td>
  </tr>
</table>
<a class="anchor" name="0e448c9122182cdaa19d3636609a3d73"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_DUAL_IP_PAGE_WRITE" ref="0e448c9122182cdaa19d3636609a3d73" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_DUAL_IP_PAGE_WRITE&nbsp;&nbsp;&nbsp;0xA2          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Dual input fast page write     </td>
  </tr>
</table>
<a class="anchor" name="7b718d29af6de12d440007a43e5dd4ea"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_DUAL_OP_FAST_READ" ref="7b718d29af6de12d440007a43e5dd4ea" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_DUAL_OP_FAST_READ&nbsp;&nbsp;&nbsp;0x3B          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Dual output fast read     </td>
  </tr>
</table>
<a class="anchor" name="a20fd6655dce415e48142ab921991716"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_ENABLE_HPM" ref="a20fd6655dce415e48142ab921991716" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_ENABLE_HPM&nbsp;&nbsp;&nbsp;0xA3          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable high performance mode     </td>
  </tr>
</table>
<a class="anchor" name="9a41fe11bbbdae24f276a1b03a0c7ceb"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_ENABLE_WRITE" ref="9a41fe11bbbdae24f276a1b03a0c7ceb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_ENABLE_WRITE&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Definitions of commands used for<ul>
<li>Write Enable/Disable.</li><li>Deep Power Down mode Enter/Release. Write enable command </li></ul>
    </td>
  </tr>
</table>
<a class="anchor" name="fbea9bb8e5418194f0cfa88cd5ebf484"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_FAST_READ" ref="fbea9bb8e5418194f0cfa88cd5ebf484" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_FAST_READ&nbsp;&nbsp;&nbsp;0x0B          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Fast Read command     </td>
  </tr>
</table>
<a class="anchor" name="c800e97335eefaa585b281b9b1543d48"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_FAST_READ_EXTRA_BYTES" ref="c800e97335eefaa585b281b9b1543d48" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_FAST_READ_EXTRA_BYTES&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This definition specifies the extra bytes in Fast Read and Fast Buffer Read commands. This count includes Command byte, address bytes and any don't care bytes needed. Fast read and Fast buffer read extra bytes     </td>
  </tr>
</table>
<a class="anchor" name="ed5ca51806a25631a67c59c6cbfc3a3d"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_ISFINFO_READ" ref="ed5ca51806a25631a67c59c6cbfc3a3d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_ISFINFO_READ&nbsp;&nbsp;&nbsp;0x9F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Info command     </td>
  </tr>
</table>
<a class="anchor" name="4162b42099582fdc4e0f7999a8bcd6b4"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_MAX_EXTRA_BYTES" ref="4162b42099582fdc4e0f7999a8bcd6b4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_MAX_EXTRA_BYTES&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Max extra bytes for all commands     </td>
  </tr>
</table>
<a class="anchor" name="4605bd2e4276ad7b49a4507a8d8847d3"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_OTP_READ" ref="4605bd2e4276ad7b49a4507a8d8847d3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_OTP_READ&nbsp;&nbsp;&nbsp;0x4B          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Definitions of commands which are only supported in Intel Serial Flash. OTP data read command     </td>
  </tr>
</table>
<a class="anchor" name="d21bc8a16e1bcd33cb0c19eac6271fa0"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_OTP_WRITE" ref="d21bc8a16e1bcd33cb0c19eac6271fa0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_OTP_WRITE&nbsp;&nbsp;&nbsp;0x42          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
OTP write command     </td>
  </tr>
</table>
<a class="anchor" name="487f6c8347d85489546ba90e8b76a880"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_PAGEPROG_WRITE" ref="487f6c8347d85489546ba90e8b76a880" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_PAGEPROG_WRITE&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Definitions of Write commands. Page Program command     </td>
  </tr>
</table>
<a class="anchor" name="30208301f0507d76d2ca30b85469843e"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_PARAM_BLOCK_ERASE" ref="30208301f0507d76d2ca30b85469843e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_PARAM_BLOCK_ERASE&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Parameter Block Erase command     </td>
  </tr>
</table>
<a class="anchor" name="37a64e59c421cdbb4b8d8a6e288e7678"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_QUAD_IO_FAST_READ" ref="37a64e59c421cdbb4b8d8a6e288e7678" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_QUAD_IO_FAST_READ&nbsp;&nbsp;&nbsp;0xEB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Quad i/o fast read     </td>
  </tr>
</table>
<a class="anchor" name="efd85f504c5773ad3006dee1c107a090"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_QUAD_IP_EXT_PAGE_WRITE" ref="efd85f504c5773ad3006dee1c107a090" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_QUAD_IP_EXT_PAGE_WRITE&nbsp;&nbsp;&nbsp;0x12          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Dual input extended fast page write     </td>
  </tr>
</table>
<a class="anchor" name="b51b6a606274fa7645f2c1892bdd08dc"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_QUAD_IP_PAGE_WRITE" ref="b51b6a606274fa7645f2c1892bdd08dc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_QUAD_IP_PAGE_WRITE&nbsp;&nbsp;&nbsp;0x32          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Quad input fast page write     </td>
  </tr>
</table>
<a class="anchor" name="f08f5d32511dd7d84cb1dc902c24ba0e"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_QUAD_OP_FAST_READ" ref="f08f5d32511dd7d84cb1dc902c24ba0e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_QUAD_OP_FAST_READ&nbsp;&nbsp;&nbsp;0x6B          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Quad output fast read     </td>
  </tr>
</table>
<a class="anchor" name="e8a6483db7e558754f57052da3d3f573"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_RANDOM_READ" ref="e8a6483db7e558754f57052da3d3f573" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_RANDOM_READ&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Definitions of Read commands. Random Read command     </td>
  </tr>
</table>
<a class="anchor" name="f5f952af8fb7f9d6b919a0e143f8f989"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_RELEASE_FROM_DPD" ref="f5f952af8fb7f9d6b919a0e143f8f989" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_RELEASE_FROM_DPD&nbsp;&nbsp;&nbsp;0xAB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Release DPD mode command     </td>
  </tr>
</table>
<a class="anchor" name="00174ab12d68c2579bd4bc44f1a10c2b"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_SECTOR_ERASE" ref="00174ab12d68c2579bd4bc44f1a10c2b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_SECTOR_ERASE&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Sector Erase command     </td>
  </tr>
</table>
<a class="anchor" name="00174ab12d68c2579bd4bc44f1a10c2b"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_SECTOR_ERASE" ref="00174ab12d68c2579bd4bc44f1a10c2b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_SECTOR_ERASE&nbsp;&nbsp;&nbsp;0xD8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Sector Erase command     </td>
  </tr>
</table>
<a class="anchor" name="49e6b619aad2de6f32a02fbe3277bd5f"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_SEND_EXTRA_BYTES" ref="49e6b619aad2de6f32a02fbe3277bd5f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_SEND_EXTRA_BYTES&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This definition specifies the extra bytes in each of the Write/Read/Erase commands, commands operating on SPR, auto page write, page to buffer and buffer to page transfer commands. This count includes Command byte, Address bytes and any don't care bytes needed. Command extra bytes     </td>
  </tr>
</table>
<a class="anchor" name="c3b97afa2eaf13856a3e476b64dba9b7"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_STATUSREG2_READ" ref="c3b97afa2eaf13856a3e476b64dba9b7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_STATUSREG2_READ&nbsp;&nbsp;&nbsp;0x35          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Status Reg2 Read command     </td>
  </tr>
</table>
<a class="anchor" name="7bed571367d807286c8d33799fc9e4d3"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_STATUSREG_READ" ref="7bed571367d807286c8d33799fc9e4d3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_STATUSREG_READ&nbsp;&nbsp;&nbsp;0x05          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Status Reg Read command     </td>
  </tr>
</table>
<a class="anchor" name="9a9731e140230bd84d2fbc1125aa5d8c"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_STATUSREG_WRITE" ref="9a9731e140230bd84d2fbc1125aa5d8c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_STATUSREG_WRITE&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Status Reg Write Command     </td>
  </tr>
</table>
<a class="anchor" name="e4724292fe994280b5ad9e516d2b4e61"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_SUB_SECTOR_ERASE" ref="e4724292fe994280b5ad9e516d2b4e61" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_SUB_SECTOR_ERASE&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Sub-sector Erase command. only for N25QXX     </td>
  </tr>
</table>
<a class="anchor" name="37afc1134d0d75c2ecbd159b867d03b4"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_CMD_WRITE_ENABLE_DISABLE_BYTES" ref="37afc1134d0d75c2ecbd159b867d03b4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_CMD_WRITE_ENABLE_DISABLE_BYTES&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This definition specifies the extra bytes in each of the Write Enable/Disable commands. This count includes Command byte, address bytes and any don't care bytes needed. Write enable/disable command extra bytes     </td>
  </tr>
</table>
<a class="anchor" name="772a139cf4021d71557b1d512794a2e2"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_DUMMYBYTE" ref="772a139cf4021d71557b1d512794a2e2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_DUMMYBYTE&nbsp;&nbsp;&nbsp;0xFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Dummy byte to fill     </td>
  </tr>
</table>
<a class="anchor" name="e5462d77b98c38380d6ba349cb8c876d"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_HPM_BYTES" ref="e5462d77b98c38380d6ba349cb8c876d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_HPM_BYTES&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Serial Flash HPM bytes     </td>
  </tr>
</table>
<a class="anchor" name="7aba973bc162cdcd531957b51548c4e1"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_INFO_EXTRA_BYTES" ref="7aba973bc162cdcd531957b51548c4e1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_INFO_EXTRA_BYTES&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Serial Flash Info extra bytes     </td>
  </tr>
</table>
<a class="anchor" name="8d6643501a3e6e11af0ba188ebb55f6c"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_INFO_READ_BYTES" ref="8d6643501a3e6e11af0ba188ebb55f6c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_INFO_READ_BYTES&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Serial Flash Info read bytes count     </td>
  </tr>
</table>
<a class="anchor" name="a3162e212ebf0f3c9c6ee51835e977e1"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_INTEL_DEV_S3316MBIT" ref="a3162e212ebf0f3c9c6ee51835e977e1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_INTEL_DEV_S3316MBIT&nbsp;&nbsp;&nbsp;0x11          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The following definitions specify the Device Id for the different Intel (Numonyx) S33 Serial Flash devices. Device ID for 16Mbit     </td>
  </tr>
</table>
<a class="anchor" name="30ec4a9eec31ff5358d7f7ee979271dd"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_INTEL_DEV_S3332MBIT" ref="30ec4a9eec31ff5358d7f7ee979271dd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_INTEL_DEV_S3332MBIT&nbsp;&nbsp;&nbsp;0x12          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for 32Mbit     </td>
  </tr>
</table>
<a class="anchor" name="369cf73851619195146b5b630e522dd0"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_INTEL_DEV_S3364MBIT" ref="369cf73851619195146b5b630e522dd0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_INTEL_DEV_S3364MBIT&nbsp;&nbsp;&nbsp;0x13          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for 64Mbit     </td>
  </tr>
</table>
<a class="anchor" name="b0616ed047ff6f961cebb1538b69d4b5"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_IOCTL_BYTES" ref="b0616ed047ff6f961cebb1538b69d4b5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_IOCTL_BYTES&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Serial Flash IOCTL bytes     </td>
  </tr>
</table>
<a class="anchor" name="e95a3a8b5db41e8bffa361a995c5909d"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_MIC_DEV_N25Q128" ref="e95a3a8b5db41e8bffa361a995c5909d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_MIC_DEV_N25Q128&nbsp;&nbsp;&nbsp;0xBB18          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for N25Q128     </td>
  </tr>
</table>
<a class="anchor" name="614d6ca96bfd46dda4429e47f196b808"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_NM_DEV_N25Q128" ref="614d6ca96bfd46dda4429e47f196b808" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_NM_DEV_N25Q128&nbsp;&nbsp;&nbsp;0xBA18          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for N25Q128     </td>
  </tr>
</table>
<a class="anchor" name="c2b9155f1baab0f673320c5a9a96b152"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_NM_DEV_N25Q32" ref="c2b9155f1baab0f673320c5a9a96b152" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_NM_DEV_N25Q32&nbsp;&nbsp;&nbsp;0xBA16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The following definitions specify the Device Id (memory type/capacity) for the different STM (Numonyx) N25QXX Serial Flash devices. Device ID for N25Q32     </td>
  </tr>
</table>
<a class="anchor" name="2865e12b44ee1e94094e74539d3dad92"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_NM_DEV_N25Q64" ref="2865e12b44ee1e94094e74539d3dad92" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_NM_DEV_N25Q64&nbsp;&nbsp;&nbsp;0xBA17          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for N25Q64     </td>
  </tr>
</table>
<a class="anchor" name="3fb69b2880ff9242276ac7281dd9cf8e"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_NUM_OF_SECTORS1024" ref="3fb69b2880ff9242276ac7281dd9cf8e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_NUM_OF_SECTORS1024&nbsp;&nbsp;&nbsp;1024          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1024 Sectors     </td>
  </tr>
</table>
<a class="anchor" name="a80ea70a21c2f612f452da44200b4cc2"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_NUM_OF_SECTORS128" ref="a80ea70a21c2f612f452da44200b4cc2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_NUM_OF_SECTORS128&nbsp;&nbsp;&nbsp;128          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
128 Sectors     </td>
  </tr>
</table>
<a class="anchor" name="d538b848f1c9bf367082e8b4284077cd"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_NUM_OF_SECTORS16" ref="d538b848f1c9bf367082e8b4284077cd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_NUM_OF_SECTORS16&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
16 Sectors     </td>
  </tr>
</table>
<a class="anchor" name="c02b843d63f5bb613e148c10ea6d71a8"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_NUM_OF_SECTORS2" ref="c02b843d63f5bb613e148c10ea6d71a8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_NUM_OF_SECTORS2&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
2 Sectors     </td>
  </tr>
</table>
<a class="anchor" name="678d95a203abf9404e059fe3502f16a9"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_NUM_OF_SECTORS2048" ref="678d95a203abf9404e059fe3502f16a9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_NUM_OF_SECTORS2048&nbsp;&nbsp;&nbsp;2048          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
2048 Sectors     </td>
  </tr>
</table>
<a class="anchor" name="c160140c7620514ec21e38ed134243bc"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_NUM_OF_SECTORS256" ref="c160140c7620514ec21e38ed134243bc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_NUM_OF_SECTORS256&nbsp;&nbsp;&nbsp;256          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
256 Sectors     </td>
  </tr>
</table>
<a class="anchor" name="caad1afe721e83fc91dd7421440034b6"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_NUM_OF_SECTORS32" ref="caad1afe721e83fc91dd7421440034b6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_NUM_OF_SECTORS32&nbsp;&nbsp;&nbsp;32          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
32 Sectors     </td>
  </tr>
</table>
<a class="anchor" name="c2ef21abf5659cda3cecb2c9a56a4f9b"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_NUM_OF_SECTORS4" ref="c2ef21abf5659cda3cecb2c9a56a4f9b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_NUM_OF_SECTORS4&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
4 Sectors     </td>
  </tr>
</table>
<a class="anchor" name="6ecef0a2ff90490daec0b0fa43da05f1"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_NUM_OF_SECTORS4096" ref="6ecef0a2ff90490daec0b0fa43da05f1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_NUM_OF_SECTORS4096&nbsp;&nbsp;&nbsp;4096          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
4096 Sectors     </td>
  </tr>
</table>
<a class="anchor" name="28768e7db3cf37216804bc69d51cf4bf"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_NUM_OF_SECTORS512" ref="28768e7db3cf37216804bc69d51cf4bf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_NUM_OF_SECTORS512&nbsp;&nbsp;&nbsp;512          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
512 Sectors     </td>
  </tr>
</table>
<a class="anchor" name="c3be827f74ed33d8fe26b7c2bb6066e2"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_NUM_OF_SECTORS64" ref="c3be827f74ed33d8fe26b7c2bb6066e2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_NUM_OF_SECTORS64&nbsp;&nbsp;&nbsp;64          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
64 Sectors     </td>
  </tr>
</table>
<a class="anchor" name="c1e58ccb89e857458f6b56cffe3ce85a"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_NUM_OF_SECTORS8" ref="c1e58ccb89e857458f6b56cffe3ce85a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_NUM_OF_SECTORS8&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
8 Sector     </td>
  </tr>
</table>
<a class="anchor" name="62e4e3feaaa55eb3911765fb6b4f6c14"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_OTP_RDWR_EXTRA_BYTES" ref="62e4e3feaaa55eb3911765fb6b4f6c14" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_OTP_RDWR_EXTRA_BYTES&nbsp;&nbsp;&nbsp;0x05          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
OTP Read/Write extra bytes     </td>
  </tr>
</table>
<a class="anchor" name="97bce93dacc13c831e0da0bfc856ac81"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_PAGES1024_PER_SECTOR" ref="97bce93dacc13c831e0da0bfc856ac81" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_PAGES1024_PER_SECTOR&nbsp;&nbsp;&nbsp;1024          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1024 Pages per Sector     </td>
  </tr>
</table>
<a class="anchor" name="cc1295e86e8204ad69ad0f84edffc98d"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_PAGES128_PER_SECTOR" ref="cc1295e86e8204ad69ad0f84edffc98d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_PAGES128_PER_SECTOR&nbsp;&nbsp;&nbsp;128          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
128 Pages per Sector     </td>
  </tr>
</table>
<a class="anchor" name="294a58d12079da48edf0b1e8de849624"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_PAGES16_PER_SECTOR" ref="294a58d12079da48edf0b1e8de849624" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_PAGES16_PER_SECTOR&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
16 Pages per Sector     </td>
  </tr>
</table>
<a class="anchor" name="6063ae5890cabaa6dd2e3a30c156f651"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_PAGES256_PER_SECTOR" ref="6063ae5890cabaa6dd2e3a30c156f651" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_PAGES256_PER_SECTOR&nbsp;&nbsp;&nbsp;256          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
256 Pages per Sector     </td>
  </tr>
</table>
<a class="anchor" name="0e9499d899d0f53ab12525a7ecb1500c"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_SPANSION_DEV_S25FL004" ref="0e9499d899d0f53ab12525a7ecb1500c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_SPANSION_DEV_S25FL004&nbsp;&nbsp;&nbsp;0x0212          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The following definitions specify the Device Id for the different Spansion S25FLXX Serial Flash devices. Device ID for S25FL004     </td>
  </tr>
</table>
<a class="anchor" name="90f658ec5cd8e93fc2444eb6ca743333"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_SPANSION_DEV_S25FL008" ref="90f658ec5cd8e93fc2444eb6ca743333" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_SPANSION_DEV_S25FL008&nbsp;&nbsp;&nbsp;0x0213          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for S25FL008     </td>
  </tr>
</table>
<a class="anchor" name="489b2ca04b00d2d6fb69e67e5137f388"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_SPANSION_DEV_S25FL016" ref="489b2ca04b00d2d6fb69e67e5137f388" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_SPANSION_DEV_S25FL016&nbsp;&nbsp;&nbsp;0x0214          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for S25FL016     </td>
  </tr>
</table>
<a class="anchor" name="aed7826beff7c2ad0ff945338632e334"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_SPANSION_DEV_S25FL032" ref="aed7826beff7c2ad0ff945338632e334" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_SPANSION_DEV_S25FL032&nbsp;&nbsp;&nbsp;0x0215          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for S25FL032     </td>
  </tr>
</table>
<a class="anchor" name="4589f127d14b0edf15a253c95f7c2a4d"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_SPANSION_DEV_S25FL064" ref="4589f127d14b0edf15a253c95f7c2a4d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_SPANSION_DEV_S25FL064&nbsp;&nbsp;&nbsp;0x0216          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for S25FL064     </td>
  </tr>
</table>
<a class="anchor" name="41384622ff719c1fd1dc3e148f7b3c4d"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_SPANSION_DEV_S25FL128" ref="41384622ff719c1fd1dc3e148f7b3c4d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_SPANSION_DEV_S25FL128&nbsp;&nbsp;&nbsp;0x2018          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for S25FL128 and S25FL129     </td>
  </tr>
</table>
<a class="anchor" name="6d90ad60ccf189ca8f2710cb07fbb311"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_SR_BLOCK_PROTECT_MASK" ref="6d90ad60ccf189ca8f2710cb07fbb311" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_SR_BLOCK_PROTECT_MASK&nbsp;&nbsp;&nbsp;0x1C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Block Protect mask     </td>
  </tr>
</table>
<a class="anchor" name="9ba76b0719c6d95c9174563beefba4f7"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_SR_BLOCK_PROTECT_SHIFT" ref="9ba76b0719c6d95c9174563beefba4f7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_SR_BLOCK_PROTECT_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Block protect bits shift     </td>
  </tr>
</table>
<a class="anchor" name="65a06ec6bccfa7cd20505bf30249264f"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_SR_ERASE_FAIL_MASK" ref="65a06ec6bccfa7cd20505bf30249264f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_SR_ERASE_FAIL_MASK&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Erase Fail bit mask     </td>
  </tr>
</table>
<a class="anchor" name="52f1326ed80d2dfbeed1de3f5c02827f"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_SR_IS_READY_MASK" ref="52f1326ed80d2dfbeed1de3f5c02827f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_SR_IS_READY_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The following definitions specify the Status Register bit definitions of Intel, STM, Winbond and Spansion Serial Flash. Ready mask     </td>
  </tr>
</table>
<a class="anchor" name="ddd9f93f124b855aa8ed34f1e59be032"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_SR_PROG_FAIL_MASK" ref="ddd9f93f124b855aa8ed34f1e59be032" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_SR_PROG_FAIL_MASK&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Program Fail bit mask     </td>
  </tr>
</table>
<a class="anchor" name="c88c304d6c413101a8421d38262f8120"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_SR_SECTOR_PROTECT_MASK" ref="c88c304d6c413101a8421d38262f8120" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_SR_SECTOR_PROTECT_MASK&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Sector Protect mask     </td>
  </tr>
</table>
<a class="anchor" name="81e473b4ad893c12918a1f6e67a71ae8"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_SR_TB_PROTECT_MASK" ref="81e473b4ad893c12918a1f6e67a71ae8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_SR_TB_PROTECT_MASK&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Top/Bottom Write Protect     </td>
  </tr>
</table>
<a class="anchor" name="52116f910495f4ffe138d47ba7b1a673"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_SR_WRITE_ENABLE_MASK" ref="52116f910495f4ffe138d47ba7b1a673" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_SR_WRITE_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write Enable latch mask     </td>
  </tr>
</table>
<a class="anchor" name="cad979da9e52e9a218ea945397b04fb2"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_SR_WRITE_PROTECT_MASK" ref="cad979da9e52e9a218ea945397b04fb2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_SR_WRITE_PROTECT_MASK&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Status Reg write protect mask     </td>
  </tr>
</table>
<a class="anchor" name="6719c15ad548ebbeef558893adf45459"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_SST_DEV_SST25WF080" ref="6719c15ad548ebbeef558893adf45459" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_SST_DEV_SST25WF080&nbsp;&nbsp;&nbsp;0x2505          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The following definitions specify the Device Id for the different SST Serial Flash device. Device ID for SST25WF080     </td>
  </tr>
</table>
<a class="anchor" name="d91d64fc2a491b24ccd9012975e0ab1a"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_STATUS_RDWR_BYTES" ref="d91d64fc2a491b24ccd9012975e0ab1a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_STATUS_RDWR_BYTES&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The following definitions specify the total bytes in some of the commands. This count includes Command byte and any don't care bytes needed. Status Read/Write bytes count     </td>
  </tr>
</table>
<a class="anchor" name="a3acdbc6a72a56dd0ddfd39583f5351c"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_STM_DEV_M25P05_A" ref="a3acdbc6a72a56dd0ddfd39583f5351c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_STM_DEV_M25P05_A&nbsp;&nbsp;&nbsp;0x2010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The following definitions specify the Device Id for the different STM (Numonyx) M25PXX Serial Flash devices. Device ID for M25P05-A     </td>
  </tr>
</table>
<a class="anchor" name="e05db79f51a96da2a2ba4ee7d254412a"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_STM_DEV_M25P10_A" ref="e05db79f51a96da2a2ba4ee7d254412a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_STM_DEV_M25P10_A&nbsp;&nbsp;&nbsp;0x2011          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for M25P10-A     </td>
  </tr>
</table>
<a class="anchor" name="19b087098cfb5d93e5bbf1b1f21fc82a"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_STM_DEV_M25P128" ref="19b087098cfb5d93e5bbf1b1f21fc82a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_STM_DEV_M25P128&nbsp;&nbsp;&nbsp;0x2018          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for M25P128     </td>
  </tr>
</table>
<a class="anchor" name="7d99437623356dc089b932294290079d"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_STM_DEV_M25P16" ref="7d99437623356dc089b932294290079d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_STM_DEV_M25P16&nbsp;&nbsp;&nbsp;0x2015          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for M25P16     </td>
  </tr>
</table>
<a class="anchor" name="ddd00c87c7d4fe5fb38c1fba0789be3f"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_STM_DEV_M25P20" ref="ddd00c87c7d4fe5fb38c1fba0789be3f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_STM_DEV_M25P20&nbsp;&nbsp;&nbsp;0x2012          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for M25P20     </td>
  </tr>
</table>
<a class="anchor" name="2651bfdbf8d0cbcad4c504a667fe1376"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_STM_DEV_M25P32" ref="2651bfdbf8d0cbcad4c504a667fe1376" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_STM_DEV_M25P32&nbsp;&nbsp;&nbsp;0x2016          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for M25P32     </td>
  </tr>
</table>
<a class="anchor" name="3e1d34c75fb81668682c93a63b6ede51"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_STM_DEV_M25P40" ref="3e1d34c75fb81668682c93a63b6ede51" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_STM_DEV_M25P40&nbsp;&nbsp;&nbsp;0x2013          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for M25P40     </td>
  </tr>
</table>
<a class="anchor" name="79cc3b76b06dc256cc1c8ae1e1346fc9"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_STM_DEV_M25P64" ref="79cc3b76b06dc256cc1c8ae1e1346fc9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_STM_DEV_M25P64&nbsp;&nbsp;&nbsp;0x2017          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for M25P64     </td>
  </tr>
</table>
<a class="anchor" name="fa9b3102a56abaaebd36dbba9ed0db29"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_STM_DEV_M25P80" ref="fa9b3102a56abaaebd36dbba9ed0db29" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_STM_DEV_M25P80&nbsp;&nbsp;&nbsp;0x2014          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for M25P80     </td>
  </tr>
</table>
<a class="anchor" name="144754cede53ac15de55e673839009a5"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_WB_DEV_W25Q128" ref="144754cede53ac15de55e673839009a5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_WB_DEV_W25Q128&nbsp;&nbsp;&nbsp;0x4018          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for W25Q128     </td>
  </tr>
</table>
<a class="anchor" name="059f09685674ffa5ed3e66e918a642d2"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_WB_DEV_W25Q16" ref="059f09685674ffa5ed3e66e918a642d2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_WB_DEV_W25Q16&nbsp;&nbsp;&nbsp;0x4015          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for W25Q16     </td>
  </tr>
</table>
<a class="anchor" name="3c858c1e8d082671afeeeea6ec815712"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_WB_DEV_W25Q32" ref="3c858c1e8d082671afeeeea6ec815712" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_WB_DEV_W25Q32&nbsp;&nbsp;&nbsp;0x4016          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for W25Q32     </td>
  </tr>
</table>
<a class="anchor" name="f657c4530b8f6ed9cc087b3b7ff6d6ba"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_WB_DEV_W25Q64" ref="f657c4530b8f6ed9cc087b3b7ff6d6ba" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_WB_DEV_W25Q64&nbsp;&nbsp;&nbsp;0x4017          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for W25Q64     </td>
  </tr>
</table>
<a class="anchor" name="4a89bc1204a57c69ab0383d8d0f9fda2"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_WB_DEV_W25Q80" ref="4a89bc1204a57c69ab0383d8d0f9fda2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_WB_DEV_W25Q80&nbsp;&nbsp;&nbsp;0x4014          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The following definitions specify the Device Id (memory type/capacity) for the different Winbond W25QX/W25XX Serial Flash devices. Device ID for W25Q80     </td>
  </tr>
</table>
<a class="anchor" name="658241674bdd4229cb3657a79a9d5706"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_WB_DEV_W25X10" ref="658241674bdd4229cb3657a79a9d5706" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_WB_DEV_W25X10&nbsp;&nbsp;&nbsp;0x3011          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for W25X10     </td>
  </tr>
</table>
<a class="anchor" name="dad3d93d9b51c1cd08363f2d95e559bf"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_WB_DEV_W25X16" ref="dad3d93d9b51c1cd08363f2d95e559bf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_WB_DEV_W25X16&nbsp;&nbsp;&nbsp;0x3015          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for W25X16     </td>
  </tr>
</table>
<a class="anchor" name="029497b129fca089e46c487f80a836dc"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_WB_DEV_W25X20" ref="029497b129fca089e46c487f80a836dc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_WB_DEV_W25X20&nbsp;&nbsp;&nbsp;0x3012          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for W25X20     </td>
  </tr>
</table>
<a class="anchor" name="79d9cb79adce42a220ff96af7c25552b"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_WB_DEV_W25X32" ref="79d9cb79adce42a220ff96af7c25552b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_WB_DEV_W25X32&nbsp;&nbsp;&nbsp;0x3016          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for W25X32     </td>
  </tr>
</table>
<a class="anchor" name="712517a372029eea99b3d1507af69778"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_WB_DEV_W25X40" ref="712517a372029eea99b3d1507af69778" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_WB_DEV_W25X40&nbsp;&nbsp;&nbsp;0x3013          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for W25X40     </td>
  </tr>
</table>
<a class="anchor" name="b70dd2c4226852b608948e7935a04177"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_WB_DEV_W25X64" ref="b70dd2c4226852b608948e7935a04177" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_WB_DEV_W25X64&nbsp;&nbsp;&nbsp;0x3017          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for W25X64     </td>
  </tr>
</table>
<a class="anchor" name="5dbcc15588005d1bfb4240f9fd421a9a"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_WB_DEV_W25X80" ref="5dbcc15588005d1bfb4240f9fd421a9a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_WB_DEV_W25X80&nbsp;&nbsp;&nbsp;0x3014          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID for W25X80     </td>
  </tr>
</table>
<a class="anchor" name="ea396843c4ffab31b45350018ea5136f"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_WRITE_DISABLE" ref="ea396843c4ffab31b45350018ea5136f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_WRITE_DISABLE&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write disable     </td>
  </tr>
</table>
<a class="anchor" name="dc42a4f6b9b99915d551c14a48d4eff9"></a><!-- doxytag: member="xilisf_intelstm.h::XISF_WRITE_ENABLE" ref="dc42a4f6b9b99915d551c14a48d4eff9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XISF_WRITE_ENABLE&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The following definitions specify the Write Enable and Disable operation arguments to be passed to the XIsf_WriteEnable API. Write enable     </td>
  </tr>
</table>
<hr size="1"><address style="align: right;"><small>Generated on Thu Feb 13 14:38:18 2014 for 2014.1_doc by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.5 </small></address>
</body>
</html>
