// SPDX-License-Identifier: GPL-2.0
/*
 * FriendlyARM's Exynos4412 based TINY4412 board device tree source
 *
 * Copyright (c) 2013 Alex Ling <kasimling@gmail.com>
 *
 * Device tree source file for FriendlyARM's TINY4412 board which is based on
 * Samsung's Exynos4412 SoC.
 */

/dts-v1/;
#include "exynos4412.dtsi"
#include <dt-bindings/gpio/gpio.h>

/ {
	model = "FriendlyARM TINY4412 board based on Exynos4412";
	compatible = "friendlyarm,tiny4412", "samsung,exynos4412", "samsung,exynos4";

	chosen {
		stdout-path = &serial_0;
		bootargs = "noinitrd root=/dev/mmcblk0p2 rw noinitrd rootfstype=ext4 console=ttySAC0,115200 init=/linuxrc earlyprintk";
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x40000000 0x40000000>;
	};

	leds {
		compatible = "gpio-leds";

		led1 {
			label = "led1";
			gpios = <&gpm4 0 GPIO_ACTIVE_LOW>;
			default-state = "off";
			linux,default-trigger = "heartbeat";
		};

		led2 {
			label = "led2";
			gpios = <&gpm4 1 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};

		led3 {
			label = "led3";
			gpios = <&gpm4 2 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};

		led4 {
			label = "led4";
			gpios = <&gpm4 3 GPIO_ACTIVE_LOW>;
			default-state = "off";
			linux,default-trigger = "mmc0";
		};
	};

	fixed-rate-clocks {
		xxti {
			compatible = "samsung,clock-xxti";
			clock-frequency = <0>;
		};

		xusbxti {
			compatible = "samsung,clock-xusbxti";
			clock-frequency = <24000000>;
		};
	};

//	display-timings {
//		native-mode = <&timing0>;
//		timing0: timing {
//			clock-frequency = <63000000>;
//			hactive = <800>;
//			vactive = <480>;
//			hfront-porch = <80>;
//			hback-porch = <36>;
//			hsync-len = <10>;
//			vback-porch = <15>;
//			vfront-porch = <22>;
//			vsync-len = <8>;
//		};
//	};

};

&fimd {
//	pinctrl-0 = <&lcd_clk &lcd_data24 &pwm1_out>;
	pinctrl-0 = <&lcd_clk &lcd_data24>;
	pinctrl-names = "default";
	status = "okay";

//	samsung,invert-vden;
	samsung,invert-vclk;

	display-timings {
		native-mode = <&timing0>;
		timing0: timing {
			clock-frequency = <15000>;
			hactive = <800>;
			vactive = <480>;
			hfront-porch = <80>;
			hback-porch = <36>;
			hsync-len = <10>;
			vback-porch = <15>;
			vfront-porch = <22>;
			vsync-len = <8>;
			vsync-active = <0>;
			hsync-active = <0>;
			pixelclk-active = <0>;
		};
	};

};

&rtc {
	status = "okay";
};

/* for eMMC */
&sdhci_0 {
	bus-width = <4>;
	pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_cd &sd0_bus4>;
	pinctrl-names = "default";
	status = "okay";
};

&sdhci_2 {
	bus-width = <4>;
	pinctrl-0 = <&sd2_clk &sd2_cmd &sd2_cd &sd2_bus4>;
	pinctrl-names = "default";
	status = "okay";
};

&serial_0 {
	status = "okay";
};

&serial_1 {
	status = "okay";
};

&serial_2 {
	status = "okay";
};

&serial_3 {
	status = "okay";
};

&exynos_usbphy {
	samsung,usb4604-rst = <&gpm2 4 1>;
	status = "okay";
};

&hsotg {
	status = "okay";
};

&ehci {
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;
	port@0 {
		reg = <0>;
		phys = <&exynos_usbphy 1>;
		status = "okay";
	};
	port@1 {
		reg = <1>;
		phys = <&exynos_usbphy 2>;
		status = "okay";
	};
	port@2 {
		reg = <2>;
		phys = <&exynos_usbphy 3>;
		status = "okay";
	};
};

&ohci {
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;
	port@0 {
		reg = <0>;
		phys = <&exynos_usbphy 1>;
		status = "okay";
	};
};

&i2c_0 {
        status = "okay";

        sht21@40 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "sensirion,sht21";
			reg = <0x40>;
        };
};

&pwm {
	/* PWM 0 -- Buzzer */
	pinctrl-0 = <&pwm0_out &pwm1_out &pwm2_out &pwm3_out>;
	pinctrl-names = "default";
	samsung,pwm-outputs = <0>, <1>, <2>, <3>;
	status = "okay";
};
