{"Source Block": ["hdl/library/util_cic/cic_int.v@48:58@HdlStmAssign", "\nreg [DATA_WIDTH-1:0] state = 'h00;\nwire [DATA_WIDTH-1:0] sum;\nwire [DATA_WIDTH-1:0] mask;\n\nassign data_out = state;\nassign sum = (data_in & mask) + (state & mask);\ngenerate\ngenvar i;\n\nfor (i = 0; i < NUM_STAGES; i = i + 1) begin\n"], "Clone Blocks": [["hdl/library/util_cic/cic_int.v@44:54", "  input [NUM_STAGES-1:0] ce,\n  input [DATA_WIDTH-1:0] data_in,\n  output [DATA_WIDTH-1:0] data_out\n);\n\nreg [DATA_WIDTH-1:0] state = 'h00;\nwire [DATA_WIDTH-1:0] sum;\nwire [DATA_WIDTH-1:0] mask;\n\nassign data_out = state;\nassign sum = (data_in & mask) + (state & mask);\n"], ["hdl/library/util_cic/cic_int.v@49:59", "reg [DATA_WIDTH-1:0] state = 'h00;\nwire [DATA_WIDTH-1:0] sum;\nwire [DATA_WIDTH-1:0] mask;\n\nassign data_out = state;\nassign sum = (data_in & mask) + (state & mask);\ngenerate\ngenvar i;\n\nfor (i = 0; i < NUM_STAGES; i = i + 1) begin\n  localparam j = NUM_STAGES - i - 1;\n"], ["hdl/library/util_cic/cic_int.v@45:55", "  input [DATA_WIDTH-1:0] data_in,\n  output [DATA_WIDTH-1:0] data_out\n);\n\nreg [DATA_WIDTH-1:0] state = 'h00;\nwire [DATA_WIDTH-1:0] sum;\nwire [DATA_WIDTH-1:0] mask;\n\nassign data_out = state;\nassign sum = (data_in & mask) + (state & mask);\ngenerate\n"], ["hdl/library/util_cic/cic_int.v@51:61", "wire [DATA_WIDTH-1:0] mask;\n\nassign data_out = state;\nassign sum = (data_in & mask) + (state & mask);\ngenerate\ngenvar i;\n\nfor (i = 0; i < NUM_STAGES; i = i + 1) begin\n  localparam j = NUM_STAGES - i - 1;\n  localparam H = DATA_WIDTH - STAGE_WIDTH * i - 1;\n  localparam L = j == 0 ? 0 : DATA_WIDTH - STAGE_WIDTH * (i+1);\n"], ["hdl/library/util_cic/cic_int.v@46:56", "  output [DATA_WIDTH-1:0] data_out\n);\n\nreg [DATA_WIDTH-1:0] state = 'h00;\nwire [DATA_WIDTH-1:0] sum;\nwire [DATA_WIDTH-1:0] mask;\n\nassign data_out = state;\nassign sum = (data_in & mask) + (state & mask);\ngenerate\ngenvar i;\n"]], "Diff Content": {"Delete": [[53, "assign data_out = state;\n"]], "Add": []}}